

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_315.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling6d79ca2272a5b7c8e28ce825c6acb312  /home/pars/Documents/sim_7/mst_topo
Extracting PTX file and ptxas options    1: mst_topo.1.sm_75.ptx -arch=sm_75
 freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-IPC_per_prof_interval                    0 # IPC per profiling interval
-instruction_monitor                    0 # Instruction monitor
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage          21474836480001 # Error percentage for the flushes - (default = 1)
-dump_sampling_cycle       21474836485000 # Dump sampling frequency - (default = 5000)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                 5000 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pars/Documents/sim_7/mst_topo
self exe links to: /home/pars/Documents/sim_7/mst_topo
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/sim_7/mst_topo
Running md5sum using "md5sum /home/pars/Documents/sim_7/mst_topo "
self exe links to: /home/pars/Documents/sim_7/mst_topo
Extracting specific PTX file named mst_topo.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN3cub11EmptyKernelIvEEvv : hostFun 0x0x560a4758067c, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing mst_topo.1.sm_75.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "vprintf_param_0" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "vprintf_param_1" from 0xc to 0x14
GPGPU-Sim PTX: allocating global region for "g_mutex" from 0x100 to 0x104 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust6system6detail10sequential3seqE" from 0x104 to 0x105 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_1E" from 0x105 to 0x106 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_2E" from 0x106 to 0x107 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_3E" from 0x107 to 0x108 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_4E" from 0x108 to 0x109 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_5E" from 0x109 to 0x10a (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_6E" from 0x10a to 0x10b (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_7E" from 0x10b to 0x10c (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_8E" from 0x10c to 0x10d (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_9E" from 0x10d to 0x10e (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders3_10E" from 0x10e to 0x10f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str" from 0x180 to 0x195 (global memory space)
GPGPU-Sim PTX: allocating global region for "$str$1" from 0x200 to 0x20c (global memory space)
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "retval0" from 0x18 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "retval0" from 0x2c to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "retval0" from 0x40 to 0x44
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x44 to 0x4c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x4c to 0x54
GPGPU-Sim PTX: allocating stack frame region for .param "retval0" from 0x54 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x58 to 0x60
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x60 to 0x68
GPGPU-Sim PTX: allocating stack frame region for .param "retval0" from 0x68 to 0x6c
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x6c to 0x74
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x74 to 0x7c
GPGPU-Sim PTX: allocating stack frame region for .param "retval0" from 0x7c to 0x80
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x80 to 0x88
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x88 to 0x90
GPGPU-Sim PTX: allocating stack frame region for .param "retval0" from 0x90 to 0x94
GPGPU-Sim PTX: instruction assembly for function '_Z8print1x114ComponentSpace'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z7dinitcsjPjS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z5dinitiPjS_S_PbS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_ZN3cub11EmptyKernelIvEEvv'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mst_topo.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '$str' ...  wrote 21 bytes
GPGPU-Sim PTX:     initializing '$str$1' ...  wrote 12 bytes
GPGPU-Sim PTX: finished loading globals (33 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from mst_topo.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_ZN3cub11EmptyKernelIvEEvv' : regs=4, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_' : regs=23, lmem=0, smem=0, cmem=456
GPGPU-Sim PTX: Kernel '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_' : regs=18, lmem=0, smem=0, cmem=448
GPGPU-Sim PTX: Kernel '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_' : regs=18, lmem=0, smem=0, cmem=448
GPGPU-Sim PTX: Kernel '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_' : regs=22, lmem=0, smem=0, cmem=448
GPGPU-Sim PTX: Kernel '_Z5dinitiPjS_S_PbS_' : regs=18, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z7dinitcsjPjS_' : regs=12, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z8print1x114ComponentSpace' : regs=30, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: __cudaRegisterFunction _Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_ : hostFun 0x0x560a4757f35a, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_ : hostFun 0x0x560a4757f063, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_ : hostFun 0x0x560a4757ede5, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_ : hostFun 0x0x560a4757eb67, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z5dinitiPjS_S_PbS_ : hostFun 0x0x560a4757e8f7, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z7dinitcsjPjS_ : hostFun 0x0x560a4757e719, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z8print1x114ComponentSpace : hostFun 0x0x560a4757e5b3, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x560a475930a8; deviceAddress = g_mutex; deviceName = g_mutex
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global g_mutex hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x560a475842d1; deviceAddress = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust6system6detail10sequential3seqE; deviceName = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust6system6detail10sequential3seqE
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust6system6detail10sequential3seqE hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x560a4758440c; deviceAddress = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_1E; deviceName = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_1E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_1E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x560a4758440d; deviceAddress = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_2E; deviceName = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_2E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_2E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x560a4758440e; deviceAddress = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_3E; deviceName = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_3E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_3E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x560a4758440f; deviceAddress = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_4E; deviceName = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_4E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_4E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x560a47584410; deviceAddress = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_5E; deviceName = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_5E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_5E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x560a47584411; deviceAddress = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_6E; deviceName = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_6E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_6E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x560a47584412; deviceAddress = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_7E; deviceName = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_7E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_7E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x560a47584413; deviceAddress = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_8E; deviceName = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_8E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_8E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x560a47584414; deviceAddress = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_9E; deviceName = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_9E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders2_9E hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x560a47584415; deviceAddress = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders3_10E; deviceName = _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders3_10E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1 bytes
GPGPU-Sim PTX registering global _ZN37_INTERNAL_8cb3f789_7_main_cu_07b28d9b6thrust12placeholders3_10E hostVar to name mapping
Minimum Spanning Tree by Xuhao Chen
Reading (.mtx) input file ../CudaBenchmarks/gardenia/datasets/new/econ-psmigr2.mtx
Before cleaning, the original num_vertices 3140 num_edges 540022
Sorting the neighbor lists... Done
Removing self loops... 0 selfloops are removed
Removing redundent edges... 258482 redundent edges are removed
num_vertices 3140 num_edges 821562
	runtime [read_graph] = 624.392000 ms.
Calculating degree... Done
Found 1 devices
  Device[0]: GPGPU-Sim_vGPGPU-Sim Simulator Version 4.2.0 
  Compute capability: 7.5
  Warp size: 32
  Total # SM: 30
  Total # CUDA cores: 1920
  Total amount of shared memory per block: 49152 bytes
  Total # registers per block: 65536
  Total amount of constant memory: 1073741824 bytes
  Total global memory: 2.0 GB
  Memory Clock Rate: 0.00 GHz
  Memory Bus Width: 0 bits
  Peak Memory Bandwidth: 0.00 GB/s

GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x560a475930a8
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x560a475930a8
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x560a475930a8
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying global memory 4 bytes  to  symbol g_mutex+0 @0x100 ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe24462bdc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462bd0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462bc8..

GPGPU-Sim PTX: cudaLaunch for 0x0x560a4757e719 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z7dinitcsjPjS_'...
GPGPU-Sim PTX: Finding dominators for '_Z7dinitcsjPjS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7dinitcsjPjS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z7dinitcsjPjS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7dinitcsjPjS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7dinitcsjPjS_'...
GPGPU-Sim PTX: reconvergence points for _Z7dinitcsjPjS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2b8 (mst_topo.1.sm_75.ptx:237) @%p1 bra $L__BB1_2;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x300 (mst_topo.1.sm_75.ptx:249) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z7dinitcsjPjS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7dinitcsjPjS_'.
GPGPU-Sim PTX: pushing kernel '_Z7dinitcsjPjS_' to stream 0, gridDim= (4,1,1) blockDim = (1024,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7dinitcsjPjS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7dinitcsjPjS_'
Destroy streams for kernel 1: size 0
kernel_name = _Z7dinitcsjPjS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 5670
gpu_sim_insn = 62940
gpu_ipc =      11.1005
gpu_tot_sim_cycle = 5670
gpu_tot_sim_insn = 62940
gpu_tot_ipc =      11.1005
gpu_tot_issued_cta = 4
gpu_occupancy = 83.7956% 
gpu_tot_occupancy = 83.7956% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1386
partiton_level_parallism_total  =       0.1386
partiton_level_parallism_util =       3.0115
partiton_level_parallism_util_total  =       3.0115
L2_BW  =       6.0551 GB/Sec
L2_BW_total  =       6.0551 GB/Sec
gpu_total_sim_rate=7867

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 343
	L1D_cache_core[1]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 343
	L1D_cache_core[2]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 343
	L1D_cache_core[3]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 786
	L1D_total_cache_misses = 786
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1029
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 198
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1029
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 588
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 786

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1029
ctas_completed 4, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 
gpgpu_n_tot_thrd_icount = 66304
gpgpu_n_tot_w_icount = 2072
gpgpu_n_stall_shd_mem = 252
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 786
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 6280
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 12288
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 252
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2632	W0_Idle:4871	W0_Scoreboard:193	W1:0	W2:0	W3:0	W4:8	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2064
single_issue_nums: WS0:520	WS1:520	WS2:520	WS3:512	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 31440 {40:786,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6288 {8:786,}
maxmflatency = 342 
max_icnt2mem_latency = 144 
maxmrqlatency = 0 
max_icnt2sh_latency = 2 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	279 	507 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	327 	324 	135 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	786 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0       342       342         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0       342       342         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0       337       342         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0       342       342         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0       342       342         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0       342       342         0         0
dram[6]:          0         0         0         0         0         0         0         0         0         0         0         0       337       342         0         0
dram[7]:          0         0         0         0         0         0         0         0         0         0         0         0       342       342         0         0
dram[8]:          0         0         0         0         0         0         0         0         0         0         0         0       342       342         0         0
dram[9]:          0         0         0         0         0         0         0         0         0         0       332       239       342       342         0         0
dram[10]:          0         0         0         0         0         0         0         0         0         0       242       245       337       342         0         0
dram[11]:          0         0         0         0         0         0         0         0         0         0       236       340       342       342         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14538 n_nop=14538 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14538i bk1: 0a 14538i bk2: 0a 14538i bk3: 0a 14538i bk4: 0a 14538i bk5: 0a 14538i bk6: 0a 14538i bk7: 0a 14538i bk8: 0a 14538i bk9: 0a 14538i bk10: 0a 14538i bk11: 0a 14538i bk12: 0a 14538i bk13: 0a 14538i bk14: 0a 14538i bk15: 0a 14538i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14538 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14538 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14538 
n_nop = 14538 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14538 n_nop=14538 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14538i bk1: 0a 14538i bk2: 0a 14538i bk3: 0a 14538i bk4: 0a 14538i bk5: 0a 14538i bk6: 0a 14538i bk7: 0a 14538i bk8: 0a 14538i bk9: 0a 14538i bk10: 0a 14538i bk11: 0a 14538i bk12: 0a 14538i bk13: 0a 14538i bk14: 0a 14538i bk15: 0a 14538i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 14538 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14538 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14538 
n_nop = 14538 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14538 n_nop=14538 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14538i bk1: 0a 14538i bk2: 0a 14538i bk3: 0a 14538i bk4: 0a 14538i bk5: 0a 14538i bk6: 0a 14538i bk7: 0a 14538i bk8: 0a 14538i bk9: 0a 14538i bk10: 0a 14538i bk11: 0a 14538i bk12: 0a 14538i bk13: 0a 14538i bk14: 0a 14538i bk15: 0a 14538i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14538 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14538 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14538 
n_nop = 14538 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14538 n_nop=14538 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14538i bk1: 0a 14538i bk2: 0a 14538i bk3: 0a 14538i bk4: 0a 14538i bk5: 0a 14538i bk6: 0a 14538i bk7: 0a 14538i bk8: 0a 14538i bk9: 0a 14538i bk10: 0a 14538i bk11: 0a 14538i bk12: 0a 14538i bk13: 0a 14538i bk14: 0a 14538i bk15: 0a 14538i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14538 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14538 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14538 
n_nop = 14538 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14538 n_nop=14538 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14538i bk1: 0a 14538i bk2: 0a 14538i bk3: 0a 14538i bk4: 0a 14538i bk5: 0a 14538i bk6: 0a 14538i bk7: 0a 14538i bk8: 0a 14538i bk9: 0a 14538i bk10: 0a 14538i bk11: 0a 14538i bk12: 0a 14538i bk13: 0a 14538i bk14: 0a 14538i bk15: 0a 14538i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14538 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14538 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14538 
n_nop = 14538 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14538 n_nop=14538 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14538i bk1: 0a 14538i bk2: 0a 14538i bk3: 0a 14538i bk4: 0a 14538i bk5: 0a 14538i bk6: 0a 14538i bk7: 0a 14538i bk8: 0a 14538i bk9: 0a 14538i bk10: 0a 14538i bk11: 0a 14538i bk12: 0a 14538i bk13: 0a 14538i bk14: 0a 14538i bk15: 0a 14538i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14538 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14538 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14538 
n_nop = 14538 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14538 n_nop=14538 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14538i bk1: 0a 14538i bk2: 0a 14538i bk3: 0a 14538i bk4: 0a 14538i bk5: 0a 14538i bk6: 0a 14538i bk7: 0a 14538i bk8: 0a 14538i bk9: 0a 14538i bk10: 0a 14538i bk11: 0a 14538i bk12: 0a 14538i bk13: 0a 14538i bk14: 0a 14538i bk15: 0a 14538i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14538 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14538 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14538 
n_nop = 14538 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14538 n_nop=14538 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14538i bk1: 0a 14538i bk2: 0a 14538i bk3: 0a 14538i bk4: 0a 14538i bk5: 0a 14538i bk6: 0a 14538i bk7: 0a 14538i bk8: 0a 14538i bk9: 0a 14538i bk10: 0a 14538i bk11: 0a 14538i bk12: 0a 14538i bk13: 0a 14538i bk14: 0a 14538i bk15: 0a 14538i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14538 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14538 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14538 
n_nop = 14538 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14538 n_nop=14538 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14538i bk1: 0a 14538i bk2: 0a 14538i bk3: 0a 14538i bk4: 0a 14538i bk5: 0a 14538i bk6: 0a 14538i bk7: 0a 14538i bk8: 0a 14538i bk9: 0a 14538i bk10: 0a 14538i bk11: 0a 14538i bk12: 0a 14538i bk13: 0a 14538i bk14: 0a 14538i bk15: 0a 14538i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14538 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14538 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14538 
n_nop = 14538 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14538 n_nop=14538 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14538i bk1: 0a 14538i bk2: 0a 14538i bk3: 0a 14538i bk4: 0a 14538i bk5: 0a 14538i bk6: 0a 14538i bk7: 0a 14538i bk8: 0a 14538i bk9: 0a 14538i bk10: 0a 14538i bk11: 0a 14538i bk12: 0a 14538i bk13: 0a 14538i bk14: 0a 14538i bk15: 0a 14538i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14538 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14538 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14538 
n_nop = 14538 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14538 n_nop=14538 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14538i bk1: 0a 14538i bk2: 0a 14538i bk3: 0a 14538i bk4: 0a 14538i bk5: 0a 14538i bk6: 0a 14538i bk7: 0a 14538i bk8: 0a 14538i bk9: 0a 14538i bk10: 0a 14538i bk11: 0a 14538i bk12: 0a 14538i bk13: 0a 14538i bk14: 0a 14538i bk15: 0a 14538i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14538 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14538 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14538 
n_nop = 14538 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14538 n_nop=14538 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 14538i bk1: 0a 14538i bk2: 0a 14538i bk3: 0a 14538i bk4: 0a 14538i bk5: 0a 14538i bk6: 0a 14538i bk7: 0a 14538i bk8: 0a 14538i bk9: 0a 14538i bk10: 0a 14538i bk11: 0a 14538i bk12: 0a 14538i bk13: 0a 14538i bk14: 0a 14538i bk15: 0a 14538i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 14538 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 14538 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 14538 
n_nop = 14538 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 33, Miss = 33, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 36, Miss = 36, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 36, Miss = 36, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 33, Miss = 33, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 36, Miss = 36, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 36, Miss = 36, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 786
L2_total_cache_misses = 786
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 198
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 588
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 786
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=786
icnt_total_pkts_simt_to_mem=786
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 786
Req_Network_cycles = 5670
Req_Network_injected_packets_per_cycle =       0.1386 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       3.0115
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0058

Reply_Network_injected_packets_num = 786
Reply_Network_cycles = 5670
Reply_Network_injected_packets_per_cycle =        0.1386
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0000
Reply_Bank_Level_Parallism =       3.0115
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0046
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 7867 (inst/sec)
gpgpu_simulation_rate = 708 (cycle/sec)
gpgpu_silicon_slowdown = 1927966x
Setup global barrier, max_blocks=1
Finding mst...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe24462c1c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462c10..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462c08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462c00..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462bf8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462bf0..

GPGPU-Sim PTX: cudaLaunch for 0x0x560a4757e8f7 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z5dinitiPjS_S_PbS_'...
GPGPU-Sim PTX: Finding dominators for '_Z5dinitiPjS_S_PbS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z5dinitiPjS_S_PbS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z5dinitiPjS_S_PbS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z5dinitiPjS_S_PbS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z5dinitiPjS_S_PbS_'...
GPGPU-Sim PTX: reconvergence points for _Z5dinitiPjS_S_PbS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x360 (mst_topo.1.sm_75.ptx:279) @%p1 bra $L__BB2_2;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x400 (mst_topo.1.sm_75.ptx:302) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z5dinitiPjS_S_PbS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z5dinitiPjS_S_PbS_'.
GPGPU-Sim PTX: pushing kernel '_Z5dinitiPjS_S_PbS_' to stream 0, gridDim= (13,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z5dinitiPjS_S_PbS_'
Destroy streams for kernel 2: size 0
kernel_name = _Z5dinitiPjS_S_PbS_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 5541
gpu_sim_insn = 99784
gpu_ipc =      18.0083
gpu_tot_sim_cycle = 11211
gpu_tot_sim_insn = 162724
gpu_tot_ipc =      14.5147
gpu_tot_issued_cta = 17
gpu_occupancy = 23.9345% 
gpu_tot_occupancy = 39.7753% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3016
partiton_level_parallism_total  =       0.2192
partiton_level_parallism_util =      11.2148
partiton_level_parallism_util_total  =       5.9927
L2_BW  =      13.1726 GB/Sec
L2_BW_total  =       9.5729 GB/Sec
gpu_total_sim_rate=11623

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 343
	L1D_cache_core[1]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 343
	L1D_cache_core[2]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 343
	L1D_cache_core[3]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[5]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[6]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[7]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[8]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[9]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[10]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[11]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[12]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[13]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[14]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[15]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[16]: Access = 39, Miss = 39, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2457
	L1D_total_cache_misses = 2457
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 3093
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 619
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3093
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1838
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2457

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3093
ctas_completed 17, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 
gpgpu_n_tot_thrd_icount = 169760
gpgpu_n_tot_w_icount = 5305
gpgpu_n_stall_shd_mem = 252
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 2457
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 21980
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 32256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 252
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4348	W0_Idle:23748	W0_Scoreboard:3519	W1:0	W2:0	W3:0	W4:27	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5278
single_issue_nums: WS0:1333	WS1:1333	WS2:1333	WS3:1306	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 98280 {40:2457,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 19656 {8:2457,}
maxmflatency = 423 
max_icnt2mem_latency = 163 
maxmrqlatency = 0 
max_icnt2sh_latency = 75 
averagemflatency = 279 
avg_icnt2mem_latency = 290 
avg_icnt2sh_latency = 47 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	401 	2056 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	479 	1602 	376 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1200 	133 	234 	430 	383 	77 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0       402       398       409       401
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0       364       403       367       403
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0       387       384       382       387
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0       384       384       387       387
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0       383       383       387       379
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0       383       392       381       390
dram[6]:          0         0         0         0         0         0         0         0         0         0         0         0       399       382       380       380
dram[7]:          0         0         0         0         0         0         0         0         0         0         0         0       382       382       380       380
dram[8]:          0         0         0         0         0         0         0         0         0         0         0         0       398       391       380       369
dram[9]:          0         0         0         0         0         0         0         0         0         0       332       239       376       399       361       379
dram[10]:          0         0         0         0         0         0         0         0         0         0       242       245       423       415       399       407
dram[11]:          0         0         0         0         0         0         0         0         0         0       236       340       415       415       407       407

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=28746 n_nop=28746 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 28746i bk1: 0a 28746i bk2: 0a 28746i bk3: 0a 28746i bk4: 0a 28746i bk5: 0a 28746i bk6: 0a 28746i bk7: 0a 28746i bk8: 0a 28746i bk9: 0a 28746i bk10: 0a 28746i bk11: 0a 28746i bk12: 0a 28746i bk13: 0a 28746i bk14: 0a 28746i bk15: 0a 28746i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 28746 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 28746 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28746 
n_nop = 28746 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=28746 n_nop=28746 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 28746i bk1: 0a 28746i bk2: 0a 28746i bk3: 0a 28746i bk4: 0a 28746i bk5: 0a 28746i bk6: 0a 28746i bk7: 0a 28746i bk8: 0a 28746i bk9: 0a 28746i bk10: 0a 28746i bk11: 0a 28746i bk12: 0a 28746i bk13: 0a 28746i bk14: 0a 28746i bk15: 0a 28746i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 28746 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 28746 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28746 
n_nop = 28746 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=28746 n_nop=28746 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 28746i bk1: 0a 28746i bk2: 0a 28746i bk3: 0a 28746i bk4: 0a 28746i bk5: 0a 28746i bk6: 0a 28746i bk7: 0a 28746i bk8: 0a 28746i bk9: 0a 28746i bk10: 0a 28746i bk11: 0a 28746i bk12: 0a 28746i bk13: 0a 28746i bk14: 0a 28746i bk15: 0a 28746i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 28746 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 28746 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28746 
n_nop = 28746 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=28746 n_nop=28746 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 28746i bk1: 0a 28746i bk2: 0a 28746i bk3: 0a 28746i bk4: 0a 28746i bk5: 0a 28746i bk6: 0a 28746i bk7: 0a 28746i bk8: 0a 28746i bk9: 0a 28746i bk10: 0a 28746i bk11: 0a 28746i bk12: 0a 28746i bk13: 0a 28746i bk14: 0a 28746i bk15: 0a 28746i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 28746 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 28746 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28746 
n_nop = 28746 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=28746 n_nop=28746 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 28746i bk1: 0a 28746i bk2: 0a 28746i bk3: 0a 28746i bk4: 0a 28746i bk5: 0a 28746i bk6: 0a 28746i bk7: 0a 28746i bk8: 0a 28746i bk9: 0a 28746i bk10: 0a 28746i bk11: 0a 28746i bk12: 0a 28746i bk13: 0a 28746i bk14: 0a 28746i bk15: 0a 28746i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 28746 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 28746 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28746 
n_nop = 28746 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=28746 n_nop=28746 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 28746i bk1: 0a 28746i bk2: 0a 28746i bk3: 0a 28746i bk4: 0a 28746i bk5: 0a 28746i bk6: 0a 28746i bk7: 0a 28746i bk8: 0a 28746i bk9: 0a 28746i bk10: 0a 28746i bk11: 0a 28746i bk12: 0a 28746i bk13: 0a 28746i bk14: 0a 28746i bk15: 0a 28746i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 28746 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 28746 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28746 
n_nop = 28746 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=28746 n_nop=28746 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 28746i bk1: 0a 28746i bk2: 0a 28746i bk3: 0a 28746i bk4: 0a 28746i bk5: 0a 28746i bk6: 0a 28746i bk7: 0a 28746i bk8: 0a 28746i bk9: 0a 28746i bk10: 0a 28746i bk11: 0a 28746i bk12: 0a 28746i bk13: 0a 28746i bk14: 0a 28746i bk15: 0a 28746i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 28746 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 28746 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28746 
n_nop = 28746 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=28746 n_nop=28746 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 28746i bk1: 0a 28746i bk2: 0a 28746i bk3: 0a 28746i bk4: 0a 28746i bk5: 0a 28746i bk6: 0a 28746i bk7: 0a 28746i bk8: 0a 28746i bk9: 0a 28746i bk10: 0a 28746i bk11: 0a 28746i bk12: 0a 28746i bk13: 0a 28746i bk14: 0a 28746i bk15: 0a 28746i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 28746 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 28746 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28746 
n_nop = 28746 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=28746 n_nop=28746 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 28746i bk1: 0a 28746i bk2: 0a 28746i bk3: 0a 28746i bk4: 0a 28746i bk5: 0a 28746i bk6: 0a 28746i bk7: 0a 28746i bk8: 0a 28746i bk9: 0a 28746i bk10: 0a 28746i bk11: 0a 28746i bk12: 0a 28746i bk13: 0a 28746i bk14: 0a 28746i bk15: 0a 28746i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 28746 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 28746 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28746 
n_nop = 28746 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=28746 n_nop=28746 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 28746i bk1: 0a 28746i bk2: 0a 28746i bk3: 0a 28746i bk4: 0a 28746i bk5: 0a 28746i bk6: 0a 28746i bk7: 0a 28746i bk8: 0a 28746i bk9: 0a 28746i bk10: 0a 28746i bk11: 0a 28746i bk12: 0a 28746i bk13: 0a 28746i bk14: 0a 28746i bk15: 0a 28746i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 28746 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 28746 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28746 
n_nop = 28746 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=28746 n_nop=28746 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 28746i bk1: 0a 28746i bk2: 0a 28746i bk3: 0a 28746i bk4: 0a 28746i bk5: 0a 28746i bk6: 0a 28746i bk7: 0a 28746i bk8: 0a 28746i bk9: 0a 28746i bk10: 0a 28746i bk11: 0a 28746i bk12: 0a 28746i bk13: 0a 28746i bk14: 0a 28746i bk15: 0a 28746i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 28746 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 28746 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28746 
n_nop = 28746 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=28746 n_nop=28746 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 28746i bk1: 0a 28746i bk2: 0a 28746i bk3: 0a 28746i bk4: 0a 28746i bk5: 0a 28746i bk6: 0a 28746i bk7: 0a 28746i bk8: 0a 28746i bk9: 0a 28746i bk10: 0a 28746i bk11: 0a 28746i bk12: 0a 28746i bk13: 0a 28746i bk14: 0a 28746i bk15: 0a 28746i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 28746 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 28746 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 28746 
n_nop = 28746 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 101, Miss = 101, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 100, Miss = 100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 100, Miss = 100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 100, Miss = 100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 101, Miss = 101, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 100, Miss = 100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 101, Miss = 101, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 100, Miss = 100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 101, Miss = 101, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 100, Miss = 100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 103, Miss = 103, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 100, Miss = 100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 108, Miss = 108, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 108, Miss = 108, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 102, Miss = 102, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 100, Miss = 100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2457
L2_total_cache_misses = 2457
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 619
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1838
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2457
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2457
icnt_total_pkts_simt_to_mem=2457
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2457
Req_Network_cycles = 11211
Req_Network_injected_packets_per_cycle =       0.2192 
Req_Network_conflicts_per_cycle =       0.0803
Req_Network_conflicts_per_cycle_util =       2.1951
Req_Bank_Level_Parallism =       5.9927
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.1313
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0091

Reply_Network_injected_packets_num = 2457
Reply_Network_cycles = 11211
Reply_Network_injected_packets_per_cycle =        0.2192
Reply_Network_conflicts_per_cycle =        0.1539
Reply_Network_conflicts_per_cycle_util =       3.6547
Reply_Bank_Level_Parallism =       5.2055
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1203
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0073
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 14 sec (14 sec)
gpgpu_simulation_rate = 11623 (inst/sec)
gpgpu_simulation_rate = 800 (cycle/sec)
gpgpu_silicon_slowdown = 1706250x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe24462bbc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462bb0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462ba8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462ba0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b98..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffe24462cb0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b78..

GPGPU-Sim PTX: cudaLaunch for 0x0x560a4757eb67 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x478 (mst_topo.1.sm_75.ptx:337) @%p1 bra $L__BB3_14;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d8 (mst_topo.1.sm_75.ptx:434) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4b0 (mst_topo.1.sm_75.ptx:345) @%p2 bra $L__BB3_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x508 (mst_topo.1.sm_75.ptx:361) st.global.u32 [%rd3], %r33;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x500 (mst_topo.1.sm_75.ptx:358) @%p3 bra $L__BB3_3;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x508 (mst_topo.1.sm_75.ptx:361) st.global.u32 [%rd3], %r33;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x548 (mst_topo.1.sm_75.ptx:369) @%p4 bra $L__BB3_12;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x660 (mst_topo.1.sm_75.ptx:416) cvta.to.global.u64 %rd39, %rd18;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x588 (mst_topo.1.sm_75.ptx:380) @%p5 bra $L__BB3_11;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x640 (mst_topo.1.sm_75.ptx:410) cvt.u32.u64 %r30, %rd9;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x5d0 (mst_topo.1.sm_75.ptx:390) @%p6 bra $L__BB3_10;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x620 (mst_topo.1.sm_75.ptx:404) st.global.u32 [%rd11], %r37;

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x618 (mst_topo.1.sm_75.ptx:401) @%p7 bra $L__BB3_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x620 (mst_topo.1.sm_75.ptx:404) st.global.u32 [%rd11], %r37;

GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x658 (mst_topo.1.sm_75.ptx:413) @%p9 bra $L__BB3_6;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x660 (mst_topo.1.sm_75.ptx:416) cvta.to.global.u64 %rd39, %rd18;

GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x6c8 (mst_topo.1.sm_75.ptx:429) @%p12 bra $L__BB3_14;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d8 (mst_topo.1.sm_75.ptx:434) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'.
GPGPU-Sim PTX: pushing kernel '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_' to stream 0, gridDim= (13,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
Destroy streams for kernel 3: size 0
kernel_name = _Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_ 
kernel_launch_uid = 3 
gpu_sim_cycle = 711289
gpu_sim_insn = 8398232
gpu_ipc =      11.8071
gpu_tot_sim_cycle = 722500
gpu_tot_sim_insn = 8560956
gpu_tot_ipc =      11.8491
gpu_tot_issued_cta = 30
gpu_occupancy = 15.3377% 
gpu_tot_occupancy = 15.3834% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1625
partiton_level_parallism_total  =       0.1633
partiton_level_parallism_util =       1.3971
partiton_level_parallism_util_total  =       1.4197
L2_BW  =       7.0960 GB/Sec
L2_BW_total  =       7.1344 GB/Sec
gpu_total_sim_rate=7285

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 343
	L1D_cache_core[1]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 343
	L1D_cache_core[2]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 343
	L1D_cache_core[3]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[5]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[6]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[7]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[8]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[9]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[10]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[11]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[12]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[13]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[14]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[15]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[16]: Access = 39, Miss = 39, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 88077, Miss = 11655, Miss_rate = 0.132, Pending_hits = 39, Reservation_fails = 735
	L1D_cache_core[18]: Access = 79972, Miss = 10651, Miss_rate = 0.133, Pending_hits = 39, Reservation_fails = 643
	L1D_cache_core[19]: Access = 68204, Miss = 9183, Miss_rate = 0.135, Pending_hits = 39, Reservation_fails = 595
	L1D_cache_core[20]: Access = 53735, Miss = 7444, Miss_rate = 0.139, Pending_hits = 39, Reservation_fails = 594
	L1D_cache_core[21]: Access = 70172, Miss = 9475, Miss_rate = 0.135, Pending_hits = 39, Reservation_fails = 608
	L1D_cache_core[22]: Access = 58717, Miss = 8029, Miss_rate = 0.137, Pending_hits = 39, Reservation_fails = 581
	L1D_cache_core[23]: Access = 54966, Miss = 7491, Miss_rate = 0.136, Pending_hits = 39, Reservation_fails = 596
	L1D_cache_core[24]: Access = 73618, Miss = 9898, Miss_rate = 0.134, Pending_hits = 39, Reservation_fails = 693
	L1D_cache_core[25]: Access = 84521, Miss = 11249, Miss_rate = 0.133, Pending_hits = 39, Reservation_fails = 689
	L1D_cache_core[26]: Access = 57347, Miss = 7831, Miss_rate = 0.137, Pending_hits = 39, Reservation_fails = 574
	L1D_cache_core[27]: Access = 55716, Miss = 7614, Miss_rate = 0.137, Pending_hits = 39, Reservation_fails = 628
	L1D_cache_core[28]: Access = 66731, Miss = 9053, Miss_rate = 0.136, Pending_hits = 39, Reservation_fails = 570
	L1D_cache_core[29]: Access = 16527, Miss = 2175, Miss_rate = 0.132, Pending_hits = 11, Reservation_fails = 128
	L1D_total_cache_accesses = 830760
	L1D_total_cache_misses = 114205
	L1D_total_cache_miss_rate = 0.1375
	L1D_total_cache_pending_hits = 479
	L1D_total_cache_reservation_fails = 10727
	L1D_cache_data_port_util = 0.145
	L1D_cache_fill_port_util = 0.022
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 715238
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 479
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33089
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7601
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 77222
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 479
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 838
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1011
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3126
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2883
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 826028
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4732

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7601
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3126
ctas_completed 30, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 
gpgpu_n_tot_thrd_icount = 37431840
gpgpu_n_tot_w_icount = 1169745
gpgpu_n_stall_shd_mem = 311085
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 113277
gpgpu_n_mem_write_global = 4732
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 843646
gpgpu_n_store_insn = 34592
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 58880
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 286927
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 24158
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6025	W0_Idle:4817169	W0_Scoreboard:13733417	W1:328537	W2:208139	W3:92333	W4:75326	W5:54630	W6:50310	W7:31220	W8:26600	W9:23100	W10:20650	W11:13370	W12:14900	W13:15410	W14:12860	W15:13610	W16:11720	W17:9750	W18:9100	W19:8180	W20:9040	W21:6980	W22:6610	W23:5080	W24:6860	W25:5640	W26:7150	W27:6340	W28:5460	W29:8490	W30:9330	W31:11750	W32:61270
single_issue_nums: WS0:312202	WS1:294913	WS2:280059	WS3:282571	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 882488 {8:110311,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 189280 {40:4732,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 118640 {40:2966,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4412440 {40:110311,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 37856 {8:4732,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 118640 {40:2966,}
maxmflatency = 913 
max_icnt2mem_latency = 676 
maxmrqlatency = 389 
max_icnt2sh_latency = 89 
averagemflatency = 292 
avg_icnt2mem_latency = 43 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 3 
mrq_lat_table:41743 	103 	187 	601 	871 	302 	617 	879 	221 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	65120 	50532 	2357 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	733 	123 	231 	292 	108484 	5237 	1818 	947 	144 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	109994 	2533 	1940 	1742 	1545 	255 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	21 	687 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        20        20        12        12        11         8         4         5        11         8        10         8         8         9         8         7 
dram[1]:        17        16        10         9         7         8         8         8         9         6         9         8         5        14        10         7 
dram[2]:        16        16         8         6         8         8        14        10         5         5         8        10        26        18         4         7 
dram[3]:        16        16         6         6         8         8         9         8         9         9         8         7        16        15         8         8 
dram[4]:        18        16         6         8        15         6         8         8         9         5         7         9        15         8         8         8 
dram[5]:        20        16         8         6         7         7         8         8        10        12        11         8         8        11         8         6 
dram[6]:        16        16         7         7         9         9         8        13        14         9         6         8        12         8         7        10 
dram[7]:        16        16        12        10         8         8        11         8         8         8         6        13        10         7         8         7 
dram[8]:        16        16         8        10         8         8         8        10         7        10        16         8        11         9         7         9 
dram[9]:        16        16        12        11         8         8         8         8        15         8         7         9         7         7         8         6 
dram[10]:        16        16         8        13         8         9         6         8         8         5         6         8        10         8        18         7 
dram[11]:        16        16        16        16         8         8         7         6         7         8        12         8         9         5         9        12 
maximum service time to same row:
dram[0]:     72550     71780     79218     73909     35501     34248     33773     41574     22753     16617     42390     41781     49311    101452    157349    161166 
dram[1]:     34116     27259     31663     33672     33014     37933     44367     33184     23906     19734     42964     44530    103823    105464    163672    111949 
dram[2]:     42209     26745     37550     39648     42227     45979     29246     29264     25416     20420     45777     47016     91956    107955    171216    133460 
dram[3]:     40644     87390     38988     30804     43633     43114     37970     27878     22308     21811     48256     48469     26744     27043    178104     54909 
dram[4]:     45721     50682     56685     44507     40779     62165     27872     27730     50718     54453     29683     42544     41640     28737     73120     67764 
dram[5]:     51901     55751     38819     39802     60023     24291     32074     33831     21180     15784     42598     42614     27542     33188     52764     23242 
dram[6]:     55825     55918     49383     48116     25640     26970     33866     65000     22344     37801     58146     53132     46927     28219     35079    100479 
dram[7]:     56868     58020     47048    130574     28278     27551     65738     61008     32622     27333     93459     92829    357936     79566     23561     64308 
dram[8]:     60148     62666     30352     46396     27807     40174     21147     37761     23261     27206     87995     33295     52848     51347     31064     33697 
dram[9]:     65151     67634     41142     64195     40163     40170     28219     26837     31332     34467     34481     34730    126605     64101     31307     25819 
dram[10]:     70100     73363     65870     87984     42834     38925     24843     24688     18705     44423     37002     41753     63488     60037     29901     80751 
dram[11]:     78013    120750     89681     84468     40552     37932     25595     29865     49369     23176     44084     45357     58183     69533     31704     84784 
average row accesses per activate:
dram[0]:  2.428571  2.142857  1.875000  1.771186  1.709924  1.532467  1.335052  1.443787  2.440000  1.755245  1.686441  1.564103  1.568750  1.423645  1.666667  1.411043 
dram[1]:  2.255814  2.204082  2.076923  1.960396  1.600000  1.641892  1.418605  1.474576  1.564286  1.633333  1.762295  1.494048  1.556338  1.624242  1.425150  1.405714 
dram[2]:  2.554217  1.929825  1.675439  1.762712  1.589041  1.803419  1.566434  1.541401  1.581818  1.676056  1.345178  1.561644  1.863014  1.693878  1.523179  1.489933 
dram[3]:  1.791667  1.940678  1.681416  1.654930  1.767241  1.577465  1.598639  1.474490  1.822695  1.787402  1.441341  1.641026  1.785235  1.727273  1.442953  1.581699 
dram[4]:  2.086021  2.252874  1.591304  1.822430  1.912621  1.717557  1.417582  1.475138  1.739130  1.627586  1.598726  1.619355  1.570552  1.555556  1.591667  1.541667 
dram[5]:  2.433735  2.204301  1.747826  1.698113  1.555556  1.678322  1.413978  1.641618  1.615942  1.659420  1.596154  1.875000  1.481283  1.638037  1.529412  1.540230 
dram[6]:  1.909836  2.391304  1.447853  1.620968  1.638889  1.575342  1.738806  1.653595  1.666667  1.806723  1.518072  1.586957  1.531792  1.520231  1.491429  1.681159 
dram[7]:  1.970874  2.250000  1.574324  1.527397  1.536145  1.564706  1.497326  1.306667  1.748252  1.613793  1.549020  1.644928  1.533708  1.560241  1.616766  1.602564 
dram[8]:  2.518518  2.069307  1.473054  1.503546  1.450262  1.458333  1.439252  1.442529  1.644172  1.567376  1.502732  1.447514  1.406863  1.445946  1.507853  1.686957 
dram[9]:  1.833333  2.282609  1.698413  1.610170  1.424242  1.557143  1.466667  1.347619  1.554795  1.619718  1.522727  1.571429  1.428571  1.443850  1.487654  1.502857 
dram[10]:  2.058824  1.890756  1.490566  1.645161  1.413174  1.776860  1.526012  1.500000  1.602740  1.571429  1.353234  1.469880  1.554878  1.418605  1.828125  1.506493 
dram[11]:  1.902655  1.898438  1.375839  1.540541  1.509202  1.414773  1.457711  1.531429  1.652174  1.867769  1.515337  1.537572  1.470238  1.356383  1.531646  1.491429 
average row locality = 45524/28265 = 1.610614
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       187       225       180       209       224       236       259       244       183       251       199       244       236       275       187       221 
dram[1]:       194       216       162       198       232       243       244       261       219       245       215       251       206       254       231       237 
dram[2]:       212       220       191       208       232       211       224       242       261       238       265       228       257       235       221       213 
dram[3]:       215       229       190       235       205       224       235       289       257       227       258       256       254       252       206       235 
dram[4]:       194       196       183       195       197       225       258       267       240       236       251       251       245       266       182       213 
dram[5]:       202       205       201       180       252       240       263       284       223       229       249       225       265       253       225       259 
dram[6]:       233       165       236       201       236       230       233       253       240       215       252       219       250       249       251       225 
dram[7]:       203       180       233       223       255       266       280       294       250       234       237       227       259       243       263       244 
dram[8]:       204       209       246       212       277       210       308       251       268       221       275       262       272       198       279       186 
dram[9]:       242       210       214       190       282       218       308       283       227       230       267       252       267       255       231       254 
dram[10]:       245       225       237       204       236       215       264       279       234       198       271       243       240       230       224       224 
dram[11]:       215       243       205       228       246       249       293       268       228       226       246       265       232       240       234       253 
total dram reads = 44974
bank skew: 308/162 = 1.90
chip skew: 3930/3560 = 1.10
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0        57        56        32        36 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0        60        56        28        36 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0        60        56        36        36 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0        48        56        36        28 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0        44        56        36        36 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0        48        56        36        36 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0        60        56        40        28 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        56        64        28        24 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0        60        64        35        32 
dram[9]:         0         0         0         0         0         0         0         0         0         0         4         4        52        60        40        36 
dram[10]:         0         0         0         0         0         0         0         0         0         0         4         4        57        56        37        32 
dram[11]:         0         0         0         0         0         0         0         0         0         0         4         4        60        60        32        32 
total dram writes = 2190
min_bank_accesses = 0!
chip skew: 196/168 = 1.17
average mf latency per bank:
dram[0]:        854       742       888       757       701       702       672       742       891       733       848       698      1296      1004       792       685
dram[1]:        819       766       959       804       676       649       722       687       782       728       805       700       754       728       683       659
dram[2]:        758       747       826       741       695       753       783       724       708       723       660       750       771       687       691       720
dram[3]:        750       727       833       675       776       704       751       616       722       753       679       691       674       653       722       679
dram[4]:        824       811       846       798       808       720       690       667       724       761       696       714       709       626       787       697
dram[5]:        814       773       803       854       655       672       679       638       774       769       695       796       676       635       677       589
dram[6]:        704       938       692       771       690       700       748       708       737       800       704       788       662       634       625       689
dram[7]:        789       875       721       697       635       633       649       624       709       762       737       755       633       649       634       662
dram[8]:        792       772       656       744       590       771       607       713       686       769       663       670       612       735       596       782
dram[9]:        696       783       751       826       598       757       608       638       787       766       656       689       622       629       644       622
dram[10]:        665       726       671       781       693       729       673       671       752       868       651       707       678       672       666       684
dram[11]:        757       673       774       707       662       651       652       679       765       782       699       675      2417      1442       667       631
maximum mf latency per bank:
dram[0]:        789       730       815       748       764       811       708       783       588       686       723       530       830       854       579       592
dram[1]:        747       783       875       767       838       709       707       766       909       659       842       701       506       702       649       654
dram[2]:        598       620       802       697       778       760       585       799       689       598       586       576       660       693       702       807
dram[3]:        634       750       706       773       759       678       835       829       787       668       758       834       682       741       832       687
dram[4]:        615       784       603       711       695       740       777       776       559       764       587       725       659       653       667       593
dram[5]:        720       609       805       765       705       807       714       662       599       678       573       714       789       483       685       540
dram[6]:        713       661       759       724       802       715       669       724       671       643       535       667       728       516       737       658
dram[7]:        673       596       755       680       726       757       886       872       756       737       767       721       580       594       764       712
dram[8]:        603       696       666       702       696       836       862       691       822       679       763       754       573       647       713       668
dram[9]:        825       863       840       812       882       893       802       682       813       726       787       659       635       629       862       798
dram[10]:        580       625       778       745       913       737       784       865       707       831       770       742       783       530       737       740
dram[11]:        766       775       811       894       783       793       855       911       807       882       724       766       891       848       766       866

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1852822 n_nop=1844756 n_act=2181 n_pre=2165 n_ref_event=0 n_req=3606 n_rd=3560 n_rd_L2_A=0 n_write=0 n_wr_bk=181 bw_util=0.008076
n_activity=201668 dram_eff=0.0742
bk0: 187a 1847660i bk1: 225a 1846442i bk2: 180a 1847089i bk3: 209a 1846084i bk4: 224a 1845466i bk5: 236a 1844594i bk6: 259a 1842418i bk7: 244a 1843574i bk8: 183a 1848595i bk9: 251a 1844805i bk10: 199a 1846075i bk11: 244a 1844639i bk12: 236a 1843314i bk13: 275a 1841008i bk14: 187a 1845717i bk15: 221a 1843596i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.395729
Row_Buffer_Locality_read = 0.400562
Row_Buffer_Locality_write = 0.021739
Bank_Level_Parallism = 1.282732
Bank_Level_Parallism_Col = 1.080256
Bank_Level_Parallism_Ready = 1.003445
write_to_read_ratio_blp_rw_average = 0.034938
GrpLevelPara = 1.070036 

BW Util details:
bwutil = 0.008076 
total_CMD = 1852822 
util_bw = 14964 
Wasted_Col = 47917 
Wasted_Row = 43537 
Idle = 1746404 

BW Util Bottlenecks: 
RCDc_limit = 48558 
RCDWRc_limit = 576 
WTRc_limit = 296 
RTWc_limit = 621 
CCDLc_limit = 783 
rwq = 0 
CCDLc_limit_alone = 743 
WTRc_limit_alone = 282 
RTWc_limit_alone = 595 

Commands details: 
total_CMD = 1852822 
n_nop = 1844756 
Read = 3560 
Write = 0 
L2_Alloc = 0 
L2_WB = 181 
n_act = 2181 
n_pre = 2165 
n_ref = 0 
n_req = 3606 
total_req = 3741 

Dual Bus Interface Util: 
issued_total_row = 4346 
issued_total_col = 3741 
Row_Bus_Util =  0.002346 
CoL_Bus_Util = 0.002019 
Either_Row_CoL_Bus_Util = 0.004353 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.002604 
queue_avg = 0.034590 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0345905
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1852822 n_nop=1844660 n_act=2236 n_pre=2220 n_ref_event=0 n_req=3653 n_rd=3608 n_rd_L2_A=0 n_write=0 n_wr_bk=180 bw_util=0.008178
n_activity=205739 dram_eff=0.07365
bk0: 194a 1847528i bk1: 216a 1846734i bk2: 162a 1848195i bk3: 198a 1846996i bk4: 232a 1844789i bk5: 243a 1844669i bk6: 244a 1843406i bk7: 261a 1842992i bk8: 219a 1844941i bk9: 245a 1844565i bk10: 215a 1845799i bk11: 251a 1843714i bk12: 206a 1844916i bk13: 254a 1843424i bk14: 231a 1843270i bk15: 237a 1842659i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.388448
Row_Buffer_Locality_read = 0.392461
Row_Buffer_Locality_write = 0.066667
Bank_Level_Parallism = 1.275121
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.011295
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.008178 
total_CMD = 1852822 
util_bw = 15152 
Wasted_Col = 49175 
Wasted_Row = 44645 
Idle = 1743850 

BW Util Bottlenecks: 
RCDc_limit = 49914 
RCDWRc_limit = 506 
WTRc_limit = 357 
RTWc_limit = 716 
CCDLc_limit = 860 
rwq = 0 
CCDLc_limit_alone = 816 
WTRc_limit_alone = 345 
RTWc_limit_alone = 684 

Commands details: 
total_CMD = 1852822 
n_nop = 1844660 
Read = 3608 
Write = 0 
L2_Alloc = 0 
L2_WB = 180 
n_act = 2236 
n_pre = 2220 
n_ref = 0 
n_req = 3653 
total_req = 3788 

Dual Bus Interface Util: 
issued_total_row = 4456 
issued_total_col = 3788 
Row_Bus_Util =  0.002405 
CoL_Bus_Util = 0.002044 
Either_Row_CoL_Bus_Util = 0.004405 
Issued_on_Two_Bus_Simul_Util = 0.000044 
issued_two_Eff = 0.010047 
queue_avg = 0.034488 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0344885
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1852822 n_nop=1844608 n_act=2237 n_pre=2221 n_ref_event=0 n_req=3705 n_rd=3658 n_rd_L2_A=0 n_write=0 n_wr_bk=188 bw_util=0.008303
n_activity=209504 dram_eff=0.07343
bk0: 212a 1847540i bk1: 220a 1846279i bk2: 191a 1846211i bk3: 208a 1846078i bk4: 232a 1844704i bk5: 211a 1846202i bk6: 224a 1845202i bk7: 242a 1844178i bk8: 261a 1843777i bk9: 238a 1845134i bk10: 265a 1842352i bk11: 228a 1845029i bk12: 257a 1844272i bk13: 235a 1844596i bk14: 221a 1844173i bk15: 213a 1844211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.396761
Row_Buffer_Locality_read = 0.401039
Row_Buffer_Locality_write = 0.063830
Bank_Level_Parallism = 1.249138
Bank_Level_Parallism_Col = 1.077405
Bank_Level_Parallism_Ready = 1.011902
write_to_read_ratio_blp_rw_average = 0.033585
GrpLevelPara = 1.060465 

BW Util details:
bwutil = 0.008303 
total_CMD = 1852822 
util_bw = 15384 
Wasted_Col = 49592 
Wasted_Row = 45347 
Idle = 1742499 

BW Util Bottlenecks: 
RCDc_limit = 50031 
RCDWRc_limit = 561 
WTRc_limit = 317 
RTWc_limit = 571 
CCDLc_limit = 874 
rwq = 0 
CCDLc_limit_alone = 828 
WTRc_limit_alone = 291 
RTWc_limit_alone = 551 

Commands details: 
total_CMD = 1852822 
n_nop = 1844608 
Read = 3658 
Write = 0 
L2_Alloc = 0 
L2_WB = 188 
n_act = 2237 
n_pre = 2221 
n_ref = 0 
n_req = 3705 
total_req = 3846 

Dual Bus Interface Util: 
issued_total_row = 4458 
issued_total_col = 3846 
Row_Bus_Util =  0.002406 
CoL_Bus_Util = 0.002076 
Either_Row_CoL_Bus_Util = 0.004433 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.010957 
queue_avg = 0.031074 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0310742
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1852822 n_nop=1844361 n_act=2304 n_pre=2288 n_ref_event=0 n_req=3809 n_rd=3767 n_rd_L2_A=0 n_write=0 n_wr_bk=168 bw_util=0.008495
n_activity=210346 dram_eff=0.07483
bk0: 215a 1845789i bk1: 229a 1845896i bk2: 190a 1846518i bk3: 235a 1844738i bk4: 205a 1846132i bk5: 224a 1845088i bk6: 235a 1844615i bk7: 289a 1842094i bk8: 257a 1844681i bk9: 227a 1845819i bk10: 258a 1842932i bk11: 256a 1843924i bk12: 254a 1844156i bk13: 252a 1843556i bk14: 206a 1843936i bk15: 235a 1843944i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.395642
Row_Buffer_Locality_read = 0.398460
Row_Buffer_Locality_write = 0.142857
Bank_Level_Parallism = 1.300793
Bank_Level_Parallism_Col = 1.085703
Bank_Level_Parallism_Ready = 1.008081
write_to_read_ratio_blp_rw_average = 0.029716
GrpLevelPara = 1.065780 

BW Util details:
bwutil = 0.008495 
total_CMD = 1852822 
util_bw = 15740 
Wasted_Col = 50177 
Wasted_Row = 45149 
Idle = 1741756 

BW Util Bottlenecks: 
RCDc_limit = 51463 
RCDWRc_limit = 450 
WTRc_limit = 192 
RTWc_limit = 506 
CCDLc_limit = 834 
rwq = 0 
CCDLc_limit_alone = 788 
WTRc_limit_alone = 168 
RTWc_limit_alone = 484 

Commands details: 
total_CMD = 1852822 
n_nop = 1844361 
Read = 3767 
Write = 0 
L2_Alloc = 0 
L2_WB = 168 
n_act = 2304 
n_pre = 2288 
n_ref = 0 
n_req = 3809 
total_req = 3935 

Dual Bus Interface Util: 
issued_total_row = 4592 
issued_total_col = 3935 
Row_Bus_Util =  0.002478 
CoL_Bus_Util = 0.002124 
Either_Row_CoL_Bus_Util = 0.004567 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.007800 
queue_avg = 0.040321 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0403207
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1852822 n_nop=1844736 n_act=2203 n_pre=2187 n_ref_event=0 n_req=3642 n_rd=3599 n_rd_L2_A=0 n_write=0 n_wr_bk=172 bw_util=0.008141
n_activity=201748 dram_eff=0.07477
bk0: 194a 1847173i bk1: 196a 1847548i bk2: 183a 1846631i bk3: 195a 1846683i bk4: 197a 1847060i bk5: 225a 1845515i bk6: 258a 1842997i bk7: 267a 1842740i bk8: 240a 1845473i bk9: 236a 1844675i bk10: 251a 1844357i bk11: 251a 1844105i bk12: 245a 1843209i bk13: 266a 1842475i bk14: 182a 1845596i bk15: 213a 1844770i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.395662
Row_Buffer_Locality_read = 0.399555
Row_Buffer_Locality_write = 0.069767
Bank_Level_Parallism = 1.283447
Bank_Level_Parallism_Col = 1.090914
Bank_Level_Parallism_Ready = 1.010008
write_to_read_ratio_blp_rw_average = 0.029811
GrpLevelPara = 1.070313 

BW Util details:
bwutil = 0.008141 
total_CMD = 1852822 
util_bw = 15084 
Wasted_Col = 48011 
Wasted_Row = 43353 
Idle = 1746374 

BW Util Bottlenecks: 
RCDc_limit = 48961 
RCDWRc_limit = 510 
WTRc_limit = 373 
RTWc_limit = 490 
CCDLc_limit = 869 
rwq = 0 
CCDLc_limit_alone = 839 
WTRc_limit_alone = 357 
RTWc_limit_alone = 476 

Commands details: 
total_CMD = 1852822 
n_nop = 1844736 
Read = 3599 
Write = 0 
L2_Alloc = 0 
L2_WB = 172 
n_act = 2203 
n_pre = 2187 
n_ref = 0 
n_req = 3642 
total_req = 3771 

Dual Bus Interface Util: 
issued_total_row = 4390 
issued_total_col = 3771 
Row_Bus_Util =  0.002369 
CoL_Bus_Util = 0.002035 
Either_Row_CoL_Bus_Util = 0.004364 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.009275 
queue_avg = 0.035244 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0352441
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1852822 n_nop=1844379 n_act=2292 n_pre=2276 n_ref_event=0 n_req=3799 n_rd=3755 n_rd_L2_A=0 n_write=0 n_wr_bk=176 bw_util=0.008487
n_activity=205747 dram_eff=0.07642
bk0: 202a 1847312i bk1: 205a 1847115i bk2: 201a 1846143i bk3: 180a 1846807i bk4: 252a 1843962i bk5: 240a 1844831i bk6: 263a 1842643i bk7: 284a 1843286i bk8: 223a 1845223i bk9: 229a 1845096i bk10: 249a 1844494i bk11: 225a 1846049i bk12: 265a 1842039i bk13: 253a 1843454i bk14: 225a 1843775i bk15: 259a 1843033i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.397210
Row_Buffer_Locality_read = 0.400799
Row_Buffer_Locality_write = 0.090909
Bank_Level_Parallism = 1.298054
Bank_Level_Parallism_Col = 1.093206
Bank_Level_Parallism_Ready = 1.009358
write_to_read_ratio_blp_rw_average = 0.030616
GrpLevelPara = 1.073079 

BW Util details:
bwutil = 0.008487 
total_CMD = 1852822 
util_bw = 15724 
Wasted_Col = 49717 
Wasted_Row = 44476 
Idle = 1742905 

BW Util Bottlenecks: 
RCDc_limit = 50843 
RCDWRc_limit = 514 
WTRc_limit = 338 
RTWc_limit = 580 
CCDLc_limit = 861 
rwq = 0 
CCDLc_limit_alone = 820 
WTRc_limit_alone = 315 
RTWc_limit_alone = 562 

Commands details: 
total_CMD = 1852822 
n_nop = 1844379 
Read = 3755 
Write = 0 
L2_Alloc = 0 
L2_WB = 176 
n_act = 2292 
n_pre = 2276 
n_ref = 0 
n_req = 3799 
total_req = 3931 

Dual Bus Interface Util: 
issued_total_row = 4568 
issued_total_col = 3931 
Row_Bus_Util =  0.002465 
CoL_Bus_Util = 0.002122 
Either_Row_CoL_Bus_Util = 0.004557 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.006633 
queue_avg = 0.036400 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0364002
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1852822 n_nop=1844470 n_act=2283 n_pre=2267 n_ref_event=0 n_req=3734 n_rd=3688 n_rd_L2_A=0 n_write=0 n_wr_bk=184 bw_util=0.008359
n_activity=206698 dram_eff=0.07493
bk0: 233a 1845689i bk1: 165a 1848460i bk2: 236a 1844035i bk3: 201a 1845776i bk4: 236a 1844863i bk5: 230a 1844845i bk6: 233a 1845521i bk7: 253a 1844270i bk8: 240a 1845339i bk9: 215a 1846303i bk10: 252a 1843963i bk11: 219a 1845254i bk12: 250a 1842714i bk13: 249a 1843096i bk14: 251a 1842688i bk15: 225a 1844648i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.389127
Row_Buffer_Locality_read = 0.392896
Row_Buffer_Locality_write = 0.086957
Bank_Level_Parallism = 1.267000
Bank_Level_Parallism_Col = 1.081068
Bank_Level_Parallism_Ready = 1.006418
write_to_read_ratio_blp_rw_average = 0.034372
GrpLevelPara = 1.066235 

BW Util details:
bwutil = 0.008359 
total_CMD = 1852822 
util_bw = 15488 
Wasted_Col = 50169 
Wasted_Row = 45016 
Idle = 1742149 

BW Util Bottlenecks: 
RCDc_limit = 50995 
RCDWRc_limit = 528 
WTRc_limit = 305 
RTWc_limit = 671 
CCDLc_limit = 861 
rwq = 0 
CCDLc_limit_alone = 839 
WTRc_limit_alone = 303 
RTWc_limit_alone = 651 

Commands details: 
total_CMD = 1852822 
n_nop = 1844470 
Read = 3688 
Write = 0 
L2_Alloc = 0 
L2_WB = 184 
n_act = 2283 
n_pre = 2267 
n_ref = 0 
n_req = 3734 
total_req = 3872 

Dual Bus Interface Util: 
issued_total_row = 4550 
issued_total_col = 3872 
Row_Bus_Util =  0.002456 
CoL_Bus_Util = 0.002090 
Either_Row_CoL_Bus_Util = 0.004508 
Issued_on_Two_Bus_Simul_Util = 0.000038 
issued_two_Eff = 0.008381 
queue_avg = 0.032486 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0324861
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1852822 n_nop=1843910 n_act=2473 n_pre=2457 n_ref_event=0 n_req=3934 n_rd=3891 n_rd_L2_A=0 n_write=0 n_wr_bk=172 bw_util=0.008771
n_activity=217492 dram_eff=0.07472
bk0: 203a 1846571i bk1: 180a 1847882i bk2: 233a 1844558i bk3: 223a 1844788i bk4: 255a 1843754i bk5: 266a 1843448i bk6: 280a 1842532i bk7: 294a 1840515i bk8: 250a 1844517i bk9: 234a 1844646i bk10: 237a 1844124i bk11: 227a 1845046i bk12: 259a 1842452i bk13: 243a 1842919i bk14: 263a 1843275i bk15: 244a 1843668i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.371886
Row_Buffer_Locality_read = 0.375225
Row_Buffer_Locality_write = 0.069767
Bank_Level_Parallism = 1.305234
Bank_Level_Parallism_Col = 1.092180
Bank_Level_Parallism_Ready = 1.009053
write_to_read_ratio_blp_rw_average = 0.028256
GrpLevelPara = 1.068470 

BW Util details:
bwutil = 0.008771 
total_CMD = 1852822 
util_bw = 16252 
Wasted_Col = 53686 
Wasted_Row = 47664 
Idle = 1735220 

BW Util Bottlenecks: 
RCDc_limit = 55048 
RCDWRc_limit = 508 
WTRc_limit = 392 
RTWc_limit = 606 
CCDLc_limit = 957 
rwq = 0 
CCDLc_limit_alone = 901 
WTRc_limit_alone = 364 
RTWc_limit_alone = 578 

Commands details: 
total_CMD = 1852822 
n_nop = 1843910 
Read = 3891 
Write = 0 
L2_Alloc = 0 
L2_WB = 172 
n_act = 2473 
n_pre = 2457 
n_ref = 0 
n_req = 3934 
total_req = 4063 

Dual Bus Interface Util: 
issued_total_row = 4930 
issued_total_col = 4063 
Row_Bus_Util =  0.002661 
CoL_Bus_Util = 0.002193 
Either_Row_CoL_Bus_Util = 0.004810 
Issued_on_Two_Bus_Simul_Util = 0.000044 
issued_two_Eff = 0.009089 
queue_avg = 0.038564 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0385639
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1852822 n_nop=1843764 n_act=2541 n_pre=2525 n_ref_event=0 n_req=3926 n_rd=3878 n_rd_L2_A=0 n_write=0 n_wr_bk=191 bw_util=0.008784
n_activity=220930 dram_eff=0.07367
bk0: 204a 1847849i bk1: 209a 1846892i bk2: 246a 1843830i bk3: 212a 1845030i bk4: 277a 1842665i bk5: 210a 1844702i bk6: 308a 1841353i bk7: 251a 1843380i bk8: 268a 1843588i bk9: 221a 1845272i bk10: 275a 1842681i bk11: 262a 1842760i bk12: 272a 1841366i bk13: 198a 1843931i bk14: 279a 1841967i bk15: 186a 1845632i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.353286
Row_Buffer_Locality_read = 0.356369
Row_Buffer_Locality_write = 0.104167
Bank_Level_Parallism = 1.291203
Bank_Level_Parallism_Col = 1.089173
Bank_Level_Parallism_Ready = 1.008804
write_to_read_ratio_blp_rw_average = 0.030521
GrpLevelPara = 1.070145 

BW Util details:
bwutil = 0.008784 
total_CMD = 1852822 
util_bw = 16276 
Wasted_Col = 55132 
Wasted_Row = 48711 
Idle = 1732703 

BW Util Bottlenecks: 
RCDc_limit = 56588 
RCDWRc_limit = 553 
WTRc_limit = 363 
RTWc_limit = 573 
CCDLc_limit = 976 
rwq = 0 
CCDLc_limit_alone = 932 
WTRc_limit_alone = 349 
RTWc_limit_alone = 543 

Commands details: 
total_CMD = 1852822 
n_nop = 1843764 
Read = 3878 
Write = 0 
L2_Alloc = 0 
L2_WB = 191 
n_act = 2541 
n_pre = 2525 
n_ref = 0 
n_req = 3926 
total_req = 4069 

Dual Bus Interface Util: 
issued_total_row = 5066 
issued_total_col = 4069 
Row_Bus_Util =  0.002734 
CoL_Bus_Util = 0.002196 
Either_Row_CoL_Bus_Util = 0.004889 
Issued_on_Two_Bus_Simul_Util = 0.000042 
issued_two_Eff = 0.008501 
queue_avg = 0.037566 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0375659
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1852822 n_nop=1843642 n_act=2573 n_pre=2557 n_ref_event=0 n_req=3979 n_rd=3930 n_rd_L2_A=0 n_write=0 n_wr_bk=196 bw_util=0.008907
n_activity=225133 dram_eff=0.07331
bk0: 242a 1844867i bk1: 210a 1847064i bk2: 214a 1845534i bk3: 190a 1846198i bk4: 282a 1841813i bk5: 218a 1844781i bk6: 308a 1841280i bk7: 283a 1841748i bk8: 227a 1844391i bk9: 230a 1844887i bk10: 267a 1843064i bk11: 252a 1844078i bk12: 267a 1841696i bk13: 255a 1842159i bk14: 231a 1843072i bk15: 254a 1842581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.353858
Row_Buffer_Locality_read = 0.356997
Row_Buffer_Locality_write = 0.102041
Bank_Level_Parallism = 1.302993
Bank_Level_Parallism_Col = 1.091325
Bank_Level_Parallism_Ready = 1.006259
write_to_read_ratio_blp_rw_average = 0.031091
GrpLevelPara = 1.072602 

BW Util details:
bwutil = 0.008907 
total_CMD = 1852822 
util_bw = 16504 
Wasted_Col = 55730 
Wasted_Row = 49982 
Idle = 1730606 

BW Util Bottlenecks: 
RCDc_limit = 57317 
RCDWRc_limit = 552 
WTRc_limit = 317 
RTWc_limit = 632 
CCDLc_limit = 964 
rwq = 0 
CCDLc_limit_alone = 912 
WTRc_limit_alone = 285 
RTWc_limit_alone = 612 

Commands details: 
total_CMD = 1852822 
n_nop = 1843642 
Read = 3930 
Write = 0 
L2_Alloc = 0 
L2_WB = 196 
n_act = 2573 
n_pre = 2557 
n_ref = 0 
n_req = 3979 
total_req = 4126 

Dual Bus Interface Util: 
issued_total_row = 5130 
issued_total_col = 4126 
Row_Bus_Util =  0.002769 
CoL_Bus_Util = 0.002227 
Either_Row_CoL_Bus_Util = 0.004955 
Issued_on_Two_Bus_Simul_Util = 0.000041 
issued_two_Eff = 0.008279 
queue_avg = 0.043587 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.043587
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1852822 n_nop=1844091 n_act=2427 n_pre=2411 n_ref_event=0 n_req=3818 n_rd=3769 n_rd_L2_A=0 n_write=0 n_wr_bk=190 bw_util=0.008547
n_activity=216958 dram_eff=0.07299
bk0: 245a 1846175i bk1: 225a 1846128i bk2: 237a 1843897i bk3: 204a 1845623i bk4: 236a 1843497i bk5: 215a 1845950i bk6: 264a 1843297i bk7: 279a 1842733i bk8: 234a 1844737i bk9: 198a 1845585i bk10: 271a 1841970i bk11: 243a 1843630i bk12: 240a 1843002i bk13: 230a 1843142i bk14: 224a 1845107i bk15: 224a 1843757i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.364851
Row_Buffer_Locality_read = 0.368267
Row_Buffer_Locality_write = 0.102041
Bank_Level_Parallism = 1.287619
Bank_Level_Parallism_Col = 1.083296
Bank_Level_Parallism_Ready = 1.005021
write_to_read_ratio_blp_rw_average = 0.033880
GrpLevelPara = 1.065761 

BW Util details:
bwutil = 0.008547 
total_CMD = 1852822 
util_bw = 15836 
Wasted_Col = 53049 
Wasted_Row = 47363 
Idle = 1736574 

BW Util Bottlenecks: 
RCDc_limit = 54214 
RCDWRc_limit = 555 
WTRc_limit = 219 
RTWc_limit = 683 
CCDLc_limit = 918 
rwq = 0 
CCDLc_limit_alone = 876 
WTRc_limit_alone = 199 
RTWc_limit_alone = 661 

Commands details: 
total_CMD = 1852822 
n_nop = 1844091 
Read = 3769 
Write = 0 
L2_Alloc = 0 
L2_WB = 190 
n_act = 2427 
n_pre = 2411 
n_ref = 0 
n_req = 3818 
total_req = 3959 

Dual Bus Interface Util: 
issued_total_row = 4838 
issued_total_col = 3959 
Row_Bus_Util =  0.002611 
CoL_Bus_Util = 0.002137 
Either_Row_CoL_Bus_Util = 0.004712 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.007559 
queue_avg = 0.038843 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0388429
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=1852822 n_nop=1843782 n_act=2539 n_pre=2523 n_ref_event=0 n_req=3919 n_rd=3871 n_rd_L2_A=0 n_write=0 n_wr_bk=192 bw_util=0.008771
n_activity=221206 dram_eff=0.07347
bk0: 215a 1845927i bk1: 243a 1845262i bk2: 205a 1844477i bk3: 228a 1844313i bk4: 246a 1843603i bk5: 249a 1843151i bk6: 293a 1841747i bk7: 268a 1842916i bk8: 228a 1844749i bk9: 226a 1845696i bk10: 246a 1843806i bk11: 265a 1843354i bk12: 232a 1842955i bk13: 240a 1842089i bk14: 234a 1843382i bk15: 253a 1842467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.352641
Row_Buffer_Locality_read = 0.356239
Row_Buffer_Locality_write = 0.062500
Bank_Level_Parallism = 1.316669
Bank_Level_Parallism_Col = 1.088221
Bank_Level_Parallism_Ready = 1.007339
write_to_read_ratio_blp_rw_average = 0.030886
GrpLevelPara = 1.071259 

BW Util details:
bwutil = 0.008771 
total_CMD = 1852822 
util_bw = 16252 
Wasted_Col = 54987 
Wasted_Row = 49062 
Idle = 1732521 

BW Util Bottlenecks: 
RCDc_limit = 56545 
RCDWRc_limit = 591 
WTRc_limit = 177 
RTWc_limit = 519 
CCDLc_limit = 944 
rwq = 0 
CCDLc_limit_alone = 916 
WTRc_limit_alone = 167 
RTWc_limit_alone = 501 

Commands details: 
total_CMD = 1852822 
n_nop = 1843782 
Read = 3871 
Write = 0 
L2_Alloc = 0 
L2_WB = 192 
n_act = 2539 
n_pre = 2523 
n_ref = 0 
n_req = 3919 
total_req = 4063 

Dual Bus Interface Util: 
issued_total_row = 5062 
issued_total_col = 4063 
Row_Bus_Util =  0.002732 
CoL_Bus_Util = 0.002193 
Either_Row_CoL_Bus_Util = 0.004879 
Issued_on_Two_Bus_Simul_Util = 0.000046 
issued_two_Eff = 0.009403 
queue_avg = 0.044566 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0445655

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5304, Miss = 1784, Miss_rate = 0.336, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[1]: Access = 5200, Miss = 2033, Miss_rate = 0.391, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 4785, Miss = 1827, Miss_rate = 0.382, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 4876, Miss = 2033, Miss_rate = 0.417, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 4943, Miss = 1995, Miss_rate = 0.404, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 4789, Miss = 1927, Miss_rate = 0.402, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4802, Miss = 1945, Miss_rate = 0.405, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 4756, Miss = 2067, Miss_rate = 0.435, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 4804, Miss = 1870, Miss_rate = 0.389, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 4792, Miss = 1981, Miss_rate = 0.413, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 4825, Miss = 2009, Miss_rate = 0.416, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4769, Miss = 2007, Miss_rate = 0.421, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 4815, Miss = 2071, Miss_rate = 0.430, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 4765, Miss = 1881, Miss_rate = 0.395, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 4792, Miss = 2097, Miss_rate = 0.438, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 4784, Miss = 2031, Miss_rate = 0.425, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 4802, Miss = 2256, Miss_rate = 0.470, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 4763, Miss = 1877, Miss_rate = 0.394, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 4771, Miss = 2170, Miss_rate = 0.455, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 4787, Miss = 2024, Miss_rate = 0.423, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 4763, Miss = 2081, Miss_rate = 0.437, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 4768, Miss = 1942, Miss_rate = 0.407, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 6099, Miss = 2031, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 5455, Miss = 2104, Miss_rate = 0.386, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 118009
L2_total_cache_misses = 48043
L2_total_cache_miss_rate = 0.4071
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 68291
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 13635
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 31339
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 12
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1663
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 772
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2297
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 113277
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4732
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=118009
icnt_total_pkts_simt_to_mem=118009
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 118009
Req_Network_cycles = 722500
Req_Network_injected_packets_per_cycle =       0.1633 
Req_Network_conflicts_per_cycle =       0.0199
Req_Network_conflicts_per_cycle_util =       0.1728
Req_Bank_Level_Parallism =       1.4197
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0345
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0068

Reply_Network_injected_packets_num = 118009
Reply_Network_cycles = 722500
Reply_Network_injected_packets_per_cycle =        0.1633
Reply_Network_conflicts_per_cycle =        0.0242
Reply_Network_conflicts_per_cycle_util =       0.2096
Reply_Bank_Level_Parallism =       1.4167
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0084
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0054
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 19 min, 35 sec (1175 sec)
gpgpu_simulation_rate = 7285 (inst/sec)
gpgpu_simulation_rate = 614 (cycle/sec)
gpgpu_silicon_slowdown = 2223127x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe24462bbc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462bb0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462ba8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462ba0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffe24462cb0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b78..

GPGPU-Sim PTX: cudaLaunch for 0x0x560a4757ede5 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'...
GPGPU-Sim PTX: Finding dominators for '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'...
GPGPU-Sim PTX: reconvergence points for _Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x758 (mst_topo.1.sm_75.ptx:470) @%p1 bra $L__BB4_16;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f0 (mst_topo.1.sm_75.ptx:576) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x798 (mst_topo.1.sm_75.ptx:479) @%p2 bra $L__BB4_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f0 (mst_topo.1.sm_75.ptx:495) st.global.u32 [%rd3], %r28;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x7e8 (mst_topo.1.sm_75.ptx:492) @%p3 bra $L__BB4_3;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f0 (mst_topo.1.sm_75.ptx:495) st.global.u32 [%rd3], %r28;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x840 (mst_topo.1.sm_75.ptx:505) @%p4 bra $L__BB4_16;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f0 (mst_topo.1.sm_75.ptx:576) ret;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x878 (mst_topo.1.sm_75.ptx:513) @%p7 bra $L__BB4_16;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f0 (mst_topo.1.sm_75.ptx:576) ret;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x8a8 (mst_topo.1.sm_75.ptx:520) @%p8 bra $L__BB4_16;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f0 (mst_topo.1.sm_75.ptx:576) ret;

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x8d0 (mst_topo.1.sm_75.ptx:526) bra.uni $L__BB4_8;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8e0 (mst_topo.1.sm_75.ptx:532) cvt.u64.u32 %rd12, %r30;

GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x908 (mst_topo.1.sm_75.ptx:537) @%p9 bra $L__BB4_14;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9c8 (mst_topo.1.sm_75.ptx:569) cvt.u32.u64 %r27, %rd12;

GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x950 (mst_topo.1.sm_75.ptx:547) @%p10 bra $L__BB4_12;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a0 (mst_topo.1.sm_75.ptx:561) st.global.u32 [%rd14], %r31;

GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x998 (mst_topo.1.sm_75.ptx:558) @%p11 bra $L__BB4_11;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a0 (mst_topo.1.sm_75.ptx:561) st.global.u32 [%rd14], %r31;

GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x9b8 (mst_topo.1.sm_75.ptx:564) @%p12 bra $L__BB4_14;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9c8 (mst_topo.1.sm_75.ptx:569) cvt.u32.u64 %r27, %rd12;

GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x9e0 (mst_topo.1.sm_75.ptx:572) @%p13 bra $L__BB4_16;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f0 (mst_topo.1.sm_75.ptx:576) ret;

GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x9e8 (mst_topo.1.sm_75.ptx:573) bra.uni $L__BB4_15;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8d8 (mst_topo.1.sm_75.ptx:529) ld.global.u32 %r29, [%rd7];

GPGPU-Sim PTX: ... end of reconvergence points for _Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'.
GPGPU-Sim PTX: pushing kernel '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_' to stream 0, gridDim= (13,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
Destroy streams for kernel 4: size 0
kernel_name = _Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_ 
kernel_launch_uid = 4 
gpu_sim_cycle = 2109642
gpu_sim_insn = 18550962
gpu_ipc =       8.7934
gpu_tot_sim_cycle = 2832142
gpu_tot_sim_insn = 27111918
gpu_tot_ipc =       9.5729
gpu_tot_issued_cta = 43
gpu_occupancy = 16.2100% 
gpu_tot_occupancy = 16.0171% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.9719
partiton_level_parallism_total  =       0.7656
partiton_level_parallism_util =       2.9119
partiton_level_parallism_util_total  =       2.7544
L2_BW  =      42.4536 GB/Sec
L2_BW_total  =      33.4434 GB/Sec
gpu_total_sim_rate=5643

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 303870, Miss = 61746, Miss_rate = 0.203, Pending_hits = 39, Reservation_fails = 28777
	L1D_cache_core[1]: Access = 274392, Miss = 49463, Miss_rate = 0.180, Pending_hits = 39, Reservation_fails = 20020
	L1D_cache_core[2]: Access = 232388, Miss = 54597, Miss_rate = 0.235, Pending_hits = 39, Reservation_fails = 29472
	L1D_cache_core[3]: Access = 184980, Miss = 49067, Miss_rate = 0.265, Pending_hits = 39, Reservation_fails = 28194
	L1D_cache_core[4]: Access = 242198, Miss = 51118, Miss_rate = 0.211, Pending_hits = 39, Reservation_fails = 25085
	L1D_cache_core[5]: Access = 201349, Miss = 56848, Miss_rate = 0.282, Pending_hits = 39, Reservation_fails = 36634
	L1D_cache_core[6]: Access = 190000, Miss = 36861, Miss_rate = 0.194, Pending_hits = 39, Reservation_fails = 17318
	L1D_cache_core[7]: Access = 246928, Miss = 54048, Miss_rate = 0.219, Pending_hits = 39, Reservation_fails = 28170
	L1D_cache_core[8]: Access = 283711, Miss = 78490, Miss_rate = 0.277, Pending_hits = 39, Reservation_fails = 50262
	L1D_cache_core[9]: Access = 200478, Miss = 46292, Miss_rate = 0.231, Pending_hits = 39, Reservation_fails = 29703
	L1D_cache_core[10]: Access = 199711, Miss = 41542, Miss_rate = 0.208, Pending_hits = 39, Reservation_fails = 22273
	L1D_cache_core[11]: Access = 232156, Miss = 55925, Miss_rate = 0.241, Pending_hits = 39, Reservation_fails = 37657
	L1D_cache_core[12]: Access = 56328, Miss = 4761, Miss_rate = 0.085, Pending_hits = 11, Reservation_fails = 519
	L1D_cache_core[13]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[14]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[15]: Access = 136, Miss = 136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[16]: Access = 39, Miss = 39, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 88077, Miss = 11655, Miss_rate = 0.132, Pending_hits = 39, Reservation_fails = 735
	L1D_cache_core[18]: Access = 79972, Miss = 10651, Miss_rate = 0.133, Pending_hits = 39, Reservation_fails = 643
	L1D_cache_core[19]: Access = 68204, Miss = 9183, Miss_rate = 0.135, Pending_hits = 39, Reservation_fails = 595
	L1D_cache_core[20]: Access = 53735, Miss = 7444, Miss_rate = 0.139, Pending_hits = 39, Reservation_fails = 594
	L1D_cache_core[21]: Access = 70172, Miss = 9475, Miss_rate = 0.135, Pending_hits = 39, Reservation_fails = 608
	L1D_cache_core[22]: Access = 58717, Miss = 8029, Miss_rate = 0.137, Pending_hits = 39, Reservation_fails = 581
	L1D_cache_core[23]: Access = 54966, Miss = 7491, Miss_rate = 0.136, Pending_hits = 39, Reservation_fails = 596
	L1D_cache_core[24]: Access = 73618, Miss = 9898, Miss_rate = 0.134, Pending_hits = 39, Reservation_fails = 693
	L1D_cache_core[25]: Access = 84521, Miss = 11249, Miss_rate = 0.133, Pending_hits = 39, Reservation_fails = 689
	L1D_cache_core[26]: Access = 57347, Miss = 7831, Miss_rate = 0.137, Pending_hits = 39, Reservation_fails = 574
	L1D_cache_core[27]: Access = 55716, Miss = 7614, Miss_rate = 0.137, Pending_hits = 39, Reservation_fails = 628
	L1D_cache_core[28]: Access = 66731, Miss = 9053, Miss_rate = 0.136, Pending_hits = 39, Reservation_fails = 570
	L1D_cache_core[29]: Access = 16527, Miss = 2175, Miss_rate = 0.132, Pending_hits = 11, Reservation_fails = 128
	L1D_total_cache_accesses = 3677239
	L1D_total_cache_misses = 752953
	L1D_total_cache_miss_rate = 0.2048
	L1D_total_cache_pending_hits = 958
	L1D_total_cache_reservation_fails = 362234
	L1D_cache_data_port_util = 0.138
	L1D_cache_fill_port_util = 0.035
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2230508
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 958
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 510252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 321334
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 233699
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 958
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 692820
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2298
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 40900
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6704
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2975417
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 701822

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 321334
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 40900
ctas_completed 43, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
23093, 24295, 34589, 50533, 14983, 41266, 67385, 38172, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 
gpgpu_n_tot_thrd_icount = 128335104
gpgpu_n_tot_w_icount = 4010472
gpgpu_n_stall_shd_mem = 1749417
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1466596
gpgpu_n_mem_write_global = 701822
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4844791
gpgpu_n_store_insn = 817459
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 88832
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1050699
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 698718
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8629	W0_Idle:27610381	W0_Scoreboard:52891474	W1:1146375	W2:706838	W3:320196	W4:259628	W5:189294	W6:168181	W7:107749	W8:91787	W9:78887	W10:69181	W11:47926	W12:53359	W13:52544	W14:45335	W15:46036	W16:39629	W17:33657	W18:31564	W19:28630	W20:29807	W21:24001	W22:22628	W23:19041	W24:22918	W25:20884	W26:24648	W27:23075	W28:22893	W29:34617	W30:43060	W31:55341	W32:150763
single_issue_nums: WS0:1072440	WS1:1007968	WS2:958321	WS3:971743	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5951608 {8:743951,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 28072880 {40:701822,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 28905800 {40:722645,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 29758040 {40:743951,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5614576 {8:701822,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 28905800 {40:722645,}
maxmflatency = 913 
max_icnt2mem_latency = 676 
maxmrqlatency = 477 
max_icnt2sh_latency = 231 
averagemflatency = 251 
avg_icnt2mem_latency = 31 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 9 
mrq_lat_table:229808 	824 	1658 	4402 	5437 	981 	1214 	1707 	491 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1547790 	615847 	4781 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	518458 	109881 	61993 	24909 	1352681 	93841 	4642 	1842 	171 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1242722 	321685 	233421 	192450 	126903 	47063 	4174 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1854 	959 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        28        28        12        12        11         8         4         5        20        20        11        11        17        16        12        16 
dram[1]:        29        28        12        12         7         8         8         8        20        21        10         8        16        16        16        16 
dram[2]:        27        24        12        12         8         8        14        10        19        16         8        10        26        18        16        16 
dram[3]:        24        25        12        12         8         8         9         8        16        16         8         7        17        20        12        16 
dram[4]:        26        35        12        14        15         6         8         8        16        16         8         9        16        16        16        16 
dram[5]:        36        34        16        14         7         7         8         8        17        19        11         8        16        21        16        17 
dram[6]:        32        32        10         9         9         9         8        13        19        16         8         8        17        20        16        16 
dram[7]:        32        32        12        10         8         8        11         8        17        15         8        13        20        20        19        16 
dram[8]:        32        32         8        10         8         8         8        10        16        20        16         8        20        20        17        16 
dram[9]:        30        28        12        12         8         8        10        10        16        16        10        11        20        20        16        20 
dram[10]:        28        25        12        13         8         9         8         8        19        16        12        12        16        16        18        16 
dram[11]:        24        24        16        16         8         8         7         6        16        18        12        12        20        20        12        16 
maximum service time to same row:
dram[0]:    103888    115610    217343    216700     68618     70598     70534     78358    404117    404466     99428    104414     88712    118909    242925    251873 
dram[1]:    128112    138587     53150     52084     73430     75881    122689    112961    406469    405268    115265    123362    132435    168833    261684    271593 
dram[2]:    180212    111032    202694    206933     79128     82419    100953    120945    409374    155729    129860    135597    203105    205213    284386    295571 
dram[3]:    118919    129368    210695    214149     85357     85250    122562    205204    268830    272637    132788    133980    272996    270607    306199    314621 
dram[4]:    140115    165663    218652    219453     84756    112508    200089    195926    282594    279983    123808    111363     57861     65538    323690    334225 
dram[5]:    176125    185820    217182     48356     85948     80321    187541    181071    279245    279137    149417    158207     55528     45500    341142    349185 
dram[6]:    434892    437965     98486    104702     79424     79535     93362    103541    277995    176689    188259    195873     46927     43059    356179    362840 
dram[7]:    200177    184683    107757    159510     79285     78508    104251    106554    481768    476412    205090    213392    357936     79566    367481    373344 
dram[8]:    185811    183357    152308    153210    104807    107398    104010    101738    471090    465825    220071     61391     65118     67789    486022    152479 
dram[9]:     67397     72555    214832    215898    110000    111018     94252     87366    404140    402025     85385     90936    126605    119014    167775    183778 
dram[10]:     74241     73363    218589    219489    112032    113641     88281    106831    402227    404129     96828     96793    112411    105485    198402    208996 
dram[11]:     78013    120750    218126    217718    118126     59593     45943     62679    405093    405084     94893     92167     97263     93162    219093    232369 
average row accesses per activate:
dram[0]:  1.245283  1.265469  1.199234  1.204887  1.181153  1.168182  1.148918  1.141970  1.217520  1.216620  1.203438  1.201275  1.205687  1.197792  1.210313  1.200962 
dram[1]:  1.268072  1.248269  1.198039  1.203244  1.168631  1.171099  1.160714  1.177362  1.182648  1.214620  1.204762  1.182960  1.187803  1.210872  1.202507  1.193702 
dram[2]:  1.276067  1.222439  1.162137  1.181314  1.167719  1.180238  1.181139  1.172131  1.215613  1.203358  1.151778  1.193097  1.257253  1.230315  1.204724  1.199805 
dram[3]:  1.228516  1.266405  1.173745  1.202912  1.193518  1.176471  1.195009  1.179130  1.237094  1.197927  1.169312  1.217232  1.241811  1.234615  1.172968  1.195837 
dram[4]:  1.281474  1.266868  1.179829  1.203809  1.185824  1.187845  1.179211  1.197094  1.173077  1.177982  1.217913  1.226257  1.227360  1.211359  1.197605  1.189084 
dram[5]:  1.289990  1.244118  1.215649  1.187201  1.194674  1.217062  1.172383  1.224841  1.185915  1.189815  1.202020  1.207902  1.194600  1.214019  1.219780  1.210380 
dram[6]:  1.263158  1.263430  1.160858  1.180712  1.200373  1.195632  1.199248  1.206320  1.197761  1.186220  1.175943  1.207224  1.222437  1.213483  1.231954  1.238285 
dram[7]:  1.238850  1.245737  1.193519  1.177215  1.192694  1.190950  1.179104  1.141286  1.205556  1.176959  1.199070  1.198339  1.209066  1.211650  1.232824  1.216397 
dram[8]:  1.267396  1.248039  1.165493  1.142096  1.192718  1.179535  1.167095  1.150222  1.194394  1.177943  1.218750  1.190135  1.199632  1.206349  1.208022  1.211066 
dram[9]:  1.280159  1.266010  1.174111  1.163498  1.178664  1.196244  1.182053  1.164491  1.183333  1.188662  1.195710  1.201826  1.196168  1.188869  1.220952  1.240976 
dram[10]:  1.252390  1.218779  1.149868  1.173221  1.183150  1.203846  1.187781  1.205244  1.171326  1.176306  1.161713  1.175136  1.222649  1.196023  1.252988  1.200962 
dram[11]:  1.213602  1.207840  1.147378  1.174704  1.186813  1.168317  1.195166  1.195772  1.177958  1.197222  1.179837  1.203451  1.212355  1.190875  1.215128  1.205965 
average row locality = 246522/205376 = 1.200345
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1254      1268      1252      1282      1291      1285      1327      1287      1237      1303      1260      1319      1249      1280      1180      1231 
dram[1]:      1263      1262      1222      1261      1289      1321      1300      1321      1295      1296      1265      1319      1204      1270      1231      1233 
dram[2]:      1285      1253      1240      1277      1295      1290      1265      1287      1308      1290      1328      1279      1277      1228      1206      1213 
dram[3]:      1258      1293      1216      1322      1252      1280      1293      1356      1294      1271      1326      1328      1269      1263      1223      1248 
dram[4]:      1252      1258      1240      1264      1238      1290      1316      1318      1281      1284      1319      1317      1255      1279      1182      1202 
dram[5]:      1250      1269      1274      1243      1301      1284      1299      1351      1263      1285      1309      1284      1263      1277      1204      1289 
dram[6]:      1296      1223      1299      1261      1288      1259      1276      1298      1284      1274      1310      1270      1241      1274      1261      1226 
dram[7]:      1250      1242      1289      1302      1306      1316      1343      1349      1302      1277      1289      1299      1285      1224      1276      1262 
dram[8]:      1275      1273      1324      1286      1343      1268      1362      1294      1321      1271      1326      1327      1281      1192      1278      1166 
dram[9]:      1284      1285      1288      1224      1359      1274      1370      1338      1278      1279      1337      1315      1290      1280      1263      1254 
dram[10]:      1310      1298      1312      1253      1292      1252      1322      1333      1299      1261      1328      1294      1251      1242      1239      1233 
dram[11]:      1267      1325      1269      1291      1296      1298      1335      1301      1304      1293      1298      1324      1233      1256      1221      1278 
total dram reads = 245574
bank skew: 1370/1166 = 1.17
chip skew: 20718/20295 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0        89        88        68        72 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0        92        88        64        72 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0        92        88        72        72 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0        77        84        72        64 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0        76        88        72        72 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0        80        88        65        68 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0        92        88        76        64 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        88        96        61        56 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0        92        96        67        64 
dram[9]:         0         0         0         0         0         0         0         0         0         0         4         4        84        92        76        72 
dram[10]:         0         0         0         0         0         0         0         0         0         0         4         4        89        84        70        64 
dram[11]:         0         0         0         0         0         0         0         0         0         0         4         4        92        92        64        64 
total dram writes = 3770
min_bank_accesses = 0!
chip skew: 332/297 = 1.12
average mf latency per bank:
dram[0]:        803       811       857       873       808       776       822       814       826       759       835       757      7695      8511      1084      1007
dram[1]:        862       896       915       896       793       777       821       845       795       830       805       772      8047      8131      1085      1021
dram[2]:        941       915       971       916       817       750       943       876       916       886       834       794     13553     15239      1254      1219
dram[3]:        912       881       930       825       803       778       887       811       887       848       765       726     10936     11790      1183      1104
dram[4]:        898       875       809       812       879       897       808       807       854       867       797       803     12934     12693      1159      1193
dram[5]:        863       850       809       864       827       800       836       802       889       829       774       816     10071     12209      1142      1080
dram[6]:        876       890       842       818       817       794       861       848       833       814       851       884      9541      9348       995       990
dram[7]:        835       831       842       856       829       782       833       829       820       825       871       807     11120     10548      1018      1085
dram[8]:        828       833       830       800       747       779       813       839       857       858       790       812     10407     11318      1091      1098
dram[9]:        846       853       815       873       761       824       856       851       846       821       829       773     11780     10939      1050      1016
dram[10]:        851       814       836       832       841       849       839       853       842       847       751       778     11535     12003      1027      1015
dram[11]:        847       799       865       854       824       815       916       922       838       805       804       792     13297     11768      1063       958
maximum mf latency per bank:
dram[0]:        789       747       815       748       764       811       708       783       731       752       723       657       830       854       678       759
dram[1]:        803       783       875       767       838       709       750       769       909       714       842       701       555       808       799       841
dram[2]:        722       800       802       697       778       760       633       799       776       712       654       577       716       693       712       807
dram[3]:        670       818       706       773       759       678       835       829       805       668       758       834       699       741       832       848
dram[4]:        709       784       692       725       773       769       777       776       626       799       645       725       751       748       694       593
dram[5]:        766       668       805       765       705       807       714       817       775       816       657       714       789       692       697       711
dram[6]:        713       661       759       724       802       715       669       724       671       696       547       667       728       613       737       783
dram[7]:        728       656       755       721       726       757       886       872       791       797       831       829       666       623       764       712
dram[8]:        746       752       731       702       696       836       862       691       822       679       763       754       619       754       713       668
dram[9]:        825       863       840       812       882       893       802       706       813       817       792       662       705       805       862       825
dram[10]:        737       625       778       745       913       737       784       865       710       831       789       742       783       530       737       740
dram[11]:        913       890       811       894       838       793       868       911       909       882       762       794       891       848       851       866

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7262931 n_nop=7208645 n_act=16997 n_pre=16981 n_ref_event=0 n_req=20385 n_rd=20305 n_rd_L2_A=0 n_write=0 n_wr_bk=317 bw_util=0.01136
n_activity=1207881 dram_eff=0.06829
bk0: 1254a 7209148i bk1: 1268a 7209982i bk2: 1252a 7208000i bk3: 1282a 7206771i bk4: 1291a 7205997i bk5: 1285a 7205246i bk6: 1327a 7202445i bk7: 1287a 7203439i bk8: 1237a 7209612i bk9: 1303a 7206577i bk10: 1260a 7207763i bk11: 1319a 7205390i bk12: 1249a 7206290i bk13: 1280a 7204868i bk14: 1180a 7210210i bk15: 1231a 7207582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.166299
Row_Buffer_Locality_read = 0.166905
Row_Buffer_Locality_write = 0.012500
Bank_Level_Parallism = 1.302926
Bank_Level_Parallism_Col = 1.101677
Bank_Level_Parallism_Ready = 1.002015
write_to_read_ratio_blp_rw_average = 0.008102
GrpLevelPara = 1.084600 

BW Util details:
bwutil = 0.011357 
total_CMD = 7262931 
util_bw = 82488 
Wasted_Col = 356922 
Wasted_Row = 291636 
Idle = 6531885 

BW Util Bottlenecks: 
RCDc_limit = 385081 
RCDWRc_limit = 991 
WTRc_limit = 707 
RTWc_limit = 1187 
CCDLc_limit = 3893 
rwq = 0 
CCDLc_limit_alone = 3833 
WTRc_limit_alone = 691 
RTWc_limit_alone = 1143 

Commands details: 
total_CMD = 7262931 
n_nop = 7208645 
Read = 20305 
Write = 0 
L2_Alloc = 0 
L2_WB = 317 
n_act = 16997 
n_pre = 16981 
n_ref = 0 
n_req = 20385 
total_req = 20622 

Dual Bus Interface Util: 
issued_total_row = 33978 
issued_total_col = 20622 
Row_Bus_Util =  0.004678 
CoL_Bus_Util = 0.002839 
Either_Row_CoL_Bus_Util = 0.007474 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.005784 
queue_avg = 0.021877 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0218767
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7262931 n_nop=7208459 n_act=17062 n_pre=17046 n_ref_event=0 n_req=20431 n_rd=20352 n_rd_L2_A=0 n_write=0 n_wr_bk=316 bw_util=0.01138
n_activity=1216186 dram_eff=0.06798
bk0: 1263a 7210146i bk1: 1262a 7209846i bk2: 1222a 7208976i bk3: 1261a 7208110i bk4: 1289a 7205274i bk5: 1321a 7203948i bk6: 1300a 7203878i bk7: 1321a 7203633i bk8: 1295a 7204731i bk9: 1296a 7206919i bk10: 1265a 7207653i bk11: 1319a 7204991i bk12: 1204a 7208905i bk13: 1270a 7206562i bk14: 1231a 7207281i bk15: 1233a 7206853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.164994
Row_Buffer_Locality_read = 0.165487
Row_Buffer_Locality_write = 0.037975
Bank_Level_Parallism = 1.291600
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.004075
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.011383 
total_CMD = 7262931 
util_bw = 82672 
Wasted_Col = 360605 
Wasted_Row = 295166 
Idle = 6524488 

BW Util Bottlenecks: 
RCDc_limit = 387451 
RCDWRc_limit = 917 
WTRc_limit = 949 
RTWc_limit = 1261 
CCDLc_limit = 3981 
rwq = 0 
CCDLc_limit_alone = 3913 
WTRc_limit_alone = 931 
RTWc_limit_alone = 1211 

Commands details: 
total_CMD = 7262931 
n_nop = 7208459 
Read = 20352 
Write = 0 
L2_Alloc = 0 
L2_WB = 316 
n_act = 17062 
n_pre = 17046 
n_ref = 0 
n_req = 20431 
total_req = 20668 

Dual Bus Interface Util: 
issued_total_row = 34108 
issued_total_col = 20668 
Row_Bus_Util =  0.004696 
CoL_Bus_Util = 0.002846 
Either_Row_CoL_Bus_Util = 0.007500 
Issued_on_Two_Bus_Simul_Util = 0.000042 
issued_two_Eff = 0.005581 
queue_avg = 0.023881 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0238806
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7262931 n_nop=7208554 n_act=17018 n_pre=17002 n_ref_event=0 n_req=20402 n_rd=20321 n_rd_L2_A=0 n_write=0 n_wr_bk=324 bw_util=0.01137
n_activity=1222263 dram_eff=0.06756
bk0: 1285a 7209782i bk1: 1253a 7209009i bk2: 1240a 7207065i bk3: 1277a 7206468i bk4: 1295a 7205164i bk5: 1290a 7205922i bk6: 1265a 7207183i bk7: 1287a 7205037i bk8: 1308a 7206070i bk9: 1290a 7206820i bk10: 1328a 7203047i bk11: 1279a 7207403i bk12: 1277a 7207874i bk13: 1228a 7209934i bk14: 1206a 7208726i bk15: 1213a 7208718i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.165964
Row_Buffer_Locality_read = 0.166478
Row_Buffer_Locality_write = 0.037037
Bank_Level_Parallism = 1.280330
Bank_Level_Parallism_Col = 1.094994
Bank_Level_Parallism_Ready = 1.003839
write_to_read_ratio_blp_rw_average = 0.008311
GrpLevelPara = 1.077900 

BW Util details:
bwutil = 0.011370 
total_CMD = 7262931 
util_bw = 82580 
Wasted_Col = 360810 
Wasted_Row = 296440 
Idle = 6523101 

BW Util Bottlenecks: 
RCDc_limit = 386833 
RCDWRc_limit = 957 
WTRc_limit = 625 
RTWc_limit = 1176 
CCDLc_limit = 3900 
rwq = 0 
CCDLc_limit_alone = 3802 
WTRc_limit_alone = 575 
RTWc_limit_alone = 1128 

Commands details: 
total_CMD = 7262931 
n_nop = 7208554 
Read = 20321 
Write = 0 
L2_Alloc = 0 
L2_WB = 324 
n_act = 17018 
n_pre = 17002 
n_ref = 0 
n_req = 20402 
total_req = 20645 

Dual Bus Interface Util: 
issued_total_row = 34020 
issued_total_col = 20645 
Row_Bus_Util =  0.004684 
CoL_Bus_Util = 0.002843 
Either_Row_CoL_Bus_Util = 0.007487 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.005296 
queue_avg = 0.020217 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0202175
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7262931 n_nop=7208295 n_act=17076 n_pre=17060 n_ref_event=0 n_req=20567 n_rd=20492 n_rd_L2_A=0 n_write=0 n_wr_bk=297 bw_util=0.01145
n_activity=1222505 dram_eff=0.06802
bk0: 1258a 7208328i bk1: 1293a 7208710i bk2: 1216a 7208564i bk3: 1322a 7205181i bk4: 1252a 7207609i bk5: 1280a 7206611i bk6: 1293a 7206033i bk7: 1356a 7203321i bk8: 1294a 7207269i bk9: 1271a 7207516i bk10: 1326a 7203580i bk11: 1328a 7205672i bk12: 1269a 7207742i bk13: 1263a 7207391i bk14: 1223a 7205883i bk15: 1248a 7206364i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.169835
Row_Buffer_Locality_read = 0.170164
Row_Buffer_Locality_write = 0.080000
Bank_Level_Parallism = 1.294033
Bank_Level_Parallism_Col = 1.099274
Bank_Level_Parallism_Ready = 1.003572
write_to_read_ratio_blp_rw_average = 0.007393
GrpLevelPara = 1.080450 

BW Util details:
bwutil = 0.011449 
total_CMD = 7262931 
util_bw = 83156 
Wasted_Col = 360166 
Wasted_Row = 295590 
Idle = 6524019 

BW Util Bottlenecks: 
RCDc_limit = 387570 
RCDWRc_limit = 833 
WTRc_limit = 776 
RTWc_limit = 1107 
CCDLc_limit = 4136 
rwq = 0 
CCDLc_limit_alone = 4021 
WTRc_limit_alone = 721 
RTWc_limit_alone = 1047 

Commands details: 
total_CMD = 7262931 
n_nop = 7208295 
Read = 20492 
Write = 0 
L2_Alloc = 0 
L2_WB = 297 
n_act = 17076 
n_pre = 17060 
n_ref = 0 
n_req = 20567 
total_req = 20789 

Dual Bus Interface Util: 
issued_total_row = 34136 
issued_total_col = 20789 
Row_Bus_Util =  0.004700 
CoL_Bus_Util = 0.002862 
Either_Row_CoL_Bus_Util = 0.007523 
Issued_on_Two_Bus_Simul_Util = 0.000040 
issued_two_Eff = 0.005290 
queue_avg = 0.024705 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0247048
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7262931 n_nop=7208787 n_act=16899 n_pre=16883 n_ref_event=0 n_req=20372 n_rd=20295 n_rd_L2_A=0 n_write=0 n_wr_bk=308 bw_util=0.01135
n_activity=1214340 dram_eff=0.06787
bk0: 1252a 7210930i bk1: 1258a 7210522i bk2: 1240a 7208342i bk3: 1264a 7207583i bk4: 1238a 7208351i bk5: 1290a 7205826i bk6: 1316a 7204552i bk7: 1318a 7205331i bk8: 1281a 7206431i bk9: 1284a 7205950i bk10: 1319a 7206566i bk11: 1317a 7206648i bk12: 1255a 7207250i bk13: 1279a 7205658i bk14: 1182a 7209430i bk15: 1202a 7209379i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.170577
Row_Buffer_Locality_read = 0.171077
Row_Buffer_Locality_write = 0.038961
Bank_Level_Parallism = 1.285398
Bank_Level_Parallism_Col = 1.097572
Bank_Level_Parallism_Ready = 1.002932
write_to_read_ratio_blp_rw_average = 0.007480
GrpLevelPara = 1.079686 

BW Util details:
bwutil = 0.011347 
total_CMD = 7262931 
util_bw = 82412 
Wasted_Col = 357398 
Wasted_Row = 293698 
Idle = 6529423 

BW Util Bottlenecks: 
RCDc_limit = 383963 
RCDWRc_limit = 909 
WTRc_limit = 801 
RTWc_limit = 1084 
CCDLc_limit = 3968 
rwq = 0 
CCDLc_limit_alone = 3888 
WTRc_limit_alone = 761 
RTWc_limit_alone = 1044 

Commands details: 
total_CMD = 7262931 
n_nop = 7208787 
Read = 20295 
Write = 0 
L2_Alloc = 0 
L2_WB = 308 
n_act = 16899 
n_pre = 16883 
n_ref = 0 
n_req = 20372 
total_req = 20603 

Dual Bus Interface Util: 
issued_total_row = 33782 
issued_total_col = 20603 
Row_Bus_Util =  0.004651 
CoL_Bus_Util = 0.002837 
Either_Row_CoL_Bus_Util = 0.007455 
Issued_on_Two_Bus_Simul_Util = 0.000033 
issued_two_Eff = 0.004451 
queue_avg = 0.022657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0226568
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7262931 n_nop=7208536 n_act=16962 n_pre=16946 n_ref_event=0 n_req=20521 n_rd=20445 n_rd_L2_A=0 n_write=0 n_wr_bk=301 bw_util=0.01143
n_activity=1209527 dram_eff=0.06861
bk0: 1250a 7211052i bk1: 1269a 7209130i bk2: 1274a 7207764i bk3: 1243a 7207894i bk4: 1301a 7205706i bk5: 1284a 7207880i bk6: 1299a 7205041i bk7: 1351a 7205164i bk8: 1263a 7206570i bk9: 1285a 7206287i bk10: 1309a 7206233i bk11: 1284a 7207070i bk12: 1263a 7205465i bk13: 1277a 7206107i bk14: 1204a 7209497i bk15: 1289a 7205852i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.173530
Row_Buffer_Locality_read = 0.173930
Row_Buffer_Locality_write = 0.065789
Bank_Level_Parallism = 1.294747
Bank_Level_Parallism_Col = 1.099874
Bank_Level_Parallism_Ready = 1.003103
write_to_read_ratio_blp_rw_average = 0.007685
GrpLevelPara = 1.081207 

BW Util details:
bwutil = 0.011426 
total_CMD = 7262931 
util_bw = 82984 
Wasted_Col = 357450 
Wasted_Row = 292694 
Idle = 6529803 

BW Util Bottlenecks: 
RCDc_limit = 384760 
RCDWRc_limit = 881 
WTRc_limit = 682 
RTWc_limit = 1178 
CCDLc_limit = 3921 
rwq = 0 
CCDLc_limit_alone = 3832 
WTRc_limit_alone = 631 
RTWc_limit_alone = 1140 

Commands details: 
total_CMD = 7262931 
n_nop = 7208536 
Read = 20445 
Write = 0 
L2_Alloc = 0 
L2_WB = 301 
n_act = 16962 
n_pre = 16946 
n_ref = 0 
n_req = 20521 
total_req = 20746 

Dual Bus Interface Util: 
issued_total_row = 33908 
issued_total_col = 20746 
Row_Bus_Util =  0.004669 
CoL_Bus_Util = 0.002856 
Either_Row_CoL_Bus_Util = 0.007489 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.004761 
queue_avg = 0.023316 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0233165
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7262931 n_nop=7208759 n_act=16905 n_pre=16889 n_ref_event=0 n_req=20420 n_rd=20340 n_rd_L2_A=0 n_write=0 n_wr_bk=320 bw_util=0.01138
n_activity=1203041 dram_eff=0.06869
bk0: 1296a 7208601i bk1: 1223a 7212098i bk2: 1299a 7204527i bk3: 1261a 7206799i bk4: 1288a 7206495i bk5: 1259a 7208395i bk6: 1276a 7207711i bk7: 1298a 7206421i bk8: 1284a 7207407i bk9: 1274a 7206884i bk10: 1310a 7205005i bk11: 1270a 7207671i bk12: 1241a 7207459i bk13: 1274a 7206193i bk14: 1261a 7207568i bk15: 1226a 7210064i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.172233
Row_Buffer_Locality_read = 0.172665
Row_Buffer_Locality_write = 0.062500
Bank_Level_Parallism = 1.291342
Bank_Level_Parallism_Col = 1.101277
Bank_Level_Parallism_Ready = 1.003551
write_to_read_ratio_blp_rw_average = 0.008176
GrpLevelPara = 1.083420 

BW Util details:
bwutil = 0.011378 
total_CMD = 7262931 
util_bw = 82640 
Wasted_Col = 355742 
Wasted_Row = 291128 
Idle = 6533421 

BW Util Bottlenecks: 
RCDc_limit = 383268 
RCDWRc_limit = 916 
WTRc_limit = 857 
RTWc_limit = 1310 
CCDLc_limit = 3971 
rwq = 0 
CCDLc_limit_alone = 3895 
WTRc_limit_alone = 817 
RTWc_limit_alone = 1274 

Commands details: 
total_CMD = 7262931 
n_nop = 7208759 
Read = 20340 
Write = 0 
L2_Alloc = 0 
L2_WB = 320 
n_act = 16905 
n_pre = 16889 
n_ref = 0 
n_req = 20420 
total_req = 20660 

Dual Bus Interface Util: 
issued_total_row = 33794 
issued_total_col = 20660 
Row_Bus_Util =  0.004653 
CoL_Bus_Util = 0.002845 
Either_Row_CoL_Bus_Util = 0.007459 
Issued_on_Two_Bus_Simul_Util = 0.000039 
issued_two_Eff = 0.005206 
queue_avg = 0.019327 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0193269
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7262931 n_nop=7207876 n_act=17247 n_pre=17231 n_ref_event=0 n_req=20687 n_rd=20611 n_rd_L2_A=0 n_write=0 n_wr_bk=301 bw_util=0.01152
n_activity=1220713 dram_eff=0.06852
bk0: 1250a 7209747i bk1: 1242a 7210591i bk2: 1289a 7206095i bk3: 1302a 7204817i bk4: 1306a 7205934i bk5: 1316a 7205055i bk6: 1343a 7203021i bk7: 1349a 7200389i bk8: 1302a 7205524i bk9: 1277a 7205269i bk10: 1289a 7205848i bk11: 1299a 7205841i bk12: 1285a 7204812i bk13: 1224a 7207551i bk14: 1276a 7207328i bk15: 1262a 7207349i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.166385
Row_Buffer_Locality_read = 0.166853
Row_Buffer_Locality_write = 0.039474
Bank_Level_Parallism = 1.304218
Bank_Level_Parallism_Col = 1.103482
Bank_Level_Parallism_Ready = 1.004789
write_to_read_ratio_blp_rw_average = 0.007678
GrpLevelPara = 1.084170 

BW Util details:
bwutil = 0.011517 
total_CMD = 7262931 
util_bw = 83648 
Wasted_Col = 361825 
Wasted_Row = 295781 
Idle = 6521677 

BW Util Bottlenecks: 
RCDc_limit = 390600 
RCDWRc_limit = 902 
WTRc_limit = 798 
RTWc_limit = 1208 
CCDLc_limit = 4069 
rwq = 0 
CCDLc_limit_alone = 3959 
WTRc_limit_alone = 740 
RTWc_limit_alone = 1156 

Commands details: 
total_CMD = 7262931 
n_nop = 7207876 
Read = 20611 
Write = 0 
L2_Alloc = 0 
L2_WB = 301 
n_act = 17247 
n_pre = 17231 
n_ref = 0 
n_req = 20687 
total_req = 20912 

Dual Bus Interface Util: 
issued_total_row = 34478 
issued_total_col = 20912 
Row_Bus_Util =  0.004747 
CoL_Bus_Util = 0.002879 
Either_Row_CoL_Bus_Util = 0.007580 
Issued_on_Two_Bus_Simul_Util = 0.000046 
issued_two_Eff = 0.006085 
queue_avg = 0.024018 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.024018
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7262931 n_nop=7207684 n_act=17314 n_pre=17298 n_ref_event=0 n_req=20667 n_rd=20587 n_rd_L2_A=0 n_write=0 n_wr_bk=319 bw_util=0.01151
n_activity=1219536 dram_eff=0.06857
bk0: 1275a 7209972i bk1: 1273a 7208945i bk2: 1324a 7203223i bk3: 1286a 7204487i bk4: 1343a 7204414i bk5: 1268a 7206536i bk6: 1362a 7201963i bk7: 1294a 7204520i bk8: 1321a 7204413i bk9: 1271a 7206511i bk10: 1326a 7205150i bk11: 1327a 7203695i bk12: 1281a 7205018i bk13: 1192a 7209209i bk14: 1278a 7205741i bk15: 1166a 7210906i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.162336
Row_Buffer_Locality_read = 0.162675
Row_Buffer_Locality_write = 0.075000
Bank_Level_Parallism = 1.305283
Bank_Level_Parallism_Col = 1.103821
Bank_Level_Parallism_Ready = 1.004453
write_to_read_ratio_blp_rw_average = 0.007985
GrpLevelPara = 1.084906 

BW Util details:
bwutil = 0.011514 
total_CMD = 7262931 
util_bw = 83624 
Wasted_Col = 362771 
Wasted_Row = 294682 
Idle = 6521854 

BW Util Bottlenecks: 
RCDc_limit = 392146 
RCDWRc_limit = 925 
WTRc_limit = 809 
RTWc_limit = 1128 
CCDLc_limit = 3970 
rwq = 0 
CCDLc_limit_alone = 3880 
WTRc_limit_alone = 781 
RTWc_limit_alone = 1066 

Commands details: 
total_CMD = 7262931 
n_nop = 7207684 
Read = 20587 
Write = 0 
L2_Alloc = 0 
L2_WB = 319 
n_act = 17314 
n_pre = 17298 
n_ref = 0 
n_req = 20667 
total_req = 20906 

Dual Bus Interface Util: 
issued_total_row = 34612 
issued_total_col = 20906 
Row_Bus_Util =  0.004766 
CoL_Bus_Util = 0.002878 
Either_Row_CoL_Bus_Util = 0.007607 
Issued_on_Two_Bus_Simul_Util = 0.000037 
issued_two_Eff = 0.004905 
queue_avg = 0.022927 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0229268
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7262931 n_nop=7207601 n_act=17332 n_pre=17316 n_ref_event=0 n_req=20801 n_rd=20718 n_rd_L2_A=0 n_write=0 n_wr_bk=332 bw_util=0.01159
n_activity=1219407 dram_eff=0.06905
bk0: 1284a 7209666i bk1: 1285a 7209539i bk2: 1288a 7205256i bk3: 1224a 7207919i bk4: 1359a 7201776i bk5: 1274a 7206796i bk6: 1370a 7201951i bk7: 1338a 7202914i bk8: 1278a 7205958i bk9: 1279a 7206398i bk10: 1337a 7203567i bk11: 1315a 7205051i bk12: 1290a 7203972i bk13: 1280a 7204550i bk14: 1263a 7206203i bk15: 1254a 7207241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.166867
Row_Buffer_Locality_read = 0.167246
Row_Buffer_Locality_write = 0.072289
Bank_Level_Parallism = 1.309930
Bank_Level_Parallism_Col = 1.104319
Bank_Level_Parallism_Ready = 1.003578
write_to_read_ratio_blp_rw_average = 0.008251
GrpLevelPara = 1.085695 

BW Util details:
bwutil = 0.011593 
total_CMD = 7262931 
util_bw = 84200 
Wasted_Col = 363034 
Wasted_Row = 296323 
Idle = 6519374 

BW Util Bottlenecks: 
RCDc_limit = 392326 
RCDWRc_limit = 946 
WTRc_limit = 736 
RTWc_limit = 1218 
CCDLc_limit = 4079 
rwq = 0 
CCDLc_limit_alone = 3999 
WTRc_limit_alone = 696 
RTWc_limit_alone = 1178 

Commands details: 
total_CMD = 7262931 
n_nop = 7207601 
Read = 20718 
Write = 0 
L2_Alloc = 0 
L2_WB = 332 
n_act = 17332 
n_pre = 17316 
n_ref = 0 
n_req = 20801 
total_req = 21050 

Dual Bus Interface Util: 
issued_total_row = 34648 
issued_total_col = 21050 
Row_Bus_Util =  0.004771 
CoL_Bus_Util = 0.002898 
Either_Row_CoL_Bus_Util = 0.007618 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.006651 
queue_avg = 0.026091 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0260907
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7262931 n_nop=7207928 n_act=17242 n_pre=17226 n_ref_event=0 n_req=20600 n_rd=20519 n_rd_L2_A=0 n_write=0 n_wr_bk=315 bw_util=0.01147
n_activity=1217349 dram_eff=0.06846
bk0: 1310a 7207850i bk1: 1298a 7207739i bk2: 1312a 7202990i bk3: 1253a 7207133i bk4: 1292a 7205080i bk5: 1252a 7208490i bk6: 1322a 7204501i bk7: 1333a 7205013i bk8: 1299a 7204783i bk9: 1261a 7206630i bk10: 1328a 7203206i bk11: 1294a 7205107i bk12: 1251a 7206647i bk13: 1242a 7207083i bk14: 1239a 7209663i bk15: 1233a 7207744i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.163107
Row_Buffer_Locality_read = 0.163507
Row_Buffer_Locality_write = 0.061728
Bank_Level_Parallism = 1.300973
Bank_Level_Parallism_Col = 1.102227
Bank_Level_Parallism_Ready = 1.003280
write_to_read_ratio_blp_rw_average = 0.008079
GrpLevelPara = 1.083775 

BW Util details:
bwutil = 0.011474 
total_CMD = 7262931 
util_bw = 83336 
Wasted_Col = 361928 
Wasted_Row = 294271 
Idle = 6523396 

BW Util Bottlenecks: 
RCDc_limit = 390540 
RCDWRc_limit = 944 
WTRc_limit = 627 
RTWc_limit = 1198 
CCDLc_limit = 4045 
rwq = 0 
CCDLc_limit_alone = 3953 
WTRc_limit_alone = 583 
RTWc_limit_alone = 1150 

Commands details: 
total_CMD = 7262931 
n_nop = 7207928 
Read = 20519 
Write = 0 
L2_Alloc = 0 
L2_WB = 315 
n_act = 17242 
n_pre = 17226 
n_ref = 0 
n_req = 20600 
total_req = 20834 

Dual Bus Interface Util: 
issued_total_row = 34468 
issued_total_col = 20834 
Row_Bus_Util =  0.004746 
CoL_Bus_Util = 0.002869 
Either_Row_CoL_Bus_Util = 0.007573 
Issued_on_Two_Bus_Simul_Util = 0.000041 
issued_two_Eff = 0.005436 
queue_avg = 0.021981 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0219815
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7262931 n_nop=7207599 n_act=17346 n_pre=17330 n_ref_event=0 n_req=20669 n_rd=20589 n_rd_L2_A=0 n_write=0 n_wr_bk=320 bw_util=0.01152
n_activity=1224510 dram_eff=0.0683
bk0: 1267a 7207269i bk1: 1325a 7204616i bk2: 1269a 7204452i bk3: 1291a 7204761i bk4: 1296a 7205339i bk5: 1298a 7204257i bk6: 1335a 7203192i bk7: 1301a 7205023i bk8: 1304a 7204021i bk9: 1293a 7205771i bk10: 1298a 7205058i bk11: 1324a 7205371i bk12: 1233a 7207886i bk13: 1256a 7206120i bk14: 1221a 7208452i bk15: 1278a 7205245i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.160869
Row_Buffer_Locality_read = 0.161348
Row_Buffer_Locality_write = 0.037500
Bank_Level_Parallism = 1.310560
Bank_Level_Parallism_Col = 1.102857
Bank_Level_Parallism_Ready = 1.002792
write_to_read_ratio_blp_rw_average = 0.007966
GrpLevelPara = 1.084754 

BW Util details:
bwutil = 0.011515 
total_CMD = 7262931 
util_bw = 83636 
Wasted_Col = 363712 
Wasted_Row = 296882 
Idle = 6518701 

BW Util Bottlenecks: 
RCDc_limit = 392894 
RCDWRc_limit = 960 
WTRc_limit = 726 
RTWc_limit = 1169 
CCDLc_limit = 4054 
rwq = 0 
CCDLc_limit_alone = 3971 
WTRc_limit_alone = 688 
RTWc_limit_alone = 1124 

Commands details: 
total_CMD = 7262931 
n_nop = 7207599 
Read = 20589 
Write = 0 
L2_Alloc = 0 
L2_WB = 320 
n_act = 17346 
n_pre = 17330 
n_ref = 0 
n_req = 20669 
total_req = 20909 

Dual Bus Interface Util: 
issued_total_row = 34676 
issued_total_col = 20909 
Row_Bus_Util =  0.004774 
CoL_Bus_Util = 0.002879 
Either_Row_CoL_Bus_Util = 0.007618 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.004572 
queue_avg = 0.027239 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0272394

========= L2 cache stats =========
L2_cache_bank[0]: Access = 69369, Miss = 10179, Miss_rate = 0.147, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[1]: Access = 73611, Miss = 10383, Miss_rate = 0.141, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 70838, Miss = 10193, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 73247, Miss = 10411, Miss_rate = 0.142, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 99350, Miss = 10336, Miss_rate = 0.104, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 110184, Miss = 10249, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 89825, Miss = 10256, Miss_rate = 0.114, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 94821, Miss = 10481, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 100364, Miss = 10203, Miss_rate = 0.102, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 98156, Miss = 10344, Miss_rate = 0.105, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 85576, Miss = 10292, Miss_rate = 0.120, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 98378, Miss = 10414, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 82483, Miss = 10395, Miss_rate = 0.126, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 81734, Miss = 10209, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 94139, Miss = 10457, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 87566, Miss = 10391, Miss_rate = 0.119, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 89404, Miss = 10637, Miss_rate = 0.119, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[17]: Access = 90237, Miss = 10205, Miss_rate = 0.113, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 97720, Miss = 10601, Miss_rate = 0.108, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 92424, Miss = 10381, Miss_rate = 0.112, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 95129, Miss = 10483, Miss_rate = 0.110, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 96454, Miss = 10290, Miss_rate = 0.107, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 102824, Miss = 10355, Miss_rate = 0.101, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 94585, Miss = 10498, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2168418
L2_total_cache_misses = 248643
L2_total_cache_miss_rate = 0.1147
L2_total_cache_pending_hits = 24
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1220998
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 24
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65582
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 179992
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 24
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 698753
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 772
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2297
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1466596
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 701822
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=2168418
icnt_total_pkts_simt_to_mem=2168418
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2168418
Req_Network_cycles = 2832142
Req_Network_injected_packets_per_cycle =       0.7656 
Req_Network_conflicts_per_cycle =       0.0799
Req_Network_conflicts_per_cycle_util =       0.2876
Req_Bank_Level_Parallism =       2.7544
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0581
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0319

Reply_Network_injected_packets_num = 2168418
Reply_Network_cycles = 2832142
Reply_Network_injected_packets_per_cycle =        0.7656
Reply_Network_conflicts_per_cycle =        0.7925
Reply_Network_conflicts_per_cycle_util =       2.8267
Reply_Bank_Level_Parallism =       2.7309
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2498
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0255
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 20 min, 4 sec (4804 sec)
gpgpu_simulation_rate = 5643 (inst/sec)
gpgpu_simulation_rate = 589 (cycle/sec)
gpgpu_silicon_slowdown = 2317487x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe24462bbc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462bb0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462ba8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462ba0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffe24462cb0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b78..

GPGPU-Sim PTX: cudaLaunch for 0x0x560a4757f063 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'...
GPGPU-Sim PTX: Finding dominators for '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'...
GPGPU-Sim PTX: Finding postdominators for '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'...
GPGPU-Sim PTX: reconvergence points for _Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xa70 (mst_topo.1.sm_75.ptx:613) @%p1 bra $L__BB5_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb8 (mst_topo.1.sm_75.ptx:704) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xaa0 (mst_topo.1.sm_75.ptx:620) @%p2 bra $L__BB5_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb8 (mst_topo.1.sm_75.ptx:704) ret;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xad8 (mst_topo.1.sm_75.ptx:628) @%p3 bra $L__BB5_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb8 (mst_topo.1.sm_75.ptx:704) ret;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xb00 (mst_topo.1.sm_75.ptx:634) @%p4 bra $L__BB5_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb8 (mst_topo.1.sm_75.ptx:704) ret;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xb58 (mst_topo.1.sm_75.ptx:646) @%p5 bra $L__BB5_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb8 (mst_topo.1.sm_75.ptx:704) ret;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xbb0 (mst_topo.1.sm_75.ptx:660) @%p6 bra $L__BB5_11;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb8 (mst_topo.1.sm_75.ptx:704) ret;

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xbf8 (mst_topo.1.sm_75.ptx:670) @%p7 bra $L__BB5_10;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc48 (mst_topo.1.sm_75.ptx:684) st.global.u32 [%rd10], %r24;

GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xc40 (mst_topo.1.sm_75.ptx:681) @%p8 bra $L__BB5_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc48 (mst_topo.1.sm_75.ptx:684) st.global.u32 [%rd10], %r24;

GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xc70 (mst_topo.1.sm_75.ptx:689) @%p11 bra $L__BB5_12;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb8 (mst_topo.1.sm_75.ptx:704) ret;

GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xc90 (mst_topo.1.sm_75.ptx:695) @%p12 bra $L__BB5_6;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb8 (mst_topo.1.sm_75.ptx:704) ret;

GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xc98 (mst_topo.1.sm_75.ptx:696) bra.uni $L__BB5_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb8 (mst_topo.1.sm_75.ptx:704) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'.
GPGPU-Sim PTX: pushing kernel '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_' to stream 0, gridDim= (13,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
Destroy streams for kernel 5: size 0
kernel_name = _Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_ 
kernel_launch_uid = 5 
gpu_sim_cycle = 11439
gpu_sim_insn = 220406
gpu_ipc =      19.2679
gpu_tot_sim_cycle = 2843581
gpu_tot_sim_insn = 27332324
gpu_tot_ipc =       9.6119
gpu_tot_issued_cta = 56
gpu_occupancy = 20.0061% 
gpu_tot_occupancy = 16.0298% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.0165
partiton_level_parallism_total  =       0.7667
partiton_level_parallism_util =       3.6000
partiton_level_parallism_util_total  =       2.7579
L2_BW  =      44.4017 GB/Sec
L2_BW_total  =      33.4875 GB/Sec
gpu_total_sim_rate=5668

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 303870, Miss = 61746, Miss_rate = 0.203, Pending_hits = 39, Reservation_fails = 28777
	L1D_cache_core[1]: Access = 274392, Miss = 49463, Miss_rate = 0.180, Pending_hits = 39, Reservation_fails = 20020
	L1D_cache_core[2]: Access = 232388, Miss = 54597, Miss_rate = 0.235, Pending_hits = 39, Reservation_fails = 29472
	L1D_cache_core[3]: Access = 184980, Miss = 49067, Miss_rate = 0.265, Pending_hits = 39, Reservation_fails = 28194
	L1D_cache_core[4]: Access = 242198, Miss = 51118, Miss_rate = 0.211, Pending_hits = 39, Reservation_fails = 25085
	L1D_cache_core[5]: Access = 201349, Miss = 56848, Miss_rate = 0.282, Pending_hits = 39, Reservation_fails = 36634
	L1D_cache_core[6]: Access = 190000, Miss = 36861, Miss_rate = 0.194, Pending_hits = 39, Reservation_fails = 17318
	L1D_cache_core[7]: Access = 246928, Miss = 54048, Miss_rate = 0.219, Pending_hits = 39, Reservation_fails = 28170
	L1D_cache_core[8]: Access = 283711, Miss = 78490, Miss_rate = 0.277, Pending_hits = 39, Reservation_fails = 50262
	L1D_cache_core[9]: Access = 200478, Miss = 46292, Miss_rate = 0.231, Pending_hits = 39, Reservation_fails = 29703
	L1D_cache_core[10]: Access = 199711, Miss = 41542, Miss_rate = 0.208, Pending_hits = 39, Reservation_fails = 22273
	L1D_cache_core[11]: Access = 232156, Miss = 55925, Miss_rate = 0.241, Pending_hits = 39, Reservation_fails = 37657
	L1D_cache_core[12]: Access = 56328, Miss = 4761, Miss_rate = 0.085, Pending_hits = 11, Reservation_fails = 519
	L1D_cache_core[13]: Access = 889, Miss = 799, Miss_rate = 0.899, Pending_hits = 39, Reservation_fails = 773
	L1D_cache_core[14]: Access = 901, Miss = 806, Miss_rate = 0.895, Pending_hits = 39, Reservation_fails = 734
	L1D_cache_core[15]: Access = 931, Miss = 806, Miss_rate = 0.866, Pending_hits = 39, Reservation_fails = 557
	L1D_cache_core[16]: Access = 843, Miss = 710, Miss_rate = 0.842, Pending_hits = 39, Reservation_fails = 473
	L1D_cache_core[17]: Access = 88874, Miss = 12329, Miss_rate = 0.139, Pending_hits = 78, Reservation_fails = 1076
	L1D_cache_core[18]: Access = 80757, Miss = 11320, Miss_rate = 0.140, Pending_hits = 78, Reservation_fails = 1061
	L1D_cache_core[19]: Access = 69033, Miss = 9861, Miss_rate = 0.143, Pending_hits = 78, Reservation_fails = 1060
	L1D_cache_core[20]: Access = 54523, Miss = 8116, Miss_rate = 0.149, Pending_hits = 78, Reservation_fails = 969
	L1D_cache_core[21]: Access = 70940, Miss = 10140, Miss_rate = 0.143, Pending_hits = 78, Reservation_fails = 1193
	L1D_cache_core[22]: Access = 59494, Miss = 8701, Miss_rate = 0.146, Pending_hits = 78, Reservation_fails = 1075
	L1D_cache_core[23]: Access = 55768, Miss = 8168, Miss_rate = 0.146, Pending_hits = 78, Reservation_fails = 1109
	L1D_cache_core[24]: Access = 74415, Miss = 10570, Miss_rate = 0.142, Pending_hits = 78, Reservation_fails = 1091
	L1D_cache_core[25]: Access = 84736, Miss = 11436, Miss_rate = 0.135, Pending_hits = 50, Reservation_fails = 763
	L1D_cache_core[26]: Access = 57347, Miss = 7831, Miss_rate = 0.137, Pending_hits = 39, Reservation_fails = 574
	L1D_cache_core[27]: Access = 55716, Miss = 7614, Miss_rate = 0.137, Pending_hits = 39, Reservation_fails = 628
	L1D_cache_core[28]: Access = 66731, Miss = 9053, Miss_rate = 0.136, Pending_hits = 39, Reservation_fails = 570
	L1D_cache_core[29]: Access = 16527, Miss = 2175, Miss_rate = 0.132, Pending_hits = 11, Reservation_fails = 128
	L1D_total_cache_accesses = 3686914
	L1D_total_cache_misses = 761193
	L1D_total_cache_miss_rate = 0.2065
	L1D_total_cache_pending_hits = 1437
	L1D_total_cache_reservation_fails = 367918
	L1D_cache_data_port_util = 0.138
	L1D_cache_fill_port_util = 0.035
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2230606
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1437
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 516912
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 327016
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 234906
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1437
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 693678
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2425
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 40902
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6950
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2983861
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 703053

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 327016
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 40902
ctas_completed 56, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
23093, 24295, 34589, 50533, 14983, 41266, 67385, 38172, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 
gpgpu_n_tot_thrd_icount = 128614272
gpgpu_n_tot_w_icount = 4019196
gpgpu_n_stall_shd_mem = 1755850
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1476993
gpgpu_n_mem_write_global = 703053
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4873106
gpgpu_n_store_insn = 823739
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 118784
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1054436
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 701414
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10663	W0_Idle:27679920	W0_Scoreboard:53081629	W1:1147429	W2:706942	W3:320224	W4:259704	W5:189304	W6:168181	W7:107749	W8:91787	W9:78887	W10:69181	W11:47926	W12:53359	W13:52544	W14:45335	W15:46036	W16:39629	W17:33657	W18:31564	W19:28630	W20:29807	W21:24001	W22:22628	W23:19041	W24:22918	W25:20884	W26:24648	W27:23093	W28:22893	W29:34635	W30:43150	W31:55935	W32:157495
single_issue_nums: WS0:1074622	WS1:1010084	WS2:960493	WS3:973997	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6014544 {8:751818,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 28122120 {40:703053,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 29007000 {40:725175,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30072720 {40:751818,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5624424 {8:703053,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 29007000 {40:725175,}
maxmflatency = 913 
max_icnt2mem_latency = 676 
maxmrqlatency = 493 
max_icnt2sh_latency = 231 
averagemflatency = 252 
avg_icnt2mem_latency = 31 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 9 
mrq_lat_table:232018 	987 	1890 	4976 	6402 	1518 	1796 	2318 	661 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1551775 	622275 	5996 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	519432 	110299 	62409 	25142 	1359370 	95902 	5348 	1973 	171 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1251405 	323446 	234101 	192714 	127119 	47087 	4174 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1855 	965 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        28        28        12        12        11         8         4         5        20        20        11        11        17        16        20        20 
dram[1]:        29        28        12        12         7         8         8         8        20        21        10        17        16        16        20        20 
dram[2]:        27        24        12        12         8         8        14        10        19        16        17        18        26        18        20        20 
dram[3]:        24        25        12        12         8         8         9         8        16        16        20        20        17        20        20        20 
dram[4]:        26        35        12        14        15         6         8         8        16        16        20        18        16        16        20        20 
dram[5]:        36        34        16        14         7         7         8         8        17        19        15        12        16        21        17        17 
dram[6]:        32        32        10         9         9         9         8        13        19        16        12        12        17        20        16        16 
dram[7]:        32        32        12        10         8         8        11         8        17        15        12        13        20        20        19        16 
dram[8]:        32        32         8        10         8         8         8        10        16        20        16        14        20        20        17        16 
dram[9]:        30        28        12        12         8         8        10        10        16        16        12        12        20        20        20        20 
dram[10]:        28        25        12        13         8         9         8         8        19        16        12        12        17        17        18        16 
dram[11]:        24        24        16        16         8         8         7         6        16        18        12        12        20        20        16        16 
maximum service time to same row:
dram[0]:    103888    115610    217343    216700     68618     70598     70534     78358    404117    404466     99428    104414     88712    118909    242925    251873 
dram[1]:    128112    138587     53150     52084     73430     75881    122689    112961    406469    405268    115265    123362    132435    168833    261684    271593 
dram[2]:    180212    111032    202694    206933     79128     82419    100953    120945    409374    155729    129860    135597    203105    205213    284386    295571 
dram[3]:    118919    129368    210695    214149     85357     85250    122562    205204    268830    272637    132788    133980    272996    270607    306199    314621 
dram[4]:    140115    165663    218652    219453     84756    112508    200089    195926    282594    279983    123808    111363     57861     65538    323690    334225 
dram[5]:    176125    185820    217182     48356     85948     80321    187541    181071    279245    279137    149417    158207     55528     45500    341142    349185 
dram[6]:    434892    437965     98486    104702     79424     79535     93362    103541    277995    176689    188259    195873     46927     43059    356179    362840 
dram[7]:    200177    184683    107757    159510     79285     78508    104251    106554    481768    476412    205090    213392    357936     79566    367481    373344 
dram[8]:    185811    183357    152308    153210    104807    107398    104010    101738    471090    465825    220071     61391     65118     67789    486022    152479 
dram[9]:     67397     72555    214832    215898    110000    111018     94252     87366    404140    402025     85385     90936    126605    119014    167775    183778 
dram[10]:     74241     73363    218589    219489    112032    113641     88281    106831    402227    404129     96828     96793    112411    105485    198402    208996 
dram[11]:     78013    120750    218126    217718    118126     59593     45943     62679    405093    405084     94893     92167     97263     93162    219093    232369 
average row accesses per activate:
dram[0]:  1.265885  1.294406  1.201887  1.205365  1.180668  1.173369  1.148718  1.150218  1.218111  1.227022  1.205273  1.203420  1.225957  1.215899  1.249503  1.240303 
dram[1]:  1.286706  1.271401  1.206763  1.204503  1.170994  1.175022  1.162996  1.179667  1.184116  1.219444  1.209934  1.185676  1.208214  1.232472  1.235350  1.235734 
dram[2]:  1.294520  1.241379  1.167897  1.184644  1.170818  1.182971  1.188073  1.176101  1.223744  1.205530  1.154242  1.195212  1.271429  1.247573  1.243714  1.237321 
dram[3]:  1.250242  1.291346  1.179048  1.204320  1.199623  1.180417  1.198910  1.183147  1.249531  1.205773  1.168412  1.222222  1.257850  1.247170  1.200557  1.226257 
dram[4]:  1.301411  1.281467  1.184557  1.204717  1.193182  1.194723  1.185349  1.200897  1.181736  1.185753  1.219091  1.234160  1.243833  1.229148  1.235582  1.222649 
dram[5]:  1.308081  1.263821  1.217309  1.188501  1.198735  1.221495  1.176000  1.226786  1.190388  1.193078  1.208182  1.214087  1.214741  1.227440  1.255632  1.237397 
dram[6]:  1.283109  1.284404  1.164903  1.185424  1.203483  1.201869  1.207407  1.209132  1.202029  1.187097  1.182301  1.209738  1.249524  1.228916  1.267420  1.273973 
dram[7]:  1.259981  1.267062  1.200909  1.179785  1.193694  1.196078  1.185764  1.145242  1.208751  1.186933  1.202381  1.196721  1.228310  1.233047  1.264981  1.246704 
dram[8]:  1.284457  1.267375  1.166667  1.141601  1.194566  1.182569  1.171717  1.154386  1.199822  1.178245  1.224729  1.192547  1.221617  1.226121  1.240183  1.250000 
dram[9]:  1.302852  1.281008  1.177419  1.170412  1.181584  1.202966  1.189787  1.171700  1.189954  1.194166  1.201236  1.205935  1.213513  1.203770  1.253983  1.278626 
dram[10]:  1.271010  1.235840  1.151515  1.180313  1.190778  1.208175  1.193778  1.216000  1.178985  1.180979  1.163511  1.180269  1.239849  1.217840  1.280822  1.233239 
dram[11]:  1.229539  1.223827  1.147585  1.184518  1.192967  1.173060  1.204745  1.201627  1.180357  1.201275  1.182469  1.207328  1.235014  1.210478  1.247830  1.237833 
average row locality = 252566/208402 = 1.211917
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1295      1319      1274      1303      1307      1313      1344      1317      1251      1335      1280      1337      1290      1324      1240      1293 
dram[1]:      1297      1307      1249      1284      1308      1336      1320      1346      1312      1317      1291      1341      1242      1314      1291      1303 
dram[2]:      1323      1296      1266      1296      1316      1306      1295      1309      1340      1308      1347      1298      1312      1263      1268      1275 
dram[3]:      1294      1343      1238      1338      1274      1302      1320      1376      1332      1295      1339      1353      1302      1301      1275      1301 
dram[4]:      1291      1293      1258      1277      1260      1313      1343      1339      1307      1315      1341      1344      1292      1319      1246      1256 
dram[5]:      1295      1303      1294      1261      1327      1307      1323      1374      1288      1310      1329      1310      1315      1311      1265      1333 
dram[6]:      1337      1260      1321      1285      1313      1286      1304      1324      1303      1288      1336      1292      1289      1304      1327      1286 
dram[7]:      1294      1281      1321      1319      1325      1342      1366      1372      1326      1308      1313      1314      1323      1267      1335      1310 
dram[8]:      1314      1313      1344      1298      1363      1289      1392      1316      1351      1289      1357      1344      1322      1234      1341      1229 
dram[9]:      1325      1322      1314      1250      1373      1298      1398      1358      1303      1310      1360      1340      1326      1318      1319      1322 
dram[10]:      1346      1331      1330      1283      1317      1271      1343      1368      1324      1279      1351      1315      1290      1275      1290      1290 
dram[11]:      1307      1356      1283      1316      1323      1315      1371      1329      1322      1319      1321      1350      1275      1293      1278      1332 
total dram reads = 251616
bank skew: 1398/1229 = 1.14
chip skew: 21236/20794 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0        89        88        68        72 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0        92        88        64        72 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0        92        88        72        72 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0        77        84        72        64 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0        76        88        72        72 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0        80        88        65        68 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0        92        88        76        64 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        88        96        61        56 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0        92        96        67        64 
dram[9]:         0         0         0         0         0         0         0         0         0         0         4         4        84        92        76        72 
dram[10]:         0         0         0         0         0         0         0         0         0         0         4         4        89        88        70        64 
dram[11]:         0         0         0         0         0         0         0         0         0         0         4         4        92        96        64        64 
total dram writes = 3778
min_bank_accesses = 0!
chip skew: 332/297 = 1.12
average mf latency per bank:
dram[0]:        793       797       853       868       805       772       818       809       824       754       831       754      7577      8324      1058       982
dram[1]:        852       882       907       891       788       774       818       840       792       826       800       770      7841      7907      1058       992
dram[2]:        927       903       964       910       812       748       934       872       908       881       830       793     13251     14863      1218      1186
dram[3]:        901       866       923       822       800       774       881       807       877       842       765       722     10691     11484      1155      1080
dram[4]:        886       865       807       811       874       890       804       802       849       861       793       798     12602     12349      1125      1164
dram[5]:        849       840       807       860       823       795       832       799       882       824       770       814      9718     11926      1113      1060
dram[6]:        864       878       838       813       812       790       855       843       831       813       845       879      9229      9158       970       967
dram[7]:        822       819       835       852       825       778       829       825       815       819       866       805     10836     10234       998      1064
dram[8]:        819       822       826       800       744       777       807       837       849       855       785       809     10124     10978      1065      1068
dram[9]:        835       843       810       868       760       821       850       847       842       813       823       769     11493     10659      1026       989
dram[10]:        840       807       832       825       835       845       835       845       837       845       747       774     11226     11694      1007       991
dram[11]:        835       791       864       848       817       813       905       914       834       799       800       789     13157     11553      1037       938
maximum mf latency per bank:
dram[0]:        789       782       815       748       764       811       708       783       731       752       723       657       830       854       783       759
dram[1]:        803       783       875       767       838       709       750       786       909       714       842       701       712       808       799       841
dram[2]:        722       818       802       697       778       760       780       799       776       712       654       757       716       693       712       807
dram[3]:        670       818       706       773       759       687       835       829       805       668       758       834       699       741       832       848
dram[4]:        709       784       724       725       773       769       777       776       737       847       655       725       751       748       694       638
dram[5]:        766       684       805       765       787       807       714       817       775       816       657       714       789       692       783       711
dram[6]:        713       677       759       773       802       820       721       728       713       696       590       667       728       613       737       783
dram[7]:        728       656       755       721       726       757       886       872       791       797       831       829       666       773       802       712
dram[8]:        746       752       731       702       696       836       862       730       822       772       763       754       794       754       767       668
dram[9]:        825       863       840       812       882       893       802       706       813       817       792       667       705       805       862       825
dram[10]:        737       625       778       796       913       737       784       865       710       831       789       742       783       854       737       740
dram[11]:        913       890       811       894       838       793       868       911       909       882       762       794       891       848       851       866

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7292264 n_nop=7237017 n_act=17255 n_pre=17239 n_ref_event=0 n_req=20902 n_rd=20822 n_rd_L2_A=0 n_write=0 n_wr_bk=317 bw_util=0.0116
n_activity=1214396 dram_eff=0.06963
bk0: 1295a 7236588i bk1: 1319a 7237294i bk2: 1274a 7235744i bk3: 1303a 7234423i bk4: 1307a 7233876i bk5: 1313a 7232526i bk6: 1344a 7230250i bk7: 1317a 7230925i bk8: 1251a 7237588i bk9: 1335a 7234183i bk10: 1280a 7235239i bk11: 1337a 7233216i bk12: 1290a 7233784i bk13: 1324a 7232389i bk14: 1240a 7237552i bk15: 1293a 7235220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.174577
Row_Buffer_Locality_read = 0.175199
Row_Buffer_Locality_write = 0.012500
Bank_Level_Parallism = 1.333153
Bank_Level_Parallism_Col = 1.109213
Bank_Level_Parallism_Ready = 1.003132
write_to_read_ratio_blp_rw_average = 0.008006
GrpLevelPara = 1.091234 

BW Util details:
bwutil = 0.011595 
total_CMD = 7292264 
util_bw = 84556 
Wasted_Col = 359633 
Wasted_Row = 292485 
Idle = 6555590 

BW Util Bottlenecks: 
RCDc_limit = 389032 
RCDWRc_limit = 991 
WTRc_limit = 707 
RTWc_limit = 1187 
CCDLc_limit = 4334 
rwq = 0 
CCDLc_limit_alone = 4274 
WTRc_limit_alone = 691 
RTWc_limit_alone = 1143 

Commands details: 
total_CMD = 7292264 
n_nop = 7237017 
Read = 20822 
Write = 0 
L2_Alloc = 0 
L2_WB = 317 
n_act = 17255 
n_pre = 17239 
n_ref = 0 
n_req = 20902 
total_req = 21139 

Dual Bus Interface Util: 
issued_total_row = 34494 
issued_total_col = 21139 
Row_Bus_Util =  0.004730 
CoL_Bus_Util = 0.002899 
Either_Row_CoL_Bus_Util = 0.007576 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.006987 
queue_avg = 0.029903 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0299028
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7292264 n_nop=7236873 n_act=17313 n_pre=17297 n_ref_event=0 n_req=20937 n_rd=20858 n_rd_L2_A=0 n_write=0 n_wr_bk=316 bw_util=0.01161
n_activity=1222478 dram_eff=0.06928
bk0: 1297a 7237944i bk1: 1307a 7237336i bk2: 1249a 7236499i bk3: 1284a 7235572i bk4: 1308a 7233179i bk5: 1336a 7232482i bk6: 1320a 7231570i bk7: 1346a 7231120i bk8: 1312a 7232872i bk9: 1317a 7234646i bk10: 1291a 7235303i bk11: 1341a 7232509i bk12: 1242a 7236337i bk13: 1314a 7233988i bk14: 1291a 7234369i bk15: 1303a 7233977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.173186
Row_Buffer_Locality_read = 0.173698
Row_Buffer_Locality_write = 0.037975
Bank_Level_Parallism = 1.321266
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.005795
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.011614 
total_CMD = 7292264 
util_bw = 84696 
Wasted_Col = 363111 
Wasted_Row = 296026 
Idle = 6548431 

BW Util Bottlenecks: 
RCDc_limit = 391110 
RCDWRc_limit = 917 
WTRc_limit = 949 
RTWc_limit = 1261 
CCDLc_limit = 4512 
rwq = 0 
CCDLc_limit_alone = 4444 
WTRc_limit_alone = 931 
RTWc_limit_alone = 1211 

Commands details: 
total_CMD = 7292264 
n_nop = 7236873 
Read = 20858 
Write = 0 
L2_Alloc = 0 
L2_WB = 316 
n_act = 17313 
n_pre = 17297 
n_ref = 0 
n_req = 20937 
total_req = 21174 

Dual Bus Interface Util: 
issued_total_row = 34610 
issued_total_col = 21174 
Row_Bus_Util =  0.004746 
CoL_Bus_Util = 0.002904 
Either_Row_CoL_Bus_Util = 0.007596 
Issued_on_Two_Bus_Simul_Util = 0.000054 
issued_two_Eff = 0.007095 
queue_avg = 0.031186 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0311861
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7292264 n_nop=7236998 n_act=17269 n_pre=17253 n_ref_event=0 n_req=20899 n_rd=20818 n_rd_L2_A=0 n_write=0 n_wr_bk=324 bw_util=0.0116
n_activity=1228567 dram_eff=0.06883
bk0: 1323a 7237572i bk1: 1296a 7236113i bk2: 1266a 7234406i bk3: 1296a 7234473i bk4: 1316a 7233055i bk5: 1306a 7234169i bk6: 1295a 7234585i bk7: 1309a 7232679i bk8: 1340a 7233659i bk9: 1308a 7234845i bk10: 1347a 7230885i bk11: 1298a 7235252i bk12: 1312a 7235455i bk13: 1263a 7237646i bk14: 1268a 7236109i bk15: 1275a 7236084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.173788
Row_Buffer_Locality_read = 0.174320
Row_Buffer_Locality_write = 0.037037
Bank_Level_Parallism = 1.308917
Bank_Level_Parallism_Col = 1.103221
Bank_Level_Parallism_Ready = 1.006369
write_to_read_ratio_blp_rw_average = 0.008219
GrpLevelPara = 1.084304 

BW Util details:
bwutil = 0.011597 
total_CMD = 7292264 
util_bw = 84568 
Wasted_Col = 363323 
Wasted_Row = 297354 
Idle = 6547019 

BW Util Bottlenecks: 
RCDc_limit = 390530 
RCDWRc_limit = 957 
WTRc_limit = 625 
RTWc_limit = 1176 
CCDLc_limit = 4408 
rwq = 0 
CCDLc_limit_alone = 4310 
WTRc_limit_alone = 575 
RTWc_limit_alone = 1128 

Commands details: 
total_CMD = 7292264 
n_nop = 7236998 
Read = 20818 
Write = 0 
L2_Alloc = 0 
L2_WB = 324 
n_act = 17269 
n_pre = 17253 
n_ref = 0 
n_req = 20899 
total_req = 21142 

Dual Bus Interface Util: 
issued_total_row = 34522 
issued_total_col = 21142 
Row_Bus_Util =  0.004734 
CoL_Bus_Util = 0.002899 
Either_Row_CoL_Bus_Util = 0.007579 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.007202 
queue_avg = 0.028173 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0281726
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7292264 n_nop=7236711 n_act=17322 n_pre=17306 n_ref_event=0 n_req=21058 n_rd=20983 n_rd_L2_A=0 n_write=0 n_wr_bk=297 bw_util=0.01167
n_activity=1228808 dram_eff=0.06927
bk0: 1294a 7236048i bk1: 1343a 7235981i bk2: 1238a 7236342i bk3: 1338a 7233328i bk4: 1274a 7235463i bk5: 1302a 7234357i bk6: 1320a 7233295i bk7: 1376a 7231069i bk8: 1332a 7234500i bk9: 1295a 7235481i bk10: 1339a 7231379i bk11: 1353a 7233637i bk12: 1302a 7235716i bk13: 1301a 7234794i bk14: 1275a 7233210i bk15: 1301a 7234237i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.177510
Row_Buffer_Locality_read = 0.177858
Row_Buffer_Locality_write = 0.080000
Bank_Level_Parallism = 1.321928
Bank_Level_Parallism_Col = 1.106787
Bank_Level_Parallism_Ready = 1.005297
write_to_read_ratio_blp_rw_average = 0.007310
GrpLevelPara = 1.086785 

BW Util details:
bwutil = 0.011673 
total_CMD = 7292264 
util_bw = 85120 
Wasted_Col = 362796 
Wasted_Row = 296472 
Idle = 6547876 

BW Util Bottlenecks: 
RCDc_limit = 391365 
RCDWRc_limit = 833 
WTRc_limit = 776 
RTWc_limit = 1107 
CCDLc_limit = 4545 
rwq = 0 
CCDLc_limit_alone = 4430 
WTRc_limit_alone = 721 
RTWc_limit_alone = 1047 

Commands details: 
total_CMD = 7292264 
n_nop = 7236711 
Read = 20983 
Write = 0 
L2_Alloc = 0 
L2_WB = 297 
n_act = 17322 
n_pre = 17306 
n_ref = 0 
n_req = 21058 
total_req = 21280 

Dual Bus Interface Util: 
issued_total_row = 34628 
issued_total_col = 21280 
Row_Bus_Util =  0.004749 
CoL_Bus_Util = 0.002918 
Either_Row_CoL_Bus_Util = 0.007618 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.006390 
queue_avg = 0.031882 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0318823
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7292264 n_nop=7237220 n_act=17142 n_pre=17126 n_ref_event=0 n_req=20871 n_rd=20794 n_rd_L2_A=0 n_write=0 n_wr_bk=308 bw_util=0.01158
n_activity=1220350 dram_eff=0.06917
bk0: 1291a 7238581i bk1: 1293a 7238152i bk2: 1258a 7236279i bk3: 1277a 7235696i bk4: 1260a 7236308i bk5: 1313a 7233989i bk6: 1343a 7231971i bk7: 1339a 7233045i bk8: 1307a 7234113i bk9: 1315a 7233172i bk10: 1341a 7234259i bk11: 1344a 7234435i bk12: 1292a 7234854i bk13: 1319a 7233108i bk14: 1246a 7236867i bk15: 1256a 7236966i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.178765
Row_Buffer_Locality_read = 0.179282
Row_Buffer_Locality_write = 0.038961
Bank_Level_Parallism = 1.314213
Bank_Level_Parallism_Col = 1.104917
Bank_Level_Parallism_Ready = 1.004033
write_to_read_ratio_blp_rw_average = 0.007397
GrpLevelPara = 1.085720 

BW Util details:
bwutil = 0.011575 
total_CMD = 7292264 
util_bw = 84408 
Wasted_Col = 359886 
Wasted_Row = 294407 
Idle = 6553563 

BW Util Bottlenecks: 
RCDc_limit = 387509 
RCDWRc_limit = 909 
WTRc_limit = 801 
RTWc_limit = 1084 
CCDLc_limit = 4478 
rwq = 0 
CCDLc_limit_alone = 4398 
WTRc_limit_alone = 761 
RTWc_limit_alone = 1044 

Commands details: 
total_CMD = 7292264 
n_nop = 7237220 
Read = 20794 
Write = 0 
L2_Alloc = 0 
L2_WB = 308 
n_act = 17142 
n_pre = 17126 
n_ref = 0 
n_req = 20871 
total_req = 21102 

Dual Bus Interface Util: 
issued_total_row = 34268 
issued_total_col = 21102 
Row_Bus_Util =  0.004699 
CoL_Bus_Util = 0.002894 
Either_Row_CoL_Bus_Util = 0.007548 
Issued_on_Two_Bus_Simul_Util = 0.000045 
issued_two_Eff = 0.005923 
queue_avg = 0.029938 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0299384
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7292264 n_nop=7236905 n_act=17225 n_pre=17209 n_ref_event=0 n_req=21021 n_rd=20945 n_rd_L2_A=0 n_write=0 n_wr_bk=301 bw_util=0.01165
n_activity=1215866 dram_eff=0.0699
bk0: 1295a 7237927i bk1: 1303a 7236913i bk2: 1294a 7235469i bk3: 1261a 7235390i bk4: 1327a 7232891i bk5: 1307a 7235813i bk6: 1323a 7232494i bk7: 1374a 7232678i bk8: 1288a 7234166i bk9: 1310a 7233757i bk10: 1329a 7234142i bk11: 1310a 7234635i bk12: 1315a 7231989i bk13: 1311a 7233543i bk14: 1265a 7236476i bk15: 1333a 7233493i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.180676
Row_Buffer_Locality_read = 0.181093
Row_Buffer_Locality_write = 0.065789
Bank_Level_Parallism = 1.328492
Bank_Level_Parallism_Col = 1.107625
Bank_Level_Parallism_Ready = 1.003770
write_to_read_ratio_blp_rw_average = 0.007595
GrpLevelPara = 1.087730 

BW Util details:
bwutil = 0.011654 
total_CMD = 7292264 
util_bw = 84984 
Wasted_Col = 360163 
Wasted_Row = 293516 
Idle = 6553601 

BW Util Bottlenecks: 
RCDc_limit = 388797 
RCDWRc_limit = 881 
WTRc_limit = 682 
RTWc_limit = 1178 
CCDLc_limit = 4336 
rwq = 0 
CCDLc_limit_alone = 4247 
WTRc_limit_alone = 631 
RTWc_limit_alone = 1140 

Commands details: 
total_CMD = 7292264 
n_nop = 7236905 
Read = 20945 
Write = 0 
L2_Alloc = 0 
L2_WB = 301 
n_act = 17225 
n_pre = 17209 
n_ref = 0 
n_req = 21021 
total_req = 21246 

Dual Bus Interface Util: 
issued_total_row = 34434 
issued_total_col = 21246 
Row_Bus_Util =  0.004722 
CoL_Bus_Util = 0.002913 
Either_Row_CoL_Bus_Util = 0.007591 
Issued_on_Two_Bus_Simul_Util = 0.000044 
issued_two_Eff = 0.005799 
queue_avg = 0.032556 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0325559
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7292264 n_nop=7237146 n_act=17159 n_pre=17143 n_ref_event=0 n_req=20935 n_rd=20855 n_rd_L2_A=0 n_write=0 n_wr_bk=320 bw_util=0.01162
n_activity=1209254 dram_eff=0.07004
bk0: 1337a 7236049i bk1: 1260a 7239677i bk2: 1321a 7232086i bk3: 1285a 7234242i bk4: 1313a 7233835i bk5: 1286a 7235778i bk6: 1304a 7235210i bk7: 1324a 7233630i bk8: 1303a 7235389i bk9: 1288a 7235271i bk10: 1336a 7232643i bk11: 1292a 7235224i bk12: 1289a 7234808i bk13: 1304a 7234453i bk14: 1327a 7234639i bk15: 1286a 7237307i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.180463
Row_Buffer_Locality_read = 0.180916
Row_Buffer_Locality_write = 0.062500
Bank_Level_Parallism = 1.322910
Bank_Level_Parallism_Col = 1.109966
Bank_Level_Parallism_Ready = 1.006080
write_to_read_ratio_blp_rw_average = 0.008083
GrpLevelPara = 1.090129 

BW Util details:
bwutil = 0.011615 
total_CMD = 7292264 
util_bw = 84700 
Wasted_Col = 358235 
Wasted_Row = 291968 
Idle = 6557361 

BW Util Bottlenecks: 
RCDc_limit = 386965 
RCDWRc_limit = 916 
WTRc_limit = 857 
RTWc_limit = 1310 
CCDLc_limit = 4435 
rwq = 0 
CCDLc_limit_alone = 4359 
WTRc_limit_alone = 817 
RTWc_limit_alone = 1274 

Commands details: 
total_CMD = 7292264 
n_nop = 7237146 
Read = 20855 
Write = 0 
L2_Alloc = 0 
L2_WB = 320 
n_act = 17159 
n_pre = 17143 
n_ref = 0 
n_req = 20935 
total_req = 21175 

Dual Bus Interface Util: 
issued_total_row = 34302 
issued_total_col = 21175 
Row_Bus_Util =  0.004704 
CoL_Bus_Util = 0.002904 
Either_Row_CoL_Bus_Util = 0.007558 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.006513 
queue_avg = 0.028234 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0282339
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7292264 n_nop=7236295 n_act=17501 n_pre=17485 n_ref_event=0 n_req=21192 n_rd=21116 n_rd_L2_A=0 n_write=0 n_wr_bk=301 bw_util=0.01175
n_activity=1226945 dram_eff=0.06982
bk0: 1294a 7237190i bk1: 1281a 7238476i bk2: 1321a 7233336i bk3: 1319a 7233087i bk4: 1325a 7233591i bk5: 1342a 7232529i bk6: 1366a 7230792i bk7: 1372a 7227988i bk8: 1326a 7233192i bk9: 1308a 7232998i bk10: 1313a 7233454i bk11: 1314a 7233757i bk12: 1323a 7232615i bk13: 1267a 7234796i bk14: 1335a 7234529i bk15: 1310a 7235685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.174264
Row_Buffer_Locality_read = 0.174749
Row_Buffer_Locality_write = 0.039474
Bank_Level_Parallism = 1.332399
Bank_Level_Parallism_Col = 1.111082
Bank_Level_Parallism_Ready = 1.005782
write_to_read_ratio_blp_rw_average = 0.007592
GrpLevelPara = 1.090188 

BW Util details:
bwutil = 0.011748 
total_CMD = 7292264 
util_bw = 85668 
Wasted_Col = 364424 
Wasted_Row = 296574 
Idle = 6545598 

BW Util Bottlenecks: 
RCDc_limit = 394373 
RCDWRc_limit = 902 
WTRc_limit = 798 
RTWc_limit = 1208 
CCDLc_limit = 4604 
rwq = 0 
CCDLc_limit_alone = 4494 
WTRc_limit_alone = 740 
RTWc_limit_alone = 1156 

Commands details: 
total_CMD = 7292264 
n_nop = 7236295 
Read = 21116 
Write = 0 
L2_Alloc = 0 
L2_WB = 301 
n_act = 17501 
n_pre = 17485 
n_ref = 0 
n_req = 21192 
total_req = 21417 

Dual Bus Interface Util: 
issued_total_row = 34986 
issued_total_col = 21417 
Row_Bus_Util =  0.004798 
CoL_Bus_Util = 0.002937 
Either_Row_CoL_Bus_Util = 0.007675 
Issued_on_Two_Bus_Simul_Util = 0.000060 
issued_two_Eff = 0.007754 
queue_avg = 0.031652 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0316518
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7292264 n_nop=7236088 n_act=17582 n_pre=17566 n_ref_event=0 n_req=21176 n_rd=21096 n_rd_L2_A=0 n_write=0 n_wr_bk=319 bw_util=0.01175
n_activity=1226082 dram_eff=0.06986
bk0: 1314a 7237535i bk1: 1313a 7236448i bk2: 1344a 7230901i bk3: 1298a 7232664i bk4: 1363a 7231972i bk5: 1289a 7234276i bk6: 1392a 7228936i bk7: 1316a 7232262i bk8: 1351a 7231591i bk9: 1289a 7234203i bk10: 1357a 7232525i bk11: 1344a 7231517i bk12: 1322a 7232618i bk13: 1234a 7236610i bk14: 1341a 7232675i bk15: 1229a 7238056i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.169815
Row_Buffer_Locality_read = 0.170174
Row_Buffer_Locality_write = 0.075000
Bank_Level_Parallism = 1.337005
Bank_Level_Parallism_Col = 1.111574
Bank_Level_Parallism_Ready = 1.005637
write_to_read_ratio_blp_rw_average = 0.007891
GrpLevelPara = 1.091450 

BW Util details:
bwutil = 0.011747 
total_CMD = 7292264 
util_bw = 85660 
Wasted_Col = 365545 
Wasted_Row = 295474 
Idle = 6545585 

BW Util Bottlenecks: 
RCDc_limit = 396197 
RCDWRc_limit = 925 
WTRc_limit = 809 
RTWc_limit = 1128 
CCDLc_limit = 4447 
rwq = 0 
CCDLc_limit_alone = 4357 
WTRc_limit_alone = 781 
RTWc_limit_alone = 1066 

Commands details: 
total_CMD = 7292264 
n_nop = 7236088 
Read = 21096 
Write = 0 
L2_Alloc = 0 
L2_WB = 319 
n_act = 17582 
n_pre = 17566 
n_ref = 0 
n_req = 21176 
total_req = 21415 

Dual Bus Interface Util: 
issued_total_row = 35148 
issued_total_col = 21415 
Row_Bus_Util =  0.004820 
CoL_Bus_Util = 0.002937 
Either_Row_CoL_Bus_Util = 0.007704 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.006889 
queue_avg = 0.031835 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0318354
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7292264 n_nop=7235989 n_act=17586 n_pre=17570 n_ref_event=0 n_req=21319 n_rd=21236 n_rd_L2_A=0 n_write=0 n_wr_bk=332 bw_util=0.01183
n_activity=1225971 dram_eff=0.07037
bk0: 1325a 7237286i bk1: 1322a 7237238i bk2: 1314a 7232526i bk3: 1250a 7235313i bk4: 1373a 7230298i bk5: 1298a 7234583i bk6: 1398a 7229525i bk7: 1358a 7231153i bk8: 1303a 7233748i bk9: 1310a 7233783i bk10: 1360a 7231309i bk11: 1340a 7232670i bk12: 1326a 7231945i bk13: 1318a 7232012i bk14: 1319a 7233931i bk15: 1322a 7234218i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.175196
Row_Buffer_Locality_read = 0.175598
Row_Buffer_Locality_write = 0.072289
Bank_Level_Parallism = 1.337671
Bank_Level_Parallism_Col = 1.111630
Bank_Level_Parallism_Ready = 1.004543
write_to_read_ratio_blp_rw_average = 0.008155
GrpLevelPara = 1.091510 

BW Util details:
bwutil = 0.011831 
total_CMD = 7292264 
util_bw = 86272 
Wasted_Col = 365772 
Wasted_Row = 297195 
Idle = 6543025 

BW Util Bottlenecks: 
RCDc_limit = 396182 
RCDWRc_limit = 946 
WTRc_limit = 736 
RTWc_limit = 1218 
CCDLc_limit = 4596 
rwq = 0 
CCDLc_limit_alone = 4516 
WTRc_limit_alone = 696 
RTWc_limit_alone = 1178 

Commands details: 
total_CMD = 7292264 
n_nop = 7235989 
Read = 21236 
Write = 0 
L2_Alloc = 0 
L2_WB = 332 
n_act = 17586 
n_pre = 17570 
n_ref = 0 
n_req = 21319 
total_req = 21568 

Dual Bus Interface Util: 
issued_total_row = 35156 
issued_total_col = 21568 
Row_Bus_Util =  0.004821 
CoL_Bus_Util = 0.002958 
Either_Row_CoL_Bus_Util = 0.007717 
Issued_on_Two_Bus_Simul_Util = 0.000062 
issued_two_Eff = 0.007979 
queue_avg = 0.033706 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0337061
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7292264 n_nop=7236400 n_act=17476 n_pre=17460 n_ref_event=0 n_req=21085 n_rd=21003 n_rd_L2_A=0 n_write=0 n_wr_bk=319 bw_util=0.0117
n_activity=1223602 dram_eff=0.0697
bk0: 1346a 7235612i bk1: 1331a 7235715i bk2: 1330a 7230855i bk3: 1283a 7234504i bk4: 1317a 7232977i bk5: 1271a 7236575i bk6: 1343a 7232593i bk7: 1368a 7232497i bk8: 1324a 7232635i bk9: 1279a 7234749i bk10: 1351a 7230969i bk11: 1315a 7233257i bk12: 1290a 7234381i bk13: 1275a 7234548i bk14: 1290a 7237557i bk15: 1290a 7235378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.171259
Row_Buffer_Locality_read = 0.171642
Row_Buffer_Locality_write = 0.073171
Bank_Level_Parallism = 1.326089
Bank_Level_Parallism_Col = 1.112098
Bank_Level_Parallism_Ready = 1.003945
write_to_read_ratio_blp_rw_average = 0.008967
GrpLevelPara = 1.090863 

BW Util details:
bwutil = 0.011696 
total_CMD = 7292264 
util_bw = 85288 
Wasted_Col = 364394 
Wasted_Row = 295208 
Idle = 6547374 

BW Util Bottlenecks: 
RCDc_limit = 394057 
RCDWRc_limit = 944 
WTRc_limit = 673 
RTWc_limit = 1764 
CCDLc_limit = 4593 
rwq = 0 
CCDLc_limit_alone = 4446 
WTRc_limit_alone = 629 
RTWc_limit_alone = 1661 

Commands details: 
total_CMD = 7292264 
n_nop = 7236400 
Read = 21003 
Write = 0 
L2_Alloc = 0 
L2_WB = 319 
n_act = 17476 
n_pre = 17460 
n_ref = 0 
n_req = 21085 
total_req = 21322 

Dual Bus Interface Util: 
issued_total_row = 34936 
issued_total_col = 21322 
Row_Bus_Util =  0.004791 
CoL_Bus_Util = 0.002924 
Either_Row_CoL_Bus_Util = 0.007661 
Issued_on_Two_Bus_Simul_Util = 0.000054 
issued_two_Eff = 0.007053 
queue_avg = 0.029245 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0292448
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7292264 n_nop=7236013 n_act=17596 n_pre=17580 n_ref_event=0 n_req=21171 n_rd=21090 n_rd_L2_A=0 n_write=0 n_wr_bk=324 bw_util=0.01175
n_activity=1231023 dram_eff=0.06958
bk0: 1307a 7234432i bk1: 1356a 7232831i bk2: 1283a 7232310i bk3: 1316a 7232563i bk4: 1323a 7233014i bk5: 1315a 7232404i bk6: 1371a 7230601i bk7: 1329a 7232582i bk8: 1322a 7232129i bk9: 1319a 7233494i bk10: 1321a 7232769i bk11: 1350a 7232902i bk12: 1275a 7235821i bk13: 1293a 7233950i bk14: 1278a 7235750i bk15: 1332a 7233304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.168958
Row_Buffer_Locality_read = 0.169464
Row_Buffer_Locality_write = 0.037037
Bank_Level_Parallism = 1.336943
Bank_Level_Parallism_Col = 1.111007
Bank_Level_Parallism_Ready = 1.005262
write_to_read_ratio_blp_rw_average = 0.007926
GrpLevelPara = 1.091050 

BW Util details:
bwutil = 0.011746 
total_CMD = 7292264 
util_bw = 85656 
Wasted_Col = 366253 
Wasted_Row = 297781 
Idle = 6542574 

BW Util Bottlenecks: 
RCDc_limit = 396537 
RCDWRc_limit = 964 
WTRc_limit = 834 
RTWc_limit = 1191 
CCDLc_limit = 4522 
rwq = 0 
CCDLc_limit_alone = 4433 
WTRc_limit_alone = 792 
RTWc_limit_alone = 1144 

Commands details: 
total_CMD = 7292264 
n_nop = 7236013 
Read = 21090 
Write = 0 
L2_Alloc = 0 
L2_WB = 324 
n_act = 17596 
n_pre = 17580 
n_ref = 0 
n_req = 21171 
total_req = 21414 

Dual Bus Interface Util: 
issued_total_row = 35176 
issued_total_col = 21414 
Row_Bus_Util =  0.004824 
CoL_Bus_Util = 0.002937 
Either_Row_CoL_Bus_Util = 0.007714 
Issued_on_Two_Bus_Simul_Util = 0.000046 
issued_two_Eff = 0.006027 
queue_avg = 0.033731 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0337312

========= L2 cache stats =========
L2_cache_bank[0]: Access = 70237, Miss = 10414, Miss_rate = 0.148, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[1]: Access = 74366, Miss = 10673, Miss_rate = 0.144, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 71200, Miss = 10438, Miss_rate = 0.147, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 73697, Miss = 10680, Miss_rate = 0.145, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 99843, Miss = 10603, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 110542, Miss = 10487, Miss_rate = 0.095, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 90186, Miss = 10503, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 95168, Miss = 10733, Miss_rate = 0.113, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 100726, Miss = 10462, Miss_rate = 0.104, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[9]: Access = 98515, Miss = 10592, Miss_rate = 0.108, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 85956, Miss = 10569, Miss_rate = 0.123, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 98708, Miss = 10645, Miss_rate = 0.108, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 82863, Miss = 10674, Miss_rate = 0.129, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 82063, Miss = 10453, Miss_rate = 0.127, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 94500, Miss = 10724, Miss_rate = 0.113, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 87908, Miss = 10637, Miss_rate = 0.121, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 89781, Miss = 10918, Miss_rate = 0.122, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[17]: Access = 90580, Miss = 10444, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 98070, Miss = 10854, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 92785, Miss = 10654, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 95467, Miss = 10725, Miss_rate = 0.112, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 96806, Miss = 10540, Miss_rate = 0.109, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 104473, Miss = 10616, Miss_rate = 0.102, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 95606, Miss = 10746, Miss_rate = 0.112, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2180046
L2_total_cache_misses = 254784
L2_total_cache_miss_rate = 0.1169
L2_total_cache_pending_hits = 36
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1225341
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 36
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 70197
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 181419
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 36
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 699885
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 797
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2371
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1476993
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 703053
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=2180046
icnt_total_pkts_simt_to_mem=2180046
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2180046
Req_Network_cycles = 2843581
Req_Network_injected_packets_per_cycle =       0.7667 
Req_Network_conflicts_per_cycle =       0.0814
Req_Network_conflicts_per_cycle_util =       0.2928
Req_Bank_Level_Parallism =       2.7579
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0597
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0319

Reply_Network_injected_packets_num = 2180046
Reply_Network_cycles = 2843581
Reply_Network_injected_packets_per_cycle =        0.7667
Reply_Network_conflicts_per_cycle =        0.7917
Reply_Network_conflicts_per_cycle_util =       2.8225
Reply_Bank_Level_Parallism =       2.7332
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2492
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0256
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 20 min, 22 sec (4822 sec)
gpgpu_simulation_rate = 5668 (inst/sec)
gpgpu_simulation_rate = 589 (cycle/sec)
gpgpu_silicon_slowdown = 2317487x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe24462b9c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b90..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffe24462ca0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b70..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b68..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462cc0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b50..

GPGPU-Sim PTX: cudaLaunch for 0x0x560a4757f35a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'...
GPGPU-Sim PTX: reconvergence points for _Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xd70 (mst_topo.1.sm_75.ptx:749) @%p3 bra $L__BB6_26;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1160 (mst_topo.1.sm_75.ptx:915) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xe10 (mst_topo.1.sm_75.ptx:772) @%p4 bra $L__BB6_11;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf48 (mst_topo.1.sm_75.ptx:824) membar.gl;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xe28 (mst_topo.1.sm_75.ptx:776) @%p5 bra $L__BB6_11;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf48 (mst_topo.1.sm_75.ptx:824) membar.gl;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xe58 (mst_topo.1.sm_75.ptx:783) @%p6 bra $L__BB6_7;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeb0 (mst_topo.1.sm_75.ptx:799) st.global.u32 [%rd13], %r56;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xea8 (mst_topo.1.sm_75.ptx:796) @%p7 bra $L__BB6_6;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeb0 (mst_topo.1.sm_75.ptx:799) st.global.u32 [%rd13], %r56;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xef0 (mst_topo.1.sm_75.ptx:807) @%p8 bra $L__BB6_10;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf40 (mst_topo.1.sm_75.ptx:821) st.global.u32 [%rd17], %r57;

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xf38 (mst_topo.1.sm_75.ptx:818) @%p9 bra $L__BB6_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf40 (mst_topo.1.sm_75.ptx:821) st.global.u32 [%rd17], %r57;

GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xf58 (mst_topo.1.sm_75.ptx:826) @%p10 bra $L__BB6_14;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf90 (mst_topo.1.sm_75.ptx:838) bar.sync 0;

GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xf88 (mst_topo.1.sm_75.ptx:835) @%p11 bra $L__BB6_13;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf90 (mst_topo.1.sm_75.ptx:838) bar.sync 0;

GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xfa0 (mst_topo.1.sm_75.ptx:840) @%p4 bra $L__BB6_16;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfb8 (mst_topo.1.sm_75.ptx:846) setp.eq.s32 %p14, %r56, %r57;

GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xfd0 (mst_topo.1.sm_75.ptx:849) @%p16 bra $L__BB6_22;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f8 (mst_topo.1.sm_75.ptx:895) membar.gl;

GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xff8 (mst_topo.1.sm_75.ptx:855) @%p17 bra $L__BB6_20;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f8 (mst_topo.1.sm_75.ptx:895) membar.gl;

GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x1020 (mst_topo.1.sm_75.ptx:861) @%p18 bra $L__BB6_20;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f8 (mst_topo.1.sm_75.ptx:895) membar.gl;

GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x1060 (mst_topo.1.sm_75.ptx:870) @%p19 bra $L__BB6_21;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f8 (mst_topo.1.sm_75.ptx:895) membar.gl;

GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x1068 (mst_topo.1.sm_75.ptx:871) bra.uni $L__BB6_20;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f0 (mst_topo.1.sm_75.ptx:892) st.global.u8 [%rd9], %rs3;

GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x10e8 (mst_topo.1.sm_75.ptx:889) bra.uni $L__BB6_22;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f8 (mst_topo.1.sm_75.ptx:895) membar.gl;

GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x1108 (mst_topo.1.sm_75.ptx:897) @%p10 bra $L__BB6_25;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1140 (mst_topo.1.sm_75.ptx:909) bar.sync 0;

GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x1138 (mst_topo.1.sm_75.ptx:906) @%p21 bra $L__BB6_24;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1140 (mst_topo.1.sm_75.ptx:909) bar.sync 0;

GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x1158 (mst_topo.1.sm_75.ptx:912) @%p22 bra $L__BB6_2;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1160 (mst_topo.1.sm_75.ptx:915) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'.
GPGPU-Sim PTX: pushing kernel '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_' to stream 0, gridDim= (13,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim PTX: WARNING (mst_topo.1.sm_75.ptx:846) ** reading undefined register '%r56' (cuid:0). Setting to 0X00000000. This is okay if you are simulating the native ISA
Destroy streams for kernel 6: size 0
kernel_name = _Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_ 
kernel_launch_uid = 6 
gpu_sim_cycle = 11982
gpu_sim_insn = 294165
gpu_ipc =      24.5506
gpu_tot_sim_cycle = 2855563
gpu_tot_sim_insn = 27626489
gpu_tot_ipc =       9.6746
gpu_tot_issued_cta = 69
gpu_occupancy = 24.9968% 
gpu_tot_occupancy = 16.0673% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.7835
partiton_level_parallism_total  =       0.7667
partiton_level_parallism_util =       2.2676
partiton_level_parallism_util_total  =       2.7553
L2_BW  =      34.2237 GB/Sec
L2_BW_total  =      33.4906 GB/Sec
gpu_total_sim_rate=5705

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 304109, Miss = 61975, Miss_rate = 0.204, Pending_hits = 40, Reservation_fails = 28804
	L1D_cache_core[1]: Access = 274588, Miss = 49650, Miss_rate = 0.181, Pending_hits = 39, Reservation_fails = 20021
	L1D_cache_core[2]: Access = 232677, Miss = 54867, Miss_rate = 0.236, Pending_hits = 47, Reservation_fails = 29504
	L1D_cache_core[3]: Access = 185196, Miss = 49277, Miss_rate = 0.266, Pending_hits = 39, Reservation_fails = 28195
	L1D_cache_core[4]: Access = 242377, Miss = 51285, Miss_rate = 0.212, Pending_hits = 39, Reservation_fails = 25092
	L1D_cache_core[5]: Access = 201549, Miss = 57037, Miss_rate = 0.283, Pending_hits = 39, Reservation_fails = 36666
	L1D_cache_core[6]: Access = 190252, Miss = 37104, Miss_rate = 0.195, Pending_hits = 39, Reservation_fails = 17322
	L1D_cache_core[7]: Access = 247141, Miss = 54251, Miss_rate = 0.220, Pending_hits = 39, Reservation_fails = 28170
	L1D_cache_core[8]: Access = 283815, Miss = 78568, Miss_rate = 0.277, Pending_hits = 43, Reservation_fails = 50262
	L1D_cache_core[9]: Access = 200478, Miss = 46292, Miss_rate = 0.231, Pending_hits = 39, Reservation_fails = 29703
	L1D_cache_core[10]: Access = 199711, Miss = 41542, Miss_rate = 0.208, Pending_hits = 39, Reservation_fails = 22273
	L1D_cache_core[11]: Access = 232156, Miss = 55925, Miss_rate = 0.241, Pending_hits = 39, Reservation_fails = 37657
	L1D_cache_core[12]: Access = 56328, Miss = 4761, Miss_rate = 0.085, Pending_hits = 11, Reservation_fails = 519
	L1D_cache_core[13]: Access = 889, Miss = 799, Miss_rate = 0.899, Pending_hits = 39, Reservation_fails = 773
	L1D_cache_core[14]: Access = 901, Miss = 806, Miss_rate = 0.895, Pending_hits = 39, Reservation_fails = 734
	L1D_cache_core[15]: Access = 931, Miss = 806, Miss_rate = 0.866, Pending_hits = 39, Reservation_fails = 557
	L1D_cache_core[16]: Access = 843, Miss = 710, Miss_rate = 0.842, Pending_hits = 39, Reservation_fails = 473
	L1D_cache_core[17]: Access = 88874, Miss = 12329, Miss_rate = 0.139, Pending_hits = 78, Reservation_fails = 1076
	L1D_cache_core[18]: Access = 80757, Miss = 11320, Miss_rate = 0.140, Pending_hits = 78, Reservation_fails = 1061
	L1D_cache_core[19]: Access = 69033, Miss = 9861, Miss_rate = 0.143, Pending_hits = 78, Reservation_fails = 1060
	L1D_cache_core[20]: Access = 54523, Miss = 8116, Miss_rate = 0.149, Pending_hits = 78, Reservation_fails = 969
	L1D_cache_core[21]: Access = 70940, Miss = 10140, Miss_rate = 0.143, Pending_hits = 78, Reservation_fails = 1193
	L1D_cache_core[22]: Access = 59494, Miss = 8701, Miss_rate = 0.146, Pending_hits = 78, Reservation_fails = 1075
	L1D_cache_core[23]: Access = 55768, Miss = 8168, Miss_rate = 0.146, Pending_hits = 78, Reservation_fails = 1109
	L1D_cache_core[24]: Access = 74415, Miss = 10570, Miss_rate = 0.142, Pending_hits = 78, Reservation_fails = 1091
	L1D_cache_core[25]: Access = 84736, Miss = 11436, Miss_rate = 0.135, Pending_hits = 50, Reservation_fails = 763
	L1D_cache_core[26]: Access = 57507, Miss = 7983, Miss_rate = 0.139, Pending_hits = 39, Reservation_fails = 594
	L1D_cache_core[27]: Access = 55955, Miss = 7837, Miss_rate = 0.140, Pending_hits = 50, Reservation_fails = 628
	L1D_cache_core[28]: Access = 66931, Miss = 9242, Miss_rate = 0.138, Pending_hits = 39, Reservation_fails = 570
	L1D_cache_core[29]: Access = 16762, Miss = 2400, Miss_rate = 0.143, Pending_hits = 11, Reservation_fails = 167
	L1D_total_cache_accesses = 3689636
	L1D_total_cache_misses = 763758
	L1D_total_cache_miss_rate = 0.2070
	L1D_total_cache_pending_hits = 1461
	L1D_total_cache_reservation_fails = 368081
	L1D_cache_data_port_util = 0.137
	L1D_cache_fill_port_util = 0.035
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2230648
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1461
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 517233
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 327167
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 235449
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1470
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 693769
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3202
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 40914
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7874
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2984791
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 704845

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 327167
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 40914
ctas_completed 69, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
23232, 24413, 34708, 50652, 15102, 41369, 67488, 38291, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 
gpgpu_n_tot_thrd_icount = 128989376
gpgpu_n_tot_w_icount = 4030918
gpgpu_n_stall_shd_mem = 1762175
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1484589
gpgpu_n_mem_write_global = 704845
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4897678
gpgpu_n_store_insn = 833334
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 152064
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1054683
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 707492
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13483	W0_Idle:27929008	W0_Scoreboard:53173915	W1:1148122	W2:707162	W3:320487	W4:259879	W5:189422	W6:168285	W7:107807	W8:91865	W9:78917	W10:69214	W11:47998	W12:53388	W13:52562	W14:45348	W15:46052	W16:39631	W17:33659	W18:31593	W19:28652	W20:29818	W21:24009	W22:22641	W23:19044	W24:22927	W25:20890	W26:24661	W27:23123	W28:22905	W29:34656	W30:43165	W31:55953	W32:167083
single_issue_nums: WS0:1077807	WS1:1012964	WS2:963369	WS3:976778	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6021384 {8:752673,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 28193800 {40:704845,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 29276640 {40:731916,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30106920 {40:752673,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5638760 {8:704845,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 29276640 {40:731916,}
maxmflatency = 1147 
max_icnt2mem_latency = 949 
maxmrqlatency = 493 
max_icnt2sh_latency = 231 
averagemflatency = 253 
avg_icnt2mem_latency = 32 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 9 
mrq_lat_table:232247 	999 	1896 	4977 	6428 	1518 	1796 	2318 	661 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1555011 	624697 	9643 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	520728 	110652 	62682 	25323 	1360956 	96482 	6350 	4227 	2034 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1260311 	323858 	234170 	192715 	127119 	47087 	4174 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1858 	967 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        28        28        12        12        11         8         4         5        20        20        11        11        17        16        20        20 
dram[1]:        29        28        12        12         7         8         8         8        20        21        10        17        16        16        20        20 
dram[2]:        27        24        12        12         8         8        14        10        19        16        17        18        26        18        20        20 
dram[3]:        24        25        12        12         8         8         9         8        16        16        20        20        17        20        20        20 
dram[4]:        26        35        12        14        15         6         8         8        16        16        20        18        16        16        20        20 
dram[5]:        36        34        16        14         7         7         8         8        17        19        15        12        16        21        17        17 
dram[6]:        32        32        10         9         9         9         8        13        19        16        12        12        17        20        16        16 
dram[7]:        32        32        12        10         8         8        11         8        17        15        12        13        20        20        19        16 
dram[8]:        32        32         8        10         8         8         8        10        16        20        16        14        20        20        17        16 
dram[9]:        30        28        12        12         8         8        10        10        16        16        12        12        20        20        20        20 
dram[10]:        28        25        12        13         8         9         8         8        19        16        12        12        17        17        18        16 
dram[11]:        24        24        16        16         8         8         7         6        16        18        12        12        20        20        16        16 
maximum service time to same row:
dram[0]:    103888    115610    217343    216700     68618     70598     70534     78358    404117    404466     99428    104414     88712    118909    242925    251873 
dram[1]:    128112    138587     53150     52084     73430     75881    122689    112961    406469    405268    115265    123362    132435    168833    261684    271593 
dram[2]:    180212    111032    202694    206933     79128     82419    100953    120945    409374    155729    129860    135597    203105    205213    284386    295571 
dram[3]:    118919    129368    210695    214149     85357     85250    122562    205204    268830    272637    132788    133980    272996    270607    306199    314621 
dram[4]:    140115    165663    218652    219453     84756    112508    200089    195926    282594    279983    123808    111363     57861     65538    323690    334225 
dram[5]:    176125    185820    217182     48356     85948     80321    187541    181071    279245    279137    149417    158207     55528     45500    341142    349185 
dram[6]:    434892    437965     98486    104702     79424     79535     93362    103541    277995    176689    188259    195873     46927     43059    356179    362840 
dram[7]:    200177    184683    107757    159510     79285     78508    104251    106554    481768    476412    205090    213392    357936     79566    367481    373344 
dram[8]:    185811    183357    152308    153210    104807    107398    104010    101738    471090    465825    220071     61391     65118     67789    486022    152479 
dram[9]:     67397     72555    214832    215898    110000    111018     94252     87366    404140    402025     85385     90936    126605    119014    167775    183778 
dram[10]:     74241     73363    218589    219489    112032    113641     88281    106831    402227    404129     96828     96793    112411    105485    198402    208996 
dram[11]:     78013    120750    218126    217718    118126     59593     45943     62679    405093    405084     94893     92167     97263     93162    219093    232369 
average row accesses per activate:
dram[0]:  1.265885  1.294406  1.201887  1.205365  1.180668  1.173369  1.148718  1.150218  1.218111  1.227022  1.205273  1.203420  1.232276  1.223827  1.250497  1.240303 
dram[1]:  1.286422  1.271401  1.206763  1.204503  1.170994  1.175022  1.162996  1.179667  1.184116  1.219444  1.209934  1.185676  1.217557  1.240553  1.235350  1.235734 
dram[2]:  1.294520  1.241379  1.167897  1.184644  1.170818  1.182971  1.188073  1.176101  1.223744  1.205530  1.154242  1.195212  1.281637  1.260912  1.243714  1.237321 
dram[3]:  1.250242  1.291346  1.179048  1.204320  1.199623  1.180417  1.198910  1.183147  1.249531  1.205773  1.168412  1.222222  1.273764  1.257304  1.200557  1.226257 
dram[4]:  1.301411  1.281467  1.184557  1.204717  1.193182  1.194723  1.185349  1.200897  1.181736  1.185753  1.219091  1.234160  1.252133  1.240842  1.235582  1.222649 
dram[5]:  1.308081  1.263821  1.217309  1.188501  1.198735  1.221495  1.176000  1.226786  1.190388  1.193078  1.208182  1.214087  1.220000  1.234591  1.255632  1.237397 
dram[6]:  1.283109  1.284404  1.164903  1.185424  1.203483  1.201869  1.207407  1.209132  1.202029  1.187097  1.182301  1.209738  1.257850  1.235185  1.267420  1.273973 
dram[7]:  1.259981  1.267062  1.200909  1.179785  1.193694  1.196078  1.185764  1.145242  1.208751  1.186933  1.202381  1.196721  1.231752  1.241412  1.264981  1.246704 
dram[8]:  1.284457  1.267375  1.166667  1.141601  1.194566  1.182569  1.171717  1.154386  1.199822  1.178245  1.224527  1.192547  1.233212  1.230769  1.241096  1.250000 
dram[9]:  1.302852  1.281008  1.177419  1.170412  1.181584  1.202966  1.189787  1.171700  1.189954  1.194166  1.203704  1.208446  1.221422  1.211659  1.253983  1.278626 
dram[10]:  1.271010  1.235840  1.151515  1.180313  1.190778  1.208175  1.193778  1.216000  1.178985  1.180979  1.165950  1.182796  1.248113  1.227955  1.280822  1.233239 
dram[11]:  1.229539  1.223827  1.147585  1.184518  1.192967  1.173060  1.204745  1.201627  1.180357  1.201275  1.184987  1.209821  1.241445  1.215794  1.247830  1.237833 
average row locality = 252840/208434 = 1.213046
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1295      1319      1274      1303      1307      1313      1344      1317      1251      1335      1280      1337      1298      1334      1241      1293 
dram[1]:      1298      1307      1249      1284      1308      1336      1320      1346      1312      1317      1291      1341      1253      1324      1291      1303 
dram[2]:      1323      1296      1266      1296      1316      1306      1295      1309      1340      1308      1347      1298      1324      1278      1268      1275 
dram[3]:      1294      1343      1238      1338      1274      1302      1320      1376      1332      1295      1339      1353      1320      1313      1275      1301 
dram[4]:      1291      1293      1258      1277      1260      1313      1343      1339      1307      1315      1341      1344      1302      1333      1246      1256 
dram[5]:      1295      1303      1294      1261      1327      1307      1323      1374      1288      1310      1329      1310      1322      1320      1265      1333 
dram[6]:      1337      1260      1321      1285      1313      1286      1304      1324      1303      1288      1336      1292      1299      1312      1327      1286 
dram[7]:      1294      1281      1321      1319      1325      1342      1366      1372      1326      1308      1313      1314      1328      1277      1335      1310 
dram[8]:      1314      1313      1344      1298      1363      1289      1392      1316      1351      1289      1358      1344      1336      1240      1342      1229 
dram[9]:      1325      1322      1314      1250      1373      1298      1398      1358      1303      1310      1364      1344      1336      1328      1319      1322 
dram[10]:      1346      1331      1330      1283      1317      1271      1343      1368      1324      1279      1355      1319      1300      1287      1290      1290 
dram[11]:      1307      1356      1283      1316      1323      1315      1371      1329      1322      1319      1325      1354      1283      1300      1278      1332 
total dram reads = 251890
bank skew: 1398/1229 = 1.14
chip skew: 21264/20818 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0        89        88        68        72 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0        92        88        64        72 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0        92        88        72        72 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0        77        84        72        64 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0        76        88        72        72 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0        80        88        65        68 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0        92        88        76        64 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        88        96        61        56 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0        92        96        67        64 
dram[9]:         0         0         0         0         0         0         0         0         0         0         4         4        84        92        76        72 
dram[10]:         0         0         0         0         0         0         0         0         0         0         4         4        89        88        70        64 
dram[11]:         0         0         0         0         0         0         0         0         0         0         4         4        92        96        64        64 
total dram writes = 3778
min_bank_accesses = 0!
chip skew: 332/297 = 1.12
average mf latency per bank:
dram[0]:        793       797       853       868       805       772       818       809       824       754       831       754      7937      8556      1091       986
dram[1]:        860       882       907       891       788       774       818       840       792       826       800       770      7845      7931      1063       996
dram[2]:        927       903       964       910       812       748       934       872       908       881       830       793     13251     14728      1223      1191
dram[3]:        901       866       923       822       800       774       881       807       877       842       765       722     10578     11405      1160      1085
dram[4]:        886       865       807       811       874       890       804       802       849       861       793       798     12527     12243      1129      1168
dram[5]:        849       840       807       860       823       795       832       799       882       824       770       814      9679     11860      1118      1065
dram[6]:        864       878       838       813       812       790       855       843       831       813       845       879      9176      9117       975       973
dram[7]:        822       819       835       852       825       778       829       825       815       819       866       805     10807     10171      1002      1068
dram[8]:        819       822       826       800       744       777       807       837       849       855       810       809     10037     10939      1070      1073
dram[9]:        835       843       810       868       760       821       850       847       842       813       825       773     11422     10595      1030       994
dram[10]:        840       807       832       825       835       845       835       845       837       845       749       775     11156     11605      1012       995
dram[11]:        835       791       864       848       817       813       905       914       834       799       799       789     14215     12005      1092       943
maximum mf latency per bank:
dram[0]:        789       782       815       748       764       811       708       783       731       752       723       657      1030      1024       783       759
dram[1]:        803       783       875       767       838       709       750       786       909       714       842       701       863      1024       799       841
dram[2]:        722       818       802       697       778       760       780       799       776       712       654       757      1024       983       712       807
dram[3]:        670       818       706       773       759       687       835       829       805       668       758       834       839       840       832       848
dram[4]:        709       784       724       725       773       769       777       776       737       847       655       725       983       839       694       638
dram[5]:        766       684       805       765       787       807       714       817       775       816       657       714       789       692       783       711
dram[6]:        713       677       759       773       802       820       721       728       713       696       590       667       750       613       737       783
dram[7]:        728       656       755       721       726       757       886       872       791       797       831       829       666       773       802       712
dram[8]:        746       752       731       702       696       836       862       730       822       772       763       754       794       754       767       668
dram[9]:        825       863       840       812       882       893       802       706       813       817       792       841       705       805       862       825
dram[10]:        737       625       778       796       913       737       784       865       710       831       789       742       783       854       737       740
dram[11]:        913       890       811       894       838       793       868       911       909       882       762       794      1147      1041       986       866

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7322989 n_nop=7267719 n_act=17257 n_pre=17241 n_ref_event=0 n_req=20921 n_rd=20841 n_rd_L2_A=0 n_write=0 n_wr_bk=317 bw_util=0.01156
n_activity=1214764 dram_eff=0.06967
bk0: 1295a 7267313i bk1: 1319a 7268019i bk2: 1274a 7266469i bk3: 1303a 7265148i bk4: 1307a 7264601i bk5: 1313a 7263251i bk6: 1344a 7260975i bk7: 1317a 7261650i bk8: 1251a 7268313i bk9: 1335a 7264908i bk10: 1280a 7265964i bk11: 1337a 7263942i bk12: 1298a 7264452i bk13: 1334a 7263038i bk14: 1241a 7268275i bk15: 1293a 7265945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.175231
Row_Buffer_Locality_read = 0.175855
Row_Buffer_Locality_write = 0.012500
Bank_Level_Parallism = 1.333184
Bank_Level_Parallism_Col = 1.109239
Bank_Level_Parallism_Ready = 1.003129
write_to_read_ratio_blp_rw_average = 0.008005
GrpLevelPara = 1.091264 

BW Util details:
bwutil = 0.011557 
total_CMD = 7322989 
util_bw = 84632 
Wasted_Col = 359671 
Wasted_Row = 292509 
Idle = 6586177 

BW Util Bottlenecks: 
RCDc_limit = 389072 
RCDWRc_limit = 991 
WTRc_limit = 707 
RTWc_limit = 1187 
CCDLc_limit = 4346 
rwq = 0 
CCDLc_limit_alone = 4286 
WTRc_limit_alone = 691 
RTWc_limit_alone = 1143 

Commands details: 
total_CMD = 7322989 
n_nop = 7267719 
Read = 20841 
Write = 0 
L2_Alloc = 0 
L2_WB = 317 
n_act = 17257 
n_pre = 17241 
n_ref = 0 
n_req = 20921 
total_req = 21158 

Dual Bus Interface Util: 
issued_total_row = 34498 
issued_total_col = 21158 
Row_Bus_Util =  0.004711 
CoL_Bus_Util = 0.002889 
Either_Row_CoL_Bus_Util = 0.007547 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.006984 
queue_avg = 0.029782 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0297822
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7322989 n_nop=7267570 n_act=17316 n_pre=17300 n_ref_event=0 n_req=20959 n_rd=20880 n_rd_L2_A=0 n_write=0 n_wr_bk=316 bw_util=0.01158
n_activity=1223046 dram_eff=0.06932
bk0: 1298a 7268620i bk1: 1307a 7268059i bk2: 1249a 7267223i bk3: 1284a 7266296i bk4: 1308a 7263903i bk5: 1336a 7263206i bk6: 1320a 7262295i bk7: 1346a 7261845i bk8: 1312a 7263598i bk9: 1317a 7265372i bk10: 1291a 7266029i bk11: 1341a 7263235i bk12: 1253a 7267000i bk13: 1324a 7264645i bk14: 1291a 7265093i bk15: 1303a 7264702i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.173911
Row_Buffer_Locality_read = 0.174425
Row_Buffer_Locality_write = 0.037975
Bank_Level_Parallism = 1.321175
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.005789
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.011578 
total_CMD = 7322989 
util_bw = 84784 
Wasted_Col = 363199 
Wasted_Row = 296098 
Idle = 6578908 

BW Util Bottlenecks: 
RCDc_limit = 391182 
RCDWRc_limit = 917 
WTRc_limit = 949 
RTWc_limit = 1261 
CCDLc_limit = 4528 
rwq = 0 
CCDLc_limit_alone = 4460 
WTRc_limit_alone = 931 
RTWc_limit_alone = 1211 

Commands details: 
total_CMD = 7322989 
n_nop = 7267570 
Read = 20880 
Write = 0 
L2_Alloc = 0 
L2_WB = 316 
n_act = 17316 
n_pre = 17300 
n_ref = 0 
n_req = 20959 
total_req = 21196 

Dual Bus Interface Util: 
issued_total_row = 34616 
issued_total_col = 21196 
Row_Bus_Util =  0.004727 
CoL_Bus_Util = 0.002894 
Either_Row_CoL_Bus_Util = 0.007568 
Issued_on_Two_Bus_Simul_Util = 0.000054 
issued_two_Eff = 0.007091 
queue_avg = 0.031058 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0310579
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7322989 n_nop=7267692 n_act=17271 n_pre=17255 n_ref_event=0 n_req=20926 n_rd=20845 n_rd_L2_A=0 n_write=0 n_wr_bk=324 bw_util=0.01156
n_activity=1229089 dram_eff=0.06889
bk0: 1323a 7268297i bk1: 1296a 7266838i bk2: 1266a 7265131i bk3: 1296a 7265198i bk4: 1316a 7263780i bk5: 1306a 7264894i bk6: 1295a 7265310i bk7: 1309a 7263404i bk8: 1340a 7264384i bk9: 1308a 7265570i bk10: 1347a 7261610i bk11: 1298a 7265977i bk12: 1324a 7266115i bk13: 1278a 7268287i bk14: 1268a 7266833i bk15: 1275a 7266809i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.174759
Row_Buffer_Locality_read = 0.175294
Row_Buffer_Locality_write = 0.037037
Bank_Level_Parallism = 1.308842
Bank_Level_Parallism_Col = 1.103187
Bank_Level_Parallism_Ready = 1.006361
write_to_read_ratio_blp_rw_average = 0.008217
GrpLevelPara = 1.084276 

BW Util details:
bwutil = 0.011563 
total_CMD = 7322989 
util_bw = 84676 
Wasted_Col = 363395 
Wasted_Row = 297398 
Idle = 6577520 

BW Util Bottlenecks: 
RCDc_limit = 390578 
RCDWRc_limit = 957 
WTRc_limit = 625 
RTWc_limit = 1176 
CCDLc_limit = 4432 
rwq = 0 
CCDLc_limit_alone = 4334 
WTRc_limit_alone = 575 
RTWc_limit_alone = 1128 

Commands details: 
total_CMD = 7322989 
n_nop = 7267692 
Read = 20845 
Write = 0 
L2_Alloc = 0 
L2_WB = 324 
n_act = 17271 
n_pre = 17255 
n_ref = 0 
n_req = 20926 
total_req = 21169 

Dual Bus Interface Util: 
issued_total_row = 34526 
issued_total_col = 21169 
Row_Bus_Util =  0.004715 
CoL_Bus_Util = 0.002891 
Either_Row_CoL_Bus_Util = 0.007551 
Issued_on_Two_Bus_Simul_Util = 0.000054 
issued_two_Eff = 0.007197 
queue_avg = 0.028058 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0280579
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7322989 n_nop=7267402 n_act=17324 n_pre=17308 n_ref_event=0 n_req=21088 n_rd=21013 n_rd_L2_A=0 n_write=0 n_wr_bk=297 bw_util=0.01164
n_activity=1229309 dram_eff=0.06934
bk0: 1294a 7266772i bk1: 1343a 7266705i bk2: 1238a 7267066i bk3: 1338a 7264052i bk4: 1274a 7266188i bk5: 1302a 7265082i bk6: 1320a 7264020i bk7: 1376a 7261794i bk8: 1332a 7265226i bk9: 1295a 7266207i bk10: 1339a 7262105i bk11: 1353a 7264364i bk12: 1320a 7266344i bk13: 1313a 7265440i bk14: 1275a 7263933i bk15: 1301a 7264961i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.178585
Row_Buffer_Locality_read = 0.178937
Row_Buffer_Locality_write = 0.080000
Bank_Level_Parallism = 1.321834
Bank_Level_Parallism_Col = 1.106744
Bank_Level_Parallism_Ready = 1.005290
write_to_read_ratio_blp_rw_average = 0.007307
GrpLevelPara = 1.086751 

BW Util details:
bwutil = 0.011640 
total_CMD = 7322989 
util_bw = 85240 
Wasted_Col = 362880 
Wasted_Row = 296520 
Idle = 6578349 

BW Util Bottlenecks: 
RCDc_limit = 391413 
RCDWRc_limit = 833 
WTRc_limit = 776 
RTWc_limit = 1107 
CCDLc_limit = 4581 
rwq = 0 
CCDLc_limit_alone = 4466 
WTRc_limit_alone = 721 
RTWc_limit_alone = 1047 

Commands details: 
total_CMD = 7322989 
n_nop = 7267402 
Read = 21013 
Write = 0 
L2_Alloc = 0 
L2_WB = 297 
n_act = 17324 
n_pre = 17308 
n_ref = 0 
n_req = 21088 
total_req = 21310 

Dual Bus Interface Util: 
issued_total_row = 34632 
issued_total_col = 21310 
Row_Bus_Util =  0.004729 
CoL_Bus_Util = 0.002910 
Either_Row_CoL_Bus_Util = 0.007591 
Issued_on_Two_Bus_Simul_Util = 0.000048 
issued_two_Eff = 0.006386 
queue_avg = 0.031774 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0317745
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7322989 n_nop=7267917 n_act=17144 n_pre=17128 n_ref_event=0 n_req=20895 n_rd=20818 n_rd_L2_A=0 n_write=0 n_wr_bk=308 bw_util=0.01154
n_activity=1220834 dram_eff=0.06922
bk0: 1291a 7269305i bk1: 1293a 7268877i bk2: 1258a 7267004i bk3: 1277a 7266421i bk4: 1260a 7267033i bk5: 1313a 7264714i bk6: 1343a 7262696i bk7: 1339a 7263770i bk8: 1307a 7264838i bk9: 1315a 7263898i bk10: 1341a 7264985i bk11: 1344a 7265161i bk12: 1302a 7265516i bk13: 1333a 7263753i bk14: 1246a 7267591i bk15: 1256a 7267690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.179612
Row_Buffer_Locality_read = 0.180133
Row_Buffer_Locality_write = 0.038961
Bank_Level_Parallism = 1.314139
Bank_Level_Parallism_Col = 1.104885
Bank_Level_Parallism_Ready = 1.004028
write_to_read_ratio_blp_rw_average = 0.007394
GrpLevelPara = 1.085694 

BW Util details:
bwutil = 0.011540 
total_CMD = 7322989 
util_bw = 84504 
Wasted_Col = 359956 
Wasted_Row = 294455 
Idle = 6584074 

BW Util Bottlenecks: 
RCDc_limit = 387557 
RCDWRc_limit = 909 
WTRc_limit = 801 
RTWc_limit = 1084 
CCDLc_limit = 4500 
rwq = 0 
CCDLc_limit_alone = 4420 
WTRc_limit_alone = 761 
RTWc_limit_alone = 1044 

Commands details: 
total_CMD = 7322989 
n_nop = 7267917 
Read = 20818 
Write = 0 
L2_Alloc = 0 
L2_WB = 308 
n_act = 17144 
n_pre = 17128 
n_ref = 0 
n_req = 20895 
total_req = 21126 

Dual Bus Interface Util: 
issued_total_row = 34272 
issued_total_col = 21126 
Row_Bus_Util =  0.004680 
CoL_Bus_Util = 0.002885 
Either_Row_CoL_Bus_Util = 0.007520 
Issued_on_Two_Bus_Simul_Util = 0.000045 
issued_two_Eff = 0.005920 
queue_avg = 0.029827 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0298273
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7322989 n_nop=7267610 n_act=17227 n_pre=17211 n_ref_event=0 n_req=21037 n_rd=20961 n_rd_L2_A=0 n_write=0 n_wr_bk=301 bw_util=0.01161
n_activity=1216274 dram_eff=0.06993
bk0: 1295a 7268650i bk1: 1303a 7267636i bk2: 1294a 7266193i bk3: 1261a 7266115i bk4: 1327a 7263616i bk5: 1307a 7266538i bk6: 1323a 7263219i bk7: 1374a 7263403i bk8: 1288a 7264892i bk9: 1310a 7264484i bk10: 1329a 7264869i bk11: 1310a 7265362i bk12: 1322a 7262664i bk13: 1320a 7264208i bk14: 1265a 7267199i bk15: 1333a 7264216i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.181205
Row_Buffer_Locality_read = 0.181623
Row_Buffer_Locality_write = 0.065789
Bank_Level_Parallism = 1.328433
Bank_Level_Parallism_Col = 1.107604
Bank_Level_Parallism_Ready = 1.003767
write_to_read_ratio_blp_rw_average = 0.007594
GrpLevelPara = 1.087713 

BW Util details:
bwutil = 0.011614 
total_CMD = 7322989 
util_bw = 85048 
Wasted_Col = 360219 
Wasted_Row = 293564 
Idle = 6584158 

BW Util Bottlenecks: 
RCDc_limit = 388845 
RCDWRc_limit = 881 
WTRc_limit = 682 
RTWc_limit = 1178 
CCDLc_limit = 4344 
rwq = 0 
CCDLc_limit_alone = 4255 
WTRc_limit_alone = 631 
RTWc_limit_alone = 1140 

Commands details: 
total_CMD = 7322989 
n_nop = 7267610 
Read = 20961 
Write = 0 
L2_Alloc = 0 
L2_WB = 301 
n_act = 17227 
n_pre = 17211 
n_ref = 0 
n_req = 21037 
total_req = 21262 

Dual Bus Interface Util: 
issued_total_row = 34438 
issued_total_col = 21262 
Row_Bus_Util =  0.004703 
CoL_Bus_Util = 0.002903 
Either_Row_CoL_Bus_Util = 0.007562 
Issued_on_Two_Bus_Simul_Util = 0.000044 
issued_two_Eff = 0.005796 
queue_avg = 0.032426 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0324256
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7322989 n_nop=7267849 n_act=17161 n_pre=17145 n_ref_event=0 n_req=20953 n_rd=20873 n_rd_L2_A=0 n_write=0 n_wr_bk=320 bw_util=0.01158
n_activity=1209614 dram_eff=0.07008
bk0: 1337a 7266773i bk1: 1260a 7270401i bk2: 1321a 7262810i bk3: 1285a 7264967i bk4: 1313a 7264560i bk5: 1286a 7266503i bk6: 1304a 7265935i bk7: 1324a 7264355i bk8: 1303a 7266114i bk9: 1288a 7265997i bk10: 1336a 7263369i bk11: 1292a 7265951i bk12: 1299a 7265468i bk13: 1312a 7265106i bk14: 1327a 7265362i bk15: 1286a 7268031i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.181072
Row_Buffer_Locality_read = 0.181526
Row_Buffer_Locality_write = 0.062500
Bank_Level_Parallism = 1.322844
Bank_Level_Parallism_Col = 1.109936
Bank_Level_Parallism_Ready = 1.006075
write_to_read_ratio_blp_rw_average = 0.008081
GrpLevelPara = 1.090104 

BW Util details:
bwutil = 0.011576 
total_CMD = 7322989 
util_bw = 84772 
Wasted_Col = 358301 
Wasted_Row = 292010 
Idle = 6587906 

BW Util Bottlenecks: 
RCDc_limit = 387013 
RCDWRc_limit = 916 
WTRc_limit = 857 
RTWc_limit = 1310 
CCDLc_limit = 4453 
rwq = 0 
CCDLc_limit_alone = 4377 
WTRc_limit_alone = 817 
RTWc_limit_alone = 1274 

Commands details: 
total_CMD = 7322989 
n_nop = 7267849 
Read = 20873 
Write = 0 
L2_Alloc = 0 
L2_WB = 320 
n_act = 17161 
n_pre = 17145 
n_ref = 0 
n_req = 20953 
total_req = 21193 

Dual Bus Interface Util: 
issued_total_row = 34306 
issued_total_col = 21193 
Row_Bus_Util =  0.004685 
CoL_Bus_Util = 0.002894 
Either_Row_CoL_Bus_Util = 0.007530 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.006511 
queue_avg = 0.028123 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0281232
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7322989 n_nop=7267001 n_act=17503 n_pre=17487 n_ref_event=0 n_req=21207 n_rd=21131 n_rd_L2_A=0 n_write=0 n_wr_bk=301 bw_util=0.01171
n_activity=1227267 dram_eff=0.06985
bk0: 1294a 7267913i bk1: 1281a 7269199i bk2: 1321a 7264059i bk3: 1319a 7263812i bk4: 1325a 7264316i bk5: 1342a 7263254i bk6: 1366a 7261517i bk7: 1372a 7258714i bk8: 1326a 7263918i bk9: 1308a 7263725i bk10: 1313a 7264181i bk11: 1314a 7264484i bk12: 1328a 7263278i bk13: 1277a 7265444i bk14: 1335a 7265252i bk15: 1310a 7266408i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.174754
Row_Buffer_Locality_read = 0.175240
Row_Buffer_Locality_write = 0.039474
Bank_Level_Parallism = 1.332327
Bank_Level_Parallism_Col = 1.111053
Bank_Level_Parallism_Ready = 1.005778
write_to_read_ratio_blp_rw_average = 0.007590
GrpLevelPara = 1.090164 

BW Util details:
bwutil = 0.011707 
total_CMD = 7322989 
util_bw = 85728 
Wasted_Col = 364490 
Wasted_Row = 296622 
Idle = 6576149 

BW Util Bottlenecks: 
RCDc_limit = 394421 
RCDWRc_limit = 902 
WTRc_limit = 798 
RTWc_limit = 1208 
CCDLc_limit = 4622 
rwq = 0 
CCDLc_limit_alone = 4512 
WTRc_limit_alone = 740 
RTWc_limit_alone = 1156 

Commands details: 
total_CMD = 7322989 
n_nop = 7267001 
Read = 21131 
Write = 0 
L2_Alloc = 0 
L2_WB = 301 
n_act = 17503 
n_pre = 17487 
n_ref = 0 
n_req = 21207 
total_req = 21432 

Dual Bus Interface Util: 
issued_total_row = 34990 
issued_total_col = 21432 
Row_Bus_Util =  0.004778 
CoL_Bus_Util = 0.002927 
Either_Row_CoL_Bus_Util = 0.007646 
Issued_on_Two_Bus_Simul_Util = 0.000059 
issued_two_Eff = 0.007752 
queue_avg = 0.031545 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0315455
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7322989 n_nop=7266785 n_act=17585 n_pre=17569 n_ref_event=0 n_req=21198 n_rd=21118 n_rd_L2_A=0 n_write=0 n_wr_bk=319 bw_util=0.01171
n_activity=1226590 dram_eff=0.06991
bk0: 1314a 7268260i bk1: 1313a 7267173i bk2: 1344a 7261626i bk3: 1298a 7263389i bk4: 1363a 7262697i bk5: 1289a 7265001i bk6: 1392a 7259661i bk7: 1316a 7262987i bk8: 1351a 7262316i bk9: 1289a 7264928i bk10: 1358a 7263202i bk11: 1344a 7262243i bk12: 1336a 7263252i bk13: 1240a 7267273i bk14: 1342a 7263398i bk15: 1229a 7268780i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.170535
Row_Buffer_Locality_read = 0.170897
Row_Buffer_Locality_write = 0.075000
Bank_Level_Parallism = 1.336899
Bank_Level_Parallism_Col = 1.111532
Bank_Level_Parallism_Ready = 1.005631
write_to_read_ratio_blp_rw_average = 0.007888
GrpLevelPara = 1.091415 

BW Util details:
bwutil = 0.011709 
total_CMD = 7322989 
util_bw = 85748 
Wasted_Col = 365641 
Wasted_Row = 295546 
Idle = 6576054 

BW Util Bottlenecks: 
RCDc_limit = 396269 
RCDWRc_limit = 925 
WTRc_limit = 809 
RTWc_limit = 1128 
CCDLc_limit = 4471 
rwq = 0 
CCDLc_limit_alone = 4381 
WTRc_limit_alone = 781 
RTWc_limit_alone = 1066 

Commands details: 
total_CMD = 7322989 
n_nop = 7266785 
Read = 21118 
Write = 0 
L2_Alloc = 0 
L2_WB = 319 
n_act = 17585 
n_pre = 17569 
n_ref = 0 
n_req = 21198 
total_req = 21437 

Dual Bus Interface Util: 
issued_total_row = 35154 
issued_total_col = 21437 
Row_Bus_Util =  0.004800 
CoL_Bus_Util = 0.002927 
Either_Row_CoL_Bus_Util = 0.007675 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.006886 
queue_avg = 0.031711 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0317112
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7322989 n_nop=7266678 n_act=17590 n_pre=17574 n_ref_event=0 n_req=21347 n_rd=21264 n_rd_L2_A=0 n_write=0 n_wr_bk=332 bw_util=0.0118
n_activity=1226616 dram_eff=0.07042
bk0: 1325a 7268010i bk1: 1322a 7267963i bk2: 1314a 7263251i bk3: 1250a 7266038i bk4: 1373a 7261023i bk5: 1298a 7265308i bk6: 1398a 7260250i bk7: 1358a 7261878i bk8: 1303a 7264474i bk9: 1310a 7264509i bk10: 1364a 7261971i bk11: 1344a 7263348i bk12: 1336a 7262595i bk13: 1328a 7262666i bk14: 1319a 7264654i bk15: 1322a 7264942i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.176090
Row_Buffer_Locality_read = 0.176495
Row_Buffer_Locality_write = 0.072289
Bank_Level_Parallism = 1.337537
Bank_Level_Parallism_Col = 1.111578
Bank_Level_Parallism_Ready = 1.004537
write_to_read_ratio_blp_rw_average = 0.008152
GrpLevelPara = 1.091468 

BW Util details:
bwutil = 0.011796 
total_CMD = 7322989 
util_bw = 86384 
Wasted_Col = 365896 
Wasted_Row = 297290 
Idle = 6573419 

BW Util Bottlenecks: 
RCDc_limit = 396278 
RCDWRc_limit = 946 
WTRc_limit = 736 
RTWc_limit = 1218 
CCDLc_limit = 4624 
rwq = 0 
CCDLc_limit_alone = 4544 
WTRc_limit_alone = 696 
RTWc_limit_alone = 1178 

Commands details: 
total_CMD = 7322989 
n_nop = 7266678 
Read = 21264 
Write = 0 
L2_Alloc = 0 
L2_WB = 332 
n_act = 17590 
n_pre = 17574 
n_ref = 0 
n_req = 21347 
total_req = 21596 

Dual Bus Interface Util: 
issued_total_row = 35164 
issued_total_col = 21596 
Row_Bus_Util =  0.004802 
CoL_Bus_Util = 0.002949 
Either_Row_CoL_Bus_Util = 0.007690 
Issued_on_Two_Bus_Simul_Util = 0.000061 
issued_two_Eff = 0.007974 
queue_avg = 0.033619 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0336191
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7322989 n_nop=7267087 n_act=17480 n_pre=17464 n_ref_event=0 n_req=21115 n_rd=21033 n_rd_L2_A=0 n_write=0 n_wr_bk=319 bw_util=0.01166
n_activity=1224302 dram_eff=0.06976
bk0: 1346a 7266336i bk1: 1331a 7266439i bk2: 1330a 7261579i bk3: 1283a 7265228i bk4: 1317a 7263701i bk5: 1271a 7267300i bk6: 1343a 7263318i bk7: 1368a 7263223i bk8: 1324a 7263361i bk9: 1279a 7265476i bk10: 1355a 7261636i bk11: 1319a 7263932i bk12: 1300a 7265042i bk13: 1287a 7265203i bk14: 1290a 7268280i bk15: 1290a 7266102i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.172247
Row_Buffer_Locality_read = 0.172633
Row_Buffer_Locality_write = 0.073171
Bank_Level_Parallism = 1.326050
Bank_Level_Parallism_Col = 1.112085
Bank_Level_Parallism_Ready = 1.003940
write_to_read_ratio_blp_rw_average = 0.008964
GrpLevelPara = 1.090859 

BW Util details:
bwutil = 0.011663 
total_CMD = 7322989 
util_bw = 85408 
Wasted_Col = 364494 
Wasted_Row = 295280 
Idle = 6577807 

BW Util Bottlenecks: 
RCDc_limit = 394149 
RCDWRc_limit = 944 
WTRc_limit = 673 
RTWc_limit = 1764 
CCDLc_limit = 4613 
rwq = 0 
CCDLc_limit_alone = 4466 
WTRc_limit_alone = 629 
RTWc_limit_alone = 1661 

Commands details: 
total_CMD = 7322989 
n_nop = 7267087 
Read = 21033 
Write = 0 
L2_Alloc = 0 
L2_WB = 319 
n_act = 17480 
n_pre = 17464 
n_ref = 0 
n_req = 21115 
total_req = 21352 

Dual Bus Interface Util: 
issued_total_row = 34944 
issued_total_col = 21352 
Row_Bus_Util =  0.004772 
CoL_Bus_Util = 0.002916 
Either_Row_CoL_Bus_Util = 0.007634 
Issued_on_Two_Bus_Simul_Util = 0.000054 
issued_two_Eff = 0.007048 
queue_avg = 0.029130 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0291298
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7322989 n_nop=7266707 n_act=17600 n_pre=17584 n_ref_event=0 n_req=21194 n_rd=21113 n_rd_L2_A=0 n_write=0 n_wr_bk=324 bw_util=0.01171
n_activity=1231558 dram_eff=0.06963
bk0: 1307a 7265155i bk1: 1356a 7263555i bk2: 1283a 7263035i bk3: 1316a 7263288i bk4: 1323a 7263739i bk5: 1315a 7263129i bk6: 1371a 7261326i bk7: 1329a 7263307i bk8: 1322a 7262856i bk9: 1319a 7264222i bk10: 1325a 7263445i bk11: 1354a 7263582i bk12: 1283a 7266482i bk13: 1300a 7264605i bk14: 1278a 7266471i bk15: 1332a 7264026i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.169671
Row_Buffer_Locality_read = 0.170180
Row_Buffer_Locality_write = 0.037037
Bank_Level_Parallism = 1.336885
Bank_Level_Parallism_Col = 1.110967
Bank_Level_Parallism_Ready = 1.005256
write_to_read_ratio_blp_rw_average = 0.007923
GrpLevelPara = 1.091017 

BW Util details:
bwutil = 0.011709 
total_CMD = 7322989 
util_bw = 85748 
Wasted_Col = 366361 
Wasted_Row = 297843 
Idle = 6573037 

BW Util Bottlenecks: 
RCDc_limit = 396629 
RCDWRc_limit = 964 
WTRc_limit = 834 
RTWc_limit = 1191 
CCDLc_limit = 4539 
rwq = 0 
CCDLc_limit_alone = 4450 
WTRc_limit_alone = 792 
RTWc_limit_alone = 1144 

Commands details: 
total_CMD = 7322989 
n_nop = 7266707 
Read = 21113 
Write = 0 
L2_Alloc = 0 
L2_WB = 324 
n_act = 17600 
n_pre = 17584 
n_ref = 0 
n_req = 21194 
total_req = 21437 

Dual Bus Interface Util: 
issued_total_row = 35184 
issued_total_col = 21437 
Row_Bus_Util =  0.004805 
CoL_Bus_Util = 0.002927 
Either_Row_CoL_Bus_Util = 0.007686 
Issued_on_Two_Bus_Simul_Util = 0.000046 
issued_two_Eff = 0.006023 
queue_avg = 0.033623 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.033623

========= L2 cache stats =========
L2_cache_bank[0]: Access = 71537, Miss = 10423, Miss_rate = 0.146, Pending_hits = 17, Reservation_fails = 98
L2_cache_bank[1]: Access = 75192, Miss = 10683, Miss_rate = 0.142, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 71593, Miss = 10450, Miss_rate = 0.146, Pending_hits = 3, Reservation_fails = 48
L2_cache_bank[3]: Access = 73966, Miss = 10690, Miss_rate = 0.145, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[4]: Access = 100206, Miss = 10615, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 110681, Miss = 10502, Miss_rate = 0.095, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 90317, Miss = 10521, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 95285, Miss = 10745, Miss_rate = 0.113, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 100831, Miss = 10472, Miss_rate = 0.104, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[9]: Access = 98618, Miss = 10606, Miss_rate = 0.108, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 86041, Miss = 10576, Miss_rate = 0.123, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 98795, Miss = 10654, Miss_rate = 0.108, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 82964, Miss = 10684, Miss_rate = 0.129, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 82157, Miss = 10461, Miss_rate = 0.127, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 94586, Miss = 10729, Miss_rate = 0.113, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 87999, Miss = 10647, Miss_rate = 0.121, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 90062, Miss = 10934, Miss_rate = 0.121, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[17]: Access = 90664, Miss = 10450, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 98176, Miss = 10868, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 92899, Miss = 10668, Miss_rate = 0.115, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[20]: Access = 95575, Miss = 10739, Miss_rate = 0.112, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 96913, Miss = 10556, Miss_rate = 0.109, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 107385, Miss = 10628, Miss_rate = 0.099, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 96992, Miss = 10757, Miss_rate = 0.111, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 2189434
L2_total_cache_misses = 255058
L2_total_cache_miss_rate = 0.1165
L2_total_cache_pending_hits = 56
L2_total_cache_reservation_fails = 146
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1232643
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 70327
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 146
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 181563
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 56
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 701677
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 797
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2371
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1484589
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 704845
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 146
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=2189434
icnt_total_pkts_simt_to_mem=2189434
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2189434
Req_Network_cycles = 2855563
Req_Network_injected_packets_per_cycle =       0.7667 
Req_Network_conflicts_per_cycle =       0.0898
Req_Network_conflicts_per_cycle_util =       0.3226
Req_Bank_Level_Parallism =       2.7553
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0859
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0319

Reply_Network_injected_packets_num = 2189434
Reply_Network_cycles = 2855563
Reply_Network_injected_packets_per_cycle =        0.7667
Reply_Network_conflicts_per_cycle =        0.7888
Reply_Network_conflicts_per_cycle_util =       2.8093
Reply_Bank_Level_Parallism =       2.7308
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2482
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0256
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 20 min, 42 sec (4842 sec)
gpgpu_simulation_rate = 5705 (inst/sec)
gpgpu_simulation_rate = 589 (cycle/sec)
gpgpu_silicon_slowdown = 2317487x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe24462b9c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b90..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffe24462ca0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b70..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b68..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462cc0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b50..

GPGPU-Sim PTX: cudaLaunch for 0x0x560a4757f35a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_ 
GPGPU-Sim PTX: pushing kernel '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_' to stream 0, gridDim= (13,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
Destroy streams for kernel 7: size 0
kernel_name = _Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_ 
kernel_launch_uid = 7 
gpu_sim_cycle = 15163
gpu_sim_insn = 333259
gpu_ipc =      21.9784
gpu_tot_sim_cycle = 2870726
gpu_tot_sim_insn = 27959748
gpu_tot_ipc =       9.7396
gpu_tot_issued_cta = 82
gpu_occupancy = 24.9979% 
gpu_tot_occupancy = 16.1217% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.1483
partiton_level_parallism_total  =       0.7687
partiton_level_parallism_util =       2.1837
partiton_level_parallism_util_total  =       2.7496
L2_BW  =      50.1558 GB/Sec
L2_BW_total  =      33.5786 GB/Sec
gpu_total_sim_rate=5742

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 304109, Miss = 61975, Miss_rate = 0.204, Pending_hits = 40, Reservation_fails = 28804
	L1D_cache_core[1]: Access = 274588, Miss = 49650, Miss_rate = 0.181, Pending_hits = 39, Reservation_fails = 20021
	L1D_cache_core[2]: Access = 232677, Miss = 54867, Miss_rate = 0.236, Pending_hits = 47, Reservation_fails = 29504
	L1D_cache_core[3]: Access = 185196, Miss = 49277, Miss_rate = 0.266, Pending_hits = 39, Reservation_fails = 28195
	L1D_cache_core[4]: Access = 242377, Miss = 51285, Miss_rate = 0.212, Pending_hits = 39, Reservation_fails = 25092
	L1D_cache_core[5]: Access = 201549, Miss = 57037, Miss_rate = 0.283, Pending_hits = 39, Reservation_fails = 36666
	L1D_cache_core[6]: Access = 190252, Miss = 37104, Miss_rate = 0.195, Pending_hits = 39, Reservation_fails = 17322
	L1D_cache_core[7]: Access = 247141, Miss = 54251, Miss_rate = 0.220, Pending_hits = 39, Reservation_fails = 28170
	L1D_cache_core[8]: Access = 283815, Miss = 78568, Miss_rate = 0.277, Pending_hits = 43, Reservation_fails = 50262
	L1D_cache_core[9]: Access = 200839, Miss = 46550, Miss_rate = 0.232, Pending_hits = 43, Reservation_fails = 29703
	L1D_cache_core[10]: Access = 200018, Miss = 41807, Miss_rate = 0.209, Pending_hits = 62, Reservation_fails = 22273
	L1D_cache_core[11]: Access = 232515, Miss = 56220, Miss_rate = 0.242, Pending_hits = 83, Reservation_fails = 37686
	L1D_cache_core[12]: Access = 56709, Miss = 5060, Miss_rate = 0.089, Pending_hits = 72, Reservation_fails = 562
	L1D_cache_core[13]: Access = 1268, Miss = 1093, Miss_rate = 0.862, Pending_hits = 82, Reservation_fails = 773
	L1D_cache_core[14]: Access = 1234, Miss = 1077, Miss_rate = 0.873, Pending_hits = 85, Reservation_fails = 765
	L1D_cache_core[15]: Access = 1325, Miss = 1112, Miss_rate = 0.839, Pending_hits = 97, Reservation_fails = 595
	L1D_cache_core[16]: Access = 1201, Miss = 998, Miss_rate = 0.831, Pending_hits = 91, Reservation_fails = 476
	L1D_cache_core[17]: Access = 89234, Miss = 12604, Miss_rate = 0.141, Pending_hits = 119, Reservation_fails = 1112
	L1D_cache_core[18]: Access = 81124, Miss = 11621, Miss_rate = 0.143, Pending_hits = 126, Reservation_fails = 1095
	L1D_cache_core[19]: Access = 69440, Miss = 10183, Miss_rate = 0.147, Pending_hits = 141, Reservation_fails = 1086
	L1D_cache_core[20]: Access = 54936, Miss = 8435, Miss_rate = 0.154, Pending_hits = 141, Reservation_fails = 1013
	L1D_cache_core[21]: Access = 71096, Miss = 10224, Miss_rate = 0.144, Pending_hits = 87, Reservation_fails = 1193
	L1D_cache_core[22]: Access = 59494, Miss = 8701, Miss_rate = 0.146, Pending_hits = 78, Reservation_fails = 1075
	L1D_cache_core[23]: Access = 55768, Miss = 8168, Miss_rate = 0.146, Pending_hits = 78, Reservation_fails = 1109
	L1D_cache_core[24]: Access = 74415, Miss = 10570, Miss_rate = 0.142, Pending_hits = 78, Reservation_fails = 1091
	L1D_cache_core[25]: Access = 84736, Miss = 11436, Miss_rate = 0.135, Pending_hits = 50, Reservation_fails = 763
	L1D_cache_core[26]: Access = 57507, Miss = 7983, Miss_rate = 0.139, Pending_hits = 39, Reservation_fails = 594
	L1D_cache_core[27]: Access = 55955, Miss = 7837, Miss_rate = 0.140, Pending_hits = 50, Reservation_fails = 628
	L1D_cache_core[28]: Access = 66931, Miss = 9242, Miss_rate = 0.138, Pending_hits = 39, Reservation_fails = 570
	L1D_cache_core[29]: Access = 16762, Miss = 2400, Miss_rate = 0.143, Pending_hits = 11, Reservation_fails = 167
	L1D_total_cache_accesses = 3694211
	L1D_total_cache_misses = 767335
	L1D_total_cache_miss_rate = 0.2077
	L1D_total_cache_pending_hits = 2016
	L1D_total_cache_reservation_fails = 368365
	L1D_cache_data_port_util = 0.137
	L1D_cache_fill_port_util = 0.035
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2230975
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2012
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 517784
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 327445
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 236635
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2031
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 693885
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3996
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 40920
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 8920
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2987406
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 706805

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 327445
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 40920
ctas_completed 82, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
23232, 24413, 34708, 50652, 15102, 41369, 67488, 38291, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 
gpgpu_n_tot_thrd_icount = 129433088
gpgpu_n_tot_w_icount = 4044784
gpgpu_n_stall_shd_mem = 1775501
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1500040
gpgpu_n_mem_write_global = 706805
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4935264
gpgpu_n_store_insn = 843580
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 185344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1055141
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 720360
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16295	W0_Idle:28274986	W0_Scoreboard:53333115	W1:1149061	W2:707271	W3:320557	W4:259978	W5:189551	W6:168358	W7:107904	W8:91979	W9:79057	W10:69352	W11:48123	W12:53449	W13:52652	W14:45474	W15:46099	W16:39813	W17:33723	W18:31703	W19:28725	W20:29983	W21:24154	W22:22668	W23:19085	W24:22981	W25:20951	W26:24826	W27:23284	W28:23164	W29:35117	W30:43610	W31:56701	W32:175431
single_issue_nums: WS0:1081891	WS1:1016238	WS2:966656	WS3:979999	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6035200 {8:754400,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 28272200 {40:706805,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 29825600 {40:745640,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30176000 {40:754400,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5654440 {8:706805,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 29825600 {40:745640,}
maxmflatency = 1221 
max_icnt2mem_latency = 1023 
maxmrqlatency = 493 
max_icnt2sh_latency = 231 
averagemflatency = 254 
avg_icnt2mem_latency = 34 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 9 
mrq_lat_table:232666 	1062 	1900 	4977 	6428 	1518 	1796 	2318 	661 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1560152 	630150 	16241 	302 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	522192 	111089 	63009 	25837 	1364057 	98001 	8648 	8520 	5492 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1275796 	325571 	234372 	192726 	127119 	47087 	4174 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1860 	972 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        28        28        12        12        11         8         4         5        20        20        11        11        17        16        20        20 
dram[1]:        29        28        12        12         7         8         8         8        20        21        10        17        16        16        20        20 
dram[2]:        27        24        12        12         8         8        14        10        19        16        17        18        26        18        20        20 
dram[3]:        24        25        12        12         8         8         9         8        16        16        20        20        17        20        20        20 
dram[4]:        26        35        12        14        15         6         8         8        16        16        20        18        16        16        20        20 
dram[5]:        36        34        16        14         7         7         8         8        17        19        15        12        16        21        17        17 
dram[6]:        32        32        10         9         9         9         8        13        19        16        12        12        17        20        16        16 
dram[7]:        32        32        12        10         8         8        11         8        17        15        12        13        20        20        19        16 
dram[8]:        32        32         8        10         8         8         8        10        16        20        16        14        20        20        17        16 
dram[9]:        30        28        12        12         8         8        10        10        16        16        12        12        20        20        20        20 
dram[10]:        28        25        12        13         8         9         8         8        19        16        12        12        17        17        18        16 
dram[11]:        24        24        16        16         8         8         7         6        16        18        12        12        20        20        16        16 
maximum service time to same row:
dram[0]:    103888    115610    217343    216700     68618     70598     70534     78358    404117    404466     99428    104414     88712    118909    242925    251873 
dram[1]:    128112    138587     53150     52084     73430     75881    122689    112961    406469    405268    115265    123362    132435    168833    261684    271593 
dram[2]:    180212    111032    202694    206933     79128     82419    100953    120945    409374    155729    129860    135597    203105    205213    284386    295571 
dram[3]:    118919    129368    210695    214149     85357     85250    122562    205204    268830    272637    132788    133980    272996    270607    306199    314621 
dram[4]:    140115    165663    218652    219453     84756    112508    200089    195926    282594    279983    123808    111363     57861     65538    323690    334225 
dram[5]:    176125    185820    217182     48356     85948     80321    187541    181071    279245    279137    149417    158207     55528     45500    341142    349185 
dram[6]:    434892    437965     98486    104702     79424     79535     93362    103541    277995    176689    188259    195873     46927     43059    356179    362840 
dram[7]:    200177    184683    107757    159510     79285     78508    104251    106554    481768    476412    205090    213392    357936     79566    367481    373344 
dram[8]:    185811    183357    152308    153210    104807    107398    104010    101738    471090    465825    220071     61391     65118     67789    486022    152479 
dram[9]:     67397     72555    214832    215898    110000    111018     94252     87366    404140    402025     85385     90936    126605    119014    167775    183778 
dram[10]:     74241     73363    218589    219489    112032    113641     88281    106831    402227    404129     96828     96793    112411    105485    198402    208996 
dram[11]:     78013    120750    218126    217718    118126     59593     45943     62679    405093    405084     94893     92167     97263     93162    219093    232369 
average row accesses per activate:
dram[0]:  1.265885  1.294406  1.201887  1.205365  1.180668  1.173369  1.148718  1.150218  1.218111  1.227022  1.205273  1.203420  1.252799  1.243682  1.250497  1.240303 
dram[1]:  1.286422  1.271401  1.206763  1.204503  1.170994  1.175022  1.162996  1.179667  1.184116  1.219444  1.209934  1.185676  1.237595  1.258065  1.235350  1.235734 
dram[2]:  1.294520  1.241379  1.167897  1.184644  1.170818  1.182971  1.188073  1.176101  1.223744  1.205530  1.154242  1.195212  1.299715  1.281280  1.243714  1.237321 
dram[3]:  1.250242  1.291346  1.179048  1.204320  1.199623  1.180417  1.198910  1.183147  1.249531  1.205773  1.168412  1.222222  1.288023  1.276155  1.200557  1.226257 
dram[4]:  1.301411  1.281467  1.184557  1.204717  1.193182  1.194723  1.185349  1.200897  1.181736  1.185753  1.219091  1.234160  1.272986  1.257326  1.235582  1.222649 
dram[5]:  1.308081  1.263821  1.217309  1.188501  1.198735  1.221495  1.176000  1.226786  1.190388  1.193078  1.208182  1.214087  1.240000  1.254830  1.255632  1.237397 
dram[6]:  1.283109  1.284404  1.164903  1.185424  1.203483  1.201869  1.207407  1.209132  1.202029  1.187097  1.182301  1.209738  1.278782  1.255556  1.267420  1.273973 
dram[7]:  1.259981  1.267062  1.200909  1.179785  1.193694  1.196078  1.185764  1.145242  1.208751  1.186933  1.202381  1.196721  1.253650  1.261450  1.264981  1.246704 
dram[8]:  1.284457  1.267375  1.166667  1.141601  1.194566  1.182569  1.171717  1.154386  1.199822  1.178245  1.224527  1.192547  1.248639  1.255112  1.241096  1.250000 
dram[9]:  1.302852  1.281008  1.177419  1.170412  1.181584  1.202966  1.189787  1.171700  1.189954  1.194166  1.203704  1.208446  1.241224  1.231390  1.253983  1.278626 
dram[10]:  1.271010  1.235840  1.151515  1.180313  1.190778  1.208175  1.193778  1.216000  1.178985  1.180979  1.165950  1.182796  1.263208  1.242026  1.280822  1.233239 
dram[11]:  1.229539  1.223827  1.147585  1.184518  1.192967  1.173060  1.204745  1.201627  1.180357  1.201275  1.184987  1.209821  1.256654  1.235078  1.247830  1.237833 
average row locality = 253326/208434 = 1.215378
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1295      1319      1274      1303      1307      1313      1344      1317      1251      1335      1280      1337      1320      1356      1241      1293 
dram[1]:      1298      1307      1249      1284      1308      1336      1320      1346      1312      1317      1291      1341      1274      1343      1291      1303 
dram[2]:      1323      1296      1266      1296      1316      1306      1295      1309      1340      1308      1347      1298      1343      1299      1268      1275 
dram[3]:      1294      1343      1238      1338      1274      1302      1320      1376      1332      1295      1339      1353      1335      1333      1275      1301 
dram[4]:      1291      1293      1258      1277      1260      1313      1343      1339      1307      1315      1341      1344      1324      1351      1246      1256 
dram[5]:      1295      1303      1294      1261      1327      1307      1323      1374      1288      1310      1329      1310      1344      1342      1265      1333 
dram[6]:      1337      1260      1321      1285      1313      1286      1304      1324      1303      1288      1336      1292      1321      1334      1327      1286 
dram[7]:      1294      1281      1321      1319      1325      1342      1366      1372      1326      1308      1313      1314      1352      1298      1335      1310 
dram[8]:      1314      1313      1344      1298      1363      1289      1392      1316      1351      1289      1358      1344      1353      1265      1342      1229 
dram[9]:      1325      1322      1314      1250      1373      1298      1398      1358      1303      1310      1364      1344      1358      1350      1319      1322 
dram[10]:      1346      1331      1330      1283      1317      1271      1343      1368      1324      1279      1355      1319      1316      1302      1290      1290 
dram[11]:      1307      1356      1283      1316      1323      1315      1371      1329      1322      1319      1325      1354      1299      1321      1278      1332 
total dram reads = 252376
bank skew: 1398/1229 = 1.14
chip skew: 21308/20858 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0        89        88        68        72 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0        92        88        64        72 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0        92        88        72        72 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0        77        84        72        64 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0        76        88        72        72 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0        80        88        65        68 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0        92        88        76        64 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        88        96        61        56 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0        92        96        67        64 
dram[9]:         0         0         0         0         0         0         0         0         0         0         4         4        84        92        76        72 
dram[10]:         0         0         0         0         0         0         0         0         0         0         4         4        89        88        70        64 
dram[11]:         0         0         0         0         0         0         0         0         0         0         4         4        92        96        64        64 
total dram writes = 3778
min_bank_accesses = 0!
chip skew: 332/297 = 1.12
average mf latency per bank:
dram[0]:        793       797       853       868       805       772       818       809       824       754       831       754      8222      8594      1792       991
dram[1]:        869       882       907       891       788       774       818       840       792       826       800       770      8320      7982      1068      1002
dram[2]:        927       903       964       910       812       748       934       872       908       881       830       793     13149     14555      1229      1197
dram[3]:        901       866       923       822       800       774       881       807       877       842       765       722     10539     11314      1165      1091
dram[4]:        886       865       807       811       874       890       804       802       849       861       793       798     12378     12170      1135      1174
dram[5]:        849       840       807       860       823       795       832       799       882       824       770       814      9696     12079      1123      1071
dram[6]:        864       878       838       813       812       790       855       843       831       813       845       879      9113      9026       982       979
dram[7]:        822       819       835       852       825       778       829       825       815       819       866       805     10651     10046      1008      1073
dram[8]:        819       822       826       800       744       777       807       837       849       855      1425       809      9949     10772      1076      1078
dram[9]:        835       843       810       868       760       821       850       847       842       813       825       773     11332     10493      1036       999
dram[10]:        840       807       832       825       835       845       835       845       837       845       749       776     11103     11501      1017      1001
dram[11]:        835       791       864       848       817       813       905       914       834       799       800       789     15266     12201      1134       948
maximum mf latency per bank:
dram[0]:        789       782       815       748       764       811       708       783       731       752       723       657      1030      1024      1041       759
dram[1]:        803       783       875       767       838       709       750       786       909       714       842       701      1063      1024       799       841
dram[2]:        722       818       802       697       778       760       780       799       776       712       654       757      1024      1074       909       930
dram[3]:        670       818       706       773       759       687       835       829       805       668       758       834      1127       943       832       848
dram[4]:        709       784       724       725       773       769       777       776       737       847       655       725       983      1099       694       638
dram[5]:        766       684       805       765       787       807       714       817       775       816       657       714       963      1002       783       713
dram[6]:        713       677       759       773       802       820       721       728       713       696       590       667       924      1186       737       783
dram[7]:        728       656       755       721       726       757       886       872       791       797       831       829       821       923       802       712
dram[8]:        746       752       731       702       696       836       862       730       822       772      1221       754      1047      1054       767       668
dram[9]:        825       863       840       812       882       893       802       706       813       817       792       841       705       916       862       825
dram[10]:        737       625       778       796       913       737       784       865       710       831       789       742       810       854       737       740
dram[11]:        913       890       811       894       838       793       868       911       909       882       762       794      1147      1078       986       866

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7361872 n_nop=7306558 n_act=17257 n_pre=17241 n_ref_event=0 n_req=20965 n_rd=20885 n_rd_L2_A=0 n_write=0 n_wr_bk=317 bw_util=0.01152
n_activity=1215188 dram_eff=0.06979
bk0: 1295a 7306196i bk1: 1319a 7306902i bk2: 1274a 7305352i bk3: 1303a 7304031i bk4: 1307a 7303484i bk5: 1313a 7302134i bk6: 1344a 7299858i bk7: 1317a 7300533i bk8: 1251a 7307196i bk9: 1335a 7303791i bk10: 1280a 7304847i bk11: 1337a 7302825i bk12: 1320a 7303274i bk13: 1356a 7301848i bk14: 1241a 7307158i bk15: 1293a 7304828i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.176962
Row_Buffer_Locality_read = 0.177592
Row_Buffer_Locality_write = 0.012500
Bank_Level_Parallism = 1.333135
Bank_Level_Parallism_Col = 1.109243
Bank_Level_Parallism_Ready = 1.003123
write_to_read_ratio_blp_rw_average = 0.008001
GrpLevelPara = 1.091276 

BW Util details:
bwutil = 0.011520 
total_CMD = 7361872 
util_bw = 84808 
Wasted_Col = 359717 
Wasted_Row = 292509 
Idle = 6624838 

BW Util Bottlenecks: 
RCDc_limit = 389072 
RCDWRc_limit = 991 
WTRc_limit = 707 
RTWc_limit = 1187 
CCDLc_limit = 4392 
rwq = 0 
CCDLc_limit_alone = 4332 
WTRc_limit_alone = 691 
RTWc_limit_alone = 1143 

Commands details: 
total_CMD = 7361872 
n_nop = 7306558 
Read = 20885 
Write = 0 
L2_Alloc = 0 
L2_WB = 317 
n_act = 17257 
n_pre = 17241 
n_ref = 0 
n_req = 20965 
total_req = 21202 

Dual Bus Interface Util: 
issued_total_row = 34498 
issued_total_col = 21202 
Row_Bus_Util =  0.004686 
CoL_Bus_Util = 0.002880 
Either_Row_CoL_Bus_Util = 0.007514 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.006978 
queue_avg = 0.029633 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0296335
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7361872 n_nop=7306413 n_act=17316 n_pre=17300 n_ref_event=0 n_req=20999 n_rd=20920 n_rd_L2_A=0 n_write=0 n_wr_bk=316 bw_util=0.01154
n_activity=1223503 dram_eff=0.06943
bk0: 1298a 7307503i bk1: 1307a 7306942i bk2: 1249a 7306106i bk3: 1284a 7305179i bk4: 1308a 7302786i bk5: 1336a 7302089i bk6: 1320a 7301178i bk7: 1346a 7300728i bk8: 1312a 7302481i bk9: 1317a 7304255i bk10: 1291a 7304912i bk11: 1341a 7302118i bk12: 1274a 7305837i bk13: 1343a 7303477i bk14: 1291a 7303976i bk15: 1303a 7303585i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.175485
Row_Buffer_Locality_read = 0.176004
Row_Buffer_Locality_write = 0.037975
Bank_Level_Parallism = 1.321113
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.005778
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.011538 
total_CMD = 7361872 
util_bw = 84944 
Wasted_Col = 363245 
Wasted_Row = 296098 
Idle = 6617585 

BW Util Bottlenecks: 
RCDc_limit = 391182 
RCDWRc_limit = 917 
WTRc_limit = 949 
RTWc_limit = 1261 
CCDLc_limit = 4574 
rwq = 0 
CCDLc_limit_alone = 4506 
WTRc_limit_alone = 931 
RTWc_limit_alone = 1211 

Commands details: 
total_CMD = 7361872 
n_nop = 7306413 
Read = 20920 
Write = 0 
L2_Alloc = 0 
L2_WB = 316 
n_act = 17316 
n_pre = 17300 
n_ref = 0 
n_req = 20999 
total_req = 21236 

Dual Bus Interface Util: 
issued_total_row = 34616 
issued_total_col = 21236 
Row_Bus_Util =  0.004702 
CoL_Bus_Util = 0.002885 
Either_Row_CoL_Bus_Util = 0.007533 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.007086 
queue_avg = 0.030900 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0309003
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7361872 n_nop=7306535 n_act=17271 n_pre=17255 n_ref_event=0 n_req=20966 n_rd=20885 n_rd_L2_A=0 n_write=0 n_wr_bk=324 bw_util=0.01152
n_activity=1229548 dram_eff=0.069
bk0: 1323a 7307180i bk1: 1296a 7305721i bk2: 1266a 7304014i bk3: 1296a 7304081i bk4: 1316a 7302663i bk5: 1306a 7303777i bk6: 1295a 7304193i bk7: 1309a 7302287i bk8: 1340a 7303267i bk9: 1308a 7304453i bk10: 1347a 7300493i bk11: 1298a 7304860i bk12: 1343a 7304943i bk13: 1299a 7307117i bk14: 1268a 7305716i bk15: 1275a 7305692i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.176333
Row_Buffer_Locality_read = 0.176873
Row_Buffer_Locality_write = 0.037037
Bank_Level_Parallism = 1.308777
Bank_Level_Parallism_Col = 1.103148
Bank_Level_Parallism_Ready = 1.006349
write_to_read_ratio_blp_rw_average = 0.008213
GrpLevelPara = 1.084244 

BW Util details:
bwutil = 0.011524 
total_CMD = 7361872 
util_bw = 84836 
Wasted_Col = 363446 
Wasted_Row = 297398 
Idle = 6616192 

BW Util Bottlenecks: 
RCDc_limit = 390578 
RCDWRc_limit = 957 
WTRc_limit = 625 
RTWc_limit = 1176 
CCDLc_limit = 4483 
rwq = 0 
CCDLc_limit_alone = 4385 
WTRc_limit_alone = 575 
RTWc_limit_alone = 1128 

Commands details: 
total_CMD = 7361872 
n_nop = 7306535 
Read = 20885 
Write = 0 
L2_Alloc = 0 
L2_WB = 324 
n_act = 17271 
n_pre = 17255 
n_ref = 0 
n_req = 20966 
total_req = 21209 

Dual Bus Interface Util: 
issued_total_row = 34526 
issued_total_col = 21209 
Row_Bus_Util =  0.004690 
CoL_Bus_Util = 0.002881 
Either_Row_CoL_Bus_Util = 0.007517 
Issued_on_Two_Bus_Simul_Util = 0.000054 
issued_two_Eff = 0.007192 
queue_avg = 0.027916 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0279161
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7361872 n_nop=7306250 n_act=17324 n_pre=17308 n_ref_event=0 n_req=21123 n_rd=21048 n_rd_L2_A=0 n_write=0 n_wr_bk=297 bw_util=0.0116
n_activity=1229727 dram_eff=0.06943
bk0: 1294a 7305655i bk1: 1343a 7305588i bk2: 1238a 7305949i bk3: 1338a 7302935i bk4: 1274a 7305071i bk5: 1302a 7303965i bk6: 1320a 7302903i bk7: 1376a 7300677i bk8: 1332a 7304109i bk9: 1295a 7305090i bk10: 1339a 7300988i bk11: 1353a 7303247i bk12: 1335a 7305191i bk13: 1333a 7304274i bk14: 1275a 7302816i bk15: 1301a 7303844i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.179946
Row_Buffer_Locality_read = 0.180302
Row_Buffer_Locality_write = 0.080000
Bank_Level_Parallism = 1.321779
Bank_Level_Parallism_Col = 1.106711
Bank_Level_Parallism_Ready = 1.005281
write_to_read_ratio_blp_rw_average = 0.007304
GrpLevelPara = 1.086724 

BW Util details:
bwutil = 0.011598 
total_CMD = 7361872 
util_bw = 85380 
Wasted_Col = 362920 
Wasted_Row = 296520 
Idle = 6617052 

BW Util Bottlenecks: 
RCDc_limit = 391413 
RCDWRc_limit = 833 
WTRc_limit = 776 
RTWc_limit = 1107 
CCDLc_limit = 4621 
rwq = 0 
CCDLc_limit_alone = 4506 
WTRc_limit_alone = 721 
RTWc_limit_alone = 1047 

Commands details: 
total_CMD = 7361872 
n_nop = 7306250 
Read = 21048 
Write = 0 
L2_Alloc = 0 
L2_WB = 297 
n_act = 17324 
n_pre = 17308 
n_ref = 0 
n_req = 21123 
total_req = 21345 

Dual Bus Interface Util: 
issued_total_row = 34632 
issued_total_col = 21345 
Row_Bus_Util =  0.004704 
CoL_Bus_Util = 0.002899 
Either_Row_CoL_Bus_Util = 0.007555 
Issued_on_Two_Bus_Simul_Util = 0.000048 
issued_two_Eff = 0.006382 
queue_avg = 0.031612 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0316119
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7361872 n_nop=7306760 n_act=17144 n_pre=17128 n_ref_event=0 n_req=20935 n_rd=20858 n_rd_L2_A=0 n_write=0 n_wr_bk=308 bw_util=0.0115
n_activity=1221311 dram_eff=0.06932
bk0: 1291a 7308188i bk1: 1293a 7307760i bk2: 1258a 7305887i bk3: 1277a 7305304i bk4: 1260a 7305916i bk5: 1313a 7303597i bk6: 1343a 7301579i bk7: 1339a 7302653i bk8: 1307a 7303721i bk9: 1315a 7302781i bk10: 1341a 7303868i bk11: 1344a 7304044i bk12: 1324a 7304338i bk13: 1351a 7302600i bk14: 1246a 7306474i bk15: 1256a 7306573i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.181180
Row_Buffer_Locality_read = 0.181705
Row_Buffer_Locality_write = 0.038961
Bank_Level_Parallism = 1.314077
Bank_Level_Parallism_Col = 1.104848
Bank_Level_Parallism_Ready = 1.004021
write_to_read_ratio_blp_rw_average = 0.007392
GrpLevelPara = 1.085663 

BW Util details:
bwutil = 0.011500 
total_CMD = 7361872 
util_bw = 84664 
Wasted_Col = 360002 
Wasted_Row = 294455 
Idle = 6622751 

BW Util Bottlenecks: 
RCDc_limit = 387557 
RCDWRc_limit = 909 
WTRc_limit = 801 
RTWc_limit = 1084 
CCDLc_limit = 4546 
rwq = 0 
CCDLc_limit_alone = 4466 
WTRc_limit_alone = 761 
RTWc_limit_alone = 1044 

Commands details: 
total_CMD = 7361872 
n_nop = 7306760 
Read = 20858 
Write = 0 
L2_Alloc = 0 
L2_WB = 308 
n_act = 17144 
n_pre = 17128 
n_ref = 0 
n_req = 20935 
total_req = 21166 

Dual Bus Interface Util: 
issued_total_row = 34272 
issued_total_col = 21166 
Row_Bus_Util =  0.004655 
CoL_Bus_Util = 0.002875 
Either_Row_CoL_Bus_Util = 0.007486 
Issued_on_Two_Bus_Simul_Util = 0.000044 
issued_two_Eff = 0.005915 
queue_avg = 0.029674 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0296744
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7361872 n_nop=7306449 n_act=17227 n_pre=17211 n_ref_event=0 n_req=21081 n_rd=21005 n_rd_L2_A=0 n_write=0 n_wr_bk=301 bw_util=0.01158
n_activity=1216756 dram_eff=0.07004
bk0: 1295a 7307533i bk1: 1303a 7306519i bk2: 1294a 7305076i bk3: 1261a 7304998i bk4: 1327a 7302499i bk5: 1307a 7305421i bk6: 1323a 7302102i bk7: 1374a 7302286i bk8: 1288a 7303775i bk9: 1310a 7303367i bk10: 1329a 7303752i bk11: 1310a 7304245i bk12: 1344a 7301483i bk13: 1342a 7303030i bk14: 1265a 7306082i bk15: 1333a 7303099i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.182914
Row_Buffer_Locality_read = 0.183337
Row_Buffer_Locality_write = 0.065789
Bank_Level_Parallism = 1.328399
Bank_Level_Parallism_Col = 1.107626
Bank_Level_Parallism_Ready = 1.003760
write_to_read_ratio_blp_rw_average = 0.007591
GrpLevelPara = 1.087742 

BW Util details:
bwutil = 0.011576 
total_CMD = 7361872 
util_bw = 85224 
Wasted_Col = 360255 
Wasted_Row = 293564 
Idle = 6622829 

BW Util Bottlenecks: 
RCDc_limit = 388845 
RCDWRc_limit = 881 
WTRc_limit = 682 
RTWc_limit = 1178 
CCDLc_limit = 4380 
rwq = 0 
CCDLc_limit_alone = 4291 
WTRc_limit_alone = 631 
RTWc_limit_alone = 1140 

Commands details: 
total_CMD = 7361872 
n_nop = 7306449 
Read = 21005 
Write = 0 
L2_Alloc = 0 
L2_WB = 301 
n_act = 17227 
n_pre = 17211 
n_ref = 0 
n_req = 21081 
total_req = 21306 

Dual Bus Interface Util: 
issued_total_row = 34438 
issued_total_col = 21306 
Row_Bus_Util =  0.004678 
CoL_Bus_Util = 0.002894 
Either_Row_CoL_Bus_Util = 0.007528 
Issued_on_Two_Bus_Simul_Util = 0.000044 
issued_two_Eff = 0.005792 
queue_avg = 0.032259 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0322595
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7361872 n_nop=7306688 n_act=17161 n_pre=17145 n_ref_event=0 n_req=20997 n_rd=20917 n_rd_L2_A=0 n_write=0 n_wr_bk=320 bw_util=0.01154
n_activity=1210041 dram_eff=0.0702
bk0: 1337a 7305656i bk1: 1260a 7309284i bk2: 1321a 7301693i bk3: 1285a 7303850i bk4: 1313a 7303443i bk5: 1286a 7305386i bk6: 1304a 7304818i bk7: 1324a 7303238i bk8: 1303a 7304997i bk9: 1288a 7304880i bk10: 1336a 7302252i bk11: 1292a 7304834i bk12: 1321a 7304299i bk13: 1334a 7303920i bk14: 1327a 7304245i bk15: 1286a 7306914i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.182788
Row_Buffer_Locality_read = 0.183248
Row_Buffer_Locality_write = 0.062500
Bank_Level_Parallism = 1.322798
Bank_Level_Parallism_Col = 1.109935
Bank_Level_Parallism_Ready = 1.006062
write_to_read_ratio_blp_rw_average = 0.008078
GrpLevelPara = 1.090111 

BW Util details:
bwutil = 0.011539 
total_CMD = 7361872 
util_bw = 84948 
Wasted_Col = 358340 
Wasted_Row = 292010 
Idle = 6626574 

BW Util Bottlenecks: 
RCDc_limit = 387013 
RCDWRc_limit = 916 
WTRc_limit = 857 
RTWc_limit = 1310 
CCDLc_limit = 4492 
rwq = 0 
CCDLc_limit_alone = 4416 
WTRc_limit_alone = 817 
RTWc_limit_alone = 1274 

Commands details: 
total_CMD = 7361872 
n_nop = 7306688 
Read = 20917 
Write = 0 
L2_Alloc = 0 
L2_WB = 320 
n_act = 17161 
n_pre = 17145 
n_ref = 0 
n_req = 20997 
total_req = 21237 

Dual Bus Interface Util: 
issued_total_row = 34306 
issued_total_col = 21237 
Row_Bus_Util =  0.004660 
CoL_Bus_Util = 0.002885 
Either_Row_CoL_Bus_Util = 0.007496 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.006506 
queue_avg = 0.027983 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0279834
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7361872 n_nop=7305839 n_act=17503 n_pre=17487 n_ref_event=0 n_req=21252 n_rd=21176 n_rd_L2_A=0 n_write=0 n_wr_bk=301 bw_util=0.01167
n_activity=1227754 dram_eff=0.06997
bk0: 1294a 7306796i bk1: 1281a 7308082i bk2: 1321a 7302942i bk3: 1319a 7302695i bk4: 1325a 7303199i bk5: 1342a 7302137i bk6: 1366a 7300400i bk7: 1372a 7297597i bk8: 1326a 7302801i bk9: 1308a 7302608i bk10: 1313a 7303064i bk11: 1314a 7303367i bk12: 1352a 7302094i bk13: 1298a 7304271i bk14: 1335a 7304135i bk15: 1310a 7305291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.176501
Row_Buffer_Locality_read = 0.176993
Row_Buffer_Locality_write = 0.039474
Bank_Level_Parallism = 1.332248
Bank_Level_Parallism_Col = 1.111005
Bank_Level_Parallism_Ready = 1.005766
write_to_read_ratio_blp_rw_average = 0.007587
GrpLevelPara = 1.090125 

BW Util details:
bwutil = 0.011669 
total_CMD = 7361872 
util_bw = 85908 
Wasted_Col = 364548 
Wasted_Row = 296622 
Idle = 6614794 

BW Util Bottlenecks: 
RCDc_limit = 394421 
RCDWRc_limit = 902 
WTRc_limit = 798 
RTWc_limit = 1208 
CCDLc_limit = 4680 
rwq = 0 
CCDLc_limit_alone = 4570 
WTRc_limit_alone = 740 
RTWc_limit_alone = 1156 

Commands details: 
total_CMD = 7361872 
n_nop = 7305839 
Read = 21176 
Write = 0 
L2_Alloc = 0 
L2_WB = 301 
n_act = 17503 
n_pre = 17487 
n_ref = 0 
n_req = 21252 
total_req = 21477 

Dual Bus Interface Util: 
issued_total_row = 34990 
issued_total_col = 21477 
Row_Bus_Util =  0.004753 
CoL_Bus_Util = 0.002917 
Either_Row_CoL_Bus_Util = 0.007611 
Issued_on_Two_Bus_Simul_Util = 0.000059 
issued_two_Eff = 0.007745 
queue_avg = 0.031386 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0313856
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7361872 n_nop=7305626 n_act=17585 n_pre=17569 n_ref_event=0 n_req=21240 n_rd=21160 n_rd_L2_A=0 n_write=0 n_wr_bk=319 bw_util=0.01167
n_activity=1227062 dram_eff=0.07002
bk0: 1314a 7307143i bk1: 1313a 7306056i bk2: 1344a 7300509i bk3: 1298a 7302272i bk4: 1363a 7301580i bk5: 1289a 7303884i bk6: 1392a 7298544i bk7: 1316a 7301870i bk8: 1351a 7301199i bk9: 1289a 7303811i bk10: 1358a 7302085i bk11: 1344a 7301126i bk12: 1353a 7302099i bk13: 1265a 7306076i bk14: 1342a 7302281i bk15: 1229a 7307663i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.172175
Row_Buffer_Locality_read = 0.172543
Row_Buffer_Locality_write = 0.075000
Bank_Level_Parallism = 1.336824
Bank_Level_Parallism_Col = 1.111487
Bank_Level_Parallism_Ready = 1.005621
write_to_read_ratio_blp_rw_average = 0.007885
GrpLevelPara = 1.091378 

BW Util details:
bwutil = 0.011670 
total_CMD = 7361872 
util_bw = 85916 
Wasted_Col = 365693 
Wasted_Row = 295546 
Idle = 6614717 

BW Util Bottlenecks: 
RCDc_limit = 396269 
RCDWRc_limit = 925 
WTRc_limit = 809 
RTWc_limit = 1128 
CCDLc_limit = 4523 
rwq = 0 
CCDLc_limit_alone = 4433 
WTRc_limit_alone = 781 
RTWc_limit_alone = 1066 

Commands details: 
total_CMD = 7361872 
n_nop = 7305626 
Read = 21160 
Write = 0 
L2_Alloc = 0 
L2_WB = 319 
n_act = 17585 
n_pre = 17569 
n_ref = 0 
n_req = 21240 
total_req = 21479 

Dual Bus Interface Util: 
issued_total_row = 35154 
issued_total_col = 21479 
Row_Bus_Util =  0.004775 
CoL_Bus_Util = 0.002918 
Either_Row_CoL_Bus_Util = 0.007640 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.006880 
queue_avg = 0.031550 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0315501
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7361872 n_nop=7305517 n_act=17590 n_pre=17574 n_ref_event=0 n_req=21391 n_rd=21308 n_rd_L2_A=0 n_write=0 n_wr_bk=332 bw_util=0.01176
n_activity=1227110 dram_eff=0.07054
bk0: 1325a 7306893i bk1: 1322a 7306846i bk2: 1314a 7302134i bk3: 1250a 7304921i bk4: 1373a 7299906i bk5: 1298a 7304191i bk6: 1398a 7299133i bk7: 1358a 7300761i bk8: 1303a 7303357i bk9: 1310a 7303392i bk10: 1364a 7300854i bk11: 1344a 7302231i bk12: 1358a 7301411i bk13: 1350a 7301492i bk14: 1319a 7303537i bk15: 1322a 7303825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.177785
Row_Buffer_Locality_read = 0.178196
Row_Buffer_Locality_write = 0.072289
Bank_Level_Parallism = 1.337457
Bank_Level_Parallism_Col = 1.111530
Bank_Level_Parallism_Ready = 1.004528
write_to_read_ratio_blp_rw_average = 0.008148
GrpLevelPara = 1.091428 

BW Util details:
bwutil = 0.011758 
total_CMD = 7361872 
util_bw = 86560 
Wasted_Col = 365953 
Wasted_Row = 297290 
Idle = 6612069 

BW Util Bottlenecks: 
RCDc_limit = 396278 
RCDWRc_limit = 946 
WTRc_limit = 736 
RTWc_limit = 1218 
CCDLc_limit = 4681 
rwq = 0 
CCDLc_limit_alone = 4601 
WTRc_limit_alone = 696 
RTWc_limit_alone = 1178 

Commands details: 
total_CMD = 7361872 
n_nop = 7305517 
Read = 21308 
Write = 0 
L2_Alloc = 0 
L2_WB = 332 
n_act = 17590 
n_pre = 17574 
n_ref = 0 
n_req = 21391 
total_req = 21640 

Dual Bus Interface Util: 
issued_total_row = 35164 
issued_total_col = 21640 
Row_Bus_Util =  0.004777 
CoL_Bus_Util = 0.002939 
Either_Row_CoL_Bus_Util = 0.007655 
Issued_on_Two_Bus_Simul_Util = 0.000061 
issued_two_Eff = 0.007967 
queue_avg = 0.033448 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.033448
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7361872 n_nop=7305939 n_act=17480 n_pre=17464 n_ref_event=0 n_req=21146 n_rd=21064 n_rd_L2_A=0 n_write=0 n_wr_bk=319 bw_util=0.01162
n_activity=1224668 dram_eff=0.06984
bk0: 1346a 7305219i bk1: 1331a 7305322i bk2: 1330a 7300462i bk3: 1283a 7304111i bk4: 1317a 7302584i bk5: 1271a 7306183i bk6: 1343a 7302201i bk7: 1368a 7302106i bk8: 1324a 7302244i bk9: 1279a 7304359i bk10: 1355a 7300519i bk11: 1319a 7302815i bk12: 1316a 7303887i bk13: 1302a 7304061i bk14: 1290a 7307163i bk15: 1290a 7304985i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.173461
Row_Buffer_Locality_read = 0.173851
Row_Buffer_Locality_write = 0.073171
Bank_Level_Parallism = 1.326006
Bank_Level_Parallism_Col = 1.112058
Bank_Level_Parallism_Ready = 1.003934
write_to_read_ratio_blp_rw_average = 0.008961
GrpLevelPara = 1.090837 

BW Util details:
bwutil = 0.011618 
total_CMD = 7361872 
util_bw = 85532 
Wasted_Col = 364526 
Wasted_Row = 295280 
Idle = 6616534 

BW Util Bottlenecks: 
RCDc_limit = 394149 
RCDWRc_limit = 944 
WTRc_limit = 673 
RTWc_limit = 1764 
CCDLc_limit = 4645 
rwq = 0 
CCDLc_limit_alone = 4498 
WTRc_limit_alone = 629 
RTWc_limit_alone = 1661 

Commands details: 
total_CMD = 7361872 
n_nop = 7305939 
Read = 21064 
Write = 0 
L2_Alloc = 0 
L2_WB = 319 
n_act = 17480 
n_pre = 17464 
n_ref = 0 
n_req = 21146 
total_req = 21383 

Dual Bus Interface Util: 
issued_total_row = 34944 
issued_total_col = 21383 
Row_Bus_Util =  0.004747 
CoL_Bus_Util = 0.002905 
Either_Row_CoL_Bus_Util = 0.007598 
Issued_on_Two_Bus_Simul_Util = 0.000054 
issued_two_Eff = 0.007044 
queue_avg = 0.028977 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.028977
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7361872 n_nop=7305553 n_act=17600 n_pre=17584 n_ref_event=0 n_req=21231 n_rd=21150 n_rd_L2_A=0 n_write=0 n_wr_bk=324 bw_util=0.01167
n_activity=1231948 dram_eff=0.06972
bk0: 1307a 7304038i bk1: 1356a 7302438i bk2: 1283a 7301918i bk3: 1316a 7302171i bk4: 1323a 7302622i bk5: 1315a 7302012i bk6: 1371a 7300209i bk7: 1329a 7302190i bk8: 1322a 7301739i bk9: 1319a 7303105i bk10: 1325a 7302328i bk11: 1354a 7302465i bk12: 1299a 7305325i bk13: 1321a 7303420i bk14: 1278a 7305354i bk15: 1332a 7302909i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.171118
Row_Buffer_Locality_read = 0.171631
Row_Buffer_Locality_write = 0.037037
Bank_Level_Parallism = 1.336844
Bank_Level_Parallism_Col = 1.110968
Bank_Level_Parallism_Ready = 1.005247
write_to_read_ratio_blp_rw_average = 0.007920
GrpLevelPara = 1.091025 

BW Util details:
bwutil = 0.011668 
total_CMD = 7361872 
util_bw = 85896 
Wasted_Col = 366398 
Wasted_Row = 297843 
Idle = 6611735 

BW Util Bottlenecks: 
RCDc_limit = 396629 
RCDWRc_limit = 964 
WTRc_limit = 834 
RTWc_limit = 1191 
CCDLc_limit = 4576 
rwq = 0 
CCDLc_limit_alone = 4487 
WTRc_limit_alone = 792 
RTWc_limit_alone = 1144 

Commands details: 
total_CMD = 7361872 
n_nop = 7305553 
Read = 21150 
Write = 0 
L2_Alloc = 0 
L2_WB = 324 
n_act = 17600 
n_pre = 17584 
n_ref = 0 
n_req = 21231 
total_req = 21474 

Dual Bus Interface Util: 
issued_total_row = 35184 
issued_total_col = 21474 
Row_Bus_Util =  0.004779 
CoL_Bus_Util = 0.002917 
Either_Row_CoL_Bus_Util = 0.007650 
Issued_on_Two_Bus_Simul_Util = 0.000046 
issued_two_Eff = 0.006019 
queue_avg = 0.033453 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0334526

========= L2 cache stats =========
L2_cache_bank[0]: Access = 74195, Miss = 10445, Miss_rate = 0.141, Pending_hits = 17, Reservation_fails = 98
L2_cache_bank[1]: Access = 75782, Miss = 10705, Miss_rate = 0.141, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 73229, Miss = 10471, Miss_rate = 0.143, Pending_hits = 3, Reservation_fails = 48
L2_cache_bank[3]: Access = 74518, Miss = 10709, Miss_rate = 0.144, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[4]: Access = 100515, Miss = 10634, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 110897, Miss = 10523, Miss_rate = 0.095, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 90619, Miss = 10536, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 95593, Miss = 10765, Miss_rate = 0.113, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 101042, Miss = 10494, Miss_rate = 0.104, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[9]: Access = 98920, Miss = 10624, Miss_rate = 0.107, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 86568, Miss = 10598, Miss_rate = 0.122, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 99960, Miss = 10676, Miss_rate = 0.107, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 83278, Miss = 10706, Miss_rate = 0.129, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 82364, Miss = 10483, Miss_rate = 0.127, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 94724, Miss = 10753, Miss_rate = 0.114, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 88161, Miss = 10668, Miss_rate = 0.121, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 91580, Miss = 10951, Miss_rate = 0.120, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[17]: Access = 90805, Miss = 10475, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 98671, Miss = 10890, Miss_rate = 0.110, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 93217, Miss = 10690, Miss_rate = 0.115, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[20]: Access = 96006, Miss = 10755, Miss_rate = 0.112, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 97059, Miss = 10571, Miss_rate = 0.109, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 110949, Miss = 10644, Miss_rate = 0.096, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 98193, Miss = 10778, Miss_rate = 0.110, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 2206845
L2_total_cache_misses = 255544
L2_total_cache_miss_rate = 0.1158
L2_total_cache_pending_hits = 56
L2_total_cache_reservation_fails = 146
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1247608
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 70397
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 146
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 181979
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 56
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 703637
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 797
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2371
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1500040
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 706805
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 146
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=2206845
icnt_total_pkts_simt_to_mem=2206845
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2206845
Req_Network_cycles = 2870726
Req_Network_injected_packets_per_cycle =       0.7687 
Req_Network_conflicts_per_cycle =       0.1085
Req_Network_conflicts_per_cycle_util =       0.3881
Req_Bank_Level_Parallism =       2.7496
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.1369
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0320

Reply_Network_injected_packets_num = 2206845
Reply_Network_cycles = 2870726
Reply_Network_injected_packets_per_cycle =        0.7687
Reply_Network_conflicts_per_cycle =        0.7859
Reply_Network_conflicts_per_cycle_util =       2.7861
Reply_Bank_Level_Parallism =       2.7254
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2470
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0256
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 21 min, 9 sec (4869 sec)
gpgpu_simulation_rate = 5742 (inst/sec)
gpgpu_simulation_rate = 589 (cycle/sec)
gpgpu_silicon_slowdown = 2317487x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe24462b9c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b90..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffe24462ca0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b70..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b68..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462cc0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b50..

GPGPU-Sim PTX: cudaLaunch for 0x0x560a4757f35a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_ 
GPGPU-Sim PTX: pushing kernel '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_' to stream 0, gridDim= (13,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 8 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 8 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
Destroy streams for kernel 8: size 0
kernel_name = _Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_ 
kernel_launch_uid = 8 
gpu_sim_cycle = 13729
gpu_sim_insn = 301012
gpu_ipc =      21.9253
gpu_tot_sim_cycle = 2884455
gpu_tot_sim_insn = 28260760
gpu_tot_ipc =       9.7976
gpu_tot_issued_cta = 95
gpu_occupancy = 24.9971% 
gpu_tot_occupancy = 16.1676% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.0901
partiton_level_parallism_total  =       0.7703
partiton_level_parallism_util =       2.2662
partiton_level_parallism_util_total  =       2.7457
L2_BW  =      47.6156 GB/Sec
L2_BW_total  =      33.6454 GB/Sec
gpu_total_sim_rate=5775

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 304461, Miss = 62234, Miss_rate = 0.204, Pending_hits = 93, Reservation_fails = 28836
	L1D_cache_core[1]: Access = 274956, Miss = 49922, Miss_rate = 0.182, Pending_hits = 99, Reservation_fails = 20036
	L1D_cache_core[2]: Access = 233056, Miss = 55134, Miss_rate = 0.237, Pending_hits = 114, Reservation_fails = 29510
	L1D_cache_core[3]: Access = 185578, Miss = 49543, Miss_rate = 0.267, Pending_hits = 101, Reservation_fails = 28197
	L1D_cache_core[4]: Access = 242451, Miss = 51317, Miss_rate = 0.212, Pending_hits = 39, Reservation_fails = 25092
	L1D_cache_core[5]: Access = 201549, Miss = 57037, Miss_rate = 0.283, Pending_hits = 39, Reservation_fails = 36666
	L1D_cache_core[6]: Access = 190252, Miss = 37104, Miss_rate = 0.195, Pending_hits = 39, Reservation_fails = 17322
	L1D_cache_core[7]: Access = 247141, Miss = 54251, Miss_rate = 0.220, Pending_hits = 39, Reservation_fails = 28170
	L1D_cache_core[8]: Access = 283815, Miss = 78568, Miss_rate = 0.277, Pending_hits = 43, Reservation_fails = 50262
	L1D_cache_core[9]: Access = 200839, Miss = 46550, Miss_rate = 0.232, Pending_hits = 43, Reservation_fails = 29703
	L1D_cache_core[10]: Access = 200018, Miss = 41807, Miss_rate = 0.209, Pending_hits = 62, Reservation_fails = 22273
	L1D_cache_core[11]: Access = 232515, Miss = 56220, Miss_rate = 0.242, Pending_hits = 83, Reservation_fails = 37686
	L1D_cache_core[12]: Access = 56709, Miss = 5060, Miss_rate = 0.089, Pending_hits = 72, Reservation_fails = 562
	L1D_cache_core[13]: Access = 1268, Miss = 1093, Miss_rate = 0.862, Pending_hits = 82, Reservation_fails = 773
	L1D_cache_core[14]: Access = 1234, Miss = 1077, Miss_rate = 0.873, Pending_hits = 85, Reservation_fails = 765
	L1D_cache_core[15]: Access = 1325, Miss = 1112, Miss_rate = 0.839, Pending_hits = 97, Reservation_fails = 595
	L1D_cache_core[16]: Access = 1201, Miss = 998, Miss_rate = 0.831, Pending_hits = 91, Reservation_fails = 476
	L1D_cache_core[17]: Access = 89234, Miss = 12604, Miss_rate = 0.141, Pending_hits = 119, Reservation_fails = 1112
	L1D_cache_core[18]: Access = 81124, Miss = 11621, Miss_rate = 0.143, Pending_hits = 126, Reservation_fails = 1095
	L1D_cache_core[19]: Access = 69440, Miss = 10183, Miss_rate = 0.147, Pending_hits = 141, Reservation_fails = 1086
	L1D_cache_core[20]: Access = 54936, Miss = 8435, Miss_rate = 0.154, Pending_hits = 141, Reservation_fails = 1013
	L1D_cache_core[21]: Access = 71096, Miss = 10224, Miss_rate = 0.144, Pending_hits = 87, Reservation_fails = 1193
	L1D_cache_core[22]: Access = 59896, Miss = 9011, Miss_rate = 0.150, Pending_hits = 97, Reservation_fails = 1075
	L1D_cache_core[23]: Access = 56005, Miss = 8355, Miss_rate = 0.149, Pending_hits = 84, Reservation_fails = 1109
	L1D_cache_core[24]: Access = 74752, Miss = 10827, Miss_rate = 0.145, Pending_hits = 116, Reservation_fails = 1091
	L1D_cache_core[25]: Access = 85019, Miss = 11641, Miss_rate = 0.137, Pending_hits = 92, Reservation_fails = 766
	L1D_cache_core[26]: Access = 57869, Miss = 8261, Miss_rate = 0.143, Pending_hits = 87, Reservation_fails = 594
	L1D_cache_core[27]: Access = 56256, Miss = 8069, Miss_rate = 0.143, Pending_hits = 86, Reservation_fails = 640
	L1D_cache_core[28]: Access = 67235, Miss = 9450, Miss_rate = 0.141, Pending_hits = 85, Reservation_fails = 570
	L1D_cache_core[29]: Access = 17133, Miss = 2683, Miss_rate = 0.157, Pending_hits = 68, Reservation_fails = 170
	L1D_total_cache_accesses = 3698363
	L1D_total_cache_misses = 770391
	L1D_total_cache_miss_rate = 0.2083
	L1D_total_cache_pending_hits = 2550
	L1D_total_cache_reservation_fails = 368438
	L1D_cache_data_port_util = 0.136
	L1D_cache_fill_port_util = 0.035
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2231361
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2546
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 518444
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 327514
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 237806
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2565
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 694061
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4517
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 40924
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9624
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2990157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 708206

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 327514
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 40924
ctas_completed 95, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
23379, 24548, 34843, 50787, 15237, 41503, 67622, 38426, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 
gpgpu_n_tot_thrd_icount = 129892544
gpgpu_n_tot_w_icount = 4059142
gpgpu_n_stall_shd_mem = 1786688
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1513605
gpgpu_n_mem_write_global = 708206
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4965786
gpgpu_n_store_insn = 849775
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 218624
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1055581
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 731107
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:19126	W0_Idle:28550241	W0_Scoreboard:53486539	W1:1150267	W2:707390	W3:320670	W4:260144	W5:189784	W6:168599	W7:107984	W8:92238	W9:79333	W10:69483	W11:48213	W12:53677	W13:53029	W14:45636	W15:46437	W16:40045	W17:33788	W18:31908	W19:29249	W20:30307	W21:24610	W22:23008	W23:19205	W24:23242	W25:21083	W26:25047	W27:23543	W28:23329	W29:35205	W30:43678	W31:56701	W32:182310
single_issue_nums: WS0:1086092	WS1:1019624	WS2:970037	WS3:983389	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6049848 {8:756231,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 28328240 {40:708206,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 30294960 {40:757374,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30249240 {40:756231,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5665648 {8:708206,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 30294960 {40:757374,}
maxmflatency = 1221 
max_icnt2mem_latency = 1023 
maxmrqlatency = 493 
max_icnt2sh_latency = 231 
averagemflatency = 255 
avg_icnt2mem_latency = 34 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 9 
mrq_lat_table:232692 	1063 	1900 	4977 	6428 	1518 	1796 	2318 	661 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1567301 	636070 	18138 	302 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	523664 	111656 	63816 	26742 	1367878 	100047 	11124 	11136 	5748 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1289653 	326515 	234520 	192743 	127119 	47087 	4174 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1862 	979 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        28        28        12        12        11         8         4         5        20        20        11        11        17        16        20        20 
dram[1]:        29        28        12        12         7         8         8         8        20        21        10        17        16        16        20        20 
dram[2]:        27        24        12        12         8         8        14        10        19        16        17        18        26        18        20        20 
dram[3]:        24        25        12        12         8         8         9         8        16        16        20        20        17        20        20        20 
dram[4]:        26        35        12        14        15         6         8         8        16        16        20        18        16        16        20        20 
dram[5]:        36        34        16        14         7         7         8         8        17        19        15        12        16        21        17        17 
dram[6]:        32        32        10         9         9         9         8        13        19        16        12        12        17        20        16        16 
dram[7]:        32        32        12        10         8         8        11         8        17        15        12        13        20        20        19        16 
dram[8]:        32        32         8        10         8         8         8        10        16        20        16        14        20        20        17        16 
dram[9]:        30        28        12        12         8         8        10        10        16        16        12        12        20        20        20        20 
dram[10]:        28        25        12        13         8         9         8         8        19        16        12        12        17        17        18        16 
dram[11]:        24        24        16        16         8         8         7         6        16        18        12        12        20        20        16        16 
maximum service time to same row:
dram[0]:    103888    115610    217343    216700     68618     70598     70534     78358    404117    404466     99428    104414     88712    118909    242925    251873 
dram[1]:    128112    138587     53150     52084     73430     75881    122689    112961    406469    405268    115265    123362    132435    168833    261684    271593 
dram[2]:    180212    111032    202694    206933     79128     82419    100953    120945    409374    155729    129860    135597    203105    205213    284386    295571 
dram[3]:    118919    129368    210695    214149     85357     85250    122562    205204    268830    272637    132788    133980    272996    270607    306199    314621 
dram[4]:    140115    165663    218652    219453     84756    112508    200089    195926    282594    279983    123808    111363     57861     65538    323690    334225 
dram[5]:    176125    185820    217182     48356     85948     80321    187541    181071    279245    279137    149417    158207     55528     45500    341142    349185 
dram[6]:    434892    437965     98486    104702     79424     79535     93362    103541    277995    176689    188259    195873     46927     43059    356179    362840 
dram[7]:    200177    184683    107757    159510     79285     78508    104251    106554    481768    476412    205090    213392    357936     79566    367481    373344 
dram[8]:    185811    183357    152308    153210    104807    107398    104010    101738    471090    465825    220071     61391     65118     67789    486022    152479 
dram[9]:     67397     72555    214832    215898    110000    111018     94252     87366    404140    402025     85385     90936    126605    119014    167775    183778 
dram[10]:     74241     73363    218589    219489    112032    113641     88281    106831    402227    404129     96828     96793    112411    105485    198402    208996 
dram[11]:     78013    120750    218126    217718    118126     59593     45943     62679    405093    405084     94893     92167     97263     93162    219093    232369 
average row accesses per activate:
dram[0]:  1.265885  1.294406  1.201887  1.205365  1.180668  1.173369  1.148718  1.150218  1.218111  1.227022  1.205273  1.203420  1.254664  1.243682  1.250497  1.240303 
dram[1]:  1.286422  1.271401  1.206763  1.204503  1.170994  1.175022  1.162996  1.179667  1.184116  1.219444  1.209934  1.185676  1.238550  1.260829  1.235350  1.235734 
dram[2]:  1.294520  1.241379  1.167897  1.184644  1.170818  1.182971  1.188073  1.176101  1.223744  1.205530  1.154242  1.195212  1.304472  1.281280  1.243714  1.237321 
dram[3]:  1.250242  1.291346  1.179048  1.204320  1.199623  1.180417  1.198910  1.183147  1.249531  1.205773  1.168412  1.222222  1.288023  1.276155  1.200557  1.226257 
dram[4]:  1.301411  1.281467  1.184557  1.204717  1.193182  1.194723  1.185349  1.200897  1.181736  1.185753  1.219091  1.234160  1.272986  1.257326  1.235582  1.222649 
dram[5]:  1.308081  1.263821  1.217309  1.188501  1.198735  1.221495  1.176000  1.226786  1.190388  1.193078  1.208182  1.214087  1.242727  1.255750  1.255632  1.237397 
dram[6]:  1.283109  1.284404  1.164903  1.185424  1.203483  1.201869  1.207407  1.209132  1.202029  1.187097  1.182301  1.209738  1.278782  1.257407  1.267420  1.273973 
dram[7]:  1.259981  1.267062  1.200909  1.179785  1.193694  1.196078  1.185764  1.145242  1.208751  1.186933  1.202381  1.196721  1.256387  1.262405  1.264981  1.246704 
dram[8]:  1.284457  1.267375  1.166667  1.141601  1.194566  1.182569  1.171717  1.154386  1.199822  1.178245  1.224527  1.192547  1.249546  1.256086  1.241096  1.250000 
dram[9]:  1.302852  1.281008  1.177419  1.170412  1.181584  1.202966  1.189787  1.171700  1.189954  1.194166  1.203704  1.208446  1.241224  1.231390  1.253983  1.278626 
dram[10]:  1.271010  1.235840  1.151515  1.180313  1.190778  1.208175  1.193778  1.216000  1.178985  1.180979  1.165950  1.182796  1.266038  1.242964  1.280822  1.233239 
dram[11]:  1.229539  1.223827  1.147585  1.184518  1.192967  1.173060  1.204745  1.201627  1.180357  1.201275  1.184987  1.209821  1.256654  1.235078  1.247830  1.237833 
average row locality = 253353/208434 = 1.215507
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1295      1319      1274      1303      1307      1313      1344      1317      1251      1335      1280      1337      1322      1356      1241      1293 
dram[1]:      1298      1307      1249      1284      1308      1336      1320      1346      1312      1317      1291      1341      1275      1346      1291      1303 
dram[2]:      1323      1296      1266      1296      1316      1306      1295      1309      1340      1308      1347      1298      1348      1299      1268      1275 
dram[3]:      1294      1343      1238      1338      1274      1302      1320      1376      1332      1295      1339      1353      1335      1333      1275      1301 
dram[4]:      1291      1293      1258      1277      1260      1313      1343      1339      1307      1315      1341      1344      1324      1351      1246      1256 
dram[5]:      1295      1303      1294      1261      1327      1307      1323      1374      1288      1310      1329      1310      1347      1343      1265      1333 
dram[6]:      1337      1260      1321      1285      1313      1286      1304      1324      1303      1288      1336      1292      1321      1336      1327      1286 
dram[7]:      1294      1281      1321      1319      1325      1342      1366      1372      1326      1308      1313      1314      1355      1299      1335      1310 
dram[8]:      1314      1313      1344      1298      1363      1289      1392      1316      1351      1289      1358      1344      1354      1266      1342      1229 
dram[9]:      1325      1322      1314      1250      1373      1298      1398      1358      1303      1310      1364      1344      1358      1350      1319      1322 
dram[10]:      1346      1331      1330      1283      1317      1271      1343      1368      1324      1279      1355      1319      1319      1303      1290      1290 
dram[11]:      1307      1356      1283      1316      1323      1315      1371      1329      1322      1319      1325      1354      1299      1321      1278      1332 
total dram reads = 252403
bank skew: 1398/1229 = 1.14
chip skew: 21308/20858 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0        89        88        68        72 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0        92        88        64        72 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0        92        88        72        72 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0        77        84        72        64 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0        76        88        72        72 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0        80        88        65        68 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0        92        88        76        64 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        88        96        61        56 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0        92        96        67        64 
dram[9]:         0         0         0         0         0         0         0         0         0         0         4         4        84        92        76        72 
dram[10]:         0         0         0         0         0         0         0         0         0         0         4         4        89        88        70        64 
dram[11]:         0         0         0         0         0         0         0         0         0         0         4         4        92        96        64        64 
total dram writes = 3778
min_bank_accesses = 0!
chip skew: 332/297 = 1.12
average mf latency per bank:
dram[0]:        793       797       853       868       805       772       818       809       824       754       831       754      8270      8641      2147       996
dram[1]:        878       882       907       891       788       774       818       840       792       826       800       770      8668      8034      1073      1006
dram[2]:        927       903       964       910       812       748       934       872       908       881       830       793     13151     14585      1234      1202
dram[3]:        901       866       923       822       800       774       881       807       877       842       765       722     10573     11391      1170      1096
dram[4]:        886       865       807       811       874       890       804       802       849       861       793       798     12402     12206      1140      1179
dram[5]:        849       840       807       860       823       795       832       799       882       824       770       814      9746     12159      1128      1076
dram[6]:        864       878       838       813       812       790       855       843       831       813       845       879      9163      9084       986       983
dram[7]:        822       819       835       852       825       778       829       825       815       819       866       805     10658     10064      1012      1078
dram[8]:        819       822       826       800       744       777       807       837       849       855      1897       809     10007     10932      1082      1083
dram[9]:        835       843       810       868       760       821       850       847       842       813       825       773     11355     10653      1041      1004
dram[10]:        840       807       832       825       835       845       835       845       837       845       749       776     11102     11522      1022      1005
dram[11]:        835       791       864       848       817       813       905       914       834       799       801       789     15686     12760      1151       953
maximum mf latency per bank:
dram[0]:        789       782       815       748       764       811       708       783       731       752       723       657      1030      1024      1041       759
dram[1]:        803       783       875       767       838       709       750       786       909       714       842       701      1063      1024       799       841
dram[2]:        722       818       802       697       778       760       780       799       776       712       654       757      1024      1074       909       930
dram[3]:        670       818       706       773       759       687       835       829       805       668       758       834      1127       943       832       848
dram[4]:        709       784       724       725       773       769       777       776       737       847       655       725       983      1099       694       638
dram[5]:        766       684       805       765       787       807       714       817       775       816       657       714       963      1002       783       713
dram[6]:        713       677       759       773       802       820       721       728       713       696       590       667       924      1186       737       783
dram[7]:        728       656       755       721       726       757       886       872       791       797       831       829       821       923       802       712
dram[8]:        746       752       731       702       696       836       862       730       822       772      1221       754      1047      1054       767       668
dram[9]:        825       863       840       812       882       893       802       706       813       817       792       841       705       916       862       825
dram[10]:        737       625       778       796       913       737       784       865       710       831       789       742       810       854       737       740
dram[11]:        913       890       811       894       838       793       868       911       909       882       762       794      1147      1078       986       866

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7397078 n_nop=7341762 n_act=17257 n_pre=17241 n_ref_event=0 n_req=20967 n_rd=20887 n_rd_L2_A=0 n_write=0 n_wr_bk=317 bw_util=0.01147
n_activity=1215218 dram_eff=0.06979
bk0: 1295a 7341402i bk1: 1319a 7342108i bk2: 1274a 7340558i bk3: 1303a 7339237i bk4: 1307a 7338690i bk5: 1313a 7337340i bk6: 1344a 7335064i bk7: 1317a 7335739i bk8: 1251a 7342402i bk9: 1335a 7338997i bk10: 1280a 7340053i bk11: 1337a 7338031i bk12: 1322a 7338480i bk13: 1356a 7337054i bk14: 1241a 7342364i bk15: 1293a 7340034i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.177040
Row_Buffer_Locality_read = 0.177670
Row_Buffer_Locality_write = 0.012500
Bank_Level_Parallism = 1.333134
Bank_Level_Parallism_Col = 1.109243
Bank_Level_Parallism_Ready = 1.003122
write_to_read_ratio_blp_rw_average = 0.008001
GrpLevelPara = 1.091275 

BW Util details:
bwutil = 0.011466 
total_CMD = 7397078 
util_bw = 84816 
Wasted_Col = 359717 
Wasted_Row = 292509 
Idle = 6660036 

BW Util Bottlenecks: 
RCDc_limit = 389072 
RCDWRc_limit = 991 
WTRc_limit = 707 
RTWc_limit = 1187 
CCDLc_limit = 4392 
rwq = 0 
CCDLc_limit_alone = 4332 
WTRc_limit_alone = 691 
RTWc_limit_alone = 1143 

Commands details: 
total_CMD = 7397078 
n_nop = 7341762 
Read = 20887 
Write = 0 
L2_Alloc = 0 
L2_WB = 317 
n_act = 17257 
n_pre = 17241 
n_ref = 0 
n_req = 20967 
total_req = 21204 

Dual Bus Interface Util: 
issued_total_row = 34498 
issued_total_col = 21204 
Row_Bus_Util =  0.004664 
CoL_Bus_Util = 0.002867 
Either_Row_CoL_Bus_Util = 0.007478 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.006978 
queue_avg = 0.029492 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0294925
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7397078 n_nop=7341615 n_act=17316 n_pre=17300 n_ref_event=0 n_req=21003 n_rd=20924 n_rd_L2_A=0 n_write=0 n_wr_bk=316 bw_util=0.01149
n_activity=1223577 dram_eff=0.06944
bk0: 1298a 7342709i bk1: 1307a 7342148i bk2: 1249a 7341312i bk3: 1284a 7340385i bk4: 1308a 7337992i bk5: 1336a 7337295i bk6: 1320a 7336384i bk7: 1346a 7335934i bk8: 1312a 7337687i bk9: 1317a 7339461i bk10: 1291a 7340118i bk11: 1341a 7337324i bk12: 1275a 7341043i bk13: 1346a 7338683i bk14: 1291a 7339182i bk15: 1303a 7338791i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.175642
Row_Buffer_Locality_read = 0.176161
Row_Buffer_Locality_write = 0.037975
Bank_Level_Parallism = 1.321111
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.005777
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.011486 
total_CMD = 7397078 
util_bw = 84960 
Wasted_Col = 363245 
Wasted_Row = 296098 
Idle = 6652775 

BW Util Bottlenecks: 
RCDc_limit = 391182 
RCDWRc_limit = 917 
WTRc_limit = 949 
RTWc_limit = 1261 
CCDLc_limit = 4574 
rwq = 0 
CCDLc_limit_alone = 4506 
WTRc_limit_alone = 931 
RTWc_limit_alone = 1211 

Commands details: 
total_CMD = 7397078 
n_nop = 7341615 
Read = 20924 
Write = 0 
L2_Alloc = 0 
L2_WB = 316 
n_act = 17316 
n_pre = 17300 
n_ref = 0 
n_req = 21003 
total_req = 21240 

Dual Bus Interface Util: 
issued_total_row = 34616 
issued_total_col = 21240 
Row_Bus_Util =  0.004680 
CoL_Bus_Util = 0.002871 
Either_Row_CoL_Bus_Util = 0.007498 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.007086 
queue_avg = 0.030753 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0307532
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7397078 n_nop=7341736 n_act=17271 n_pre=17255 n_ref_event=0 n_req=20971 n_rd=20890 n_rd_L2_A=0 n_write=0 n_wr_bk=324 bw_util=0.01147
n_activity=1229610 dram_eff=0.06901
bk0: 1323a 7342386i bk1: 1296a 7340927i bk2: 1266a 7339220i bk3: 1296a 7339287i bk4: 1316a 7337869i bk5: 1306a 7338983i bk6: 1295a 7339399i bk7: 1309a 7337493i bk8: 1340a 7338473i bk9: 1308a 7339659i bk10: 1347a 7335699i bk11: 1298a 7340066i bk12: 1348a 7340136i bk13: 1299a 7342323i bk14: 1268a 7340922i bk15: 1275a 7340898i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.176529
Row_Buffer_Locality_read = 0.177070
Row_Buffer_Locality_write = 0.037037
Bank_Level_Parallism = 1.308770
Bank_Level_Parallism_Col = 1.103143
Bank_Level_Parallism_Ready = 1.006347
write_to_read_ratio_blp_rw_average = 0.008213
GrpLevelPara = 1.084240 

BW Util details:
bwutil = 0.011472 
total_CMD = 7397078 
util_bw = 84856 
Wasted_Col = 363452 
Wasted_Row = 297398 
Idle = 6651372 

BW Util Bottlenecks: 
RCDc_limit = 390578 
RCDWRc_limit = 957 
WTRc_limit = 625 
RTWc_limit = 1176 
CCDLc_limit = 4489 
rwq = 0 
CCDLc_limit_alone = 4391 
WTRc_limit_alone = 575 
RTWc_limit_alone = 1128 

Commands details: 
total_CMD = 7397078 
n_nop = 7341736 
Read = 20890 
Write = 0 
L2_Alloc = 0 
L2_WB = 324 
n_act = 17271 
n_pre = 17255 
n_ref = 0 
n_req = 20971 
total_req = 21214 

Dual Bus Interface Util: 
issued_total_row = 34526 
issued_total_col = 21214 
Row_Bus_Util =  0.004668 
CoL_Bus_Util = 0.002868 
Either_Row_CoL_Bus_Util = 0.007482 
Issued_on_Two_Bus_Simul_Util = 0.000054 
issued_two_Eff = 0.007192 
queue_avg = 0.027784 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0277841
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7397078 n_nop=7341456 n_act=17324 n_pre=17308 n_ref_event=0 n_req=21123 n_rd=21048 n_rd_L2_A=0 n_write=0 n_wr_bk=297 bw_util=0.01154
n_activity=1229727 dram_eff=0.06943
bk0: 1294a 7340861i bk1: 1343a 7340794i bk2: 1238a 7341155i bk3: 1338a 7338141i bk4: 1274a 7340277i bk5: 1302a 7339171i bk6: 1320a 7338109i bk7: 1376a 7335883i bk8: 1332a 7339315i bk9: 1295a 7340296i bk10: 1339a 7336194i bk11: 1353a 7338453i bk12: 1335a 7340397i bk13: 1333a 7339480i bk14: 1275a 7338022i bk15: 1301a 7339050i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.179946
Row_Buffer_Locality_read = 0.180302
Row_Buffer_Locality_write = 0.080000
Bank_Level_Parallism = 1.321779
Bank_Level_Parallism_Col = 1.106711
Bank_Level_Parallism_Ready = 1.005281
write_to_read_ratio_blp_rw_average = 0.007304
GrpLevelPara = 1.086724 

BW Util details:
bwutil = 0.011542 
total_CMD = 7397078 
util_bw = 85380 
Wasted_Col = 362920 
Wasted_Row = 296520 
Idle = 6652258 

BW Util Bottlenecks: 
RCDc_limit = 391413 
RCDWRc_limit = 833 
WTRc_limit = 776 
RTWc_limit = 1107 
CCDLc_limit = 4621 
rwq = 0 
CCDLc_limit_alone = 4506 
WTRc_limit_alone = 721 
RTWc_limit_alone = 1047 

Commands details: 
total_CMD = 7397078 
n_nop = 7341456 
Read = 21048 
Write = 0 
L2_Alloc = 0 
L2_WB = 297 
n_act = 17324 
n_pre = 17308 
n_ref = 0 
n_req = 21123 
total_req = 21345 

Dual Bus Interface Util: 
issued_total_row = 34632 
issued_total_col = 21345 
Row_Bus_Util =  0.004682 
CoL_Bus_Util = 0.002886 
Either_Row_CoL_Bus_Util = 0.007519 
Issued_on_Two_Bus_Simul_Util = 0.000048 
issued_two_Eff = 0.006382 
queue_avg = 0.031461 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0314615
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7397078 n_nop=7341966 n_act=17144 n_pre=17128 n_ref_event=0 n_req=20935 n_rd=20858 n_rd_L2_A=0 n_write=0 n_wr_bk=308 bw_util=0.01145
n_activity=1221311 dram_eff=0.06932
bk0: 1291a 7343394i bk1: 1293a 7342966i bk2: 1258a 7341093i bk3: 1277a 7340510i bk4: 1260a 7341122i bk5: 1313a 7338803i bk6: 1343a 7336785i bk7: 1339a 7337859i bk8: 1307a 7338927i bk9: 1315a 7337987i bk10: 1341a 7339074i bk11: 1344a 7339250i bk12: 1324a 7339544i bk13: 1351a 7337806i bk14: 1246a 7341680i bk15: 1256a 7341779i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.181180
Row_Buffer_Locality_read = 0.181705
Row_Buffer_Locality_write = 0.038961
Bank_Level_Parallism = 1.314077
Bank_Level_Parallism_Col = 1.104848
Bank_Level_Parallism_Ready = 1.004021
write_to_read_ratio_blp_rw_average = 0.007392
GrpLevelPara = 1.085663 

BW Util details:
bwutil = 0.011446 
total_CMD = 7397078 
util_bw = 84664 
Wasted_Col = 360002 
Wasted_Row = 294455 
Idle = 6657957 

BW Util Bottlenecks: 
RCDc_limit = 387557 
RCDWRc_limit = 909 
WTRc_limit = 801 
RTWc_limit = 1084 
CCDLc_limit = 4546 
rwq = 0 
CCDLc_limit_alone = 4466 
WTRc_limit_alone = 761 
RTWc_limit_alone = 1044 

Commands details: 
total_CMD = 7397078 
n_nop = 7341966 
Read = 20858 
Write = 0 
L2_Alloc = 0 
L2_WB = 308 
n_act = 17144 
n_pre = 17128 
n_ref = 0 
n_req = 20935 
total_req = 21166 

Dual Bus Interface Util: 
issued_total_row = 34272 
issued_total_col = 21166 
Row_Bus_Util =  0.004633 
CoL_Bus_Util = 0.002861 
Either_Row_CoL_Bus_Util = 0.007451 
Issued_on_Two_Bus_Simul_Util = 0.000044 
issued_two_Eff = 0.005915 
queue_avg = 0.029533 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0295331
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7397078 n_nop=7341651 n_act=17227 n_pre=17211 n_ref_event=0 n_req=21085 n_rd=21009 n_rd_L2_A=0 n_write=0 n_wr_bk=301 bw_util=0.01152
n_activity=1216828 dram_eff=0.07005
bk0: 1295a 7342739i bk1: 1303a 7341725i bk2: 1294a 7340282i bk3: 1261a 7340204i bk4: 1327a 7337705i bk5: 1307a 7340627i bk6: 1323a 7337308i bk7: 1374a 7337492i bk8: 1288a 7338981i bk9: 1310a 7338573i bk10: 1329a 7338958i bk11: 1310a 7339451i bk12: 1347a 7336686i bk13: 1343a 7338236i bk14: 1265a 7341288i bk15: 1333a 7338305i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.183069
Row_Buffer_Locality_read = 0.183493
Row_Buffer_Locality_write = 0.065789
Bank_Level_Parallism = 1.328396
Bank_Level_Parallism_Col = 1.107624
Bank_Level_Parallism_Ready = 1.003759
write_to_read_ratio_blp_rw_average = 0.007591
GrpLevelPara = 1.087741 

BW Util details:
bwutil = 0.011523 
total_CMD = 7397078 
util_bw = 85240 
Wasted_Col = 360257 
Wasted_Row = 293564 
Idle = 6658017 

BW Util Bottlenecks: 
RCDc_limit = 388845 
RCDWRc_limit = 881 
WTRc_limit = 682 
RTWc_limit = 1178 
CCDLc_limit = 4382 
rwq = 0 
CCDLc_limit_alone = 4293 
WTRc_limit_alone = 631 
RTWc_limit_alone = 1140 

Commands details: 
total_CMD = 7397078 
n_nop = 7341651 
Read = 21009 
Write = 0 
L2_Alloc = 0 
L2_WB = 301 
n_act = 17227 
n_pre = 17211 
n_ref = 0 
n_req = 21085 
total_req = 21310 

Dual Bus Interface Util: 
issued_total_row = 34438 
issued_total_col = 21310 
Row_Bus_Util =  0.004656 
CoL_Bus_Util = 0.002881 
Either_Row_CoL_Bus_Util = 0.007493 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.005791 
queue_avg = 0.032106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0321059
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7397078 n_nop=7341892 n_act=17161 n_pre=17145 n_ref_event=0 n_req=20999 n_rd=20919 n_rd_L2_A=0 n_write=0 n_wr_bk=320 bw_util=0.01149
n_activity=1210069 dram_eff=0.07021
bk0: 1337a 7340862i bk1: 1260a 7344490i bk2: 1321a 7336899i bk3: 1285a 7339056i bk4: 1313a 7338649i bk5: 1286a 7340592i bk6: 1304a 7340024i bk7: 1324a 7338444i bk8: 1303a 7340203i bk9: 1288a 7340086i bk10: 1336a 7337458i bk11: 1292a 7340040i bk12: 1321a 7339505i bk13: 1336a 7339125i bk14: 1327a 7339451i bk15: 1286a 7342120i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.182866
Row_Buffer_Locality_read = 0.183326
Row_Buffer_Locality_write = 0.062500
Bank_Level_Parallism = 1.322797
Bank_Level_Parallism_Col = 1.109934
Bank_Level_Parallism_Ready = 1.006062
write_to_read_ratio_blp_rw_average = 0.008078
GrpLevelPara = 1.090110 

BW Util details:
bwutil = 0.011485 
total_CMD = 7397078 
util_bw = 84956 
Wasted_Col = 358341 
Wasted_Row = 292010 
Idle = 6661771 

BW Util Bottlenecks: 
RCDc_limit = 387013 
RCDWRc_limit = 916 
WTRc_limit = 857 
RTWc_limit = 1310 
CCDLc_limit = 4493 
rwq = 0 
CCDLc_limit_alone = 4417 
WTRc_limit_alone = 817 
RTWc_limit_alone = 1274 

Commands details: 
total_CMD = 7397078 
n_nop = 7341892 
Read = 20919 
Write = 0 
L2_Alloc = 0 
L2_WB = 320 
n_act = 17161 
n_pre = 17145 
n_ref = 0 
n_req = 20999 
total_req = 21239 

Dual Bus Interface Util: 
issued_total_row = 34306 
issued_total_col = 21239 
Row_Bus_Util =  0.004638 
CoL_Bus_Util = 0.002871 
Either_Row_CoL_Bus_Util = 0.007461 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.006505 
queue_avg = 0.027850 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0278502
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7397078 n_nop=7341041 n_act=17503 n_pre=17487 n_ref_event=0 n_req=21256 n_rd=21180 n_rd_L2_A=0 n_write=0 n_wr_bk=301 bw_util=0.01162
n_activity=1227827 dram_eff=0.06998
bk0: 1294a 7342002i bk1: 1281a 7343288i bk2: 1321a 7338148i bk3: 1319a 7337901i bk4: 1325a 7338405i bk5: 1342a 7337343i bk6: 1366a 7335606i bk7: 1372a 7332803i bk8: 1326a 7338007i bk9: 1308a 7337814i bk10: 1313a 7338270i bk11: 1314a 7338573i bk12: 1355a 7337300i bk13: 1299a 7339477i bk14: 1335a 7339341i bk15: 1310a 7340497i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.176656
Row_Buffer_Locality_read = 0.177148
Row_Buffer_Locality_write = 0.039474
Bank_Level_Parallism = 1.332246
Bank_Level_Parallism_Col = 1.111004
Bank_Level_Parallism_Ready = 1.005765
write_to_read_ratio_blp_rw_average = 0.007586
GrpLevelPara = 1.090124 

BW Util details:
bwutil = 0.011616 
total_CMD = 7397078 
util_bw = 85924 
Wasted_Col = 364548 
Wasted_Row = 296622 
Idle = 6649984 

BW Util Bottlenecks: 
RCDc_limit = 394421 
RCDWRc_limit = 902 
WTRc_limit = 798 
RTWc_limit = 1208 
CCDLc_limit = 4680 
rwq = 0 
CCDLc_limit_alone = 4570 
WTRc_limit_alone = 740 
RTWc_limit_alone = 1156 

Commands details: 
total_CMD = 7397078 
n_nop = 7341041 
Read = 21180 
Write = 0 
L2_Alloc = 0 
L2_WB = 301 
n_act = 17503 
n_pre = 17487 
n_ref = 0 
n_req = 21256 
total_req = 21481 

Dual Bus Interface Util: 
issued_total_row = 34990 
issued_total_col = 21481 
Row_Bus_Util =  0.004730 
CoL_Bus_Util = 0.002904 
Either_Row_CoL_Bus_Util = 0.007576 
Issued_on_Two_Bus_Simul_Util = 0.000059 
issued_two_Eff = 0.007745 
queue_avg = 0.031236 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0312363
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7397078 n_nop=7340830 n_act=17585 n_pre=17569 n_ref_event=0 n_req=21242 n_rd=21162 n_rd_L2_A=0 n_write=0 n_wr_bk=319 bw_util=0.01162
n_activity=1227097 dram_eff=0.07002
bk0: 1314a 7342349i bk1: 1313a 7341262i bk2: 1344a 7335715i bk3: 1298a 7337478i bk4: 1363a 7336786i bk5: 1289a 7339090i bk6: 1392a 7333750i bk7: 1316a 7337076i bk8: 1351a 7336405i bk9: 1289a 7339017i bk10: 1358a 7337291i bk11: 1344a 7336332i bk12: 1354a 7337305i bk13: 1266a 7341282i bk14: 1342a 7337487i bk15: 1229a 7342869i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.172253
Row_Buffer_Locality_read = 0.172621
Row_Buffer_Locality_write = 0.075000
Bank_Level_Parallism = 1.336823
Bank_Level_Parallism_Col = 1.111486
Bank_Level_Parallism_Ready = 1.005620
write_to_read_ratio_blp_rw_average = 0.007885
GrpLevelPara = 1.091378 

BW Util details:
bwutil = 0.011616 
total_CMD = 7397078 
util_bw = 85924 
Wasted_Col = 365693 
Wasted_Row = 295546 
Idle = 6649915 

BW Util Bottlenecks: 
RCDc_limit = 396269 
RCDWRc_limit = 925 
WTRc_limit = 809 
RTWc_limit = 1128 
CCDLc_limit = 4523 
rwq = 0 
CCDLc_limit_alone = 4433 
WTRc_limit_alone = 781 
RTWc_limit_alone = 1066 

Commands details: 
total_CMD = 7397078 
n_nop = 7340830 
Read = 21162 
Write = 0 
L2_Alloc = 0 
L2_WB = 319 
n_act = 17585 
n_pre = 17569 
n_ref = 0 
n_req = 21242 
total_req = 21481 

Dual Bus Interface Util: 
issued_total_row = 35154 
issued_total_col = 21481 
Row_Bus_Util =  0.004752 
CoL_Bus_Util = 0.002904 
Either_Row_CoL_Bus_Util = 0.007604 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.006880 
queue_avg = 0.031400 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0314
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7397078 n_nop=7340723 n_act=17590 n_pre=17574 n_ref_event=0 n_req=21391 n_rd=21308 n_rd_L2_A=0 n_write=0 n_wr_bk=332 bw_util=0.0117
n_activity=1227110 dram_eff=0.07054
bk0: 1325a 7342099i bk1: 1322a 7342052i bk2: 1314a 7337340i bk3: 1250a 7340127i bk4: 1373a 7335112i bk5: 1298a 7339397i bk6: 1398a 7334339i bk7: 1358a 7335967i bk8: 1303a 7338563i bk9: 1310a 7338598i bk10: 1364a 7336060i bk11: 1344a 7337437i bk12: 1358a 7336617i bk13: 1350a 7336698i bk14: 1319a 7338743i bk15: 1322a 7339031i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.177785
Row_Buffer_Locality_read = 0.178196
Row_Buffer_Locality_write = 0.072289
Bank_Level_Parallism = 1.337457
Bank_Level_Parallism_Col = 1.111530
Bank_Level_Parallism_Ready = 1.004528
write_to_read_ratio_blp_rw_average = 0.008148
GrpLevelPara = 1.091428 

BW Util details:
bwutil = 0.011702 
total_CMD = 7397078 
util_bw = 86560 
Wasted_Col = 365953 
Wasted_Row = 297290 
Idle = 6647275 

BW Util Bottlenecks: 
RCDc_limit = 396278 
RCDWRc_limit = 946 
WTRc_limit = 736 
RTWc_limit = 1218 
CCDLc_limit = 4681 
rwq = 0 
CCDLc_limit_alone = 4601 
WTRc_limit_alone = 696 
RTWc_limit_alone = 1178 

Commands details: 
total_CMD = 7397078 
n_nop = 7340723 
Read = 21308 
Write = 0 
L2_Alloc = 0 
L2_WB = 332 
n_act = 17590 
n_pre = 17574 
n_ref = 0 
n_req = 21391 
total_req = 21640 

Dual Bus Interface Util: 
issued_total_row = 35164 
issued_total_col = 21640 
Row_Bus_Util =  0.004754 
CoL_Bus_Util = 0.002925 
Either_Row_CoL_Bus_Util = 0.007619 
Issued_on_Two_Bus_Simul_Util = 0.000061 
issued_two_Eff = 0.007967 
queue_avg = 0.033289 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0332888
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7397078 n_nop=7341141 n_act=17480 n_pre=17464 n_ref_event=0 n_req=21150 n_rd=21068 n_rd_L2_A=0 n_write=0 n_wr_bk=319 bw_util=0.01157
n_activity=1224747 dram_eff=0.06985
bk0: 1346a 7340425i bk1: 1331a 7340528i bk2: 1330a 7335668i bk3: 1283a 7339317i bk4: 1317a 7337790i bk5: 1271a 7341389i bk6: 1343a 7337407i bk7: 1368a 7337312i bk8: 1324a 7337450i bk9: 1279a 7339565i bk10: 1355a 7335725i bk11: 1319a 7338021i bk12: 1319a 7339093i bk13: 1303a 7339267i bk14: 1290a 7342369i bk15: 1290a 7340191i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.173617
Row_Buffer_Locality_read = 0.174008
Row_Buffer_Locality_write = 0.073171
Bank_Level_Parallism = 1.326005
Bank_Level_Parallism_Col = 1.112057
Bank_Level_Parallism_Ready = 1.003934
write_to_read_ratio_blp_rw_average = 0.008961
GrpLevelPara = 1.090836 

BW Util details:
bwutil = 0.011565 
total_CMD = 7397078 
util_bw = 85548 
Wasted_Col = 364526 
Wasted_Row = 295280 
Idle = 6651724 

BW Util Bottlenecks: 
RCDc_limit = 394149 
RCDWRc_limit = 944 
WTRc_limit = 673 
RTWc_limit = 1764 
CCDLc_limit = 4645 
rwq = 0 
CCDLc_limit_alone = 4498 
WTRc_limit_alone = 629 
RTWc_limit_alone = 1661 

Commands details: 
total_CMD = 7397078 
n_nop = 7341141 
Read = 21068 
Write = 0 
L2_Alloc = 0 
L2_WB = 319 
n_act = 17480 
n_pre = 17464 
n_ref = 0 
n_req = 21150 
total_req = 21387 

Dual Bus Interface Util: 
issued_total_row = 34944 
issued_total_col = 21387 
Row_Bus_Util =  0.004724 
CoL_Bus_Util = 0.002891 
Either_Row_CoL_Bus_Util = 0.007562 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.007044 
queue_avg = 0.028839 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0288391
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7397078 n_nop=7340759 n_act=17600 n_pre=17584 n_ref_event=0 n_req=21231 n_rd=21150 n_rd_L2_A=0 n_write=0 n_wr_bk=324 bw_util=0.01161
n_activity=1231948 dram_eff=0.06972
bk0: 1307a 7339244i bk1: 1356a 7337644i bk2: 1283a 7337124i bk3: 1316a 7337377i bk4: 1323a 7337828i bk5: 1315a 7337218i bk6: 1371a 7335415i bk7: 1329a 7337396i bk8: 1322a 7336945i bk9: 1319a 7338311i bk10: 1325a 7337534i bk11: 1354a 7337671i bk12: 1299a 7340531i bk13: 1321a 7338626i bk14: 1278a 7340560i bk15: 1332a 7338115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.171118
Row_Buffer_Locality_read = 0.171631
Row_Buffer_Locality_write = 0.037037
Bank_Level_Parallism = 1.336844
Bank_Level_Parallism_Col = 1.110968
Bank_Level_Parallism_Ready = 1.005247
write_to_read_ratio_blp_rw_average = 0.007920
GrpLevelPara = 1.091025 

BW Util details:
bwutil = 0.011612 
total_CMD = 7397078 
util_bw = 85896 
Wasted_Col = 366398 
Wasted_Row = 297843 
Idle = 6646941 

BW Util Bottlenecks: 
RCDc_limit = 396629 
RCDWRc_limit = 964 
WTRc_limit = 834 
RTWc_limit = 1191 
CCDLc_limit = 4576 
rwq = 0 
CCDLc_limit_alone = 4487 
WTRc_limit_alone = 792 
RTWc_limit_alone = 1144 

Commands details: 
total_CMD = 7397078 
n_nop = 7340759 
Read = 21150 
Write = 0 
L2_Alloc = 0 
L2_WB = 324 
n_act = 17600 
n_pre = 17584 
n_ref = 0 
n_req = 21231 
total_req = 21474 

Dual Bus Interface Util: 
issued_total_row = 35184 
issued_total_col = 21474 
Row_Bus_Util =  0.004756 
CoL_Bus_Util = 0.002903 
Either_Row_CoL_Bus_Util = 0.007614 
Issued_on_Two_Bus_Simul_Util = 0.000046 
issued_two_Eff = 0.006019 
queue_avg = 0.033293 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0332934

========= L2 cache stats =========
L2_cache_bank[0]: Access = 75857, Miss = 10447, Miss_rate = 0.138, Pending_hits = 17, Reservation_fails = 98
L2_cache_bank[1]: Access = 76039, Miss = 10705, Miss_rate = 0.141, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 74848, Miss = 10472, Miss_rate = 0.140, Pending_hits = 3, Reservation_fails = 48
L2_cache_bank[3]: Access = 74894, Miss = 10712, Miss_rate = 0.143, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[4]: Access = 100778, Miss = 10639, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 111079, Miss = 10523, Miss_rate = 0.095, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 90828, Miss = 10536, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 95979, Miss = 10765, Miss_rate = 0.112, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 101204, Miss = 10494, Miss_rate = 0.104, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[9]: Access = 99145, Miss = 10624, Miss_rate = 0.107, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 86926, Miss = 10601, Miss_rate = 0.122, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 100421, Miss = 10677, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 83580, Miss = 10706, Miss_rate = 0.128, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 82761, Miss = 10485, Miss_rate = 0.127, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 94904, Miss = 10756, Miss_rate = 0.113, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 88327, Miss = 10669, Miss_rate = 0.121, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 93250, Miss = 10952, Miss_rate = 0.117, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[17]: Access = 91493, Miss = 10476, Miss_rate = 0.115, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 98825, Miss = 10890, Miss_rate = 0.110, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 94111, Miss = 10690, Miss_rate = 0.114, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[20]: Access = 96154, Miss = 10758, Miss_rate = 0.112, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 97231, Miss = 10572, Miss_rate = 0.109, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 112754, Miss = 10644, Miss_rate = 0.094, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 100423, Miss = 10778, Miss_rate = 0.107, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 2221811
L2_total_cache_misses = 255571
L2_total_cache_miss_rate = 0.1150
L2_total_cache_pending_hits = 56
L2_total_cache_reservation_fails = 146
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1261146
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 70398
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 146
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 182005
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 56
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 705038
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 797
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2371
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1513605
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 708206
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 146
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=2221811
icnt_total_pkts_simt_to_mem=2221811
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2221811
Req_Network_cycles = 2884455
Req_Network_injected_packets_per_cycle =       0.7703 
Req_Network_conflicts_per_cycle =       0.1190
Req_Network_conflicts_per_cycle_util =       0.4241
Req_Bank_Level_Parallism =       2.7457
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.1567
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0321

Reply_Network_injected_packets_num = 2221811
Reply_Network_cycles = 2884455
Reply_Network_injected_packets_per_cycle =        0.7703
Reply_Network_conflicts_per_cycle =        0.7829
Reply_Network_conflicts_per_cycle_util =       2.7663
Reply_Bank_Level_Parallism =       2.7216
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2459
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0257
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 21 min, 33 sec (4893 sec)
gpgpu_simulation_rate = 5775 (inst/sec)
gpgpu_simulation_rate = 589 (cycle/sec)
gpgpu_silicon_slowdown = 2317487x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe24462b9c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b90..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffe24462ca0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b70..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b68..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462cc0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b50..

GPGPU-Sim PTX: cudaLaunch for 0x0x560a4757f35a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_ 
GPGPU-Sim PTX: pushing kernel '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_' to stream 0, gridDim= (13,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
Destroy streams for kernel 9: size 0
kernel_name = _Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_ 
kernel_launch_uid = 9 
gpu_sim_cycle = 11615
gpu_sim_insn = 222527
gpu_ipc =      19.1586
gpu_tot_sim_cycle = 2896070
gpu_tot_sim_insn = 28483287
gpu_tot_ipc =       9.8352
gpu_tot_issued_cta = 108
gpu_occupancy = 24.9973% 
gpu_tot_occupancy = 16.2021% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3195
partiton_level_parallism_total  =       0.7685
partiton_level_parallism_util =       1.4934
partiton_level_parallism_util_total  =       2.7418
L2_BW  =      13.9558 GB/Sec
L2_BW_total  =      33.5665 GB/Sec
gpu_total_sim_rate=5799

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 304461, Miss = 62234, Miss_rate = 0.204, Pending_hits = 93, Reservation_fails = 28836
	L1D_cache_core[1]: Access = 274956, Miss = 49922, Miss_rate = 0.182, Pending_hits = 99, Reservation_fails = 20036
	L1D_cache_core[2]: Access = 233056, Miss = 55134, Miss_rate = 0.237, Pending_hits = 114, Reservation_fails = 29510
	L1D_cache_core[3]: Access = 185578, Miss = 49543, Miss_rate = 0.267, Pending_hits = 101, Reservation_fails = 28197
	L1D_cache_core[4]: Access = 242451, Miss = 51317, Miss_rate = 0.212, Pending_hits = 39, Reservation_fails = 25092
	L1D_cache_core[5]: Access = 201768, Miss = 57207, Miss_rate = 0.284, Pending_hits = 49, Reservation_fails = 36666
	L1D_cache_core[6]: Access = 190358, Miss = 37192, Miss_rate = 0.195, Pending_hits = 39, Reservation_fails = 17322
	L1D_cache_core[7]: Access = 247313, Miss = 54398, Miss_rate = 0.220, Pending_hits = 55, Reservation_fails = 28170
	L1D_cache_core[8]: Access = 283873, Miss = 78612, Miss_rate = 0.277, Pending_hits = 43, Reservation_fails = 50262
	L1D_cache_core[9]: Access = 201046, Miss = 46731, Miss_rate = 0.232, Pending_hits = 66, Reservation_fails = 29703
	L1D_cache_core[10]: Access = 200082, Miss = 41857, Miss_rate = 0.209, Pending_hits = 62, Reservation_fails = 22273
	L1D_cache_core[11]: Access = 232557, Miss = 56247, Miss_rate = 0.242, Pending_hits = 83, Reservation_fails = 37686
	L1D_cache_core[12]: Access = 56832, Miss = 5169, Miss_rate = 0.091, Pending_hits = 78, Reservation_fails = 562
	L1D_cache_core[13]: Access = 1486, Miss = 1266, Miss_rate = 0.852, Pending_hits = 113, Reservation_fails = 773
	L1D_cache_core[14]: Access = 1301, Miss = 1127, Miss_rate = 0.866, Pending_hits = 87, Reservation_fails = 765
	L1D_cache_core[15]: Access = 1433, Miss = 1193, Miss_rate = 0.833, Pending_hits = 105, Reservation_fails = 595
	L1D_cache_core[16]: Access = 1353, Miss = 1122, Miss_rate = 0.829, Pending_hits = 106, Reservation_fails = 476
	L1D_cache_core[17]: Access = 89310, Miss = 12612, Miss_rate = 0.141, Pending_hits = 119, Reservation_fails = 1112
	L1D_cache_core[18]: Access = 81124, Miss = 11621, Miss_rate = 0.143, Pending_hits = 126, Reservation_fails = 1095
	L1D_cache_core[19]: Access = 69440, Miss = 10183, Miss_rate = 0.147, Pending_hits = 141, Reservation_fails = 1086
	L1D_cache_core[20]: Access = 54936, Miss = 8435, Miss_rate = 0.154, Pending_hits = 141, Reservation_fails = 1013
	L1D_cache_core[21]: Access = 71096, Miss = 10224, Miss_rate = 0.144, Pending_hits = 87, Reservation_fails = 1193
	L1D_cache_core[22]: Access = 59896, Miss = 9011, Miss_rate = 0.150, Pending_hits = 97, Reservation_fails = 1075
	L1D_cache_core[23]: Access = 56005, Miss = 8355, Miss_rate = 0.149, Pending_hits = 84, Reservation_fails = 1109
	L1D_cache_core[24]: Access = 74752, Miss = 10827, Miss_rate = 0.145, Pending_hits = 116, Reservation_fails = 1091
	L1D_cache_core[25]: Access = 85019, Miss = 11641, Miss_rate = 0.137, Pending_hits = 92, Reservation_fails = 766
	L1D_cache_core[26]: Access = 57869, Miss = 8261, Miss_rate = 0.143, Pending_hits = 87, Reservation_fails = 594
	L1D_cache_core[27]: Access = 56256, Miss = 8069, Miss_rate = 0.143, Pending_hits = 86, Reservation_fails = 640
	L1D_cache_core[28]: Access = 67235, Miss = 9450, Miss_rate = 0.141, Pending_hits = 85, Reservation_fails = 570
	L1D_cache_core[29]: Access = 17133, Miss = 2683, Miss_rate = 0.157, Pending_hits = 68, Reservation_fails = 170
	L1D_total_cache_accesses = 3699975
	L1D_total_cache_misses = 771643
	L1D_total_cache_miss_rate = 0.2086
	L1D_total_cache_pending_hits = 2661
	L1D_total_cache_reservation_fails = 368438
	L1D_cache_data_port_util = 0.135
	L1D_cache_fill_port_util = 0.035
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2231550
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2656
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 518841
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 327514
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 238254
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2675
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 694121
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4742
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 40924
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9806
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2991301
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 708674

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 327514
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 40924
ctas_completed 108, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
23379, 24548, 34843, 50787, 15237, 41503, 67622, 38426, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 
gpgpu_n_tot_thrd_icount = 130275808
gpgpu_n_tot_w_icount = 4071119
gpgpu_n_stall_shd_mem = 1788474
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1516848
gpgpu_n_mem_write_global = 708674
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4976317
gpgpu_n_store_insn = 850776
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 251904
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1055663
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 732811
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:21962	W0_Idle:28764180	W0_Scoreboard:53595535	W1:1152283	W2:708313	W3:321325	W4:260417	W5:190072	W6:168719	W7:108190	W8:92458	W9:79386	W10:69604	W11:48213	W12:53745	W13:53029	W14:45704	W15:46446	W16:40045	W17:33788	W18:31976	W19:29251	W20:30307	W21:24610	W22:23008	W23:19205	W24:23242	W25:21083	W26:25047	W27:23596	W28:23329	W29:35205	W30:43678	W31:56701	W32:189144
single_issue_nums: WS0:1089825	WS1:1022325	WS2:972731	WS3:986238	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6056608 {8:757076,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 28346960 {40:708674,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 30390880 {40:759772,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30283040 {40:757076,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5669392 {8:708674,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 30390880 {40:759772,}
maxmflatency = 1221 
max_icnt2mem_latency = 1023 
maxmrqlatency = 493 
max_icnt2sh_latency = 231 
averagemflatency = 255 
avg_icnt2mem_latency = 34 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 9 
mrq_lat_table:232692 	1063 	1900 	4977 	6428 	1518 	1796 	2318 	661 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1570974 	636108 	18138 	302 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	525205 	111949 	64082 	26885 	1369312 	100081 	11124 	11136 	5748 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1293242 	326631 	234526 	192743 	127119 	47087 	4174 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1868 	980 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        28        28        12        12        11         8         4         5        20        20        11        11        17        16        20        20 
dram[1]:        29        28        12        12         7         8         8         8        20        21        10        17        16        16        20        20 
dram[2]:        27        24        12        12         8         8        14        10        19        16        17        18        26        18        20        20 
dram[3]:        24        25        12        12         8         8         9         8        16        16        20        20        17        20        20        20 
dram[4]:        26        35        12        14        15         6         8         8        16        16        20        18        16        16        20        20 
dram[5]:        36        34        16        14         7         7         8         8        17        19        15        12        16        21        17        17 
dram[6]:        32        32        10         9         9         9         8        13        19        16        12        12        17        20        16        16 
dram[7]:        32        32        12        10         8         8        11         8        17        15        12        13        20        20        19        16 
dram[8]:        32        32         8        10         8         8         8        10        16        20        16        14        20        20        17        16 
dram[9]:        30        28        12        12         8         8        10        10        16        16        12        12        20        20        20        20 
dram[10]:        28        25        12        13         8         9         8         8        19        16        12        12        17        17        18        16 
dram[11]:        24        24        16        16         8         8         7         6        16        18        12        12        20        20        16        16 
maximum service time to same row:
dram[0]:    103888    115610    217343    216700     68618     70598     70534     78358    404117    404466     99428    104414     88712    118909    242925    251873 
dram[1]:    128112    138587     53150     52084     73430     75881    122689    112961    406469    405268    115265    123362    132435    168833    261684    271593 
dram[2]:    180212    111032    202694    206933     79128     82419    100953    120945    409374    155729    129860    135597    203105    205213    284386    295571 
dram[3]:    118919    129368    210695    214149     85357     85250    122562    205204    268830    272637    132788    133980    272996    270607    306199    314621 
dram[4]:    140115    165663    218652    219453     84756    112508    200089    195926    282594    279983    123808    111363     57861     65538    323690    334225 
dram[5]:    176125    185820    217182     48356     85948     80321    187541    181071    279245    279137    149417    158207     55528     45500    341142    349185 
dram[6]:    434892    437965     98486    104702     79424     79535     93362    103541    277995    176689    188259    195873     46927     43059    356179    362840 
dram[7]:    200177    184683    107757    159510     79285     78508    104251    106554    481768    476412    205090    213392    357936     79566    367481    373344 
dram[8]:    185811    183357    152308    153210    104807    107398    104010    101738    471090    465825    220071     61391     65118     67789    486022    152479 
dram[9]:     67397     72555    214832    215898    110000    111018     94252     87366    404140    402025     85385     90936    126605    119014    167775    183778 
dram[10]:     74241     73363    218589    219489    112032    113641     88281    106831    402227    404129     96828     96793    112411    105485    198402    208996 
dram[11]:     78013    120750    218126    217718    118126     59593     45943     62679    405093    405084     94893     92167     97263     93162    219093    232369 
average row accesses per activate:
dram[0]:  1.265885  1.294406  1.201887  1.205365  1.180668  1.173369  1.148718  1.150218  1.218111  1.227022  1.205273  1.203420  1.254664  1.243682  1.250497  1.240303 
dram[1]:  1.286422  1.271401  1.206763  1.204503  1.170994  1.175022  1.162996  1.179667  1.184116  1.219444  1.209934  1.185676  1.238550  1.260829  1.235350  1.235734 
dram[2]:  1.294520  1.241379  1.167897  1.184644  1.170818  1.182971  1.188073  1.176101  1.223744  1.205530  1.154242  1.195212  1.304472  1.281280  1.243714  1.237321 
dram[3]:  1.250242  1.291346  1.179048  1.204320  1.199623  1.180417  1.198910  1.183147  1.249531  1.205773  1.168412  1.222222  1.288023  1.276155  1.200557  1.226257 
dram[4]:  1.301411  1.281467  1.184557  1.204717  1.193182  1.194723  1.185349  1.200897  1.181736  1.185753  1.219091  1.234160  1.272986  1.257326  1.235582  1.222649 
dram[5]:  1.308081  1.263821  1.217309  1.188501  1.198735  1.221495  1.176000  1.226786  1.190388  1.193078  1.208182  1.214087  1.242727  1.255750  1.255632  1.237397 
dram[6]:  1.283109  1.284404  1.164903  1.185424  1.203483  1.201869  1.207407  1.209132  1.202029  1.187097  1.182301  1.209738  1.278782  1.257407  1.267420  1.273973 
dram[7]:  1.259981  1.267062  1.200909  1.179785  1.193694  1.196078  1.185764  1.145242  1.208751  1.186933  1.202381  1.196721  1.256387  1.262405  1.264981  1.246704 
dram[8]:  1.284457  1.267375  1.166667  1.141601  1.194566  1.182569  1.171717  1.154386  1.199822  1.178245  1.224527  1.192547  1.249546  1.256086  1.241096  1.250000 
dram[9]:  1.302852  1.281008  1.177419  1.170412  1.181584  1.202966  1.189787  1.171700  1.189954  1.194166  1.203704  1.208446  1.241224  1.231390  1.253983  1.278626 
dram[10]:  1.271010  1.235840  1.151515  1.180313  1.190778  1.208175  1.193778  1.216000  1.178985  1.180979  1.165950  1.182796  1.266038  1.242964  1.280822  1.233239 
dram[11]:  1.229539  1.223827  1.147585  1.184518  1.192967  1.173060  1.204745  1.201627  1.180357  1.201275  1.184987  1.209821  1.256654  1.235078  1.247830  1.237833 
average row locality = 253353/208434 = 1.215507
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1295      1319      1274      1303      1307      1313      1344      1317      1251      1335      1280      1337      1322      1356      1241      1293 
dram[1]:      1298      1307      1249      1284      1308      1336      1320      1346      1312      1317      1291      1341      1275      1346      1291      1303 
dram[2]:      1323      1296      1266      1296      1316      1306      1295      1309      1340      1308      1347      1298      1348      1299      1268      1275 
dram[3]:      1294      1343      1238      1338      1274      1302      1320      1376      1332      1295      1339      1353      1335      1333      1275      1301 
dram[4]:      1291      1293      1258      1277      1260      1313      1343      1339      1307      1315      1341      1344      1324      1351      1246      1256 
dram[5]:      1295      1303      1294      1261      1327      1307      1323      1374      1288      1310      1329      1310      1347      1343      1265      1333 
dram[6]:      1337      1260      1321      1285      1313      1286      1304      1324      1303      1288      1336      1292      1321      1336      1327      1286 
dram[7]:      1294      1281      1321      1319      1325      1342      1366      1372      1326      1308      1313      1314      1355      1299      1335      1310 
dram[8]:      1314      1313      1344      1298      1363      1289      1392      1316      1351      1289      1358      1344      1354      1266      1342      1229 
dram[9]:      1325      1322      1314      1250      1373      1298      1398      1358      1303      1310      1364      1344      1358      1350      1319      1322 
dram[10]:      1346      1331      1330      1283      1317      1271      1343      1368      1324      1279      1355      1319      1319      1303      1290      1290 
dram[11]:      1307      1356      1283      1316      1323      1315      1371      1329      1322      1319      1325      1354      1299      1321      1278      1332 
total dram reads = 252403
bank skew: 1398/1229 = 1.14
chip skew: 21308/20858 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0        89        88        68        72 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0        92        88        64        72 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0        92        88        72        72 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0        77        84        72        64 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0        76        88        72        72 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0        80        88        65        68 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0        92        88        76        64 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        88        96        61        56 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0        92        96        67        64 
dram[9]:         0         0         0         0         0         0         0         0         0         0         4         4        84        92        76        72 
dram[10]:         0         0         0         0         0         0         0         0         0         0         4         4        89        88        70        64 
dram[11]:         0         0         0         0         0         0         0         0         0         0         4         4        92        96        64        64 
total dram writes = 3778
min_bank_accesses = 0!
chip skew: 332/297 = 1.12
average mf latency per bank:
dram[0]:        793       797       853       868       805       772       818       809       824       754       831       754      8279      8648      2184       999
dram[1]:        886       882       907       891       788       774       818       840       792       826       800       770      8708      8047      1076      1009
dram[2]:        927       903       964       910       812       748       934       872       908       881       830       793     13164     14593      1238      1204
dram[3]:        901       866       923       822       800       774       881       807       877       842       765       722     10583     11408      1172      1099
dram[4]:        886       865       807       811       874       890       804       802       849       861       793       798     12409     12219      1144      1181
dram[5]:        849       840       807       860       823       795       832       799       882       824       770       814      9762     12173      1131      1079
dram[6]:        864       878       838       813       812       790       855       843       831       813       845       879      9173      9096       989       985
dram[7]:        822       819       835       852       825       778       829       825       815       819       866       805     10671     10090      1015      1081
dram[8]:        819       822       826       800       744       777       807       837       849       855      1933       809     10017     10953      1085      1086
dram[9]:        835       843       810       868       760       821       850       847       842       813       825       773     11369     10693      1043      1006
dram[10]:        840       807       832       825       835       845       835       845       837       845       749       776     11112     11531      1026      1008
dram[11]:        835       791       864       848       817       813       905       914       834       799       801       789     15739     12802      1155       956
maximum mf latency per bank:
dram[0]:        789       782       815       748       764       811       708       783       731       752       723       657      1030      1024      1041       759
dram[1]:        803       783       875       767       838       709       750       786       909       714       842       701      1063      1024       799       841
dram[2]:        722       818       802       697       778       760       780       799       776       712       654       757      1024      1074       909       930
dram[3]:        670       818       706       773       759       687       835       829       805       668       758       834      1127       943       832       848
dram[4]:        709       784       724       725       773       769       777       776       737       847       655       725       983      1099       694       638
dram[5]:        766       684       805       765       787       807       714       817       775       816       657       714       963      1002       783       713
dram[6]:        713       677       759       773       802       820       721       728       713       696       590       667       924      1186       737       783
dram[7]:        728       656       755       721       726       757       886       872       791       797       831       829       821       923       802       712
dram[8]:        746       752       731       702       696       836       862       730       822       772      1221       754      1047      1054       767       668
dram[9]:        825       863       840       812       882       893       802       706       813       817       792       841       705       916       862       825
dram[10]:        737       625       778       796       913       737       784       865       710       831       789       742       810       854       737       740
dram[11]:        913       890       811       894       838       793       868       911       909       882       762       794      1147      1078       986       866

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7426862 n_nop=7371546 n_act=17257 n_pre=17241 n_ref_event=0 n_req=20967 n_rd=20887 n_rd_L2_A=0 n_write=0 n_wr_bk=317 bw_util=0.01142
n_activity=1215218 dram_eff=0.06979
bk0: 1295a 7371186i bk1: 1319a 7371892i bk2: 1274a 7370342i bk3: 1303a 7369021i bk4: 1307a 7368474i bk5: 1313a 7367124i bk6: 1344a 7364848i bk7: 1317a 7365523i bk8: 1251a 7372186i bk9: 1335a 7368781i bk10: 1280a 7369837i bk11: 1337a 7367815i bk12: 1322a 7368264i bk13: 1356a 7366838i bk14: 1241a 7372148i bk15: 1293a 7369818i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.177040
Row_Buffer_Locality_read = 0.177670
Row_Buffer_Locality_write = 0.012500
Bank_Level_Parallism = 1.333134
Bank_Level_Parallism_Col = 1.109243
Bank_Level_Parallism_Ready = 1.003122
write_to_read_ratio_blp_rw_average = 0.008001
GrpLevelPara = 1.091275 

BW Util details:
bwutil = 0.011420 
total_CMD = 7426862 
util_bw = 84816 
Wasted_Col = 359717 
Wasted_Row = 292509 
Idle = 6689820 

BW Util Bottlenecks: 
RCDc_limit = 389072 
RCDWRc_limit = 991 
WTRc_limit = 707 
RTWc_limit = 1187 
CCDLc_limit = 4392 
rwq = 0 
CCDLc_limit_alone = 4332 
WTRc_limit_alone = 691 
RTWc_limit_alone = 1143 

Commands details: 
total_CMD = 7426862 
n_nop = 7371546 
Read = 20887 
Write = 0 
L2_Alloc = 0 
L2_WB = 317 
n_act = 17257 
n_pre = 17241 
n_ref = 0 
n_req = 20967 
total_req = 21204 

Dual Bus Interface Util: 
issued_total_row = 34498 
issued_total_col = 21204 
Row_Bus_Util =  0.004645 
CoL_Bus_Util = 0.002855 
Either_Row_CoL_Bus_Util = 0.007448 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.006978 
queue_avg = 0.029374 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0293742
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7426862 n_nop=7371399 n_act=17316 n_pre=17300 n_ref_event=0 n_req=21003 n_rd=20924 n_rd_L2_A=0 n_write=0 n_wr_bk=316 bw_util=0.01144
n_activity=1223577 dram_eff=0.06944
bk0: 1298a 7372493i bk1: 1307a 7371932i bk2: 1249a 7371096i bk3: 1284a 7370169i bk4: 1308a 7367776i bk5: 1336a 7367079i bk6: 1320a 7366168i bk7: 1346a 7365718i bk8: 1312a 7367471i bk9: 1317a 7369245i bk10: 1291a 7369902i bk11: 1341a 7367108i bk12: 1275a 7370827i bk13: 1346a 7368467i bk14: 1291a 7368966i bk15: 1303a 7368575i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.175642
Row_Buffer_Locality_read = 0.176161
Row_Buffer_Locality_write = 0.037975
Bank_Level_Parallism = 1.321111
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.005777
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.011440 
total_CMD = 7426862 
util_bw = 84960 
Wasted_Col = 363245 
Wasted_Row = 296098 
Idle = 6682559 

BW Util Bottlenecks: 
RCDc_limit = 391182 
RCDWRc_limit = 917 
WTRc_limit = 949 
RTWc_limit = 1261 
CCDLc_limit = 4574 
rwq = 0 
CCDLc_limit_alone = 4506 
WTRc_limit_alone = 931 
RTWc_limit_alone = 1211 

Commands details: 
total_CMD = 7426862 
n_nop = 7371399 
Read = 20924 
Write = 0 
L2_Alloc = 0 
L2_WB = 316 
n_act = 17316 
n_pre = 17300 
n_ref = 0 
n_req = 21003 
total_req = 21240 

Dual Bus Interface Util: 
issued_total_row = 34616 
issued_total_col = 21240 
Row_Bus_Util =  0.004661 
CoL_Bus_Util = 0.002860 
Either_Row_CoL_Bus_Util = 0.007468 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.007086 
queue_avg = 0.030630 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0306299
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7426862 n_nop=7371520 n_act=17271 n_pre=17255 n_ref_event=0 n_req=20971 n_rd=20890 n_rd_L2_A=0 n_write=0 n_wr_bk=324 bw_util=0.01143
n_activity=1229610 dram_eff=0.06901
bk0: 1323a 7372170i bk1: 1296a 7370711i bk2: 1266a 7369004i bk3: 1296a 7369071i bk4: 1316a 7367653i bk5: 1306a 7368767i bk6: 1295a 7369183i bk7: 1309a 7367277i bk8: 1340a 7368257i bk9: 1308a 7369443i bk10: 1347a 7365483i bk11: 1298a 7369850i bk12: 1348a 7369920i bk13: 1299a 7372107i bk14: 1268a 7370706i bk15: 1275a 7370682i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.176529
Row_Buffer_Locality_read = 0.177070
Row_Buffer_Locality_write = 0.037037
Bank_Level_Parallism = 1.308770
Bank_Level_Parallism_Col = 1.103143
Bank_Level_Parallism_Ready = 1.006347
write_to_read_ratio_blp_rw_average = 0.008213
GrpLevelPara = 1.084240 

BW Util details:
bwutil = 0.011426 
total_CMD = 7426862 
util_bw = 84856 
Wasted_Col = 363452 
Wasted_Row = 297398 
Idle = 6681156 

BW Util Bottlenecks: 
RCDc_limit = 390578 
RCDWRc_limit = 957 
WTRc_limit = 625 
RTWc_limit = 1176 
CCDLc_limit = 4489 
rwq = 0 
CCDLc_limit_alone = 4391 
WTRc_limit_alone = 575 
RTWc_limit_alone = 1128 

Commands details: 
total_CMD = 7426862 
n_nop = 7371520 
Read = 20890 
Write = 0 
L2_Alloc = 0 
L2_WB = 324 
n_act = 17271 
n_pre = 17255 
n_ref = 0 
n_req = 20971 
total_req = 21214 

Dual Bus Interface Util: 
issued_total_row = 34526 
issued_total_col = 21214 
Row_Bus_Util =  0.004649 
CoL_Bus_Util = 0.002856 
Either_Row_CoL_Bus_Util = 0.007452 
Issued_on_Two_Bus_Simul_Util = 0.000054 
issued_two_Eff = 0.007192 
queue_avg = 0.027673 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0276727
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7426862 n_nop=7371240 n_act=17324 n_pre=17308 n_ref_event=0 n_req=21123 n_rd=21048 n_rd_L2_A=0 n_write=0 n_wr_bk=297 bw_util=0.0115
n_activity=1229727 dram_eff=0.06943
bk0: 1294a 7370645i bk1: 1343a 7370578i bk2: 1238a 7370939i bk3: 1338a 7367925i bk4: 1274a 7370061i bk5: 1302a 7368955i bk6: 1320a 7367893i bk7: 1376a 7365667i bk8: 1332a 7369099i bk9: 1295a 7370080i bk10: 1339a 7365978i bk11: 1353a 7368237i bk12: 1335a 7370181i bk13: 1333a 7369264i bk14: 1275a 7367806i bk15: 1301a 7368834i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.179946
Row_Buffer_Locality_read = 0.180302
Row_Buffer_Locality_write = 0.080000
Bank_Level_Parallism = 1.321779
Bank_Level_Parallism_Col = 1.106711
Bank_Level_Parallism_Ready = 1.005281
write_to_read_ratio_blp_rw_average = 0.007304
GrpLevelPara = 1.086724 

BW Util details:
bwutil = 0.011496 
total_CMD = 7426862 
util_bw = 85380 
Wasted_Col = 362920 
Wasted_Row = 296520 
Idle = 6682042 

BW Util Bottlenecks: 
RCDc_limit = 391413 
RCDWRc_limit = 833 
WTRc_limit = 776 
RTWc_limit = 1107 
CCDLc_limit = 4621 
rwq = 0 
CCDLc_limit_alone = 4506 
WTRc_limit_alone = 721 
RTWc_limit_alone = 1047 

Commands details: 
total_CMD = 7426862 
n_nop = 7371240 
Read = 21048 
Write = 0 
L2_Alloc = 0 
L2_WB = 297 
n_act = 17324 
n_pre = 17308 
n_ref = 0 
n_req = 21123 
total_req = 21345 

Dual Bus Interface Util: 
issued_total_row = 34632 
issued_total_col = 21345 
Row_Bus_Util =  0.004663 
CoL_Bus_Util = 0.002874 
Either_Row_CoL_Bus_Util = 0.007489 
Issued_on_Two_Bus_Simul_Util = 0.000048 
issued_two_Eff = 0.006382 
queue_avg = 0.031335 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0313353
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7426862 n_nop=7371750 n_act=17144 n_pre=17128 n_ref_event=0 n_req=20935 n_rd=20858 n_rd_L2_A=0 n_write=0 n_wr_bk=308 bw_util=0.0114
n_activity=1221311 dram_eff=0.06932
bk0: 1291a 7373178i bk1: 1293a 7372750i bk2: 1258a 7370877i bk3: 1277a 7370294i bk4: 1260a 7370906i bk5: 1313a 7368587i bk6: 1343a 7366569i bk7: 1339a 7367643i bk8: 1307a 7368711i bk9: 1315a 7367771i bk10: 1341a 7368858i bk11: 1344a 7369034i bk12: 1324a 7369328i bk13: 1351a 7367590i bk14: 1246a 7371464i bk15: 1256a 7371563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.181180
Row_Buffer_Locality_read = 0.181705
Row_Buffer_Locality_write = 0.038961
Bank_Level_Parallism = 1.314077
Bank_Level_Parallism_Col = 1.104848
Bank_Level_Parallism_Ready = 1.004021
write_to_read_ratio_blp_rw_average = 0.007392
GrpLevelPara = 1.085663 

BW Util details:
bwutil = 0.011400 
total_CMD = 7426862 
util_bw = 84664 
Wasted_Col = 360002 
Wasted_Row = 294455 
Idle = 6687741 

BW Util Bottlenecks: 
RCDc_limit = 387557 
RCDWRc_limit = 909 
WTRc_limit = 801 
RTWc_limit = 1084 
CCDLc_limit = 4546 
rwq = 0 
CCDLc_limit_alone = 4466 
WTRc_limit_alone = 761 
RTWc_limit_alone = 1044 

Commands details: 
total_CMD = 7426862 
n_nop = 7371750 
Read = 20858 
Write = 0 
L2_Alloc = 0 
L2_WB = 308 
n_act = 17144 
n_pre = 17128 
n_ref = 0 
n_req = 20935 
total_req = 21166 

Dual Bus Interface Util: 
issued_total_row = 34272 
issued_total_col = 21166 
Row_Bus_Util =  0.004615 
CoL_Bus_Util = 0.002850 
Either_Row_CoL_Bus_Util = 0.007421 
Issued_on_Two_Bus_Simul_Util = 0.000044 
issued_two_Eff = 0.005915 
queue_avg = 0.029415 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0294147
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7426862 n_nop=7371435 n_act=17227 n_pre=17211 n_ref_event=0 n_req=21085 n_rd=21009 n_rd_L2_A=0 n_write=0 n_wr_bk=301 bw_util=0.01148
n_activity=1216828 dram_eff=0.07005
bk0: 1295a 7372523i bk1: 1303a 7371509i bk2: 1294a 7370066i bk3: 1261a 7369988i bk4: 1327a 7367489i bk5: 1307a 7370411i bk6: 1323a 7367092i bk7: 1374a 7367276i bk8: 1288a 7368765i bk9: 1310a 7368357i bk10: 1329a 7368742i bk11: 1310a 7369235i bk12: 1347a 7366470i bk13: 1343a 7368020i bk14: 1265a 7371072i bk15: 1333a 7368089i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.183069
Row_Buffer_Locality_read = 0.183493
Row_Buffer_Locality_write = 0.065789
Bank_Level_Parallism = 1.328396
Bank_Level_Parallism_Col = 1.107624
Bank_Level_Parallism_Ready = 1.003759
write_to_read_ratio_blp_rw_average = 0.007591
GrpLevelPara = 1.087741 

BW Util details:
bwutil = 0.011477 
total_CMD = 7426862 
util_bw = 85240 
Wasted_Col = 360257 
Wasted_Row = 293564 
Idle = 6687801 

BW Util Bottlenecks: 
RCDc_limit = 388845 
RCDWRc_limit = 881 
WTRc_limit = 682 
RTWc_limit = 1178 
CCDLc_limit = 4382 
rwq = 0 
CCDLc_limit_alone = 4293 
WTRc_limit_alone = 631 
RTWc_limit_alone = 1140 

Commands details: 
total_CMD = 7426862 
n_nop = 7371435 
Read = 21009 
Write = 0 
L2_Alloc = 0 
L2_WB = 301 
n_act = 17227 
n_pre = 17211 
n_ref = 0 
n_req = 21085 
total_req = 21310 

Dual Bus Interface Util: 
issued_total_row = 34438 
issued_total_col = 21310 
Row_Bus_Util =  0.004637 
CoL_Bus_Util = 0.002869 
Either_Row_CoL_Bus_Util = 0.007463 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.005791 
queue_avg = 0.031977 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0319772
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7426862 n_nop=7371676 n_act=17161 n_pre=17145 n_ref_event=0 n_req=20999 n_rd=20919 n_rd_L2_A=0 n_write=0 n_wr_bk=320 bw_util=0.01144
n_activity=1210069 dram_eff=0.07021
bk0: 1337a 7370646i bk1: 1260a 7374274i bk2: 1321a 7366683i bk3: 1285a 7368840i bk4: 1313a 7368433i bk5: 1286a 7370376i bk6: 1304a 7369808i bk7: 1324a 7368228i bk8: 1303a 7369987i bk9: 1288a 7369870i bk10: 1336a 7367242i bk11: 1292a 7369824i bk12: 1321a 7369289i bk13: 1336a 7368909i bk14: 1327a 7369235i bk15: 1286a 7371904i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.182866
Row_Buffer_Locality_read = 0.183326
Row_Buffer_Locality_write = 0.062500
Bank_Level_Parallism = 1.322797
Bank_Level_Parallism_Col = 1.109934
Bank_Level_Parallism_Ready = 1.006062
write_to_read_ratio_blp_rw_average = 0.008078
GrpLevelPara = 1.090110 

BW Util details:
bwutil = 0.011439 
total_CMD = 7426862 
util_bw = 84956 
Wasted_Col = 358341 
Wasted_Row = 292010 
Idle = 6691555 

BW Util Bottlenecks: 
RCDc_limit = 387013 
RCDWRc_limit = 916 
WTRc_limit = 857 
RTWc_limit = 1310 
CCDLc_limit = 4493 
rwq = 0 
CCDLc_limit_alone = 4417 
WTRc_limit_alone = 817 
RTWc_limit_alone = 1274 

Commands details: 
total_CMD = 7426862 
n_nop = 7371676 
Read = 20919 
Write = 0 
L2_Alloc = 0 
L2_WB = 320 
n_act = 17161 
n_pre = 17145 
n_ref = 0 
n_req = 20999 
total_req = 21239 

Dual Bus Interface Util: 
issued_total_row = 34306 
issued_total_col = 21239 
Row_Bus_Util =  0.004619 
CoL_Bus_Util = 0.002860 
Either_Row_CoL_Bus_Util = 0.007431 
Issued_on_Two_Bus_Simul_Util = 0.000048 
issued_two_Eff = 0.006505 
queue_avg = 0.027738 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0277385
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7426862 n_nop=7370825 n_act=17503 n_pre=17487 n_ref_event=0 n_req=21256 n_rd=21180 n_rd_L2_A=0 n_write=0 n_wr_bk=301 bw_util=0.01157
n_activity=1227827 dram_eff=0.06998
bk0: 1294a 7371786i bk1: 1281a 7373072i bk2: 1321a 7367932i bk3: 1319a 7367685i bk4: 1325a 7368189i bk5: 1342a 7367127i bk6: 1366a 7365390i bk7: 1372a 7362587i bk8: 1326a 7367791i bk9: 1308a 7367598i bk10: 1313a 7368054i bk11: 1314a 7368357i bk12: 1355a 7367084i bk13: 1299a 7369261i bk14: 1335a 7369125i bk15: 1310a 7370281i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.176656
Row_Buffer_Locality_read = 0.177148
Row_Buffer_Locality_write = 0.039474
Bank_Level_Parallism = 1.332246
Bank_Level_Parallism_Col = 1.111004
Bank_Level_Parallism_Ready = 1.005765
write_to_read_ratio_blp_rw_average = 0.007586
GrpLevelPara = 1.090124 

BW Util details:
bwutil = 0.011569 
total_CMD = 7426862 
util_bw = 85924 
Wasted_Col = 364548 
Wasted_Row = 296622 
Idle = 6679768 

BW Util Bottlenecks: 
RCDc_limit = 394421 
RCDWRc_limit = 902 
WTRc_limit = 798 
RTWc_limit = 1208 
CCDLc_limit = 4680 
rwq = 0 
CCDLc_limit_alone = 4570 
WTRc_limit_alone = 740 
RTWc_limit_alone = 1156 

Commands details: 
total_CMD = 7426862 
n_nop = 7370825 
Read = 21180 
Write = 0 
L2_Alloc = 0 
L2_WB = 301 
n_act = 17503 
n_pre = 17487 
n_ref = 0 
n_req = 21256 
total_req = 21481 

Dual Bus Interface Util: 
issued_total_row = 34990 
issued_total_col = 21481 
Row_Bus_Util =  0.004711 
CoL_Bus_Util = 0.002892 
Either_Row_CoL_Bus_Util = 0.007545 
Issued_on_Two_Bus_Simul_Util = 0.000058 
issued_two_Eff = 0.007745 
queue_avg = 0.031111 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.031111
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7426862 n_nop=7370614 n_act=17585 n_pre=17569 n_ref_event=0 n_req=21242 n_rd=21162 n_rd_L2_A=0 n_write=0 n_wr_bk=319 bw_util=0.01157
n_activity=1227097 dram_eff=0.07002
bk0: 1314a 7372133i bk1: 1313a 7371046i bk2: 1344a 7365499i bk3: 1298a 7367262i bk4: 1363a 7366570i bk5: 1289a 7368874i bk6: 1392a 7363534i bk7: 1316a 7366860i bk8: 1351a 7366189i bk9: 1289a 7368801i bk10: 1358a 7367075i bk11: 1344a 7366116i bk12: 1354a 7367089i bk13: 1266a 7371066i bk14: 1342a 7367271i bk15: 1229a 7372653i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.172253
Row_Buffer_Locality_read = 0.172621
Row_Buffer_Locality_write = 0.075000
Bank_Level_Parallism = 1.336823
Bank_Level_Parallism_Col = 1.111486
Bank_Level_Parallism_Ready = 1.005620
write_to_read_ratio_blp_rw_average = 0.007885
GrpLevelPara = 1.091378 

BW Util details:
bwutil = 0.011569 
total_CMD = 7426862 
util_bw = 85924 
Wasted_Col = 365693 
Wasted_Row = 295546 
Idle = 6679699 

BW Util Bottlenecks: 
RCDc_limit = 396269 
RCDWRc_limit = 925 
WTRc_limit = 809 
RTWc_limit = 1128 
CCDLc_limit = 4523 
rwq = 0 
CCDLc_limit_alone = 4433 
WTRc_limit_alone = 781 
RTWc_limit_alone = 1066 

Commands details: 
total_CMD = 7426862 
n_nop = 7370614 
Read = 21162 
Write = 0 
L2_Alloc = 0 
L2_WB = 319 
n_act = 17585 
n_pre = 17569 
n_ref = 0 
n_req = 21242 
total_req = 21481 

Dual Bus Interface Util: 
issued_total_row = 35154 
issued_total_col = 21481 
Row_Bus_Util =  0.004733 
CoL_Bus_Util = 0.002892 
Either_Row_CoL_Bus_Util = 0.007574 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.006880 
queue_avg = 0.031274 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.031274
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7426862 n_nop=7370507 n_act=17590 n_pre=17574 n_ref_event=0 n_req=21391 n_rd=21308 n_rd_L2_A=0 n_write=0 n_wr_bk=332 bw_util=0.01165
n_activity=1227110 dram_eff=0.07054
bk0: 1325a 7371883i bk1: 1322a 7371836i bk2: 1314a 7367124i bk3: 1250a 7369911i bk4: 1373a 7364896i bk5: 1298a 7369181i bk6: 1398a 7364123i bk7: 1358a 7365751i bk8: 1303a 7368347i bk9: 1310a 7368382i bk10: 1364a 7365844i bk11: 1344a 7367221i bk12: 1358a 7366401i bk13: 1350a 7366482i bk14: 1319a 7368527i bk15: 1322a 7368815i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.177785
Row_Buffer_Locality_read = 0.178196
Row_Buffer_Locality_write = 0.072289
Bank_Level_Parallism = 1.337457
Bank_Level_Parallism_Col = 1.111530
Bank_Level_Parallism_Ready = 1.004528
write_to_read_ratio_blp_rw_average = 0.008148
GrpLevelPara = 1.091428 

BW Util details:
bwutil = 0.011655 
total_CMD = 7426862 
util_bw = 86560 
Wasted_Col = 365953 
Wasted_Row = 297290 
Idle = 6677059 

BW Util Bottlenecks: 
RCDc_limit = 396278 
RCDWRc_limit = 946 
WTRc_limit = 736 
RTWc_limit = 1218 
CCDLc_limit = 4681 
rwq = 0 
CCDLc_limit_alone = 4601 
WTRc_limit_alone = 696 
RTWc_limit_alone = 1178 

Commands details: 
total_CMD = 7426862 
n_nop = 7370507 
Read = 21308 
Write = 0 
L2_Alloc = 0 
L2_WB = 332 
n_act = 17590 
n_pre = 17574 
n_ref = 0 
n_req = 21391 
total_req = 21640 

Dual Bus Interface Util: 
issued_total_row = 35164 
issued_total_col = 21640 
Row_Bus_Util =  0.004735 
CoL_Bus_Util = 0.002914 
Either_Row_CoL_Bus_Util = 0.007588 
Issued_on_Two_Bus_Simul_Util = 0.000060 
issued_two_Eff = 0.007967 
queue_avg = 0.033155 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0331553
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7426862 n_nop=7370925 n_act=17480 n_pre=17464 n_ref_event=0 n_req=21150 n_rd=21068 n_rd_L2_A=0 n_write=0 n_wr_bk=319 bw_util=0.01152
n_activity=1224747 dram_eff=0.06985
bk0: 1346a 7370209i bk1: 1331a 7370312i bk2: 1330a 7365452i bk3: 1283a 7369101i bk4: 1317a 7367574i bk5: 1271a 7371173i bk6: 1343a 7367191i bk7: 1368a 7367096i bk8: 1324a 7367234i bk9: 1279a 7369349i bk10: 1355a 7365509i bk11: 1319a 7367805i bk12: 1319a 7368877i bk13: 1303a 7369051i bk14: 1290a 7372153i bk15: 1290a 7369975i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.173617
Row_Buffer_Locality_read = 0.174008
Row_Buffer_Locality_write = 0.073171
Bank_Level_Parallism = 1.326005
Bank_Level_Parallism_Col = 1.112057
Bank_Level_Parallism_Ready = 1.003934
write_to_read_ratio_blp_rw_average = 0.008961
GrpLevelPara = 1.090836 

BW Util details:
bwutil = 0.011519 
total_CMD = 7426862 
util_bw = 85548 
Wasted_Col = 364526 
Wasted_Row = 295280 
Idle = 6681508 

BW Util Bottlenecks: 
RCDc_limit = 394149 
RCDWRc_limit = 944 
WTRc_limit = 673 
RTWc_limit = 1764 
CCDLc_limit = 4645 
rwq = 0 
CCDLc_limit_alone = 4498 
WTRc_limit_alone = 629 
RTWc_limit_alone = 1661 

Commands details: 
total_CMD = 7426862 
n_nop = 7370925 
Read = 21068 
Write = 0 
L2_Alloc = 0 
L2_WB = 319 
n_act = 17480 
n_pre = 17464 
n_ref = 0 
n_req = 21150 
total_req = 21387 

Dual Bus Interface Util: 
issued_total_row = 34944 
issued_total_col = 21387 
Row_Bus_Util =  0.004705 
CoL_Bus_Util = 0.002880 
Either_Row_CoL_Bus_Util = 0.007532 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.007044 
queue_avg = 0.028723 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0287234
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7426862 n_nop=7370543 n_act=17600 n_pre=17584 n_ref_event=0 n_req=21231 n_rd=21150 n_rd_L2_A=0 n_write=0 n_wr_bk=324 bw_util=0.01157
n_activity=1231948 dram_eff=0.06972
bk0: 1307a 7369028i bk1: 1356a 7367428i bk2: 1283a 7366908i bk3: 1316a 7367161i bk4: 1323a 7367612i bk5: 1315a 7367002i bk6: 1371a 7365199i bk7: 1329a 7367180i bk8: 1322a 7366729i bk9: 1319a 7368095i bk10: 1325a 7367318i bk11: 1354a 7367455i bk12: 1299a 7370315i bk13: 1321a 7368410i bk14: 1278a 7370344i bk15: 1332a 7367899i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.171118
Row_Buffer_Locality_read = 0.171631
Row_Buffer_Locality_write = 0.037037
Bank_Level_Parallism = 1.336844
Bank_Level_Parallism_Col = 1.110968
Bank_Level_Parallism_Ready = 1.005247
write_to_read_ratio_blp_rw_average = 0.007920
GrpLevelPara = 1.091025 

BW Util details:
bwutil = 0.011566 
total_CMD = 7426862 
util_bw = 85896 
Wasted_Col = 366398 
Wasted_Row = 297843 
Idle = 6676725 

BW Util Bottlenecks: 
RCDc_limit = 396629 
RCDWRc_limit = 964 
WTRc_limit = 834 
RTWc_limit = 1191 
CCDLc_limit = 4576 
rwq = 0 
CCDLc_limit_alone = 4487 
WTRc_limit_alone = 792 
RTWc_limit_alone = 1144 

Commands details: 
total_CMD = 7426862 
n_nop = 7370543 
Read = 21150 
Write = 0 
L2_Alloc = 0 
L2_WB = 324 
n_act = 17600 
n_pre = 17584 
n_ref = 0 
n_req = 21231 
total_req = 21474 

Dual Bus Interface Util: 
issued_total_row = 35184 
issued_total_col = 21474 
Row_Bus_Util =  0.004737 
CoL_Bus_Util = 0.002891 
Either_Row_CoL_Bus_Util = 0.007583 
Issued_on_Two_Bus_Simul_Util = 0.000046 
issued_two_Eff = 0.006019 
queue_avg = 0.033160 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0331599

========= L2 cache stats =========
L2_cache_bank[0]: Access = 76152, Miss = 10447, Miss_rate = 0.137, Pending_hits = 17, Reservation_fails = 98
L2_cache_bank[1]: Access = 76103, Miss = 10705, Miss_rate = 0.141, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 75186, Miss = 10472, Miss_rate = 0.139, Pending_hits = 3, Reservation_fails = 48
L2_cache_bank[3]: Access = 74990, Miss = 10712, Miss_rate = 0.143, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[4]: Access = 100883, Miss = 10639, Miss_rate = 0.105, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 111146, Miss = 10523, Miss_rate = 0.095, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 90913, Miss = 10536, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 96105, Miss = 10765, Miss_rate = 0.112, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 101266, Miss = 10494, Miss_rate = 0.104, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[9]: Access = 99247, Miss = 10624, Miss_rate = 0.107, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 87054, Miss = 10601, Miss_rate = 0.122, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 100539, Miss = 10677, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 83663, Miss = 10706, Miss_rate = 0.128, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 82857, Miss = 10485, Miss_rate = 0.127, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 95008, Miss = 10756, Miss_rate = 0.113, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 88514, Miss = 10669, Miss_rate = 0.121, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 93550, Miss = 10952, Miss_rate = 0.117, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[17]: Access = 91644, Miss = 10476, Miss_rate = 0.114, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 98932, Miss = 10890, Miss_rate = 0.110, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 94407, Miss = 10690, Miss_rate = 0.113, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[20]: Access = 96241, Miss = 10758, Miss_rate = 0.112, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 97300, Miss = 10572, Miss_rate = 0.109, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 113101, Miss = 10644, Miss_rate = 0.094, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 100721, Miss = 10778, Miss_rate = 0.107, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 2225522
L2_total_cache_misses = 255571
L2_total_cache_miss_rate = 0.1148
L2_total_cache_pending_hits = 56
L2_total_cache_reservation_fails = 146
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1264389
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 70398
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 146
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 182005
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 56
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 705506
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 797
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2371
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1516848
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 708674
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 146
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=2225522
icnt_total_pkts_simt_to_mem=2225522
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2225522
Req_Network_cycles = 2896070
Req_Network_injected_packets_per_cycle =       0.7685 
Req_Network_conflicts_per_cycle =       0.1190
Req_Network_conflicts_per_cycle_util =       0.4246
Req_Bank_Level_Parallism =       2.7418
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.1563
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0320

Reply_Network_injected_packets_num = 2225522
Reply_Network_cycles = 2896070
Reply_Network_injected_packets_per_cycle =        0.7685
Reply_Network_conflicts_per_cycle =        0.7799
Reply_Network_conflicts_per_cycle_util =       2.7582
Reply_Bank_Level_Parallism =       2.7179
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2450
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0256
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 21 min, 51 sec (4911 sec)
gpgpu_simulation_rate = 5799 (inst/sec)
gpgpu_simulation_rate = 589 (cycle/sec)
gpgpu_silicon_slowdown = 2317487x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe24462b9c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b90..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffe24462ca0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b70..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b68..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462cc0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b50..

GPGPU-Sim PTX: cudaLaunch for 0x0x560a4757f35a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_ 
GPGPU-Sim PTX: pushing kernel '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_' to stream 0, gridDim= (13,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 10 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 10 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
Destroy streams for kernel 10: size 0
kernel_name = _Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_ 
kernel_launch_uid = 10 
gpu_sim_cycle = 11991
gpu_sim_insn = 210965
gpu_ipc =      17.5936
gpu_tot_sim_cycle = 2908061
gpu_tot_sim_insn = 28694252
gpu_tot_ipc =       9.8671
gpu_tot_issued_cta = 121
gpu_occupancy = 24.9966% 
gpu_tot_occupancy = 16.2381% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0625
partiton_level_parallism_total  =       0.7656
partiton_level_parallism_util =       1.4053
partiton_level_parallism_util_total  =       2.7410
L2_BW  =       2.7284 GB/Sec
L2_BW_total  =      33.4393 GB/Sec
gpu_total_sim_rate=5821

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 304543, Miss = 62242, Miss_rate = 0.204, Pending_hits = 93, Reservation_fails = 28836
	L1D_cache_core[1]: Access = 274956, Miss = 49922, Miss_rate = 0.182, Pending_hits = 99, Reservation_fails = 20036
	L1D_cache_core[2]: Access = 233056, Miss = 55134, Miss_rate = 0.237, Pending_hits = 114, Reservation_fails = 29510
	L1D_cache_core[3]: Access = 185578, Miss = 49543, Miss_rate = 0.267, Pending_hits = 101, Reservation_fails = 28197
	L1D_cache_core[4]: Access = 242451, Miss = 51317, Miss_rate = 0.212, Pending_hits = 39, Reservation_fails = 25092
	L1D_cache_core[5]: Access = 201768, Miss = 57207, Miss_rate = 0.284, Pending_hits = 49, Reservation_fails = 36666
	L1D_cache_core[6]: Access = 190358, Miss = 37192, Miss_rate = 0.195, Pending_hits = 39, Reservation_fails = 17322
	L1D_cache_core[7]: Access = 247313, Miss = 54398, Miss_rate = 0.220, Pending_hits = 55, Reservation_fails = 28170
	L1D_cache_core[8]: Access = 283873, Miss = 78612, Miss_rate = 0.277, Pending_hits = 43, Reservation_fails = 50262
	L1D_cache_core[9]: Access = 201046, Miss = 46731, Miss_rate = 0.232, Pending_hits = 66, Reservation_fails = 29703
	L1D_cache_core[10]: Access = 200082, Miss = 41857, Miss_rate = 0.209, Pending_hits = 62, Reservation_fails = 22273
	L1D_cache_core[11]: Access = 232557, Miss = 56247, Miss_rate = 0.242, Pending_hits = 83, Reservation_fails = 37686
	L1D_cache_core[12]: Access = 56832, Miss = 5169, Miss_rate = 0.091, Pending_hits = 78, Reservation_fails = 562
	L1D_cache_core[13]: Access = 1486, Miss = 1266, Miss_rate = 0.852, Pending_hits = 113, Reservation_fails = 773
	L1D_cache_core[14]: Access = 1301, Miss = 1127, Miss_rate = 0.866, Pending_hits = 87, Reservation_fails = 765
	L1D_cache_core[15]: Access = 1433, Miss = 1193, Miss_rate = 0.833, Pending_hits = 105, Reservation_fails = 595
	L1D_cache_core[16]: Access = 1353, Miss = 1122, Miss_rate = 0.829, Pending_hits = 106, Reservation_fails = 476
	L1D_cache_core[17]: Access = 89310, Miss = 12612, Miss_rate = 0.141, Pending_hits = 119, Reservation_fails = 1112
	L1D_cache_core[18]: Access = 81250, Miss = 11720, Miss_rate = 0.144, Pending_hits = 131, Reservation_fails = 1095
	L1D_cache_core[19]: Access = 69532, Miss = 10201, Miss_rate = 0.147, Pending_hits = 141, Reservation_fails = 1086
	L1D_cache_core[20]: Access = 55028, Miss = 8453, Miss_rate = 0.154, Pending_hits = 141, Reservation_fails = 1013
	L1D_cache_core[21]: Access = 71188, Miss = 10242, Miss_rate = 0.144, Pending_hits = 87, Reservation_fails = 1193
	L1D_cache_core[22]: Access = 59988, Miss = 9029, Miss_rate = 0.151, Pending_hits = 97, Reservation_fails = 1075
	L1D_cache_core[23]: Access = 56097, Miss = 8373, Miss_rate = 0.149, Pending_hits = 84, Reservation_fails = 1109
	L1D_cache_core[24]: Access = 74844, Miss = 10845, Miss_rate = 0.145, Pending_hits = 116, Reservation_fails = 1091
	L1D_cache_core[25]: Access = 85066, Miss = 11668, Miss_rate = 0.137, Pending_hits = 92, Reservation_fails = 766
	L1D_cache_core[26]: Access = 57917, Miss = 8288, Miss_rate = 0.143, Pending_hits = 87, Reservation_fails = 594
	L1D_cache_core[27]: Access = 56348, Miss = 8087, Miss_rate = 0.144, Pending_hits = 86, Reservation_fails = 640
	L1D_cache_core[28]: Access = 67297, Miss = 9489, Miss_rate = 0.141, Pending_hits = 87, Reservation_fails = 570
	L1D_cache_core[29]: Access = 17189, Miss = 2719, Miss_rate = 0.158, Pending_hits = 68, Reservation_fails = 170
	L1D_total_cache_accesses = 3701040
	L1D_total_cache_misses = 772005
	L1D_total_cache_miss_rate = 0.2086
	L1D_total_cache_pending_hits = 2668
	L1D_total_cache_reservation_fails = 368438
	L1D_cache_data_port_util = 0.135
	L1D_cache_fill_port_util = 0.035
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2232228
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2661
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 518987
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 327514
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 238425
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2680
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 694139
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4781
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 40924
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9812
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2992301
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 708739

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 327514
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 40924
ctas_completed 121, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
23753, 24614, 34909, 50848, 15298, 41564, 67683, 38487, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 
gpgpu_n_tot_thrd_icount = 130616000
gpgpu_n_tot_w_icount = 4081750
gpgpu_n_stall_shd_mem = 1788683
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1517532
gpgpu_n_mem_write_global = 708739
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4983886
gpgpu_n_store_insn = 850921
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 285184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1055671
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 733012
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:24814	W0_Idle:29010437	W0_Scoreboard:53691375	W1:1155714	W2:708415	W3:321412	W4:260475	W5:190074	W6:168719	W7:108243	W8:92467	W9:79386	W10:69604	W11:48213	W12:53745	W13:53029	W14:45704	W15:46446	W16:40047	W17:33788	W18:31976	W19:29304	W20:30307	W21:24610	W22:23008	W23:19205	W24:23242	W25:21083	W26:25047	W27:23596	W28:23329	W29:35205	W30:43678	W31:56701	W32:195978
single_issue_nums: WS0:1094482	WS1:1024316	WS2:974706	WS3:988246	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6059144 {8:757393,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 28349560 {40:708739,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 30405560 {40:760139,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30295720 {40:757393,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5669912 {8:708739,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 30405560 {40:760139,}
maxmflatency = 1221 
max_icnt2mem_latency = 1023 
maxmrqlatency = 493 
max_icnt2sh_latency = 231 
averagemflatency = 255 
avg_icnt2mem_latency = 34 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 9 
mrq_lat_table:232692 	1063 	1900 	4977 	6428 	1518 	1796 	2318 	661 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1571723 	636108 	18138 	302 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	525567 	111954 	64082 	26885 	1369694 	100081 	11124 	11136 	5748 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1293988 	326634 	234526 	192743 	127119 	47087 	4174 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1875 	980 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        28        28        12        12        11         8         4         5        20        20        11        11        17        16        20        20 
dram[1]:        29        28        12        12         7         8         8         8        20        21        10        17        16        16        20        20 
dram[2]:        27        24        12        12         8         8        14        10        19        16        17        18        26        18        20        20 
dram[3]:        24        25        12        12         8         8         9         8        16        16        20        20        17        20        20        20 
dram[4]:        26        35        12        14        15         6         8         8        16        16        20        18        16        16        20        20 
dram[5]:        36        34        16        14         7         7         8         8        17        19        15        12        16        21        17        17 
dram[6]:        32        32        10         9         9         9         8        13        19        16        12        12        17        20        16        16 
dram[7]:        32        32        12        10         8         8        11         8        17        15        12        13        20        20        19        16 
dram[8]:        32        32         8        10         8         8         8        10        16        20        16        14        20        20        17        16 
dram[9]:        30        28        12        12         8         8        10        10        16        16        12        12        20        20        20        20 
dram[10]:        28        25        12        13         8         9         8         8        19        16        12        12        17        17        18        16 
dram[11]:        24        24        16        16         8         8         7         6        16        18        12        12        20        20        16        16 
maximum service time to same row:
dram[0]:    103888    115610    217343    216700     68618     70598     70534     78358    404117    404466     99428    104414     88712    118909    242925    251873 
dram[1]:    128112    138587     53150     52084     73430     75881    122689    112961    406469    405268    115265    123362    132435    168833    261684    271593 
dram[2]:    180212    111032    202694    206933     79128     82419    100953    120945    409374    155729    129860    135597    203105    205213    284386    295571 
dram[3]:    118919    129368    210695    214149     85357     85250    122562    205204    268830    272637    132788    133980    272996    270607    306199    314621 
dram[4]:    140115    165663    218652    219453     84756    112508    200089    195926    282594    279983    123808    111363     57861     65538    323690    334225 
dram[5]:    176125    185820    217182     48356     85948     80321    187541    181071    279245    279137    149417    158207     55528     45500    341142    349185 
dram[6]:    434892    437965     98486    104702     79424     79535     93362    103541    277995    176689    188259    195873     46927     43059    356179    362840 
dram[7]:    200177    184683    107757    159510     79285     78508    104251    106554    481768    476412    205090    213392    357936     79566    367481    373344 
dram[8]:    185811    183357    152308    153210    104807    107398    104010    101738    471090    465825    220071     61391     65118     67789    486022    152479 
dram[9]:     67397     72555    214832    215898    110000    111018     94252     87366    404140    402025     85385     90936    126605    119014    167775    183778 
dram[10]:     74241     73363    218589    219489    112032    113641     88281    106831    402227    404129     96828     96793    112411    105485    198402    208996 
dram[11]:     78013    120750    218126    217718    118126     59593     45943     62679    405093    405084     94893     92167     97263     93162    219093    232369 
average row accesses per activate:
dram[0]:  1.265885  1.294406  1.201887  1.205365  1.180668  1.173369  1.148718  1.150218  1.218111  1.227022  1.205273  1.203420  1.254664  1.243682  1.250497  1.240303 
dram[1]:  1.286422  1.271401  1.206763  1.204503  1.170994  1.175022  1.162996  1.179667  1.184116  1.219444  1.209934  1.185676  1.238550  1.260829  1.235350  1.235734 
dram[2]:  1.294520  1.241379  1.167897  1.184644  1.170818  1.182971  1.188073  1.176101  1.223744  1.205530  1.154242  1.195212  1.304472  1.281280  1.243714  1.237321 
dram[3]:  1.250242  1.291346  1.179048  1.204320  1.199623  1.180417  1.198910  1.183147  1.249531  1.205773  1.168412  1.222222  1.288023  1.276155  1.200557  1.226257 
dram[4]:  1.301411  1.281467  1.184557  1.204717  1.193182  1.194723  1.185349  1.200897  1.181736  1.185753  1.219091  1.234160  1.272986  1.257326  1.235582  1.222649 
dram[5]:  1.308081  1.263821  1.217309  1.188501  1.198735  1.221495  1.176000  1.226786  1.190388  1.193078  1.208182  1.214087  1.242727  1.255750  1.255632  1.237397 
dram[6]:  1.283109  1.284404  1.164903  1.185424  1.203483  1.201869  1.207407  1.209132  1.202029  1.187097  1.182301  1.209738  1.278782  1.257407  1.267420  1.273973 
dram[7]:  1.259981  1.267062  1.200909  1.179785  1.193694  1.196078  1.185764  1.145242  1.208751  1.186933  1.202381  1.196721  1.256387  1.262405  1.264981  1.246704 
dram[8]:  1.284457  1.267375  1.166667  1.141601  1.194566  1.182569  1.171717  1.154386  1.199822  1.178245  1.224527  1.192547  1.249546  1.256086  1.241096  1.250000 
dram[9]:  1.302852  1.281008  1.177419  1.170412  1.181584  1.202966  1.189787  1.171700  1.189954  1.194166  1.203704  1.208446  1.241224  1.231390  1.253983  1.278626 
dram[10]:  1.271010  1.235840  1.151515  1.180313  1.190778  1.208175  1.193778  1.216000  1.178985  1.180979  1.165950  1.182796  1.266038  1.242964  1.280822  1.233239 
dram[11]:  1.229539  1.223827  1.147585  1.184518  1.192967  1.173060  1.204745  1.201627  1.180357  1.201275  1.184987  1.209821  1.256654  1.235078  1.247830  1.237833 
average row locality = 253353/208434 = 1.215507
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1295      1319      1274      1303      1307      1313      1344      1317      1251      1335      1280      1337      1322      1356      1241      1293 
dram[1]:      1298      1307      1249      1284      1308      1336      1320      1346      1312      1317      1291      1341      1275      1346      1291      1303 
dram[2]:      1323      1296      1266      1296      1316      1306      1295      1309      1340      1308      1347      1298      1348      1299      1268      1275 
dram[3]:      1294      1343      1238      1338      1274      1302      1320      1376      1332      1295      1339      1353      1335      1333      1275      1301 
dram[4]:      1291      1293      1258      1277      1260      1313      1343      1339      1307      1315      1341      1344      1324      1351      1246      1256 
dram[5]:      1295      1303      1294      1261      1327      1307      1323      1374      1288      1310      1329      1310      1347      1343      1265      1333 
dram[6]:      1337      1260      1321      1285      1313      1286      1304      1324      1303      1288      1336      1292      1321      1336      1327      1286 
dram[7]:      1294      1281      1321      1319      1325      1342      1366      1372      1326      1308      1313      1314      1355      1299      1335      1310 
dram[8]:      1314      1313      1344      1298      1363      1289      1392      1316      1351      1289      1358      1344      1354      1266      1342      1229 
dram[9]:      1325      1322      1314      1250      1373      1298      1398      1358      1303      1310      1364      1344      1358      1350      1319      1322 
dram[10]:      1346      1331      1330      1283      1317      1271      1343      1368      1324      1279      1355      1319      1319      1303      1290      1290 
dram[11]:      1307      1356      1283      1316      1323      1315      1371      1329      1322      1319      1325      1354      1299      1321      1278      1332 
total dram reads = 252403
bank skew: 1398/1229 = 1.14
chip skew: 21308/20858 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0        89        88        68        72 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0        92        88        64        72 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0        92        88        72        72 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0        77        84        72        64 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0        76        88        72        72 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0        80        88        65        68 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0        92        88        76        64 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        88        96        61        56 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0        92        96        67        64 
dram[9]:         0         0         0         0         0         0         0         0         0         0         4         4        84        92        76        72 
dram[10]:         0         0         0         0         0         0         0         0         0         0         4         4        89        88        70        64 
dram[11]:         0         0         0         0         0         0         0         0         0         0         4         4        92        96        64        64 
total dram writes = 3778
min_bank_accesses = 0!
chip skew: 332/297 = 1.12
average mf latency per bank:
dram[0]:        793       797       853       868       805       772       818       809       824       754       831       754      8282      8650      2188      1000
dram[1]:        895       882       907       891       788       774       818       840       792       826       800       770      8711      8047      1078      1011
dram[2]:        927       903       964       910       812       748       934       872       908       881       830       793     13166     14594      1239      1206
dram[3]:        901       866       923       822       800       774       881       807       877       842       765       722     10583     11408      1174      1101
dram[4]:        886       865       807       811       874       890       804       802       849       861       793       798     12409     12221      1145      1182
dram[5]:        849       840       807       860       823       795       832       799       882       824       770       814      9763     12175      1132      1081
dram[6]:        864       878       838       813       812       790       855       843       831       813       845       879      9174      9097       991       988
dram[7]:        822       819       835       852       825       778       829       825       815       819       866       805     10672     10093      1016      1083
dram[8]:        819       822       826       800       744       777       807       837       849       855      1935       809     10017     10955      1088      1088
dram[9]:        835       843       810       868       760       821       850       847       842       813       825       773     11372     10707      1045      1007
dram[10]:        840       807       832       825       835       845       835       845       837       845       749       776     11114     11532      1027      1009
dram[11]:        835       791       864       848       817       813       905       914       834       799       801       789     15748     12808      1157       958
maximum mf latency per bank:
dram[0]:        789       782       815       748       764       811       708       783       731       752       723       657      1030      1024      1041       759
dram[1]:        803       783       875       767       838       709       750       786       909       714       842       701      1063      1024       799       841
dram[2]:        722       818       802       697       778       760       780       799       776       712       654       757      1024      1074       909       930
dram[3]:        670       818       706       773       759       687       835       829       805       668       758       834      1127       943       832       848
dram[4]:        709       784       724       725       773       769       777       776       737       847       655       725       983      1099       694       638
dram[5]:        766       684       805       765       787       807       714       817       775       816       657       714       963      1002       783       713
dram[6]:        713       677       759       773       802       820       721       728       713       696       590       667       924      1186       737       783
dram[7]:        728       656       755       721       726       757       886       872       791       797       831       829       821       923       802       712
dram[8]:        746       752       731       702       696       836       862       730       822       772      1221       754      1047      1054       767       668
dram[9]:        825       863       840       812       882       893       802       706       813       817       792       841       705       916       862       825
dram[10]:        737       625       778       796       913       737       784       865       710       831       789       742       810       854       737       740
dram[11]:        913       890       811       894       838       793       868       911       909       882       762       794      1147      1078       986       866

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7457610 n_nop=7402294 n_act=17257 n_pre=17241 n_ref_event=0 n_req=20967 n_rd=20887 n_rd_L2_A=0 n_write=0 n_wr_bk=317 bw_util=0.01137
n_activity=1215218 dram_eff=0.06979
bk0: 1295a 7401934i bk1: 1319a 7402640i bk2: 1274a 7401090i bk3: 1303a 7399769i bk4: 1307a 7399222i bk5: 1313a 7397872i bk6: 1344a 7395596i bk7: 1317a 7396271i bk8: 1251a 7402934i bk9: 1335a 7399529i bk10: 1280a 7400585i bk11: 1337a 7398563i bk12: 1322a 7399012i bk13: 1356a 7397586i bk14: 1241a 7402896i bk15: 1293a 7400566i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.177040
Row_Buffer_Locality_read = 0.177670
Row_Buffer_Locality_write = 0.012500
Bank_Level_Parallism = 1.333134
Bank_Level_Parallism_Col = 1.109243
Bank_Level_Parallism_Ready = 1.003122
write_to_read_ratio_blp_rw_average = 0.008001
GrpLevelPara = 1.091275 

BW Util details:
bwutil = 0.011373 
total_CMD = 7457610 
util_bw = 84816 
Wasted_Col = 359717 
Wasted_Row = 292509 
Idle = 6720568 

BW Util Bottlenecks: 
RCDc_limit = 389072 
RCDWRc_limit = 991 
WTRc_limit = 707 
RTWc_limit = 1187 
CCDLc_limit = 4392 
rwq = 0 
CCDLc_limit_alone = 4332 
WTRc_limit_alone = 691 
RTWc_limit_alone = 1143 

Commands details: 
total_CMD = 7457610 
n_nop = 7402294 
Read = 20887 
Write = 0 
L2_Alloc = 0 
L2_WB = 317 
n_act = 17257 
n_pre = 17241 
n_ref = 0 
n_req = 20967 
total_req = 21204 

Dual Bus Interface Util: 
issued_total_row = 34498 
issued_total_col = 21204 
Row_Bus_Util =  0.004626 
CoL_Bus_Util = 0.002843 
Either_Row_CoL_Bus_Util = 0.007417 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.006978 
queue_avg = 0.029253 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0292531
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7457610 n_nop=7402147 n_act=17316 n_pre=17300 n_ref_event=0 n_req=21003 n_rd=20924 n_rd_L2_A=0 n_write=0 n_wr_bk=316 bw_util=0.01139
n_activity=1223577 dram_eff=0.06944
bk0: 1298a 7403241i bk1: 1307a 7402680i bk2: 1249a 7401844i bk3: 1284a 7400917i bk4: 1308a 7398524i bk5: 1336a 7397827i bk6: 1320a 7396916i bk7: 1346a 7396466i bk8: 1312a 7398219i bk9: 1317a 7399993i bk10: 1291a 7400650i bk11: 1341a 7397856i bk12: 1275a 7401575i bk13: 1346a 7399215i bk14: 1291a 7399714i bk15: 1303a 7399323i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.175642
Row_Buffer_Locality_read = 0.176161
Row_Buffer_Locality_write = 0.037975
Bank_Level_Parallism = 1.321111
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.005777
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.011392 
total_CMD = 7457610 
util_bw = 84960 
Wasted_Col = 363245 
Wasted_Row = 296098 
Idle = 6713307 

BW Util Bottlenecks: 
RCDc_limit = 391182 
RCDWRc_limit = 917 
WTRc_limit = 949 
RTWc_limit = 1261 
CCDLc_limit = 4574 
rwq = 0 
CCDLc_limit_alone = 4506 
WTRc_limit_alone = 931 
RTWc_limit_alone = 1211 

Commands details: 
total_CMD = 7457610 
n_nop = 7402147 
Read = 20924 
Write = 0 
L2_Alloc = 0 
L2_WB = 316 
n_act = 17316 
n_pre = 17300 
n_ref = 0 
n_req = 21003 
total_req = 21240 

Dual Bus Interface Util: 
issued_total_row = 34616 
issued_total_col = 21240 
Row_Bus_Util =  0.004642 
CoL_Bus_Util = 0.002848 
Either_Row_CoL_Bus_Util = 0.007437 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.007086 
queue_avg = 0.030504 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0305036
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7457610 n_nop=7402268 n_act=17271 n_pre=17255 n_ref_event=0 n_req=20971 n_rd=20890 n_rd_L2_A=0 n_write=0 n_wr_bk=324 bw_util=0.01138
n_activity=1229610 dram_eff=0.06901
bk0: 1323a 7402918i bk1: 1296a 7401459i bk2: 1266a 7399752i bk3: 1296a 7399819i bk4: 1316a 7398401i bk5: 1306a 7399515i bk6: 1295a 7399931i bk7: 1309a 7398025i bk8: 1340a 7399005i bk9: 1308a 7400191i bk10: 1347a 7396231i bk11: 1298a 7400598i bk12: 1348a 7400668i bk13: 1299a 7402855i bk14: 1268a 7401454i bk15: 1275a 7401430i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.176529
Row_Buffer_Locality_read = 0.177070
Row_Buffer_Locality_write = 0.037037
Bank_Level_Parallism = 1.308770
Bank_Level_Parallism_Col = 1.103143
Bank_Level_Parallism_Ready = 1.006347
write_to_read_ratio_blp_rw_average = 0.008213
GrpLevelPara = 1.084240 

BW Util details:
bwutil = 0.011378 
total_CMD = 7457610 
util_bw = 84856 
Wasted_Col = 363452 
Wasted_Row = 297398 
Idle = 6711904 

BW Util Bottlenecks: 
RCDc_limit = 390578 
RCDWRc_limit = 957 
WTRc_limit = 625 
RTWc_limit = 1176 
CCDLc_limit = 4489 
rwq = 0 
CCDLc_limit_alone = 4391 
WTRc_limit_alone = 575 
RTWc_limit_alone = 1128 

Commands details: 
total_CMD = 7457610 
n_nop = 7402268 
Read = 20890 
Write = 0 
L2_Alloc = 0 
L2_WB = 324 
n_act = 17271 
n_pre = 17255 
n_ref = 0 
n_req = 20971 
total_req = 21214 

Dual Bus Interface Util: 
issued_total_row = 34526 
issued_total_col = 21214 
Row_Bus_Util =  0.004630 
CoL_Bus_Util = 0.002845 
Either_Row_CoL_Bus_Util = 0.007421 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.007192 
queue_avg = 0.027559 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0275586
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7457610 n_nop=7401988 n_act=17324 n_pre=17308 n_ref_event=0 n_req=21123 n_rd=21048 n_rd_L2_A=0 n_write=0 n_wr_bk=297 bw_util=0.01145
n_activity=1229727 dram_eff=0.06943
bk0: 1294a 7401393i bk1: 1343a 7401326i bk2: 1238a 7401687i bk3: 1338a 7398673i bk4: 1274a 7400809i bk5: 1302a 7399703i bk6: 1320a 7398641i bk7: 1376a 7396415i bk8: 1332a 7399847i bk9: 1295a 7400828i bk10: 1339a 7396726i bk11: 1353a 7398985i bk12: 1335a 7400929i bk13: 1333a 7400012i bk14: 1275a 7398554i bk15: 1301a 7399582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.179946
Row_Buffer_Locality_read = 0.180302
Row_Buffer_Locality_write = 0.080000
Bank_Level_Parallism = 1.321779
Bank_Level_Parallism_Col = 1.106711
Bank_Level_Parallism_Ready = 1.005281
write_to_read_ratio_blp_rw_average = 0.007304
GrpLevelPara = 1.086724 

BW Util details:
bwutil = 0.011449 
total_CMD = 7457610 
util_bw = 85380 
Wasted_Col = 362920 
Wasted_Row = 296520 
Idle = 6712790 

BW Util Bottlenecks: 
RCDc_limit = 391413 
RCDWRc_limit = 833 
WTRc_limit = 776 
RTWc_limit = 1107 
CCDLc_limit = 4621 
rwq = 0 
CCDLc_limit_alone = 4506 
WTRc_limit_alone = 721 
RTWc_limit_alone = 1047 

Commands details: 
total_CMD = 7457610 
n_nop = 7401988 
Read = 21048 
Write = 0 
L2_Alloc = 0 
L2_WB = 297 
n_act = 17324 
n_pre = 17308 
n_ref = 0 
n_req = 21123 
total_req = 21345 

Dual Bus Interface Util: 
issued_total_row = 34632 
issued_total_col = 21345 
Row_Bus_Util =  0.004644 
CoL_Bus_Util = 0.002862 
Either_Row_CoL_Bus_Util = 0.007458 
Issued_on_Two_Bus_Simul_Util = 0.000048 
issued_two_Eff = 0.006382 
queue_avg = 0.031206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0312061
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7457610 n_nop=7402498 n_act=17144 n_pre=17128 n_ref_event=0 n_req=20935 n_rd=20858 n_rd_L2_A=0 n_write=0 n_wr_bk=308 bw_util=0.01135
n_activity=1221311 dram_eff=0.06932
bk0: 1291a 7403926i bk1: 1293a 7403498i bk2: 1258a 7401625i bk3: 1277a 7401042i bk4: 1260a 7401654i bk5: 1313a 7399335i bk6: 1343a 7397317i bk7: 1339a 7398391i bk8: 1307a 7399459i bk9: 1315a 7398519i bk10: 1341a 7399606i bk11: 1344a 7399782i bk12: 1324a 7400076i bk13: 1351a 7398338i bk14: 1246a 7402212i bk15: 1256a 7402311i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.181180
Row_Buffer_Locality_read = 0.181705
Row_Buffer_Locality_write = 0.038961
Bank_Level_Parallism = 1.314077
Bank_Level_Parallism_Col = 1.104848
Bank_Level_Parallism_Ready = 1.004021
write_to_read_ratio_blp_rw_average = 0.007392
GrpLevelPara = 1.085663 

BW Util details:
bwutil = 0.011353 
total_CMD = 7457610 
util_bw = 84664 
Wasted_Col = 360002 
Wasted_Row = 294455 
Idle = 6718489 

BW Util Bottlenecks: 
RCDc_limit = 387557 
RCDWRc_limit = 909 
WTRc_limit = 801 
RTWc_limit = 1084 
CCDLc_limit = 4546 
rwq = 0 
CCDLc_limit_alone = 4466 
WTRc_limit_alone = 761 
RTWc_limit_alone = 1044 

Commands details: 
total_CMD = 7457610 
n_nop = 7402498 
Read = 20858 
Write = 0 
L2_Alloc = 0 
L2_WB = 308 
n_act = 17144 
n_pre = 17128 
n_ref = 0 
n_req = 20935 
total_req = 21166 

Dual Bus Interface Util: 
issued_total_row = 34272 
issued_total_col = 21166 
Row_Bus_Util =  0.004596 
CoL_Bus_Util = 0.002838 
Either_Row_CoL_Bus_Util = 0.007390 
Issued_on_Two_Bus_Simul_Util = 0.000044 
issued_two_Eff = 0.005915 
queue_avg = 0.029293 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0292934
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7457610 n_nop=7402183 n_act=17227 n_pre=17211 n_ref_event=0 n_req=21085 n_rd=21009 n_rd_L2_A=0 n_write=0 n_wr_bk=301 bw_util=0.01143
n_activity=1216828 dram_eff=0.07005
bk0: 1295a 7403271i bk1: 1303a 7402257i bk2: 1294a 7400814i bk3: 1261a 7400736i bk4: 1327a 7398237i bk5: 1307a 7401159i bk6: 1323a 7397840i bk7: 1374a 7398024i bk8: 1288a 7399513i bk9: 1310a 7399105i bk10: 1329a 7399490i bk11: 1310a 7399983i bk12: 1347a 7397218i bk13: 1343a 7398768i bk14: 1265a 7401820i bk15: 1333a 7398837i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.183069
Row_Buffer_Locality_read = 0.183493
Row_Buffer_Locality_write = 0.065789
Bank_Level_Parallism = 1.328396
Bank_Level_Parallism_Col = 1.107624
Bank_Level_Parallism_Ready = 1.003759
write_to_read_ratio_blp_rw_average = 0.007591
GrpLevelPara = 1.087741 

BW Util details:
bwutil = 0.011430 
total_CMD = 7457610 
util_bw = 85240 
Wasted_Col = 360257 
Wasted_Row = 293564 
Idle = 6718549 

BW Util Bottlenecks: 
RCDc_limit = 388845 
RCDWRc_limit = 881 
WTRc_limit = 682 
RTWc_limit = 1178 
CCDLc_limit = 4382 
rwq = 0 
CCDLc_limit_alone = 4293 
WTRc_limit_alone = 631 
RTWc_limit_alone = 1140 

Commands details: 
total_CMD = 7457610 
n_nop = 7402183 
Read = 21009 
Write = 0 
L2_Alloc = 0 
L2_WB = 301 
n_act = 17227 
n_pre = 17211 
n_ref = 0 
n_req = 21085 
total_req = 21310 

Dual Bus Interface Util: 
issued_total_row = 34438 
issued_total_col = 21310 
Row_Bus_Util =  0.004618 
CoL_Bus_Util = 0.002857 
Either_Row_CoL_Bus_Util = 0.007432 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.005791 
queue_avg = 0.031845 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0318453
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7457610 n_nop=7402424 n_act=17161 n_pre=17145 n_ref_event=0 n_req=20999 n_rd=20919 n_rd_L2_A=0 n_write=0 n_wr_bk=320 bw_util=0.01139
n_activity=1210069 dram_eff=0.07021
bk0: 1337a 7401394i bk1: 1260a 7405022i bk2: 1321a 7397431i bk3: 1285a 7399588i bk4: 1313a 7399181i bk5: 1286a 7401124i bk6: 1304a 7400556i bk7: 1324a 7398976i bk8: 1303a 7400735i bk9: 1288a 7400618i bk10: 1336a 7397990i bk11: 1292a 7400572i bk12: 1321a 7400037i bk13: 1336a 7399657i bk14: 1327a 7399983i bk15: 1286a 7402652i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.182866
Row_Buffer_Locality_read = 0.183326
Row_Buffer_Locality_write = 0.062500
Bank_Level_Parallism = 1.322797
Bank_Level_Parallism_Col = 1.109934
Bank_Level_Parallism_Ready = 1.006062
write_to_read_ratio_blp_rw_average = 0.008078
GrpLevelPara = 1.090110 

BW Util details:
bwutil = 0.011392 
total_CMD = 7457610 
util_bw = 84956 
Wasted_Col = 358341 
Wasted_Row = 292010 
Idle = 6722303 

BW Util Bottlenecks: 
RCDc_limit = 387013 
RCDWRc_limit = 916 
WTRc_limit = 857 
RTWc_limit = 1310 
CCDLc_limit = 4493 
rwq = 0 
CCDLc_limit_alone = 4417 
WTRc_limit_alone = 817 
RTWc_limit_alone = 1274 

Commands details: 
total_CMD = 7457610 
n_nop = 7402424 
Read = 20919 
Write = 0 
L2_Alloc = 0 
L2_WB = 320 
n_act = 17161 
n_pre = 17145 
n_ref = 0 
n_req = 20999 
total_req = 21239 

Dual Bus Interface Util: 
issued_total_row = 34306 
issued_total_col = 21239 
Row_Bus_Util =  0.004600 
CoL_Bus_Util = 0.002848 
Either_Row_CoL_Bus_Util = 0.007400 
Issued_on_Two_Bus_Simul_Util = 0.000048 
issued_two_Eff = 0.006505 
queue_avg = 0.027624 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0276241
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7457610 n_nop=7401573 n_act=17503 n_pre=17487 n_ref_event=0 n_req=21256 n_rd=21180 n_rd_L2_A=0 n_write=0 n_wr_bk=301 bw_util=0.01152
n_activity=1227827 dram_eff=0.06998
bk0: 1294a 7402534i bk1: 1281a 7403820i bk2: 1321a 7398680i bk3: 1319a 7398433i bk4: 1325a 7398937i bk5: 1342a 7397875i bk6: 1366a 7396138i bk7: 1372a 7393335i bk8: 1326a 7398539i bk9: 1308a 7398346i bk10: 1313a 7398802i bk11: 1314a 7399105i bk12: 1355a 7397832i bk13: 1299a 7400009i bk14: 1335a 7399873i bk15: 1310a 7401029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.176656
Row_Buffer_Locality_read = 0.177148
Row_Buffer_Locality_write = 0.039474
Bank_Level_Parallism = 1.332246
Bank_Level_Parallism_Col = 1.111004
Bank_Level_Parallism_Ready = 1.005765
write_to_read_ratio_blp_rw_average = 0.007586
GrpLevelPara = 1.090124 

BW Util details:
bwutil = 0.011522 
total_CMD = 7457610 
util_bw = 85924 
Wasted_Col = 364548 
Wasted_Row = 296622 
Idle = 6710516 

BW Util Bottlenecks: 
RCDc_limit = 394421 
RCDWRc_limit = 902 
WTRc_limit = 798 
RTWc_limit = 1208 
CCDLc_limit = 4680 
rwq = 0 
CCDLc_limit_alone = 4570 
WTRc_limit_alone = 740 
RTWc_limit_alone = 1156 

Commands details: 
total_CMD = 7457610 
n_nop = 7401573 
Read = 21180 
Write = 0 
L2_Alloc = 0 
L2_WB = 301 
n_act = 17503 
n_pre = 17487 
n_ref = 0 
n_req = 21256 
total_req = 21481 

Dual Bus Interface Util: 
issued_total_row = 34990 
issued_total_col = 21481 
Row_Bus_Util =  0.004692 
CoL_Bus_Util = 0.002880 
Either_Row_CoL_Bus_Util = 0.007514 
Issued_on_Two_Bus_Simul_Util = 0.000058 
issued_two_Eff = 0.007745 
queue_avg = 0.030983 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0309827
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7457610 n_nop=7401362 n_act=17585 n_pre=17569 n_ref_event=0 n_req=21242 n_rd=21162 n_rd_L2_A=0 n_write=0 n_wr_bk=319 bw_util=0.01152
n_activity=1227097 dram_eff=0.07002
bk0: 1314a 7402881i bk1: 1313a 7401794i bk2: 1344a 7396247i bk3: 1298a 7398010i bk4: 1363a 7397318i bk5: 1289a 7399622i bk6: 1392a 7394282i bk7: 1316a 7397608i bk8: 1351a 7396937i bk9: 1289a 7399549i bk10: 1358a 7397823i bk11: 1344a 7396864i bk12: 1354a 7397837i bk13: 1266a 7401814i bk14: 1342a 7398019i bk15: 1229a 7403401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.172253
Row_Buffer_Locality_read = 0.172621
Row_Buffer_Locality_write = 0.075000
Bank_Level_Parallism = 1.336823
Bank_Level_Parallism_Col = 1.111486
Bank_Level_Parallism_Ready = 1.005620
write_to_read_ratio_blp_rw_average = 0.007885
GrpLevelPara = 1.091378 

BW Util details:
bwutil = 0.011522 
total_CMD = 7457610 
util_bw = 85924 
Wasted_Col = 365693 
Wasted_Row = 295546 
Idle = 6710447 

BW Util Bottlenecks: 
RCDc_limit = 396269 
RCDWRc_limit = 925 
WTRc_limit = 809 
RTWc_limit = 1128 
CCDLc_limit = 4523 
rwq = 0 
CCDLc_limit_alone = 4433 
WTRc_limit_alone = 781 
RTWc_limit_alone = 1066 

Commands details: 
total_CMD = 7457610 
n_nop = 7401362 
Read = 21162 
Write = 0 
L2_Alloc = 0 
L2_WB = 319 
n_act = 17585 
n_pre = 17569 
n_ref = 0 
n_req = 21242 
total_req = 21481 

Dual Bus Interface Util: 
issued_total_row = 35154 
issued_total_col = 21481 
Row_Bus_Util =  0.004714 
CoL_Bus_Util = 0.002880 
Either_Row_CoL_Bus_Util = 0.007542 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.006880 
queue_avg = 0.031145 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0311451
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7457610 n_nop=7401255 n_act=17590 n_pre=17574 n_ref_event=0 n_req=21391 n_rd=21308 n_rd_L2_A=0 n_write=0 n_wr_bk=332 bw_util=0.01161
n_activity=1227110 dram_eff=0.07054
bk0: 1325a 7402631i bk1: 1322a 7402584i bk2: 1314a 7397872i bk3: 1250a 7400659i bk4: 1373a 7395644i bk5: 1298a 7399929i bk6: 1398a 7394871i bk7: 1358a 7396499i bk8: 1303a 7399095i bk9: 1310a 7399130i bk10: 1364a 7396592i bk11: 1344a 7397969i bk12: 1358a 7397149i bk13: 1350a 7397230i bk14: 1319a 7399275i bk15: 1322a 7399563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.177785
Row_Buffer_Locality_read = 0.178196
Row_Buffer_Locality_write = 0.072289
Bank_Level_Parallism = 1.337457
Bank_Level_Parallism_Col = 1.111530
Bank_Level_Parallism_Ready = 1.004528
write_to_read_ratio_blp_rw_average = 0.008148
GrpLevelPara = 1.091428 

BW Util details:
bwutil = 0.011607 
total_CMD = 7457610 
util_bw = 86560 
Wasted_Col = 365953 
Wasted_Row = 297290 
Idle = 6707807 

BW Util Bottlenecks: 
RCDc_limit = 396278 
RCDWRc_limit = 946 
WTRc_limit = 736 
RTWc_limit = 1218 
CCDLc_limit = 4681 
rwq = 0 
CCDLc_limit_alone = 4601 
WTRc_limit_alone = 696 
RTWc_limit_alone = 1178 

Commands details: 
total_CMD = 7457610 
n_nop = 7401255 
Read = 21308 
Write = 0 
L2_Alloc = 0 
L2_WB = 332 
n_act = 17590 
n_pre = 17574 
n_ref = 0 
n_req = 21391 
total_req = 21640 

Dual Bus Interface Util: 
issued_total_row = 35164 
issued_total_col = 21640 
Row_Bus_Util =  0.004715 
CoL_Bus_Util = 0.002902 
Either_Row_CoL_Bus_Util = 0.007557 
Issued_on_Two_Bus_Simul_Util = 0.000060 
issued_two_Eff = 0.007967 
queue_avg = 0.033019 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0330186
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7457610 n_nop=7401673 n_act=17480 n_pre=17464 n_ref_event=0 n_req=21150 n_rd=21068 n_rd_L2_A=0 n_write=0 n_wr_bk=319 bw_util=0.01147
n_activity=1224747 dram_eff=0.06985
bk0: 1346a 7400957i bk1: 1331a 7401060i bk2: 1330a 7396200i bk3: 1283a 7399849i bk4: 1317a 7398322i bk5: 1271a 7401921i bk6: 1343a 7397939i bk7: 1368a 7397844i bk8: 1324a 7397982i bk9: 1279a 7400097i bk10: 1355a 7396257i bk11: 1319a 7398553i bk12: 1319a 7399625i bk13: 1303a 7399799i bk14: 1290a 7402901i bk15: 1290a 7400723i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.173617
Row_Buffer_Locality_read = 0.174008
Row_Buffer_Locality_write = 0.073171
Bank_Level_Parallism = 1.326005
Bank_Level_Parallism_Col = 1.112057
Bank_Level_Parallism_Ready = 1.003934
write_to_read_ratio_blp_rw_average = 0.008961
GrpLevelPara = 1.090836 

BW Util details:
bwutil = 0.011471 
total_CMD = 7457610 
util_bw = 85548 
Wasted_Col = 364526 
Wasted_Row = 295280 
Idle = 6712256 

BW Util Bottlenecks: 
RCDc_limit = 394149 
RCDWRc_limit = 944 
WTRc_limit = 673 
RTWc_limit = 1764 
CCDLc_limit = 4645 
rwq = 0 
CCDLc_limit_alone = 4498 
WTRc_limit_alone = 629 
RTWc_limit_alone = 1661 

Commands details: 
total_CMD = 7457610 
n_nop = 7401673 
Read = 21068 
Write = 0 
L2_Alloc = 0 
L2_WB = 319 
n_act = 17480 
n_pre = 17464 
n_ref = 0 
n_req = 21150 
total_req = 21387 

Dual Bus Interface Util: 
issued_total_row = 34944 
issued_total_col = 21387 
Row_Bus_Util =  0.004686 
CoL_Bus_Util = 0.002868 
Either_Row_CoL_Bus_Util = 0.007501 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.007044 
queue_avg = 0.028605 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.028605
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7457610 n_nop=7401291 n_act=17600 n_pre=17584 n_ref_event=0 n_req=21231 n_rd=21150 n_rd_L2_A=0 n_write=0 n_wr_bk=324 bw_util=0.01152
n_activity=1231948 dram_eff=0.06972
bk0: 1307a 7399776i bk1: 1356a 7398176i bk2: 1283a 7397656i bk3: 1316a 7397909i bk4: 1323a 7398360i bk5: 1315a 7397750i bk6: 1371a 7395947i bk7: 1329a 7397928i bk8: 1322a 7397477i bk9: 1319a 7398843i bk10: 1325a 7398066i bk11: 1354a 7398203i bk12: 1299a 7401063i bk13: 1321a 7399158i bk14: 1278a 7401092i bk15: 1332a 7398647i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.171118
Row_Buffer_Locality_read = 0.171631
Row_Buffer_Locality_write = 0.037037
Bank_Level_Parallism = 1.336844
Bank_Level_Parallism_Col = 1.110968
Bank_Level_Parallism_Ready = 1.005247
write_to_read_ratio_blp_rw_average = 0.007920
GrpLevelPara = 1.091025 

BW Util details:
bwutil = 0.011518 
total_CMD = 7457610 
util_bw = 85896 
Wasted_Col = 366398 
Wasted_Row = 297843 
Idle = 6707473 

BW Util Bottlenecks: 
RCDc_limit = 396629 
RCDWRc_limit = 964 
WTRc_limit = 834 
RTWc_limit = 1191 
CCDLc_limit = 4576 
rwq = 0 
CCDLc_limit_alone = 4487 
WTRc_limit_alone = 792 
RTWc_limit_alone = 1144 

Commands details: 
total_CMD = 7457610 
n_nop = 7401291 
Read = 21150 
Write = 0 
L2_Alloc = 0 
L2_WB = 324 
n_act = 17600 
n_pre = 17584 
n_ref = 0 
n_req = 21231 
total_req = 21474 

Dual Bus Interface Util: 
issued_total_row = 35184 
issued_total_col = 21474 
Row_Bus_Util =  0.004718 
CoL_Bus_Util = 0.002879 
Either_Row_CoL_Bus_Util = 0.007552 
Issued_on_Two_Bus_Simul_Util = 0.000045 
issued_two_Eff = 0.006019 
queue_avg = 0.033023 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0330232

========= L2 cache stats =========
L2_cache_bank[0]: Access = 76196, Miss = 10447, Miss_rate = 0.137, Pending_hits = 17, Reservation_fails = 98
L2_cache_bank[1]: Access = 76125, Miss = 10705, Miss_rate = 0.141, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 75269, Miss = 10472, Miss_rate = 0.139, Pending_hits = 3, Reservation_fails = 48
L2_cache_bank[3]: Access = 75003, Miss = 10712, Miss_rate = 0.143, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[4]: Access = 100905, Miss = 10639, Miss_rate = 0.105, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 111159, Miss = 10523, Miss_rate = 0.095, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 90921, Miss = 10536, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 96117, Miss = 10765, Miss_rate = 0.112, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 101281, Miss = 10494, Miss_rate = 0.104, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[9]: Access = 99268, Miss = 10624, Miss_rate = 0.107, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 87068, Miss = 10601, Miss_rate = 0.122, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 100561, Miss = 10677, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 83683, Miss = 10706, Miss_rate = 0.128, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 82874, Miss = 10485, Miss_rate = 0.127, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 95024, Miss = 10756, Miss_rate = 0.113, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 88549, Miss = 10669, Miss_rate = 0.120, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 93588, Miss = 10952, Miss_rate = 0.117, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[17]: Access = 91667, Miss = 10476, Miss_rate = 0.114, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 98966, Miss = 10890, Miss_rate = 0.110, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 94517, Miss = 10690, Miss_rate = 0.113, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[20]: Access = 96265, Miss = 10758, Miss_rate = 0.112, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 97318, Miss = 10572, Miss_rate = 0.109, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 113177, Miss = 10644, Miss_rate = 0.094, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 100770, Miss = 10778, Miss_rate = 0.107, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 2226271
L2_total_cache_misses = 255571
L2_total_cache_miss_rate = 0.1148
L2_total_cache_pending_hits = 56
L2_total_cache_reservation_fails = 146
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1265073
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 70398
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 146
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 182005
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 56
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 705571
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 797
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2371
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1517532
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 708739
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 146
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=2226271
icnt_total_pkts_simt_to_mem=2226271
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2226271
Req_Network_cycles = 2908061
Req_Network_injected_packets_per_cycle =       0.7656 
Req_Network_conflicts_per_cycle =       0.1185
Req_Network_conflicts_per_cycle_util =       0.4244
Req_Bank_Level_Parallism =       2.7410
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.1556
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0319

Reply_Network_injected_packets_num = 2226271
Reply_Network_cycles = 2908061
Reply_Network_injected_packets_per_cycle =        0.7656
Reply_Network_conflicts_per_cycle =        0.7767
Reply_Network_conflicts_per_cycle_util =       2.7564
Reply_Bank_Level_Parallism =       2.7170
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2439
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0255
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 22 min, 9 sec (4929 sec)
gpgpu_simulation_rate = 5821 (inst/sec)
gpgpu_simulation_rate = 589 (cycle/sec)
gpgpu_silicon_slowdown = 2317487x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe24462b9c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b90..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffe24462ca0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b70..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b68..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462cc0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b50..

GPGPU-Sim PTX: cudaLaunch for 0x0x560a4757f35a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_ 
GPGPU-Sim PTX: pushing kernel '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_' to stream 0, gridDim= (13,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
Destroy streams for kernel 11: size 0
kernel_name = _Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_ 
kernel_launch_uid = 11 
gpu_sim_cycle = 11447
gpu_sim_insn = 210354
gpu_ipc =      18.3763
gpu_tot_sim_cycle = 2919508
gpu_tot_sim_insn = 28904606
gpu_tot_ipc =       9.9005
gpu_tot_issued_cta = 134
gpu_occupancy = 24.9963% 
gpu_tot_occupancy = 16.2710% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0485
partiton_level_parallism_total  =       0.7627
partiton_level_parallism_util =       1.4015
partiton_level_parallism_util_total  =       2.7403
L2_BW  =       2.1178 GB/Sec
L2_BW_total  =      33.3165 GB/Sec
gpu_total_sim_rate=5842

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 304543, Miss = 62242, Miss_rate = 0.204, Pending_hits = 93, Reservation_fails = 28836
	L1D_cache_core[1]: Access = 275061, Miss = 50007, Miss_rate = 0.182, Pending_hits = 103, Reservation_fails = 20036
	L1D_cache_core[2]: Access = 233140, Miss = 55152, Miss_rate = 0.237, Pending_hits = 114, Reservation_fails = 29510
	L1D_cache_core[3]: Access = 185662, Miss = 49561, Miss_rate = 0.267, Pending_hits = 101, Reservation_fails = 28197
	L1D_cache_core[4]: Access = 242535, Miss = 51335, Miss_rate = 0.212, Pending_hits = 39, Reservation_fails = 25092
	L1D_cache_core[5]: Access = 201852, Miss = 57225, Miss_rate = 0.283, Pending_hits = 49, Reservation_fails = 36666
	L1D_cache_core[6]: Access = 190442, Miss = 37210, Miss_rate = 0.195, Pending_hits = 39, Reservation_fails = 17322
	L1D_cache_core[7]: Access = 247397, Miss = 54416, Miss_rate = 0.220, Pending_hits = 55, Reservation_fails = 28170
	L1D_cache_core[8]: Access = 283957, Miss = 78630, Miss_rate = 0.277, Pending_hits = 43, Reservation_fails = 50262
	L1D_cache_core[9]: Access = 201130, Miss = 46749, Miss_rate = 0.232, Pending_hits = 66, Reservation_fails = 29703
	L1D_cache_core[10]: Access = 200166, Miss = 41875, Miss_rate = 0.209, Pending_hits = 62, Reservation_fails = 22273
	L1D_cache_core[11]: Access = 232597, Miss = 56274, Miss_rate = 0.242, Pending_hits = 83, Reservation_fails = 37686
	L1D_cache_core[12]: Access = 56916, Miss = 5187, Miss_rate = 0.091, Pending_hits = 78, Reservation_fails = 562
	L1D_cache_core[13]: Access = 1560, Miss = 1274, Miss_rate = 0.817, Pending_hits = 113, Reservation_fails = 773
	L1D_cache_core[14]: Access = 1301, Miss = 1127, Miss_rate = 0.866, Pending_hits = 87, Reservation_fails = 765
	L1D_cache_core[15]: Access = 1433, Miss = 1193, Miss_rate = 0.833, Pending_hits = 105, Reservation_fails = 595
	L1D_cache_core[16]: Access = 1353, Miss = 1122, Miss_rate = 0.829, Pending_hits = 106, Reservation_fails = 476
	L1D_cache_core[17]: Access = 89310, Miss = 12612, Miss_rate = 0.141, Pending_hits = 119, Reservation_fails = 1112
	L1D_cache_core[18]: Access = 81250, Miss = 11720, Miss_rate = 0.144, Pending_hits = 131, Reservation_fails = 1095
	L1D_cache_core[19]: Access = 69532, Miss = 10201, Miss_rate = 0.147, Pending_hits = 141, Reservation_fails = 1086
	L1D_cache_core[20]: Access = 55028, Miss = 8453, Miss_rate = 0.154, Pending_hits = 141, Reservation_fails = 1013
	L1D_cache_core[21]: Access = 71188, Miss = 10242, Miss_rate = 0.144, Pending_hits = 87, Reservation_fails = 1193
	L1D_cache_core[22]: Access = 59988, Miss = 9029, Miss_rate = 0.151, Pending_hits = 97, Reservation_fails = 1075
	L1D_cache_core[23]: Access = 56097, Miss = 8373, Miss_rate = 0.149, Pending_hits = 84, Reservation_fails = 1109
	L1D_cache_core[24]: Access = 74844, Miss = 10845, Miss_rate = 0.145, Pending_hits = 116, Reservation_fails = 1091
	L1D_cache_core[25]: Access = 85066, Miss = 11668, Miss_rate = 0.137, Pending_hits = 92, Reservation_fails = 766
	L1D_cache_core[26]: Access = 57917, Miss = 8288, Miss_rate = 0.143, Pending_hits = 87, Reservation_fails = 594
	L1D_cache_core[27]: Access = 56348, Miss = 8087, Miss_rate = 0.144, Pending_hits = 86, Reservation_fails = 640
	L1D_cache_core[28]: Access = 67297, Miss = 9489, Miss_rate = 0.141, Pending_hits = 87, Reservation_fails = 570
	L1D_cache_core[29]: Access = 17189, Miss = 2719, Miss_rate = 0.158, Pending_hits = 68, Reservation_fails = 170
	L1D_total_cache_accesses = 3702099
	L1D_total_cache_misses = 772305
	L1D_total_cache_miss_rate = 0.2086
	L1D_total_cache_pending_hits = 2672
	L1D_total_cache_reservation_fails = 368438
	L1D_cache_data_port_util = 0.134
	L1D_cache_fill_port_util = 0.035
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2232971
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2665
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 519095
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 327514
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 238592
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2684
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 694151
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 40924
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9818
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2993323
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 708776

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 327514
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 40924
ctas_completed 134, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
23753, 24614, 34909, 50848, 15298, 41564, 67683, 38487, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 
gpgpu_n_tot_thrd_icount = 130949856
gpgpu_n_tot_w_icount = 4092183
gpgpu_n_stall_shd_mem = 1788831
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1518050
gpgpu_n_mem_write_global = 708776
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4991321
gpgpu_n_store_insn = 851014
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 318464
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1055675
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 733156
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:27666	W0_Idle:29232672	W0_Scoreboard:53783435	W1:1159086	W2:708449	W3:321474	W4:260482	W5:190127	W6:168735	W7:108243	W8:92467	W9:79386	W10:69606	W11:48213	W12:53745	W13:53029	W14:45704	W15:46446	W16:40100	W17:33788	W18:31976	W19:29304	W20:30307	W21:24610	W22:23008	W23:19205	W24:23242	W25:21083	W26:25047	W27:23596	W28:23329	W29:35205	W30:43678	W31:56701	W32:202812
single_issue_nums: WS0:1099394	WS1:1026166	WS2:976584	WS3:990039	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6061344 {8:757668,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 28351040 {40:708776,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 30415280 {40:760382,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30306720 {40:757668,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5670208 {8:708776,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 30415280 {40:760382,}
maxmflatency = 1221 
max_icnt2mem_latency = 1023 
maxmrqlatency = 493 
max_icnt2sh_latency = 231 
averagemflatency = 255 
avg_icnt2mem_latency = 34 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 9 
mrq_lat_table:232692 	1063 	1900 	4977 	6428 	1518 	1796 	2318 	661 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1572278 	636108 	18138 	302 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	525799 	111962 	64085 	26885 	1370006 	100081 	11124 	11136 	5748 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1294543 	326634 	234526 	192743 	127119 	47087 	4174 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1882 	980 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        28        28        12        12        11         8         4         5        20        20        11        11        17        16        20        20 
dram[1]:        29        28        12        12         7         8         8         8        20        21        10        17        16        16        20        20 
dram[2]:        27        24        12        12         8         8        14        10        19        16        17        18        26        18        20        20 
dram[3]:        24        25        12        12         8         8         9         8        16        16        20        20        17        20        20        20 
dram[4]:        26        35        12        14        15         6         8         8        16        16        20        18        16        16        20        20 
dram[5]:        36        34        16        14         7         7         8         8        17        19        15        12        16        21        17        17 
dram[6]:        32        32        10         9         9         9         8        13        19        16        12        12        17        20        16        16 
dram[7]:        32        32        12        10         8         8        11         8        17        15        12        13        20        20        19        16 
dram[8]:        32        32         8        10         8         8         8        10        16        20        16        14        20        20        17        16 
dram[9]:        30        28        12        12         8         8        10        10        16        16        12        12        20        20        20        20 
dram[10]:        28        25        12        13         8         9         8         8        19        16        12        12        17        17        18        16 
dram[11]:        24        24        16        16         8         8         7         6        16        18        12        12        20        20        16        16 
maximum service time to same row:
dram[0]:    103888    115610    217343    216700     68618     70598     70534     78358    404117    404466     99428    104414     88712    118909    242925    251873 
dram[1]:    128112    138587     53150     52084     73430     75881    122689    112961    406469    405268    115265    123362    132435    168833    261684    271593 
dram[2]:    180212    111032    202694    206933     79128     82419    100953    120945    409374    155729    129860    135597    203105    205213    284386    295571 
dram[3]:    118919    129368    210695    214149     85357     85250    122562    205204    268830    272637    132788    133980    272996    270607    306199    314621 
dram[4]:    140115    165663    218652    219453     84756    112508    200089    195926    282594    279983    123808    111363     57861     65538    323690    334225 
dram[5]:    176125    185820    217182     48356     85948     80321    187541    181071    279245    279137    149417    158207     55528     45500    341142    349185 
dram[6]:    434892    437965     98486    104702     79424     79535     93362    103541    277995    176689    188259    195873     46927     43059    356179    362840 
dram[7]:    200177    184683    107757    159510     79285     78508    104251    106554    481768    476412    205090    213392    357936     79566    367481    373344 
dram[8]:    185811    183357    152308    153210    104807    107398    104010    101738    471090    465825    220071     61391     65118     67789    486022    152479 
dram[9]:     67397     72555    214832    215898    110000    111018     94252     87366    404140    402025     85385     90936    126605    119014    167775    183778 
dram[10]:     74241     73363    218589    219489    112032    113641     88281    106831    402227    404129     96828     96793    112411    105485    198402    208996 
dram[11]:     78013    120750    218126    217718    118126     59593     45943     62679    405093    405084     94893     92167     97263     93162    219093    232369 
average row accesses per activate:
dram[0]:  1.265885  1.294406  1.201887  1.205365  1.180668  1.173369  1.148718  1.150218  1.218111  1.227022  1.205273  1.203420  1.254664  1.243682  1.250497  1.240303 
dram[1]:  1.286422  1.271401  1.206763  1.204503  1.170994  1.175022  1.162996  1.179667  1.184116  1.219444  1.209934  1.185676  1.238550  1.260829  1.235350  1.235734 
dram[2]:  1.294520  1.241379  1.167897  1.184644  1.170818  1.182971  1.188073  1.176101  1.223744  1.205530  1.154242  1.195212  1.304472  1.281280  1.243714  1.237321 
dram[3]:  1.250242  1.291346  1.179048  1.204320  1.199623  1.180417  1.198910  1.183147  1.249531  1.205773  1.168412  1.222222  1.288023  1.276155  1.200557  1.226257 
dram[4]:  1.301411  1.281467  1.184557  1.204717  1.193182  1.194723  1.185349  1.200897  1.181736  1.185753  1.219091  1.234160  1.272986  1.257326  1.235582  1.222649 
dram[5]:  1.308081  1.263821  1.217309  1.188501  1.198735  1.221495  1.176000  1.226786  1.190388  1.193078  1.208182  1.214087  1.242727  1.255750  1.255632  1.237397 
dram[6]:  1.283109  1.284404  1.164903  1.185424  1.203483  1.201869  1.207407  1.209132  1.202029  1.187097  1.182301  1.209738  1.278782  1.257407  1.267420  1.273973 
dram[7]:  1.259981  1.267062  1.200909  1.179785  1.193694  1.196078  1.185764  1.145242  1.208751  1.186933  1.202381  1.196721  1.256387  1.262405  1.264981  1.246704 
dram[8]:  1.284457  1.267375  1.166667  1.141601  1.194566  1.182569  1.171717  1.154386  1.199822  1.178245  1.224527  1.192547  1.249546  1.256086  1.241096  1.250000 
dram[9]:  1.302852  1.281008  1.177419  1.170412  1.181584  1.202966  1.189787  1.171700  1.189954  1.194166  1.203704  1.208446  1.241224  1.231390  1.253983  1.278626 
dram[10]:  1.271010  1.235840  1.151515  1.180313  1.190778  1.208175  1.193778  1.216000  1.178985  1.180979  1.165950  1.182796  1.266038  1.242964  1.280822  1.233239 
dram[11]:  1.229539  1.223827  1.147585  1.184518  1.192967  1.173060  1.204745  1.201627  1.180357  1.201275  1.184987  1.209821  1.256654  1.235078  1.247830  1.237833 
average row locality = 253353/208434 = 1.215507
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1295      1319      1274      1303      1307      1313      1344      1317      1251      1335      1280      1337      1322      1356      1241      1293 
dram[1]:      1298      1307      1249      1284      1308      1336      1320      1346      1312      1317      1291      1341      1275      1346      1291      1303 
dram[2]:      1323      1296      1266      1296      1316      1306      1295      1309      1340      1308      1347      1298      1348      1299      1268      1275 
dram[3]:      1294      1343      1238      1338      1274      1302      1320      1376      1332      1295      1339      1353      1335      1333      1275      1301 
dram[4]:      1291      1293      1258      1277      1260      1313      1343      1339      1307      1315      1341      1344      1324      1351      1246      1256 
dram[5]:      1295      1303      1294      1261      1327      1307      1323      1374      1288      1310      1329      1310      1347      1343      1265      1333 
dram[6]:      1337      1260      1321      1285      1313      1286      1304      1324      1303      1288      1336      1292      1321      1336      1327      1286 
dram[7]:      1294      1281      1321      1319      1325      1342      1366      1372      1326      1308      1313      1314      1355      1299      1335      1310 
dram[8]:      1314      1313      1344      1298      1363      1289      1392      1316      1351      1289      1358      1344      1354      1266      1342      1229 
dram[9]:      1325      1322      1314      1250      1373      1298      1398      1358      1303      1310      1364      1344      1358      1350      1319      1322 
dram[10]:      1346      1331      1330      1283      1317      1271      1343      1368      1324      1279      1355      1319      1319      1303      1290      1290 
dram[11]:      1307      1356      1283      1316      1323      1315      1371      1329      1322      1319      1325      1354      1299      1321      1278      1332 
total dram reads = 252403
bank skew: 1398/1229 = 1.14
chip skew: 21308/20858 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0        89        88        68        72 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0        92        88        64        72 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0        92        88        72        72 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0        77        84        72        64 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0        76        88        72        72 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0        80        88        65        68 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0        92        88        76        64 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        88        96        61        56 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0        92        96        67        64 
dram[9]:         0         0         0         0         0         0         0         0         0         0         4         4        84        92        76        72 
dram[10]:         0         0         0         0         0         0         0         0         0         0         4         4        89        88        70        64 
dram[11]:         0         0         0         0         0         0         0         0         0         0         4         4        92        96        64        64 
total dram writes = 3778
min_bank_accesses = 0!
chip skew: 332/297 = 1.12
average mf latency per bank:
dram[0]:        793       797       853       868       805       772       818       809       824       754       831       754      8284      8651      2191      1002
dram[1]:        904       882       907       891       788       774       818       840       792       826       800       770      8713      8047      1079      1012
dram[2]:        927       903       964       910       812       748       934       872       908       881       830       793     13168     14595      1240      1207
dram[3]:        901       866       923       822       800       774       881       807       877       842       765       722     10584     11409      1175      1102
dram[4]:        886       865       807       811       874       890       804       802       849       861       793       798     12410     12221      1147      1184
dram[5]:        849       840       807       860       823       795       832       799       882       824       770       814      9764     12176      1134      1082
dram[6]:        864       878       838       813       812       790       855       843       831       813       845       879      9175      9097       993       990
dram[7]:        822       819       835       852       825       778       829       825       815       819       866       805     10672     10094      1018      1085
dram[8]:        819       822       826       800       744       777       807       837       849       855      1937       809     10018     10958      1090      1090
dram[9]:        835       843       810       868       760       821       850       847       842       813       825       773     11373     10709      1046      1009
dram[10]:        840       807       832       825       835       845       835       845       837       845       749       776     11116     11543      1028      1011
dram[11]:        835       791       864       848       817       813       905       914       834       799       801       789     15755     12812      1159       959
maximum mf latency per bank:
dram[0]:        789       782       815       748       764       811       708       783       731       752       723       657      1030      1024      1041       759
dram[1]:        803       783       875       767       838       709       750       786       909       714       842       701      1063      1024       799       841
dram[2]:        722       818       802       697       778       760       780       799       776       712       654       757      1024      1074       909       930
dram[3]:        670       818       706       773       759       687       835       829       805       668       758       834      1127       943       832       848
dram[4]:        709       784       724       725       773       769       777       776       737       847       655       725       983      1099       694       638
dram[5]:        766       684       805       765       787       807       714       817       775       816       657       714       963      1002       783       713
dram[6]:        713       677       759       773       802       820       721       728       713       696       590       667       924      1186       737       783
dram[7]:        728       656       755       721       726       757       886       872       791       797       831       829       821       923       802       712
dram[8]:        746       752       731       702       696       836       862       730       822       772      1221       754      1047      1054       767       668
dram[9]:        825       863       840       812       882       893       802       706       813       817       792       841       705       916       862       825
dram[10]:        737       625       778       796       913       737       784       865       710       831       789       742       810       854       737       740
dram[11]:        913       890       811       894       838       793       868       911       909       882       762       794      1147      1078       986       866

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7486963 n_nop=7431647 n_act=17257 n_pre=17241 n_ref_event=0 n_req=20967 n_rd=20887 n_rd_L2_A=0 n_write=0 n_wr_bk=317 bw_util=0.01133
n_activity=1215218 dram_eff=0.06979
bk0: 1295a 7431287i bk1: 1319a 7431993i bk2: 1274a 7430443i bk3: 1303a 7429122i bk4: 1307a 7428575i bk5: 1313a 7427225i bk6: 1344a 7424949i bk7: 1317a 7425624i bk8: 1251a 7432287i bk9: 1335a 7428882i bk10: 1280a 7429938i bk11: 1337a 7427916i bk12: 1322a 7428365i bk13: 1356a 7426939i bk14: 1241a 7432249i bk15: 1293a 7429919i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.177040
Row_Buffer_Locality_read = 0.177670
Row_Buffer_Locality_write = 0.012500
Bank_Level_Parallism = 1.333134
Bank_Level_Parallism_Col = 1.109243
Bank_Level_Parallism_Ready = 1.003122
write_to_read_ratio_blp_rw_average = 0.008001
GrpLevelPara = 1.091275 

BW Util details:
bwutil = 0.011328 
total_CMD = 7486963 
util_bw = 84816 
Wasted_Col = 359717 
Wasted_Row = 292509 
Idle = 6749921 

BW Util Bottlenecks: 
RCDc_limit = 389072 
RCDWRc_limit = 991 
WTRc_limit = 707 
RTWc_limit = 1187 
CCDLc_limit = 4392 
rwq = 0 
CCDLc_limit_alone = 4332 
WTRc_limit_alone = 691 
RTWc_limit_alone = 1143 

Commands details: 
total_CMD = 7486963 
n_nop = 7431647 
Read = 20887 
Write = 0 
L2_Alloc = 0 
L2_WB = 317 
n_act = 17257 
n_pre = 17241 
n_ref = 0 
n_req = 20967 
total_req = 21204 

Dual Bus Interface Util: 
issued_total_row = 34498 
issued_total_col = 21204 
Row_Bus_Util =  0.004608 
CoL_Bus_Util = 0.002832 
Either_Row_CoL_Bus_Util = 0.007388 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.006978 
queue_avg = 0.029138 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0291384
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7486963 n_nop=7431500 n_act=17316 n_pre=17300 n_ref_event=0 n_req=21003 n_rd=20924 n_rd_L2_A=0 n_write=0 n_wr_bk=316 bw_util=0.01135
n_activity=1223577 dram_eff=0.06944
bk0: 1298a 7432594i bk1: 1307a 7432033i bk2: 1249a 7431197i bk3: 1284a 7430270i bk4: 1308a 7427877i bk5: 1336a 7427180i bk6: 1320a 7426269i bk7: 1346a 7425819i bk8: 1312a 7427572i bk9: 1317a 7429346i bk10: 1291a 7430003i bk11: 1341a 7427209i bk12: 1275a 7430928i bk13: 1346a 7428568i bk14: 1291a 7429067i bk15: 1303a 7428676i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.175642
Row_Buffer_Locality_read = 0.176161
Row_Buffer_Locality_write = 0.037975
Bank_Level_Parallism = 1.321111
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.005777
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.011348 
total_CMD = 7486963 
util_bw = 84960 
Wasted_Col = 363245 
Wasted_Row = 296098 
Idle = 6742660 

BW Util Bottlenecks: 
RCDc_limit = 391182 
RCDWRc_limit = 917 
WTRc_limit = 949 
RTWc_limit = 1261 
CCDLc_limit = 4574 
rwq = 0 
CCDLc_limit_alone = 4506 
WTRc_limit_alone = 931 
RTWc_limit_alone = 1211 

Commands details: 
total_CMD = 7486963 
n_nop = 7431500 
Read = 20924 
Write = 0 
L2_Alloc = 0 
L2_WB = 316 
n_act = 17316 
n_pre = 17300 
n_ref = 0 
n_req = 21003 
total_req = 21240 

Dual Bus Interface Util: 
issued_total_row = 34616 
issued_total_col = 21240 
Row_Bus_Util =  0.004624 
CoL_Bus_Util = 0.002837 
Either_Row_CoL_Bus_Util = 0.007408 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.007086 
queue_avg = 0.030384 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.030384
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7486963 n_nop=7431621 n_act=17271 n_pre=17255 n_ref_event=0 n_req=20971 n_rd=20890 n_rd_L2_A=0 n_write=0 n_wr_bk=324 bw_util=0.01133
n_activity=1229610 dram_eff=0.06901
bk0: 1323a 7432271i bk1: 1296a 7430812i bk2: 1266a 7429105i bk3: 1296a 7429172i bk4: 1316a 7427754i bk5: 1306a 7428868i bk6: 1295a 7429284i bk7: 1309a 7427378i bk8: 1340a 7428358i bk9: 1308a 7429544i bk10: 1347a 7425584i bk11: 1298a 7429951i bk12: 1348a 7430021i bk13: 1299a 7432208i bk14: 1268a 7430807i bk15: 1275a 7430783i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.176529
Row_Buffer_Locality_read = 0.177070
Row_Buffer_Locality_write = 0.037037
Bank_Level_Parallism = 1.308770
Bank_Level_Parallism_Col = 1.103143
Bank_Level_Parallism_Ready = 1.006347
write_to_read_ratio_blp_rw_average = 0.008213
GrpLevelPara = 1.084240 

BW Util details:
bwutil = 0.011334 
total_CMD = 7486963 
util_bw = 84856 
Wasted_Col = 363452 
Wasted_Row = 297398 
Idle = 6741257 

BW Util Bottlenecks: 
RCDc_limit = 390578 
RCDWRc_limit = 957 
WTRc_limit = 625 
RTWc_limit = 1176 
CCDLc_limit = 4489 
rwq = 0 
CCDLc_limit_alone = 4391 
WTRc_limit_alone = 575 
RTWc_limit_alone = 1128 

Commands details: 
total_CMD = 7486963 
n_nop = 7431621 
Read = 20890 
Write = 0 
L2_Alloc = 0 
L2_WB = 324 
n_act = 17271 
n_pre = 17255 
n_ref = 0 
n_req = 20971 
total_req = 21214 

Dual Bus Interface Util: 
issued_total_row = 34526 
issued_total_col = 21214 
Row_Bus_Util =  0.004611 
CoL_Bus_Util = 0.002833 
Either_Row_CoL_Bus_Util = 0.007392 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.007192 
queue_avg = 0.027451 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0274505
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7486963 n_nop=7431341 n_act=17324 n_pre=17308 n_ref_event=0 n_req=21123 n_rd=21048 n_rd_L2_A=0 n_write=0 n_wr_bk=297 bw_util=0.0114
n_activity=1229727 dram_eff=0.06943
bk0: 1294a 7430746i bk1: 1343a 7430679i bk2: 1238a 7431040i bk3: 1338a 7428026i bk4: 1274a 7430162i bk5: 1302a 7429056i bk6: 1320a 7427994i bk7: 1376a 7425768i bk8: 1332a 7429200i bk9: 1295a 7430181i bk10: 1339a 7426079i bk11: 1353a 7428338i bk12: 1335a 7430282i bk13: 1333a 7429365i bk14: 1275a 7427907i bk15: 1301a 7428935i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.179946
Row_Buffer_Locality_read = 0.180302
Row_Buffer_Locality_write = 0.080000
Bank_Level_Parallism = 1.321779
Bank_Level_Parallism_Col = 1.106711
Bank_Level_Parallism_Ready = 1.005281
write_to_read_ratio_blp_rw_average = 0.007304
GrpLevelPara = 1.086724 

BW Util details:
bwutil = 0.011404 
total_CMD = 7486963 
util_bw = 85380 
Wasted_Col = 362920 
Wasted_Row = 296520 
Idle = 6742143 

BW Util Bottlenecks: 
RCDc_limit = 391413 
RCDWRc_limit = 833 
WTRc_limit = 776 
RTWc_limit = 1107 
CCDLc_limit = 4621 
rwq = 0 
CCDLc_limit_alone = 4506 
WTRc_limit_alone = 721 
RTWc_limit_alone = 1047 

Commands details: 
total_CMD = 7486963 
n_nop = 7431341 
Read = 21048 
Write = 0 
L2_Alloc = 0 
L2_WB = 297 
n_act = 17324 
n_pre = 17308 
n_ref = 0 
n_req = 21123 
total_req = 21345 

Dual Bus Interface Util: 
issued_total_row = 34632 
issued_total_col = 21345 
Row_Bus_Util =  0.004626 
CoL_Bus_Util = 0.002851 
Either_Row_CoL_Bus_Util = 0.007429 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.006382 
queue_avg = 0.031084 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0310838
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7486963 n_nop=7431851 n_act=17144 n_pre=17128 n_ref_event=0 n_req=20935 n_rd=20858 n_rd_L2_A=0 n_write=0 n_wr_bk=308 bw_util=0.01131
n_activity=1221311 dram_eff=0.06932
bk0: 1291a 7433279i bk1: 1293a 7432851i bk2: 1258a 7430978i bk3: 1277a 7430395i bk4: 1260a 7431007i bk5: 1313a 7428688i bk6: 1343a 7426670i bk7: 1339a 7427744i bk8: 1307a 7428812i bk9: 1315a 7427872i bk10: 1341a 7428959i bk11: 1344a 7429135i bk12: 1324a 7429429i bk13: 1351a 7427691i bk14: 1246a 7431565i bk15: 1256a 7431664i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.181180
Row_Buffer_Locality_read = 0.181705
Row_Buffer_Locality_write = 0.038961
Bank_Level_Parallism = 1.314077
Bank_Level_Parallism_Col = 1.104848
Bank_Level_Parallism_Ready = 1.004021
write_to_read_ratio_blp_rw_average = 0.007392
GrpLevelPara = 1.085663 

BW Util details:
bwutil = 0.011308 
total_CMD = 7486963 
util_bw = 84664 
Wasted_Col = 360002 
Wasted_Row = 294455 
Idle = 6747842 

BW Util Bottlenecks: 
RCDc_limit = 387557 
RCDWRc_limit = 909 
WTRc_limit = 801 
RTWc_limit = 1084 
CCDLc_limit = 4546 
rwq = 0 
CCDLc_limit_alone = 4466 
WTRc_limit_alone = 761 
RTWc_limit_alone = 1044 

Commands details: 
total_CMD = 7486963 
n_nop = 7431851 
Read = 20858 
Write = 0 
L2_Alloc = 0 
L2_WB = 308 
n_act = 17144 
n_pre = 17128 
n_ref = 0 
n_req = 20935 
total_req = 21166 

Dual Bus Interface Util: 
issued_total_row = 34272 
issued_total_col = 21166 
Row_Bus_Util =  0.004578 
CoL_Bus_Util = 0.002827 
Either_Row_CoL_Bus_Util = 0.007361 
Issued_on_Two_Bus_Simul_Util = 0.000044 
issued_two_Eff = 0.005915 
queue_avg = 0.029179 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0291786
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7486963 n_nop=7431536 n_act=17227 n_pre=17211 n_ref_event=0 n_req=21085 n_rd=21009 n_rd_L2_A=0 n_write=0 n_wr_bk=301 bw_util=0.01139
n_activity=1216828 dram_eff=0.07005
bk0: 1295a 7432624i bk1: 1303a 7431610i bk2: 1294a 7430167i bk3: 1261a 7430089i bk4: 1327a 7427590i bk5: 1307a 7430512i bk6: 1323a 7427193i bk7: 1374a 7427377i bk8: 1288a 7428866i bk9: 1310a 7428458i bk10: 1329a 7428843i bk11: 1310a 7429336i bk12: 1347a 7426571i bk13: 1343a 7428121i bk14: 1265a 7431173i bk15: 1333a 7428190i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.183069
Row_Buffer_Locality_read = 0.183493
Row_Buffer_Locality_write = 0.065789
Bank_Level_Parallism = 1.328396
Bank_Level_Parallism_Col = 1.107624
Bank_Level_Parallism_Ready = 1.003759
write_to_read_ratio_blp_rw_average = 0.007591
GrpLevelPara = 1.087741 

BW Util details:
bwutil = 0.011385 
total_CMD = 7486963 
util_bw = 85240 
Wasted_Col = 360257 
Wasted_Row = 293564 
Idle = 6747902 

BW Util Bottlenecks: 
RCDc_limit = 388845 
RCDWRc_limit = 881 
WTRc_limit = 682 
RTWc_limit = 1178 
CCDLc_limit = 4382 
rwq = 0 
CCDLc_limit_alone = 4293 
WTRc_limit_alone = 631 
RTWc_limit_alone = 1140 

Commands details: 
total_CMD = 7486963 
n_nop = 7431536 
Read = 21009 
Write = 0 
L2_Alloc = 0 
L2_WB = 301 
n_act = 17227 
n_pre = 17211 
n_ref = 0 
n_req = 21085 
total_req = 21310 

Dual Bus Interface Util: 
issued_total_row = 34438 
issued_total_col = 21310 
Row_Bus_Util =  0.004600 
CoL_Bus_Util = 0.002846 
Either_Row_CoL_Bus_Util = 0.007403 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.005791 
queue_avg = 0.031720 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0317205
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7486963 n_nop=7431777 n_act=17161 n_pre=17145 n_ref_event=0 n_req=20999 n_rd=20919 n_rd_L2_A=0 n_write=0 n_wr_bk=320 bw_util=0.01135
n_activity=1210069 dram_eff=0.07021
bk0: 1337a 7430747i bk1: 1260a 7434375i bk2: 1321a 7426784i bk3: 1285a 7428941i bk4: 1313a 7428534i bk5: 1286a 7430477i bk6: 1304a 7429909i bk7: 1324a 7428329i bk8: 1303a 7430088i bk9: 1288a 7429971i bk10: 1336a 7427343i bk11: 1292a 7429925i bk12: 1321a 7429390i bk13: 1336a 7429010i bk14: 1327a 7429336i bk15: 1286a 7432005i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.182866
Row_Buffer_Locality_read = 0.183326
Row_Buffer_Locality_write = 0.062500
Bank_Level_Parallism = 1.322797
Bank_Level_Parallism_Col = 1.109934
Bank_Level_Parallism_Ready = 1.006062
write_to_read_ratio_blp_rw_average = 0.008078
GrpLevelPara = 1.090110 

BW Util details:
bwutil = 0.011347 
total_CMD = 7486963 
util_bw = 84956 
Wasted_Col = 358341 
Wasted_Row = 292010 
Idle = 6751656 

BW Util Bottlenecks: 
RCDc_limit = 387013 
RCDWRc_limit = 916 
WTRc_limit = 857 
RTWc_limit = 1310 
CCDLc_limit = 4493 
rwq = 0 
CCDLc_limit_alone = 4417 
WTRc_limit_alone = 817 
RTWc_limit_alone = 1274 

Commands details: 
total_CMD = 7486963 
n_nop = 7431777 
Read = 20919 
Write = 0 
L2_Alloc = 0 
L2_WB = 320 
n_act = 17161 
n_pre = 17145 
n_ref = 0 
n_req = 20999 
total_req = 21239 

Dual Bus Interface Util: 
issued_total_row = 34306 
issued_total_col = 21239 
Row_Bus_Util =  0.004582 
CoL_Bus_Util = 0.002837 
Either_Row_CoL_Bus_Util = 0.007371 
Issued_on_Two_Bus_Simul_Util = 0.000048 
issued_two_Eff = 0.006505 
queue_avg = 0.027516 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0275158
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7486963 n_nop=7430926 n_act=17503 n_pre=17487 n_ref_event=0 n_req=21256 n_rd=21180 n_rd_L2_A=0 n_write=0 n_wr_bk=301 bw_util=0.01148
n_activity=1227827 dram_eff=0.06998
bk0: 1294a 7431887i bk1: 1281a 7433173i bk2: 1321a 7428033i bk3: 1319a 7427786i bk4: 1325a 7428290i bk5: 1342a 7427228i bk6: 1366a 7425491i bk7: 1372a 7422688i bk8: 1326a 7427892i bk9: 1308a 7427699i bk10: 1313a 7428155i bk11: 1314a 7428458i bk12: 1355a 7427185i bk13: 1299a 7429362i bk14: 1335a 7429226i bk15: 1310a 7430382i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.176656
Row_Buffer_Locality_read = 0.177148
Row_Buffer_Locality_write = 0.039474
Bank_Level_Parallism = 1.332246
Bank_Level_Parallism_Col = 1.111004
Bank_Level_Parallism_Ready = 1.005765
write_to_read_ratio_blp_rw_average = 0.007586
GrpLevelPara = 1.090124 

BW Util details:
bwutil = 0.011476 
total_CMD = 7486963 
util_bw = 85924 
Wasted_Col = 364548 
Wasted_Row = 296622 
Idle = 6739869 

BW Util Bottlenecks: 
RCDc_limit = 394421 
RCDWRc_limit = 902 
WTRc_limit = 798 
RTWc_limit = 1208 
CCDLc_limit = 4680 
rwq = 0 
CCDLc_limit_alone = 4570 
WTRc_limit_alone = 740 
RTWc_limit_alone = 1156 

Commands details: 
total_CMD = 7486963 
n_nop = 7430926 
Read = 21180 
Write = 0 
L2_Alloc = 0 
L2_WB = 301 
n_act = 17503 
n_pre = 17487 
n_ref = 0 
n_req = 21256 
total_req = 21481 

Dual Bus Interface Util: 
issued_total_row = 34990 
issued_total_col = 21481 
Row_Bus_Util =  0.004673 
CoL_Bus_Util = 0.002869 
Either_Row_CoL_Bus_Util = 0.007485 
Issued_on_Two_Bus_Simul_Util = 0.000058 
issued_two_Eff = 0.007745 
queue_avg = 0.030861 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0308612
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7486963 n_nop=7430715 n_act=17585 n_pre=17569 n_ref_event=0 n_req=21242 n_rd=21162 n_rd_L2_A=0 n_write=0 n_wr_bk=319 bw_util=0.01148
n_activity=1227097 dram_eff=0.07002
bk0: 1314a 7432234i bk1: 1313a 7431147i bk2: 1344a 7425600i bk3: 1298a 7427363i bk4: 1363a 7426671i bk5: 1289a 7428975i bk6: 1392a 7423635i bk7: 1316a 7426961i bk8: 1351a 7426290i bk9: 1289a 7428902i bk10: 1358a 7427176i bk11: 1344a 7426217i bk12: 1354a 7427190i bk13: 1266a 7431167i bk14: 1342a 7427372i bk15: 1229a 7432754i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.172253
Row_Buffer_Locality_read = 0.172621
Row_Buffer_Locality_write = 0.075000
Bank_Level_Parallism = 1.336823
Bank_Level_Parallism_Col = 1.111486
Bank_Level_Parallism_Ready = 1.005620
write_to_read_ratio_blp_rw_average = 0.007885
GrpLevelPara = 1.091378 

BW Util details:
bwutil = 0.011476 
total_CMD = 7486963 
util_bw = 85924 
Wasted_Col = 365693 
Wasted_Row = 295546 
Idle = 6739800 

BW Util Bottlenecks: 
RCDc_limit = 396269 
RCDWRc_limit = 925 
WTRc_limit = 809 
RTWc_limit = 1128 
CCDLc_limit = 4523 
rwq = 0 
CCDLc_limit_alone = 4433 
WTRc_limit_alone = 781 
RTWc_limit_alone = 1066 

Commands details: 
total_CMD = 7486963 
n_nop = 7430715 
Read = 21162 
Write = 0 
L2_Alloc = 0 
L2_WB = 319 
n_act = 17585 
n_pre = 17569 
n_ref = 0 
n_req = 21242 
total_req = 21481 

Dual Bus Interface Util: 
issued_total_row = 35154 
issued_total_col = 21481 
Row_Bus_Util =  0.004695 
CoL_Bus_Util = 0.002869 
Either_Row_CoL_Bus_Util = 0.007513 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.006880 
queue_avg = 0.031023 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.031023
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7486963 n_nop=7430608 n_act=17590 n_pre=17574 n_ref_event=0 n_req=21391 n_rd=21308 n_rd_L2_A=0 n_write=0 n_wr_bk=332 bw_util=0.01156
n_activity=1227110 dram_eff=0.07054
bk0: 1325a 7431984i bk1: 1322a 7431937i bk2: 1314a 7427225i bk3: 1250a 7430012i bk4: 1373a 7424997i bk5: 1298a 7429282i bk6: 1398a 7424224i bk7: 1358a 7425852i bk8: 1303a 7428448i bk9: 1310a 7428483i bk10: 1364a 7425945i bk11: 1344a 7427322i bk12: 1358a 7426502i bk13: 1350a 7426583i bk14: 1319a 7428628i bk15: 1322a 7428916i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.177785
Row_Buffer_Locality_read = 0.178196
Row_Buffer_Locality_write = 0.072289
Bank_Level_Parallism = 1.337457
Bank_Level_Parallism_Col = 1.111530
Bank_Level_Parallism_Ready = 1.004528
write_to_read_ratio_blp_rw_average = 0.008148
GrpLevelPara = 1.091428 

BW Util details:
bwutil = 0.011561 
total_CMD = 7486963 
util_bw = 86560 
Wasted_Col = 365953 
Wasted_Row = 297290 
Idle = 6737160 

BW Util Bottlenecks: 
RCDc_limit = 396278 
RCDWRc_limit = 946 
WTRc_limit = 736 
RTWc_limit = 1218 
CCDLc_limit = 4681 
rwq = 0 
CCDLc_limit_alone = 4601 
WTRc_limit_alone = 696 
RTWc_limit_alone = 1178 

Commands details: 
total_CMD = 7486963 
n_nop = 7430608 
Read = 21308 
Write = 0 
L2_Alloc = 0 
L2_WB = 332 
n_act = 17590 
n_pre = 17574 
n_ref = 0 
n_req = 21391 
total_req = 21640 

Dual Bus Interface Util: 
issued_total_row = 35164 
issued_total_col = 21640 
Row_Bus_Util =  0.004697 
CoL_Bus_Util = 0.002890 
Either_Row_CoL_Bus_Util = 0.007527 
Issued_on_Two_Bus_Simul_Util = 0.000060 
issued_two_Eff = 0.007967 
queue_avg = 0.032889 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0328892
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7486963 n_nop=7431026 n_act=17480 n_pre=17464 n_ref_event=0 n_req=21150 n_rd=21068 n_rd_L2_A=0 n_write=0 n_wr_bk=319 bw_util=0.01143
n_activity=1224747 dram_eff=0.06985
bk0: 1346a 7430310i bk1: 1331a 7430413i bk2: 1330a 7425553i bk3: 1283a 7429202i bk4: 1317a 7427675i bk5: 1271a 7431274i bk6: 1343a 7427292i bk7: 1368a 7427197i bk8: 1324a 7427335i bk9: 1279a 7429450i bk10: 1355a 7425610i bk11: 1319a 7427906i bk12: 1319a 7428978i bk13: 1303a 7429152i bk14: 1290a 7432254i bk15: 1290a 7430076i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.173617
Row_Buffer_Locality_read = 0.174008
Row_Buffer_Locality_write = 0.073171
Bank_Level_Parallism = 1.326005
Bank_Level_Parallism_Col = 1.112057
Bank_Level_Parallism_Ready = 1.003934
write_to_read_ratio_blp_rw_average = 0.008961
GrpLevelPara = 1.090836 

BW Util details:
bwutil = 0.011426 
total_CMD = 7486963 
util_bw = 85548 
Wasted_Col = 364526 
Wasted_Row = 295280 
Idle = 6741609 

BW Util Bottlenecks: 
RCDc_limit = 394149 
RCDWRc_limit = 944 
WTRc_limit = 673 
RTWc_limit = 1764 
CCDLc_limit = 4645 
rwq = 0 
CCDLc_limit_alone = 4498 
WTRc_limit_alone = 629 
RTWc_limit_alone = 1661 

Commands details: 
total_CMD = 7486963 
n_nop = 7431026 
Read = 21068 
Write = 0 
L2_Alloc = 0 
L2_WB = 319 
n_act = 17480 
n_pre = 17464 
n_ref = 0 
n_req = 21150 
total_req = 21387 

Dual Bus Interface Util: 
issued_total_row = 34944 
issued_total_col = 21387 
Row_Bus_Util =  0.004667 
CoL_Bus_Util = 0.002857 
Either_Row_CoL_Bus_Util = 0.007471 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.007044 
queue_avg = 0.028493 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0284929
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7486963 n_nop=7430644 n_act=17600 n_pre=17584 n_ref_event=0 n_req=21231 n_rd=21150 n_rd_L2_A=0 n_write=0 n_wr_bk=324 bw_util=0.01147
n_activity=1231948 dram_eff=0.06972
bk0: 1307a 7429129i bk1: 1356a 7427529i bk2: 1283a 7427009i bk3: 1316a 7427262i bk4: 1323a 7427713i bk5: 1315a 7427103i bk6: 1371a 7425300i bk7: 1329a 7427281i bk8: 1322a 7426830i bk9: 1319a 7428196i bk10: 1325a 7427419i bk11: 1354a 7427556i bk12: 1299a 7430416i bk13: 1321a 7428511i bk14: 1278a 7430445i bk15: 1332a 7428000i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.171118
Row_Buffer_Locality_read = 0.171631
Row_Buffer_Locality_write = 0.037037
Bank_Level_Parallism = 1.336844
Bank_Level_Parallism_Col = 1.110968
Bank_Level_Parallism_Ready = 1.005247
write_to_read_ratio_blp_rw_average = 0.007920
GrpLevelPara = 1.091025 

BW Util details:
bwutil = 0.011473 
total_CMD = 7486963 
util_bw = 85896 
Wasted_Col = 366398 
Wasted_Row = 297843 
Idle = 6736826 

BW Util Bottlenecks: 
RCDc_limit = 396629 
RCDWRc_limit = 964 
WTRc_limit = 834 
RTWc_limit = 1191 
CCDLc_limit = 4576 
rwq = 0 
CCDLc_limit_alone = 4487 
WTRc_limit_alone = 792 
RTWc_limit_alone = 1144 

Commands details: 
total_CMD = 7486963 
n_nop = 7430644 
Read = 21150 
Write = 0 
L2_Alloc = 0 
L2_WB = 324 
n_act = 17600 
n_pre = 17584 
n_ref = 0 
n_req = 21231 
total_req = 21474 

Dual Bus Interface Util: 
issued_total_row = 35184 
issued_total_col = 21474 
Row_Bus_Util =  0.004699 
CoL_Bus_Util = 0.002868 
Either_Row_CoL_Bus_Util = 0.007522 
Issued_on_Two_Bus_Simul_Util = 0.000045 
issued_two_Eff = 0.006019 
queue_avg = 0.032894 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0328937

========= L2 cache stats =========
L2_cache_bank[0]: Access = 76232, Miss = 10447, Miss_rate = 0.137, Pending_hits = 17, Reservation_fails = 98
L2_cache_bank[1]: Access = 76140, Miss = 10705, Miss_rate = 0.141, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 75341, Miss = 10472, Miss_rate = 0.139, Pending_hits = 3, Reservation_fails = 48
L2_cache_bank[3]: Access = 75011, Miss = 10712, Miss_rate = 0.143, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[4]: Access = 100924, Miss = 10639, Miss_rate = 0.105, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 111169, Miss = 10523, Miss_rate = 0.095, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 90931, Miss = 10536, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 96128, Miss = 10765, Miss_rate = 0.112, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 101291, Miss = 10494, Miss_rate = 0.104, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[9]: Access = 99276, Miss = 10624, Miss_rate = 0.107, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 87078, Miss = 10601, Miss_rate = 0.122, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 100573, Miss = 10677, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 83700, Miss = 10706, Miss_rate = 0.128, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 82886, Miss = 10485, Miss_rate = 0.126, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 95035, Miss = 10756, Miss_rate = 0.113, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 88563, Miss = 10669, Miss_rate = 0.120, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 93620, Miss = 10952, Miss_rate = 0.117, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[17]: Access = 91691, Miss = 10476, Miss_rate = 0.114, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 98982, Miss = 10890, Miss_rate = 0.110, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 94537, Miss = 10690, Miss_rate = 0.113, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[20]: Access = 96286, Miss = 10758, Miss_rate = 0.112, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 97398, Miss = 10572, Miss_rate = 0.109, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 113234, Miss = 10644, Miss_rate = 0.094, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 100800, Miss = 10778, Miss_rate = 0.107, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 2226826
L2_total_cache_misses = 255571
L2_total_cache_miss_rate = 0.1148
L2_total_cache_pending_hits = 56
L2_total_cache_reservation_fails = 146
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1265591
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 70398
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 146
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 182005
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 56
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 705608
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 797
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2371
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1518050
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 708776
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 146
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=2226826
icnt_total_pkts_simt_to_mem=2226826
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2226826
Req_Network_cycles = 2919508
Req_Network_injected_packets_per_cycle =       0.7627 
Req_Network_conflicts_per_cycle =       0.1181
Req_Network_conflicts_per_cycle_util =       0.4242
Req_Bank_Level_Parallism =       2.7403
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.1550
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0318

Reply_Network_injected_packets_num = 2226826
Reply_Network_cycles = 2919508
Reply_Network_injected_packets_per_cycle =        0.7627
Reply_Network_conflicts_per_cycle =        0.7736
Reply_Network_conflicts_per_cycle_util =       2.7551
Reply_Bank_Level_Parallism =       2.7164
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2430
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0254
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 22 min, 27 sec (4947 sec)
gpgpu_simulation_rate = 5842 (inst/sec)
gpgpu_simulation_rate = 590 (cycle/sec)
gpgpu_silicon_slowdown = 2313559x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe24462b9c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b90..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffe24462ca0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b70..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b68..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462cc0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b50..

GPGPU-Sim PTX: cudaLaunch for 0x0x560a4757f35a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_ 
GPGPU-Sim PTX: pushing kernel '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_' to stream 0, gridDim= (13,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
Destroy streams for kernel 12: size 0
kernel_name = _Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_ 
kernel_launch_uid = 12 
gpu_sim_cycle = 10929
gpu_sim_insn = 209374
gpu_ipc =      19.1577
gpu_tot_sim_cycle = 2930437
gpu_tot_sim_insn = 29113980
gpu_tot_ipc =       9.9350
gpu_tot_issued_cta = 147
gpu_occupancy = 24.9962% 
gpu_tot_occupancy = 16.3009% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0347
partiton_level_parallism_total  =       0.7600
partiton_level_parallism_util =       1.7628
partiton_level_parallism_util_total  =       2.7401
L2_BW  =       1.5148 GB/Sec
L2_BW_total  =      33.1979 GB/Sec
gpu_total_sim_rate=5866

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 304543, Miss = 62242, Miss_rate = 0.204, Pending_hits = 93, Reservation_fails = 28836
	L1D_cache_core[1]: Access = 275061, Miss = 50007, Miss_rate = 0.182, Pending_hits = 103, Reservation_fails = 20036
	L1D_cache_core[2]: Access = 233140, Miss = 55152, Miss_rate = 0.237, Pending_hits = 114, Reservation_fails = 29510
	L1D_cache_core[3]: Access = 185662, Miss = 49561, Miss_rate = 0.267, Pending_hits = 101, Reservation_fails = 28197
	L1D_cache_core[4]: Access = 242535, Miss = 51335, Miss_rate = 0.212, Pending_hits = 39, Reservation_fails = 25092
	L1D_cache_core[5]: Access = 201852, Miss = 57225, Miss_rate = 0.283, Pending_hits = 49, Reservation_fails = 36666
	L1D_cache_core[6]: Access = 190442, Miss = 37210, Miss_rate = 0.195, Pending_hits = 39, Reservation_fails = 17322
	L1D_cache_core[7]: Access = 247397, Miss = 54416, Miss_rate = 0.220, Pending_hits = 55, Reservation_fails = 28170
	L1D_cache_core[8]: Access = 283957, Miss = 78630, Miss_rate = 0.277, Pending_hits = 43, Reservation_fails = 50262
	L1D_cache_core[9]: Access = 201130, Miss = 46749, Miss_rate = 0.232, Pending_hits = 66, Reservation_fails = 29703
	L1D_cache_core[10]: Access = 200166, Miss = 41875, Miss_rate = 0.209, Pending_hits = 62, Reservation_fails = 22273
	L1D_cache_core[11]: Access = 232597, Miss = 56274, Miss_rate = 0.242, Pending_hits = 83, Reservation_fails = 37686
	L1D_cache_core[12]: Access = 56916, Miss = 5187, Miss_rate = 0.091, Pending_hits = 78, Reservation_fails = 562
	L1D_cache_core[13]: Access = 1560, Miss = 1274, Miss_rate = 0.817, Pending_hits = 113, Reservation_fails = 773
	L1D_cache_core[14]: Access = 1357, Miss = 1171, Miss_rate = 0.863, Pending_hits = 87, Reservation_fails = 765
	L1D_cache_core[15]: Access = 1509, Miss = 1211, Miss_rate = 0.803, Pending_hits = 105, Reservation_fails = 595
	L1D_cache_core[16]: Access = 1429, Miss = 1140, Miss_rate = 0.798, Pending_hits = 106, Reservation_fails = 476
	L1D_cache_core[17]: Access = 89386, Miss = 12630, Miss_rate = 0.141, Pending_hits = 119, Reservation_fails = 1112
	L1D_cache_core[18]: Access = 81326, Miss = 11738, Miss_rate = 0.144, Pending_hits = 131, Reservation_fails = 1095
	L1D_cache_core[19]: Access = 69608, Miss = 10219, Miss_rate = 0.147, Pending_hits = 141, Reservation_fails = 1086
	L1D_cache_core[20]: Access = 55104, Miss = 8471, Miss_rate = 0.154, Pending_hits = 141, Reservation_fails = 1013
	L1D_cache_core[21]: Access = 71264, Miss = 10260, Miss_rate = 0.144, Pending_hits = 87, Reservation_fails = 1193
	L1D_cache_core[22]: Access = 60064, Miss = 9047, Miss_rate = 0.151, Pending_hits = 97, Reservation_fails = 1075
	L1D_cache_core[23]: Access = 56173, Miss = 8391, Miss_rate = 0.149, Pending_hits = 84, Reservation_fails = 1109
	L1D_cache_core[24]: Access = 74920, Miss = 10863, Miss_rate = 0.145, Pending_hits = 116, Reservation_fails = 1091
	L1D_cache_core[25]: Access = 85142, Miss = 11686, Miss_rate = 0.137, Pending_hits = 92, Reservation_fails = 766
	L1D_cache_core[26]: Access = 57983, Miss = 8296, Miss_rate = 0.143, Pending_hits = 87, Reservation_fails = 594
	L1D_cache_core[27]: Access = 56348, Miss = 8087, Miss_rate = 0.144, Pending_hits = 86, Reservation_fails = 640
	L1D_cache_core[28]: Access = 67297, Miss = 9489, Miss_rate = 0.141, Pending_hits = 87, Reservation_fails = 570
	L1D_cache_core[29]: Access = 17189, Miss = 2719, Miss_rate = 0.158, Pending_hits = 68, Reservation_fails = 170
	L1D_total_cache_accesses = 3703057
	L1D_total_cache_misses = 772555
	L1D_total_cache_miss_rate = 0.2086
	L1D_total_cache_pending_hits = 2672
	L1D_total_cache_reservation_fails = 368438
	L1D_cache_data_port_util = 0.134
	L1D_cache_fill_port_util = 0.035
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2233669
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2665
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 519180
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 327514
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 238751
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2684
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 694161
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4806
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 40924
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9818
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2994265
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 708792

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 327514
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 40924
ctas_completed 147, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
23753, 24614, 34909, 50848, 15298, 41564, 67683, 38487, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 
gpgpu_n_tot_thrd_icount = 131268864
gpgpu_n_tot_w_icount = 4102152
gpgpu_n_stall_shd_mem = 1788898
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1518413
gpgpu_n_mem_write_global = 708792
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4998507
gpgpu_n_store_insn = 851060
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 351744
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1055675
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 733223
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:30462	W0_Idle:29434722	W0_Scoreboard:53867564	W1:1162106	W2:708449	W3:321476	W4:260540	W5:190127	W6:168735	W7:108243	W8:92467	W9:79386	W10:69661	W11:48213	W12:53745	W13:53029	W14:45704	W15:46446	W16:40100	W17:33788	W18:31976	W19:29304	W20:30307	W21:24610	W22:23008	W23:19205	W24:23242	W25:21083	W26:25047	W27:23596	W28:23329	W29:35205	W30:43678	W31:56701	W32:209646
single_issue_nums: WS0:1104109	WS1:1027948	WS2:978350	WS3:991745	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6063296 {8:757912,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 28351680 {40:708792,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 30420040 {40:760501,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30316480 {40:757912,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5670336 {8:708792,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 30420040 {40:760501,}
maxmflatency = 1221 
max_icnt2mem_latency = 1023 
maxmrqlatency = 493 
max_icnt2sh_latency = 231 
averagemflatency = 255 
avg_icnt2mem_latency = 34 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 9 
mrq_lat_table:232692 	1063 	1900 	4977 	6428 	1518 	1796 	2318 	661 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1572657 	636108 	18138 	302 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	525908 	111969 	64088 	26885 	1370266 	100081 	11124 	11136 	5748 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1294922 	326634 	234526 	192743 	127119 	47087 	4174 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1888 	980 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        28        28        12        12        11         8         4         5        20        20        11        11        17        16        20        20 
dram[1]:        29        28        12        12         7         8         8         8        20        21        10        17        16        16        20        20 
dram[2]:        27        24        12        12         8         8        14        10        19        16        17        18        26        18        20        20 
dram[3]:        24        25        12        12         8         8         9         8        16        16        20        20        17        20        20        20 
dram[4]:        26        35        12        14        15         6         8         8        16        16        20        18        16        16        20        20 
dram[5]:        36        34        16        14         7         7         8         8        17        19        15        12        16        21        17        17 
dram[6]:        32        32        10         9         9         9         8        13        19        16        12        12        17        20        16        16 
dram[7]:        32        32        12        10         8         8        11         8        17        15        12        13        20        20        19        16 
dram[8]:        32        32         8        10         8         8         8        10        16        20        16        14        20        20        17        16 
dram[9]:        30        28        12        12         8         8        10        10        16        16        12        12        20        20        20        20 
dram[10]:        28        25        12        13         8         9         8         8        19        16        12        12        17        17        18        16 
dram[11]:        24        24        16        16         8         8         7         6        16        18        12        12        20        20        16        16 
maximum service time to same row:
dram[0]:    103888    115610    217343    216700     68618     70598     70534     78358    404117    404466     99428    104414     88712    118909    242925    251873 
dram[1]:    128112    138587     53150     52084     73430     75881    122689    112961    406469    405268    115265    123362    132435    168833    261684    271593 
dram[2]:    180212    111032    202694    206933     79128     82419    100953    120945    409374    155729    129860    135597    203105    205213    284386    295571 
dram[3]:    118919    129368    210695    214149     85357     85250    122562    205204    268830    272637    132788    133980    272996    270607    306199    314621 
dram[4]:    140115    165663    218652    219453     84756    112508    200089    195926    282594    279983    123808    111363     57861     65538    323690    334225 
dram[5]:    176125    185820    217182     48356     85948     80321    187541    181071    279245    279137    149417    158207     55528     45500    341142    349185 
dram[6]:    434892    437965     98486    104702     79424     79535     93362    103541    277995    176689    188259    195873     46927     43059    356179    362840 
dram[7]:    200177    184683    107757    159510     79285     78508    104251    106554    481768    476412    205090    213392    357936     79566    367481    373344 
dram[8]:    185811    183357    152308    153210    104807    107398    104010    101738    471090    465825    220071     61391     65118     67789    486022    152479 
dram[9]:     67397     72555    214832    215898    110000    111018     94252     87366    404140    402025     85385     90936    126605    119014    167775    183778 
dram[10]:     74241     73363    218589    219489    112032    113641     88281    106831    402227    404129     96828     96793    112411    105485    198402    208996 
dram[11]:     78013    120750    218126    217718    118126     59593     45943     62679    405093    405084     94893     92167     97263     93162    219093    232369 
average row accesses per activate:
dram[0]:  1.265885  1.294406  1.201887  1.205365  1.180668  1.173369  1.148718  1.150218  1.218111  1.227022  1.205273  1.203420  1.254664  1.243682  1.250497  1.240303 
dram[1]:  1.286422  1.271401  1.206763  1.204503  1.170994  1.175022  1.162996  1.179667  1.184116  1.219444  1.209934  1.185676  1.238550  1.260829  1.235350  1.235734 
dram[2]:  1.294520  1.241379  1.167897  1.184644  1.170818  1.182971  1.188073  1.176101  1.223744  1.205530  1.154242  1.195212  1.304472  1.281280  1.243714  1.237321 
dram[3]:  1.250242  1.291346  1.179048  1.204320  1.199623  1.180417  1.198910  1.183147  1.249531  1.205773  1.168412  1.222222  1.288023  1.276155  1.200557  1.226257 
dram[4]:  1.301411  1.281467  1.184557  1.204717  1.193182  1.194723  1.185349  1.200897  1.181736  1.185753  1.219091  1.234160  1.272986  1.257326  1.235582  1.222649 
dram[5]:  1.308081  1.263821  1.217309  1.188501  1.198735  1.221495  1.176000  1.226786  1.190388  1.193078  1.208182  1.214087  1.242727  1.255750  1.255632  1.237397 
dram[6]:  1.283109  1.284404  1.164903  1.185424  1.203483  1.201869  1.207407  1.209132  1.202029  1.187097  1.182301  1.209738  1.278782  1.257407  1.267420  1.273973 
dram[7]:  1.259981  1.267062  1.200909  1.179785  1.193694  1.196078  1.185764  1.145242  1.208751  1.186933  1.202381  1.196721  1.256387  1.262405  1.264981  1.246704 
dram[8]:  1.284457  1.267375  1.166667  1.141601  1.194566  1.182569  1.171717  1.154386  1.199822  1.178245  1.224527  1.192547  1.249546  1.256086  1.241096  1.250000 
dram[9]:  1.302852  1.281008  1.177419  1.170412  1.181584  1.202966  1.189787  1.171700  1.189954  1.194166  1.203704  1.208446  1.241224  1.231390  1.253983  1.278626 
dram[10]:  1.271010  1.235840  1.151515  1.180313  1.190778  1.208175  1.193778  1.216000  1.178985  1.180979  1.165950  1.182796  1.266038  1.242964  1.280822  1.233239 
dram[11]:  1.229539  1.223827  1.147585  1.184518  1.192967  1.173060  1.204745  1.201627  1.180357  1.201275  1.184987  1.209821  1.256654  1.235078  1.247830  1.237833 
average row locality = 253353/208434 = 1.215507
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1295      1319      1274      1303      1307      1313      1344      1317      1251      1335      1280      1337      1322      1356      1241      1293 
dram[1]:      1298      1307      1249      1284      1308      1336      1320      1346      1312      1317      1291      1341      1275      1346      1291      1303 
dram[2]:      1323      1296      1266      1296      1316      1306      1295      1309      1340      1308      1347      1298      1348      1299      1268      1275 
dram[3]:      1294      1343      1238      1338      1274      1302      1320      1376      1332      1295      1339      1353      1335      1333      1275      1301 
dram[4]:      1291      1293      1258      1277      1260      1313      1343      1339      1307      1315      1341      1344      1324      1351      1246      1256 
dram[5]:      1295      1303      1294      1261      1327      1307      1323      1374      1288      1310      1329      1310      1347      1343      1265      1333 
dram[6]:      1337      1260      1321      1285      1313      1286      1304      1324      1303      1288      1336      1292      1321      1336      1327      1286 
dram[7]:      1294      1281      1321      1319      1325      1342      1366      1372      1326      1308      1313      1314      1355      1299      1335      1310 
dram[8]:      1314      1313      1344      1298      1363      1289      1392      1316      1351      1289      1358      1344      1354      1266      1342      1229 
dram[9]:      1325      1322      1314      1250      1373      1298      1398      1358      1303      1310      1364      1344      1358      1350      1319      1322 
dram[10]:      1346      1331      1330      1283      1317      1271      1343      1368      1324      1279      1355      1319      1319      1303      1290      1290 
dram[11]:      1307      1356      1283      1316      1323      1315      1371      1329      1322      1319      1325      1354      1299      1321      1278      1332 
total dram reads = 252403
bank skew: 1398/1229 = 1.14
chip skew: 21308/20858 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0        89        88        68        72 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0        92        88        64        72 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0        92        88        72        72 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0        77        84        72        64 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0        76        88        72        72 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0        80        88        65        68 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0        92        88        76        64 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        88        96        61        56 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0        92        96        67        64 
dram[9]:         0         0         0         0         0         0         0         0         0         0         4         4        84        92        76        72 
dram[10]:         0         0         0         0         0         0         0         0         0         0         4         4        89        88        70        64 
dram[11]:         0         0         0         0         0         0         0         0         0         0         4         4        92        96        64        64 
total dram writes = 3778
min_bank_accesses = 0!
chip skew: 332/297 = 1.12
average mf latency per bank:
dram[0]:        793       797       853       868       805       772       818       809       824       754       831       754      8286      8651      2193      1003
dram[1]:        912       882       907       891       788       774       818       840       792       826       800       770      8713      8047      1081      1013
dram[2]:        927       903       964       910       812       748       934       872       908       881       830       793     13168     14595      1242      1209
dram[3]:        901       866       923       822       800       774       881       807       877       842       765       722     10584     11409      1176      1103
dram[4]:        886       865       807       811       874       890       804       802       849       861       793       798     12410     12221      1148      1185
dram[5]:        849       840       807       860       823       795       832       799       882       824       770       814      9764     12176      1135      1083
dram[6]:        864       878       838       813       812       790       855       843       831       813       845       879      9175      9097       995       992
dram[7]:        822       819       835       852       825       778       829       825       815       819       866       805     10672     10094      1020      1086
dram[8]:        819       822       826       800       744       777       807       837       849       855      1937       809     10018     10958      1093      1091
dram[9]:        835       843       810       868       760       821       850       847       842       813       825       773     11374     10709      1047      1010
dram[10]:        840       807       832       825       835       845       835       845       837       845       749       776     11116     11543      1030      1012
dram[11]:        835       791       864       848       817       813       905       914       834       799       801       789     15767     12815      1161       960
maximum mf latency per bank:
dram[0]:        789       782       815       748       764       811       708       783       731       752       723       657      1030      1024      1041       759
dram[1]:        803       783       875       767       838       709       750       786       909       714       842       701      1063      1024       799       841
dram[2]:        722       818       802       697       778       760       780       799       776       712       654       757      1024      1074       909       930
dram[3]:        670       818       706       773       759       687       835       829       805       668       758       834      1127       943       832       848
dram[4]:        709       784       724       725       773       769       777       776       737       847       655       725       983      1099       694       638
dram[5]:        766       684       805       765       787       807       714       817       775       816       657       714       963      1002       783       713
dram[6]:        713       677       759       773       802       820       721       728       713       696       590       667       924      1186       737       783
dram[7]:        728       656       755       721       726       757       886       872       791       797       831       829       821       923       802       712
dram[8]:        746       752       731       702       696       836       862       730       822       772      1221       754      1047      1054       767       668
dram[9]:        825       863       840       812       882       893       802       706       813       817       792       841       705       916       862       825
dram[10]:        737       625       778       796       913       737       784       865       710       831       789       742       810       854       737       740
dram[11]:        913       890       811       894       838       793       868       911       909       882       762       794      1147      1078       986       866

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7514988 n_nop=7459672 n_act=17257 n_pre=17241 n_ref_event=0 n_req=20967 n_rd=20887 n_rd_L2_A=0 n_write=0 n_wr_bk=317 bw_util=0.01129
n_activity=1215218 dram_eff=0.06979
bk0: 1295a 7459312i bk1: 1319a 7460018i bk2: 1274a 7458468i bk3: 1303a 7457147i bk4: 1307a 7456600i bk5: 1313a 7455250i bk6: 1344a 7452974i bk7: 1317a 7453649i bk8: 1251a 7460312i bk9: 1335a 7456907i bk10: 1280a 7457963i bk11: 1337a 7455941i bk12: 1322a 7456390i bk13: 1356a 7454964i bk14: 1241a 7460274i bk15: 1293a 7457944i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.177040
Row_Buffer_Locality_read = 0.177670
Row_Buffer_Locality_write = 0.012500
Bank_Level_Parallism = 1.333134
Bank_Level_Parallism_Col = 1.109243
Bank_Level_Parallism_Ready = 1.003122
write_to_read_ratio_blp_rw_average = 0.008001
GrpLevelPara = 1.091275 

BW Util details:
bwutil = 0.011286 
total_CMD = 7514988 
util_bw = 84816 
Wasted_Col = 359717 
Wasted_Row = 292509 
Idle = 6777946 

BW Util Bottlenecks: 
RCDc_limit = 389072 
RCDWRc_limit = 991 
WTRc_limit = 707 
RTWc_limit = 1187 
CCDLc_limit = 4392 
rwq = 0 
CCDLc_limit_alone = 4332 
WTRc_limit_alone = 691 
RTWc_limit_alone = 1143 

Commands details: 
total_CMD = 7514988 
n_nop = 7459672 
Read = 20887 
Write = 0 
L2_Alloc = 0 
L2_WB = 317 
n_act = 17257 
n_pre = 17241 
n_ref = 0 
n_req = 20967 
total_req = 21204 

Dual Bus Interface Util: 
issued_total_row = 34498 
issued_total_col = 21204 
Row_Bus_Util =  0.004591 
CoL_Bus_Util = 0.002822 
Either_Row_CoL_Bus_Util = 0.007361 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.006978 
queue_avg = 0.029030 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0290297
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7514988 n_nop=7459525 n_act=17316 n_pre=17300 n_ref_event=0 n_req=21003 n_rd=20924 n_rd_L2_A=0 n_write=0 n_wr_bk=316 bw_util=0.01131
n_activity=1223577 dram_eff=0.06944
bk0: 1298a 7460619i bk1: 1307a 7460058i bk2: 1249a 7459222i bk3: 1284a 7458295i bk4: 1308a 7455902i bk5: 1336a 7455205i bk6: 1320a 7454294i bk7: 1346a 7453844i bk8: 1312a 7455597i bk9: 1317a 7457371i bk10: 1291a 7458028i bk11: 1341a 7455234i bk12: 1275a 7458953i bk13: 1346a 7456593i bk14: 1291a 7457092i bk15: 1303a 7456701i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.175642
Row_Buffer_Locality_read = 0.176161
Row_Buffer_Locality_write = 0.037975
Bank_Level_Parallism = 1.321111
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.005777
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.011305 
total_CMD = 7514988 
util_bw = 84960 
Wasted_Col = 363245 
Wasted_Row = 296098 
Idle = 6770685 

BW Util Bottlenecks: 
RCDc_limit = 391182 
RCDWRc_limit = 917 
WTRc_limit = 949 
RTWc_limit = 1261 
CCDLc_limit = 4574 
rwq = 0 
CCDLc_limit_alone = 4506 
WTRc_limit_alone = 931 
RTWc_limit_alone = 1211 

Commands details: 
total_CMD = 7514988 
n_nop = 7459525 
Read = 20924 
Write = 0 
L2_Alloc = 0 
L2_WB = 316 
n_act = 17316 
n_pre = 17300 
n_ref = 0 
n_req = 21003 
total_req = 21240 

Dual Bus Interface Util: 
issued_total_row = 34616 
issued_total_col = 21240 
Row_Bus_Util =  0.004606 
CoL_Bus_Util = 0.002826 
Either_Row_CoL_Bus_Util = 0.007380 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.007086 
queue_avg = 0.030271 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0302707
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7514988 n_nop=7459646 n_act=17271 n_pre=17255 n_ref_event=0 n_req=20971 n_rd=20890 n_rd_L2_A=0 n_write=0 n_wr_bk=324 bw_util=0.01129
n_activity=1229610 dram_eff=0.06901
bk0: 1323a 7460296i bk1: 1296a 7458837i bk2: 1266a 7457130i bk3: 1296a 7457197i bk4: 1316a 7455779i bk5: 1306a 7456893i bk6: 1295a 7457309i bk7: 1309a 7455403i bk8: 1340a 7456383i bk9: 1308a 7457569i bk10: 1347a 7453609i bk11: 1298a 7457976i bk12: 1348a 7458046i bk13: 1299a 7460233i bk14: 1268a 7458832i bk15: 1275a 7458808i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.176529
Row_Buffer_Locality_read = 0.177070
Row_Buffer_Locality_write = 0.037037
Bank_Level_Parallism = 1.308770
Bank_Level_Parallism_Col = 1.103143
Bank_Level_Parallism_Ready = 1.006347
write_to_read_ratio_blp_rw_average = 0.008213
GrpLevelPara = 1.084240 

BW Util details:
bwutil = 0.011292 
total_CMD = 7514988 
util_bw = 84856 
Wasted_Col = 363452 
Wasted_Row = 297398 
Idle = 6769282 

BW Util Bottlenecks: 
RCDc_limit = 390578 
RCDWRc_limit = 957 
WTRc_limit = 625 
RTWc_limit = 1176 
CCDLc_limit = 4489 
rwq = 0 
CCDLc_limit_alone = 4391 
WTRc_limit_alone = 575 
RTWc_limit_alone = 1128 

Commands details: 
total_CMD = 7514988 
n_nop = 7459646 
Read = 20890 
Write = 0 
L2_Alloc = 0 
L2_WB = 324 
n_act = 17271 
n_pre = 17255 
n_ref = 0 
n_req = 20971 
total_req = 21214 

Dual Bus Interface Util: 
issued_total_row = 34526 
issued_total_col = 21214 
Row_Bus_Util =  0.004594 
CoL_Bus_Util = 0.002823 
Either_Row_CoL_Bus_Util = 0.007364 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.007192 
queue_avg = 0.027348 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0273481
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7514988 n_nop=7459366 n_act=17324 n_pre=17308 n_ref_event=0 n_req=21123 n_rd=21048 n_rd_L2_A=0 n_write=0 n_wr_bk=297 bw_util=0.01136
n_activity=1229727 dram_eff=0.06943
bk0: 1294a 7458771i bk1: 1343a 7458704i bk2: 1238a 7459065i bk3: 1338a 7456051i bk4: 1274a 7458187i bk5: 1302a 7457081i bk6: 1320a 7456019i bk7: 1376a 7453793i bk8: 1332a 7457225i bk9: 1295a 7458206i bk10: 1339a 7454104i bk11: 1353a 7456363i bk12: 1335a 7458307i bk13: 1333a 7457390i bk14: 1275a 7455932i bk15: 1301a 7456960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.179946
Row_Buffer_Locality_read = 0.180302
Row_Buffer_Locality_write = 0.080000
Bank_Level_Parallism = 1.321779
Bank_Level_Parallism_Col = 1.106711
Bank_Level_Parallism_Ready = 1.005281
write_to_read_ratio_blp_rw_average = 0.007304
GrpLevelPara = 1.086724 

BW Util details:
bwutil = 0.011361 
total_CMD = 7514988 
util_bw = 85380 
Wasted_Col = 362920 
Wasted_Row = 296520 
Idle = 6770168 

BW Util Bottlenecks: 
RCDc_limit = 391413 
RCDWRc_limit = 833 
WTRc_limit = 776 
RTWc_limit = 1107 
CCDLc_limit = 4621 
rwq = 0 
CCDLc_limit_alone = 4506 
WTRc_limit_alone = 721 
RTWc_limit_alone = 1047 

Commands details: 
total_CMD = 7514988 
n_nop = 7459366 
Read = 21048 
Write = 0 
L2_Alloc = 0 
L2_WB = 297 
n_act = 17324 
n_pre = 17308 
n_ref = 0 
n_req = 21123 
total_req = 21345 

Dual Bus Interface Util: 
issued_total_row = 34632 
issued_total_col = 21345 
Row_Bus_Util =  0.004608 
CoL_Bus_Util = 0.002840 
Either_Row_CoL_Bus_Util = 0.007401 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.006382 
queue_avg = 0.030968 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0309678
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7514988 n_nop=7459876 n_act=17144 n_pre=17128 n_ref_event=0 n_req=20935 n_rd=20858 n_rd_L2_A=0 n_write=0 n_wr_bk=308 bw_util=0.01127
n_activity=1221311 dram_eff=0.06932
bk0: 1291a 7461304i bk1: 1293a 7460876i bk2: 1258a 7459003i bk3: 1277a 7458420i bk4: 1260a 7459032i bk5: 1313a 7456713i bk6: 1343a 7454695i bk7: 1339a 7455769i bk8: 1307a 7456837i bk9: 1315a 7455897i bk10: 1341a 7456984i bk11: 1344a 7457160i bk12: 1324a 7457454i bk13: 1351a 7455716i bk14: 1246a 7459590i bk15: 1256a 7459689i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.181180
Row_Buffer_Locality_read = 0.181705
Row_Buffer_Locality_write = 0.038961
Bank_Level_Parallism = 1.314077
Bank_Level_Parallism_Col = 1.104848
Bank_Level_Parallism_Ready = 1.004021
write_to_read_ratio_blp_rw_average = 0.007392
GrpLevelPara = 1.085663 

BW Util details:
bwutil = 0.011266 
total_CMD = 7514988 
util_bw = 84664 
Wasted_Col = 360002 
Wasted_Row = 294455 
Idle = 6775867 

BW Util Bottlenecks: 
RCDc_limit = 387557 
RCDWRc_limit = 909 
WTRc_limit = 801 
RTWc_limit = 1084 
CCDLc_limit = 4546 
rwq = 0 
CCDLc_limit_alone = 4466 
WTRc_limit_alone = 761 
RTWc_limit_alone = 1044 

Commands details: 
total_CMD = 7514988 
n_nop = 7459876 
Read = 20858 
Write = 0 
L2_Alloc = 0 
L2_WB = 308 
n_act = 17144 
n_pre = 17128 
n_ref = 0 
n_req = 20935 
total_req = 21166 

Dual Bus Interface Util: 
issued_total_row = 34272 
issued_total_col = 21166 
Row_Bus_Util =  0.004560 
CoL_Bus_Util = 0.002817 
Either_Row_CoL_Bus_Util = 0.007334 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.005915 
queue_avg = 0.029070 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0290698
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7514988 n_nop=7459561 n_act=17227 n_pre=17211 n_ref_event=0 n_req=21085 n_rd=21009 n_rd_L2_A=0 n_write=0 n_wr_bk=301 bw_util=0.01134
n_activity=1216828 dram_eff=0.07005
bk0: 1295a 7460649i bk1: 1303a 7459635i bk2: 1294a 7458192i bk3: 1261a 7458114i bk4: 1327a 7455615i bk5: 1307a 7458537i bk6: 1323a 7455218i bk7: 1374a 7455402i bk8: 1288a 7456891i bk9: 1310a 7456483i bk10: 1329a 7456868i bk11: 1310a 7457361i bk12: 1347a 7454596i bk13: 1343a 7456146i bk14: 1265a 7459198i bk15: 1333a 7456215i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.183069
Row_Buffer_Locality_read = 0.183493
Row_Buffer_Locality_write = 0.065789
Bank_Level_Parallism = 1.328396
Bank_Level_Parallism_Col = 1.107624
Bank_Level_Parallism_Ready = 1.003759
write_to_read_ratio_blp_rw_average = 0.007591
GrpLevelPara = 1.087741 

BW Util details:
bwutil = 0.011343 
total_CMD = 7514988 
util_bw = 85240 
Wasted_Col = 360257 
Wasted_Row = 293564 
Idle = 6775927 

BW Util Bottlenecks: 
RCDc_limit = 388845 
RCDWRc_limit = 881 
WTRc_limit = 682 
RTWc_limit = 1178 
CCDLc_limit = 4382 
rwq = 0 
CCDLc_limit_alone = 4293 
WTRc_limit_alone = 631 
RTWc_limit_alone = 1140 

Commands details: 
total_CMD = 7514988 
n_nop = 7459561 
Read = 21009 
Write = 0 
L2_Alloc = 0 
L2_WB = 301 
n_act = 17227 
n_pre = 17211 
n_ref = 0 
n_req = 21085 
total_req = 21310 

Dual Bus Interface Util: 
issued_total_row = 34438 
issued_total_col = 21310 
Row_Bus_Util =  0.004583 
CoL_Bus_Util = 0.002836 
Either_Row_CoL_Bus_Util = 0.007376 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.005791 
queue_avg = 0.031602 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0316022
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7514988 n_nop=7459802 n_act=17161 n_pre=17145 n_ref_event=0 n_req=20999 n_rd=20919 n_rd_L2_A=0 n_write=0 n_wr_bk=320 bw_util=0.0113
n_activity=1210069 dram_eff=0.07021
bk0: 1337a 7458772i bk1: 1260a 7462400i bk2: 1321a 7454809i bk3: 1285a 7456966i bk4: 1313a 7456559i bk5: 1286a 7458502i bk6: 1304a 7457934i bk7: 1324a 7456354i bk8: 1303a 7458113i bk9: 1288a 7457996i bk10: 1336a 7455368i bk11: 1292a 7457950i bk12: 1321a 7457415i bk13: 1336a 7457035i bk14: 1327a 7457361i bk15: 1286a 7460030i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.182866
Row_Buffer_Locality_read = 0.183326
Row_Buffer_Locality_write = 0.062500
Bank_Level_Parallism = 1.322797
Bank_Level_Parallism_Col = 1.109934
Bank_Level_Parallism_Ready = 1.006062
write_to_read_ratio_blp_rw_average = 0.008078
GrpLevelPara = 1.090110 

BW Util details:
bwutil = 0.011305 
total_CMD = 7514988 
util_bw = 84956 
Wasted_Col = 358341 
Wasted_Row = 292010 
Idle = 6779681 

BW Util Bottlenecks: 
RCDc_limit = 387013 
RCDWRc_limit = 916 
WTRc_limit = 857 
RTWc_limit = 1310 
CCDLc_limit = 4493 
rwq = 0 
CCDLc_limit_alone = 4417 
WTRc_limit_alone = 817 
RTWc_limit_alone = 1274 

Commands details: 
total_CMD = 7514988 
n_nop = 7459802 
Read = 20919 
Write = 0 
L2_Alloc = 0 
L2_WB = 320 
n_act = 17161 
n_pre = 17145 
n_ref = 0 
n_req = 20999 
total_req = 21239 

Dual Bus Interface Util: 
issued_total_row = 34306 
issued_total_col = 21239 
Row_Bus_Util =  0.004565 
CoL_Bus_Util = 0.002826 
Either_Row_CoL_Bus_Util = 0.007343 
Issued_on_Two_Bus_Simul_Util = 0.000048 
issued_two_Eff = 0.006505 
queue_avg = 0.027413 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0274132
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7514988 n_nop=7458951 n_act=17503 n_pre=17487 n_ref_event=0 n_req=21256 n_rd=21180 n_rd_L2_A=0 n_write=0 n_wr_bk=301 bw_util=0.01143
n_activity=1227827 dram_eff=0.06998
bk0: 1294a 7459912i bk1: 1281a 7461198i bk2: 1321a 7456058i bk3: 1319a 7455811i bk4: 1325a 7456315i bk5: 1342a 7455253i bk6: 1366a 7453516i bk7: 1372a 7450713i bk8: 1326a 7455917i bk9: 1308a 7455724i bk10: 1313a 7456180i bk11: 1314a 7456483i bk12: 1355a 7455210i bk13: 1299a 7457387i bk14: 1335a 7457251i bk15: 1310a 7458407i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.176656
Row_Buffer_Locality_read = 0.177148
Row_Buffer_Locality_write = 0.039474
Bank_Level_Parallism = 1.332246
Bank_Level_Parallism_Col = 1.111004
Bank_Level_Parallism_Ready = 1.005765
write_to_read_ratio_blp_rw_average = 0.007586
GrpLevelPara = 1.090124 

BW Util details:
bwutil = 0.011434 
total_CMD = 7514988 
util_bw = 85924 
Wasted_Col = 364548 
Wasted_Row = 296622 
Idle = 6767894 

BW Util Bottlenecks: 
RCDc_limit = 394421 
RCDWRc_limit = 902 
WTRc_limit = 798 
RTWc_limit = 1208 
CCDLc_limit = 4680 
rwq = 0 
CCDLc_limit_alone = 4570 
WTRc_limit_alone = 740 
RTWc_limit_alone = 1156 

Commands details: 
total_CMD = 7514988 
n_nop = 7458951 
Read = 21180 
Write = 0 
L2_Alloc = 0 
L2_WB = 301 
n_act = 17503 
n_pre = 17487 
n_ref = 0 
n_req = 21256 
total_req = 21481 

Dual Bus Interface Util: 
issued_total_row = 34990 
issued_total_col = 21481 
Row_Bus_Util =  0.004656 
CoL_Bus_Util = 0.002858 
Either_Row_CoL_Bus_Util = 0.007457 
Issued_on_Two_Bus_Simul_Util = 0.000058 
issued_two_Eff = 0.007745 
queue_avg = 0.030746 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0307462
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7514988 n_nop=7458740 n_act=17585 n_pre=17569 n_ref_event=0 n_req=21242 n_rd=21162 n_rd_L2_A=0 n_write=0 n_wr_bk=319 bw_util=0.01143
n_activity=1227097 dram_eff=0.07002
bk0: 1314a 7460259i bk1: 1313a 7459172i bk2: 1344a 7453625i bk3: 1298a 7455388i bk4: 1363a 7454696i bk5: 1289a 7457000i bk6: 1392a 7451660i bk7: 1316a 7454986i bk8: 1351a 7454315i bk9: 1289a 7456927i bk10: 1358a 7455201i bk11: 1344a 7454242i bk12: 1354a 7455215i bk13: 1266a 7459192i bk14: 1342a 7455397i bk15: 1229a 7460779i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.172253
Row_Buffer_Locality_read = 0.172621
Row_Buffer_Locality_write = 0.075000
Bank_Level_Parallism = 1.336823
Bank_Level_Parallism_Col = 1.111486
Bank_Level_Parallism_Ready = 1.005620
write_to_read_ratio_blp_rw_average = 0.007885
GrpLevelPara = 1.091378 

BW Util details:
bwutil = 0.011434 
total_CMD = 7514988 
util_bw = 85924 
Wasted_Col = 365693 
Wasted_Row = 295546 
Idle = 6767825 

BW Util Bottlenecks: 
RCDc_limit = 396269 
RCDWRc_limit = 925 
WTRc_limit = 809 
RTWc_limit = 1128 
CCDLc_limit = 4523 
rwq = 0 
CCDLc_limit_alone = 4433 
WTRc_limit_alone = 781 
RTWc_limit_alone = 1066 

Commands details: 
total_CMD = 7514988 
n_nop = 7458740 
Read = 21162 
Write = 0 
L2_Alloc = 0 
L2_WB = 319 
n_act = 17585 
n_pre = 17569 
n_ref = 0 
n_req = 21242 
total_req = 21481 

Dual Bus Interface Util: 
issued_total_row = 35154 
issued_total_col = 21481 
Row_Bus_Util =  0.004678 
CoL_Bus_Util = 0.002858 
Either_Row_CoL_Bus_Util = 0.007485 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.006880 
queue_avg = 0.030907 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0309073
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7514988 n_nop=7458633 n_act=17590 n_pre=17574 n_ref_event=0 n_req=21391 n_rd=21308 n_rd_L2_A=0 n_write=0 n_wr_bk=332 bw_util=0.01152
n_activity=1227110 dram_eff=0.07054
bk0: 1325a 7460009i bk1: 1322a 7459962i bk2: 1314a 7455250i bk3: 1250a 7458037i bk4: 1373a 7453022i bk5: 1298a 7457307i bk6: 1398a 7452249i bk7: 1358a 7453877i bk8: 1303a 7456473i bk9: 1310a 7456508i bk10: 1364a 7453970i bk11: 1344a 7455347i bk12: 1358a 7454527i bk13: 1350a 7454608i bk14: 1319a 7456653i bk15: 1322a 7456941i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.177785
Row_Buffer_Locality_read = 0.178196
Row_Buffer_Locality_write = 0.072289
Bank_Level_Parallism = 1.337457
Bank_Level_Parallism_Col = 1.111530
Bank_Level_Parallism_Ready = 1.004528
write_to_read_ratio_blp_rw_average = 0.008148
GrpLevelPara = 1.091428 

BW Util details:
bwutil = 0.011518 
total_CMD = 7514988 
util_bw = 86560 
Wasted_Col = 365953 
Wasted_Row = 297290 
Idle = 6765185 

BW Util Bottlenecks: 
RCDc_limit = 396278 
RCDWRc_limit = 946 
WTRc_limit = 736 
RTWc_limit = 1218 
CCDLc_limit = 4681 
rwq = 0 
CCDLc_limit_alone = 4601 
WTRc_limit_alone = 696 
RTWc_limit_alone = 1178 

Commands details: 
total_CMD = 7514988 
n_nop = 7458633 
Read = 21308 
Write = 0 
L2_Alloc = 0 
L2_WB = 332 
n_act = 17590 
n_pre = 17574 
n_ref = 0 
n_req = 21391 
total_req = 21640 

Dual Bus Interface Util: 
issued_total_row = 35164 
issued_total_col = 21640 
Row_Bus_Util =  0.004679 
CoL_Bus_Util = 0.002880 
Either_Row_CoL_Bus_Util = 0.007499 
Issued_on_Two_Bus_Simul_Util = 0.000060 
issued_two_Eff = 0.007967 
queue_avg = 0.032767 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0327665
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7514988 n_nop=7459051 n_act=17480 n_pre=17464 n_ref_event=0 n_req=21150 n_rd=21068 n_rd_L2_A=0 n_write=0 n_wr_bk=319 bw_util=0.01138
n_activity=1224747 dram_eff=0.06985
bk0: 1346a 7458335i bk1: 1331a 7458438i bk2: 1330a 7453578i bk3: 1283a 7457227i bk4: 1317a 7455700i bk5: 1271a 7459299i bk6: 1343a 7455317i bk7: 1368a 7455222i bk8: 1324a 7455360i bk9: 1279a 7457475i bk10: 1355a 7453635i bk11: 1319a 7455931i bk12: 1319a 7457003i bk13: 1303a 7457177i bk14: 1290a 7460279i bk15: 1290a 7458101i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.173617
Row_Buffer_Locality_read = 0.174008
Row_Buffer_Locality_write = 0.073171
Bank_Level_Parallism = 1.326005
Bank_Level_Parallism_Col = 1.112057
Bank_Level_Parallism_Ready = 1.003934
write_to_read_ratio_blp_rw_average = 0.008961
GrpLevelPara = 1.090836 

BW Util details:
bwutil = 0.011384 
total_CMD = 7514988 
util_bw = 85548 
Wasted_Col = 364526 
Wasted_Row = 295280 
Idle = 6769634 

BW Util Bottlenecks: 
RCDc_limit = 394149 
RCDWRc_limit = 944 
WTRc_limit = 673 
RTWc_limit = 1764 
CCDLc_limit = 4645 
rwq = 0 
CCDLc_limit_alone = 4498 
WTRc_limit_alone = 629 
RTWc_limit_alone = 1661 

Commands details: 
total_CMD = 7514988 
n_nop = 7459051 
Read = 21068 
Write = 0 
L2_Alloc = 0 
L2_WB = 319 
n_act = 17480 
n_pre = 17464 
n_ref = 0 
n_req = 21150 
total_req = 21387 

Dual Bus Interface Util: 
issued_total_row = 34944 
issued_total_col = 21387 
Row_Bus_Util =  0.004650 
CoL_Bus_Util = 0.002846 
Either_Row_CoL_Bus_Util = 0.007443 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.007044 
queue_avg = 0.028387 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0283866
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7514988 n_nop=7458669 n_act=17600 n_pre=17584 n_ref_event=0 n_req=21231 n_rd=21150 n_rd_L2_A=0 n_write=0 n_wr_bk=324 bw_util=0.01143
n_activity=1231948 dram_eff=0.06972
bk0: 1307a 7457154i bk1: 1356a 7455554i bk2: 1283a 7455034i bk3: 1316a 7455287i bk4: 1323a 7455738i bk5: 1315a 7455128i bk6: 1371a 7453325i bk7: 1329a 7455306i bk8: 1322a 7454855i bk9: 1319a 7456221i bk10: 1325a 7455444i bk11: 1354a 7455581i bk12: 1299a 7458441i bk13: 1321a 7456536i bk14: 1278a 7458470i bk15: 1332a 7456025i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.171118
Row_Buffer_Locality_read = 0.171631
Row_Buffer_Locality_write = 0.037037
Bank_Level_Parallism = 1.336844
Bank_Level_Parallism_Col = 1.110968
Bank_Level_Parallism_Ready = 1.005247
write_to_read_ratio_blp_rw_average = 0.007920
GrpLevelPara = 1.091025 

BW Util details:
bwutil = 0.011430 
total_CMD = 7514988 
util_bw = 85896 
Wasted_Col = 366398 
Wasted_Row = 297843 
Idle = 6764851 

BW Util Bottlenecks: 
RCDc_limit = 396629 
RCDWRc_limit = 964 
WTRc_limit = 834 
RTWc_limit = 1191 
CCDLc_limit = 4576 
rwq = 0 
CCDLc_limit_alone = 4487 
WTRc_limit_alone = 792 
RTWc_limit_alone = 1144 

Commands details: 
total_CMD = 7514988 
n_nop = 7458669 
Read = 21150 
Write = 0 
L2_Alloc = 0 
L2_WB = 324 
n_act = 17600 
n_pre = 17584 
n_ref = 0 
n_req = 21231 
total_req = 21474 

Dual Bus Interface Util: 
issued_total_row = 35184 
issued_total_col = 21474 
Row_Bus_Util =  0.004682 
CoL_Bus_Util = 0.002857 
Either_Row_CoL_Bus_Util = 0.007494 
Issued_on_Two_Bus_Simul_Util = 0.000045 
issued_two_Eff = 0.006019 
queue_avg = 0.032771 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.032771

========= L2 cache stats =========
L2_cache_bank[0]: Access = 76252, Miss = 10447, Miss_rate = 0.137, Pending_hits = 17, Reservation_fails = 98
L2_cache_bank[1]: Access = 76148, Miss = 10705, Miss_rate = 0.141, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 75402, Miss = 10472, Miss_rate = 0.139, Pending_hits = 3, Reservation_fails = 48
L2_cache_bank[3]: Access = 75019, Miss = 10712, Miss_rate = 0.143, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[4]: Access = 100932, Miss = 10639, Miss_rate = 0.105, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 111179, Miss = 10523, Miss_rate = 0.095, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 90939, Miss = 10536, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 96136, Miss = 10765, Miss_rate = 0.112, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 101299, Miss = 10494, Miss_rate = 0.104, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[9]: Access = 99284, Miss = 10624, Miss_rate = 0.107, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 87086, Miss = 10601, Miss_rate = 0.122, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 100581, Miss = 10677, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 83712, Miss = 10706, Miss_rate = 0.128, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 82897, Miss = 10485, Miss_rate = 0.126, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 95044, Miss = 10756, Miss_rate = 0.113, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 88571, Miss = 10669, Miss_rate = 0.120, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 93636, Miss = 10952, Miss_rate = 0.117, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[17]: Access = 91699, Miss = 10476, Miss_rate = 0.114, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 98991, Miss = 10890, Miss_rate = 0.110, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 94546, Miss = 10690, Miss_rate = 0.113, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[20]: Access = 96294, Miss = 10758, Miss_rate = 0.112, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 97408, Miss = 10572, Miss_rate = 0.109, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 113323, Miss = 10644, Miss_rate = 0.094, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 100827, Miss = 10778, Miss_rate = 0.107, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 2227205
L2_total_cache_misses = 255571
L2_total_cache_miss_rate = 0.1147
L2_total_cache_pending_hits = 56
L2_total_cache_reservation_fails = 146
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1265954
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 70398
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 146
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 182005
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 56
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 705624
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 797
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2371
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1518413
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 708792
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 146
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=2227205
icnt_total_pkts_simt_to_mem=2227205
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2227205
Req_Network_cycles = 2930437
Req_Network_injected_packets_per_cycle =       0.7600 
Req_Network_conflicts_per_cycle =       0.1176
Req_Network_conflicts_per_cycle_util =       0.4241
Req_Bank_Level_Parallism =       2.7401
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.1544
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0317

Reply_Network_injected_packets_num = 2227205
Reply_Network_cycles = 2930437
Reply_Network_injected_packets_per_cycle =        0.7600
Reply_Network_conflicts_per_cycle =        0.7707
Reply_Network_conflicts_per_cycle_util =       2.7543
Reply_Bank_Level_Parallism =       2.7161
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2421
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0253
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 22 min, 43 sec (4963 sec)
gpgpu_simulation_rate = 5866 (inst/sec)
gpgpu_simulation_rate = 590 (cycle/sec)
gpgpu_silicon_slowdown = 2313559x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe24462b9c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b90..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffe24462ca0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b70..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b68..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462cc0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b50..

GPGPU-Sim PTX: cudaLaunch for 0x0x560a4757f35a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_ 
GPGPU-Sim PTX: pushing kernel '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_' to stream 0, gridDim= (13,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 28 bind to kernel 13 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 13 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
Destroy streams for kernel 13: size 0
kernel_name = _Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_ 
kernel_launch_uid = 13 
gpu_sim_cycle = 10956
gpu_sim_insn = 209436
gpu_ipc =      19.1161
gpu_tot_sim_cycle = 2941393
gpu_tot_sim_insn = 29323416
gpu_tot_ipc =       9.9692
gpu_tot_issued_cta = 160
gpu_occupancy = 24.9959% 
gpu_tot_occupancy = 16.3308% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0367
partiton_level_parallism_total  =       0.7573
partiton_level_parallism_util =       1.6612
partiton_level_parallism_util_total  =       2.7397
L2_BW  =       1.6027 GB/Sec
L2_BW_total  =      33.0802 GB/Sec
gpu_total_sim_rate=5888

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 304620, Miss = 62260, Miss_rate = 0.204, Pending_hits = 93, Reservation_fails = 28836
	L1D_cache_core[1]: Access = 275138, Miss = 50025, Miss_rate = 0.182, Pending_hits = 103, Reservation_fails = 20036
	L1D_cache_core[2]: Access = 233217, Miss = 55170, Miss_rate = 0.237, Pending_hits = 114, Reservation_fails = 29510
	L1D_cache_core[3]: Access = 185739, Miss = 49579, Miss_rate = 0.267, Pending_hits = 101, Reservation_fails = 28197
	L1D_cache_core[4]: Access = 242612, Miss = 51353, Miss_rate = 0.212, Pending_hits = 39, Reservation_fails = 25092
	L1D_cache_core[5]: Access = 201929, Miss = 57243, Miss_rate = 0.283, Pending_hits = 49, Reservation_fails = 36666
	L1D_cache_core[6]: Access = 190519, Miss = 37228, Miss_rate = 0.195, Pending_hits = 39, Reservation_fails = 17322
	L1D_cache_core[7]: Access = 247474, Miss = 54434, Miss_rate = 0.220, Pending_hits = 55, Reservation_fails = 28170
	L1D_cache_core[8]: Access = 284034, Miss = 78648, Miss_rate = 0.277, Pending_hits = 43, Reservation_fails = 50262
	L1D_cache_core[9]: Access = 201197, Miss = 46757, Miss_rate = 0.232, Pending_hits = 66, Reservation_fails = 29703
	L1D_cache_core[10]: Access = 200166, Miss = 41875, Miss_rate = 0.209, Pending_hits = 62, Reservation_fails = 22273
	L1D_cache_core[11]: Access = 232597, Miss = 56274, Miss_rate = 0.242, Pending_hits = 83, Reservation_fails = 37686
	L1D_cache_core[12]: Access = 56916, Miss = 5187, Miss_rate = 0.091, Pending_hits = 78, Reservation_fails = 562
	L1D_cache_core[13]: Access = 1560, Miss = 1274, Miss_rate = 0.817, Pending_hits = 113, Reservation_fails = 773
	L1D_cache_core[14]: Access = 1357, Miss = 1171, Miss_rate = 0.863, Pending_hits = 87, Reservation_fails = 765
	L1D_cache_core[15]: Access = 1509, Miss = 1211, Miss_rate = 0.803, Pending_hits = 105, Reservation_fails = 595
	L1D_cache_core[16]: Access = 1429, Miss = 1140, Miss_rate = 0.798, Pending_hits = 106, Reservation_fails = 476
	L1D_cache_core[17]: Access = 89386, Miss = 12630, Miss_rate = 0.141, Pending_hits = 119, Reservation_fails = 1112
	L1D_cache_core[18]: Access = 81326, Miss = 11738, Miss_rate = 0.144, Pending_hits = 131, Reservation_fails = 1095
	L1D_cache_core[19]: Access = 69608, Miss = 10219, Miss_rate = 0.147, Pending_hits = 141, Reservation_fails = 1086
	L1D_cache_core[20]: Access = 55104, Miss = 8471, Miss_rate = 0.154, Pending_hits = 141, Reservation_fails = 1013
	L1D_cache_core[21]: Access = 71264, Miss = 10260, Miss_rate = 0.144, Pending_hits = 87, Reservation_fails = 1193
	L1D_cache_core[22]: Access = 60064, Miss = 9047, Miss_rate = 0.151, Pending_hits = 97, Reservation_fails = 1075
	L1D_cache_core[23]: Access = 56173, Miss = 8391, Miss_rate = 0.149, Pending_hits = 84, Reservation_fails = 1109
	L1D_cache_core[24]: Access = 74920, Miss = 10863, Miss_rate = 0.145, Pending_hits = 116, Reservation_fails = 1091
	L1D_cache_core[25]: Access = 85142, Miss = 11686, Miss_rate = 0.137, Pending_hits = 92, Reservation_fails = 766
	L1D_cache_core[26]: Access = 57983, Miss = 8296, Miss_rate = 0.143, Pending_hits = 87, Reservation_fails = 594
	L1D_cache_core[27]: Access = 56417, Miss = 8143, Miss_rate = 0.144, Pending_hits = 87, Reservation_fails = 640
	L1D_cache_core[28]: Access = 67374, Miss = 9507, Miss_rate = 0.141, Pending_hits = 87, Reservation_fails = 570
	L1D_cache_core[29]: Access = 17266, Miss = 2737, Miss_rate = 0.159, Pending_hits = 68, Reservation_fails = 170
	L1D_total_cache_accesses = 3704040
	L1D_total_cache_misses = 772817
	L1D_total_cache_miss_rate = 0.2086
	L1D_total_cache_pending_hits = 2673
	L1D_total_cache_reservation_fails = 368438
	L1D_cache_data_port_util = 0.134
	L1D_cache_fill_port_util = 0.035
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2234379
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2666
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 519268
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 327514
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 238914
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2685
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 694171
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4814
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 40924
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9821
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2995227
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 708813

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 327514
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 40924
ctas_completed 160, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
24067, 24680, 34975, 50914, 15364, 41630, 67749, 38553, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 
gpgpu_n_tot_thrd_icount = 131590368
gpgpu_n_tot_w_icount = 4112199
gpgpu_n_stall_shd_mem = 1788968
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1518794
gpgpu_n_mem_write_global = 708813
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 5005719
gpgpu_n_store_insn = 851107
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 385024
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1055675
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 733293
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:33274	W0_Idle:29638303	W0_Scoreboard:53953492	W1:1165188	W2:708451	W3:321545	W4:260545	W5:190127	W6:168735	W7:108245	W8:92467	W9:79386	W10:69714	W11:48213	W12:53745	W13:53029	W14:45704	W15:46446	W16:40100	W17:33788	W18:31976	W19:29304	W20:30307	W21:24610	W22:23008	W23:19205	W24:23242	W25:21083	W26:25047	W27:23596	W28:23329	W29:35205	W30:43678	W31:56701	W32:216480
single_issue_nums: WS0:1108888	WS1:1029730	WS2:980130	WS3:993451	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6065304 {8:758163,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 28352520 {40:708813,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 30425240 {40:760631,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30326520 {40:758163,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5670504 {8:708813,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 30425240 {40:760631,}
maxmflatency = 1221 
max_icnt2mem_latency = 1023 
maxmrqlatency = 493 
max_icnt2sh_latency = 231 
averagemflatency = 255 
avg_icnt2mem_latency = 34 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 9 
mrq_lat_table:232692 	1063 	1900 	4977 	6428 	1518 	1796 	2318 	661 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1573059 	636108 	18138 	302 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	526026 	111980 	64089 	26885 	1370538 	100081 	11124 	11136 	5748 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1295324 	326634 	234526 	192743 	127119 	47087 	4174 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1894 	980 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        28        28        12        12        11         8         4         5        20        20        11        11        17        16        20        20 
dram[1]:        29        28        12        12         7         8         8         8        20        21        10        17        16        16        20        20 
dram[2]:        27        24        12        12         8         8        14        10        19        16        17        18        26        18        20        20 
dram[3]:        24        25        12        12         8         8         9         8        16        16        20        20        17        20        20        20 
dram[4]:        26        35        12        14        15         6         8         8        16        16        20        18        16        16        20        20 
dram[5]:        36        34        16        14         7         7         8         8        17        19        15        12        16        21        17        17 
dram[6]:        32        32        10         9         9         9         8        13        19        16        12        12        17        20        16        16 
dram[7]:        32        32        12        10         8         8        11         8        17        15        12        13        20        20        19        16 
dram[8]:        32        32         8        10         8         8         8        10        16        20        16        14        20        20        17        16 
dram[9]:        30        28        12        12         8         8        10        10        16        16        12        12        20        20        20        20 
dram[10]:        28        25        12        13         8         9         8         8        19        16        12        12        17        17        18        16 
dram[11]:        24        24        16        16         8         8         7         6        16        18        12        12        20        20        16        16 
maximum service time to same row:
dram[0]:    103888    115610    217343    216700     68618     70598     70534     78358    404117    404466     99428    104414     88712    118909    242925    251873 
dram[1]:    128112    138587     53150     52084     73430     75881    122689    112961    406469    405268    115265    123362    132435    168833    261684    271593 
dram[2]:    180212    111032    202694    206933     79128     82419    100953    120945    409374    155729    129860    135597    203105    205213    284386    295571 
dram[3]:    118919    129368    210695    214149     85357     85250    122562    205204    268830    272637    132788    133980    272996    270607    306199    314621 
dram[4]:    140115    165663    218652    219453     84756    112508    200089    195926    282594    279983    123808    111363     57861     65538    323690    334225 
dram[5]:    176125    185820    217182     48356     85948     80321    187541    181071    279245    279137    149417    158207     55528     45500    341142    349185 
dram[6]:    434892    437965     98486    104702     79424     79535     93362    103541    277995    176689    188259    195873     46927     43059    356179    362840 
dram[7]:    200177    184683    107757    159510     79285     78508    104251    106554    481768    476412    205090    213392    357936     79566    367481    373344 
dram[8]:    185811    183357    152308    153210    104807    107398    104010    101738    471090    465825    220071     61391     65118     67789    486022    152479 
dram[9]:     67397     72555    214832    215898    110000    111018     94252     87366    404140    402025     85385     90936    126605    119014    167775    183778 
dram[10]:     74241     73363    218589    219489    112032    113641     88281    106831    402227    404129     96828     96793    112411    105485    198402    208996 
dram[11]:     78013    120750    218126    217718    118126     59593     45943     62679    405093    405084     94893     92167     97263     93162    219093    232369 
average row accesses per activate:
dram[0]:  1.265885  1.294406  1.201887  1.205365  1.180668  1.173369  1.148718  1.150218  1.218111  1.227022  1.205273  1.203420  1.254664  1.243682  1.250497  1.240303 
dram[1]:  1.286422  1.271401  1.206763  1.204503  1.170994  1.175022  1.162996  1.179667  1.184116  1.219444  1.209934  1.185676  1.238550  1.260829  1.235350  1.235734 
dram[2]:  1.294520  1.241379  1.167897  1.184644  1.170818  1.182971  1.188073  1.176101  1.223744  1.205530  1.154242  1.195212  1.304472  1.281280  1.243714  1.237321 
dram[3]:  1.250242  1.291346  1.179048  1.204320  1.199623  1.180417  1.198910  1.183147  1.249531  1.205773  1.168412  1.222222  1.288023  1.276155  1.200557  1.226257 
dram[4]:  1.301411  1.281467  1.184557  1.204717  1.193182  1.194723  1.185349  1.200897  1.181736  1.185753  1.219091  1.234160  1.272986  1.257326  1.235582  1.222649 
dram[5]:  1.308081  1.263821  1.217309  1.188501  1.198735  1.221495  1.176000  1.226786  1.190388  1.193078  1.208182  1.214087  1.242727  1.255750  1.255632  1.237397 
dram[6]:  1.283109  1.284404  1.164903  1.185424  1.203483  1.201869  1.207407  1.209132  1.202029  1.187097  1.182301  1.209738  1.278782  1.257407  1.267420  1.273973 
dram[7]:  1.259981  1.267062  1.200909  1.179785  1.193694  1.196078  1.185764  1.145242  1.208751  1.186933  1.202381  1.196721  1.256387  1.262405  1.264981  1.246704 
dram[8]:  1.284457  1.267375  1.166667  1.141601  1.194566  1.182569  1.171717  1.154386  1.199822  1.178245  1.224527  1.192547  1.249546  1.256086  1.241096  1.250000 
dram[9]:  1.302852  1.281008  1.177419  1.170412  1.181584  1.202966  1.189787  1.171700  1.189954  1.194166  1.203704  1.208446  1.241224  1.231390  1.253983  1.278626 
dram[10]:  1.271010  1.235840  1.151515  1.180313  1.190778  1.208175  1.193778  1.216000  1.178985  1.180979  1.165950  1.182796  1.266038  1.242964  1.280822  1.233239 
dram[11]:  1.229539  1.223827  1.147585  1.184518  1.192967  1.173060  1.204745  1.201627  1.180357  1.201275  1.184987  1.209821  1.256654  1.235078  1.247830  1.237833 
average row locality = 253353/208434 = 1.215507
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1295      1319      1274      1303      1307      1313      1344      1317      1251      1335      1280      1337      1322      1356      1241      1293 
dram[1]:      1298      1307      1249      1284      1308      1336      1320      1346      1312      1317      1291      1341      1275      1346      1291      1303 
dram[2]:      1323      1296      1266      1296      1316      1306      1295      1309      1340      1308      1347      1298      1348      1299      1268      1275 
dram[3]:      1294      1343      1238      1338      1274      1302      1320      1376      1332      1295      1339      1353      1335      1333      1275      1301 
dram[4]:      1291      1293      1258      1277      1260      1313      1343      1339      1307      1315      1341      1344      1324      1351      1246      1256 
dram[5]:      1295      1303      1294      1261      1327      1307      1323      1374      1288      1310      1329      1310      1347      1343      1265      1333 
dram[6]:      1337      1260      1321      1285      1313      1286      1304      1324      1303      1288      1336      1292      1321      1336      1327      1286 
dram[7]:      1294      1281      1321      1319      1325      1342      1366      1372      1326      1308      1313      1314      1355      1299      1335      1310 
dram[8]:      1314      1313      1344      1298      1363      1289      1392      1316      1351      1289      1358      1344      1354      1266      1342      1229 
dram[9]:      1325      1322      1314      1250      1373      1298      1398      1358      1303      1310      1364      1344      1358      1350      1319      1322 
dram[10]:      1346      1331      1330      1283      1317      1271      1343      1368      1324      1279      1355      1319      1319      1303      1290      1290 
dram[11]:      1307      1356      1283      1316      1323      1315      1371      1329      1322      1319      1325      1354      1299      1321      1278      1332 
total dram reads = 252403
bank skew: 1398/1229 = 1.14
chip skew: 21308/20858 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0        89        88        68        72 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0        92        88        64        72 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0        92        88        72        72 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0        77        84        72        64 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0        76        88        72        72 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0        80        88        65        68 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0        92        88        76        64 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        88        96        61        56 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0        92        96        67        64 
dram[9]:         0         0         0         0         0         0         0         0         0         0         4         4        84        92        76        72 
dram[10]:         0         0         0         0         0         0         0         0         0         0         4         4        89        88        70        64 
dram[11]:         0         0         0         0         0         0         0         0         0         0         4         4        92        96        64        64 
total dram writes = 3778
min_bank_accesses = 0!
chip skew: 332/297 = 1.12
average mf latency per bank:
dram[0]:        793       797       853       868       805       772       818       809       824       754       831       754      8288      8651      2195      1005
dram[1]:        921       882       907       891       788       774       818       840       792       826       800       770      8714      8047      1082      1015
dram[2]:        927       903       964       910       812       748       934       872       908       881       830       793     13169     14595      1243      1210
dram[3]:        901       866       923       822       800       774       881       807       877       842       765       722     10584     11409      1178      1105
dram[4]:        886       865       807       811       874       890       804       802       849       861       793       798     12410     12221      1150      1187
dram[5]:        849       840       807       860       823       795       832       799       882       824       770       814      9764     12176      1136      1085
dram[6]:        864       878       838       813       812       790       855       843       831       813       845       879      9175      9097       997       993
dram[7]:        822       819       835       852       825       778       829       825       815       819       866       805     10672     10094      1021      1087
dram[8]:        819       822       826       800       744       777       807       837       849       855      1938       809     10018     10958      1096      1093
dram[9]:        835       843       810       868       760       821       850       847       842       813       825       773     11374     10710      1049      1011
dram[10]:        840       807       832       825       835       845       835       845       837       845       749       776     11116     11543      1031      1013
dram[11]:        835       791       864       848       817       813       905       914       834       799       801       789     15772     12823      1163       962
maximum mf latency per bank:
dram[0]:        789       782       815       748       764       811       708       783       731       752       723       657      1030      1024      1041       759
dram[1]:        803       783       875       767       838       709       750       786       909       714       842       701      1063      1024       799       841
dram[2]:        722       818       802       697       778       760       780       799       776       712       654       757      1024      1074       909       930
dram[3]:        670       818       706       773       759       687       835       829       805       668       758       834      1127       943       832       848
dram[4]:        709       784       724       725       773       769       777       776       737       847       655       725       983      1099       694       638
dram[5]:        766       684       805       765       787       807       714       817       775       816       657       714       963      1002       783       713
dram[6]:        713       677       759       773       802       820       721       728       713       696       590       667       924      1186       737       783
dram[7]:        728       656       755       721       726       757       886       872       791       797       831       829       821       923       802       712
dram[8]:        746       752       731       702       696       836       862       730       822       772      1221       754      1047      1054       767       668
dram[9]:        825       863       840       812       882       893       802       706       813       817       792       841       705       916       862       825
dram[10]:        737       625       778       796       913       737       784       865       710       831       789       742       810       854       737       740
dram[11]:        913       890       811       894       838       793       868       911       909       882       762       794      1147      1078       986       866

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7543082 n_nop=7487766 n_act=17257 n_pre=17241 n_ref_event=0 n_req=20967 n_rd=20887 n_rd_L2_A=0 n_write=0 n_wr_bk=317 bw_util=0.01124
n_activity=1215218 dram_eff=0.06979
bk0: 1295a 7487406i bk1: 1319a 7488112i bk2: 1274a 7486562i bk3: 1303a 7485241i bk4: 1307a 7484694i bk5: 1313a 7483344i bk6: 1344a 7481068i bk7: 1317a 7481743i bk8: 1251a 7488406i bk9: 1335a 7485001i bk10: 1280a 7486057i bk11: 1337a 7484035i bk12: 1322a 7484484i bk13: 1356a 7483058i bk14: 1241a 7488368i bk15: 1293a 7486038i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.177040
Row_Buffer_Locality_read = 0.177670
Row_Buffer_Locality_write = 0.012500
Bank_Level_Parallism = 1.333134
Bank_Level_Parallism_Col = 1.109243
Bank_Level_Parallism_Ready = 1.003122
write_to_read_ratio_blp_rw_average = 0.008001
GrpLevelPara = 1.091275 

BW Util details:
bwutil = 0.011244 
total_CMD = 7543082 
util_bw = 84816 
Wasted_Col = 359717 
Wasted_Row = 292509 
Idle = 6806040 

BW Util Bottlenecks: 
RCDc_limit = 389072 
RCDWRc_limit = 991 
WTRc_limit = 707 
RTWc_limit = 1187 
CCDLc_limit = 4392 
rwq = 0 
CCDLc_limit_alone = 4332 
WTRc_limit_alone = 691 
RTWc_limit_alone = 1143 

Commands details: 
total_CMD = 7543082 
n_nop = 7487766 
Read = 20887 
Write = 0 
L2_Alloc = 0 
L2_WB = 317 
n_act = 17257 
n_pre = 17241 
n_ref = 0 
n_req = 20967 
total_req = 21204 

Dual Bus Interface Util: 
issued_total_row = 34498 
issued_total_col = 21204 
Row_Bus_Util =  0.004573 
CoL_Bus_Util = 0.002811 
Either_Row_CoL_Bus_Util = 0.007333 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.006978 
queue_avg = 0.028922 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0289216
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7543082 n_nop=7487619 n_act=17316 n_pre=17300 n_ref_event=0 n_req=21003 n_rd=20924 n_rd_L2_A=0 n_write=0 n_wr_bk=316 bw_util=0.01126
n_activity=1223577 dram_eff=0.06944
bk0: 1298a 7488713i bk1: 1307a 7488152i bk2: 1249a 7487316i bk3: 1284a 7486389i bk4: 1308a 7483996i bk5: 1336a 7483299i bk6: 1320a 7482388i bk7: 1346a 7481938i bk8: 1312a 7483691i bk9: 1317a 7485465i bk10: 1291a 7486122i bk11: 1341a 7483328i bk12: 1275a 7487047i bk13: 1346a 7484687i bk14: 1291a 7485186i bk15: 1303a 7484795i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.175642
Row_Buffer_Locality_read = 0.176161
Row_Buffer_Locality_write = 0.037975
Bank_Level_Parallism = 1.321111
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.005777
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.011263 
total_CMD = 7543082 
util_bw = 84960 
Wasted_Col = 363245 
Wasted_Row = 296098 
Idle = 6798779 

BW Util Bottlenecks: 
RCDc_limit = 391182 
RCDWRc_limit = 917 
WTRc_limit = 949 
RTWc_limit = 1261 
CCDLc_limit = 4574 
rwq = 0 
CCDLc_limit_alone = 4506 
WTRc_limit_alone = 931 
RTWc_limit_alone = 1211 

Commands details: 
total_CMD = 7543082 
n_nop = 7487619 
Read = 20924 
Write = 0 
L2_Alloc = 0 
L2_WB = 316 
n_act = 17316 
n_pre = 17300 
n_ref = 0 
n_req = 21003 
total_req = 21240 

Dual Bus Interface Util: 
issued_total_row = 34616 
issued_total_col = 21240 
Row_Bus_Util =  0.004589 
CoL_Bus_Util = 0.002816 
Either_Row_CoL_Bus_Util = 0.007353 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.007086 
queue_avg = 0.030158 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.030158
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7543082 n_nop=7487740 n_act=17271 n_pre=17255 n_ref_event=0 n_req=20971 n_rd=20890 n_rd_L2_A=0 n_write=0 n_wr_bk=324 bw_util=0.01125
n_activity=1229610 dram_eff=0.06901
bk0: 1323a 7488390i bk1: 1296a 7486931i bk2: 1266a 7485224i bk3: 1296a 7485291i bk4: 1316a 7483873i bk5: 1306a 7484987i bk6: 1295a 7485403i bk7: 1309a 7483497i bk8: 1340a 7484477i bk9: 1308a 7485663i bk10: 1347a 7481703i bk11: 1298a 7486070i bk12: 1348a 7486140i bk13: 1299a 7488327i bk14: 1268a 7486926i bk15: 1275a 7486902i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.176529
Row_Buffer_Locality_read = 0.177070
Row_Buffer_Locality_write = 0.037037
Bank_Level_Parallism = 1.308770
Bank_Level_Parallism_Col = 1.103143
Bank_Level_Parallism_Ready = 1.006347
write_to_read_ratio_blp_rw_average = 0.008213
GrpLevelPara = 1.084240 

BW Util details:
bwutil = 0.011250 
total_CMD = 7543082 
util_bw = 84856 
Wasted_Col = 363452 
Wasted_Row = 297398 
Idle = 6797376 

BW Util Bottlenecks: 
RCDc_limit = 390578 
RCDWRc_limit = 957 
WTRc_limit = 625 
RTWc_limit = 1176 
CCDLc_limit = 4489 
rwq = 0 
CCDLc_limit_alone = 4391 
WTRc_limit_alone = 575 
RTWc_limit_alone = 1128 

Commands details: 
total_CMD = 7543082 
n_nop = 7487740 
Read = 20890 
Write = 0 
L2_Alloc = 0 
L2_WB = 324 
n_act = 17271 
n_pre = 17255 
n_ref = 0 
n_req = 20971 
total_req = 21214 

Dual Bus Interface Util: 
issued_total_row = 34526 
issued_total_col = 21214 
Row_Bus_Util =  0.004577 
CoL_Bus_Util = 0.002812 
Either_Row_CoL_Bus_Util = 0.007337 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.007192 
queue_avg = 0.027246 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0272463
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7543082 n_nop=7487460 n_act=17324 n_pre=17308 n_ref_event=0 n_req=21123 n_rd=21048 n_rd_L2_A=0 n_write=0 n_wr_bk=297 bw_util=0.01132
n_activity=1229727 dram_eff=0.06943
bk0: 1294a 7486865i bk1: 1343a 7486798i bk2: 1238a 7487159i bk3: 1338a 7484145i bk4: 1274a 7486281i bk5: 1302a 7485175i bk6: 1320a 7484113i bk7: 1376a 7481887i bk8: 1332a 7485319i bk9: 1295a 7486300i bk10: 1339a 7482198i bk11: 1353a 7484457i bk12: 1335a 7486401i bk13: 1333a 7485484i bk14: 1275a 7484026i bk15: 1301a 7485054i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.179946
Row_Buffer_Locality_read = 0.180302
Row_Buffer_Locality_write = 0.080000
Bank_Level_Parallism = 1.321779
Bank_Level_Parallism_Col = 1.106711
Bank_Level_Parallism_Ready = 1.005281
write_to_read_ratio_blp_rw_average = 0.007304
GrpLevelPara = 1.086724 

BW Util details:
bwutil = 0.011319 
total_CMD = 7543082 
util_bw = 85380 
Wasted_Col = 362920 
Wasted_Row = 296520 
Idle = 6798262 

BW Util Bottlenecks: 
RCDc_limit = 391413 
RCDWRc_limit = 833 
WTRc_limit = 776 
RTWc_limit = 1107 
CCDLc_limit = 4621 
rwq = 0 
CCDLc_limit_alone = 4506 
WTRc_limit_alone = 721 
RTWc_limit_alone = 1047 

Commands details: 
total_CMD = 7543082 
n_nop = 7487460 
Read = 21048 
Write = 0 
L2_Alloc = 0 
L2_WB = 297 
n_act = 17324 
n_pre = 17308 
n_ref = 0 
n_req = 21123 
total_req = 21345 

Dual Bus Interface Util: 
issued_total_row = 34632 
issued_total_col = 21345 
Row_Bus_Util =  0.004591 
CoL_Bus_Util = 0.002830 
Either_Row_CoL_Bus_Util = 0.007374 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.006382 
queue_avg = 0.030853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0308525
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7543082 n_nop=7487970 n_act=17144 n_pre=17128 n_ref_event=0 n_req=20935 n_rd=20858 n_rd_L2_A=0 n_write=0 n_wr_bk=308 bw_util=0.01122
n_activity=1221311 dram_eff=0.06932
bk0: 1291a 7489398i bk1: 1293a 7488970i bk2: 1258a 7487097i bk3: 1277a 7486514i bk4: 1260a 7487126i bk5: 1313a 7484807i bk6: 1343a 7482789i bk7: 1339a 7483863i bk8: 1307a 7484931i bk9: 1315a 7483991i bk10: 1341a 7485078i bk11: 1344a 7485254i bk12: 1324a 7485548i bk13: 1351a 7483810i bk14: 1246a 7487684i bk15: 1256a 7487783i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.181180
Row_Buffer_Locality_read = 0.181705
Row_Buffer_Locality_write = 0.038961
Bank_Level_Parallism = 1.314077
Bank_Level_Parallism_Col = 1.104848
Bank_Level_Parallism_Ready = 1.004021
write_to_read_ratio_blp_rw_average = 0.007392
GrpLevelPara = 1.085663 

BW Util details:
bwutil = 0.011224 
total_CMD = 7543082 
util_bw = 84664 
Wasted_Col = 360002 
Wasted_Row = 294455 
Idle = 6803961 

BW Util Bottlenecks: 
RCDc_limit = 387557 
RCDWRc_limit = 909 
WTRc_limit = 801 
RTWc_limit = 1084 
CCDLc_limit = 4546 
rwq = 0 
CCDLc_limit_alone = 4466 
WTRc_limit_alone = 761 
RTWc_limit_alone = 1044 

Commands details: 
total_CMD = 7543082 
n_nop = 7487970 
Read = 20858 
Write = 0 
L2_Alloc = 0 
L2_WB = 308 
n_act = 17144 
n_pre = 17128 
n_ref = 0 
n_req = 20935 
total_req = 21166 

Dual Bus Interface Util: 
issued_total_row = 34272 
issued_total_col = 21166 
Row_Bus_Util =  0.004544 
CoL_Bus_Util = 0.002806 
Either_Row_CoL_Bus_Util = 0.007306 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.005915 
queue_avg = 0.028962 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0289615
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7543082 n_nop=7487655 n_act=17227 n_pre=17211 n_ref_event=0 n_req=21085 n_rd=21009 n_rd_L2_A=0 n_write=0 n_wr_bk=301 bw_util=0.0113
n_activity=1216828 dram_eff=0.07005
bk0: 1295a 7488743i bk1: 1303a 7487729i bk2: 1294a 7486286i bk3: 1261a 7486208i bk4: 1327a 7483709i bk5: 1307a 7486631i bk6: 1323a 7483312i bk7: 1374a 7483496i bk8: 1288a 7484985i bk9: 1310a 7484577i bk10: 1329a 7484962i bk11: 1310a 7485455i bk12: 1347a 7482690i bk13: 1343a 7484240i bk14: 1265a 7487292i bk15: 1333a 7484309i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.183069
Row_Buffer_Locality_read = 0.183493
Row_Buffer_Locality_write = 0.065789
Bank_Level_Parallism = 1.328396
Bank_Level_Parallism_Col = 1.107624
Bank_Level_Parallism_Ready = 1.003759
write_to_read_ratio_blp_rw_average = 0.007591
GrpLevelPara = 1.087741 

BW Util details:
bwutil = 0.011300 
total_CMD = 7543082 
util_bw = 85240 
Wasted_Col = 360257 
Wasted_Row = 293564 
Idle = 6804021 

BW Util Bottlenecks: 
RCDc_limit = 388845 
RCDWRc_limit = 881 
WTRc_limit = 682 
RTWc_limit = 1178 
CCDLc_limit = 4382 
rwq = 0 
CCDLc_limit_alone = 4293 
WTRc_limit_alone = 631 
RTWc_limit_alone = 1140 

Commands details: 
total_CMD = 7543082 
n_nop = 7487655 
Read = 21009 
Write = 0 
L2_Alloc = 0 
L2_WB = 301 
n_act = 17227 
n_pre = 17211 
n_ref = 0 
n_req = 21085 
total_req = 21310 

Dual Bus Interface Util: 
issued_total_row = 34438 
issued_total_col = 21310 
Row_Bus_Util =  0.004566 
CoL_Bus_Util = 0.002825 
Either_Row_CoL_Bus_Util = 0.007348 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.005791 
queue_avg = 0.031484 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0314845
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7543082 n_nop=7487896 n_act=17161 n_pre=17145 n_ref_event=0 n_req=20999 n_rd=20919 n_rd_L2_A=0 n_write=0 n_wr_bk=320 bw_util=0.01126
n_activity=1210069 dram_eff=0.07021
bk0: 1337a 7486866i bk1: 1260a 7490494i bk2: 1321a 7482903i bk3: 1285a 7485060i bk4: 1313a 7484653i bk5: 1286a 7486596i bk6: 1304a 7486028i bk7: 1324a 7484448i bk8: 1303a 7486207i bk9: 1288a 7486090i bk10: 1336a 7483462i bk11: 1292a 7486044i bk12: 1321a 7485509i bk13: 1336a 7485129i bk14: 1327a 7485455i bk15: 1286a 7488124i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.182866
Row_Buffer_Locality_read = 0.183326
Row_Buffer_Locality_write = 0.062500
Bank_Level_Parallism = 1.322797
Bank_Level_Parallism_Col = 1.109934
Bank_Level_Parallism_Ready = 1.006062
write_to_read_ratio_blp_rw_average = 0.008078
GrpLevelPara = 1.090110 

BW Util details:
bwutil = 0.011263 
total_CMD = 7543082 
util_bw = 84956 
Wasted_Col = 358341 
Wasted_Row = 292010 
Idle = 6807775 

BW Util Bottlenecks: 
RCDc_limit = 387013 
RCDWRc_limit = 916 
WTRc_limit = 857 
RTWc_limit = 1310 
CCDLc_limit = 4493 
rwq = 0 
CCDLc_limit_alone = 4417 
WTRc_limit_alone = 817 
RTWc_limit_alone = 1274 

Commands details: 
total_CMD = 7543082 
n_nop = 7487896 
Read = 20919 
Write = 0 
L2_Alloc = 0 
L2_WB = 320 
n_act = 17161 
n_pre = 17145 
n_ref = 0 
n_req = 20999 
total_req = 21239 

Dual Bus Interface Util: 
issued_total_row = 34306 
issued_total_col = 21239 
Row_Bus_Util =  0.004548 
CoL_Bus_Util = 0.002816 
Either_Row_CoL_Bus_Util = 0.007316 
Issued_on_Two_Bus_Simul_Util = 0.000048 
issued_two_Eff = 0.006505 
queue_avg = 0.027311 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0273111
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7543082 n_nop=7487045 n_act=17503 n_pre=17487 n_ref_event=0 n_req=21256 n_rd=21180 n_rd_L2_A=0 n_write=0 n_wr_bk=301 bw_util=0.01139
n_activity=1227827 dram_eff=0.06998
bk0: 1294a 7488006i bk1: 1281a 7489292i bk2: 1321a 7484152i bk3: 1319a 7483905i bk4: 1325a 7484409i bk5: 1342a 7483347i bk6: 1366a 7481610i bk7: 1372a 7478807i bk8: 1326a 7484011i bk9: 1308a 7483818i bk10: 1313a 7484274i bk11: 1314a 7484577i bk12: 1355a 7483304i bk13: 1299a 7485481i bk14: 1335a 7485345i bk15: 1310a 7486501i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.176656
Row_Buffer_Locality_read = 0.177148
Row_Buffer_Locality_write = 0.039474
Bank_Level_Parallism = 1.332246
Bank_Level_Parallism_Col = 1.111004
Bank_Level_Parallism_Ready = 1.005765
write_to_read_ratio_blp_rw_average = 0.007586
GrpLevelPara = 1.090124 

BW Util details:
bwutil = 0.011391 
total_CMD = 7543082 
util_bw = 85924 
Wasted_Col = 364548 
Wasted_Row = 296622 
Idle = 6795988 

BW Util Bottlenecks: 
RCDc_limit = 394421 
RCDWRc_limit = 902 
WTRc_limit = 798 
RTWc_limit = 1208 
CCDLc_limit = 4680 
rwq = 0 
CCDLc_limit_alone = 4570 
WTRc_limit_alone = 740 
RTWc_limit_alone = 1156 

Commands details: 
total_CMD = 7543082 
n_nop = 7487045 
Read = 21180 
Write = 0 
L2_Alloc = 0 
L2_WB = 301 
n_act = 17503 
n_pre = 17487 
n_ref = 0 
n_req = 21256 
total_req = 21481 

Dual Bus Interface Util: 
issued_total_row = 34990 
issued_total_col = 21481 
Row_Bus_Util =  0.004639 
CoL_Bus_Util = 0.002848 
Either_Row_CoL_Bus_Util = 0.007429 
Issued_on_Two_Bus_Simul_Util = 0.000058 
issued_two_Eff = 0.007745 
queue_avg = 0.030632 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0306316
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7543082 n_nop=7486834 n_act=17585 n_pre=17569 n_ref_event=0 n_req=21242 n_rd=21162 n_rd_L2_A=0 n_write=0 n_wr_bk=319 bw_util=0.01139
n_activity=1227097 dram_eff=0.07002
bk0: 1314a 7488353i bk1: 1313a 7487266i bk2: 1344a 7481719i bk3: 1298a 7483482i bk4: 1363a 7482790i bk5: 1289a 7485094i bk6: 1392a 7479754i bk7: 1316a 7483080i bk8: 1351a 7482409i bk9: 1289a 7485021i bk10: 1358a 7483295i bk11: 1344a 7482336i bk12: 1354a 7483309i bk13: 1266a 7487286i bk14: 1342a 7483491i bk15: 1229a 7488873i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.172253
Row_Buffer_Locality_read = 0.172621
Row_Buffer_Locality_write = 0.075000
Bank_Level_Parallism = 1.336823
Bank_Level_Parallism_Col = 1.111486
Bank_Level_Parallism_Ready = 1.005620
write_to_read_ratio_blp_rw_average = 0.007885
GrpLevelPara = 1.091378 

BW Util details:
bwutil = 0.011391 
total_CMD = 7543082 
util_bw = 85924 
Wasted_Col = 365693 
Wasted_Row = 295546 
Idle = 6795919 

BW Util Bottlenecks: 
RCDc_limit = 396269 
RCDWRc_limit = 925 
WTRc_limit = 809 
RTWc_limit = 1128 
CCDLc_limit = 4523 
rwq = 0 
CCDLc_limit_alone = 4433 
WTRc_limit_alone = 781 
RTWc_limit_alone = 1066 

Commands details: 
total_CMD = 7543082 
n_nop = 7486834 
Read = 21162 
Write = 0 
L2_Alloc = 0 
L2_WB = 319 
n_act = 17585 
n_pre = 17569 
n_ref = 0 
n_req = 21242 
total_req = 21481 

Dual Bus Interface Util: 
issued_total_row = 35154 
issued_total_col = 21481 
Row_Bus_Util =  0.004660 
CoL_Bus_Util = 0.002848 
Either_Row_CoL_Bus_Util = 0.007457 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.006880 
queue_avg = 0.030792 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0307922
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7543082 n_nop=7486727 n_act=17590 n_pre=17574 n_ref_event=0 n_req=21391 n_rd=21308 n_rd_L2_A=0 n_write=0 n_wr_bk=332 bw_util=0.01148
n_activity=1227110 dram_eff=0.07054
bk0: 1325a 7488103i bk1: 1322a 7488056i bk2: 1314a 7483344i bk3: 1250a 7486131i bk4: 1373a 7481116i bk5: 1298a 7485401i bk6: 1398a 7480343i bk7: 1358a 7481971i bk8: 1303a 7484567i bk9: 1310a 7484602i bk10: 1364a 7482064i bk11: 1344a 7483441i bk12: 1358a 7482621i bk13: 1350a 7482702i bk14: 1319a 7484747i bk15: 1322a 7485035i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.177785
Row_Buffer_Locality_read = 0.178196
Row_Buffer_Locality_write = 0.072289
Bank_Level_Parallism = 1.337457
Bank_Level_Parallism_Col = 1.111530
Bank_Level_Parallism_Ready = 1.004528
write_to_read_ratio_blp_rw_average = 0.008148
GrpLevelPara = 1.091428 

BW Util details:
bwutil = 0.011475 
total_CMD = 7543082 
util_bw = 86560 
Wasted_Col = 365953 
Wasted_Row = 297290 
Idle = 6793279 

BW Util Bottlenecks: 
RCDc_limit = 396278 
RCDWRc_limit = 946 
WTRc_limit = 736 
RTWc_limit = 1218 
CCDLc_limit = 4681 
rwq = 0 
CCDLc_limit_alone = 4601 
WTRc_limit_alone = 696 
RTWc_limit_alone = 1178 

Commands details: 
total_CMD = 7543082 
n_nop = 7486727 
Read = 21308 
Write = 0 
L2_Alloc = 0 
L2_WB = 332 
n_act = 17590 
n_pre = 17574 
n_ref = 0 
n_req = 21391 
total_req = 21640 

Dual Bus Interface Util: 
issued_total_row = 35164 
issued_total_col = 21640 
Row_Bus_Util =  0.004662 
CoL_Bus_Util = 0.002869 
Either_Row_CoL_Bus_Util = 0.007471 
Issued_on_Two_Bus_Simul_Util = 0.000060 
issued_two_Eff = 0.007967 
queue_avg = 0.032644 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0326445
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7543082 n_nop=7487145 n_act=17480 n_pre=17464 n_ref_event=0 n_req=21150 n_rd=21068 n_rd_L2_A=0 n_write=0 n_wr_bk=319 bw_util=0.01134
n_activity=1224747 dram_eff=0.06985
bk0: 1346a 7486429i bk1: 1331a 7486532i bk2: 1330a 7481672i bk3: 1283a 7485321i bk4: 1317a 7483794i bk5: 1271a 7487393i bk6: 1343a 7483411i bk7: 1368a 7483316i bk8: 1324a 7483454i bk9: 1279a 7485569i bk10: 1355a 7481729i bk11: 1319a 7484025i bk12: 1319a 7485097i bk13: 1303a 7485271i bk14: 1290a 7488373i bk15: 1290a 7486195i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.173617
Row_Buffer_Locality_read = 0.174008
Row_Buffer_Locality_write = 0.073171
Bank_Level_Parallism = 1.326005
Bank_Level_Parallism_Col = 1.112057
Bank_Level_Parallism_Ready = 1.003934
write_to_read_ratio_blp_rw_average = 0.008961
GrpLevelPara = 1.090836 

BW Util details:
bwutil = 0.011341 
total_CMD = 7543082 
util_bw = 85548 
Wasted_Col = 364526 
Wasted_Row = 295280 
Idle = 6797728 

BW Util Bottlenecks: 
RCDc_limit = 394149 
RCDWRc_limit = 944 
WTRc_limit = 673 
RTWc_limit = 1764 
CCDLc_limit = 4645 
rwq = 0 
CCDLc_limit_alone = 4498 
WTRc_limit_alone = 629 
RTWc_limit_alone = 1661 

Commands details: 
total_CMD = 7543082 
n_nop = 7487145 
Read = 21068 
Write = 0 
L2_Alloc = 0 
L2_WB = 319 
n_act = 17480 
n_pre = 17464 
n_ref = 0 
n_req = 21150 
total_req = 21387 

Dual Bus Interface Util: 
issued_total_row = 34944 
issued_total_col = 21387 
Row_Bus_Util =  0.004633 
CoL_Bus_Util = 0.002835 
Either_Row_CoL_Bus_Util = 0.007416 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.007044 
queue_avg = 0.028281 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0282809
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7543082 n_nop=7486763 n_act=17600 n_pre=17584 n_ref_event=0 n_req=21231 n_rd=21150 n_rd_L2_A=0 n_write=0 n_wr_bk=324 bw_util=0.01139
n_activity=1231948 dram_eff=0.06972
bk0: 1307a 7485248i bk1: 1356a 7483648i bk2: 1283a 7483128i bk3: 1316a 7483381i bk4: 1323a 7483832i bk5: 1315a 7483222i bk6: 1371a 7481419i bk7: 1329a 7483400i bk8: 1322a 7482949i bk9: 1319a 7484315i bk10: 1325a 7483538i bk11: 1354a 7483675i bk12: 1299a 7486535i bk13: 1321a 7484630i bk14: 1278a 7486564i bk15: 1332a 7484119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.171118
Row_Buffer_Locality_read = 0.171631
Row_Buffer_Locality_write = 0.037037
Bank_Level_Parallism = 1.336844
Bank_Level_Parallism_Col = 1.110968
Bank_Level_Parallism_Ready = 1.005247
write_to_read_ratio_blp_rw_average = 0.007920
GrpLevelPara = 1.091025 

BW Util details:
bwutil = 0.011387 
total_CMD = 7543082 
util_bw = 85896 
Wasted_Col = 366398 
Wasted_Row = 297843 
Idle = 6792945 

BW Util Bottlenecks: 
RCDc_limit = 396629 
RCDWRc_limit = 964 
WTRc_limit = 834 
RTWc_limit = 1191 
CCDLc_limit = 4576 
rwq = 0 
CCDLc_limit_alone = 4487 
WTRc_limit_alone = 792 
RTWc_limit_alone = 1144 

Commands details: 
total_CMD = 7543082 
n_nop = 7486763 
Read = 21150 
Write = 0 
L2_Alloc = 0 
L2_WB = 324 
n_act = 17600 
n_pre = 17584 
n_ref = 0 
n_req = 21231 
total_req = 21474 

Dual Bus Interface Util: 
issued_total_row = 35184 
issued_total_col = 21474 
Row_Bus_Util =  0.004664 
CoL_Bus_Util = 0.002847 
Either_Row_CoL_Bus_Util = 0.007466 
Issued_on_Two_Bus_Simul_Util = 0.000045 
issued_two_Eff = 0.006019 
queue_avg = 0.032649 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.032649

========= L2 cache stats =========
L2_cache_bank[0]: Access = 76276, Miss = 10447, Miss_rate = 0.137, Pending_hits = 17, Reservation_fails = 98
L2_cache_bank[1]: Access = 76156, Miss = 10705, Miss_rate = 0.141, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 75467, Miss = 10472, Miss_rate = 0.139, Pending_hits = 3, Reservation_fails = 48
L2_cache_bank[3]: Access = 75027, Miss = 10712, Miss_rate = 0.143, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[4]: Access = 100946, Miss = 10639, Miss_rate = 0.105, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 111189, Miss = 10523, Miss_rate = 0.095, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 90949, Miss = 10536, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 96144, Miss = 10765, Miss_rate = 0.112, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 101307, Miss = 10494, Miss_rate = 0.104, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[9]: Access = 99292, Miss = 10624, Miss_rate = 0.107, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 87094, Miss = 10601, Miss_rate = 0.122, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 100589, Miss = 10677, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 83724, Miss = 10706, Miss_rate = 0.128, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 82908, Miss = 10485, Miss_rate = 0.126, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 95053, Miss = 10756, Miss_rate = 0.113, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 88579, Miss = 10669, Miss_rate = 0.120, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 93658, Miss = 10952, Miss_rate = 0.117, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[17]: Access = 91707, Miss = 10476, Miss_rate = 0.114, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 99001, Miss = 10890, Miss_rate = 0.110, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 94560, Miss = 10690, Miss_rate = 0.113, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[20]: Access = 96303, Miss = 10758, Miss_rate = 0.112, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 97416, Miss = 10572, Miss_rate = 0.109, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 113369, Miss = 10644, Miss_rate = 0.094, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 100893, Miss = 10778, Miss_rate = 0.107, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 2227607
L2_total_cache_misses = 255571
L2_total_cache_miss_rate = 0.1147
L2_total_cache_pending_hits = 56
L2_total_cache_reservation_fails = 146
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1266335
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 70398
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 146
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 182005
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 56
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 705645
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 797
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2371
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1518794
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 708813
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 146
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=2227607
icnt_total_pkts_simt_to_mem=2227607
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2227607
Req_Network_cycles = 2941393
Req_Network_injected_packets_per_cycle =       0.7573 
Req_Network_conflicts_per_cycle =       0.1172
Req_Network_conflicts_per_cycle_util =       0.4241
Req_Bank_Level_Parallism =       2.7397
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.1538
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0316

Reply_Network_injected_packets_num = 2227607
Reply_Network_cycles = 2941393
Reply_Network_injected_packets_per_cycle =        0.7573
Reply_Network_conflicts_per_cycle =        0.7679
Reply_Network_conflicts_per_cycle_util =       2.7535
Reply_Bank_Level_Parallism =       2.7158
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2412
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0252
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 23 min, 0 sec (4980 sec)
gpgpu_simulation_rate = 5888 (inst/sec)
gpgpu_simulation_rate = 590 (cycle/sec)
gpgpu_silicon_slowdown = 2313559x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe24462b9c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b90..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffe24462ca0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b70..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b68..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462cc0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b50..

GPGPU-Sim PTX: cudaLaunch for 0x0x560a4757f35a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_ 
GPGPU-Sim PTX: pushing kernel '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_' to stream 0, gridDim= (13,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
Destroy streams for kernel 14: size 0
kernel_name = _Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_ 
kernel_launch_uid = 14 
gpu_sim_cycle = 10945
gpu_sim_insn = 209239
gpu_ipc =      19.1173
gpu_tot_sim_cycle = 2952338
gpu_tot_sim_insn = 29532655
gpu_tot_ipc =      10.0031
gpu_tot_issued_cta = 173
gpu_occupancy = 24.9954% 
gpu_tot_occupancy = 16.3605% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0332
partiton_level_parallism_total  =       0.7546
partiton_level_parallism_util =       1.7707
partiton_level_parallism_util_total  =       2.7395
L2_BW  =       1.4487 GB/Sec
L2_BW_total  =      32.9629 GB/Sec
gpu_total_sim_rate=5910

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 304620, Miss = 62260, Miss_rate = 0.204, Pending_hits = 93, Reservation_fails = 28836
	L1D_cache_core[1]: Access = 275138, Miss = 50025, Miss_rate = 0.182, Pending_hits = 103, Reservation_fails = 20036
	L1D_cache_core[2]: Access = 233217, Miss = 55170, Miss_rate = 0.237, Pending_hits = 114, Reservation_fails = 29510
	L1D_cache_core[3]: Access = 185739, Miss = 49579, Miss_rate = 0.267, Pending_hits = 101, Reservation_fails = 28197
	L1D_cache_core[4]: Access = 242612, Miss = 51353, Miss_rate = 0.212, Pending_hits = 39, Reservation_fails = 25092
	L1D_cache_core[5]: Access = 201929, Miss = 57243, Miss_rate = 0.283, Pending_hits = 49, Reservation_fails = 36666
	L1D_cache_core[6]: Access = 190519, Miss = 37228, Miss_rate = 0.195, Pending_hits = 39, Reservation_fails = 17322
	L1D_cache_core[7]: Access = 247474, Miss = 54434, Miss_rate = 0.220, Pending_hits = 55, Reservation_fails = 28170
	L1D_cache_core[8]: Access = 284034, Miss = 78648, Miss_rate = 0.277, Pending_hits = 43, Reservation_fails = 50262
	L1D_cache_core[9]: Access = 201197, Miss = 46757, Miss_rate = 0.232, Pending_hits = 66, Reservation_fails = 29703
	L1D_cache_core[10]: Access = 200222, Miss = 41923, Miss_rate = 0.209, Pending_hits = 64, Reservation_fails = 22273
	L1D_cache_core[11]: Access = 232674, Miss = 56292, Miss_rate = 0.242, Pending_hits = 83, Reservation_fails = 37686
	L1D_cache_core[12]: Access = 56992, Miss = 5205, Miss_rate = 0.091, Pending_hits = 78, Reservation_fails = 562
	L1D_cache_core[13]: Access = 1637, Miss = 1292, Miss_rate = 0.789, Pending_hits = 113, Reservation_fails = 773
	L1D_cache_core[14]: Access = 1434, Miss = 1189, Miss_rate = 0.829, Pending_hits = 87, Reservation_fails = 765
	L1D_cache_core[15]: Access = 1586, Miss = 1229, Miss_rate = 0.775, Pending_hits = 105, Reservation_fails = 595
	L1D_cache_core[16]: Access = 1506, Miss = 1158, Miss_rate = 0.769, Pending_hits = 106, Reservation_fails = 476
	L1D_cache_core[17]: Access = 89463, Miss = 12648, Miss_rate = 0.141, Pending_hits = 119, Reservation_fails = 1112
	L1D_cache_core[18]: Access = 81402, Miss = 11756, Miss_rate = 0.144, Pending_hits = 131, Reservation_fails = 1095
	L1D_cache_core[19]: Access = 69685, Miss = 10237, Miss_rate = 0.147, Pending_hits = 141, Reservation_fails = 1086
	L1D_cache_core[20]: Access = 55181, Miss = 8489, Miss_rate = 0.154, Pending_hits = 141, Reservation_fails = 1013
	L1D_cache_core[21]: Access = 71340, Miss = 10278, Miss_rate = 0.144, Pending_hits = 87, Reservation_fails = 1193
	L1D_cache_core[22]: Access = 60131, Miss = 9055, Miss_rate = 0.151, Pending_hits = 97, Reservation_fails = 1075
	L1D_cache_core[23]: Access = 56173, Miss = 8391, Miss_rate = 0.149, Pending_hits = 84, Reservation_fails = 1109
	L1D_cache_core[24]: Access = 74920, Miss = 10863, Miss_rate = 0.145, Pending_hits = 116, Reservation_fails = 1091
	L1D_cache_core[25]: Access = 85142, Miss = 11686, Miss_rate = 0.137, Pending_hits = 92, Reservation_fails = 766
	L1D_cache_core[26]: Access = 57983, Miss = 8296, Miss_rate = 0.143, Pending_hits = 87, Reservation_fails = 594
	L1D_cache_core[27]: Access = 56417, Miss = 8143, Miss_rate = 0.144, Pending_hits = 87, Reservation_fails = 640
	L1D_cache_core[28]: Access = 67374, Miss = 9507, Miss_rate = 0.141, Pending_hits = 87, Reservation_fails = 570
	L1D_cache_core[29]: Access = 17266, Miss = 2737, Miss_rate = 0.159, Pending_hits = 68, Reservation_fails = 170
	L1D_total_cache_accesses = 3705007
	L1D_total_cache_misses = 773071
	L1D_total_cache_miss_rate = 0.2087
	L1D_total_cache_pending_hits = 2675
	L1D_total_cache_reservation_fails = 368438
	L1D_cache_data_port_util = 0.133
	L1D_cache_fill_port_util = 0.034
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2235085
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2668
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 519353
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 327514
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 239073
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2687
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 694176
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4820
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 40924
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9825
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2996179
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 708828

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 327514
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 40924
ctas_completed 173, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
24067, 24680, 34975, 50914, 15364, 41630, 67749, 38553, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 
gpgpu_n_tot_thrd_icount = 131909216
gpgpu_n_tot_w_icount = 4122163
gpgpu_n_stall_shd_mem = 1789023
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1519142
gpgpu_n_mem_write_global = 708828
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 5012896
gpgpu_n_store_insn = 851142
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 418304
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1055675
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 733348
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:36094	W0_Idle:29842453	W0_Scoreboard:54038058	W1:1168175	W2:708520	W3:321545	W4:260550	W5:190127	W6:168751	W7:108298	W8:92467	W9:79386	W10:69714	W11:48213	W12:53745	W13:53029	W14:45704	W15:46446	W16:40100	W17:33788	W18:31976	W19:29304	W20:30307	W21:24610	W22:23008	W23:19205	W24:23242	W25:21083	W26:25047	W27:23596	W28:23329	W29:35205	W30:43678	W31:56701	W32:223314
single_issue_nums: WS0:1113655	WS1:1031510	WS2:981841	WS3:995157	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6067256 {8:758407,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 28353120 {40:708828,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 30429400 {40:760735,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30336280 {40:758407,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5670624 {8:708828,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 30429400 {40:760735,}
maxmflatency = 1221 
max_icnt2mem_latency = 1023 
maxmrqlatency = 493 
max_icnt2sh_latency = 231 
averagemflatency = 255 
avg_icnt2mem_latency = 34 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 9 
mrq_lat_table:232692 	1063 	1900 	4977 	6428 	1518 	1796 	2318 	661 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1573422 	636108 	18138 	302 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	526122 	111987 	64090 	26885 	1370797 	100081 	11124 	11136 	5748 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1295687 	326634 	234526 	192743 	127119 	47087 	4174 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1900 	980 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        28        28        12        12        11         8         4         5        20        20        11        11        17        16        20        20 
dram[1]:        29        28        12        12         7         8         8         8        20        21        10        17        16        16        20        20 
dram[2]:        27        24        12        12         8         8        14        10        19        16        17        18        26        18        20        20 
dram[3]:        24        25        12        12         8         8         9         8        16        16        20        20        17        20        20        20 
dram[4]:        26        35        12        14        15         6         8         8        16        16        20        18        16        16        20        20 
dram[5]:        36        34        16        14         7         7         8         8        17        19        15        12        16        21        17        17 
dram[6]:        32        32        10         9         9         9         8        13        19        16        12        12        17        20        16        16 
dram[7]:        32        32        12        10         8         8        11         8        17        15        12        13        20        20        19        16 
dram[8]:        32        32         8        10         8         8         8        10        16        20        16        14        20        20        17        16 
dram[9]:        30        28        12        12         8         8        10        10        16        16        12        12        20        20        20        20 
dram[10]:        28        25        12        13         8         9         8         8        19        16        12        12        17        17        18        16 
dram[11]:        24        24        16        16         8         8         7         6        16        18        12        12        20        20        16        16 
maximum service time to same row:
dram[0]:    103888    115610    217343    216700     68618     70598     70534     78358    404117    404466     99428    104414     88712    118909    242925    251873 
dram[1]:    128112    138587     53150     52084     73430     75881    122689    112961    406469    405268    115265    123362    132435    168833    261684    271593 
dram[2]:    180212    111032    202694    206933     79128     82419    100953    120945    409374    155729    129860    135597    203105    205213    284386    295571 
dram[3]:    118919    129368    210695    214149     85357     85250    122562    205204    268830    272637    132788    133980    272996    270607    306199    314621 
dram[4]:    140115    165663    218652    219453     84756    112508    200089    195926    282594    279983    123808    111363     57861     65538    323690    334225 
dram[5]:    176125    185820    217182     48356     85948     80321    187541    181071    279245    279137    149417    158207     55528     45500    341142    349185 
dram[6]:    434892    437965     98486    104702     79424     79535     93362    103541    277995    176689    188259    195873     46927     43059    356179    362840 
dram[7]:    200177    184683    107757    159510     79285     78508    104251    106554    481768    476412    205090    213392    357936     79566    367481    373344 
dram[8]:    185811    183357    152308    153210    104807    107398    104010    101738    471090    465825    220071     61391     65118     67789    486022    152479 
dram[9]:     67397     72555    214832    215898    110000    111018     94252     87366    404140    402025     85385     90936    126605    119014    167775    183778 
dram[10]:     74241     73363    218589    219489    112032    113641     88281    106831    402227    404129     96828     96793    112411    105485    198402    208996 
dram[11]:     78013    120750    218126    217718    118126     59593     45943     62679    405093    405084     94893     92167     97263     93162    219093    232369 
average row accesses per activate:
dram[0]:  1.265885  1.294406  1.201887  1.205365  1.180668  1.173369  1.148718  1.150218  1.218111  1.227022  1.205273  1.203420  1.254664  1.243682  1.250497  1.240303 
dram[1]:  1.286422  1.271401  1.206763  1.204503  1.170994  1.175022  1.162996  1.179667  1.184116  1.219444  1.209934  1.185676  1.238550  1.260829  1.235350  1.235734 
dram[2]:  1.294520  1.241379  1.167897  1.184644  1.170818  1.182971  1.188073  1.176101  1.223744  1.205530  1.154242  1.195212  1.304472  1.281280  1.243714  1.237321 
dram[3]:  1.250242  1.291346  1.179048  1.204320  1.199623  1.180417  1.198910  1.183147  1.249531  1.205773  1.168412  1.222222  1.288023  1.276155  1.200557  1.226257 
dram[4]:  1.301411  1.281467  1.184557  1.204717  1.193182  1.194723  1.185349  1.200897  1.181736  1.185753  1.219091  1.234160  1.272986  1.257326  1.235582  1.222649 
dram[5]:  1.308081  1.263821  1.217309  1.188501  1.198735  1.221495  1.176000  1.226786  1.190388  1.193078  1.208182  1.214087  1.242727  1.255750  1.255632  1.237397 
dram[6]:  1.283109  1.284404  1.164903  1.185424  1.203483  1.201869  1.207407  1.209132  1.202029  1.187097  1.182301  1.209738  1.278782  1.257407  1.267420  1.273973 
dram[7]:  1.259981  1.267062  1.200909  1.179785  1.193694  1.196078  1.185764  1.145242  1.208751  1.186933  1.202381  1.196721  1.256387  1.262405  1.264981  1.246704 
dram[8]:  1.284457  1.267375  1.166667  1.141601  1.194566  1.182569  1.171717  1.154386  1.199822  1.178245  1.224527  1.192547  1.249546  1.256086  1.241096  1.250000 
dram[9]:  1.302852  1.281008  1.177419  1.170412  1.181584  1.202966  1.189787  1.171700  1.189954  1.194166  1.203704  1.208446  1.241224  1.231390  1.253983  1.278626 
dram[10]:  1.271010  1.235840  1.151515  1.180313  1.190778  1.208175  1.193778  1.216000  1.178985  1.180979  1.165950  1.182796  1.266038  1.242964  1.280822  1.233239 
dram[11]:  1.229539  1.223827  1.147585  1.184518  1.192967  1.173060  1.204745  1.201627  1.180357  1.201275  1.184987  1.209821  1.256654  1.235078  1.247830  1.237833 
average row locality = 253353/208434 = 1.215507
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1295      1319      1274      1303      1307      1313      1344      1317      1251      1335      1280      1337      1322      1356      1241      1293 
dram[1]:      1298      1307      1249      1284      1308      1336      1320      1346      1312      1317      1291      1341      1275      1346      1291      1303 
dram[2]:      1323      1296      1266      1296      1316      1306      1295      1309      1340      1308      1347      1298      1348      1299      1268      1275 
dram[3]:      1294      1343      1238      1338      1274      1302      1320      1376      1332      1295      1339      1353      1335      1333      1275      1301 
dram[4]:      1291      1293      1258      1277      1260      1313      1343      1339      1307      1315      1341      1344      1324      1351      1246      1256 
dram[5]:      1295      1303      1294      1261      1327      1307      1323      1374      1288      1310      1329      1310      1347      1343      1265      1333 
dram[6]:      1337      1260      1321      1285      1313      1286      1304      1324      1303      1288      1336      1292      1321      1336      1327      1286 
dram[7]:      1294      1281      1321      1319      1325      1342      1366      1372      1326      1308      1313      1314      1355      1299      1335      1310 
dram[8]:      1314      1313      1344      1298      1363      1289      1392      1316      1351      1289      1358      1344      1354      1266      1342      1229 
dram[9]:      1325      1322      1314      1250      1373      1298      1398      1358      1303      1310      1364      1344      1358      1350      1319      1322 
dram[10]:      1346      1331      1330      1283      1317      1271      1343      1368      1324      1279      1355      1319      1319      1303      1290      1290 
dram[11]:      1307      1356      1283      1316      1323      1315      1371      1329      1322      1319      1325      1354      1299      1321      1278      1332 
total dram reads = 252403
bank skew: 1398/1229 = 1.14
chip skew: 21308/20858 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0        89        88        68        72 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0        92        88        64        72 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0        92        88        72        72 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0        77        84        72        64 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0        76        88        72        72 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0        80        88        65        68 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0        92        88        76        64 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        88        96        61        56 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0        92        96        67        64 
dram[9]:         0         0         0         0         0         0         0         0         0         0         4         4        84        92        76        72 
dram[10]:         0         0         0         0         0         0         0         0         0         0         4         4        89        88        70        64 
dram[11]:         0         0         0         0         0         0         0         0         0         0         4         4        92        96        64        64 
total dram writes = 3778
min_bank_accesses = 0!
chip skew: 332/297 = 1.12
average mf latency per bank:
dram[0]:        793       797       853       868       805       772       818       809       824       754       831       754      8291      8651      2198      1006
dram[1]:        930       882       907       891       788       774       818       840       792       826       800       770      8715      8047      1084      1016
dram[2]:        927       903       964       910       812       748       934       872       908       881       830       793     13170     14596      1245      1211
dram[3]:        901       866       923       822       800       774       881       807       877       842       765       722     10584     11409      1179      1106
dram[4]:        886       865       807       811       874       890       804       802       849       861       793       798     12410     12221      1151      1188
dram[5]:        849       840       807       860       823       795       832       799       882       824       770       814      9764     12176      1138      1086
dram[6]:        864       878       838       813       812       790       855       843       831       813       845       879      9175      9097       999       995
dram[7]:        822       819       835       852       825       778       829       825       815       819       866       805     10672     10094      1022      1089
dram[8]:        819       822       826       800       744       777       807       837       849       855      1939       809     10018     10958      1098      1094
dram[9]:        835       843       810       868       760       821       850       847       842       813       825       773     11374     10710      1050      1013
dram[10]:        840       807       832       825       835       845       835       845       837       845       749       776     11117     11543      1032      1015
dram[11]:        835       791       864       848       817       813       905       914       834       799       801       789     15775     12825      1164       963
maximum mf latency per bank:
dram[0]:        789       782       815       748       764       811       708       783       731       752       723       657      1030      1024      1041       759
dram[1]:        803       783       875       767       838       709       750       786       909       714       842       701      1063      1024       799       841
dram[2]:        722       818       802       697       778       760       780       799       776       712       654       757      1024      1074       909       930
dram[3]:        670       818       706       773       759       687       835       829       805       668       758       834      1127       943       832       848
dram[4]:        709       784       724       725       773       769       777       776       737       847       655       725       983      1099       694       638
dram[5]:        766       684       805       765       787       807       714       817       775       816       657       714       963      1002       783       713
dram[6]:        713       677       759       773       802       820       721       728       713       696       590       667       924      1186       737       783
dram[7]:        728       656       755       721       726       757       886       872       791       797       831       829       821       923       802       712
dram[8]:        746       752       731       702       696       836       862       730       822       772      1221       754      1047      1054       767       668
dram[9]:        825       863       840       812       882       893       802       706       813       817       792       841       705       916       862       825
dram[10]:        737       625       778       796       913       737       784       865       710       831       789       742       810       854       737       740
dram[11]:        913       890       811       894       838       793       868       911       909       882       762       794      1147      1078       986       866

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7571148 n_nop=7515832 n_act=17257 n_pre=17241 n_ref_event=0 n_req=20967 n_rd=20887 n_rd_L2_A=0 n_write=0 n_wr_bk=317 bw_util=0.0112
n_activity=1215218 dram_eff=0.06979
bk0: 1295a 7515472i bk1: 1319a 7516178i bk2: 1274a 7514628i bk3: 1303a 7513307i bk4: 1307a 7512760i bk5: 1313a 7511410i bk6: 1344a 7509134i bk7: 1317a 7509809i bk8: 1251a 7516472i bk9: 1335a 7513067i bk10: 1280a 7514123i bk11: 1337a 7512101i bk12: 1322a 7512550i bk13: 1356a 7511124i bk14: 1241a 7516434i bk15: 1293a 7514104i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.177040
Row_Buffer_Locality_read = 0.177670
Row_Buffer_Locality_write = 0.012500
Bank_Level_Parallism = 1.333134
Bank_Level_Parallism_Col = 1.109243
Bank_Level_Parallism_Ready = 1.003122
write_to_read_ratio_blp_rw_average = 0.008001
GrpLevelPara = 1.091275 

BW Util details:
bwutil = 0.011203 
total_CMD = 7571148 
util_bw = 84816 
Wasted_Col = 359717 
Wasted_Row = 292509 
Idle = 6834106 

BW Util Bottlenecks: 
RCDc_limit = 389072 
RCDWRc_limit = 991 
WTRc_limit = 707 
RTWc_limit = 1187 
CCDLc_limit = 4392 
rwq = 0 
CCDLc_limit_alone = 4332 
WTRc_limit_alone = 691 
RTWc_limit_alone = 1143 

Commands details: 
total_CMD = 7571148 
n_nop = 7515832 
Read = 20887 
Write = 0 
L2_Alloc = 0 
L2_WB = 317 
n_act = 17257 
n_pre = 17241 
n_ref = 0 
n_req = 20967 
total_req = 21204 

Dual Bus Interface Util: 
issued_total_row = 34498 
issued_total_col = 21204 
Row_Bus_Util =  0.004557 
CoL_Bus_Util = 0.002801 
Either_Row_CoL_Bus_Util = 0.007306 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.006978 
queue_avg = 0.028814 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0288144
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7571148 n_nop=7515685 n_act=17316 n_pre=17300 n_ref_event=0 n_req=21003 n_rd=20924 n_rd_L2_A=0 n_write=0 n_wr_bk=316 bw_util=0.01122
n_activity=1223577 dram_eff=0.06944
bk0: 1298a 7516779i bk1: 1307a 7516218i bk2: 1249a 7515382i bk3: 1284a 7514455i bk4: 1308a 7512062i bk5: 1336a 7511365i bk6: 1320a 7510454i bk7: 1346a 7510004i bk8: 1312a 7511757i bk9: 1317a 7513531i bk10: 1291a 7514188i bk11: 1341a 7511394i bk12: 1275a 7515113i bk13: 1346a 7512753i bk14: 1291a 7513252i bk15: 1303a 7512861i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.175642
Row_Buffer_Locality_read = 0.176161
Row_Buffer_Locality_write = 0.037975
Bank_Level_Parallism = 1.321111
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.005777
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.011222 
total_CMD = 7571148 
util_bw = 84960 
Wasted_Col = 363245 
Wasted_Row = 296098 
Idle = 6826845 

BW Util Bottlenecks: 
RCDc_limit = 391182 
RCDWRc_limit = 917 
WTRc_limit = 949 
RTWc_limit = 1261 
CCDLc_limit = 4574 
rwq = 0 
CCDLc_limit_alone = 4506 
WTRc_limit_alone = 931 
RTWc_limit_alone = 1211 

Commands details: 
total_CMD = 7571148 
n_nop = 7515685 
Read = 20924 
Write = 0 
L2_Alloc = 0 
L2_WB = 316 
n_act = 17316 
n_pre = 17300 
n_ref = 0 
n_req = 21003 
total_req = 21240 

Dual Bus Interface Util: 
issued_total_row = 34616 
issued_total_col = 21240 
Row_Bus_Util =  0.004572 
CoL_Bus_Util = 0.002805 
Either_Row_CoL_Bus_Util = 0.007326 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.007086 
queue_avg = 0.030046 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0300462
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7571148 n_nop=7515806 n_act=17271 n_pre=17255 n_ref_event=0 n_req=20971 n_rd=20890 n_rd_L2_A=0 n_write=0 n_wr_bk=324 bw_util=0.01121
n_activity=1229610 dram_eff=0.06901
bk0: 1323a 7516456i bk1: 1296a 7514997i bk2: 1266a 7513290i bk3: 1296a 7513357i bk4: 1316a 7511939i bk5: 1306a 7513053i bk6: 1295a 7513469i bk7: 1309a 7511563i bk8: 1340a 7512543i bk9: 1308a 7513729i bk10: 1347a 7509769i bk11: 1298a 7514136i bk12: 1348a 7514206i bk13: 1299a 7516393i bk14: 1268a 7514992i bk15: 1275a 7514968i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.176529
Row_Buffer_Locality_read = 0.177070
Row_Buffer_Locality_write = 0.037037
Bank_Level_Parallism = 1.308770
Bank_Level_Parallism_Col = 1.103143
Bank_Level_Parallism_Ready = 1.006347
write_to_read_ratio_blp_rw_average = 0.008213
GrpLevelPara = 1.084240 

BW Util details:
bwutil = 0.011208 
total_CMD = 7571148 
util_bw = 84856 
Wasted_Col = 363452 
Wasted_Row = 297398 
Idle = 6825442 

BW Util Bottlenecks: 
RCDc_limit = 390578 
RCDWRc_limit = 957 
WTRc_limit = 625 
RTWc_limit = 1176 
CCDLc_limit = 4489 
rwq = 0 
CCDLc_limit_alone = 4391 
WTRc_limit_alone = 575 
RTWc_limit_alone = 1128 

Commands details: 
total_CMD = 7571148 
n_nop = 7515806 
Read = 20890 
Write = 0 
L2_Alloc = 0 
L2_WB = 324 
n_act = 17271 
n_pre = 17255 
n_ref = 0 
n_req = 20971 
total_req = 21214 

Dual Bus Interface Util: 
issued_total_row = 34526 
issued_total_col = 21214 
Row_Bus_Util =  0.004560 
CoL_Bus_Util = 0.002802 
Either_Row_CoL_Bus_Util = 0.007310 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.007192 
queue_avg = 0.027145 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0271453
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7571148 n_nop=7515526 n_act=17324 n_pre=17308 n_ref_event=0 n_req=21123 n_rd=21048 n_rd_L2_A=0 n_write=0 n_wr_bk=297 bw_util=0.01128
n_activity=1229727 dram_eff=0.06943
bk0: 1294a 7514931i bk1: 1343a 7514864i bk2: 1238a 7515225i bk3: 1338a 7512211i bk4: 1274a 7514347i bk5: 1302a 7513241i bk6: 1320a 7512179i bk7: 1376a 7509953i bk8: 1332a 7513385i bk9: 1295a 7514366i bk10: 1339a 7510264i bk11: 1353a 7512523i bk12: 1335a 7514467i bk13: 1333a 7513550i bk14: 1275a 7512092i bk15: 1301a 7513120i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.179946
Row_Buffer_Locality_read = 0.180302
Row_Buffer_Locality_write = 0.080000
Bank_Level_Parallism = 1.321779
Bank_Level_Parallism_Col = 1.106711
Bank_Level_Parallism_Ready = 1.005281
write_to_read_ratio_blp_rw_average = 0.007304
GrpLevelPara = 1.086724 

BW Util details:
bwutil = 0.011277 
total_CMD = 7571148 
util_bw = 85380 
Wasted_Col = 362920 
Wasted_Row = 296520 
Idle = 6826328 

BW Util Bottlenecks: 
RCDc_limit = 391413 
RCDWRc_limit = 833 
WTRc_limit = 776 
RTWc_limit = 1107 
CCDLc_limit = 4621 
rwq = 0 
CCDLc_limit_alone = 4506 
WTRc_limit_alone = 721 
RTWc_limit_alone = 1047 

Commands details: 
total_CMD = 7571148 
n_nop = 7515526 
Read = 21048 
Write = 0 
L2_Alloc = 0 
L2_WB = 297 
n_act = 17324 
n_pre = 17308 
n_ref = 0 
n_req = 21123 
total_req = 21345 

Dual Bus Interface Util: 
issued_total_row = 34632 
issued_total_col = 21345 
Row_Bus_Util =  0.004574 
CoL_Bus_Util = 0.002819 
Either_Row_CoL_Bus_Util = 0.007347 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.006382 
queue_avg = 0.030738 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0307381
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7571148 n_nop=7516036 n_act=17144 n_pre=17128 n_ref_event=0 n_req=20935 n_rd=20858 n_rd_L2_A=0 n_write=0 n_wr_bk=308 bw_util=0.01118
n_activity=1221311 dram_eff=0.06932
bk0: 1291a 7517464i bk1: 1293a 7517036i bk2: 1258a 7515163i bk3: 1277a 7514580i bk4: 1260a 7515192i bk5: 1313a 7512873i bk6: 1343a 7510855i bk7: 1339a 7511929i bk8: 1307a 7512997i bk9: 1315a 7512057i bk10: 1341a 7513144i bk11: 1344a 7513320i bk12: 1324a 7513614i bk13: 1351a 7511876i bk14: 1246a 7515750i bk15: 1256a 7515849i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.181180
Row_Buffer_Locality_read = 0.181705
Row_Buffer_Locality_write = 0.038961
Bank_Level_Parallism = 1.314077
Bank_Level_Parallism_Col = 1.104848
Bank_Level_Parallism_Ready = 1.004021
write_to_read_ratio_blp_rw_average = 0.007392
GrpLevelPara = 1.085663 

BW Util details:
bwutil = 0.011182 
total_CMD = 7571148 
util_bw = 84664 
Wasted_Col = 360002 
Wasted_Row = 294455 
Idle = 6832027 

BW Util Bottlenecks: 
RCDc_limit = 387557 
RCDWRc_limit = 909 
WTRc_limit = 801 
RTWc_limit = 1084 
CCDLc_limit = 4546 
rwq = 0 
CCDLc_limit_alone = 4466 
WTRc_limit_alone = 761 
RTWc_limit_alone = 1044 

Commands details: 
total_CMD = 7571148 
n_nop = 7516036 
Read = 20858 
Write = 0 
L2_Alloc = 0 
L2_WB = 308 
n_act = 17144 
n_pre = 17128 
n_ref = 0 
n_req = 20935 
total_req = 21166 

Dual Bus Interface Util: 
issued_total_row = 34272 
issued_total_col = 21166 
Row_Bus_Util =  0.004527 
CoL_Bus_Util = 0.002796 
Either_Row_CoL_Bus_Util = 0.007279 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.005915 
queue_avg = 0.028854 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0288541
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7571148 n_nop=7515721 n_act=17227 n_pre=17211 n_ref_event=0 n_req=21085 n_rd=21009 n_rd_L2_A=0 n_write=0 n_wr_bk=301 bw_util=0.01126
n_activity=1216828 dram_eff=0.07005
bk0: 1295a 7516809i bk1: 1303a 7515795i bk2: 1294a 7514352i bk3: 1261a 7514274i bk4: 1327a 7511775i bk5: 1307a 7514697i bk6: 1323a 7511378i bk7: 1374a 7511562i bk8: 1288a 7513051i bk9: 1310a 7512643i bk10: 1329a 7513028i bk11: 1310a 7513521i bk12: 1347a 7510756i bk13: 1343a 7512306i bk14: 1265a 7515358i bk15: 1333a 7512375i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.183069
Row_Buffer_Locality_read = 0.183493
Row_Buffer_Locality_write = 0.065789
Bank_Level_Parallism = 1.328396
Bank_Level_Parallism_Col = 1.107624
Bank_Level_Parallism_Ready = 1.003759
write_to_read_ratio_blp_rw_average = 0.007591
GrpLevelPara = 1.087741 

BW Util details:
bwutil = 0.011259 
total_CMD = 7571148 
util_bw = 85240 
Wasted_Col = 360257 
Wasted_Row = 293564 
Idle = 6832087 

BW Util Bottlenecks: 
RCDc_limit = 388845 
RCDWRc_limit = 881 
WTRc_limit = 682 
RTWc_limit = 1178 
CCDLc_limit = 4382 
rwq = 0 
CCDLc_limit_alone = 4293 
WTRc_limit_alone = 631 
RTWc_limit_alone = 1140 

Commands details: 
total_CMD = 7571148 
n_nop = 7515721 
Read = 21009 
Write = 0 
L2_Alloc = 0 
L2_WB = 301 
n_act = 17227 
n_pre = 17211 
n_ref = 0 
n_req = 21085 
total_req = 21310 

Dual Bus Interface Util: 
issued_total_row = 34438 
issued_total_col = 21310 
Row_Bus_Util =  0.004549 
CoL_Bus_Util = 0.002815 
Either_Row_CoL_Bus_Util = 0.007321 
Issued_on_Two_Bus_Simul_Util = 0.000042 
issued_two_Eff = 0.005791 
queue_avg = 0.031368 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0313678
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7571148 n_nop=7515962 n_act=17161 n_pre=17145 n_ref_event=0 n_req=20999 n_rd=20919 n_rd_L2_A=0 n_write=0 n_wr_bk=320 bw_util=0.01122
n_activity=1210069 dram_eff=0.07021
bk0: 1337a 7514932i bk1: 1260a 7518560i bk2: 1321a 7510969i bk3: 1285a 7513126i bk4: 1313a 7512719i bk5: 1286a 7514662i bk6: 1304a 7514094i bk7: 1324a 7512514i bk8: 1303a 7514273i bk9: 1288a 7514156i bk10: 1336a 7511528i bk11: 1292a 7514110i bk12: 1321a 7513575i bk13: 1336a 7513195i bk14: 1327a 7513521i bk15: 1286a 7516190i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.182866
Row_Buffer_Locality_read = 0.183326
Row_Buffer_Locality_write = 0.062500
Bank_Level_Parallism = 1.322797
Bank_Level_Parallism_Col = 1.109934
Bank_Level_Parallism_Ready = 1.006062
write_to_read_ratio_blp_rw_average = 0.008078
GrpLevelPara = 1.090110 

BW Util details:
bwutil = 0.011221 
total_CMD = 7571148 
util_bw = 84956 
Wasted_Col = 358341 
Wasted_Row = 292010 
Idle = 6835841 

BW Util Bottlenecks: 
RCDc_limit = 387013 
RCDWRc_limit = 916 
WTRc_limit = 857 
RTWc_limit = 1310 
CCDLc_limit = 4493 
rwq = 0 
CCDLc_limit_alone = 4417 
WTRc_limit_alone = 817 
RTWc_limit_alone = 1274 

Commands details: 
total_CMD = 7571148 
n_nop = 7515962 
Read = 20919 
Write = 0 
L2_Alloc = 0 
L2_WB = 320 
n_act = 17161 
n_pre = 17145 
n_ref = 0 
n_req = 20999 
total_req = 21239 

Dual Bus Interface Util: 
issued_total_row = 34306 
issued_total_col = 21239 
Row_Bus_Util =  0.004531 
CoL_Bus_Util = 0.002805 
Either_Row_CoL_Bus_Util = 0.007289 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.006505 
queue_avg = 0.027210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0272099
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7571148 n_nop=7515111 n_act=17503 n_pre=17487 n_ref_event=0 n_req=21256 n_rd=21180 n_rd_L2_A=0 n_write=0 n_wr_bk=301 bw_util=0.01135
n_activity=1227827 dram_eff=0.06998
bk0: 1294a 7516072i bk1: 1281a 7517358i bk2: 1321a 7512218i bk3: 1319a 7511971i bk4: 1325a 7512475i bk5: 1342a 7511413i bk6: 1366a 7509676i bk7: 1372a 7506873i bk8: 1326a 7512077i bk9: 1308a 7511884i bk10: 1313a 7512340i bk11: 1314a 7512643i bk12: 1355a 7511370i bk13: 1299a 7513547i bk14: 1335a 7513411i bk15: 1310a 7514567i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.176656
Row_Buffer_Locality_read = 0.177148
Row_Buffer_Locality_write = 0.039474
Bank_Level_Parallism = 1.332246
Bank_Level_Parallism_Col = 1.111004
Bank_Level_Parallism_Ready = 1.005765
write_to_read_ratio_blp_rw_average = 0.007586
GrpLevelPara = 1.090124 

BW Util details:
bwutil = 0.011349 
total_CMD = 7571148 
util_bw = 85924 
Wasted_Col = 364548 
Wasted_Row = 296622 
Idle = 6824054 

BW Util Bottlenecks: 
RCDc_limit = 394421 
RCDWRc_limit = 902 
WTRc_limit = 798 
RTWc_limit = 1208 
CCDLc_limit = 4680 
rwq = 0 
CCDLc_limit_alone = 4570 
WTRc_limit_alone = 740 
RTWc_limit_alone = 1156 

Commands details: 
total_CMD = 7571148 
n_nop = 7515111 
Read = 21180 
Write = 0 
L2_Alloc = 0 
L2_WB = 301 
n_act = 17503 
n_pre = 17487 
n_ref = 0 
n_req = 21256 
total_req = 21481 

Dual Bus Interface Util: 
issued_total_row = 34990 
issued_total_col = 21481 
Row_Bus_Util =  0.004621 
CoL_Bus_Util = 0.002837 
Either_Row_CoL_Bus_Util = 0.007401 
Issued_on_Two_Bus_Simul_Util = 0.000057 
issued_two_Eff = 0.007745 
queue_avg = 0.030518 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0305181
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7571148 n_nop=7514900 n_act=17585 n_pre=17569 n_ref_event=0 n_req=21242 n_rd=21162 n_rd_L2_A=0 n_write=0 n_wr_bk=319 bw_util=0.01135
n_activity=1227097 dram_eff=0.07002
bk0: 1314a 7516419i bk1: 1313a 7515332i bk2: 1344a 7509785i bk3: 1298a 7511548i bk4: 1363a 7510856i bk5: 1289a 7513160i bk6: 1392a 7507820i bk7: 1316a 7511146i bk8: 1351a 7510475i bk9: 1289a 7513087i bk10: 1358a 7511361i bk11: 1344a 7510402i bk12: 1354a 7511375i bk13: 1266a 7515352i bk14: 1342a 7511557i bk15: 1229a 7516939i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.172253
Row_Buffer_Locality_read = 0.172621
Row_Buffer_Locality_write = 0.075000
Bank_Level_Parallism = 1.336823
Bank_Level_Parallism_Col = 1.111486
Bank_Level_Parallism_Ready = 1.005620
write_to_read_ratio_blp_rw_average = 0.007885
GrpLevelPara = 1.091378 

BW Util details:
bwutil = 0.011349 
total_CMD = 7571148 
util_bw = 85924 
Wasted_Col = 365693 
Wasted_Row = 295546 
Idle = 6823985 

BW Util Bottlenecks: 
RCDc_limit = 396269 
RCDWRc_limit = 925 
WTRc_limit = 809 
RTWc_limit = 1128 
CCDLc_limit = 4523 
rwq = 0 
CCDLc_limit_alone = 4433 
WTRc_limit_alone = 781 
RTWc_limit_alone = 1066 

Commands details: 
total_CMD = 7571148 
n_nop = 7514900 
Read = 21162 
Write = 0 
L2_Alloc = 0 
L2_WB = 319 
n_act = 17585 
n_pre = 17569 
n_ref = 0 
n_req = 21242 
total_req = 21481 

Dual Bus Interface Util: 
issued_total_row = 35154 
issued_total_col = 21481 
Row_Bus_Util =  0.004643 
CoL_Bus_Util = 0.002837 
Either_Row_CoL_Bus_Util = 0.007429 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.006880 
queue_avg = 0.030678 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.030678
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7571148 n_nop=7514793 n_act=17590 n_pre=17574 n_ref_event=0 n_req=21391 n_rd=21308 n_rd_L2_A=0 n_write=0 n_wr_bk=332 bw_util=0.01143
n_activity=1227110 dram_eff=0.07054
bk0: 1325a 7516169i bk1: 1322a 7516122i bk2: 1314a 7511410i bk3: 1250a 7514197i bk4: 1373a 7509182i bk5: 1298a 7513467i bk6: 1398a 7508409i bk7: 1358a 7510037i bk8: 1303a 7512633i bk9: 1310a 7512668i bk10: 1364a 7510130i bk11: 1344a 7511507i bk12: 1358a 7510687i bk13: 1350a 7510768i bk14: 1319a 7512813i bk15: 1322a 7513101i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.177785
Row_Buffer_Locality_read = 0.178196
Row_Buffer_Locality_write = 0.072289
Bank_Level_Parallism = 1.337457
Bank_Level_Parallism_Col = 1.111530
Bank_Level_Parallism_Ready = 1.004528
write_to_read_ratio_blp_rw_average = 0.008148
GrpLevelPara = 1.091428 

BW Util details:
bwutil = 0.011433 
total_CMD = 7571148 
util_bw = 86560 
Wasted_Col = 365953 
Wasted_Row = 297290 
Idle = 6821345 

BW Util Bottlenecks: 
RCDc_limit = 396278 
RCDWRc_limit = 946 
WTRc_limit = 736 
RTWc_limit = 1218 
CCDLc_limit = 4681 
rwq = 0 
CCDLc_limit_alone = 4601 
WTRc_limit_alone = 696 
RTWc_limit_alone = 1178 

Commands details: 
total_CMD = 7571148 
n_nop = 7514793 
Read = 21308 
Write = 0 
L2_Alloc = 0 
L2_WB = 332 
n_act = 17590 
n_pre = 17574 
n_ref = 0 
n_req = 21391 
total_req = 21640 

Dual Bus Interface Util: 
issued_total_row = 35164 
issued_total_col = 21640 
Row_Bus_Util =  0.004644 
CoL_Bus_Util = 0.002858 
Either_Row_CoL_Bus_Util = 0.007443 
Issued_on_Two_Bus_Simul_Util = 0.000059 
issued_two_Eff = 0.007967 
queue_avg = 0.032523 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0325235
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7571148 n_nop=7515211 n_act=17480 n_pre=17464 n_ref_event=0 n_req=21150 n_rd=21068 n_rd_L2_A=0 n_write=0 n_wr_bk=319 bw_util=0.0113
n_activity=1224747 dram_eff=0.06985
bk0: 1346a 7514495i bk1: 1331a 7514598i bk2: 1330a 7509738i bk3: 1283a 7513387i bk4: 1317a 7511860i bk5: 1271a 7515459i bk6: 1343a 7511477i bk7: 1368a 7511382i bk8: 1324a 7511520i bk9: 1279a 7513635i bk10: 1355a 7509795i bk11: 1319a 7512091i bk12: 1319a 7513163i bk13: 1303a 7513337i bk14: 1290a 7516439i bk15: 1290a 7514261i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.173617
Row_Buffer_Locality_read = 0.174008
Row_Buffer_Locality_write = 0.073171
Bank_Level_Parallism = 1.326005
Bank_Level_Parallism_Col = 1.112057
Bank_Level_Parallism_Ready = 1.003934
write_to_read_ratio_blp_rw_average = 0.008961
GrpLevelPara = 1.090836 

BW Util details:
bwutil = 0.011299 
total_CMD = 7571148 
util_bw = 85548 
Wasted_Col = 364526 
Wasted_Row = 295280 
Idle = 6825794 

BW Util Bottlenecks: 
RCDc_limit = 394149 
RCDWRc_limit = 944 
WTRc_limit = 673 
RTWc_limit = 1764 
CCDLc_limit = 4645 
rwq = 0 
CCDLc_limit_alone = 4498 
WTRc_limit_alone = 629 
RTWc_limit_alone = 1661 

Commands details: 
total_CMD = 7571148 
n_nop = 7515211 
Read = 21068 
Write = 0 
L2_Alloc = 0 
L2_WB = 319 
n_act = 17480 
n_pre = 17464 
n_ref = 0 
n_req = 21150 
total_req = 21387 

Dual Bus Interface Util: 
issued_total_row = 34944 
issued_total_col = 21387 
Row_Bus_Util =  0.004615 
CoL_Bus_Util = 0.002825 
Either_Row_CoL_Bus_Util = 0.007388 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.007044 
queue_avg = 0.028176 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.028176
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7571148 n_nop=7514829 n_act=17600 n_pre=17584 n_ref_event=0 n_req=21231 n_rd=21150 n_rd_L2_A=0 n_write=0 n_wr_bk=324 bw_util=0.01135
n_activity=1231948 dram_eff=0.06972
bk0: 1307a 7513314i bk1: 1356a 7511714i bk2: 1283a 7511194i bk3: 1316a 7511447i bk4: 1323a 7511898i bk5: 1315a 7511288i bk6: 1371a 7509485i bk7: 1329a 7511466i bk8: 1322a 7511015i bk9: 1319a 7512381i bk10: 1325a 7511604i bk11: 1354a 7511741i bk12: 1299a 7514601i bk13: 1321a 7512696i bk14: 1278a 7514630i bk15: 1332a 7512185i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.171118
Row_Buffer_Locality_read = 0.171631
Row_Buffer_Locality_write = 0.037037
Bank_Level_Parallism = 1.336844
Bank_Level_Parallism_Col = 1.110968
Bank_Level_Parallism_Ready = 1.005247
write_to_read_ratio_blp_rw_average = 0.007920
GrpLevelPara = 1.091025 

BW Util details:
bwutil = 0.011345 
total_CMD = 7571148 
util_bw = 85896 
Wasted_Col = 366398 
Wasted_Row = 297843 
Idle = 6821011 

BW Util Bottlenecks: 
RCDc_limit = 396629 
RCDWRc_limit = 964 
WTRc_limit = 834 
RTWc_limit = 1191 
CCDLc_limit = 4576 
rwq = 0 
CCDLc_limit_alone = 4487 
WTRc_limit_alone = 792 
RTWc_limit_alone = 1144 

Commands details: 
total_CMD = 7571148 
n_nop = 7514829 
Read = 21150 
Write = 0 
L2_Alloc = 0 
L2_WB = 324 
n_act = 17600 
n_pre = 17584 
n_ref = 0 
n_req = 21231 
total_req = 21474 

Dual Bus Interface Util: 
issued_total_row = 35184 
issued_total_col = 21474 
Row_Bus_Util =  0.004647 
CoL_Bus_Util = 0.002836 
Either_Row_CoL_Bus_Util = 0.007439 
Issued_on_Two_Bus_Simul_Util = 0.000045 
issued_two_Eff = 0.006019 
queue_avg = 0.032528 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.032528

========= L2 cache stats =========
L2_cache_bank[0]: Access = 76316, Miss = 10447, Miss_rate = 0.137, Pending_hits = 17, Reservation_fails = 98
L2_cache_bank[1]: Access = 76164, Miss = 10705, Miss_rate = 0.141, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 75535, Miss = 10472, Miss_rate = 0.139, Pending_hits = 3, Reservation_fails = 48
L2_cache_bank[3]: Access = 75035, Miss = 10712, Miss_rate = 0.143, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[4]: Access = 100960, Miss = 10639, Miss_rate = 0.105, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 111201, Miss = 10523, Miss_rate = 0.095, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 90957, Miss = 10536, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 96152, Miss = 10765, Miss_rate = 0.112, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 101315, Miss = 10494, Miss_rate = 0.104, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[9]: Access = 99300, Miss = 10624, Miss_rate = 0.107, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 87102, Miss = 10601, Miss_rate = 0.122, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 100597, Miss = 10677, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 83735, Miss = 10706, Miss_rate = 0.128, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 82918, Miss = 10485, Miss_rate = 0.126, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 95061, Miss = 10756, Miss_rate = 0.113, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 88587, Miss = 10669, Miss_rate = 0.120, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 93682, Miss = 10952, Miss_rate = 0.117, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[17]: Access = 91715, Miss = 10476, Miss_rate = 0.114, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 99009, Miss = 10890, Miss_rate = 0.110, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 94570, Miss = 10690, Miss_rate = 0.113, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[20]: Access = 96320, Miss = 10758, Miss_rate = 0.112, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 97424, Miss = 10572, Miss_rate = 0.109, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 113398, Miss = 10644, Miss_rate = 0.094, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 100917, Miss = 10778, Miss_rate = 0.107, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 2227970
L2_total_cache_misses = 255571
L2_total_cache_miss_rate = 0.1147
L2_total_cache_pending_hits = 56
L2_total_cache_reservation_fails = 146
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1266683
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 70398
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 146
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 182005
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 56
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 705660
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 797
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2371
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1519142
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 708828
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 146
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=2227970
icnt_total_pkts_simt_to_mem=2227970
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2227970
Req_Network_cycles = 2952338
Req_Network_injected_packets_per_cycle =       0.7546 
Req_Network_conflicts_per_cycle =       0.1168
Req_Network_conflicts_per_cycle_util =       0.4240
Req_Bank_Level_Parallism =       2.7395
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.1533
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0314

Reply_Network_injected_packets_num = 2227970
Reply_Network_cycles = 2952338
Reply_Network_injected_packets_per_cycle =        0.7546
Reply_Network_conflicts_per_cycle =        0.7650
Reply_Network_conflicts_per_cycle_util =       2.7529
Reply_Bank_Level_Parallism =       2.7156
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2403
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0252
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 23 min, 17 sec (4997 sec)
gpgpu_simulation_rate = 5910 (inst/sec)
gpgpu_simulation_rate = 590 (cycle/sec)
gpgpu_silicon_slowdown = 2313559x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe24462b9c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b90..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffe24462ca0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b70..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b68..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462cc0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b50..

GPGPU-Sim PTX: cudaLaunch for 0x0x560a4757f35a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_ 
GPGPU-Sim PTX: pushing kernel '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_' to stream 0, gridDim= (13,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 15 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 15 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
Destroy streams for kernel 15: size 0
kernel_name = _Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_ 
kernel_launch_uid = 15 
gpu_sim_cycle = 8659
gpu_sim_insn = 207167
gpu_ipc =      23.9250
gpu_tot_sim_cycle = 2960997
gpu_tot_sim_insn = 29739822
gpu_tot_ipc =      10.0439
gpu_tot_issued_cta = 186
gpu_occupancy = 24.9943% 
gpu_tot_occupancy = 16.3785% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0300
partiton_level_parallism_total  =       0.7525
partiton_level_parallism_util =       2.3423
partiton_level_parallism_util_total  =       2.7394
L2_BW  =       1.3116 GB/Sec
L2_BW_total  =      32.8704 GB/Sec
gpu_total_sim_rate=5937

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 304664, Miss = 62278, Miss_rate = 0.204, Pending_hits = 93, Reservation_fails = 28836
	L1D_cache_core[1]: Access = 275182, Miss = 50043, Miss_rate = 0.182, Pending_hits = 103, Reservation_fails = 20036
	L1D_cache_core[2]: Access = 233261, Miss = 55188, Miss_rate = 0.237, Pending_hits = 114, Reservation_fails = 29510
	L1D_cache_core[3]: Access = 185783, Miss = 49597, Miss_rate = 0.267, Pending_hits = 101, Reservation_fails = 28197
	L1D_cache_core[4]: Access = 242656, Miss = 51371, Miss_rate = 0.212, Pending_hits = 39, Reservation_fails = 25092
	L1D_cache_core[5]: Access = 201963, Miss = 57251, Miss_rate = 0.283, Pending_hits = 49, Reservation_fails = 36666
	L1D_cache_core[6]: Access = 190519, Miss = 37228, Miss_rate = 0.195, Pending_hits = 39, Reservation_fails = 17322
	L1D_cache_core[7]: Access = 247474, Miss = 54434, Miss_rate = 0.220, Pending_hits = 55, Reservation_fails = 28170
	L1D_cache_core[8]: Access = 284034, Miss = 78648, Miss_rate = 0.277, Pending_hits = 43, Reservation_fails = 50262
	L1D_cache_core[9]: Access = 201197, Miss = 46757, Miss_rate = 0.232, Pending_hits = 66, Reservation_fails = 29703
	L1D_cache_core[10]: Access = 200222, Miss = 41923, Miss_rate = 0.209, Pending_hits = 64, Reservation_fails = 22273
	L1D_cache_core[11]: Access = 232674, Miss = 56292, Miss_rate = 0.242, Pending_hits = 83, Reservation_fails = 37686
	L1D_cache_core[12]: Access = 56992, Miss = 5205, Miss_rate = 0.091, Pending_hits = 78, Reservation_fails = 562
	L1D_cache_core[13]: Access = 1637, Miss = 1292, Miss_rate = 0.789, Pending_hits = 113, Reservation_fails = 773
	L1D_cache_core[14]: Access = 1434, Miss = 1189, Miss_rate = 0.829, Pending_hits = 87, Reservation_fails = 765
	L1D_cache_core[15]: Access = 1586, Miss = 1229, Miss_rate = 0.775, Pending_hits = 105, Reservation_fails = 595
	L1D_cache_core[16]: Access = 1506, Miss = 1158, Miss_rate = 0.769, Pending_hits = 106, Reservation_fails = 476
	L1D_cache_core[17]: Access = 89463, Miss = 12648, Miss_rate = 0.141, Pending_hits = 119, Reservation_fails = 1112
	L1D_cache_core[18]: Access = 81402, Miss = 11756, Miss_rate = 0.144, Pending_hits = 131, Reservation_fails = 1095
	L1D_cache_core[19]: Access = 69685, Miss = 10237, Miss_rate = 0.147, Pending_hits = 141, Reservation_fails = 1086
	L1D_cache_core[20]: Access = 55181, Miss = 8489, Miss_rate = 0.154, Pending_hits = 141, Reservation_fails = 1013
	L1D_cache_core[21]: Access = 71340, Miss = 10278, Miss_rate = 0.144, Pending_hits = 87, Reservation_fails = 1193
	L1D_cache_core[22]: Access = 60131, Miss = 9055, Miss_rate = 0.151, Pending_hits = 97, Reservation_fails = 1075
	L1D_cache_core[23]: Access = 56197, Miss = 8413, Miss_rate = 0.150, Pending_hits = 84, Reservation_fails = 1109
	L1D_cache_core[24]: Access = 74965, Miss = 10881, Miss_rate = 0.145, Pending_hits = 116, Reservation_fails = 1091
	L1D_cache_core[25]: Access = 85186, Miss = 11704, Miss_rate = 0.137, Pending_hits = 92, Reservation_fails = 766
	L1D_cache_core[26]: Access = 58027, Miss = 8314, Miss_rate = 0.143, Pending_hits = 87, Reservation_fails = 594
	L1D_cache_core[27]: Access = 56461, Miss = 8161, Miss_rate = 0.145, Pending_hits = 87, Reservation_fails = 640
	L1D_cache_core[28]: Access = 67418, Miss = 9525, Miss_rate = 0.141, Pending_hits = 87, Reservation_fails = 570
	L1D_cache_core[29]: Access = 17310, Miss = 2755, Miss_rate = 0.159, Pending_hits = 68, Reservation_fails = 170
	L1D_total_cache_accesses = 3705550
	L1D_total_cache_misses = 773299
	L1D_total_cache_miss_rate = 0.2087
	L1D_total_cache_pending_hits = 2675
	L1D_total_cache_reservation_fails = 368438
	L1D_cache_data_port_util = 0.133
	L1D_cache_fill_port_util = 0.034
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2235399
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2668
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 519432
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 327514
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 239221
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2687
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 694177
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4821
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 40924
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9825
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2996720
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 708830

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 327514
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 40924
ctas_completed 186, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
24249, 24746, 35041, 50980, 15430, 41696, 67815, 38619, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 
gpgpu_n_tot_thrd_icount = 132174528
gpgpu_n_tot_w_icount = 4130454
gpgpu_n_stall_shd_mem = 1789023
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1519400
gpgpu_n_mem_write_global = 708830
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 5019550
gpgpu_n_store_insn = 851144
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 451584
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1055675
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 733348
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:38938	W0_Idle:29958078	W0_Scoreboard:54095606	W1:1169627	W2:708520	W3:321545	W4:260555	W5:190127	W6:168751	W7:108298	W8:92467	W9:79386	W10:69714	W11:48213	W12:53745	W13:53029	W14:45704	W15:46446	W16:40100	W17:33788	W18:31976	W19:29304	W20:30307	W21:24610	W22:23008	W23:19205	W24:23242	W25:21083	W26:25047	W27:23596	W28:23329	W29:35205	W30:43678	W31:56701	W32:230148
single_issue_nums: WS0:1116818	WS1:1033221	WS2:983552	WS3:996863	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6069072 {8:758634,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 28353200 {40:708830,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 30430640 {40:760766,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30345360 {40:758634,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5670640 {8:708830,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 30430640 {40:760766,}
maxmflatency = 1221 
max_icnt2mem_latency = 1023 
maxmrqlatency = 493 
max_icnt2sh_latency = 231 
averagemflatency = 255 
avg_icnt2mem_latency = 34 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 9 
mrq_lat_table:232692 	1063 	1900 	4977 	6428 	1518 	1796 	2318 	661 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1573682 	636108 	18138 	302 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	526137 	112000 	64093 	26885 	1371026 	100081 	11124 	11136 	5748 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1295947 	326634 	234526 	192743 	127119 	47087 	4174 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1904 	980 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        28        28        12        12        11         8         4         5        20        20        11        11        17        16        20        20 
dram[1]:        29        28        12        12         7         8         8         8        20        21        10        17        16        16        20        20 
dram[2]:        27        24        12        12         8         8        14        10        19        16        17        18        26        18        20        20 
dram[3]:        24        25        12        12         8         8         9         8        16        16        20        20        17        20        20        20 
dram[4]:        26        35        12        14        15         6         8         8        16        16        20        18        16        16        20        20 
dram[5]:        36        34        16        14         7         7         8         8        17        19        15        12        16        21        17        17 
dram[6]:        32        32        10         9         9         9         8        13        19        16        12        12        17        20        16        16 
dram[7]:        32        32        12        10         8         8        11         8        17        15        12        13        20        20        19        16 
dram[8]:        32        32         8        10         8         8         8        10        16        20        16        14        20        20        17        16 
dram[9]:        30        28        12        12         8         8        10        10        16        16        12        12        20        20        20        20 
dram[10]:        28        25        12        13         8         9         8         8        19        16        12        12        17        17        18        16 
dram[11]:        24        24        16        16         8         8         7         6        16        18        12        12        20        20        16        16 
maximum service time to same row:
dram[0]:    103888    115610    217343    216700     68618     70598     70534     78358    404117    404466     99428    104414     88712    118909    242925    251873 
dram[1]:    128112    138587     53150     52084     73430     75881    122689    112961    406469    405268    115265    123362    132435    168833    261684    271593 
dram[2]:    180212    111032    202694    206933     79128     82419    100953    120945    409374    155729    129860    135597    203105    205213    284386    295571 
dram[3]:    118919    129368    210695    214149     85357     85250    122562    205204    268830    272637    132788    133980    272996    270607    306199    314621 
dram[4]:    140115    165663    218652    219453     84756    112508    200089    195926    282594    279983    123808    111363     57861     65538    323690    334225 
dram[5]:    176125    185820    217182     48356     85948     80321    187541    181071    279245    279137    149417    158207     55528     45500    341142    349185 
dram[6]:    434892    437965     98486    104702     79424     79535     93362    103541    277995    176689    188259    195873     46927     43059    356179    362840 
dram[7]:    200177    184683    107757    159510     79285     78508    104251    106554    481768    476412    205090    213392    357936     79566    367481    373344 
dram[8]:    185811    183357    152308    153210    104807    107398    104010    101738    471090    465825    220071     61391     65118     67789    486022    152479 
dram[9]:     67397     72555    214832    215898    110000    111018     94252     87366    404140    402025     85385     90936    126605    119014    167775    183778 
dram[10]:     74241     73363    218589    219489    112032    113641     88281    106831    402227    404129     96828     96793    112411    105485    198402    208996 
dram[11]:     78013    120750    218126    217718    118126     59593     45943     62679    405093    405084     94893     92167     97263     93162    219093    232369 
average row accesses per activate:
dram[0]:  1.265885  1.294406  1.201887  1.205365  1.180668  1.173369  1.148718  1.150218  1.218111  1.227022  1.205273  1.203420  1.254664  1.243682  1.250497  1.240303 
dram[1]:  1.286422  1.271401  1.206763  1.204503  1.170994  1.175022  1.162996  1.179667  1.184116  1.219444  1.209934  1.185676  1.238550  1.260829  1.235350  1.235734 
dram[2]:  1.294520  1.241379  1.167897  1.184644  1.170818  1.182971  1.188073  1.176101  1.223744  1.205530  1.154242  1.195212  1.304472  1.281280  1.243714  1.237321 
dram[3]:  1.250242  1.291346  1.179048  1.204320  1.199623  1.180417  1.198910  1.183147  1.249531  1.205773  1.168412  1.222222  1.288023  1.276155  1.200557  1.226257 
dram[4]:  1.301411  1.281467  1.184557  1.204717  1.193182  1.194723  1.185349  1.200897  1.181736  1.185753  1.219091  1.234160  1.272986  1.257326  1.235582  1.222649 
dram[5]:  1.308081  1.263821  1.217309  1.188501  1.198735  1.221495  1.176000  1.226786  1.190388  1.193078  1.208182  1.214087  1.242727  1.255750  1.255632  1.237397 
dram[6]:  1.283109  1.284404  1.164903  1.185424  1.203483  1.201869  1.207407  1.209132  1.202029  1.187097  1.182301  1.209738  1.278782  1.257407  1.267420  1.273973 
dram[7]:  1.259981  1.267062  1.200909  1.179785  1.193694  1.196078  1.185764  1.145242  1.208751  1.186933  1.202381  1.196721  1.256387  1.262405  1.264981  1.246704 
dram[8]:  1.284457  1.267375  1.166667  1.141601  1.194566  1.182569  1.171717  1.154386  1.199822  1.178245  1.224527  1.192547  1.249546  1.256086  1.241096  1.250000 
dram[9]:  1.302852  1.281008  1.177419  1.170412  1.181584  1.202966  1.189787  1.171700  1.189954  1.194166  1.203704  1.208446  1.241224  1.231390  1.253983  1.278626 
dram[10]:  1.271010  1.235840  1.151515  1.180313  1.190778  1.208175  1.193778  1.216000  1.178985  1.180979  1.165950  1.182796  1.266038  1.242964  1.280822  1.233239 
dram[11]:  1.229539  1.223827  1.147585  1.184518  1.192967  1.173060  1.204745  1.201627  1.180357  1.201275  1.184987  1.209821  1.256654  1.235078  1.247830  1.237833 
average row locality = 253353/208434 = 1.215507
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1295      1319      1274      1303      1307      1313      1344      1317      1251      1335      1280      1337      1322      1356      1241      1293 
dram[1]:      1298      1307      1249      1284      1308      1336      1320      1346      1312      1317      1291      1341      1275      1346      1291      1303 
dram[2]:      1323      1296      1266      1296      1316      1306      1295      1309      1340      1308      1347      1298      1348      1299      1268      1275 
dram[3]:      1294      1343      1238      1338      1274      1302      1320      1376      1332      1295      1339      1353      1335      1333      1275      1301 
dram[4]:      1291      1293      1258      1277      1260      1313      1343      1339      1307      1315      1341      1344      1324      1351      1246      1256 
dram[5]:      1295      1303      1294      1261      1327      1307      1323      1374      1288      1310      1329      1310      1347      1343      1265      1333 
dram[6]:      1337      1260      1321      1285      1313      1286      1304      1324      1303      1288      1336      1292      1321      1336      1327      1286 
dram[7]:      1294      1281      1321      1319      1325      1342      1366      1372      1326      1308      1313      1314      1355      1299      1335      1310 
dram[8]:      1314      1313      1344      1298      1363      1289      1392      1316      1351      1289      1358      1344      1354      1266      1342      1229 
dram[9]:      1325      1322      1314      1250      1373      1298      1398      1358      1303      1310      1364      1344      1358      1350      1319      1322 
dram[10]:      1346      1331      1330      1283      1317      1271      1343      1368      1324      1279      1355      1319      1319      1303      1290      1290 
dram[11]:      1307      1356      1283      1316      1323      1315      1371      1329      1322      1319      1325      1354      1299      1321      1278      1332 
total dram reads = 252403
bank skew: 1398/1229 = 1.14
chip skew: 21308/20858 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0        89        88        68        72 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0        92        88        64        72 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0        92        88        72        72 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0        77        84        72        64 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0        76        88        72        72 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0        80        88        65        68 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0        92        88        76        64 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        88        96        61        56 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0        92        96        67        64 
dram[9]:         0         0         0         0         0         0         0         0         0         0         4         4        84        92        76        72 
dram[10]:         0         0         0         0         0         0         0         0         0         0         4         4        89        88        70        64 
dram[11]:         0         0         0         0         0         0         0         0         0         0         4         4        92        96        64        64 
total dram writes = 3778
min_bank_accesses = 0!
chip skew: 332/297 = 1.12
average mf latency per bank:
dram[0]:        793       797       853       868       805       772       818       809       824       754       831       754      8292      8651      2199      1007
dram[1]:        939       882       907       891       788       774       818       840       792       826       800       770      8715      8047      1085      1017
dram[2]:        927       903       964       910       812       748       934       872       908       881       830       793     13170     14596      1246      1213
dram[3]:        901       866       923       822       800       774       881       807       877       842       765       722     10584     11409      1181      1107
dram[4]:        886       865       807       811       874       890       804       802       849       861       793       798     12410     12221      1152      1189
dram[5]:        849       840       807       860       823       795       832       799       882       824       770       814      9764     12176      1139      1087
dram[6]:        864       878       838       813       812       790       855       843       831       813       845       879      9175      9097      1001       997
dram[7]:        822       819       835       852       825       778       829       825       815       819       866       805     10672     10094      1024      1090
dram[8]:        819       822       826       800       744       777       807       837       849       855      1939       809     10018     10958      1101      1095
dram[9]:        835       843       810       868       760       821       850       847       842       813       825       773     11374     10710      1051      1014
dram[10]:        840       807       832       825       835       845       835       845       837       845       749       776     11117     11543      1034      1016
dram[11]:        835       791       864       848       817       813       905       914       834       799       801       789     15776     12825      1166       964
maximum mf latency per bank:
dram[0]:        789       782       815       748       764       811       708       783       731       752       723       657      1030      1024      1041       759
dram[1]:        803       783       875       767       838       709       750       786       909       714       842       701      1063      1024       799       841
dram[2]:        722       818       802       697       778       760       780       799       776       712       654       757      1024      1074       909       930
dram[3]:        670       818       706       773       759       687       835       829       805       668       758       834      1127       943       832       848
dram[4]:        709       784       724       725       773       769       777       776       737       847       655       725       983      1099       694       638
dram[5]:        766       684       805       765       787       807       714       817       775       816       657       714       963      1002       783       713
dram[6]:        713       677       759       773       802       820       721       728       713       696       590       667       924      1186       737       783
dram[7]:        728       656       755       721       726       757       886       872       791       797       831       829       821       923       802       712
dram[8]:        746       752       731       702       696       836       862       730       822       772      1221       754      1047      1054       767       668
dram[9]:        825       863       840       812       882       893       802       706       813       817       792       841       705       916       862       825
dram[10]:        737       625       778       796       913       737       784       865       710       831       789       742       810       854       737       740
dram[11]:        913       890       811       894       838       793       868       911       909       882       762       794      1147      1078       986       866

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7593352 n_nop=7538036 n_act=17257 n_pre=17241 n_ref_event=0 n_req=20967 n_rd=20887 n_rd_L2_A=0 n_write=0 n_wr_bk=317 bw_util=0.01117
n_activity=1215218 dram_eff=0.06979
bk0: 1295a 7537676i bk1: 1319a 7538382i bk2: 1274a 7536832i bk3: 1303a 7535511i bk4: 1307a 7534964i bk5: 1313a 7533614i bk6: 1344a 7531338i bk7: 1317a 7532013i bk8: 1251a 7538676i bk9: 1335a 7535271i bk10: 1280a 7536327i bk11: 1337a 7534305i bk12: 1322a 7534754i bk13: 1356a 7533328i bk14: 1241a 7538638i bk15: 1293a 7536308i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.177040
Row_Buffer_Locality_read = 0.177670
Row_Buffer_Locality_write = 0.012500
Bank_Level_Parallism = 1.333134
Bank_Level_Parallism_Col = 1.109243
Bank_Level_Parallism_Ready = 1.003122
write_to_read_ratio_blp_rw_average = 0.008001
GrpLevelPara = 1.091275 

BW Util details:
bwutil = 0.011170 
total_CMD = 7593352 
util_bw = 84816 
Wasted_Col = 359717 
Wasted_Row = 292509 
Idle = 6856310 

BW Util Bottlenecks: 
RCDc_limit = 389072 
RCDWRc_limit = 991 
WTRc_limit = 707 
RTWc_limit = 1187 
CCDLc_limit = 4392 
rwq = 0 
CCDLc_limit_alone = 4332 
WTRc_limit_alone = 691 
RTWc_limit_alone = 1143 

Commands details: 
total_CMD = 7593352 
n_nop = 7538036 
Read = 20887 
Write = 0 
L2_Alloc = 0 
L2_WB = 317 
n_act = 17257 
n_pre = 17241 
n_ref = 0 
n_req = 20967 
total_req = 21204 

Dual Bus Interface Util: 
issued_total_row = 34498 
issued_total_col = 21204 
Row_Bus_Util =  0.004543 
CoL_Bus_Util = 0.002792 
Either_Row_CoL_Bus_Util = 0.007285 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.006978 
queue_avg = 0.028730 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0287301
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7593352 n_nop=7537889 n_act=17316 n_pre=17300 n_ref_event=0 n_req=21003 n_rd=20924 n_rd_L2_A=0 n_write=0 n_wr_bk=316 bw_util=0.01119
n_activity=1223577 dram_eff=0.06944
bk0: 1298a 7538983i bk1: 1307a 7538422i bk2: 1249a 7537586i bk3: 1284a 7536659i bk4: 1308a 7534266i bk5: 1336a 7533569i bk6: 1320a 7532658i bk7: 1346a 7532208i bk8: 1312a 7533961i bk9: 1317a 7535735i bk10: 1291a 7536392i bk11: 1341a 7533598i bk12: 1275a 7537317i bk13: 1346a 7534957i bk14: 1291a 7535456i bk15: 1303a 7535065i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.175642
Row_Buffer_Locality_read = 0.176161
Row_Buffer_Locality_write = 0.037975
Bank_Level_Parallism = 1.321111
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.005777
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.011189 
total_CMD = 7593352 
util_bw = 84960 
Wasted_Col = 363245 
Wasted_Row = 296098 
Idle = 6849049 

BW Util Bottlenecks: 
RCDc_limit = 391182 
RCDWRc_limit = 917 
WTRc_limit = 949 
RTWc_limit = 1261 
CCDLc_limit = 4574 
rwq = 0 
CCDLc_limit_alone = 4506 
WTRc_limit_alone = 931 
RTWc_limit_alone = 1211 

Commands details: 
total_CMD = 7593352 
n_nop = 7537889 
Read = 20924 
Write = 0 
L2_Alloc = 0 
L2_WB = 316 
n_act = 17316 
n_pre = 17300 
n_ref = 0 
n_req = 21003 
total_req = 21240 

Dual Bus Interface Util: 
issued_total_row = 34616 
issued_total_col = 21240 
Row_Bus_Util =  0.004559 
CoL_Bus_Util = 0.002797 
Either_Row_CoL_Bus_Util = 0.007304 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.007086 
queue_avg = 0.029958 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0299583
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7593352 n_nop=7538010 n_act=17271 n_pre=17255 n_ref_event=0 n_req=20971 n_rd=20890 n_rd_L2_A=0 n_write=0 n_wr_bk=324 bw_util=0.01118
n_activity=1229610 dram_eff=0.06901
bk0: 1323a 7538660i bk1: 1296a 7537201i bk2: 1266a 7535494i bk3: 1296a 7535561i bk4: 1316a 7534143i bk5: 1306a 7535257i bk6: 1295a 7535673i bk7: 1309a 7533767i bk8: 1340a 7534747i bk9: 1308a 7535933i bk10: 1347a 7531973i bk11: 1298a 7536340i bk12: 1348a 7536410i bk13: 1299a 7538597i bk14: 1268a 7537196i bk15: 1275a 7537172i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.176529
Row_Buffer_Locality_read = 0.177070
Row_Buffer_Locality_write = 0.037037
Bank_Level_Parallism = 1.308770
Bank_Level_Parallism_Col = 1.103143
Bank_Level_Parallism_Ready = 1.006347
write_to_read_ratio_blp_rw_average = 0.008213
GrpLevelPara = 1.084240 

BW Util details:
bwutil = 0.011175 
total_CMD = 7593352 
util_bw = 84856 
Wasted_Col = 363452 
Wasted_Row = 297398 
Idle = 6847646 

BW Util Bottlenecks: 
RCDc_limit = 390578 
RCDWRc_limit = 957 
WTRc_limit = 625 
RTWc_limit = 1176 
CCDLc_limit = 4489 
rwq = 0 
CCDLc_limit_alone = 4391 
WTRc_limit_alone = 575 
RTWc_limit_alone = 1128 

Commands details: 
total_CMD = 7593352 
n_nop = 7538010 
Read = 20890 
Write = 0 
L2_Alloc = 0 
L2_WB = 324 
n_act = 17271 
n_pre = 17255 
n_ref = 0 
n_req = 20971 
total_req = 21214 

Dual Bus Interface Util: 
issued_total_row = 34526 
issued_total_col = 21214 
Row_Bus_Util =  0.004547 
CoL_Bus_Util = 0.002794 
Either_Row_CoL_Bus_Util = 0.007288 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.007192 
queue_avg = 0.027066 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0270659
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7593352 n_nop=7537730 n_act=17324 n_pre=17308 n_ref_event=0 n_req=21123 n_rd=21048 n_rd_L2_A=0 n_write=0 n_wr_bk=297 bw_util=0.01124
n_activity=1229727 dram_eff=0.06943
bk0: 1294a 7537135i bk1: 1343a 7537068i bk2: 1238a 7537429i bk3: 1338a 7534415i bk4: 1274a 7536551i bk5: 1302a 7535445i bk6: 1320a 7534383i bk7: 1376a 7532157i bk8: 1332a 7535589i bk9: 1295a 7536570i bk10: 1339a 7532468i bk11: 1353a 7534727i bk12: 1335a 7536671i bk13: 1333a 7535754i bk14: 1275a 7534296i bk15: 1301a 7535324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.179946
Row_Buffer_Locality_read = 0.180302
Row_Buffer_Locality_write = 0.080000
Bank_Level_Parallism = 1.321779
Bank_Level_Parallism_Col = 1.106711
Bank_Level_Parallism_Ready = 1.005281
write_to_read_ratio_blp_rw_average = 0.007304
GrpLevelPara = 1.086724 

BW Util details:
bwutil = 0.011244 
total_CMD = 7593352 
util_bw = 85380 
Wasted_Col = 362920 
Wasted_Row = 296520 
Idle = 6848532 

BW Util Bottlenecks: 
RCDc_limit = 391413 
RCDWRc_limit = 833 
WTRc_limit = 776 
RTWc_limit = 1107 
CCDLc_limit = 4621 
rwq = 0 
CCDLc_limit_alone = 4506 
WTRc_limit_alone = 721 
RTWc_limit_alone = 1047 

Commands details: 
total_CMD = 7593352 
n_nop = 7537730 
Read = 21048 
Write = 0 
L2_Alloc = 0 
L2_WB = 297 
n_act = 17324 
n_pre = 17308 
n_ref = 0 
n_req = 21123 
total_req = 21345 

Dual Bus Interface Util: 
issued_total_row = 34632 
issued_total_col = 21345 
Row_Bus_Util =  0.004561 
CoL_Bus_Util = 0.002811 
Either_Row_CoL_Bus_Util = 0.007325 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.006382 
queue_avg = 0.030648 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0306483
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7593352 n_nop=7538240 n_act=17144 n_pre=17128 n_ref_event=0 n_req=20935 n_rd=20858 n_rd_L2_A=0 n_write=0 n_wr_bk=308 bw_util=0.01115
n_activity=1221311 dram_eff=0.06932
bk0: 1291a 7539668i bk1: 1293a 7539240i bk2: 1258a 7537367i bk3: 1277a 7536784i bk4: 1260a 7537396i bk5: 1313a 7535077i bk6: 1343a 7533059i bk7: 1339a 7534133i bk8: 1307a 7535201i bk9: 1315a 7534261i bk10: 1341a 7535348i bk11: 1344a 7535524i bk12: 1324a 7535818i bk13: 1351a 7534080i bk14: 1246a 7537954i bk15: 1256a 7538053i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.181180
Row_Buffer_Locality_read = 0.181705
Row_Buffer_Locality_write = 0.038961
Bank_Level_Parallism = 1.314077
Bank_Level_Parallism_Col = 1.104848
Bank_Level_Parallism_Ready = 1.004021
write_to_read_ratio_blp_rw_average = 0.007392
GrpLevelPara = 1.085663 

BW Util details:
bwutil = 0.011150 
total_CMD = 7593352 
util_bw = 84664 
Wasted_Col = 360002 
Wasted_Row = 294455 
Idle = 6854231 

BW Util Bottlenecks: 
RCDc_limit = 387557 
RCDWRc_limit = 909 
WTRc_limit = 801 
RTWc_limit = 1084 
CCDLc_limit = 4546 
rwq = 0 
CCDLc_limit_alone = 4466 
WTRc_limit_alone = 761 
RTWc_limit_alone = 1044 

Commands details: 
total_CMD = 7593352 
n_nop = 7538240 
Read = 20858 
Write = 0 
L2_Alloc = 0 
L2_WB = 308 
n_act = 17144 
n_pre = 17128 
n_ref = 0 
n_req = 20935 
total_req = 21166 

Dual Bus Interface Util: 
issued_total_row = 34272 
issued_total_col = 21166 
Row_Bus_Util =  0.004513 
CoL_Bus_Util = 0.002787 
Either_Row_CoL_Bus_Util = 0.007258 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.005915 
queue_avg = 0.028770 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0287698
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7593352 n_nop=7537925 n_act=17227 n_pre=17211 n_ref_event=0 n_req=21085 n_rd=21009 n_rd_L2_A=0 n_write=0 n_wr_bk=301 bw_util=0.01123
n_activity=1216828 dram_eff=0.07005
bk0: 1295a 7539013i bk1: 1303a 7537999i bk2: 1294a 7536556i bk3: 1261a 7536478i bk4: 1327a 7533979i bk5: 1307a 7536901i bk6: 1323a 7533582i bk7: 1374a 7533766i bk8: 1288a 7535255i bk9: 1310a 7534847i bk10: 1329a 7535232i bk11: 1310a 7535725i bk12: 1347a 7532960i bk13: 1343a 7534510i bk14: 1265a 7537562i bk15: 1333a 7534579i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.183069
Row_Buffer_Locality_read = 0.183493
Row_Buffer_Locality_write = 0.065789
Bank_Level_Parallism = 1.328396
Bank_Level_Parallism_Col = 1.107624
Bank_Level_Parallism_Ready = 1.003759
write_to_read_ratio_blp_rw_average = 0.007591
GrpLevelPara = 1.087741 

BW Util details:
bwutil = 0.011226 
total_CMD = 7593352 
util_bw = 85240 
Wasted_Col = 360257 
Wasted_Row = 293564 
Idle = 6854291 

BW Util Bottlenecks: 
RCDc_limit = 388845 
RCDWRc_limit = 881 
WTRc_limit = 682 
RTWc_limit = 1178 
CCDLc_limit = 4382 
rwq = 0 
CCDLc_limit_alone = 4293 
WTRc_limit_alone = 631 
RTWc_limit_alone = 1140 

Commands details: 
total_CMD = 7593352 
n_nop = 7537925 
Read = 21009 
Write = 0 
L2_Alloc = 0 
L2_WB = 301 
n_act = 17227 
n_pre = 17211 
n_ref = 0 
n_req = 21085 
total_req = 21310 

Dual Bus Interface Util: 
issued_total_row = 34438 
issued_total_col = 21310 
Row_Bus_Util =  0.004535 
CoL_Bus_Util = 0.002806 
Either_Row_CoL_Bus_Util = 0.007299 
Issued_on_Two_Bus_Simul_Util = 0.000042 
issued_two_Eff = 0.005791 
queue_avg = 0.031276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.031276
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7593352 n_nop=7538166 n_act=17161 n_pre=17145 n_ref_event=0 n_req=20999 n_rd=20919 n_rd_L2_A=0 n_write=0 n_wr_bk=320 bw_util=0.01119
n_activity=1210069 dram_eff=0.07021
bk0: 1337a 7537136i bk1: 1260a 7540764i bk2: 1321a 7533173i bk3: 1285a 7535330i bk4: 1313a 7534923i bk5: 1286a 7536866i bk6: 1304a 7536298i bk7: 1324a 7534718i bk8: 1303a 7536477i bk9: 1288a 7536360i bk10: 1336a 7533732i bk11: 1292a 7536314i bk12: 1321a 7535779i bk13: 1336a 7535399i bk14: 1327a 7535725i bk15: 1286a 7538394i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.182866
Row_Buffer_Locality_read = 0.183326
Row_Buffer_Locality_write = 0.062500
Bank_Level_Parallism = 1.322797
Bank_Level_Parallism_Col = 1.109934
Bank_Level_Parallism_Ready = 1.006062
write_to_read_ratio_blp_rw_average = 0.008078
GrpLevelPara = 1.090110 

BW Util details:
bwutil = 0.011188 
total_CMD = 7593352 
util_bw = 84956 
Wasted_Col = 358341 
Wasted_Row = 292010 
Idle = 6858045 

BW Util Bottlenecks: 
RCDc_limit = 387013 
RCDWRc_limit = 916 
WTRc_limit = 857 
RTWc_limit = 1310 
CCDLc_limit = 4493 
rwq = 0 
CCDLc_limit_alone = 4417 
WTRc_limit_alone = 817 
RTWc_limit_alone = 1274 

Commands details: 
total_CMD = 7593352 
n_nop = 7538166 
Read = 20919 
Write = 0 
L2_Alloc = 0 
L2_WB = 320 
n_act = 17161 
n_pre = 17145 
n_ref = 0 
n_req = 20999 
total_req = 21239 

Dual Bus Interface Util: 
issued_total_row = 34306 
issued_total_col = 21239 
Row_Bus_Util =  0.004518 
CoL_Bus_Util = 0.002797 
Either_Row_CoL_Bus_Util = 0.007268 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.006505 
queue_avg = 0.027130 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0271303
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7593352 n_nop=7537315 n_act=17503 n_pre=17487 n_ref_event=0 n_req=21256 n_rd=21180 n_rd_L2_A=0 n_write=0 n_wr_bk=301 bw_util=0.01132
n_activity=1227827 dram_eff=0.06998
bk0: 1294a 7538276i bk1: 1281a 7539562i bk2: 1321a 7534422i bk3: 1319a 7534175i bk4: 1325a 7534679i bk5: 1342a 7533617i bk6: 1366a 7531880i bk7: 1372a 7529077i bk8: 1326a 7534281i bk9: 1308a 7534088i bk10: 1313a 7534544i bk11: 1314a 7534847i bk12: 1355a 7533574i bk13: 1299a 7535751i bk14: 1335a 7535615i bk15: 1310a 7536771i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.176656
Row_Buffer_Locality_read = 0.177148
Row_Buffer_Locality_write = 0.039474
Bank_Level_Parallism = 1.332246
Bank_Level_Parallism_Col = 1.111004
Bank_Level_Parallism_Ready = 1.005765
write_to_read_ratio_blp_rw_average = 0.007586
GrpLevelPara = 1.090124 

BW Util details:
bwutil = 0.011316 
total_CMD = 7593352 
util_bw = 85924 
Wasted_Col = 364548 
Wasted_Row = 296622 
Idle = 6846258 

BW Util Bottlenecks: 
RCDc_limit = 394421 
RCDWRc_limit = 902 
WTRc_limit = 798 
RTWc_limit = 1208 
CCDLc_limit = 4680 
rwq = 0 
CCDLc_limit_alone = 4570 
WTRc_limit_alone = 740 
RTWc_limit_alone = 1156 

Commands details: 
total_CMD = 7593352 
n_nop = 7537315 
Read = 21180 
Write = 0 
L2_Alloc = 0 
L2_WB = 301 
n_act = 17503 
n_pre = 17487 
n_ref = 0 
n_req = 21256 
total_req = 21481 

Dual Bus Interface Util: 
issued_total_row = 34990 
issued_total_col = 21481 
Row_Bus_Util =  0.004608 
CoL_Bus_Util = 0.002829 
Either_Row_CoL_Bus_Util = 0.007380 
Issued_on_Two_Bus_Simul_Util = 0.000057 
issued_two_Eff = 0.007745 
queue_avg = 0.030429 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0304289
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7593352 n_nop=7537104 n_act=17585 n_pre=17569 n_ref_event=0 n_req=21242 n_rd=21162 n_rd_L2_A=0 n_write=0 n_wr_bk=319 bw_util=0.01132
n_activity=1227097 dram_eff=0.07002
bk0: 1314a 7538623i bk1: 1313a 7537536i bk2: 1344a 7531989i bk3: 1298a 7533752i bk4: 1363a 7533060i bk5: 1289a 7535364i bk6: 1392a 7530024i bk7: 1316a 7533350i bk8: 1351a 7532679i bk9: 1289a 7535291i bk10: 1358a 7533565i bk11: 1344a 7532606i bk12: 1354a 7533579i bk13: 1266a 7537556i bk14: 1342a 7533761i bk15: 1229a 7539143i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.172253
Row_Buffer_Locality_read = 0.172621
Row_Buffer_Locality_write = 0.075000
Bank_Level_Parallism = 1.336823
Bank_Level_Parallism_Col = 1.111486
Bank_Level_Parallism_Ready = 1.005620
write_to_read_ratio_blp_rw_average = 0.007885
GrpLevelPara = 1.091378 

BW Util details:
bwutil = 0.011316 
total_CMD = 7593352 
util_bw = 85924 
Wasted_Col = 365693 
Wasted_Row = 295546 
Idle = 6846189 

BW Util Bottlenecks: 
RCDc_limit = 396269 
RCDWRc_limit = 925 
WTRc_limit = 809 
RTWc_limit = 1128 
CCDLc_limit = 4523 
rwq = 0 
CCDLc_limit_alone = 4433 
WTRc_limit_alone = 781 
RTWc_limit_alone = 1066 

Commands details: 
total_CMD = 7593352 
n_nop = 7537104 
Read = 21162 
Write = 0 
L2_Alloc = 0 
L2_WB = 319 
n_act = 17585 
n_pre = 17569 
n_ref = 0 
n_req = 21242 
total_req = 21481 

Dual Bus Interface Util: 
issued_total_row = 35154 
issued_total_col = 21481 
Row_Bus_Util =  0.004630 
CoL_Bus_Util = 0.002829 
Either_Row_CoL_Bus_Util = 0.007408 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.006880 
queue_avg = 0.030588 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0305883
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7593352 n_nop=7536997 n_act=17590 n_pre=17574 n_ref_event=0 n_req=21391 n_rd=21308 n_rd_L2_A=0 n_write=0 n_wr_bk=332 bw_util=0.0114
n_activity=1227110 dram_eff=0.07054
bk0: 1325a 7538373i bk1: 1322a 7538326i bk2: 1314a 7533614i bk3: 1250a 7536401i bk4: 1373a 7531386i bk5: 1298a 7535671i bk6: 1398a 7530613i bk7: 1358a 7532241i bk8: 1303a 7534837i bk9: 1310a 7534872i bk10: 1364a 7532334i bk11: 1344a 7533711i bk12: 1358a 7532891i bk13: 1350a 7532972i bk14: 1319a 7535017i bk15: 1322a 7535305i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.177785
Row_Buffer_Locality_read = 0.178196
Row_Buffer_Locality_write = 0.072289
Bank_Level_Parallism = 1.337457
Bank_Level_Parallism_Col = 1.111530
Bank_Level_Parallism_Ready = 1.004528
write_to_read_ratio_blp_rw_average = 0.008148
GrpLevelPara = 1.091428 

BW Util details:
bwutil = 0.011399 
total_CMD = 7593352 
util_bw = 86560 
Wasted_Col = 365953 
Wasted_Row = 297290 
Idle = 6843549 

BW Util Bottlenecks: 
RCDc_limit = 396278 
RCDWRc_limit = 946 
WTRc_limit = 736 
RTWc_limit = 1218 
CCDLc_limit = 4681 
rwq = 0 
CCDLc_limit_alone = 4601 
WTRc_limit_alone = 696 
RTWc_limit_alone = 1178 

Commands details: 
total_CMD = 7593352 
n_nop = 7536997 
Read = 21308 
Write = 0 
L2_Alloc = 0 
L2_WB = 332 
n_act = 17590 
n_pre = 17574 
n_ref = 0 
n_req = 21391 
total_req = 21640 

Dual Bus Interface Util: 
issued_total_row = 35164 
issued_total_col = 21640 
Row_Bus_Util =  0.004631 
CoL_Bus_Util = 0.002850 
Either_Row_CoL_Bus_Util = 0.007422 
Issued_on_Two_Bus_Simul_Util = 0.000059 
issued_two_Eff = 0.007967 
queue_avg = 0.032428 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0324284
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7593352 n_nop=7537415 n_act=17480 n_pre=17464 n_ref_event=0 n_req=21150 n_rd=21068 n_rd_L2_A=0 n_write=0 n_wr_bk=319 bw_util=0.01127
n_activity=1224747 dram_eff=0.06985
bk0: 1346a 7536699i bk1: 1331a 7536802i bk2: 1330a 7531942i bk3: 1283a 7535591i bk4: 1317a 7534064i bk5: 1271a 7537663i bk6: 1343a 7533681i bk7: 1368a 7533586i bk8: 1324a 7533724i bk9: 1279a 7535839i bk10: 1355a 7531999i bk11: 1319a 7534295i bk12: 1319a 7535367i bk13: 1303a 7535541i bk14: 1290a 7538643i bk15: 1290a 7536465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.173617
Row_Buffer_Locality_read = 0.174008
Row_Buffer_Locality_write = 0.073171
Bank_Level_Parallism = 1.326005
Bank_Level_Parallism_Col = 1.112057
Bank_Level_Parallism_Ready = 1.003934
write_to_read_ratio_blp_rw_average = 0.008961
GrpLevelPara = 1.090836 

BW Util details:
bwutil = 0.011266 
total_CMD = 7593352 
util_bw = 85548 
Wasted_Col = 364526 
Wasted_Row = 295280 
Idle = 6847998 

BW Util Bottlenecks: 
RCDc_limit = 394149 
RCDWRc_limit = 944 
WTRc_limit = 673 
RTWc_limit = 1764 
CCDLc_limit = 4645 
rwq = 0 
CCDLc_limit_alone = 4498 
WTRc_limit_alone = 629 
RTWc_limit_alone = 1661 

Commands details: 
total_CMD = 7593352 
n_nop = 7537415 
Read = 21068 
Write = 0 
L2_Alloc = 0 
L2_WB = 319 
n_act = 17480 
n_pre = 17464 
n_ref = 0 
n_req = 21150 
total_req = 21387 

Dual Bus Interface Util: 
issued_total_row = 34944 
issued_total_col = 21387 
Row_Bus_Util =  0.004602 
CoL_Bus_Util = 0.002817 
Either_Row_CoL_Bus_Util = 0.007367 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.007044 
queue_avg = 0.028094 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0280937
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7593352 n_nop=7537033 n_act=17600 n_pre=17584 n_ref_event=0 n_req=21231 n_rd=21150 n_rd_L2_A=0 n_write=0 n_wr_bk=324 bw_util=0.01131
n_activity=1231948 dram_eff=0.06972
bk0: 1307a 7535518i bk1: 1356a 7533918i bk2: 1283a 7533398i bk3: 1316a 7533651i bk4: 1323a 7534102i bk5: 1315a 7533492i bk6: 1371a 7531689i bk7: 1329a 7533670i bk8: 1322a 7533219i bk9: 1319a 7534585i bk10: 1325a 7533808i bk11: 1354a 7533945i bk12: 1299a 7536805i bk13: 1321a 7534900i bk14: 1278a 7536834i bk15: 1332a 7534389i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.171118
Row_Buffer_Locality_read = 0.171631
Row_Buffer_Locality_write = 0.037037
Bank_Level_Parallism = 1.336844
Bank_Level_Parallism_Col = 1.110968
Bank_Level_Parallism_Ready = 1.005247
write_to_read_ratio_blp_rw_average = 0.007920
GrpLevelPara = 1.091025 

BW Util details:
bwutil = 0.011312 
total_CMD = 7593352 
util_bw = 85896 
Wasted_Col = 366398 
Wasted_Row = 297843 
Idle = 6843215 

BW Util Bottlenecks: 
RCDc_limit = 396629 
RCDWRc_limit = 964 
WTRc_limit = 834 
RTWc_limit = 1191 
CCDLc_limit = 4576 
rwq = 0 
CCDLc_limit_alone = 4487 
WTRc_limit_alone = 792 
RTWc_limit_alone = 1144 

Commands details: 
total_CMD = 7593352 
n_nop = 7537033 
Read = 21150 
Write = 0 
L2_Alloc = 0 
L2_WB = 324 
n_act = 17600 
n_pre = 17584 
n_ref = 0 
n_req = 21231 
total_req = 21474 

Dual Bus Interface Util: 
issued_total_row = 35184 
issued_total_col = 21474 
Row_Bus_Util =  0.004634 
CoL_Bus_Util = 0.002828 
Either_Row_CoL_Bus_Util = 0.007417 
Issued_on_Two_Bus_Simul_Util = 0.000045 
issued_two_Eff = 0.006019 
queue_avg = 0.032433 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0324328

========= L2 cache stats =========
L2_cache_bank[0]: Access = 76328, Miss = 10447, Miss_rate = 0.137, Pending_hits = 17, Reservation_fails = 98
L2_cache_bank[1]: Access = 76172, Miss = 10705, Miss_rate = 0.141, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 75595, Miss = 10472, Miss_rate = 0.139, Pending_hits = 3, Reservation_fails = 48
L2_cache_bank[3]: Access = 75043, Miss = 10712, Miss_rate = 0.143, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[4]: Access = 100968, Miss = 10639, Miss_rate = 0.105, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 111209, Miss = 10523, Miss_rate = 0.095, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 90965, Miss = 10536, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 96160, Miss = 10765, Miss_rate = 0.112, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 101323, Miss = 10494, Miss_rate = 0.104, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[9]: Access = 99308, Miss = 10624, Miss_rate = 0.107, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 87110, Miss = 10601, Miss_rate = 0.122, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 100605, Miss = 10677, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 83744, Miss = 10706, Miss_rate = 0.128, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 82926, Miss = 10485, Miss_rate = 0.126, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 95069, Miss = 10756, Miss_rate = 0.113, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 88595, Miss = 10669, Miss_rate = 0.120, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 93696, Miss = 10952, Miss_rate = 0.117, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[17]: Access = 91723, Miss = 10476, Miss_rate = 0.114, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 99017, Miss = 10890, Miss_rate = 0.110, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 94578, Miss = 10690, Miss_rate = 0.113, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[20]: Access = 96328, Miss = 10758, Miss_rate = 0.112, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 97432, Miss = 10572, Miss_rate = 0.109, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 113411, Miss = 10644, Miss_rate = 0.094, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 100925, Miss = 10778, Miss_rate = 0.107, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 2228230
L2_total_cache_misses = 255571
L2_total_cache_miss_rate = 0.1147
L2_total_cache_pending_hits = 56
L2_total_cache_reservation_fails = 146
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1266941
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 70398
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 146
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 182005
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 56
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 705662
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 797
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2371
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1519400
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 708830
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 146
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=2228230
icnt_total_pkts_simt_to_mem=2228230
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2228230
Req_Network_cycles = 2960997
Req_Network_injected_packets_per_cycle =       0.7525 
Req_Network_conflicts_per_cycle =       0.1165
Req_Network_conflicts_per_cycle_util =       0.4240
Req_Bank_Level_Parallism =       2.7394
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.1528
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0314

Reply_Network_injected_packets_num = 2228230
Reply_Network_cycles = 2960997
Reply_Network_injected_packets_per_cycle =        0.7525
Reply_Network_conflicts_per_cycle =        0.7628
Reply_Network_conflicts_per_cycle_util =       2.7525
Reply_Bank_Level_Parallism =       2.7155
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2396
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0251
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 23 min, 29 sec (5009 sec)
gpgpu_simulation_rate = 5937 (inst/sec)
gpgpu_simulation_rate = 591 (cycle/sec)
gpgpu_silicon_slowdown = 2309644x
	iteration 1, number of components = 1 (3140), mstwt = 3139 mstedges = 3139
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe24462c1c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462c10..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462c08..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462c00..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462bf8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462bf0..

GPGPU-Sim PTX: cudaLaunch for 0x0x560a4757e8f7 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z5dinitiPjS_S_PbS_ 
GPGPU-Sim PTX: pushing kernel '_Z5dinitiPjS_S_PbS_' to stream 0, gridDim= (13,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z5dinitiPjS_S_PbS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z5dinitiPjS_S_PbS_'
Destroy streams for kernel 16: size 0
kernel_name = _Z5dinitiPjS_S_PbS_ 
kernel_launch_uid = 16 
gpu_sim_cycle = 5548
gpu_sim_insn = 99784
gpu_ipc =      17.9856
gpu_tot_sim_cycle = 2966545
gpu_tot_sim_insn = 29839606
gpu_tot_ipc =      10.0587
gpu_tot_issued_cta = 199
gpu_occupancy = 23.5232% 
gpu_tot_occupancy = 16.3807% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3012
partiton_level_parallism_total  =       0.7517
partiton_level_parallism_util =       9.6034
partiton_level_parallism_util_total  =       2.7409
L2_BW  =      13.1560 GB/Sec
L2_BW_total  =      32.8335 GB/Sec
gpu_total_sim_rate=5950

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 304664, Miss = 62278, Miss_rate = 0.204, Pending_hits = 93, Reservation_fails = 28836
	L1D_cache_core[1]: Access = 275182, Miss = 50043, Miss_rate = 0.182, Pending_hits = 103, Reservation_fails = 20036
	L1D_cache_core[2]: Access = 233261, Miss = 55188, Miss_rate = 0.237, Pending_hits = 114, Reservation_fails = 29510
	L1D_cache_core[3]: Access = 185783, Miss = 49597, Miss_rate = 0.267, Pending_hits = 101, Reservation_fails = 28197
	L1D_cache_core[4]: Access = 242656, Miss = 51371, Miss_rate = 0.212, Pending_hits = 39, Reservation_fails = 25092
	L1D_cache_core[5]: Access = 201963, Miss = 57251, Miss_rate = 0.283, Pending_hits = 49, Reservation_fails = 36666
	L1D_cache_core[6]: Access = 190655, Miss = 37364, Miss_rate = 0.196, Pending_hits = 39, Reservation_fails = 17494
	L1D_cache_core[7]: Access = 247610, Miss = 54570, Miss_rate = 0.220, Pending_hits = 55, Reservation_fails = 28342
	L1D_cache_core[8]: Access = 284170, Miss = 78784, Miss_rate = 0.277, Pending_hits = 43, Reservation_fails = 50434
	L1D_cache_core[9]: Access = 201333, Miss = 46893, Miss_rate = 0.233, Pending_hits = 66, Reservation_fails = 29875
	L1D_cache_core[10]: Access = 200358, Miss = 42059, Miss_rate = 0.210, Pending_hits = 64, Reservation_fails = 22445
	L1D_cache_core[11]: Access = 232810, Miss = 56428, Miss_rate = 0.242, Pending_hits = 83, Reservation_fails = 37858
	L1D_cache_core[12]: Access = 57128, Miss = 5341, Miss_rate = 0.093, Pending_hits = 78, Reservation_fails = 734
	L1D_cache_core[13]: Access = 1773, Miss = 1428, Miss_rate = 0.805, Pending_hits = 113, Reservation_fails = 945
	L1D_cache_core[14]: Access = 1570, Miss = 1325, Miss_rate = 0.844, Pending_hits = 87, Reservation_fails = 937
	L1D_cache_core[15]: Access = 1722, Miss = 1365, Miss_rate = 0.793, Pending_hits = 105, Reservation_fails = 767
	L1D_cache_core[16]: Access = 1642, Miss = 1294, Miss_rate = 0.788, Pending_hits = 106, Reservation_fails = 648
	L1D_cache_core[17]: Access = 89599, Miss = 12784, Miss_rate = 0.143, Pending_hits = 119, Reservation_fails = 1284
	L1D_cache_core[18]: Access = 81441, Miss = 11795, Miss_rate = 0.145, Pending_hits = 131, Reservation_fails = 1095
	L1D_cache_core[19]: Access = 69685, Miss = 10237, Miss_rate = 0.147, Pending_hits = 141, Reservation_fails = 1086
	L1D_cache_core[20]: Access = 55181, Miss = 8489, Miss_rate = 0.154, Pending_hits = 141, Reservation_fails = 1013
	L1D_cache_core[21]: Access = 71340, Miss = 10278, Miss_rate = 0.144, Pending_hits = 87, Reservation_fails = 1193
	L1D_cache_core[22]: Access = 60131, Miss = 9055, Miss_rate = 0.151, Pending_hits = 97, Reservation_fails = 1075
	L1D_cache_core[23]: Access = 56197, Miss = 8413, Miss_rate = 0.150, Pending_hits = 84, Reservation_fails = 1109
	L1D_cache_core[24]: Access = 74965, Miss = 10881, Miss_rate = 0.145, Pending_hits = 116, Reservation_fails = 1091
	L1D_cache_core[25]: Access = 85186, Miss = 11704, Miss_rate = 0.137, Pending_hits = 92, Reservation_fails = 766
	L1D_cache_core[26]: Access = 58027, Miss = 8314, Miss_rate = 0.143, Pending_hits = 87, Reservation_fails = 594
	L1D_cache_core[27]: Access = 56461, Miss = 8161, Miss_rate = 0.145, Pending_hits = 87, Reservation_fails = 640
	L1D_cache_core[28]: Access = 67418, Miss = 9525, Miss_rate = 0.141, Pending_hits = 87, Reservation_fails = 570
	L1D_cache_core[29]: Access = 17310, Miss = 2755, Miss_rate = 0.159, Pending_hits = 68, Reservation_fails = 170
	L1D_total_cache_accesses = 3707221
	L1D_total_cache_misses = 774970
	L1D_total_cache_miss_rate = 0.2090
	L1D_total_cache_pending_hits = 2675
	L1D_total_cache_reservation_fails = 370502
	L1D_cache_data_port_util = 0.133
	L1D_cache_fill_port_util = 0.034
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2235399
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2668
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 519432
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 327514
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 239221
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2687
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 694177
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5242
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 42988
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 11075
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2996720
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 710501

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 327514
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 42988
ctas_completed 199, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
24249, 24746, 35041, 50980, 15430, 41696, 67815, 38619, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 
gpgpu_n_tot_thrd_icount = 132277984
gpgpu_n_tot_w_icount = 4133687
gpgpu_n_stall_shd_mem = 1789023
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1519400
gpgpu_n_mem_write_global = 710501
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 5019550
gpgpu_n_store_insn = 866844
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 471552
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1055675
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 733348
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:40462	W0_Idle:29976947	W0_Scoreboard:54098932	W1:1169627	W2:708520	W3:321545	W4:260574	W5:190127	W6:168751	W7:108298	W8:92467	W9:79386	W10:69714	W11:48213	W12:53745	W13:53029	W14:45704	W15:46446	W16:40100	W17:33788	W18:31976	W19:29304	W20:30307	W21:24610	W22:23008	W23:19205	W24:23242	W25:21083	W26:25047	W27:23596	W28:23329	W29:35205	W30:43678	W31:56701	W32:233362
single_issue_nums: WS0:1117631	WS1:1034034	WS2:984365	WS3:997657	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6069072 {8:758634,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 28420040 {40:710501,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 30430640 {40:760766,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30345360 {40:758634,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5684008 {8:710501,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 30430640 {40:760766,}
maxmflatency = 1221 
max_icnt2mem_latency = 1023 
maxmrqlatency = 493 
max_icnt2sh_latency = 231 
averagemflatency = 255 
avg_icnt2mem_latency = 34 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 9 
mrq_lat_table:232692 	1063 	1900 	4977 	6428 	1518 	1796 	2318 	661 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1573917 	637544 	18138 	302 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	526137 	112000 	64093 	26885 	1371491 	100997 	11414 	11136 	5748 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1296277 	326815 	234877 	193166 	127487 	47105 	4174 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1905 	980 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        28        28        12        12        11         8         4         5        20        20        11        11        17        16        20        20 
dram[1]:        29        28        12        12         7         8         8         8        20        21        10        17        16        16        20        20 
dram[2]:        27        24        12        12         8         8        14        10        19        16        17        18        26        18        20        20 
dram[3]:        24        25        12        12         8         8         9         8        16        16        20        20        17        20        20        20 
dram[4]:        26        35        12        14        15         6         8         8        16        16        20        18        16        16        20        20 
dram[5]:        36        34        16        14         7         7         8         8        17        19        15        12        16        21        17        17 
dram[6]:        32        32        10         9         9         9         8        13        19        16        12        12        17        20        16        16 
dram[7]:        32        32        12        10         8         8        11         8        17        15        12        13        20        20        19        16 
dram[8]:        32        32         8        10         8         8         8        10        16        20        16        14        20        20        17        16 
dram[9]:        30        28        12        12         8         8        10        10        16        16        12        12        20        20        20        20 
dram[10]:        28        25        12        13         8         9         8         8        19        16        12        12        17        17        18        16 
dram[11]:        24        24        16        16         8         8         7         6        16        18        12        12        20        20        16        16 
maximum service time to same row:
dram[0]:    103888    115610    217343    216700     68618     70598     70534     78358    404117    404466     99428    104414     88712    118909    242925    251873 
dram[1]:    128112    138587     53150     52084     73430     75881    122689    112961    406469    405268    115265    123362    132435    168833    261684    271593 
dram[2]:    180212    111032    202694    206933     79128     82419    100953    120945    409374    155729    129860    135597    203105    205213    284386    295571 
dram[3]:    118919    129368    210695    214149     85357     85250    122562    205204    268830    272637    132788    133980    272996    270607    306199    314621 
dram[4]:    140115    165663    218652    219453     84756    112508    200089    195926    282594    279983    123808    111363     57861     65538    323690    334225 
dram[5]:    176125    185820    217182     48356     85948     80321    187541    181071    279245    279137    149417    158207     55528     45500    341142    349185 
dram[6]:    434892    437965     98486    104702     79424     79535     93362    103541    277995    176689    188259    195873     46927     43059    356179    362840 
dram[7]:    200177    184683    107757    159510     79285     78508    104251    106554    481768    476412    205090    213392    357936     79566    367481    373344 
dram[8]:    185811    183357    152308    153210    104807    107398    104010    101738    471090    465825    220071     61391     65118     67789    486022    152479 
dram[9]:     67397     72555    214832    215898    110000    111018     94252     87366    404140    402025     85385     90936    126605    119014    167775    183778 
dram[10]:     74241     73363    218589    219489    112032    113641     88281    106831    402227    404129     96828     96793    112411    105485    198402    208996 
dram[11]:     78013    120750    218126    217718    118126     59593     45943     62679    405093    405084     94893     92167     97263     93162    219093    232369 
average row accesses per activate:
dram[0]:  1.265885  1.294406  1.201887  1.205365  1.180668  1.173369  1.148718  1.150218  1.218111  1.227022  1.205273  1.203420  1.254664  1.243682  1.250497  1.240303 
dram[1]:  1.286422  1.271401  1.206763  1.204503  1.170994  1.175022  1.162996  1.179667  1.184116  1.219444  1.209934  1.185676  1.238550  1.260829  1.235350  1.235734 
dram[2]:  1.294520  1.241379  1.167897  1.184644  1.170818  1.182971  1.188073  1.176101  1.223744  1.205530  1.154242  1.195212  1.304472  1.281280  1.243714  1.237321 
dram[3]:  1.250242  1.291346  1.179048  1.204320  1.199623  1.180417  1.198910  1.183147  1.249531  1.205773  1.168412  1.222222  1.288023  1.276155  1.200557  1.226257 
dram[4]:  1.301411  1.281467  1.184557  1.204717  1.193182  1.194723  1.185349  1.200897  1.181736  1.185753  1.219091  1.234160  1.272986  1.257326  1.235582  1.222649 
dram[5]:  1.308081  1.263821  1.217309  1.188501  1.198735  1.221495  1.176000  1.226786  1.190388  1.193078  1.208182  1.214087  1.242727  1.255750  1.255632  1.237397 
dram[6]:  1.283109  1.284404  1.164903  1.185424  1.203483  1.201869  1.207407  1.209132  1.202029  1.187097  1.182301  1.209738  1.278782  1.257407  1.267420  1.273973 
dram[7]:  1.259981  1.267062  1.200909  1.179785  1.193694  1.196078  1.185764  1.145242  1.208751  1.186933  1.202381  1.196721  1.256387  1.262405  1.264981  1.246704 
dram[8]:  1.284457  1.267375  1.166667  1.141601  1.194566  1.182569  1.171717  1.154386  1.199822  1.178245  1.224527  1.192547  1.249546  1.256086  1.241096  1.250000 
dram[9]:  1.302852  1.281008  1.177419  1.170412  1.181584  1.202966  1.189787  1.171700  1.189954  1.194166  1.203704  1.208446  1.241224  1.231390  1.253983  1.278626 
dram[10]:  1.271010  1.235840  1.151515  1.180313  1.190778  1.208175  1.193778  1.216000  1.178985  1.180979  1.165950  1.182796  1.266038  1.242964  1.280822  1.233239 
dram[11]:  1.229539  1.223827  1.147585  1.184518  1.192967  1.173060  1.204745  1.201627  1.180357  1.201275  1.184987  1.209821  1.256654  1.235078  1.247830  1.237833 
average row locality = 253353/208434 = 1.215507
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1295      1319      1274      1303      1307      1313      1344      1317      1251      1335      1280      1337      1322      1356      1241      1293 
dram[1]:      1298      1307      1249      1284      1308      1336      1320      1346      1312      1317      1291      1341      1275      1346      1291      1303 
dram[2]:      1323      1296      1266      1296      1316      1306      1295      1309      1340      1308      1347      1298      1348      1299      1268      1275 
dram[3]:      1294      1343      1238      1338      1274      1302      1320      1376      1332      1295      1339      1353      1335      1333      1275      1301 
dram[4]:      1291      1293      1258      1277      1260      1313      1343      1339      1307      1315      1341      1344      1324      1351      1246      1256 
dram[5]:      1295      1303      1294      1261      1327      1307      1323      1374      1288      1310      1329      1310      1347      1343      1265      1333 
dram[6]:      1337      1260      1321      1285      1313      1286      1304      1324      1303      1288      1336      1292      1321      1336      1327      1286 
dram[7]:      1294      1281      1321      1319      1325      1342      1366      1372      1326      1308      1313      1314      1355      1299      1335      1310 
dram[8]:      1314      1313      1344      1298      1363      1289      1392      1316      1351      1289      1358      1344      1354      1266      1342      1229 
dram[9]:      1325      1322      1314      1250      1373      1298      1398      1358      1303      1310      1364      1344      1358      1350      1319      1322 
dram[10]:      1346      1331      1330      1283      1317      1271      1343      1368      1324      1279      1355      1319      1319      1303      1290      1290 
dram[11]:      1307      1356      1283      1316      1323      1315      1371      1329      1322      1319      1325      1354      1299      1321      1278      1332 
total dram reads = 252403
bank skew: 1398/1229 = 1.14
chip skew: 21308/20858 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0        89        88        68        72 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0        92        88        64        72 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0        92        88        72        72 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0        77        84        72        64 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0        76        88        72        72 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0        80        88        65        68 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0        92        88        76        64 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        88        96        61        56 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0        92        96        67        64 
dram[9]:         0         0         0         0         0         0         0         0         0         0         4         4        84        92        76        72 
dram[10]:         0         0         0         0         0         0         0         0         0         0         4         4        89        88        70        64 
dram[11]:         0         0         0         0         0         0         0         0         0         0         4         4        92        96        64        64 
total dram writes = 3778
min_bank_accesses = 0!
chip skew: 332/297 = 1.12
average mf latency per bank:
dram[0]:        793       797       853       868       805       772       818       809       824       754       831       754      8297      8657      2209      1017
dram[1]:        939       882       907       891       788       774       818       840       792       826       800       770      8721      8053      1095      1027
dram[2]:        927       903       964       910       812       748       934       872       908       881       830       793     13176     14602      1256      1223
dram[3]:        901       866       923       822       800       774       881       807       877       842       765       722     10590     11414      1190      1117
dram[4]:        886       865       807       811       874       890       804       802       849       861       793       798     12416     12227      1162      1199
dram[5]:        849       840       807       860       823       795       832       799       882       824       770       814      9770     12182      1147      1096
dram[6]:        864       878       838       813       812       790       855       843       831       813       845       879      9182      9103      1009      1005
dram[7]:        822       819       835       852       825       778       829       825       815       819       866       805     10678     10100      1031      1098
dram[8]:        819       822       826       800       744       777       807       837       849       855      1939       809     10024     10966      1109      1104
dram[9]:        835       843       810       868       760       821       850       847       842       813       825       773     11381     10718      1060      1023
dram[10]:        840       807       832       825       835       845       835       845       837       845       749       776     11125     11550      1043      1024
dram[11]:        835       791       864       848       817       813       905       914       834       799       801       789     15783     12832      1174       973
maximum mf latency per bank:
dram[0]:        789       782       815       748       764       811       708       783       731       752       723       657      1030      1024      1041       759
dram[1]:        803       783       875       767       838       709       750       786       909       714       842       701      1063      1024       799       841
dram[2]:        722       818       802       697       778       760       780       799       776       712       654       757      1024      1074       909       930
dram[3]:        670       818       706       773       759       687       835       829       805       668       758       834      1127       943       832       848
dram[4]:        709       784       724       725       773       769       777       776       737       847       655       725       983      1099       694       638
dram[5]:        766       684       805       765       787       807       714       817       775       816       657       714       963      1002       783       713
dram[6]:        713       677       759       773       802       820       721       728       713       696       590       667       924      1186       737       783
dram[7]:        728       656       755       721       726       757       886       872       791       797       831       829       821       923       802       712
dram[8]:        746       752       731       702       696       836       862       730       822       772      1221       754      1047      1054       767       668
dram[9]:        825       863       840       812       882       893       802       706       813       817       792       841       705       916       862       825
dram[10]:        737       625       778       796       913       737       784       865       710       831       789       742       810       854       737       740
dram[11]:        913       890       811       894       838       793       868       911       909       882       762       794      1147      1078       986       866

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7607578 n_nop=7552262 n_act=17257 n_pre=17241 n_ref_event=0 n_req=20967 n_rd=20887 n_rd_L2_A=0 n_write=0 n_wr_bk=317 bw_util=0.01115
n_activity=1215218 dram_eff=0.06979
bk0: 1295a 7551902i bk1: 1319a 7552608i bk2: 1274a 7551058i bk3: 1303a 7549737i bk4: 1307a 7549190i bk5: 1313a 7547840i bk6: 1344a 7545564i bk7: 1317a 7546239i bk8: 1251a 7552902i bk9: 1335a 7549497i bk10: 1280a 7550553i bk11: 1337a 7548531i bk12: 1322a 7548980i bk13: 1356a 7547554i bk14: 1241a 7552864i bk15: 1293a 7550534i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.177040
Row_Buffer_Locality_read = 0.177670
Row_Buffer_Locality_write = 0.012500
Bank_Level_Parallism = 1.333134
Bank_Level_Parallism_Col = 1.109243
Bank_Level_Parallism_Ready = 1.003122
write_to_read_ratio_blp_rw_average = 0.008001
GrpLevelPara = 1.091275 

BW Util details:
bwutil = 0.011149 
total_CMD = 7607578 
util_bw = 84816 
Wasted_Col = 359717 
Wasted_Row = 292509 
Idle = 6870536 

BW Util Bottlenecks: 
RCDc_limit = 389072 
RCDWRc_limit = 991 
WTRc_limit = 707 
RTWc_limit = 1187 
CCDLc_limit = 4392 
rwq = 0 
CCDLc_limit_alone = 4332 
WTRc_limit_alone = 691 
RTWc_limit_alone = 1143 

Commands details: 
total_CMD = 7607578 
n_nop = 7552262 
Read = 20887 
Write = 0 
L2_Alloc = 0 
L2_WB = 317 
n_act = 17257 
n_pre = 17241 
n_ref = 0 
n_req = 20967 
total_req = 21204 

Dual Bus Interface Util: 
issued_total_row = 34498 
issued_total_col = 21204 
Row_Bus_Util =  0.004535 
CoL_Bus_Util = 0.002787 
Either_Row_CoL_Bus_Util = 0.007271 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.006978 
queue_avg = 0.028676 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0286764
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7607578 n_nop=7552115 n_act=17316 n_pre=17300 n_ref_event=0 n_req=21003 n_rd=20924 n_rd_L2_A=0 n_write=0 n_wr_bk=316 bw_util=0.01117
n_activity=1223577 dram_eff=0.06944
bk0: 1298a 7553209i bk1: 1307a 7552648i bk2: 1249a 7551812i bk3: 1284a 7550885i bk4: 1308a 7548492i bk5: 1336a 7547795i bk6: 1320a 7546884i bk7: 1346a 7546434i bk8: 1312a 7548187i bk9: 1317a 7549961i bk10: 1291a 7550618i bk11: 1341a 7547824i bk12: 1275a 7551543i bk13: 1346a 7549183i bk14: 1291a 7549682i bk15: 1303a 7549291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.175642
Row_Buffer_Locality_read = 0.176161
Row_Buffer_Locality_write = 0.037975
Bank_Level_Parallism = 1.321111
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.005777
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.011168 
total_CMD = 7607578 
util_bw = 84960 
Wasted_Col = 363245 
Wasted_Row = 296098 
Idle = 6863275 

BW Util Bottlenecks: 
RCDc_limit = 391182 
RCDWRc_limit = 917 
WTRc_limit = 949 
RTWc_limit = 1261 
CCDLc_limit = 4574 
rwq = 0 
CCDLc_limit_alone = 4506 
WTRc_limit_alone = 931 
RTWc_limit_alone = 1211 

Commands details: 
total_CMD = 7607578 
n_nop = 7552115 
Read = 20924 
Write = 0 
L2_Alloc = 0 
L2_WB = 316 
n_act = 17316 
n_pre = 17300 
n_ref = 0 
n_req = 21003 
total_req = 21240 

Dual Bus Interface Util: 
issued_total_row = 34616 
issued_total_col = 21240 
Row_Bus_Util =  0.004550 
CoL_Bus_Util = 0.002792 
Either_Row_CoL_Bus_Util = 0.007290 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.007086 
queue_avg = 0.029902 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0299023
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7607578 n_nop=7552236 n_act=17271 n_pre=17255 n_ref_event=0 n_req=20971 n_rd=20890 n_rd_L2_A=0 n_write=0 n_wr_bk=324 bw_util=0.01115
n_activity=1229610 dram_eff=0.06901
bk0: 1323a 7552886i bk1: 1296a 7551427i bk2: 1266a 7549720i bk3: 1296a 7549787i bk4: 1316a 7548369i bk5: 1306a 7549483i bk6: 1295a 7549899i bk7: 1309a 7547993i bk8: 1340a 7548973i bk9: 1308a 7550159i bk10: 1347a 7546199i bk11: 1298a 7550566i bk12: 1348a 7550636i bk13: 1299a 7552823i bk14: 1268a 7551422i bk15: 1275a 7551398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.176529
Row_Buffer_Locality_read = 0.177070
Row_Buffer_Locality_write = 0.037037
Bank_Level_Parallism = 1.308770
Bank_Level_Parallism_Col = 1.103143
Bank_Level_Parallism_Ready = 1.006347
write_to_read_ratio_blp_rw_average = 0.008213
GrpLevelPara = 1.084240 

BW Util details:
bwutil = 0.011154 
total_CMD = 7607578 
util_bw = 84856 
Wasted_Col = 363452 
Wasted_Row = 297398 
Idle = 6861872 

BW Util Bottlenecks: 
RCDc_limit = 390578 
RCDWRc_limit = 957 
WTRc_limit = 625 
RTWc_limit = 1176 
CCDLc_limit = 4489 
rwq = 0 
CCDLc_limit_alone = 4391 
WTRc_limit_alone = 575 
RTWc_limit_alone = 1128 

Commands details: 
total_CMD = 7607578 
n_nop = 7552236 
Read = 20890 
Write = 0 
L2_Alloc = 0 
L2_WB = 324 
n_act = 17271 
n_pre = 17255 
n_ref = 0 
n_req = 20971 
total_req = 21214 

Dual Bus Interface Util: 
issued_total_row = 34526 
issued_total_col = 21214 
Row_Bus_Util =  0.004538 
CoL_Bus_Util = 0.002789 
Either_Row_CoL_Bus_Util = 0.007275 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.007192 
queue_avg = 0.027015 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0270153
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7607578 n_nop=7551956 n_act=17324 n_pre=17308 n_ref_event=0 n_req=21123 n_rd=21048 n_rd_L2_A=0 n_write=0 n_wr_bk=297 bw_util=0.01122
n_activity=1229727 dram_eff=0.06943
bk0: 1294a 7551361i bk1: 1343a 7551294i bk2: 1238a 7551655i bk3: 1338a 7548641i bk4: 1274a 7550777i bk5: 1302a 7549671i bk6: 1320a 7548609i bk7: 1376a 7546383i bk8: 1332a 7549815i bk9: 1295a 7550796i bk10: 1339a 7546694i bk11: 1353a 7548953i bk12: 1335a 7550897i bk13: 1333a 7549980i bk14: 1275a 7548522i bk15: 1301a 7549550i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.179946
Row_Buffer_Locality_read = 0.180302
Row_Buffer_Locality_write = 0.080000
Bank_Level_Parallism = 1.321779
Bank_Level_Parallism_Col = 1.106711
Bank_Level_Parallism_Ready = 1.005281
write_to_read_ratio_blp_rw_average = 0.007304
GrpLevelPara = 1.086724 

BW Util details:
bwutil = 0.011223 
total_CMD = 7607578 
util_bw = 85380 
Wasted_Col = 362920 
Wasted_Row = 296520 
Idle = 6862758 

BW Util Bottlenecks: 
RCDc_limit = 391413 
RCDWRc_limit = 833 
WTRc_limit = 776 
RTWc_limit = 1107 
CCDLc_limit = 4621 
rwq = 0 
CCDLc_limit_alone = 4506 
WTRc_limit_alone = 721 
RTWc_limit_alone = 1047 

Commands details: 
total_CMD = 7607578 
n_nop = 7551956 
Read = 21048 
Write = 0 
L2_Alloc = 0 
L2_WB = 297 
n_act = 17324 
n_pre = 17308 
n_ref = 0 
n_req = 21123 
total_req = 21345 

Dual Bus Interface Util: 
issued_total_row = 34632 
issued_total_col = 21345 
Row_Bus_Util =  0.004552 
CoL_Bus_Util = 0.002806 
Either_Row_CoL_Bus_Util = 0.007311 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.006382 
queue_avg = 0.030591 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0305909
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7607578 n_nop=7552466 n_act=17144 n_pre=17128 n_ref_event=0 n_req=20935 n_rd=20858 n_rd_L2_A=0 n_write=0 n_wr_bk=308 bw_util=0.01113
n_activity=1221311 dram_eff=0.06932
bk0: 1291a 7553894i bk1: 1293a 7553466i bk2: 1258a 7551593i bk3: 1277a 7551010i bk4: 1260a 7551622i bk5: 1313a 7549303i bk6: 1343a 7547285i bk7: 1339a 7548359i bk8: 1307a 7549427i bk9: 1315a 7548487i bk10: 1341a 7549574i bk11: 1344a 7549750i bk12: 1324a 7550044i bk13: 1351a 7548306i bk14: 1246a 7552180i bk15: 1256a 7552279i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.181180
Row_Buffer_Locality_read = 0.181705
Row_Buffer_Locality_write = 0.038961
Bank_Level_Parallism = 1.314077
Bank_Level_Parallism_Col = 1.104848
Bank_Level_Parallism_Ready = 1.004021
write_to_read_ratio_blp_rw_average = 0.007392
GrpLevelPara = 1.085663 

BW Util details:
bwutil = 0.011129 
total_CMD = 7607578 
util_bw = 84664 
Wasted_Col = 360002 
Wasted_Row = 294455 
Idle = 6868457 

BW Util Bottlenecks: 
RCDc_limit = 387557 
RCDWRc_limit = 909 
WTRc_limit = 801 
RTWc_limit = 1084 
CCDLc_limit = 4546 
rwq = 0 
CCDLc_limit_alone = 4466 
WTRc_limit_alone = 761 
RTWc_limit_alone = 1044 

Commands details: 
total_CMD = 7607578 
n_nop = 7552466 
Read = 20858 
Write = 0 
L2_Alloc = 0 
L2_WB = 308 
n_act = 17144 
n_pre = 17128 
n_ref = 0 
n_req = 20935 
total_req = 21166 

Dual Bus Interface Util: 
issued_total_row = 34272 
issued_total_col = 21166 
Row_Bus_Util =  0.004505 
CoL_Bus_Util = 0.002782 
Either_Row_CoL_Bus_Util = 0.007244 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.005915 
queue_avg = 0.028716 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.028716
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7607578 n_nop=7552151 n_act=17227 n_pre=17211 n_ref_event=0 n_req=21085 n_rd=21009 n_rd_L2_A=0 n_write=0 n_wr_bk=301 bw_util=0.0112
n_activity=1216828 dram_eff=0.07005
bk0: 1295a 7553239i bk1: 1303a 7552225i bk2: 1294a 7550782i bk3: 1261a 7550704i bk4: 1327a 7548205i bk5: 1307a 7551127i bk6: 1323a 7547808i bk7: 1374a 7547992i bk8: 1288a 7549481i bk9: 1310a 7549073i bk10: 1329a 7549458i bk11: 1310a 7549951i bk12: 1347a 7547186i bk13: 1343a 7548736i bk14: 1265a 7551788i bk15: 1333a 7548805i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.183069
Row_Buffer_Locality_read = 0.183493
Row_Buffer_Locality_write = 0.065789
Bank_Level_Parallism = 1.328396
Bank_Level_Parallism_Col = 1.107624
Bank_Level_Parallism_Ready = 1.003759
write_to_read_ratio_blp_rw_average = 0.007591
GrpLevelPara = 1.087741 

BW Util details:
bwutil = 0.011205 
total_CMD = 7607578 
util_bw = 85240 
Wasted_Col = 360257 
Wasted_Row = 293564 
Idle = 6868517 

BW Util Bottlenecks: 
RCDc_limit = 388845 
RCDWRc_limit = 881 
WTRc_limit = 682 
RTWc_limit = 1178 
CCDLc_limit = 4382 
rwq = 0 
CCDLc_limit_alone = 4293 
WTRc_limit_alone = 631 
RTWc_limit_alone = 1140 

Commands details: 
total_CMD = 7607578 
n_nop = 7552151 
Read = 21009 
Write = 0 
L2_Alloc = 0 
L2_WB = 301 
n_act = 17227 
n_pre = 17211 
n_ref = 0 
n_req = 21085 
total_req = 21310 

Dual Bus Interface Util: 
issued_total_row = 34438 
issued_total_col = 21310 
Row_Bus_Util =  0.004527 
CoL_Bus_Util = 0.002801 
Either_Row_CoL_Bus_Util = 0.007286 
Issued_on_Two_Bus_Simul_Util = 0.000042 
issued_two_Eff = 0.005791 
queue_avg = 0.031218 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0312176
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7607578 n_nop=7552392 n_act=17161 n_pre=17145 n_ref_event=0 n_req=20999 n_rd=20919 n_rd_L2_A=0 n_write=0 n_wr_bk=320 bw_util=0.01117
n_activity=1210069 dram_eff=0.07021
bk0: 1337a 7551362i bk1: 1260a 7554990i bk2: 1321a 7547399i bk3: 1285a 7549556i bk4: 1313a 7549149i bk5: 1286a 7551092i bk6: 1304a 7550524i bk7: 1324a 7548944i bk8: 1303a 7550703i bk9: 1288a 7550586i bk10: 1336a 7547958i bk11: 1292a 7550540i bk12: 1321a 7550005i bk13: 1336a 7549625i bk14: 1327a 7549951i bk15: 1286a 7552620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.182866
Row_Buffer_Locality_read = 0.183326
Row_Buffer_Locality_write = 0.062500
Bank_Level_Parallism = 1.322797
Bank_Level_Parallism_Col = 1.109934
Bank_Level_Parallism_Ready = 1.006062
write_to_read_ratio_blp_rw_average = 0.008078
GrpLevelPara = 1.090110 

BW Util details:
bwutil = 0.011167 
total_CMD = 7607578 
util_bw = 84956 
Wasted_Col = 358341 
Wasted_Row = 292010 
Idle = 6872271 

BW Util Bottlenecks: 
RCDc_limit = 387013 
RCDWRc_limit = 916 
WTRc_limit = 857 
RTWc_limit = 1310 
CCDLc_limit = 4493 
rwq = 0 
CCDLc_limit_alone = 4417 
WTRc_limit_alone = 817 
RTWc_limit_alone = 1274 

Commands details: 
total_CMD = 7607578 
n_nop = 7552392 
Read = 20919 
Write = 0 
L2_Alloc = 0 
L2_WB = 320 
n_act = 17161 
n_pre = 17145 
n_ref = 0 
n_req = 20999 
total_req = 21239 

Dual Bus Interface Util: 
issued_total_row = 34306 
issued_total_col = 21239 
Row_Bus_Util =  0.004509 
CoL_Bus_Util = 0.002792 
Either_Row_CoL_Bus_Util = 0.007254 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.006505 
queue_avg = 0.027080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0270796
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7607578 n_nop=7551541 n_act=17503 n_pre=17487 n_ref_event=0 n_req=21256 n_rd=21180 n_rd_L2_A=0 n_write=0 n_wr_bk=301 bw_util=0.01129
n_activity=1227827 dram_eff=0.06998
bk0: 1294a 7552502i bk1: 1281a 7553788i bk2: 1321a 7548648i bk3: 1319a 7548401i bk4: 1325a 7548905i bk5: 1342a 7547843i bk6: 1366a 7546106i bk7: 1372a 7543303i bk8: 1326a 7548507i bk9: 1308a 7548314i bk10: 1313a 7548770i bk11: 1314a 7549073i bk12: 1355a 7547800i bk13: 1299a 7549977i bk14: 1335a 7549841i bk15: 1310a 7550997i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.176656
Row_Buffer_Locality_read = 0.177148
Row_Buffer_Locality_write = 0.039474
Bank_Level_Parallism = 1.332246
Bank_Level_Parallism_Col = 1.111004
Bank_Level_Parallism_Ready = 1.005765
write_to_read_ratio_blp_rw_average = 0.007586
GrpLevelPara = 1.090124 

BW Util details:
bwutil = 0.011295 
total_CMD = 7607578 
util_bw = 85924 
Wasted_Col = 364548 
Wasted_Row = 296622 
Idle = 6860484 

BW Util Bottlenecks: 
RCDc_limit = 394421 
RCDWRc_limit = 902 
WTRc_limit = 798 
RTWc_limit = 1208 
CCDLc_limit = 4680 
rwq = 0 
CCDLc_limit_alone = 4570 
WTRc_limit_alone = 740 
RTWc_limit_alone = 1156 

Commands details: 
total_CMD = 7607578 
n_nop = 7551541 
Read = 21180 
Write = 0 
L2_Alloc = 0 
L2_WB = 301 
n_act = 17503 
n_pre = 17487 
n_ref = 0 
n_req = 21256 
total_req = 21481 

Dual Bus Interface Util: 
issued_total_row = 34990 
issued_total_col = 21481 
Row_Bus_Util =  0.004599 
CoL_Bus_Util = 0.002824 
Either_Row_CoL_Bus_Util = 0.007366 
Issued_on_Two_Bus_Simul_Util = 0.000057 
issued_two_Eff = 0.007745 
queue_avg = 0.030372 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.030372
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7607578 n_nop=7551330 n_act=17585 n_pre=17569 n_ref_event=0 n_req=21242 n_rd=21162 n_rd_L2_A=0 n_write=0 n_wr_bk=319 bw_util=0.01129
n_activity=1227097 dram_eff=0.07002
bk0: 1314a 7552849i bk1: 1313a 7551762i bk2: 1344a 7546215i bk3: 1298a 7547978i bk4: 1363a 7547286i bk5: 1289a 7549590i bk6: 1392a 7544250i bk7: 1316a 7547576i bk8: 1351a 7546905i bk9: 1289a 7549517i bk10: 1358a 7547791i bk11: 1344a 7546832i bk12: 1354a 7547805i bk13: 1266a 7551782i bk14: 1342a 7547987i bk15: 1229a 7553369i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.172253
Row_Buffer_Locality_read = 0.172621
Row_Buffer_Locality_write = 0.075000
Bank_Level_Parallism = 1.336823
Bank_Level_Parallism_Col = 1.111486
Bank_Level_Parallism_Ready = 1.005620
write_to_read_ratio_blp_rw_average = 0.007885
GrpLevelPara = 1.091378 

BW Util details:
bwutil = 0.011295 
total_CMD = 7607578 
util_bw = 85924 
Wasted_Col = 365693 
Wasted_Row = 295546 
Idle = 6860415 

BW Util Bottlenecks: 
RCDc_limit = 396269 
RCDWRc_limit = 925 
WTRc_limit = 809 
RTWc_limit = 1128 
CCDLc_limit = 4523 
rwq = 0 
CCDLc_limit_alone = 4433 
WTRc_limit_alone = 781 
RTWc_limit_alone = 1066 

Commands details: 
total_CMD = 7607578 
n_nop = 7551330 
Read = 21162 
Write = 0 
L2_Alloc = 0 
L2_WB = 319 
n_act = 17585 
n_pre = 17569 
n_ref = 0 
n_req = 21242 
total_req = 21481 

Dual Bus Interface Util: 
issued_total_row = 35154 
issued_total_col = 21481 
Row_Bus_Util =  0.004621 
CoL_Bus_Util = 0.002824 
Either_Row_CoL_Bus_Util = 0.007394 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.006880 
queue_avg = 0.030531 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0305311
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7607578 n_nop=7551223 n_act=17590 n_pre=17574 n_ref_event=0 n_req=21391 n_rd=21308 n_rd_L2_A=0 n_write=0 n_wr_bk=332 bw_util=0.01138
n_activity=1227110 dram_eff=0.07054
bk0: 1325a 7552599i bk1: 1322a 7552552i bk2: 1314a 7547840i bk3: 1250a 7550627i bk4: 1373a 7545612i bk5: 1298a 7549897i bk6: 1398a 7544839i bk7: 1358a 7546467i bk8: 1303a 7549063i bk9: 1310a 7549098i bk10: 1364a 7546560i bk11: 1344a 7547937i bk12: 1358a 7547117i bk13: 1350a 7547198i bk14: 1319a 7549243i bk15: 1322a 7549531i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.177785
Row_Buffer_Locality_read = 0.178196
Row_Buffer_Locality_write = 0.072289
Bank_Level_Parallism = 1.337457
Bank_Level_Parallism_Col = 1.111530
Bank_Level_Parallism_Ready = 1.004528
write_to_read_ratio_blp_rw_average = 0.008148
GrpLevelPara = 1.091428 

BW Util details:
bwutil = 0.011378 
total_CMD = 7607578 
util_bw = 86560 
Wasted_Col = 365953 
Wasted_Row = 297290 
Idle = 6857775 

BW Util Bottlenecks: 
RCDc_limit = 396278 
RCDWRc_limit = 946 
WTRc_limit = 736 
RTWc_limit = 1218 
CCDLc_limit = 4681 
rwq = 0 
CCDLc_limit_alone = 4601 
WTRc_limit_alone = 696 
RTWc_limit_alone = 1178 

Commands details: 
total_CMD = 7607578 
n_nop = 7551223 
Read = 21308 
Write = 0 
L2_Alloc = 0 
L2_WB = 332 
n_act = 17590 
n_pre = 17574 
n_ref = 0 
n_req = 21391 
total_req = 21640 

Dual Bus Interface Util: 
issued_total_row = 35164 
issued_total_col = 21640 
Row_Bus_Util =  0.004622 
CoL_Bus_Util = 0.002845 
Either_Row_CoL_Bus_Util = 0.007408 
Issued_on_Two_Bus_Simul_Util = 0.000059 
issued_two_Eff = 0.007967 
queue_avg = 0.032368 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0323677
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7607578 n_nop=7551641 n_act=17480 n_pre=17464 n_ref_event=0 n_req=21150 n_rd=21068 n_rd_L2_A=0 n_write=0 n_wr_bk=319 bw_util=0.01125
n_activity=1224747 dram_eff=0.06985
bk0: 1346a 7550925i bk1: 1331a 7551028i bk2: 1330a 7546168i bk3: 1283a 7549817i bk4: 1317a 7548290i bk5: 1271a 7551889i bk6: 1343a 7547907i bk7: 1368a 7547812i bk8: 1324a 7547950i bk9: 1279a 7550065i bk10: 1355a 7546225i bk11: 1319a 7548521i bk12: 1319a 7549593i bk13: 1303a 7549767i bk14: 1290a 7552869i bk15: 1290a 7550691i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.173617
Row_Buffer_Locality_read = 0.174008
Row_Buffer_Locality_write = 0.073171
Bank_Level_Parallism = 1.326005
Bank_Level_Parallism_Col = 1.112057
Bank_Level_Parallism_Ready = 1.003934
write_to_read_ratio_blp_rw_average = 0.008961
GrpLevelPara = 1.090836 

BW Util details:
bwutil = 0.011245 
total_CMD = 7607578 
util_bw = 85548 
Wasted_Col = 364526 
Wasted_Row = 295280 
Idle = 6862224 

BW Util Bottlenecks: 
RCDc_limit = 394149 
RCDWRc_limit = 944 
WTRc_limit = 673 
RTWc_limit = 1764 
CCDLc_limit = 4645 
rwq = 0 
CCDLc_limit_alone = 4498 
WTRc_limit_alone = 629 
RTWc_limit_alone = 1661 

Commands details: 
total_CMD = 7607578 
n_nop = 7551641 
Read = 21068 
Write = 0 
L2_Alloc = 0 
L2_WB = 319 
n_act = 17480 
n_pre = 17464 
n_ref = 0 
n_req = 21150 
total_req = 21387 

Dual Bus Interface Util: 
issued_total_row = 34944 
issued_total_col = 21387 
Row_Bus_Util =  0.004593 
CoL_Bus_Util = 0.002811 
Either_Row_CoL_Bus_Util = 0.007353 
Issued_on_Two_Bus_Simul_Util = 0.000052 
issued_two_Eff = 0.007044 
queue_avg = 0.028041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0280411
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7607578 n_nop=7551259 n_act=17600 n_pre=17584 n_ref_event=0 n_req=21231 n_rd=21150 n_rd_L2_A=0 n_write=0 n_wr_bk=324 bw_util=0.01129
n_activity=1231948 dram_eff=0.06972
bk0: 1307a 7549744i bk1: 1356a 7548144i bk2: 1283a 7547624i bk3: 1316a 7547877i bk4: 1323a 7548328i bk5: 1315a 7547718i bk6: 1371a 7545915i bk7: 1329a 7547896i bk8: 1322a 7547445i bk9: 1319a 7548811i bk10: 1325a 7548034i bk11: 1354a 7548171i bk12: 1299a 7551031i bk13: 1321a 7549126i bk14: 1278a 7551060i bk15: 1332a 7548615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.171118
Row_Buffer_Locality_read = 0.171631
Row_Buffer_Locality_write = 0.037037
Bank_Level_Parallism = 1.336844
Bank_Level_Parallism_Col = 1.110968
Bank_Level_Parallism_Ready = 1.005247
write_to_read_ratio_blp_rw_average = 0.007920
GrpLevelPara = 1.091025 

BW Util details:
bwutil = 0.011291 
total_CMD = 7607578 
util_bw = 85896 
Wasted_Col = 366398 
Wasted_Row = 297843 
Idle = 6857441 

BW Util Bottlenecks: 
RCDc_limit = 396629 
RCDWRc_limit = 964 
WTRc_limit = 834 
RTWc_limit = 1191 
CCDLc_limit = 4576 
rwq = 0 
CCDLc_limit_alone = 4487 
WTRc_limit_alone = 792 
RTWc_limit_alone = 1144 

Commands details: 
total_CMD = 7607578 
n_nop = 7551259 
Read = 21150 
Write = 0 
L2_Alloc = 0 
L2_WB = 324 
n_act = 17600 
n_pre = 17584 
n_ref = 0 
n_req = 21231 
total_req = 21474 

Dual Bus Interface Util: 
issued_total_row = 35184 
issued_total_col = 21474 
Row_Bus_Util =  0.004625 
CoL_Bus_Util = 0.002823 
Either_Row_CoL_Bus_Util = 0.007403 
Issued_on_Two_Bus_Simul_Util = 0.000045 
issued_two_Eff = 0.006019 
queue_avg = 0.032372 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0323722

========= L2 cache stats =========
L2_cache_bank[0]: Access = 76396, Miss = 10447, Miss_rate = 0.137, Pending_hits = 17, Reservation_fails = 98
L2_cache_bank[1]: Access = 76240, Miss = 10705, Miss_rate = 0.140, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 75663, Miss = 10472, Miss_rate = 0.138, Pending_hits = 3, Reservation_fails = 48
L2_cache_bank[3]: Access = 75111, Miss = 10712, Miss_rate = 0.143, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[4]: Access = 101040, Miss = 10639, Miss_rate = 0.105, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 111281, Miss = 10523, Miss_rate = 0.095, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 91034, Miss = 10536, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 96228, Miss = 10765, Miss_rate = 0.112, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 101395, Miss = 10494, Miss_rate = 0.103, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[9]: Access = 99380, Miss = 10624, Miss_rate = 0.107, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 87179, Miss = 10601, Miss_rate = 0.122, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 100673, Miss = 10677, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 83816, Miss = 10706, Miss_rate = 0.128, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 82998, Miss = 10485, Miss_rate = 0.126, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 95138, Miss = 10756, Miss_rate = 0.113, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 88663, Miss = 10669, Miss_rate = 0.120, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 93767, Miss = 10952, Miss_rate = 0.117, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[17]: Access = 91791, Miss = 10476, Miss_rate = 0.114, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 99089, Miss = 10890, Miss_rate = 0.110, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 94650, Miss = 10690, Miss_rate = 0.113, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[20]: Access = 96397, Miss = 10758, Miss_rate = 0.112, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 97500, Miss = 10572, Miss_rate = 0.108, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 113479, Miss = 10644, Miss_rate = 0.094, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 100993, Miss = 10778, Miss_rate = 0.107, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 2229901
L2_total_cache_misses = 255571
L2_total_cache_miss_rate = 0.1146
L2_total_cache_pending_hits = 56
L2_total_cache_reservation_fails = 146
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1266941
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 70398
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 146
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 182005
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 56
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 707333
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 797
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2371
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1519400
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 710501
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 146
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=2229901
icnt_total_pkts_simt_to_mem=2229901
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2229901
Req_Network_cycles = 2966545
Req_Network_injected_packets_per_cycle =       0.7517 
Req_Network_conflicts_per_cycle =       0.1165
Req_Network_conflicts_per_cycle_util =       0.4248
Req_Bank_Level_Parallism =       2.7409
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.1529
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0313

Reply_Network_injected_packets_num = 2229901
Reply_Network_cycles = 2966545
Reply_Network_injected_packets_per_cycle =        0.7517
Reply_Network_conflicts_per_cycle =        0.7622
Reply_Network_conflicts_per_cycle_util =       2.7548
Reply_Bank_Level_Parallism =       2.7168
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2395
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0251
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 23 min, 35 sec (5015 sec)
gpgpu_simulation_rate = 5950 (inst/sec)
gpgpu_simulation_rate = 591 (cycle/sec)
gpgpu_silicon_slowdown = 2309644x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe24462bbc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462bb0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462ba8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462ba0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b98..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffe24462cb0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b78..

GPGPU-Sim PTX: cudaLaunch for 0x0x560a4757eb67 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_ 
GPGPU-Sim PTX: pushing kernel '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_' to stream 0, gridDim= (13,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 28 bind to kernel 17 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 29 bind to kernel 17 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_'
Destroy streams for kernel 17: size 0
kernel_name = _Z11dfindeleminiPiS_S_Pj14ComponentSpaceS0_S0_S0_ 
kernel_launch_uid = 17 
gpu_sim_cycle = 3029368
gpu_sim_insn = 24058116
gpu_ipc =       7.9416
gpu_tot_sim_cycle = 5995913
gpu_tot_sim_insn = 53897722
gpu_tot_ipc =       8.9891
gpu_tot_issued_cta = 212
gpu_occupancy = 16.9799% 
gpu_tot_occupancy = 16.6973% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.9582
partiton_level_parallism_total  =       0.8560
partiton_level_parallism_util =       2.4177
partiton_level_parallism_util_total  =       2.5482
L2_BW  =      41.8550 GB/Sec
L2_BW_total  =      37.3915 GB/Sec
gpu_total_sim_rate=5282

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 559498, Miss = 114073, Miss_rate = 0.204, Pending_hits = 186, Reservation_fails = 38681
	L1D_cache_core[1]: Access = 337591, Miss = 54660, Miss_rate = 0.162, Pending_hits = 113, Reservation_fails = 20310
	L1D_cache_core[2]: Access = 233261, Miss = 55188, Miss_rate = 0.237, Pending_hits = 114, Reservation_fails = 29510
	L1D_cache_core[3]: Access = 185783, Miss = 49597, Miss_rate = 0.267, Pending_hits = 101, Reservation_fails = 28197
	L1D_cache_core[4]: Access = 242656, Miss = 51371, Miss_rate = 0.212, Pending_hits = 39, Reservation_fails = 25092
	L1D_cache_core[5]: Access = 201963, Miss = 57251, Miss_rate = 0.283, Pending_hits = 49, Reservation_fails = 36666
	L1D_cache_core[6]: Access = 190655, Miss = 37364, Miss_rate = 0.196, Pending_hits = 39, Reservation_fails = 17494
	L1D_cache_core[7]: Access = 247610, Miss = 54570, Miss_rate = 0.220, Pending_hits = 55, Reservation_fails = 28342
	L1D_cache_core[8]: Access = 284170, Miss = 78784, Miss_rate = 0.277, Pending_hits = 43, Reservation_fails = 50434
	L1D_cache_core[9]: Access = 201333, Miss = 46893, Miss_rate = 0.233, Pending_hits = 66, Reservation_fails = 29875
	L1D_cache_core[10]: Access = 200358, Miss = 42059, Miss_rate = 0.210, Pending_hits = 64, Reservation_fails = 22445
	L1D_cache_core[11]: Access = 232810, Miss = 56428, Miss_rate = 0.242, Pending_hits = 83, Reservation_fails = 37858
	L1D_cache_core[12]: Access = 57128, Miss = 5341, Miss_rate = 0.093, Pending_hits = 78, Reservation_fails = 734
	L1D_cache_core[13]: Access = 1773, Miss = 1428, Miss_rate = 0.805, Pending_hits = 113, Reservation_fails = 945
	L1D_cache_core[14]: Access = 1570, Miss = 1325, Miss_rate = 0.844, Pending_hits = 87, Reservation_fails = 937
	L1D_cache_core[15]: Access = 1722, Miss = 1365, Miss_rate = 0.793, Pending_hits = 105, Reservation_fails = 767
	L1D_cache_core[16]: Access = 1642, Miss = 1294, Miss_rate = 0.788, Pending_hits = 106, Reservation_fails = 648
	L1D_cache_core[17]: Access = 89599, Miss = 12784, Miss_rate = 0.143, Pending_hits = 119, Reservation_fails = 1284
	L1D_cache_core[18]: Access = 81441, Miss = 11795, Miss_rate = 0.145, Pending_hits = 131, Reservation_fails = 1095
	L1D_cache_core[19]: Access = 399368, Miss = 65342, Miss_rate = 0.164, Pending_hits = 234, Reservation_fails = 7021
	L1D_cache_core[20]: Access = 356248, Miss = 52947, Miss_rate = 0.149, Pending_hits = 255, Reservation_fails = 4198
	L1D_cache_core[21]: Access = 325723, Miss = 58177, Miss_rate = 0.179, Pending_hits = 212, Reservation_fails = 6077
	L1D_cache_core[22]: Access = 259294, Miss = 52788, Miss_rate = 0.204, Pending_hits = 227, Reservation_fails = 6690
	L1D_cache_core[23]: Access = 321099, Miss = 54870, Miss_rate = 0.171, Pending_hits = 198, Reservation_fails = 5044
	L1D_cache_core[24]: Access = 294078, Miss = 60913, Miss_rate = 0.207, Pending_hits = 223, Reservation_fails = 10494
	L1D_cache_core[25]: Access = 291697, Miss = 45269, Miss_rate = 0.155, Pending_hits = 249, Reservation_fails = 3890
	L1D_cache_core[26]: Access = 334258, Miss = 59316, Miss_rate = 0.177, Pending_hits = 215, Reservation_fails = 7683
	L1D_cache_core[27]: Access = 374534, Miss = 77996, Miss_rate = 0.208, Pending_hits = 218, Reservation_fails = 12631
	L1D_cache_core[28]: Access = 285670, Miss = 51295, Miss_rate = 0.180, Pending_hits = 212, Reservation_fails = 8477
	L1D_cache_core[29]: Access = 230368, Miss = 40957, Miss_rate = 0.178, Pending_hits = 245, Reservation_fails = 4728
	L1D_total_cache_accesses = 6824900
	L1D_total_cache_misses = 1353440
	L1D_total_cache_miss_rate = 0.1983
	L1D_total_cache_pending_hits = 4179
	L1D_total_cache_reservation_fails = 448247
	L1D_cache_data_port_util = 0.117
	L1D_cache_fill_port_util = 0.029
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4038307
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4172
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 977366
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 397332
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 358968
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4191
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1428974
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5443
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 50915
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 11663
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5378813
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1446087

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 397332
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 50915
ctas_completed 212, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
69824, 45425, 64232, 108843, 65732, 98526, 92348, 68176, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 
gpgpu_n_tot_thrd_icount = 251149632
gpgpu_n_tot_w_icount = 7848426
gpgpu_n_stall_shd_mem = 4248904
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3686609
gpgpu_n_mem_write_global = 1446087
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 9160234
gpgpu_n_store_insn = 1697826
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 498176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2062971
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2185933
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:42153	W0_Idle:73596146	W0_Scoreboard:105646631	W1:2219530	W2:1374665	W3:617096	W4:501581	W5:365222	W6:330022	W7:208472	W8:177803	W9:153531	W10:135938	W11:91132	W12:101569	W13:102467	W14:86964	W15:90088	W16:77685	W17:65078	W18:61186	W19:55579	W20:59253	W21:47009	W22:44196	W23:35533	W24:45230	W25:39158	W26:48017	W27:43938	W28:40882	W29:62526	W30:73714	W31:94580	W32:398782
single_issue_nums: WS0:2109516	WS1:1970755	WS2:1873434	WS3:1894721	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10690520 {8:1336315,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 57843480 {40:1446087,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 94011760 {40:2350294,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 53452600 {40:1336315,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11568696 {8:1446087,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 94011760 {40:2350294,}
maxmflatency = 2886 
max_icnt2mem_latency = 2688 
maxmrqlatency = 493 
max_icnt2sh_latency = 231 
averagemflatency = 340 
avg_icnt2mem_latency = 124 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 8 
mrq_lat_table:426936 	1482 	2810 	7763 	10419 	1639 	1798 	2318 	661 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2956899 	1406722 	661171 	106730 	1174 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1115147 	203603 	131429 	96461 	2130430 	275697 	321661 	466440 	359417 	31715 	696 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3193735 	710891 	511308 	382040 	239267 	88736 	6719 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4322 	1298 	293 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        28        28        12        12        11         8         4         5        20        20        11        11        32        32        20        20 
dram[1]:        29        28        12        12         7         8         8         8        20        21        10        17        33        32        20        20 
dram[2]:        27        24        12        12         8         8        14        10        19        16        17        18        36        36        20        20 
dram[3]:        24        25        12        12         8         8         9         8        16        16        20        20        33        32        20        20 
dram[4]:        26        35        12        14        15         6         8         8        16        16        20        18        32        32        20        20 
dram[5]:        36        34        16        14         7         7         8         8        17        19        15        12        32        32        17        17 
dram[6]:        32        32        10         9         9         9         8        13        19        16        12        12        32        32        16        16 
dram[7]:        32        32        12        10         8         8        11         8        17        15        12        13        32        32        19        16 
dram[8]:        32        32         8        10         8         8         8        10        16        20        16        14        32        32        17        16 
dram[9]:        30        28        15        12         8         8        10        10        16        16        12        12        32        32        20        20 
dram[10]:        28        25        12        13         8         9         8         8        19        16        12        12        29        28        18        16 
dram[11]:        24        24        16        16         8         8         7         6        16        18        12        12        24        28        16        16 
maximum service time to same row:
dram[0]:    175553    179564    328175    328131    259440    256743    107092    105400    536330    536278    111914    117460    193997    191337    243917    251873 
dram[1]:    176942    167175    115902    116334    254033    251335    164204    161716    536248    537533    123105    123362    188684    168833    261684    271593 
dram[2]:    181812    181917    202694    206933    248681    248015    150614    152314    540084    195041    129860    137534    203105    205213    284386    295571 
dram[3]:    163154    157094    210695    214149    248012    309381    146922    271687    268830    272637    141530    144141    272996    270607    306199    314621 
dram[4]:    159672    173247    218652    219453    309381    391491    274275    276857    282594    279983    146731    155144    145723    156250    323690    334225 
dram[5]:    176125    185820    217182    113841    121155    123799    273655    276216    279245    279137    151326    158207    165401     88567    341142    349185 
dram[6]:    479339    484523    123371    125689    126463    129113     93362    103541    277995    217322    262129    251190     85511     82442    356179    362840 
dram[7]:    489694    494872    130018    181603    131738    134377    104251    106554    551658    546281    240279    229458    357936    112584    367481    391492 
dram[8]:    500039    505215    181006    267142    136373    136373    104010    101738    542209    539458    220071     72133    112619    112657    555750    182684 
dram[9]:     67397     72555    348308    337574    182727    182690    122411    119789    536732    534669     85385     93652    176648    207421    182724    183778 
dram[10]:     74241     73363    328435    328367    182652    182632    117148    128108    534551    536447     96828     99742    202074    203872    198402    208996 
dram[11]:     78013    120750    328280    328221    182631    182632     89184     90216    536429    536383    102822    106365    199258    196628    219093    232369 
average row accesses per activate:
dram[0]:  1.192581  1.204071  1.162618  1.156280  1.144572  1.140326  1.120594  1.121355  1.159601  1.176701  1.166088  1.162410  1.194136  1.180158  1.203282  1.199072 
dram[1]:  1.209255  1.203165  1.163490  1.166419  1.136581  1.136000  1.137488  1.156609  1.153697  1.174213  1.158566  1.145437  1.183538  1.206285  1.194759  1.207254 
dram[2]:  1.223251  1.184662  1.143487  1.156509  1.127007  1.141007  1.154336  1.147612  1.175379  1.167812  1.131899  1.162574  1.233230  1.217708  1.201360  1.194200 
dram[3]:  1.194812  1.232318  1.154077  1.159789  1.154604  1.155642  1.168787  1.146136  1.198094  1.169307  1.147059  1.181198  1.219650  1.203252  1.176232  1.175465 
dram[4]:  1.226060  1.209362  1.155027  1.167822  1.156327  1.160506  1.151675  1.158021  1.154258  1.151647  1.182442  1.187284  1.206333  1.204947  1.181818  1.173579 
dram[5]:  1.235914  1.210149  1.174257  1.149188  1.164477  1.176820  1.147864  1.172100  1.150171  1.147059  1.167478  1.179067  1.191863  1.192212  1.193431  1.185222 
dram[6]:  1.219388  1.208768  1.137012  1.150049  1.172566  1.166088  1.160391  1.152143  1.167403  1.155838  1.159036  1.181272  1.202654  1.196285  1.196954  1.210966 
dram[7]:  1.195508  1.187500  1.154255  1.136213  1.161900  1.154916  1.144805  1.122872  1.164883  1.150460  1.170684  1.156825  1.190737  1.196219  1.206527  1.187563 
dram[8]:  1.213115  1.203657  1.141777  1.119642  1.162768  1.151781  1.133487  1.121070  1.160654  1.159314  1.180664  1.160826  1.193017  1.197088  1.169383  1.175091 
dram[9]:  1.228778  1.213776  1.144572  1.135784  1.156382  1.169132  1.148321  1.151443  1.150267  1.159746  1.159904  1.162488  1.190358  1.177745  1.189203  1.213622 
dram[10]:  1.201899  1.175111  1.131889  1.139185  1.155373  1.170829  1.161772  1.177724  1.141631  1.147733  1.143127  1.147935  1.208397  1.191176  1.208614  1.186701 
dram[11]:  1.174129  1.164179  1.128462  1.149542  1.160992  1.154589  1.172697  1.163911  1.139126  1.150434  1.142994  1.163069  1.198157  1.180140  1.201458  1.195652 
average row locality = 455826/389344 = 1.170754
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2347      2366      2345      2375      2383      2381      2416      2384      2325      2404      2352      2412      2328      2359      2246      2297 
dram[1]:      2351      2357      2320      2355      2380      2414      2391      2415      2387      2386      2360      2410      2280      2347      2299      2302 
dram[2]:      2378      2348      2335      2372      2387      2379      2356      2379      2406      2380      2420      2367      2356      2304      2269      2278 
dram[3]:      2349      2387      2307      2417      2345      2376      2389      2447      2389      2362      2418      2425      2339      2337      2288      2312 
dram[4]:      2343      2351      2332      2359      2330      2386      2407      2411      2372      2377      2411      2409      2332      2354      2247      2264 
dram[5]:      2347      2361      2372      2334      2393      2376      2391      2445      2359      2379      2398      2377      2342      2354      2262      2348 
dram[6]:      2390      2316      2390      2353      2385      2352      2373      2393      2378      2366      2405      2359      2323      2352      2329      2293 
dram[7]:      2342      2337      2387      2394      2397      2408      2435      2440      2395      2378      2380      2390      2359      2306      2340      2326 
dram[8]:      2368      2370      2416      2377      2436      2360      2454      2389      2413      2365      2418      2418      2358      2269      2341      2230 
dram[9]:      2374      2379      2383      2317      2455      2371      2462      2433      2373      2374      2429      2410      2364      2358      2328      2324 
dram[10]:      2405      2389      2403      2349      2387      2344      2413      2432      2394      2354      2419      2389      2325      2316      2300      2295 
dram[11]:      2360      2418      2363      2383      2387      2390      2431      2393      2399      2386      2389      2423      2305      2329      2283      2340 
total dram reads = 454378
bank skew: 2462/2230 = 1.10
chip skew: 38134/37685 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0       128       124       108       112 
dram[1]:         1         0         0         0         0         0         0         0         0         0         0         0       132       130       104       112 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0       130       130       112       112 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0       118       121       112       104 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0       115       126       112       112 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0       117       130       102       104 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0       129       124       116       104 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0       125       135        98        92 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0       130       131       106       100 
dram[9]:         0         0         0         0         0         0         0         0         0         0         4         4       122       135       116       112 
dram[10]:         0         0         0         0         0         0         0         0         0         0         4         4       129       128       107       100 
dram[11]:         0         0         0         0         0         0         0         0         0         0         4         6       136       141       100       100 
total dram writes = 5650
min_bank_accesses = 0!
chip skew: 493/450 = 1.10
average mf latency per bank:
dram[0]:       1113      1121      1234      1264      1138      1054      1195      1089      1136      1030      1192      1040    142886     13426      1945      1281
dram[1]:       1271      1290      1301      1260      1098      1082      1198      1180      1101      1157      1127      1066     12341     12778      1352      1301
dram[2]:       1311      1275      1364      1275      1084      1008      1297      1208      1274      1218      1114      1037     21424     22326      1454      1424
dram[3]:       1298      1251      1294      1158      1126      1064      1286      1155      1262      1177      1027       981     16532     17494      1396      1299
dram[4]:       1289      1223      1125      1092      1235      1234      1136      1084      1196      1193      1106      1084     18767     19109      1355      1368
dram[5]:       1235      1210      1142      1226      1172      1101      1206      1139      1264      1147      1088      1135     14304     17714      1347      1310
dram[6]:       1255      1230      1204      1122      1144      1122      1228      1181      1165      1134      1254      1248     13097     13008      1219      1218
dram[7]:       1155      1149      1206      1237      1191      1082      1229      1178      1157      1137      1255      1143     15097     14492      1314      1356
dram[8]:       1149      1187      1195      1099      1045      1058      1179      1181      1219      1183      1788      1139     14639     15219      1408      1385
dram[9]:       1234      1235      1164      1232      1081      1147      1280      1228      1198      1138      1191      1088     16484     15355      1332      1272
dram[10]:       1240      1142      1208      1169      1206      1169      1166      1216      1208      1154      1045      1096     15064     15980      1294      1280
dram[11]:       1193      1132      1253      1199      1161      1149      1367      1340      1201      1102      1144      1107     19469     18004      1347      1208
maximum mf latency per bank:
dram[0]:       1767      2264      2476      2603      2340      2523      2461      2519      1979      2057      2653      2297      2886      2656      2292      2125
dram[1]:       2259      1908      2471      2601      1918      1916      2652      2329      1748      2425      2654      2662      2656      2593      2274      2595
dram[2]:       1917      2318      2478      2419      2018      1921      2635      1952      2457      2202      1905      1960      2639      2653      2370      2284
dram[3]:       1759      2308      2475      2306      2017      2523      2635      1902      2634      2199      2521      1737      2111      2596      2349      1744
dram[4]:       2256      2312      2603      2261      2344      2006      2633      1867      1883      2425      2522      2426      2455      2594      2285      2596
dram[5]:       2154      2148      2600      2424      2650      2026      2637      2291      2521      2300      2068      2298      2443      1997      2601      2119
dram[6]:       2150      1824      2601      2302      1985      2647      2647      2518      2428      2307      2651      2193      2475      2115      2298      2594
dram[7]:       1894      1751      2477      1797      2339      2522      2637      2760      1984      2307      2521      2298      2270      2128      2140      2596
dram[8]:       2261      2321      2294      1925      2334      2519      2633      2759      2426      2298      2521      2297      2143      2466      2285      2289
dram[9]:       1744      2301      2472      2300      1786      2522      2335      2517      2071      2303      2525      2301      2238      2599      2092      2603
dram[10]:       1813      2305      2473      2420      2465      2524      2635      2761      1977      2301      2071      2425      2142      2240      2286      2114
dram[11]:       2448      1774      2498      1772      2355      2519      2656      2762      2105      2316      2069      2182      2713      2677      2294      2285

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15376296 n_nop=15273709 n_act=32430 n_pre=32414 n_ref_event=0 n_req=37841 n_rd=37720 n_rd_L2_A=0 n_write=0 n_wr_bk=472 bw_util=0.009935
n_activity=2403106 dram_eff=0.06357
bk0: 2347a 15273171i bk1: 2366a 15273866i bk2: 2345a 15271616i bk3: 2375a 15269649i bk4: 2383a 15268778i bk5: 2381a 15267979i bk6: 2416a 15264376i bk7: 2384a 15265655i bk8: 2325a 15272297i bk9: 2404a 15270211i bk10: 2352a 15271127i bk11: 2412a 15268701i bk12: 2328a 15271820i bk13: 2359a 15269794i bk14: 2246a 15276658i bk15: 2297a 15274489i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.143046
Row_Buffer_Locality_read = 0.143478
Row_Buffer_Locality_write = 0.008264
Bank_Level_Parallism = 1.253945
Bank_Level_Parallism_Col = 1.087017
Bank_Level_Parallism_Ready = 1.001868
write_to_read_ratio_blp_rw_average = 0.006414
GrpLevelPara = 1.073134 

BW Util details:
bwutil = 0.009935 
total_CMD = 15376296 
util_bw = 152768 
Wasted_Col = 694130 
Wasted_Row = 582536 
Idle = 13946862 

BW Util Bottlenecks: 
RCDc_limit = 741418 
RCDWRc_limit = 1477 
WTRc_limit = 1082 
RTWc_limit = 1868 
CCDLc_limit = 6551 
rwq = 0 
CCDLc_limit_alone = 6439 
WTRc_limit_alone = 1043 
RTWc_limit_alone = 1795 

Commands details: 
total_CMD = 15376296 
n_nop = 15273709 
Read = 37720 
Write = 0 
L2_Alloc = 0 
L2_WB = 472 
n_act = 32430 
n_pre = 32414 
n_ref = 0 
n_req = 37841 
total_req = 38192 

Dual Bus Interface Util: 
issued_total_row = 64844 
issued_total_col = 38192 
Row_Bus_Util =  0.004217 
CoL_Bus_Util = 0.002484 
Either_Row_CoL_Bus_Util = 0.006672 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.004377 
queue_avg = 0.015657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0156572
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15376296 n_nop=15273809 n_act=32375 n_pre=32359 n_ref_event=0 n_req=37877 n_rd=37754 n_rd_L2_A=0 n_write=0 n_wr_bk=479 bw_util=0.009946
n_activity=2402538 dram_eff=0.06365
bk0: 2351a 15275004i bk1: 2357a 15274604i bk2: 2320a 15272159i bk3: 2355a 15271727i bk4: 2380a 15267718i bk5: 2414a 15266838i bk6: 2391a 15266706i bk7: 2415a 15267111i bk8: 2387a 15268290i bk9: 2386a 15270507i bk10: 2360a 15270412i bk11: 2410a 15267484i bk12: 2280a 15274105i bk13: 2347a 15272717i bk14: 2299a 15273272i bk15: 2302a 15274584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.145312
Row_Buffer_Locality_read = 0.145706
Row_Buffer_Locality_write = 0.024390
Bank_Level_Parallism = 1.251191
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.003449
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.009946 
total_CMD = 15376296 
util_bw = 152932 
Wasted_Col = 693724 
Wasted_Row = 583450 
Idle = 13946190 

BW Util Bottlenecks: 
RCDc_limit = 740292 
RCDWRc_limit = 1432 
WTRc_limit = 1464 
RTWc_limit = 2070 
CCDLc_limit = 6839 
rwq = 0 
CCDLc_limit_alone = 6713 
WTRc_limit_alone = 1418 
RTWc_limit_alone = 1990 

Commands details: 
total_CMD = 15376296 
n_nop = 15273809 
Read = 37754 
Write = 0 
L2_Alloc = 0 
L2_WB = 479 
n_act = 32375 
n_pre = 32359 
n_ref = 0 
n_req = 37877 
total_req = 38233 

Dual Bus Interface Util: 
issued_total_row = 64734 
issued_total_col = 38233 
Row_Bus_Util =  0.004210 
CoL_Bus_Util = 0.002486 
Either_Row_CoL_Bus_Util = 0.006665 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.004684 
queue_avg = 0.016489 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0164886
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15376296 n_nop=15273996 n_act=32298 n_pre=32282 n_ref_event=0 n_req=37838 n_rd=37714 n_rd_L2_A=0 n_write=0 n_wr_bk=484 bw_util=0.009937
n_activity=2409876 dram_eff=0.0634
bk0: 2378a 15274988i bk1: 2348a 15273424i bk2: 2335a 15270081i bk3: 2372a 15270650i bk4: 2387a 15266887i bk5: 2379a 15269040i bk6: 2356a 15270466i bk7: 2379a 15268296i bk8: 2406a 15269214i bk9: 2380a 15270561i bk10: 2420a 15265748i bk11: 2367a 15271416i bk12: 2356a 15274333i bk13: 2304a 15276389i bk14: 2269a 15275455i bk15: 2278a 15275012i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.146467
Row_Buffer_Locality_read = 0.146816
Row_Buffer_Locality_write = 0.040323
Bank_Level_Parallism = 1.243834
Bank_Level_Parallism_Col = 1.085668
Bank_Level_Parallism_Ready = 1.003663
write_to_read_ratio_blp_rw_average = 0.006410
GrpLevelPara = 1.070750 

BW Util details:
bwutil = 0.009937 
total_CMD = 15376296 
util_bw = 152792 
Wasted_Col = 693673 
Wasted_Row = 585080 
Idle = 13944751 

BW Util Bottlenecks: 
RCDc_limit = 739263 
RCDWRc_limit = 1465 
WTRc_limit = 1168 
RTWc_limit = 1858 
CCDLc_limit = 6801 
rwq = 0 
CCDLc_limit_alone = 6642 
WTRc_limit_alone = 1076 
RTWc_limit_alone = 1791 

Commands details: 
total_CMD = 15376296 
n_nop = 15273996 
Read = 37714 
Write = 0 
L2_Alloc = 0 
L2_WB = 484 
n_act = 32298 
n_pre = 32282 
n_ref = 0 
n_req = 37838 
total_req = 38198 

Dual Bus Interface Util: 
issued_total_row = 64580 
issued_total_col = 38198 
Row_Bus_Util =  0.004200 
CoL_Bus_Util = 0.002484 
Either_Row_CoL_Bus_Util = 0.006653 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.004673 
queue_avg = 0.015124 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0151239
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15376296 n_nop=15273807 n_act=32299 n_pre=32283 n_ref_event=0 n_req=38004 n_rd=37887 n_rd_L2_A=0 n_write=0 n_wr_bk=455 bw_util=0.009974
n_activity=2406068 dram_eff=0.06374
bk0: 2349a 15273330i bk1: 2387a 15274962i bk2: 2307a 15272314i bk3: 2417a 15268579i bk4: 2345a 15270516i bk5: 2376a 15269994i bk6: 2389a 15269324i bk7: 2447a 15265808i bk8: 2389a 15271485i bk9: 2362a 15271825i bk10: 2418a 15266916i bk11: 2425a 15270310i bk12: 2339a 15274242i bk13: 2337a 15272635i bk14: 2288a 15272088i bk15: 2312a 15271812i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.150168
Row_Buffer_Locality_read = 0.150474
Row_Buffer_Locality_write = 0.051282
Bank_Level_Parallism = 1.251575
Bank_Level_Parallism_Col = 1.087917
Bank_Level_Parallism_Ready = 1.003232
write_to_read_ratio_blp_rw_average = 0.006060
GrpLevelPara = 1.072122 

BW Util details:
bwutil = 0.009974 
total_CMD = 15376296 
util_bw = 153368 
Wasted_Col = 691684 
Wasted_Row = 582690 
Idle = 13948554 

BW Util Bottlenecks: 
RCDc_limit = 738694 
RCDWRc_limit = 1333 
WTRc_limit = 1234 
RTWc_limit = 1822 
CCDLc_limit = 6937 
rwq = 0 
CCDLc_limit_alone = 6760 
WTRc_limit_alone = 1151 
RTWc_limit_alone = 1728 

Commands details: 
total_CMD = 15376296 
n_nop = 15273807 
Read = 37887 
Write = 0 
L2_Alloc = 0 
L2_WB = 455 
n_act = 32299 
n_pre = 32283 
n_ref = 0 
n_req = 38004 
total_req = 38342 

Dual Bus Interface Util: 
issued_total_row = 64582 
issued_total_col = 38342 
Row_Bus_Util =  0.004200 
CoL_Bus_Util = 0.002494 
Either_Row_CoL_Bus_Util = 0.006665 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.004244 
queue_avg = 0.016839 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0168388
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15376296 n_nop=15274293 n_act=32143 n_pre=32127 n_ref_event=0 n_req=37804 n_rd=37685 n_rd_L2_A=0 n_write=0 n_wr_bk=465 bw_util=0.009924
n_activity=2396584 dram_eff=0.06367
bk0: 2343a 15275967i bk1: 2351a 15275074i bk2: 2332a 15272039i bk3: 2359a 15271357i bk4: 2330a 15271947i bk5: 2386a 15269972i bk6: 2407a 15267304i bk7: 2411a 15268002i bk8: 2372a 15270391i bk9: 2377a 15269099i bk10: 2411a 15270863i bk11: 2409a 15270820i bk12: 2332a 15272807i bk13: 2354a 15272071i bk14: 2247a 15274932i bk15: 2264a 15274590i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.149799
Row_Buffer_Locality_read = 0.150166
Row_Buffer_Locality_write = 0.033613
Bank_Level_Parallism = 1.247420
Bank_Level_Parallism_Col = 1.087290
Bank_Level_Parallism_Ready = 1.002365
write_to_read_ratio_blp_rw_average = 0.005920
GrpLevelPara = 1.072385 

BW Util details:
bwutil = 0.009924 
total_CMD = 15376296 
util_bw = 152600 
Wasted_Col = 689105 
Wasted_Row = 581522 
Idle = 13953069 

BW Util Bottlenecks: 
RCDc_limit = 735311 
RCDWRc_limit = 1422 
WTRc_limit = 1361 
RTWc_limit = 1762 
CCDLc_limit = 6861 
rwq = 0 
CCDLc_limit_alone = 6721 
WTRc_limit_alone = 1277 
RTWc_limit_alone = 1706 

Commands details: 
total_CMD = 15376296 
n_nop = 15274293 
Read = 37685 
Write = 0 
L2_Alloc = 0 
L2_WB = 465 
n_act = 32143 
n_pre = 32127 
n_ref = 0 
n_req = 37804 
total_req = 38150 

Dual Bus Interface Util: 
issued_total_row = 64270 
issued_total_col = 38150 
Row_Bus_Util =  0.004180 
CoL_Bus_Util = 0.002481 
Either_Row_CoL_Bus_Util = 0.006634 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.004088 
queue_avg = 0.016031 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0160307
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15376296 n_nop=15273895 n_act=32256 n_pre=32240 n_ref_event=0 n_req=37956 n_rd=37838 n_rd_L2_A=0 n_write=0 n_wr_bk=453 bw_util=0.009961
n_activity=2396570 dram_eff=0.06391
bk0: 2347a 15275905i bk1: 2361a 15274503i bk2: 2372a 15271159i bk3: 2334a 15270416i bk4: 2393a 15269205i bk5: 2376a 15272427i bk6: 2391a 15268404i bk7: 2445a 15268135i bk8: 2359a 15269324i bk9: 2379a 15268512i bk10: 2398a 15270123i bk11: 2377a 15271484i bk12: 2342a 15270553i bk13: 2354a 15271206i bk14: 2262a 15274945i bk15: 2348a 15271582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.150227
Row_Buffer_Locality_read = 0.150510
Row_Buffer_Locality_write = 0.059322
Bank_Level_Parallism = 1.253025
Bank_Level_Parallism_Col = 1.087302
Bank_Level_Parallism_Ready = 1.002356
write_to_read_ratio_blp_rw_average = 0.006107
GrpLevelPara = 1.071991 

BW Util details:
bwutil = 0.009961 
total_CMD = 15376296 
util_bw = 153164 
Wasted_Col = 690731 
Wasted_Row = 580856 
Idle = 13951545 

BW Util Bottlenecks: 
RCDc_limit = 737664 
RCDWRc_limit = 1367 
WTRc_limit = 1126 
RTWc_limit = 1819 
CCDLc_limit = 6487 
rwq = 0 
CCDLc_limit_alone = 6330 
WTRc_limit_alone = 1037 
RTWc_limit_alone = 1751 

Commands details: 
total_CMD = 15376296 
n_nop = 15273895 
Read = 37838 
Write = 0 
L2_Alloc = 0 
L2_WB = 453 
n_act = 32256 
n_pre = 32240 
n_ref = 0 
n_req = 37956 
total_req = 38291 

Dual Bus Interface Util: 
issued_total_row = 64496 
issued_total_col = 38291 
Row_Bus_Util =  0.004195 
CoL_Bus_Util = 0.002490 
Either_Row_CoL_Bus_Util = 0.006660 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.003769 
queue_avg = 0.017066 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0170665
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15376296 n_nop=15274134 n_act=32191 n_pre=32175 n_ref_event=0 n_req=37876 n_rd=37757 n_rd_L2_A=0 n_write=0 n_wr_bk=473 bw_util=0.009945
n_activity=2384381 dram_eff=0.06413
bk0: 2390a 15273707i bk1: 2316a 15276682i bk2: 2390a 15267455i bk3: 2353a 15269715i bk4: 2385a 15270240i bk5: 2352a 15272349i bk6: 2373a 15270304i bk7: 2393a 15268517i bk8: 2378a 15271406i bk9: 2366a 15270753i bk10: 2405a 15268871i bk11: 2359a 15272168i bk12: 2323a 15272690i bk13: 2352a 15272078i bk14: 2329a 15272491i bk15: 2293a 15276180i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.150148
Row_Buffer_Locality_read = 0.150489
Row_Buffer_Locality_write = 0.042017
Bank_Level_Parallism = 1.252844
Bank_Level_Parallism_Col = 1.090501
Bank_Level_Parallism_Ready = 1.003660
write_to_read_ratio_blp_rw_average = 0.006343
GrpLevelPara = 1.075439 

BW Util details:
bwutil = 0.009945 
total_CMD = 15376296 
util_bw = 152920 
Wasted_Col = 687329 
Wasted_Row = 577920 
Idle = 13958127 

BW Util Bottlenecks: 
RCDc_limit = 735278 
RCDWRc_limit = 1373 
WTRc_limit = 1358 
RTWc_limit = 2047 
CCDLc_limit = 6736 
rwq = 0 
CCDLc_limit_alone = 6609 
WTRc_limit_alone = 1291 
RTWc_limit_alone = 1987 

Commands details: 
total_CMD = 15376296 
n_nop = 15274134 
Read = 37757 
Write = 0 
L2_Alloc = 0 
L2_WB = 473 
n_act = 32191 
n_pre = 32175 
n_ref = 0 
n_req = 37876 
total_req = 38230 

Dual Bus Interface Util: 
issued_total_row = 64366 
issued_total_col = 38230 
Row_Bus_Util =  0.004186 
CoL_Bus_Util = 0.002486 
Either_Row_CoL_Bus_Util = 0.006644 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.004248 
queue_avg = 0.015041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0150409
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15376296 n_nop=15273034 n_act=32678 n_pre=32662 n_ref_event=0 n_req=38130 n_rd=38014 n_rd_L2_A=0 n_write=0 n_wr_bk=450 bw_util=0.01001
n_activity=2407896 dram_eff=0.0639
bk0: 2342a 15274368i bk1: 2337a 15274306i bk2: 2387a 15268279i bk3: 2394a 15267447i bk4: 2397a 15269544i bk5: 2408a 15267938i bk6: 2435a 15265453i bk7: 2440a 15263224i bk8: 2395a 15268746i bk9: 2378a 15268390i bk10: 2380a 15269659i bk11: 2390a 15268913i bk12: 2359a 15270066i bk13: 2306a 15272186i bk14: 2340a 15273234i bk15: 2326a 15273378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.143037
Row_Buffer_Locality_read = 0.143368
Row_Buffer_Locality_write = 0.034483
Bank_Level_Parallism = 1.260351
Bank_Level_Parallism_Col = 1.091596
Bank_Level_Parallism_Ready = 1.003405
write_to_read_ratio_blp_rw_average = 0.006074
GrpLevelPara = 1.074948 

BW Util details:
bwutil = 0.010006 
total_CMD = 15376296 
util_bw = 153856 
Wasted_Col = 696098 
Wasted_Row = 584216 
Idle = 13942126 

BW Util Bottlenecks: 
RCDc_limit = 745884 
RCDWRc_limit = 1371 
WTRc_limit = 1164 
RTWc_limit = 1855 
CCDLc_limit = 7004 
rwq = 0 
CCDLc_limit_alone = 6854 
WTRc_limit_alone = 1090 
RTWc_limit_alone = 1779 

Commands details: 
total_CMD = 15376296 
n_nop = 15273034 
Read = 38014 
Write = 0 
L2_Alloc = 0 
L2_WB = 450 
n_act = 32678 
n_pre = 32662 
n_ref = 0 
n_req = 38130 
total_req = 38464 

Dual Bus Interface Util: 
issued_total_row = 65340 
issued_total_col = 38464 
Row_Bus_Util =  0.004249 
CoL_Bus_Util = 0.002502 
Either_Row_CoL_Bus_Util = 0.006716 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.005249 
queue_avg = 0.016644 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0166441
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15376296 n_nop=15272913 n_act=32724 n_pre=32708 n_ref_event=0 n_req=38101 n_rd=37982 n_rd_L2_A=0 n_write=0 n_wr_bk=467 bw_util=0.01
n_activity=2404459 dram_eff=0.06396
bk0: 2368a 15274797i bk1: 2370a 15273706i bk2: 2416a 15266371i bk3: 2377a 15267260i bk4: 2436a 15267963i bk5: 2360a 15269891i bk6: 2454a 15263668i bk7: 2389a 15266309i bk8: 2413a 15267522i bk9: 2365a 15270552i bk10: 2418a 15269020i bk11: 2418a 15267063i bk12: 2358a 15270135i bk13: 2269a 15274977i bk14: 2341a 15269606i bk15: 2230a 15275358i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.141177
Row_Buffer_Locality_read = 0.141435
Row_Buffer_Locality_write = 0.058824
Bank_Level_Parallism = 1.262255
Bank_Level_Parallism_Col = 1.091770
Bank_Level_Parallism_Ready = 1.003301
write_to_read_ratio_blp_rw_average = 0.006230
GrpLevelPara = 1.075908 

BW Util details:
bwutil = 0.010002 
total_CMD = 15376296 
util_bw = 153796 
Wasted_Col = 696653 
Wasted_Row = 582409 
Idle = 13943438 

BW Util Bottlenecks: 
RCDc_limit = 747085 
RCDWRc_limit = 1374 
WTRc_limit = 1210 
RTWc_limit = 1796 
CCDLc_limit = 6642 
rwq = 0 
CCDLc_limit_alone = 6494 
WTRc_limit_alone = 1150 
RTWc_limit_alone = 1708 

Commands details: 
total_CMD = 15376296 
n_nop = 15272913 
Read = 37982 
Write = 0 
L2_Alloc = 0 
L2_WB = 467 
n_act = 32724 
n_pre = 32708 
n_ref = 0 
n_req = 38101 
total_req = 38449 

Dual Bus Interface Util: 
issued_total_row = 65432 
issued_total_col = 38449 
Row_Bus_Util =  0.004255 
CoL_Bus_Util = 0.002501 
Either_Row_CoL_Bus_Util = 0.006724 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.004817 
queue_avg = 0.016588 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.016588
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15376296 n_nop=15272899 n_act=32666 n_pre=32650 n_ref_event=0 n_req=38258 n_rd=38134 n_rd_L2_A=0 n_write=0 n_wr_bk=493 bw_util=0.01005
n_activity=2398736 dram_eff=0.06441
bk0: 2374a 15274892i bk1: 2379a 15274595i bk2: 2383a 15267752i bk3: 2317a 15270648i bk4: 2455a 15265622i bk5: 2371a 15270817i bk6: 2462a 15264928i bk7: 2433a 15267022i bk8: 2373a 15268927i bk9: 2374a 15269608i bk10: 2429a 15266547i bk11: 2410a 15268214i bk12: 2364a 15270138i bk13: 2358a 15269545i bk14: 2328a 15271537i bk15: 2324a 15273108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.146218
Row_Buffer_Locality_read = 0.146510
Row_Buffer_Locality_write = 0.056452
Bank_Level_Parallism = 1.264485
Bank_Level_Parallism_Col = 1.092738
Bank_Level_Parallism_Ready = 1.002745
write_to_read_ratio_blp_rw_average = 0.006345
GrpLevelPara = 1.077054 

BW Util details:
bwutil = 0.010048 
total_CMD = 15376296 
util_bw = 154508 
Wasted_Col = 694998 
Wasted_Row = 582104 
Idle = 13944686 

BW Util Bottlenecks: 
RCDc_limit = 745124 
RCDWRc_limit = 1437 
WTRc_limit = 1307 
RTWc_limit = 1901 
CCDLc_limit = 6864 
rwq = 0 
CCDLc_limit_alone = 6725 
WTRc_limit_alone = 1240 
RTWc_limit_alone = 1829 

Commands details: 
total_CMD = 15376296 
n_nop = 15272899 
Read = 38134 
Write = 0 
L2_Alloc = 0 
L2_WB = 493 
n_act = 32666 
n_pre = 32650 
n_ref = 0 
n_req = 38258 
total_req = 38627 

Dual Bus Interface Util: 
issued_total_row = 65316 
issued_total_col = 38627 
Row_Bus_Util =  0.004248 
CoL_Bus_Util = 0.002512 
Either_Row_CoL_Bus_Util = 0.006724 
Issued_on_Two_Bus_Simul_Util = 0.000036 
issued_two_Eff = 0.005281 
queue_avg = 0.017535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.017535
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15376296 n_nop=15273252 n_act=32585 n_pre=32569 n_ref_event=0 n_req=38038 n_rd=37914 n_rd_L2_A=0 n_write=0 n_wr_bk=472 bw_util=0.009986
n_activity=2398762 dram_eff=0.06401
bk0: 2405a 15272380i bk1: 2389a 15271978i bk2: 2403a 15266088i bk3: 2349a 15269642i bk4: 2387a 15268660i bk5: 2344a 15272850i bk6: 2413a 15268225i bk7: 2432a 15269087i bk8: 2394a 15267500i bk9: 2354a 15269786i bk10: 2419a 15266750i bk11: 2389a 15268598i bk12: 2325a 15272922i bk13: 2316a 15272214i bk14: 2300a 15275529i bk15: 2295a 15273972i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.143409
Row_Buffer_Locality_read = 0.143720
Row_Buffer_Locality_write = 0.048387
Bank_Level_Parallism = 1.256771
Bank_Level_Parallism_Col = 1.091794
Bank_Level_Parallism_Ready = 1.002429
write_to_read_ratio_blp_rw_average = 0.006780
GrpLevelPara = 1.075528 

BW Util details:
bwutil = 0.009986 
total_CMD = 15376296 
util_bw = 153544 
Wasted_Col = 694902 
Wasted_Row = 581252 
Idle = 13946598 

BW Util Bottlenecks: 
RCDc_limit = 744026 
RCDWRc_limit = 1469 
WTRc_limit = 1255 
RTWc_limit = 2394 
CCDLc_limit = 6785 
rwq = 0 
CCDLc_limit_alone = 6571 
WTRc_limit_alone = 1186 
RTWc_limit_alone = 2249 

Commands details: 
total_CMD = 15376296 
n_nop = 15273252 
Read = 37914 
Write = 0 
L2_Alloc = 0 
L2_WB = 472 
n_act = 32585 
n_pre = 32569 
n_ref = 0 
n_req = 38038 
total_req = 38386 

Dual Bus Interface Util: 
issued_total_row = 65154 
issued_total_col = 38386 
Row_Bus_Util =  0.004237 
CoL_Bus_Util = 0.002496 
Either_Row_CoL_Bus_Util = 0.006701 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.004813 
queue_avg = 0.015396 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.015396
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15376296 n_nop=15272851 n_act=32723 n_pre=32707 n_ref_event=0 n_req=38103 n_rd=37979 n_rd_L2_A=0 n_write=0 n_wr_bk=487 bw_util=0.01001
n_activity=2406670 dram_eff=0.06393
bk0: 2360a 15270579i bk1: 2418a 15268080i bk2: 2363a 15267124i bk3: 2383a 15268097i bk4: 2387a 15269061i bk5: 2390a 15268479i bk6: 2431a 15267160i bk7: 2393a 15268846i bk8: 2399a 15266155i bk9: 2386a 15268413i bk10: 2389a 15267839i bk11: 2423a 15268140i bk12: 2305a 15273937i bk13: 2329a 15271444i bk14: 2283a 15274790i bk15: 2340a 15272447i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.141249
Row_Buffer_Locality_read = 0.141605
Row_Buffer_Locality_write = 0.032258
Bank_Level_Parallism = 1.263070
Bank_Level_Parallism_Col = 1.091528
Bank_Level_Parallism_Ready = 1.003040
write_to_read_ratio_blp_rw_average = 0.006454
GrpLevelPara = 1.075976 

BW Util details:
bwutil = 0.010007 
total_CMD = 15376296 
util_bw = 153864 
Wasted_Col = 697114 
Wasted_Row = 583957 
Idle = 13941361 

BW Util Bottlenecks: 
RCDc_limit = 746871 
RCDWRc_limit = 1456 
WTRc_limit = 1265 
RTWc_limit = 1956 
CCDLc_limit = 6802 
rwq = 0 
CCDLc_limit_alone = 6671 
WTRc_limit_alone = 1211 
RTWc_limit_alone = 1879 

Commands details: 
total_CMD = 15376296 
n_nop = 15272851 
Read = 37979 
Write = 0 
L2_Alloc = 0 
L2_WB = 487 
n_act = 32723 
n_pre = 32707 
n_ref = 0 
n_req = 38103 
total_req = 38466 

Dual Bus Interface Util: 
issued_total_row = 65430 
issued_total_col = 38466 
Row_Bus_Util =  0.004255 
CoL_Bus_Util = 0.002502 
Either_Row_CoL_Bus_Util = 0.006728 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.004360 
queue_avg = 0.017654 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0176542

========= L2 cache stats =========
L2_cache_bank[0]: Access = 964616, Miss = 18907, Miss_rate = 0.020, Pending_hits = 17, Reservation_fails = 98
L2_cache_bank[1]: Access = 144274, Miss = 19142, Miss_rate = 0.133, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 141224, Miss = 18928, Miss_rate = 0.134, Pending_hits = 3, Reservation_fails = 48
L2_cache_bank[3]: Access = 143175, Miss = 19150, Miss_rate = 0.134, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[4]: Access = 197785, Miss = 19079, Miss_rate = 0.096, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 218583, Miss = 18979, Miss_rate = 0.087, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 177676, Miss = 18985, Miss_rate = 0.107, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 188623, Miss = 19219, Miss_rate = 0.102, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 198321, Miss = 18930, Miss_rate = 0.095, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[9]: Access = 193297, Miss = 19079, Miss_rate = 0.099, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 168613, Miss = 19029, Miss_rate = 0.113, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 195892, Miss = 19142, Miss_rate = 0.098, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 161976, Miss = 19153, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 160529, Miss = 18948, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 186686, Miss = 19188, Miss_rate = 0.103, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 172464, Miss = 19135, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 179488, Miss = 19370, Miss_rate = 0.108, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[17]: Access = 177554, Miss = 18942, Miss_rate = 0.107, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 194394, Miss = 19336, Miss_rate = 0.099, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 184945, Miss = 19134, Miss_rate = 0.103, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[20]: Access = 187210, Miss = 19212, Miss_rate = 0.103, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 191216, Miss = 19028, Miss_rate = 0.100, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 211712, Miss = 19085, Miss_rate = 0.090, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 192443, Miss = 19230, Miss_rate = 0.100, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 5132696
L2_total_cache_misses = 458330
L2_total_cache_miss_rate = 0.0893
L2_total_cache_pending_hits = 56
L2_total_cache_reservation_fails = 146
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3232175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 118670
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 146
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 335708
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 56
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1442135
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 993
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2959
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3686609
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1446087
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 146
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=5132696
icnt_total_pkts_simt_to_mem=5132696
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 5132696
Req_Network_cycles = 5995913
Req_Network_injected_packets_per_cycle =       0.8560 
Req_Network_conflicts_per_cycle =       0.7718
Req_Network_conflicts_per_cycle_util =       2.2976
Req_Bank_Level_Parallism =       2.5482
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.8871
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0357

Reply_Network_injected_packets_num = 5132696
Reply_Network_cycles = 5995913
Reply_Network_injected_packets_per_cycle =        0.8560
Reply_Network_conflicts_per_cycle =        1.0079
Reply_Network_conflicts_per_cycle_util =       2.9813
Reply_Bank_Level_Parallism =       2.5322
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2300
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0285
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 50 min, 3 sec (10203 sec)
gpgpu_simulation_rate = 5282 (inst/sec)
gpgpu_simulation_rate = 587 (cycle/sec)
gpgpu_silicon_slowdown = 2325383x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe24462bbc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462bb0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462ba8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462ba0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffe24462cb0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b78..

GPGPU-Sim PTX: cudaLaunch for 0x0x560a4757ede5 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_ 
GPGPU-Sim PTX: pushing kernel '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_' to stream 0, gridDim= (13,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_'
Destroy streams for kernel 18: size 0
kernel_name = _Z12dfindelemin2iPiS_S_14ComponentSpacePjS1_S1_S1_ 
kernel_launch_uid = 18 
gpu_sim_cycle = 9512
gpu_sim_insn = 157048
gpu_ipc =      16.5105
gpu_tot_sim_cycle = 6005425
gpu_tot_sim_insn = 54054770
gpu_tot_ipc =       9.0010
gpu_tot_issued_cta = 225
gpu_occupancy = 23.2975% 
gpu_tot_occupancy = 16.7052% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.5380
partiton_level_parallism_total  =       0.8555
partiton_level_parallism_util =       1.4077
partiton_level_parallism_util_total  =       2.5462
L2_BW  =      23.4977 GB/Sec
L2_BW_total  =      37.3695 GB/Sec
gpu_total_sim_rate=5290

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 559498, Miss = 114073, Miss_rate = 0.204, Pending_hits = 186, Reservation_fails = 38681
	L1D_cache_core[1]: Access = 337591, Miss = 54660, Miss_rate = 0.162, Pending_hits = 113, Reservation_fails = 20310
	L1D_cache_core[2]: Access = 233397, Miss = 55285, Miss_rate = 0.237, Pending_hits = 120, Reservation_fails = 29510
	L1D_cache_core[3]: Access = 185919, Miss = 49694, Miss_rate = 0.267, Pending_hits = 107, Reservation_fails = 28197
	L1D_cache_core[4]: Access = 242792, Miss = 51468, Miss_rate = 0.212, Pending_hits = 45, Reservation_fails = 25092
	L1D_cache_core[5]: Access = 202099, Miss = 57348, Miss_rate = 0.284, Pending_hits = 55, Reservation_fails = 36666
	L1D_cache_core[6]: Access = 190791, Miss = 37461, Miss_rate = 0.196, Pending_hits = 45, Reservation_fails = 17494
	L1D_cache_core[7]: Access = 247746, Miss = 54667, Miss_rate = 0.221, Pending_hits = 61, Reservation_fails = 28342
	L1D_cache_core[8]: Access = 284306, Miss = 78881, Miss_rate = 0.277, Pending_hits = 49, Reservation_fails = 50434
	L1D_cache_core[9]: Access = 201469, Miss = 46990, Miss_rate = 0.233, Pending_hits = 72, Reservation_fails = 29875
	L1D_cache_core[10]: Access = 200494, Miss = 42156, Miss_rate = 0.210, Pending_hits = 70, Reservation_fails = 22445
	L1D_cache_core[11]: Access = 232946, Miss = 56525, Miss_rate = 0.243, Pending_hits = 89, Reservation_fails = 37858
	L1D_cache_core[12]: Access = 57264, Miss = 5438, Miss_rate = 0.095, Pending_hits = 84, Reservation_fails = 734
	L1D_cache_core[13]: Access = 1909, Miss = 1525, Miss_rate = 0.799, Pending_hits = 119, Reservation_fails = 945
	L1D_cache_core[14]: Access = 1609, Miss = 1353, Miss_rate = 0.841, Pending_hits = 88, Reservation_fails = 937
	L1D_cache_core[15]: Access = 1722, Miss = 1365, Miss_rate = 0.793, Pending_hits = 105, Reservation_fails = 767
	L1D_cache_core[16]: Access = 1642, Miss = 1294, Miss_rate = 0.788, Pending_hits = 106, Reservation_fails = 648
	L1D_cache_core[17]: Access = 89599, Miss = 12784, Miss_rate = 0.143, Pending_hits = 119, Reservation_fails = 1284
	L1D_cache_core[18]: Access = 81441, Miss = 11795, Miss_rate = 0.145, Pending_hits = 131, Reservation_fails = 1095
	L1D_cache_core[19]: Access = 399368, Miss = 65342, Miss_rate = 0.164, Pending_hits = 234, Reservation_fails = 7021
	L1D_cache_core[20]: Access = 356248, Miss = 52947, Miss_rate = 0.149, Pending_hits = 255, Reservation_fails = 4198
	L1D_cache_core[21]: Access = 325723, Miss = 58177, Miss_rate = 0.179, Pending_hits = 212, Reservation_fails = 6077
	L1D_cache_core[22]: Access = 259294, Miss = 52788, Miss_rate = 0.204, Pending_hits = 227, Reservation_fails = 6690
	L1D_cache_core[23]: Access = 321099, Miss = 54870, Miss_rate = 0.171, Pending_hits = 198, Reservation_fails = 5044
	L1D_cache_core[24]: Access = 294078, Miss = 60913, Miss_rate = 0.207, Pending_hits = 223, Reservation_fails = 10494
	L1D_cache_core[25]: Access = 291697, Miss = 45269, Miss_rate = 0.155, Pending_hits = 249, Reservation_fails = 3890
	L1D_cache_core[26]: Access = 334258, Miss = 59316, Miss_rate = 0.177, Pending_hits = 215, Reservation_fails = 7683
	L1D_cache_core[27]: Access = 374534, Miss = 77996, Miss_rate = 0.208, Pending_hits = 218, Reservation_fails = 12631
	L1D_cache_core[28]: Access = 285670, Miss = 51295, Miss_rate = 0.180, Pending_hits = 212, Reservation_fails = 8477
	L1D_cache_core[29]: Access = 230368, Miss = 40957, Miss_rate = 0.178, Pending_hits = 245, Reservation_fails = 4728
	L1D_total_cache_accesses = 6826571
	L1D_total_cache_misses = 1354632
	L1D_total_cache_miss_rate = 0.1984
	L1D_total_cache_pending_hits = 4252
	L1D_total_cache_reservation_fails = 448247
	L1D_cache_data_port_util = 0.117
	L1D_cache_fill_port_util = 0.029
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4038320
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4245
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 977676
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 397332
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 359850
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4264
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1429367
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5443
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 50915
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 11663
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5380091
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1446480

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 397332
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 50915
ctas_completed 225, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
69824, 45425, 64232, 108843, 65732, 98526, 92348, 68176, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 
gpgpu_n_tot_thrd_icount = 251320256
gpgpu_n_tot_w_icount = 7853758
gpgpu_n_stall_shd_mem = 4252238
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3691333
gpgpu_n_mem_write_global = 1446480
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 9179072
gpgpu_n_store_insn = 1700966
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 528128
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2062971
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2189267
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:44142	W0_Idle:73681374	W0_Scoreboard:105778958	W1:2219530	W2:1374665	W3:617106	W4:501607	W5:365222	W6:330022	W7:208472	W8:177803	W9:153531	W10:135938	W11:91132	W12:101569	W13:102467	W14:86964	W15:90088	W16:77685	W17:65078	W18:61186	W19:55579	W20:59253	W21:47009	W22:44196	W23:35533	W24:45230	W25:39158	W26:48017	W27:43938	W28:40882	W29:62526	W30:73714	W31:94580	W32:404078
single_issue_nums: WS0:2110858	WS1:1972097	WS2:1874776	WS3:1896027	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10700056 {8:1337507,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 57859200 {40:1446480,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 94153040 {40:2353826,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 53500280 {40:1337507,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11571840 {8:1446480,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 94153040 {40:2353826,}
maxmflatency = 3074 
max_icnt2mem_latency = 2875 
maxmrqlatency = 493 
max_icnt2sh_latency = 231 
averagemflatency = 341 
avg_icnt2mem_latency = 125 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 8 
mrq_lat_table:426944 	1482 	2810 	7766 	10434 	1639 	1798 	2318 	661 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2958227 	1407131 	661823 	108135 	2497 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1115217 	203699 	131566 	96567 	2131380 	275766 	321884 	466740 	360165 	33026 	1803 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3198585 	711128 	511338 	382040 	239267 	88736 	6719 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4324 	1298 	294 	4 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        28        28        12        12        11         8         4         5        20        20        11        11        32        32        20        20 
dram[1]:        29        28        12        12         7         8         8         8        20        21        10        17        33        32        20        20 
dram[2]:        27        24        12        12         8         8        14        10        19        16        17        18        36        36        20        20 
dram[3]:        24        25        12        12         8         8         9         8        16        16        20        20        33        32        20        20 
dram[4]:        26        35        12        14        15         6         8         8        16        16        20        18        32        32        20        20 
dram[5]:        36        34        16        14         7         7         8         8        17        19        15        12        32        32        17        17 
dram[6]:        32        32        10         9         9         9         8        13        19        16        12        12        32        32        16        16 
dram[7]:        32        32        12        10         8         8        11         8        17        15        12        13        32        32        19        16 
dram[8]:        32        32         8        10         8         8         8        10        16        20        16        14        32        32        17        16 
dram[9]:        30        28        15        12         8         8        10        10        16        16        12        12        32        32        20        20 
dram[10]:        28        25        12        13         8         9         8         8        19        16        12        12        29        28        18        16 
dram[11]:        24        24        16        16         8         8         7         6        16        18        12        12        24        28        16        16 
maximum service time to same row:
dram[0]:    175553    179564    328175    328131    259440    256743    107092    105400    536330    536278    111914    117460    193997    191337    243917    251873 
dram[1]:    176942    167175    115902    116334    254033    251335    164204    161716    536248    537533    123105    123362    188684    168833    261684    271593 
dram[2]:    181812    181917    202694    206933    248681    248015    150614    152314    540084    195041    129860    137534    203105    205213    284386    295571 
dram[3]:    163154    157094    210695    214149    248012    309381    146922    271687    268830    272637    141530    144141    272996    270607    306199    314621 
dram[4]:    159672    173247    218652    219453    309381    391491    274275    276857    282594    279983    146731    155144    145723    156250    323690    334225 
dram[5]:    176125    185820    217182    113841    121155    123799    273655    276216    279245    279137    151326    158207    165401     88567    341142    349185 
dram[6]:    479339    484523    123371    125689    126463    129113     93362    103541    277995    217322    262129    251190     85511     82442    356179    362840 
dram[7]:    489694    494872    130018    181603    131738    134377    104251    106554    551658    546281    240279    229458    357936    112584    367481    391492 
dram[8]:    500039    505215    181006    267142    136373    136373    104010    101738    542209    539458    220071     72133    112619    112657    555750    182684 
dram[9]:     67397     72555    348308    337574    182727    182690    122411    119789    536732    534669     85385     93652    176648    207421    182724    183778 
dram[10]:     74241     73363    328435    328367    182652    182632    117148    128108    534551    536447     96828     99742    202074    203872    198402    208996 
dram[11]:     78013    120750    328280    328221    182631    182632     89184     90216    536429    536383    102822    106365    199258    196628    219093    232369 
average row accesses per activate:
dram[0]:  1.192581  1.204071  1.162618  1.156280  1.144572  1.140326  1.120594  1.121355  1.159601  1.176701  1.166088  1.162410  1.195553  1.181549  1.203282  1.199072 
dram[1]:  1.209255  1.203165  1.163490  1.166419  1.136581  1.136000  1.137488  1.156609  1.153697  1.174213  1.158566  1.145437  1.184977  1.207700  1.194759  1.207254 
dram[2]:  1.223251  1.184662  1.143487  1.156509  1.127007  1.141007  1.154336  1.147612  1.175379  1.167812  1.131899  1.162574  1.233230  1.217708  1.201360  1.194200 
dram[3]:  1.194812  1.232318  1.154077  1.159789  1.154604  1.155642  1.168787  1.146136  1.198094  1.169307  1.147059  1.181198  1.219537  1.203252  1.176232  1.175465 
dram[4]:  1.226060  1.209362  1.155027  1.167822  1.156327  1.160506  1.151675  1.158021  1.154258  1.151647  1.182442  1.187284  1.206333  1.204947  1.181818  1.173579 
dram[5]:  1.235914  1.210149  1.174257  1.149188  1.164477  1.176820  1.147864  1.172100  1.150171  1.147059  1.167478  1.179067  1.191863  1.192212  1.193431  1.185222 
dram[6]:  1.219388  1.208768  1.137012  1.150049  1.172566  1.166088  1.160391  1.152143  1.167403  1.155838  1.159036  1.181272  1.202654  1.196285  1.196954  1.210966 
dram[7]:  1.195508  1.187500  1.154255  1.136213  1.161900  1.154916  1.144805  1.122872  1.164883  1.150460  1.170684  1.156825  1.190737  1.196219  1.206422  1.187563 
dram[8]:  1.213115  1.203657  1.141777  1.119642  1.162768  1.151781  1.133487  1.121070  1.160654  1.159314  1.180664  1.160826  1.193017  1.197088  1.169383  1.175091 
dram[9]:  1.228778  1.213776  1.144572  1.135784  1.156382  1.169132  1.148321  1.151443  1.150267  1.159746  1.159904  1.162488  1.190358  1.177745  1.189203  1.213622 
dram[10]:  1.201899  1.175111  1.131889  1.139185  1.155373  1.170829  1.161772  1.177724  1.141631  1.147733  1.143127  1.147935  1.208397  1.191176  1.208614  1.186701 
dram[11]:  1.174129  1.164179  1.128462  1.149542  1.160992  1.154589  1.172697  1.163911  1.139126  1.150434  1.142994  1.163069  1.199591  1.181546  1.201458  1.195652 
average row locality = 455852/389352 = 1.170797
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2347      2366      2345      2375      2383      2381      2416      2384      2325      2404      2352      2412      2332      2363      2246      2297 
dram[1]:      2351      2357      2320      2355      2380      2414      2391      2415      2387      2386      2360      2410      2284      2351      2299      2302 
dram[2]:      2378      2348      2335      2372      2387      2379      2356      2379      2406      2380      2420      2367      2356      2304      2269      2278 
dram[3]:      2349      2387      2307      2417      2345      2376      2389      2447      2389      2362      2418      2425      2340      2337      2288      2312 
dram[4]:      2343      2351      2332      2359      2330      2386      2407      2411      2372      2377      2411      2409      2332      2354      2247      2264 
dram[5]:      2347      2361      2372      2334      2393      2376      2391      2445      2359      2379      2398      2377      2342      2354      2262      2348 
dram[6]:      2390      2316      2390      2353      2385      2352      2373      2393      2378      2366      2405      2359      2323      2352      2329      2293 
dram[7]:      2342      2337      2387      2394      2397      2408      2435      2440      2395      2378      2380      2390      2359      2306      2341      2326 
dram[8]:      2368      2370      2416      2377      2436      2360      2454      2389      2413      2365      2418      2418      2358      2269      2341      2230 
dram[9]:      2374      2379      2383      2317      2455      2371      2462      2433      2373      2374      2429      2410      2364      2358      2328      2324 
dram[10]:      2405      2389      2403      2349      2387      2344      2413      2432      2394      2354      2419      2389      2325      2316      2300      2295 
dram[11]:      2360      2418      2363      2383      2387      2390      2431      2393      2399      2386      2389      2423      2309      2333      2283      2340 
total dram reads = 454404
bank skew: 2462/2230 = 1.10
chip skew: 38134/37685 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0       128       124       108       112 
dram[1]:         1         0         0         0         0         0         0         0         0         0         0         0       132       130       104       112 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0       130       130       112       112 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0       118       121       112       104 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0       115       126       112       112 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0       117       130       102       104 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0       129       124       116       104 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0       125       135        98        92 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0       130       131       106       100 
dram[9]:         0         0         0         0         0         0         0         0         0         0         4         4       122       135       116       112 
dram[10]:         0         0         0         0         0         0         0         0         0         0         4         4       129       128       107       100 
dram[11]:         0         0         0         0         0         0         0         0         0         0         4         6       136       141       100       100 
total dram writes = 5650
min_bank_accesses = 0!
chip skew: 493/450 = 1.10
average mf latency per bank:
dram[0]:       1113      1121      1234      1264      1138      1054      1195      1089      1136      1030      1192      1040    144757     13426      1947      1283
dram[1]:       1271      1290      1301      1260      1098      1082      1198      1180      1101      1157      1127      1066     12341     12778      1354      1303
dram[2]:       1311      1275      1364      1275      1084      1008      1297      1208      1274      1218      1114      1037     21440     22351      1456      1426
dram[3]:       1298      1251      1294      1158      1126      1064      1286      1155      1262      1177      1027       981     16539     17520      1397      1300
dram[4]:       1289      1223      1125      1092      1235      1234      1136      1084      1196      1193      1106      1084     18790     19136      1356      1369
dram[5]:       1235      1210      1142      1226      1172      1101      1206      1139      1264      1147      1088      1135     14328     17733      1362      1311
dram[6]:       1255      1230      1204      1122      1144      1122      1228      1181      1165      1134      1254      1248     13108     13033      1221      1220
dram[7]:       1155      1149      1206      1237      1191      1082      1229      1178      1157      1137      1255      1143     15112     14522      1315      1357
dram[8]:       1149      1187      1195      1099      1045      1058      1179      1181      1219      1183      1788      1139     14665     15241      1409      1386
dram[9]:       1234      1235      1164      1232      1081      1147      1280      1228      1198      1138      1191      1088     16501     15377      1333      1274
dram[10]:       1240      1142      1208      1169      1206      1169      1166      1216      1208      1154      1045      1096     15078     16003      1296      1281
dram[11]:       1193      1132      1253      1199      1161      1149      1367      1340      1201      1102      1144      1107     19457     18002      1349      1210
maximum mf latency per bank:
dram[0]:       1767      2264      2476      2603      2340      2523      2461      2519      1979      2057      2653      2297      3074      2718      2292      2125
dram[1]:       2259      1908      2471      2601      1918      1916      2652      2329      1748      2425      2654      2662      2690      2717      2274      2595
dram[2]:       1917      2318      2478      2419      2018      1921      2635      1952      2457      2202      1905      1960      2697      2653      2370      2284
dram[3]:       1759      2308      2475      2306      2017      2523      2635      1902      2634      2199      2521      1737      2111      2688      2349      1744
dram[4]:       2256      2312      2603      2261      2344      2006      2633      1867      1883      2425      2522      2426      2455      2723      2285      2596
dram[5]:       2154      2148      2600      2424      2650      2026      2637      2291      2521      2300      2068      2298      2718      2313      2704      2119
dram[6]:       2150      1824      2601      2302      1985      2647      2647      2518      2428      2307      2651      2193      2475      2300      2298      2594
dram[7]:       1894      1751      2477      1797      2339      2522      2637      2760      1984      2307      2521      2298      2270      2714      2140      2596
dram[8]:       2261      2321      2294      1925      2334      2519      2633      2759      2426      2298      2521      2297      2690      2719      2285      2289
dram[9]:       1744      2301      2472      2300      1786      2522      2335      2517      2071      2303      2525      2301      2311      2599      2092      2603
dram[10]:       1813      2305      2473      2420      2465      2524      2635      2761      1977      2301      2071      2425      2718      2685      2286      2114
dram[11]:       2448      1774      2498      1772      2355      2519      2656      2762      2105      2316      2069      2182      2713      2691      2294      2285

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15400687 n_nop=15298088 n_act=32432 n_pre=32416 n_ref_event=0 n_req=37849 n_rd=37728 n_rd_L2_A=0 n_write=0 n_wr_bk=472 bw_util=0.009922
n_activity=2403221 dram_eff=0.06358
bk0: 2347a 15297562i bk1: 2366a 15298257i bk2: 2345a 15296007i bk3: 2375a 15294040i bk4: 2383a 15293169i bk5: 2381a 15292370i bk6: 2416a 15288767i bk7: 2384a 15290046i bk8: 2325a 15296688i bk9: 2404a 15294602i bk10: 2352a 15295518i bk11: 2412a 15293092i bk12: 2332a 15296146i bk13: 2363a 15294116i bk14: 2246a 15301048i bk15: 2297a 15298880i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.143174
Row_Buffer_Locality_read = 0.143607
Row_Buffer_Locality_write = 0.008264
Bank_Level_Parallism = 1.253970
Bank_Level_Parallism_Col = 1.087052
Bank_Level_Parallism_Ready = 1.001868
write_to_read_ratio_blp_rw_average = 0.006413
GrpLevelPara = 1.073170 

BW Util details:
bwutil = 0.009922 
total_CMD = 15400687 
util_bw = 152800 
Wasted_Col = 694162 
Wasted_Row = 582560 
Idle = 13971165 

BW Util Bottlenecks: 
RCDc_limit = 741457 
RCDWRc_limit = 1477 
WTRc_limit = 1082 
RTWc_limit = 1868 
CCDLc_limit = 6559 
rwq = 0 
CCDLc_limit_alone = 6447 
WTRc_limit_alone = 1043 
RTWc_limit_alone = 1795 

Commands details: 
total_CMD = 15400687 
n_nop = 15298088 
Read = 37728 
Write = 0 
L2_Alloc = 0 
L2_WB = 472 
n_act = 32432 
n_pre = 32416 
n_ref = 0 
n_req = 37849 
total_req = 38200 

Dual Bus Interface Util: 
issued_total_row = 64848 
issued_total_col = 38200 
Row_Bus_Util =  0.004211 
CoL_Bus_Util = 0.002480 
Either_Row_CoL_Bus_Util = 0.006662 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.004376 
queue_avg = 0.015652 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0156522
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15400687 n_nop=15298188 n_act=32377 n_pre=32361 n_ref_event=0 n_req=37885 n_rd=37762 n_rd_L2_A=0 n_write=0 n_wr_bk=479 bw_util=0.009932
n_activity=2402652 dram_eff=0.06366
bk0: 2351a 15299395i bk1: 2357a 15298995i bk2: 2320a 15296550i bk3: 2355a 15296118i bk4: 2380a 15292109i bk5: 2414a 15291229i bk6: 2391a 15291097i bk7: 2415a 15291502i bk8: 2387a 15292681i bk9: 2386a 15294898i bk10: 2360a 15294803i bk11: 2410a 15291875i bk12: 2284a 15298431i bk13: 2351a 15297036i bk14: 2299a 15297662i bk15: 2302a 15298975i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.145440
Row_Buffer_Locality_read = 0.145834
Row_Buffer_Locality_write = 0.024390
Bank_Level_Parallism = 1.251219
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.003474
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.009932 
total_CMD = 15400687 
util_bw = 152964 
Wasted_Col = 693756 
Wasted_Row = 583474 
Idle = 13970493 

BW Util Bottlenecks: 
RCDc_limit = 740332 
RCDWRc_limit = 1432 
WTRc_limit = 1464 
RTWc_limit = 2070 
CCDLc_limit = 6847 
rwq = 0 
CCDLc_limit_alone = 6721 
WTRc_limit_alone = 1418 
RTWc_limit_alone = 1990 

Commands details: 
total_CMD = 15400687 
n_nop = 15298188 
Read = 37762 
Write = 0 
L2_Alloc = 0 
L2_WB = 479 
n_act = 32377 
n_pre = 32361 
n_ref = 0 
n_req = 37885 
total_req = 38241 

Dual Bus Interface Util: 
issued_total_row = 64738 
issued_total_col = 38241 
Row_Bus_Util =  0.004204 
CoL_Bus_Util = 0.002483 
Either_Row_CoL_Bus_Util = 0.006655 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.004683 
queue_avg = 0.016483 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0164828
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15400687 n_nop=15298387 n_act=32298 n_pre=32282 n_ref_event=0 n_req=37838 n_rd=37714 n_rd_L2_A=0 n_write=0 n_wr_bk=484 bw_util=0.009921
n_activity=2409876 dram_eff=0.0634
bk0: 2378a 15299379i bk1: 2348a 15297815i bk2: 2335a 15294472i bk3: 2372a 15295041i bk4: 2387a 15291278i bk5: 2379a 15293431i bk6: 2356a 15294857i bk7: 2379a 15292687i bk8: 2406a 15293605i bk9: 2380a 15294952i bk10: 2420a 15290139i bk11: 2367a 15295807i bk12: 2356a 15298724i bk13: 2304a 15300780i bk14: 2269a 15299846i bk15: 2278a 15299403i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.146467
Row_Buffer_Locality_read = 0.146816
Row_Buffer_Locality_write = 0.040323
Bank_Level_Parallism = 1.243834
Bank_Level_Parallism_Col = 1.085668
Bank_Level_Parallism_Ready = 1.003663
write_to_read_ratio_blp_rw_average = 0.006410
GrpLevelPara = 1.070750 

BW Util details:
bwutil = 0.009921 
total_CMD = 15400687 
util_bw = 152792 
Wasted_Col = 693673 
Wasted_Row = 585080 
Idle = 13969142 

BW Util Bottlenecks: 
RCDc_limit = 739263 
RCDWRc_limit = 1465 
WTRc_limit = 1168 
RTWc_limit = 1858 
CCDLc_limit = 6801 
rwq = 0 
CCDLc_limit_alone = 6642 
WTRc_limit_alone = 1076 
RTWc_limit_alone = 1791 

Commands details: 
total_CMD = 15400687 
n_nop = 15298387 
Read = 37714 
Write = 0 
L2_Alloc = 0 
L2_WB = 484 
n_act = 32298 
n_pre = 32282 
n_ref = 0 
n_req = 37838 
total_req = 38198 

Dual Bus Interface Util: 
issued_total_row = 64580 
issued_total_col = 38198 
Row_Bus_Util =  0.004193 
CoL_Bus_Util = 0.002480 
Either_Row_CoL_Bus_Util = 0.006643 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.004673 
queue_avg = 0.015100 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0151
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15400687 n_nop=15298195 n_act=32300 n_pre=32284 n_ref_event=0 n_req=38005 n_rd=37888 n_rd_L2_A=0 n_write=0 n_wr_bk=455 bw_util=0.009959
n_activity=2406170 dram_eff=0.06374
bk0: 2349a 15297721i bk1: 2387a 15299353i bk2: 2307a 15296705i bk3: 2417a 15292970i bk4: 2345a 15294907i bk5: 2376a 15294385i bk6: 2389a 15293715i bk7: 2447a 15290199i bk8: 2389a 15295876i bk9: 2362a 15296216i bk10: 2418a 15291307i bk11: 2425a 15294702i bk12: 2340a 15298585i bk13: 2337a 15297025i bk14: 2288a 15296478i bk15: 2312a 15296203i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.150164
Row_Buffer_Locality_read = 0.150470
Row_Buffer_Locality_write = 0.051282
Bank_Level_Parallism = 1.251566
Bank_Level_Parallism_Col = 1.087914
Bank_Level_Parallism_Ready = 1.003232
write_to_read_ratio_blp_rw_average = 0.006060
GrpLevelPara = 1.072120 

BW Util details:
bwutil = 0.009959 
total_CMD = 15400687 
util_bw = 153372 
Wasted_Col = 691708 
Wasted_Row = 582714 
Idle = 13972893 

BW Util Bottlenecks: 
RCDc_limit = 738718 
RCDWRc_limit = 1333 
WTRc_limit = 1234 
RTWc_limit = 1822 
CCDLc_limit = 6937 
rwq = 0 
CCDLc_limit_alone = 6760 
WTRc_limit_alone = 1151 
RTWc_limit_alone = 1728 

Commands details: 
total_CMD = 15400687 
n_nop = 15298195 
Read = 37888 
Write = 0 
L2_Alloc = 0 
L2_WB = 455 
n_act = 32300 
n_pre = 32284 
n_ref = 0 
n_req = 38005 
total_req = 38343 

Dual Bus Interface Util: 
issued_total_row = 64584 
issued_total_col = 38343 
Row_Bus_Util =  0.004194 
CoL_Bus_Util = 0.002490 
Either_Row_CoL_Bus_Util = 0.006655 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.004244 
queue_avg = 0.016812 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0168121
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15400687 n_nop=15298684 n_act=32143 n_pre=32127 n_ref_event=0 n_req=37804 n_rd=37685 n_rd_L2_A=0 n_write=0 n_wr_bk=465 bw_util=0.009909
n_activity=2396584 dram_eff=0.06367
bk0: 2343a 15300358i bk1: 2351a 15299465i bk2: 2332a 15296430i bk3: 2359a 15295748i bk4: 2330a 15296338i bk5: 2386a 15294363i bk6: 2407a 15291695i bk7: 2411a 15292393i bk8: 2372a 15294782i bk9: 2377a 15293490i bk10: 2411a 15295254i bk11: 2409a 15295211i bk12: 2332a 15297198i bk13: 2354a 15296462i bk14: 2247a 15299323i bk15: 2264a 15298981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.149799
Row_Buffer_Locality_read = 0.150166
Row_Buffer_Locality_write = 0.033613
Bank_Level_Parallism = 1.247420
Bank_Level_Parallism_Col = 1.087290
Bank_Level_Parallism_Ready = 1.002365
write_to_read_ratio_blp_rw_average = 0.005920
GrpLevelPara = 1.072385 

BW Util details:
bwutil = 0.009909 
total_CMD = 15400687 
util_bw = 152600 
Wasted_Col = 689105 
Wasted_Row = 581522 
Idle = 13977460 

BW Util Bottlenecks: 
RCDc_limit = 735311 
RCDWRc_limit = 1422 
WTRc_limit = 1361 
RTWc_limit = 1762 
CCDLc_limit = 6861 
rwq = 0 
CCDLc_limit_alone = 6721 
WTRc_limit_alone = 1277 
RTWc_limit_alone = 1706 

Commands details: 
total_CMD = 15400687 
n_nop = 15298684 
Read = 37685 
Write = 0 
L2_Alloc = 0 
L2_WB = 465 
n_act = 32143 
n_pre = 32127 
n_ref = 0 
n_req = 37804 
total_req = 38150 

Dual Bus Interface Util: 
issued_total_row = 64270 
issued_total_col = 38150 
Row_Bus_Util =  0.004173 
CoL_Bus_Util = 0.002477 
Either_Row_CoL_Bus_Util = 0.006623 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.004088 
queue_avg = 0.016005 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0160053
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15400687 n_nop=15298286 n_act=32256 n_pre=32240 n_ref_event=0 n_req=37956 n_rd=37838 n_rd_L2_A=0 n_write=0 n_wr_bk=453 bw_util=0.009945
n_activity=2396570 dram_eff=0.06391
bk0: 2347a 15300296i bk1: 2361a 15298894i bk2: 2372a 15295550i bk3: 2334a 15294807i bk4: 2393a 15293596i bk5: 2376a 15296818i bk6: 2391a 15292795i bk7: 2445a 15292526i bk8: 2359a 15293715i bk9: 2379a 15292903i bk10: 2398a 15294514i bk11: 2377a 15295875i bk12: 2342a 15294944i bk13: 2354a 15295597i bk14: 2262a 15299336i bk15: 2348a 15295973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.150227
Row_Buffer_Locality_read = 0.150510
Row_Buffer_Locality_write = 0.059322
Bank_Level_Parallism = 1.253025
Bank_Level_Parallism_Col = 1.087302
Bank_Level_Parallism_Ready = 1.002356
write_to_read_ratio_blp_rw_average = 0.006107
GrpLevelPara = 1.071991 

BW Util details:
bwutil = 0.009945 
total_CMD = 15400687 
util_bw = 153164 
Wasted_Col = 690731 
Wasted_Row = 580856 
Idle = 13975936 

BW Util Bottlenecks: 
RCDc_limit = 737664 
RCDWRc_limit = 1367 
WTRc_limit = 1126 
RTWc_limit = 1819 
CCDLc_limit = 6487 
rwq = 0 
CCDLc_limit_alone = 6330 
WTRc_limit_alone = 1037 
RTWc_limit_alone = 1751 

Commands details: 
total_CMD = 15400687 
n_nop = 15298286 
Read = 37838 
Write = 0 
L2_Alloc = 0 
L2_WB = 453 
n_act = 32256 
n_pre = 32240 
n_ref = 0 
n_req = 37956 
total_req = 38291 

Dual Bus Interface Util: 
issued_total_row = 64496 
issued_total_col = 38291 
Row_Bus_Util =  0.004188 
CoL_Bus_Util = 0.002486 
Either_Row_CoL_Bus_Util = 0.006649 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.003769 
queue_avg = 0.017039 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0170394
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15400687 n_nop=15298525 n_act=32191 n_pre=32175 n_ref_event=0 n_req=37876 n_rd=37757 n_rd_L2_A=0 n_write=0 n_wr_bk=473 bw_util=0.009929
n_activity=2384381 dram_eff=0.06413
bk0: 2390a 15298098i bk1: 2316a 15301073i bk2: 2390a 15291846i bk3: 2353a 15294106i bk4: 2385a 15294631i bk5: 2352a 15296740i bk6: 2373a 15294695i bk7: 2393a 15292908i bk8: 2378a 15295797i bk9: 2366a 15295144i bk10: 2405a 15293262i bk11: 2359a 15296559i bk12: 2323a 15297081i bk13: 2352a 15296469i bk14: 2329a 15296882i bk15: 2293a 15300571i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.150148
Row_Buffer_Locality_read = 0.150489
Row_Buffer_Locality_write = 0.042017
Bank_Level_Parallism = 1.252844
Bank_Level_Parallism_Col = 1.090501
Bank_Level_Parallism_Ready = 1.003660
write_to_read_ratio_blp_rw_average = 0.006343
GrpLevelPara = 1.075439 

BW Util details:
bwutil = 0.009929 
total_CMD = 15400687 
util_bw = 152920 
Wasted_Col = 687329 
Wasted_Row = 577920 
Idle = 13982518 

BW Util Bottlenecks: 
RCDc_limit = 735278 
RCDWRc_limit = 1373 
WTRc_limit = 1358 
RTWc_limit = 2047 
CCDLc_limit = 6736 
rwq = 0 
CCDLc_limit_alone = 6609 
WTRc_limit_alone = 1291 
RTWc_limit_alone = 1987 

Commands details: 
total_CMD = 15400687 
n_nop = 15298525 
Read = 37757 
Write = 0 
L2_Alloc = 0 
L2_WB = 473 
n_act = 32191 
n_pre = 32175 
n_ref = 0 
n_req = 37876 
total_req = 38230 

Dual Bus Interface Util: 
issued_total_row = 64366 
issued_total_col = 38230 
Row_Bus_Util =  0.004179 
CoL_Bus_Util = 0.002482 
Either_Row_CoL_Bus_Util = 0.006634 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.004248 
queue_avg = 0.015017 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0150171
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15400687 n_nop=15297422 n_act=32679 n_pre=32663 n_ref_event=0 n_req=38131 n_rd=38015 n_rd_L2_A=0 n_write=0 n_wr_bk=450 bw_util=0.00999
n_activity=2407998 dram_eff=0.0639
bk0: 2342a 15298758i bk1: 2337a 15298696i bk2: 2387a 15292669i bk3: 2394a 15291837i bk4: 2397a 15293934i bk5: 2408a 15292329i bk6: 2435a 15289844i bk7: 2440a 15287615i bk8: 2395a 15293137i bk9: 2378a 15292782i bk10: 2380a 15294051i bk11: 2390a 15293305i bk12: 2359a 15294458i bk13: 2306a 15296578i bk14: 2341a 15297577i bk15: 2326a 15297768i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.143033
Row_Buffer_Locality_read = 0.143364
Row_Buffer_Locality_write = 0.034483
Bank_Level_Parallism = 1.260341
Bank_Level_Parallism_Col = 1.091593
Bank_Level_Parallism_Ready = 1.003405
write_to_read_ratio_blp_rw_average = 0.006074
GrpLevelPara = 1.074945 

BW Util details:
bwutil = 0.009990 
total_CMD = 15400687 
util_bw = 153860 
Wasted_Col = 696122 
Wasted_Row = 584240 
Idle = 13966465 

BW Util Bottlenecks: 
RCDc_limit = 745908 
RCDWRc_limit = 1371 
WTRc_limit = 1164 
RTWc_limit = 1855 
CCDLc_limit = 7004 
rwq = 0 
CCDLc_limit_alone = 6854 
WTRc_limit_alone = 1090 
RTWc_limit_alone = 1779 

Commands details: 
total_CMD = 15400687 
n_nop = 15297422 
Read = 38015 
Write = 0 
L2_Alloc = 0 
L2_WB = 450 
n_act = 32679 
n_pre = 32663 
n_ref = 0 
n_req = 38131 
total_req = 38465 

Dual Bus Interface Util: 
issued_total_row = 65342 
issued_total_col = 38465 
Row_Bus_Util =  0.004243 
CoL_Bus_Util = 0.002498 
Either_Row_CoL_Bus_Util = 0.006705 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.005249 
queue_avg = 0.016618 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0166178
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15400687 n_nop=15297304 n_act=32724 n_pre=32708 n_ref_event=0 n_req=38101 n_rd=37982 n_rd_L2_A=0 n_write=0 n_wr_bk=467 bw_util=0.009986
n_activity=2404459 dram_eff=0.06396
bk0: 2368a 15299188i bk1: 2370a 15298097i bk2: 2416a 15290762i bk3: 2377a 15291651i bk4: 2436a 15292354i bk5: 2360a 15294282i bk6: 2454a 15288059i bk7: 2389a 15290700i bk8: 2413a 15291913i bk9: 2365a 15294943i bk10: 2418a 15293411i bk11: 2418a 15291454i bk12: 2358a 15294526i bk13: 2269a 15299368i bk14: 2341a 15293997i bk15: 2230a 15299749i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.141177
Row_Buffer_Locality_read = 0.141435
Row_Buffer_Locality_write = 0.058824
Bank_Level_Parallism = 1.262255
Bank_Level_Parallism_Col = 1.091770
Bank_Level_Parallism_Ready = 1.003301
write_to_read_ratio_blp_rw_average = 0.006230
GrpLevelPara = 1.075908 

BW Util details:
bwutil = 0.009986 
total_CMD = 15400687 
util_bw = 153796 
Wasted_Col = 696653 
Wasted_Row = 582409 
Idle = 13967829 

BW Util Bottlenecks: 
RCDc_limit = 747085 
RCDWRc_limit = 1374 
WTRc_limit = 1210 
RTWc_limit = 1796 
CCDLc_limit = 6642 
rwq = 0 
CCDLc_limit_alone = 6494 
WTRc_limit_alone = 1150 
RTWc_limit_alone = 1708 

Commands details: 
total_CMD = 15400687 
n_nop = 15297304 
Read = 37982 
Write = 0 
L2_Alloc = 0 
L2_WB = 467 
n_act = 32724 
n_pre = 32708 
n_ref = 0 
n_req = 38101 
total_req = 38449 

Dual Bus Interface Util: 
issued_total_row = 65432 
issued_total_col = 38449 
Row_Bus_Util =  0.004249 
CoL_Bus_Util = 0.002497 
Either_Row_CoL_Bus_Util = 0.006713 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.004817 
queue_avg = 0.016562 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0165617
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15400687 n_nop=15297290 n_act=32666 n_pre=32650 n_ref_event=0 n_req=38258 n_rd=38134 n_rd_L2_A=0 n_write=0 n_wr_bk=493 bw_util=0.01003
n_activity=2398736 dram_eff=0.06441
bk0: 2374a 15299283i bk1: 2379a 15298986i bk2: 2383a 15292143i bk3: 2317a 15295039i bk4: 2455a 15290013i bk5: 2371a 15295208i bk6: 2462a 15289319i bk7: 2433a 15291413i bk8: 2373a 15293318i bk9: 2374a 15293999i bk10: 2429a 15290938i bk11: 2410a 15292605i bk12: 2364a 15294529i bk13: 2358a 15293936i bk14: 2328a 15295928i bk15: 2324a 15297499i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.146218
Row_Buffer_Locality_read = 0.146510
Row_Buffer_Locality_write = 0.056452
Bank_Level_Parallism = 1.264485
Bank_Level_Parallism_Col = 1.092738
Bank_Level_Parallism_Ready = 1.002745
write_to_read_ratio_blp_rw_average = 0.006345
GrpLevelPara = 1.077054 

BW Util details:
bwutil = 0.010033 
total_CMD = 15400687 
util_bw = 154508 
Wasted_Col = 694998 
Wasted_Row = 582104 
Idle = 13969077 

BW Util Bottlenecks: 
RCDc_limit = 745124 
RCDWRc_limit = 1437 
WTRc_limit = 1307 
RTWc_limit = 1901 
CCDLc_limit = 6864 
rwq = 0 
CCDLc_limit_alone = 6725 
WTRc_limit_alone = 1240 
RTWc_limit_alone = 1829 

Commands details: 
total_CMD = 15400687 
n_nop = 15297290 
Read = 38134 
Write = 0 
L2_Alloc = 0 
L2_WB = 493 
n_act = 32666 
n_pre = 32650 
n_ref = 0 
n_req = 38258 
total_req = 38627 

Dual Bus Interface Util: 
issued_total_row = 65316 
issued_total_col = 38627 
Row_Bus_Util =  0.004241 
CoL_Bus_Util = 0.002508 
Either_Row_CoL_Bus_Util = 0.006714 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.005281 
queue_avg = 0.017507 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0175073
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15400687 n_nop=15297643 n_act=32585 n_pre=32569 n_ref_event=0 n_req=38038 n_rd=37914 n_rd_L2_A=0 n_write=0 n_wr_bk=472 bw_util=0.00997
n_activity=2398762 dram_eff=0.06401
bk0: 2405a 15296771i bk1: 2389a 15296369i bk2: 2403a 15290479i bk3: 2349a 15294033i bk4: 2387a 15293051i bk5: 2344a 15297241i bk6: 2413a 15292616i bk7: 2432a 15293478i bk8: 2394a 15291891i bk9: 2354a 15294177i bk10: 2419a 15291141i bk11: 2389a 15292989i bk12: 2325a 15297313i bk13: 2316a 15296605i bk14: 2300a 15299920i bk15: 2295a 15298363i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.143409
Row_Buffer_Locality_read = 0.143720
Row_Buffer_Locality_write = 0.048387
Bank_Level_Parallism = 1.256771
Bank_Level_Parallism_Col = 1.091794
Bank_Level_Parallism_Ready = 1.002429
write_to_read_ratio_blp_rw_average = 0.006780
GrpLevelPara = 1.075528 

BW Util details:
bwutil = 0.009970 
total_CMD = 15400687 
util_bw = 153544 
Wasted_Col = 694902 
Wasted_Row = 581252 
Idle = 13970989 

BW Util Bottlenecks: 
RCDc_limit = 744026 
RCDWRc_limit = 1469 
WTRc_limit = 1255 
RTWc_limit = 2394 
CCDLc_limit = 6785 
rwq = 0 
CCDLc_limit_alone = 6571 
WTRc_limit_alone = 1186 
RTWc_limit_alone = 2249 

Commands details: 
total_CMD = 15400687 
n_nop = 15297643 
Read = 37914 
Write = 0 
L2_Alloc = 0 
L2_WB = 472 
n_act = 32585 
n_pre = 32569 
n_ref = 0 
n_req = 38038 
total_req = 38386 

Dual Bus Interface Util: 
issued_total_row = 65154 
issued_total_col = 38386 
Row_Bus_Util =  0.004231 
CoL_Bus_Util = 0.002492 
Either_Row_CoL_Bus_Util = 0.006691 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.004813 
queue_avg = 0.015372 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0153716
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15400687 n_nop=15297230 n_act=32725 n_pre=32709 n_ref_event=0 n_req=38111 n_rd=37987 n_rd_L2_A=0 n_write=0 n_wr_bk=487 bw_util=0.009993
n_activity=2406869 dram_eff=0.06394
bk0: 2360a 15294969i bk1: 2418a 15292470i bk2: 2363a 15291515i bk3: 2383a 15292488i bk4: 2387a 15293452i bk5: 2390a 15292870i bk6: 2431a 15291551i bk7: 2393a 15293237i bk8: 2399a 15290547i bk9: 2386a 15292805i bk10: 2389a 15292231i bk11: 2423a 15292532i bk12: 2309a 15298265i bk13: 2333a 15295771i bk14: 2283a 15299179i bk15: 2340a 15296837i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.141377
Row_Buffer_Locality_read = 0.141733
Row_Buffer_Locality_write = 0.032258
Bank_Level_Parallism = 1.263044
Bank_Level_Parallism_Col = 1.091518
Bank_Level_Parallism_Ready = 1.003039
write_to_read_ratio_blp_rw_average = 0.006453
GrpLevelPara = 1.075967 

BW Util details:
bwutil = 0.009993 
total_CMD = 15400687 
util_bw = 153896 
Wasted_Col = 697174 
Wasted_Row = 584005 
Idle = 13965612 

BW Util Bottlenecks: 
RCDc_limit = 746919 
RCDWRc_limit = 1456 
WTRc_limit = 1265 
RTWc_limit = 1956 
CCDLc_limit = 6814 
rwq = 0 
CCDLc_limit_alone = 6683 
WTRc_limit_alone = 1211 
RTWc_limit_alone = 1879 

Commands details: 
total_CMD = 15400687 
n_nop = 15297230 
Read = 37987 
Write = 0 
L2_Alloc = 0 
L2_WB = 487 
n_act = 32725 
n_pre = 32709 
n_ref = 0 
n_req = 38111 
total_req = 38474 

Dual Bus Interface Util: 
issued_total_row = 65434 
issued_total_col = 38474 
Row_Bus_Util =  0.004249 
CoL_Bus_Util = 0.002498 
Either_Row_CoL_Bus_Util = 0.006718 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.004359 
queue_avg = 0.017642 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0176415

========= L2 cache stats =========
L2_cache_bank[0]: Access = 967838, Miss = 18911, Miss_rate = 0.020, Pending_hits = 17, Reservation_fails = 98
L2_cache_bank[1]: Access = 144354, Miss = 19146, Miss_rate = 0.133, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 141304, Miss = 18932, Miss_rate = 0.134, Pending_hits = 3, Reservation_fails = 48
L2_cache_bank[3]: Access = 143255, Miss = 19154, Miss_rate = 0.134, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[4]: Access = 197869, Miss = 19079, Miss_rate = 0.096, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 218667, Miss = 18979, Miss_rate = 0.087, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 177757, Miss = 18986, Miss_rate = 0.107, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 188703, Miss = 19219, Miss_rate = 0.102, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 198401, Miss = 18930, Miss_rate = 0.095, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[9]: Access = 193377, Miss = 19079, Miss_rate = 0.099, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 168706, Miss = 19029, Miss_rate = 0.113, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 195972, Miss = 19142, Miss_rate = 0.098, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 162060, Miss = 19153, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 160613, Miss = 18948, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 186767, Miss = 19189, Miss_rate = 0.103, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 172544, Miss = 19135, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 179568, Miss = 19370, Miss_rate = 0.108, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[17]: Access = 177634, Miss = 18942, Miss_rate = 0.107, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 194474, Miss = 19336, Miss_rate = 0.099, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 185025, Miss = 19134, Miss_rate = 0.103, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[20]: Access = 187290, Miss = 19212, Miss_rate = 0.103, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 191296, Miss = 19028, Miss_rate = 0.099, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 211804, Miss = 19089, Miss_rate = 0.090, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 192535, Miss = 19234, Miss_rate = 0.100, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 5137813
L2_total_cache_misses = 458356
L2_total_cache_miss_rate = 0.0892
L2_total_cache_pending_hits = 56
L2_total_cache_reservation_fails = 146
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3236873
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 118678
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 146
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 335726
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 56
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1442528
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 993
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2959
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3691333
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1446480
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 146
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=5137813
icnt_total_pkts_simt_to_mem=5137813
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 5137813
Req_Network_cycles = 6005425
Req_Network_injected_packets_per_cycle =       0.8555 
Req_Network_conflicts_per_cycle =       0.7766
Req_Network_conflicts_per_cycle_util =       2.3114
Req_Bank_Level_Parallism =       2.5462
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.9126
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0356

Reply_Network_injected_packets_num = 5137813
Reply_Network_cycles = 6005425
Reply_Network_injected_packets_per_cycle =        0.8555
Reply_Network_conflicts_per_cycle =        1.0063
Reply_Network_conflicts_per_cycle_util =       2.9762
Reply_Bank_Level_Parallism =       2.5301
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2297
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0285
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 50 min, 17 sec (10217 sec)
gpgpu_simulation_rate = 5290 (inst/sec)
gpgpu_simulation_rate = 587 (cycle/sec)
gpgpu_silicon_slowdown = 2325383x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe24462bbc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462bb0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462ba8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462ba0..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffe24462cb0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b78..

GPGPU-Sim PTX: cudaLaunch for 0x0x560a4757f063 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_ 
GPGPU-Sim PTX: pushing kernel '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_' to stream 0, gridDim= (13,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_'
Destroy streams for kernel 19: size 0
kernel_name = _Z15verify_min_elemiPiS_S_14ComponentSpacePjS1_PbS1_ 
kernel_launch_uid = 19 
gpu_sim_cycle = 5724
gpu_sim_insn = 72282
gpu_ipc =      12.6279
gpu_tot_sim_cycle = 6011149
gpu_tot_sim_insn = 54127052
gpu_tot_ipc =       9.0044
gpu_tot_issued_cta = 238
gpu_occupancy = 21.5895% 
gpu_tot_occupancy = 16.7058% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0688
partiton_level_parallism_total  =       0.8548
partiton_level_parallism_util =       7.1636
partiton_level_parallism_util_total  =       2.5463
L2_BW  =       3.0066 GB/Sec
L2_BW_total  =      37.3368 GB/Sec
gpu_total_sim_rate=5294

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 559498, Miss = 114073, Miss_rate = 0.204, Pending_hits = 186, Reservation_fails = 38681
	L1D_cache_core[1]: Access = 337591, Miss = 54660, Miss_rate = 0.162, Pending_hits = 113, Reservation_fails = 20310
	L1D_cache_core[2]: Access = 233397, Miss = 55285, Miss_rate = 0.237, Pending_hits = 120, Reservation_fails = 29510
	L1D_cache_core[3]: Access = 185919, Miss = 49694, Miss_rate = 0.267, Pending_hits = 107, Reservation_fails = 28197
	L1D_cache_core[4]: Access = 242792, Miss = 51468, Miss_rate = 0.212, Pending_hits = 45, Reservation_fails = 25092
	L1D_cache_core[5]: Access = 202099, Miss = 57348, Miss_rate = 0.284, Pending_hits = 55, Reservation_fails = 36666
	L1D_cache_core[6]: Access = 190791, Miss = 37461, Miss_rate = 0.196, Pending_hits = 45, Reservation_fails = 17494
	L1D_cache_core[7]: Access = 247746, Miss = 54667, Miss_rate = 0.221, Pending_hits = 61, Reservation_fails = 28342
	L1D_cache_core[8]: Access = 284306, Miss = 78881, Miss_rate = 0.277, Pending_hits = 49, Reservation_fails = 50434
	L1D_cache_core[9]: Access = 201469, Miss = 46990, Miss_rate = 0.233, Pending_hits = 72, Reservation_fails = 29875
	L1D_cache_core[10]: Access = 200494, Miss = 42156, Miss_rate = 0.210, Pending_hits = 70, Reservation_fails = 22445
	L1D_cache_core[11]: Access = 232946, Miss = 56525, Miss_rate = 0.243, Pending_hits = 89, Reservation_fails = 37858
	L1D_cache_core[12]: Access = 57264, Miss = 5438, Miss_rate = 0.095, Pending_hits = 84, Reservation_fails = 734
	L1D_cache_core[13]: Access = 1909, Miss = 1525, Miss_rate = 0.799, Pending_hits = 119, Reservation_fails = 945
	L1D_cache_core[14]: Access = 1609, Miss = 1353, Miss_rate = 0.841, Pending_hits = 88, Reservation_fails = 937
	L1D_cache_core[15]: Access = 1722, Miss = 1365, Miss_rate = 0.793, Pending_hits = 105, Reservation_fails = 767
	L1D_cache_core[16]: Access = 1642, Miss = 1294, Miss_rate = 0.788, Pending_hits = 106, Reservation_fails = 648
	L1D_cache_core[17]: Access = 89599, Miss = 12784, Miss_rate = 0.143, Pending_hits = 119, Reservation_fails = 1284
	L1D_cache_core[18]: Access = 81441, Miss = 11795, Miss_rate = 0.145, Pending_hits = 131, Reservation_fails = 1095
	L1D_cache_core[19]: Access = 399368, Miss = 65342, Miss_rate = 0.164, Pending_hits = 234, Reservation_fails = 7021
	L1D_cache_core[20]: Access = 356248, Miss = 52947, Miss_rate = 0.149, Pending_hits = 255, Reservation_fails = 4198
	L1D_cache_core[21]: Access = 325723, Miss = 58177, Miss_rate = 0.179, Pending_hits = 212, Reservation_fails = 6077
	L1D_cache_core[22]: Access = 259294, Miss = 52788, Miss_rate = 0.204, Pending_hits = 227, Reservation_fails = 6690
	L1D_cache_core[23]: Access = 321099, Miss = 54870, Miss_rate = 0.171, Pending_hits = 198, Reservation_fails = 5044
	L1D_cache_core[24]: Access = 294078, Miss = 60913, Miss_rate = 0.207, Pending_hits = 223, Reservation_fails = 10494
	L1D_cache_core[25]: Access = 291697, Miss = 45269, Miss_rate = 0.155, Pending_hits = 249, Reservation_fails = 3890
	L1D_cache_core[26]: Access = 334258, Miss = 59316, Miss_rate = 0.177, Pending_hits = 215, Reservation_fails = 7683
	L1D_cache_core[27]: Access = 374535, Miss = 77997, Miss_rate = 0.208, Pending_hits = 218, Reservation_fails = 12631
	L1D_cache_core[28]: Access = 285670, Miss = 51295, Miss_rate = 0.180, Pending_hits = 212, Reservation_fails = 8477
	L1D_cache_core[29]: Access = 230368, Miss = 40957, Miss_rate = 0.178, Pending_hits = 245, Reservation_fails = 4728
	L1D_total_cache_accesses = 6826572
	L1D_total_cache_misses = 1354633
	L1D_total_cache_miss_rate = 0.1984
	L1D_total_cache_pending_hits = 4252
	L1D_total_cache_reservation_fails = 448247
	L1D_cache_data_port_util = 0.117
	L1D_cache_fill_port_util = 0.029
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4038320
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4245
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 977677
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 397332
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 359850
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4264
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1429367
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5443
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 50915
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 11663
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5380092
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1446480

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 397332
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 50915
ctas_completed 238, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
69824, 45425, 64232, 108843, 65732, 98526, 92348, 68176, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 
gpgpu_n_tot_thrd_icount = 251396064
gpgpu_n_tot_w_icount = 7856127
gpgpu_n_stall_shd_mem = 4252532
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3691727
gpgpu_n_mem_write_global = 1446480
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 9182213
gpgpu_n_store_insn = 1700966
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 558080
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2062971
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2189561
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:46131	W0_Idle:73694829	W0_Scoreboard:105781469	W1:2219537	W2:1374665	W3:617106	W4:501613	W5:365222	W6:330022	W7:208472	W8:177803	W9:153531	W10:135938	W11:91132	W12:101569	W13:102467	W14:86964	W15:90088	W16:77685	W17:65078	W18:61186	W19:55579	W20:59253	W21:47009	W22:44196	W23:35533	W24:45230	W25:39158	W26:48017	W27:43938	W28:40882	W29:62526	W30:73714	W31:94580	W32:406434
single_issue_nums: WS0:2111450	WS1:1972689	WS2:1875375	WS3:1896613	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10700064 {8:1337508,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 57859200 {40:1446480,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 94168760 {40:2354219,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 53500320 {40:1337508,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11571840 {8:1446480,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 94168760 {40:2354219,}
maxmflatency = 3074 
max_icnt2mem_latency = 2875 
maxmrqlatency = 493 
max_icnt2sh_latency = 231 
averagemflatency = 341 
avg_icnt2mem_latency = 125 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 8 
mrq_lat_table:426945 	1482 	2810 	7766 	10434 	1639 	1798 	2318 	661 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2958620 	1407132 	661823 	108135 	2497 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1115316 	203783 	131714 	96629 	2131381 	275766 	321884 	466740 	360165 	33026 	1803 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3198950 	711157 	511338 	382040 	239267 	88736 	6719 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4324 	1299 	294 	4 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        28        28        12        12        11         8         4         5        20        20        11        11        32        32        20        20 
dram[1]:        29        28        12        12         7         8         8         8        20        21        10        17        33        32        20        20 
dram[2]:        27        24        12        12         8         8        14        10        19        16        17        18        36        36        20        20 
dram[3]:        24        25        12        12         8         8         9         8        16        16        20        20        33        32        20        20 
dram[4]:        26        35        12        14        15         6         8         8        16        16        20        18        32        32        20        20 
dram[5]:        36        34        16        14         7         7         8         8        17        19        15        12        32        32        17        17 
dram[6]:        32        32        10         9         9         9         8        13        19        16        12        12        32        32        16        16 
dram[7]:        32        32        12        10         8         8        11         8        17        15        12        13        32        32        19        16 
dram[8]:        32        32         8        10         8         8         8        10        16        20        16        14        32        32        17        16 
dram[9]:        30        28        15        12         8         8        10        10        16        16        12        12        32        32        20        20 
dram[10]:        28        25        12        13         8         9         8         8        19        16        12        12        29        28        18        16 
dram[11]:        24        24        16        16         8         8         7         6        16        18        12        12        24        28        16        16 
maximum service time to same row:
dram[0]:    175553    179564    328175    328131    259440    256743    107092    105400    536330    536278    111914    117460    193997    191337    243917    251873 
dram[1]:    176942    167175    115902    116334    254033    251335    164204    161716    536248    537533    123105    123362    188684    168833    261684    271593 
dram[2]:    181812    181917    202694    206933    248681    248015    150614    152314    540084    195041    129860    137534    203105    205213    284386    295571 
dram[3]:    163154    157094    210695    214149    248012    309381    146922    271687    268830    272637    141530    144141    272996    270607    306199    314621 
dram[4]:    159672    173247    218652    219453    309381    391491    274275    276857    282594    279983    146731    155144    145723    156250    323690    334225 
dram[5]:    176125    185820    217182    113841    121155    123799    273655    276216    279245    279137    151326    158207    165401     88567    341142    349185 
dram[6]:    479339    484523    123371    125689    126463    129113     93362    103541    277995    217322    262129    251190     85511     82442    356179    362840 
dram[7]:    489694    494872    130018    181603    131738    134377    104251    106554    551658    546281    240279    229458    357936    112584    367481    391492 
dram[8]:    500039    505215    181006    267142    136373    136373    104010    101738    542209    539458    220071     72133    112619    112657    555750    182684 
dram[9]:     67397     72555    348308    337574    182727    182690    122411    119789    536732    534669     85385     93652    176648    207421    182724    183778 
dram[10]:     74241     73363    328435    328367    182652    182632    117148    128108    534551    536447     96828     99742    202074    203872    198402    208996 
dram[11]:     78013    120750    328280    328221    182631    182632     89184     90216    536429    536383    102822    106365    199258    196628    219093    232369 
average row accesses per activate:
dram[0]:  1.192581  1.204071  1.162618  1.156280  1.144572  1.140326  1.120594  1.121355  1.159601  1.176701  1.166088  1.162410  1.195553  1.181549  1.203282  1.199072 
dram[1]:  1.209255  1.203165  1.163490  1.166419  1.136581  1.136000  1.137488  1.156609  1.153697  1.174213  1.158566  1.145437  1.184977  1.207700  1.194759  1.207254 
dram[2]:  1.223251  1.184662  1.143487  1.156509  1.127007  1.141007  1.154336  1.147612  1.175379  1.167812  1.131899  1.162574  1.233230  1.217708  1.201360  1.194200 
dram[3]:  1.194812  1.232318  1.154077  1.159789  1.154604  1.155642  1.168787  1.146136  1.198094  1.169307  1.147059  1.181198  1.219537  1.203252  1.176232  1.175465 
dram[4]:  1.226060  1.209362  1.155027  1.167822  1.156327  1.160506  1.151675  1.158021  1.154258  1.151647  1.182442  1.187284  1.206333  1.204947  1.181818  1.173579 
dram[5]:  1.235914  1.210149  1.174257  1.149188  1.164477  1.176820  1.147864  1.172100  1.150171  1.147059  1.167478  1.179067  1.191863  1.192212  1.193431  1.185222 
dram[6]:  1.219388  1.208768  1.137012  1.150049  1.172566  1.166088  1.160391  1.152143  1.167403  1.155838  1.159036  1.181272  1.202654  1.196285  1.196954  1.210966 
dram[7]:  1.195508  1.187500  1.154255  1.136213  1.161900  1.154916  1.144805  1.122872  1.164883  1.150460  1.170684  1.156825  1.190737  1.196219  1.206422  1.187563 
dram[8]:  1.213115  1.203657  1.141777  1.119642  1.162768  1.151781  1.133487  1.121070  1.160654  1.159314  1.180664  1.160826  1.193017  1.197088  1.169383  1.175091 
dram[9]:  1.228778  1.213776  1.144572  1.135784  1.156382  1.169132  1.148321  1.151443  1.150267  1.159746  1.159904  1.162488  1.190358  1.177745  1.189203  1.213622 
dram[10]:  1.201899  1.175111  1.131889  1.139185  1.155373  1.170829  1.161772  1.177724  1.141631  1.147733  1.143127  1.147935  1.208397  1.191176  1.208506  1.186701 
dram[11]:  1.174129  1.164179  1.128462  1.149542  1.160992  1.154589  1.172697  1.163911  1.139126  1.150434  1.142994  1.163069  1.199591  1.181546  1.201458  1.195652 
average row locality = 455853/389353 = 1.170796
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2347      2366      2345      2375      2383      2381      2416      2384      2325      2404      2352      2412      2332      2363      2246      2297 
dram[1]:      2351      2357      2320      2355      2380      2414      2391      2415      2387      2386      2360      2410      2284      2351      2299      2302 
dram[2]:      2378      2348      2335      2372      2387      2379      2356      2379      2406      2380      2420      2367      2356      2304      2269      2278 
dram[3]:      2349      2387      2307      2417      2345      2376      2389      2447      2389      2362      2418      2425      2340      2337      2288      2312 
dram[4]:      2343      2351      2332      2359      2330      2386      2407      2411      2372      2377      2411      2409      2332      2354      2247      2264 
dram[5]:      2347      2361      2372      2334      2393      2376      2391      2445      2359      2379      2398      2377      2342      2354      2262      2348 
dram[6]:      2390      2316      2390      2353      2385      2352      2373      2393      2378      2366      2405      2359      2323      2352      2329      2293 
dram[7]:      2342      2337      2387      2394      2397      2408      2435      2440      2395      2378      2380      2390      2359      2306      2341      2326 
dram[8]:      2368      2370      2416      2377      2436      2360      2454      2389      2413      2365      2418      2418      2358      2269      2341      2230 
dram[9]:      2374      2379      2383      2317      2455      2371      2462      2433      2373      2374      2429      2410      2364      2358      2328      2324 
dram[10]:      2405      2389      2403      2349      2387      2344      2413      2432      2394      2354      2419      2389      2325      2316      2301      2295 
dram[11]:      2360      2418      2363      2383      2387      2390      2431      2393      2399      2386      2389      2423      2309      2333      2283      2340 
total dram reads = 454405
bank skew: 2462/2230 = 1.10
chip skew: 38134/37685 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0       128       124       108       112 
dram[1]:         1         0         0         0         0         0         0         0         0         0         0         0       132       130       104       112 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0       130       130       112       112 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0       118       121       112       104 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0       115       126       112       112 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0       117       130       102       104 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0       129       124       116       104 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0       125       135        98        92 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0       130       131       106       100 
dram[9]:         0         0         0         0         0         0         0         0         0         0         4         4       122       135       116       112 
dram[10]:         0         0         0         0         0         0         0         0         0         0         4         4       129       128       107       100 
dram[11]:         0         0         0         0         0         0         0         0         0         0         4         6       136       141       100       100 
total dram writes = 5650
min_bank_accesses = 0!
chip skew: 493/450 = 1.10
average mf latency per bank:
dram[0]:       1113      1121      1234      1264      1138      1054      1195      1089      1136      1030      1192      1040    144759     13428      1947      1283
dram[1]:       1271      1290      1301      1260      1098      1082      1198      1180      1101      1157      1127      1066     12343     12779      1354      1303
dram[2]:       1311      1275      1364      1275      1084      1008      1297      1208      1274      1218      1114      1037     21441     22352      1456      1426
dram[3]:       1298      1251      1294      1158      1126      1064      1286      1155      1262      1177      1027       981     16541     17521      1397      1300
dram[4]:       1289      1223      1125      1092      1235      1234      1136      1084      1196      1193      1106      1084     18791     19138      1356      1369
dram[5]:       1235      1210      1142      1226      1172      1101      1206      1139      1264      1147      1088      1135     14329     17735      1362      1311
dram[6]:       1255      1230      1204      1122      1144      1122      1228      1181      1165      1134      1254      1248     13110     13035      1221      1220
dram[7]:       1155      1149      1206      1237      1191      1082      1229      1178      1157      1137      1255      1143     15113     14523      1315      1357
dram[8]:       1149      1187      1195      1099      1045      1058      1179      1181      1219      1183      1788      1139     14666     15242      1409      1386
dram[9]:       1234      1235      1164      1232      1081      1147      1280      1228      1198      1138      1191      1088     16502     15378      1333      1274
dram[10]:       1240      1142      1208      1169      1206      1169      1166      1216      1208      1154      1045      1096     15079     16004      1295      1281
dram[11]:       1193      1132      1253      1199      1161      1149      1367      1340      1201      1102      1144      1107     19458     18004      1349      1210
maximum mf latency per bank:
dram[0]:       1767      2264      2476      2603      2340      2523      2461      2519      1979      2057      2653      2297      3074      2718      2292      2125
dram[1]:       2259      1908      2471      2601      1918      1916      2652      2329      1748      2425      2654      2662      2690      2717      2274      2595
dram[2]:       1917      2318      2478      2419      2018      1921      2635      1952      2457      2202      1905      1960      2697      2653      2370      2284
dram[3]:       1759      2308      2475      2306      2017      2523      2635      1902      2634      2199      2521      1737      2111      2688      2349      1744
dram[4]:       2256      2312      2603      2261      2344      2006      2633      1867      1883      2425      2522      2426      2455      2723      2285      2596
dram[5]:       2154      2148      2600      2424      2650      2026      2637      2291      2521      2300      2068      2298      2718      2313      2704      2119
dram[6]:       2150      1824      2601      2302      1985      2647      2647      2518      2428      2307      2651      2193      2475      2300      2298      2594
dram[7]:       1894      1751      2477      1797      2339      2522      2637      2760      1984      2307      2521      2298      2270      2714      2140      2596
dram[8]:       2261      2321      2294      1925      2334      2519      2633      2759      2426      2298      2521      2297      2690      2719      2285      2289
dram[9]:       1744      2301      2472      2300      1786      2522      2335      2517      2071      2303      2525      2301      2311      2599      2092      2603
dram[10]:       1813      2305      2473      2420      2465      2524      2635      2761      1977      2301      2071      2425      2718      2685      2286      2114
dram[11]:       2448      1774      2498      1772      2355      2519      2656      2762      2105      2316      2069      2182      2713      2691      2294      2285

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15415364 n_nop=15312765 n_act=32432 n_pre=32416 n_ref_event=0 n_req=37849 n_rd=37728 n_rd_L2_A=0 n_write=0 n_wr_bk=472 bw_util=0.009912
n_activity=2403221 dram_eff=0.06358
bk0: 2347a 15312239i bk1: 2366a 15312934i bk2: 2345a 15310684i bk3: 2375a 15308717i bk4: 2383a 15307846i bk5: 2381a 15307047i bk6: 2416a 15303444i bk7: 2384a 15304723i bk8: 2325a 15311365i bk9: 2404a 15309279i bk10: 2352a 15310195i bk11: 2412a 15307769i bk12: 2332a 15310823i bk13: 2363a 15308793i bk14: 2246a 15315725i bk15: 2297a 15313557i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.143174
Row_Buffer_Locality_read = 0.143607
Row_Buffer_Locality_write = 0.008264
Bank_Level_Parallism = 1.253970
Bank_Level_Parallism_Col = 1.087052
Bank_Level_Parallism_Ready = 1.001868
write_to_read_ratio_blp_rw_average = 0.006413
GrpLevelPara = 1.073170 

BW Util details:
bwutil = 0.009912 
total_CMD = 15415364 
util_bw = 152800 
Wasted_Col = 694162 
Wasted_Row = 582560 
Idle = 13985842 

BW Util Bottlenecks: 
RCDc_limit = 741457 
RCDWRc_limit = 1477 
WTRc_limit = 1082 
RTWc_limit = 1868 
CCDLc_limit = 6559 
rwq = 0 
CCDLc_limit_alone = 6447 
WTRc_limit_alone = 1043 
RTWc_limit_alone = 1795 

Commands details: 
total_CMD = 15415364 
n_nop = 15312765 
Read = 37728 
Write = 0 
L2_Alloc = 0 
L2_WB = 472 
n_act = 32432 
n_pre = 32416 
n_ref = 0 
n_req = 37849 
total_req = 38200 

Dual Bus Interface Util: 
issued_total_row = 64848 
issued_total_col = 38200 
Row_Bus_Util =  0.004207 
CoL_Bus_Util = 0.002478 
Either_Row_CoL_Bus_Util = 0.006656 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.004376 
queue_avg = 0.015637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0156373
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15415364 n_nop=15312865 n_act=32377 n_pre=32361 n_ref_event=0 n_req=37885 n_rd=37762 n_rd_L2_A=0 n_write=0 n_wr_bk=479 bw_util=0.009923
n_activity=2402652 dram_eff=0.06366
bk0: 2351a 15314072i bk1: 2357a 15313672i bk2: 2320a 15311227i bk3: 2355a 15310795i bk4: 2380a 15306786i bk5: 2414a 15305906i bk6: 2391a 15305774i bk7: 2415a 15306179i bk8: 2387a 15307358i bk9: 2386a 15309575i bk10: 2360a 15309480i bk11: 2410a 15306552i bk12: 2284a 15313108i bk13: 2351a 15311713i bk14: 2299a 15312339i bk15: 2302a 15313652i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.145440
Row_Buffer_Locality_read = 0.145834
Row_Buffer_Locality_write = 0.024390
Bank_Level_Parallism = 1.251219
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.003474
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.009923 
total_CMD = 15415364 
util_bw = 152964 
Wasted_Col = 693756 
Wasted_Row = 583474 
Idle = 13985170 

BW Util Bottlenecks: 
RCDc_limit = 740332 
RCDWRc_limit = 1432 
WTRc_limit = 1464 
RTWc_limit = 2070 
CCDLc_limit = 6847 
rwq = 0 
CCDLc_limit_alone = 6721 
WTRc_limit_alone = 1418 
RTWc_limit_alone = 1990 

Commands details: 
total_CMD = 15415364 
n_nop = 15312865 
Read = 37762 
Write = 0 
L2_Alloc = 0 
L2_WB = 479 
n_act = 32377 
n_pre = 32361 
n_ref = 0 
n_req = 37885 
total_req = 38241 

Dual Bus Interface Util: 
issued_total_row = 64738 
issued_total_col = 38241 
Row_Bus_Util =  0.004200 
CoL_Bus_Util = 0.002481 
Either_Row_CoL_Bus_Util = 0.006649 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.004683 
queue_avg = 0.016467 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0164671
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15415364 n_nop=15313064 n_act=32298 n_pre=32282 n_ref_event=0 n_req=37838 n_rd=37714 n_rd_L2_A=0 n_write=0 n_wr_bk=484 bw_util=0.009912
n_activity=2409876 dram_eff=0.0634
bk0: 2378a 15314056i bk1: 2348a 15312492i bk2: 2335a 15309149i bk3: 2372a 15309718i bk4: 2387a 15305955i bk5: 2379a 15308108i bk6: 2356a 15309534i bk7: 2379a 15307364i bk8: 2406a 15308282i bk9: 2380a 15309629i bk10: 2420a 15304816i bk11: 2367a 15310484i bk12: 2356a 15313401i bk13: 2304a 15315457i bk14: 2269a 15314523i bk15: 2278a 15314080i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.146467
Row_Buffer_Locality_read = 0.146816
Row_Buffer_Locality_write = 0.040323
Bank_Level_Parallism = 1.243834
Bank_Level_Parallism_Col = 1.085668
Bank_Level_Parallism_Ready = 1.003663
write_to_read_ratio_blp_rw_average = 0.006410
GrpLevelPara = 1.070750 

BW Util details:
bwutil = 0.009912 
total_CMD = 15415364 
util_bw = 152792 
Wasted_Col = 693673 
Wasted_Row = 585080 
Idle = 13983819 

BW Util Bottlenecks: 
RCDc_limit = 739263 
RCDWRc_limit = 1465 
WTRc_limit = 1168 
RTWc_limit = 1858 
CCDLc_limit = 6801 
rwq = 0 
CCDLc_limit_alone = 6642 
WTRc_limit_alone = 1076 
RTWc_limit_alone = 1791 

Commands details: 
total_CMD = 15415364 
n_nop = 15313064 
Read = 37714 
Write = 0 
L2_Alloc = 0 
L2_WB = 484 
n_act = 32298 
n_pre = 32282 
n_ref = 0 
n_req = 37838 
total_req = 38198 

Dual Bus Interface Util: 
issued_total_row = 64580 
issued_total_col = 38198 
Row_Bus_Util =  0.004189 
CoL_Bus_Util = 0.002478 
Either_Row_CoL_Bus_Util = 0.006636 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.004673 
queue_avg = 0.015086 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0150856
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15415364 n_nop=15312872 n_act=32300 n_pre=32284 n_ref_event=0 n_req=38005 n_rd=37888 n_rd_L2_A=0 n_write=0 n_wr_bk=455 bw_util=0.009949
n_activity=2406170 dram_eff=0.06374
bk0: 2349a 15312398i bk1: 2387a 15314030i bk2: 2307a 15311382i bk3: 2417a 15307647i bk4: 2345a 15309584i bk5: 2376a 15309062i bk6: 2389a 15308392i bk7: 2447a 15304876i bk8: 2389a 15310553i bk9: 2362a 15310893i bk10: 2418a 15305984i bk11: 2425a 15309379i bk12: 2340a 15313262i bk13: 2337a 15311702i bk14: 2288a 15311155i bk15: 2312a 15310880i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.150164
Row_Buffer_Locality_read = 0.150470
Row_Buffer_Locality_write = 0.051282
Bank_Level_Parallism = 1.251566
Bank_Level_Parallism_Col = 1.087914
Bank_Level_Parallism_Ready = 1.003232
write_to_read_ratio_blp_rw_average = 0.006060
GrpLevelPara = 1.072120 

BW Util details:
bwutil = 0.009949 
total_CMD = 15415364 
util_bw = 153372 
Wasted_Col = 691708 
Wasted_Row = 582714 
Idle = 13987570 

BW Util Bottlenecks: 
RCDc_limit = 738718 
RCDWRc_limit = 1333 
WTRc_limit = 1234 
RTWc_limit = 1822 
CCDLc_limit = 6937 
rwq = 0 
CCDLc_limit_alone = 6760 
WTRc_limit_alone = 1151 
RTWc_limit_alone = 1728 

Commands details: 
total_CMD = 15415364 
n_nop = 15312872 
Read = 37888 
Write = 0 
L2_Alloc = 0 
L2_WB = 455 
n_act = 32300 
n_pre = 32284 
n_ref = 0 
n_req = 38005 
total_req = 38343 

Dual Bus Interface Util: 
issued_total_row = 64584 
issued_total_col = 38343 
Row_Bus_Util =  0.004190 
CoL_Bus_Util = 0.002487 
Either_Row_CoL_Bus_Util = 0.006649 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.004244 
queue_avg = 0.016796 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0167961
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15415364 n_nop=15313361 n_act=32143 n_pre=32127 n_ref_event=0 n_req=37804 n_rd=37685 n_rd_L2_A=0 n_write=0 n_wr_bk=465 bw_util=0.009899
n_activity=2396584 dram_eff=0.06367
bk0: 2343a 15315035i bk1: 2351a 15314142i bk2: 2332a 15311107i bk3: 2359a 15310425i bk4: 2330a 15311015i bk5: 2386a 15309040i bk6: 2407a 15306372i bk7: 2411a 15307070i bk8: 2372a 15309459i bk9: 2377a 15308167i bk10: 2411a 15309931i bk11: 2409a 15309888i bk12: 2332a 15311875i bk13: 2354a 15311139i bk14: 2247a 15314000i bk15: 2264a 15313658i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.149799
Row_Buffer_Locality_read = 0.150166
Row_Buffer_Locality_write = 0.033613
Bank_Level_Parallism = 1.247420
Bank_Level_Parallism_Col = 1.087290
Bank_Level_Parallism_Ready = 1.002365
write_to_read_ratio_blp_rw_average = 0.005920
GrpLevelPara = 1.072385 

BW Util details:
bwutil = 0.009899 
total_CMD = 15415364 
util_bw = 152600 
Wasted_Col = 689105 
Wasted_Row = 581522 
Idle = 13992137 

BW Util Bottlenecks: 
RCDc_limit = 735311 
RCDWRc_limit = 1422 
WTRc_limit = 1361 
RTWc_limit = 1762 
CCDLc_limit = 6861 
rwq = 0 
CCDLc_limit_alone = 6721 
WTRc_limit_alone = 1277 
RTWc_limit_alone = 1706 

Commands details: 
total_CMD = 15415364 
n_nop = 15313361 
Read = 37685 
Write = 0 
L2_Alloc = 0 
L2_WB = 465 
n_act = 32143 
n_pre = 32127 
n_ref = 0 
n_req = 37804 
total_req = 38150 

Dual Bus Interface Util: 
issued_total_row = 64270 
issued_total_col = 38150 
Row_Bus_Util =  0.004169 
CoL_Bus_Util = 0.002475 
Either_Row_CoL_Bus_Util = 0.006617 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.004088 
queue_avg = 0.015990 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0159901
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15415364 n_nop=15312963 n_act=32256 n_pre=32240 n_ref_event=0 n_req=37956 n_rd=37838 n_rd_L2_A=0 n_write=0 n_wr_bk=453 bw_util=0.009936
n_activity=2396570 dram_eff=0.06391
bk0: 2347a 15314973i bk1: 2361a 15313571i bk2: 2372a 15310227i bk3: 2334a 15309484i bk4: 2393a 15308273i bk5: 2376a 15311495i bk6: 2391a 15307472i bk7: 2445a 15307203i bk8: 2359a 15308392i bk9: 2379a 15307580i bk10: 2398a 15309191i bk11: 2377a 15310552i bk12: 2342a 15309621i bk13: 2354a 15310274i bk14: 2262a 15314013i bk15: 2348a 15310650i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.150227
Row_Buffer_Locality_read = 0.150510
Row_Buffer_Locality_write = 0.059322
Bank_Level_Parallism = 1.253025
Bank_Level_Parallism_Col = 1.087302
Bank_Level_Parallism_Ready = 1.002356
write_to_read_ratio_blp_rw_average = 0.006107
GrpLevelPara = 1.071991 

BW Util details:
bwutil = 0.009936 
total_CMD = 15415364 
util_bw = 153164 
Wasted_Col = 690731 
Wasted_Row = 580856 
Idle = 13990613 

BW Util Bottlenecks: 
RCDc_limit = 737664 
RCDWRc_limit = 1367 
WTRc_limit = 1126 
RTWc_limit = 1819 
CCDLc_limit = 6487 
rwq = 0 
CCDLc_limit_alone = 6330 
WTRc_limit_alone = 1037 
RTWc_limit_alone = 1751 

Commands details: 
total_CMD = 15415364 
n_nop = 15312963 
Read = 37838 
Write = 0 
L2_Alloc = 0 
L2_WB = 453 
n_act = 32256 
n_pre = 32240 
n_ref = 0 
n_req = 37956 
total_req = 38291 

Dual Bus Interface Util: 
issued_total_row = 64496 
issued_total_col = 38291 
Row_Bus_Util =  0.004184 
CoL_Bus_Util = 0.002484 
Either_Row_CoL_Bus_Util = 0.006643 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.003769 
queue_avg = 0.017023 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0170232
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15415364 n_nop=15313202 n_act=32191 n_pre=32175 n_ref_event=0 n_req=37876 n_rd=37757 n_rd_L2_A=0 n_write=0 n_wr_bk=473 bw_util=0.00992
n_activity=2384381 dram_eff=0.06413
bk0: 2390a 15312775i bk1: 2316a 15315750i bk2: 2390a 15306523i bk3: 2353a 15308783i bk4: 2385a 15309308i bk5: 2352a 15311417i bk6: 2373a 15309372i bk7: 2393a 15307585i bk8: 2378a 15310474i bk9: 2366a 15309821i bk10: 2405a 15307939i bk11: 2359a 15311236i bk12: 2323a 15311758i bk13: 2352a 15311146i bk14: 2329a 15311559i bk15: 2293a 15315248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.150148
Row_Buffer_Locality_read = 0.150489
Row_Buffer_Locality_write = 0.042017
Bank_Level_Parallism = 1.252844
Bank_Level_Parallism_Col = 1.090501
Bank_Level_Parallism_Ready = 1.003660
write_to_read_ratio_blp_rw_average = 0.006343
GrpLevelPara = 1.075439 

BW Util details:
bwutil = 0.009920 
total_CMD = 15415364 
util_bw = 152920 
Wasted_Col = 687329 
Wasted_Row = 577920 
Idle = 13997195 

BW Util Bottlenecks: 
RCDc_limit = 735278 
RCDWRc_limit = 1373 
WTRc_limit = 1358 
RTWc_limit = 2047 
CCDLc_limit = 6736 
rwq = 0 
CCDLc_limit_alone = 6609 
WTRc_limit_alone = 1291 
RTWc_limit_alone = 1987 

Commands details: 
total_CMD = 15415364 
n_nop = 15313202 
Read = 37757 
Write = 0 
L2_Alloc = 0 
L2_WB = 473 
n_act = 32191 
n_pre = 32175 
n_ref = 0 
n_req = 37876 
total_req = 38230 

Dual Bus Interface Util: 
issued_total_row = 64366 
issued_total_col = 38230 
Row_Bus_Util =  0.004175 
CoL_Bus_Util = 0.002480 
Either_Row_CoL_Bus_Util = 0.006627 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.004248 
queue_avg = 0.015003 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0150028
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15415364 n_nop=15312099 n_act=32679 n_pre=32663 n_ref_event=0 n_req=38131 n_rd=38015 n_rd_L2_A=0 n_write=0 n_wr_bk=450 bw_util=0.009981
n_activity=2407998 dram_eff=0.0639
bk0: 2342a 15313435i bk1: 2337a 15313373i bk2: 2387a 15307346i bk3: 2394a 15306514i bk4: 2397a 15308611i bk5: 2408a 15307006i bk6: 2435a 15304521i bk7: 2440a 15302292i bk8: 2395a 15307814i bk9: 2378a 15307459i bk10: 2380a 15308728i bk11: 2390a 15307982i bk12: 2359a 15309135i bk13: 2306a 15311255i bk14: 2341a 15312254i bk15: 2326a 15312445i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.143033
Row_Buffer_Locality_read = 0.143364
Row_Buffer_Locality_write = 0.034483
Bank_Level_Parallism = 1.260341
Bank_Level_Parallism_Col = 1.091593
Bank_Level_Parallism_Ready = 1.003405
write_to_read_ratio_blp_rw_average = 0.006074
GrpLevelPara = 1.074945 

BW Util details:
bwutil = 0.009981 
total_CMD = 15415364 
util_bw = 153860 
Wasted_Col = 696122 
Wasted_Row = 584240 
Idle = 13981142 

BW Util Bottlenecks: 
RCDc_limit = 745908 
RCDWRc_limit = 1371 
WTRc_limit = 1164 
RTWc_limit = 1855 
CCDLc_limit = 7004 
rwq = 0 
CCDLc_limit_alone = 6854 
WTRc_limit_alone = 1090 
RTWc_limit_alone = 1779 

Commands details: 
total_CMD = 15415364 
n_nop = 15312099 
Read = 38015 
Write = 0 
L2_Alloc = 0 
L2_WB = 450 
n_act = 32679 
n_pre = 32663 
n_ref = 0 
n_req = 38131 
total_req = 38465 

Dual Bus Interface Util: 
issued_total_row = 65342 
issued_total_col = 38465 
Row_Bus_Util =  0.004239 
CoL_Bus_Util = 0.002495 
Either_Row_CoL_Bus_Util = 0.006699 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.005249 
queue_avg = 0.016602 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0166019
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15415364 n_nop=15311981 n_act=32724 n_pre=32708 n_ref_event=0 n_req=38101 n_rd=37982 n_rd_L2_A=0 n_write=0 n_wr_bk=467 bw_util=0.009977
n_activity=2404459 dram_eff=0.06396
bk0: 2368a 15313865i bk1: 2370a 15312774i bk2: 2416a 15305439i bk3: 2377a 15306328i bk4: 2436a 15307031i bk5: 2360a 15308959i bk6: 2454a 15302736i bk7: 2389a 15305377i bk8: 2413a 15306590i bk9: 2365a 15309620i bk10: 2418a 15308088i bk11: 2418a 15306131i bk12: 2358a 15309203i bk13: 2269a 15314045i bk14: 2341a 15308674i bk15: 2230a 15314426i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.141177
Row_Buffer_Locality_read = 0.141435
Row_Buffer_Locality_write = 0.058824
Bank_Level_Parallism = 1.262255
Bank_Level_Parallism_Col = 1.091770
Bank_Level_Parallism_Ready = 1.003301
write_to_read_ratio_blp_rw_average = 0.006230
GrpLevelPara = 1.075908 

BW Util details:
bwutil = 0.009977 
total_CMD = 15415364 
util_bw = 153796 
Wasted_Col = 696653 
Wasted_Row = 582409 
Idle = 13982506 

BW Util Bottlenecks: 
RCDc_limit = 747085 
RCDWRc_limit = 1374 
WTRc_limit = 1210 
RTWc_limit = 1796 
CCDLc_limit = 6642 
rwq = 0 
CCDLc_limit_alone = 6494 
WTRc_limit_alone = 1150 
RTWc_limit_alone = 1708 

Commands details: 
total_CMD = 15415364 
n_nop = 15311981 
Read = 37982 
Write = 0 
L2_Alloc = 0 
L2_WB = 467 
n_act = 32724 
n_pre = 32708 
n_ref = 0 
n_req = 38101 
total_req = 38449 

Dual Bus Interface Util: 
issued_total_row = 65432 
issued_total_col = 38449 
Row_Bus_Util =  0.004245 
CoL_Bus_Util = 0.002494 
Either_Row_CoL_Bus_Util = 0.006706 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.004817 
queue_avg = 0.016546 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.016546
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15415364 n_nop=15311967 n_act=32666 n_pre=32650 n_ref_event=0 n_req=38258 n_rd=38134 n_rd_L2_A=0 n_write=0 n_wr_bk=493 bw_util=0.01002
n_activity=2398736 dram_eff=0.06441
bk0: 2374a 15313960i bk1: 2379a 15313663i bk2: 2383a 15306820i bk3: 2317a 15309716i bk4: 2455a 15304690i bk5: 2371a 15309885i bk6: 2462a 15303996i bk7: 2433a 15306090i bk8: 2373a 15307995i bk9: 2374a 15308676i bk10: 2429a 15305615i bk11: 2410a 15307282i bk12: 2364a 15309206i bk13: 2358a 15308613i bk14: 2328a 15310605i bk15: 2324a 15312176i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.146218
Row_Buffer_Locality_read = 0.146510
Row_Buffer_Locality_write = 0.056452
Bank_Level_Parallism = 1.264485
Bank_Level_Parallism_Col = 1.092738
Bank_Level_Parallism_Ready = 1.002745
write_to_read_ratio_blp_rw_average = 0.006345
GrpLevelPara = 1.077054 

BW Util details:
bwutil = 0.010023 
total_CMD = 15415364 
util_bw = 154508 
Wasted_Col = 694998 
Wasted_Row = 582104 
Idle = 13983754 

BW Util Bottlenecks: 
RCDc_limit = 745124 
RCDWRc_limit = 1437 
WTRc_limit = 1307 
RTWc_limit = 1901 
CCDLc_limit = 6864 
rwq = 0 
CCDLc_limit_alone = 6725 
WTRc_limit_alone = 1240 
RTWc_limit_alone = 1829 

Commands details: 
total_CMD = 15415364 
n_nop = 15311967 
Read = 38134 
Write = 0 
L2_Alloc = 0 
L2_WB = 493 
n_act = 32666 
n_pre = 32650 
n_ref = 0 
n_req = 38258 
total_req = 38627 

Dual Bus Interface Util: 
issued_total_row = 65316 
issued_total_col = 38627 
Row_Bus_Util =  0.004237 
CoL_Bus_Util = 0.002506 
Either_Row_CoL_Bus_Util = 0.006707 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.005281 
queue_avg = 0.017491 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0174906
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15415364 n_nop=15312317 n_act=32586 n_pre=32570 n_ref_event=0 n_req=38039 n_rd=37915 n_rd_L2_A=0 n_write=0 n_wr_bk=472 bw_util=0.009961
n_activity=2398864 dram_eff=0.06401
bk0: 2405a 15311447i bk1: 2389a 15311045i bk2: 2403a 15305155i bk3: 2349a 15308709i bk4: 2387a 15307727i bk5: 2344a 15311917i bk6: 2413a 15307293i bk7: 2432a 15308155i bk8: 2394a 15306569i bk9: 2354a 15308855i bk10: 2419a 15305819i bk11: 2389a 15307667i bk12: 2325a 15311991i bk13: 2316a 15311283i bk14: 2301a 15314549i bk15: 2295a 15313039i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.143405
Row_Buffer_Locality_read = 0.143716
Row_Buffer_Locality_write = 0.048387
Bank_Level_Parallism = 1.256762
Bank_Level_Parallism_Col = 1.091791
Bank_Level_Parallism_Ready = 1.002429
write_to_read_ratio_blp_rw_average = 0.006780
GrpLevelPara = 1.075526 

BW Util details:
bwutil = 0.009961 
total_CMD = 15415364 
util_bw = 153548 
Wasted_Col = 694926 
Wasted_Row = 581276 
Idle = 13985614 

BW Util Bottlenecks: 
RCDc_limit = 744050 
RCDWRc_limit = 1469 
WTRc_limit = 1255 
RTWc_limit = 2394 
CCDLc_limit = 6785 
rwq = 0 
CCDLc_limit_alone = 6571 
WTRc_limit_alone = 1186 
RTWc_limit_alone = 2249 

Commands details: 
total_CMD = 15415364 
n_nop = 15312317 
Read = 37915 
Write = 0 
L2_Alloc = 0 
L2_WB = 472 
n_act = 32586 
n_pre = 32570 
n_ref = 0 
n_req = 38039 
total_req = 38387 

Dual Bus Interface Util: 
issued_total_row = 65156 
issued_total_col = 38387 
Row_Bus_Util =  0.004227 
CoL_Bus_Util = 0.002490 
Either_Row_CoL_Bus_Util = 0.006685 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.004813 
queue_avg = 0.015357 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.015357
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15415364 n_nop=15311907 n_act=32725 n_pre=32709 n_ref_event=0 n_req=38111 n_rd=37987 n_rd_L2_A=0 n_write=0 n_wr_bk=487 bw_util=0.009983
n_activity=2406869 dram_eff=0.06394
bk0: 2360a 15309646i bk1: 2418a 15307147i bk2: 2363a 15306192i bk3: 2383a 15307165i bk4: 2387a 15308129i bk5: 2390a 15307547i bk6: 2431a 15306228i bk7: 2393a 15307914i bk8: 2399a 15305224i bk9: 2386a 15307482i bk10: 2389a 15306908i bk11: 2423a 15307209i bk12: 2309a 15312942i bk13: 2333a 15310448i bk14: 2283a 15313856i bk15: 2340a 15311514i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.141377
Row_Buffer_Locality_read = 0.141733
Row_Buffer_Locality_write = 0.032258
Bank_Level_Parallism = 1.263044
Bank_Level_Parallism_Col = 1.091518
Bank_Level_Parallism_Ready = 1.003039
write_to_read_ratio_blp_rw_average = 0.006453
GrpLevelPara = 1.075967 

BW Util details:
bwutil = 0.009983 
total_CMD = 15415364 
util_bw = 153896 
Wasted_Col = 697174 
Wasted_Row = 584005 
Idle = 13980289 

BW Util Bottlenecks: 
RCDc_limit = 746919 
RCDWRc_limit = 1456 
WTRc_limit = 1265 
RTWc_limit = 1956 
CCDLc_limit = 6814 
rwq = 0 
CCDLc_limit_alone = 6683 
WTRc_limit_alone = 1211 
RTWc_limit_alone = 1879 

Commands details: 
total_CMD = 15415364 
n_nop = 15311907 
Read = 37987 
Write = 0 
L2_Alloc = 0 
L2_WB = 487 
n_act = 32725 
n_pre = 32709 
n_ref = 0 
n_req = 38111 
total_req = 38474 

Dual Bus Interface Util: 
issued_total_row = 65434 
issued_total_col = 38474 
Row_Bus_Util =  0.004245 
CoL_Bus_Util = 0.002496 
Either_Row_CoL_Bus_Util = 0.006711 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.004359 
queue_avg = 0.017625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0176248

========= L2 cache stats =========
L2_cache_bank[0]: Access = 967855, Miss = 18911, Miss_rate = 0.020, Pending_hits = 17, Reservation_fails = 98
L2_cache_bank[1]: Access = 144370, Miss = 19146, Miss_rate = 0.133, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 141320, Miss = 18932, Miss_rate = 0.134, Pending_hits = 3, Reservation_fails = 48
L2_cache_bank[3]: Access = 143271, Miss = 19154, Miss_rate = 0.134, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[4]: Access = 197885, Miss = 19079, Miss_rate = 0.096, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 218683, Miss = 18979, Miss_rate = 0.087, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 177773, Miss = 18986, Miss_rate = 0.107, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 188719, Miss = 19219, Miss_rate = 0.102, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 198417, Miss = 18930, Miss_rate = 0.095, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[9]: Access = 193393, Miss = 19079, Miss_rate = 0.099, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 168722, Miss = 19029, Miss_rate = 0.113, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 195988, Miss = 19142, Miss_rate = 0.098, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 162076, Miss = 19153, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 160629, Miss = 18948, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 186783, Miss = 19189, Miss_rate = 0.103, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 172560, Miss = 19135, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 179584, Miss = 19370, Miss_rate = 0.108, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[17]: Access = 177650, Miss = 18942, Miss_rate = 0.107, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 194490, Miss = 19336, Miss_rate = 0.099, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 185041, Miss = 19134, Miss_rate = 0.103, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[20]: Access = 187307, Miss = 19213, Miss_rate = 0.103, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 191312, Miss = 19028, Miss_rate = 0.099, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 211824, Miss = 19089, Miss_rate = 0.090, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 192555, Miss = 19234, Miss_rate = 0.100, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 5138207
L2_total_cache_misses = 458357
L2_total_cache_miss_rate = 0.0892
L2_total_cache_pending_hits = 56
L2_total_cache_reservation_fails = 146
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3237266
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 118679
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 146
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 335726
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 56
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1442528
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 993
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2959
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3691727
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1446480
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 146
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=5138207
icnt_total_pkts_simt_to_mem=5138207
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 5138207
Req_Network_cycles = 6011149
Req_Network_injected_packets_per_cycle =       0.8548 
Req_Network_conflicts_per_cycle =       0.7759
Req_Network_conflicts_per_cycle_util =       2.3114
Req_Bank_Level_Parallism =       2.5463
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.9098
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0356

Reply_Network_injected_packets_num = 5138207
Reply_Network_cycles = 6011149
Reply_Network_injected_packets_per_cycle =        0.8548
Reply_Network_conflicts_per_cycle =        1.0054
Reply_Network_conflicts_per_cycle_util =       2.9761
Reply_Bank_Level_Parallism =       2.5303
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2295
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0285
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 50 min, 23 sec (10223 sec)
gpgpu_simulation_rate = 5294 (inst/sec)
gpgpu_simulation_rate = 588 (cycle/sec)
gpgpu_silicon_slowdown = 2321428x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe24462b9c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b90..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffe24462ca0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b70..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b68..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462cc0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b58..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe24462b50..

GPGPU-Sim PTX: cudaLaunch for 0x0x560a4757f35a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_ 
GPGPU-Sim PTX: pushing kernel '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_' to stream 0, gridDim= (13,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 28 bind to kernel 20 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 29 bind to kernel 20 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_'
Destroy streams for kernel 20: size 0
kernel_name = _Z15dfindcompmintwoiPj14ComponentSpaceS_S_S_Pb13GlobalBarrierS1_S_ 
kernel_launch_uid = 20 
gpu_sim_cycle = 7117
gpu_sim_insn = 205952
gpu_ipc =      28.9380
gpu_tot_sim_cycle = 6018266
gpu_tot_sim_insn = 54333004
gpu_tot_ipc =       9.0280
gpu_tot_issued_cta = 251
gpu_occupancy = 24.9898% 
gpu_tot_occupancy = 16.7105% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0313
partiton_level_parallism_total  =       0.8538
partiton_level_parallism_util =       2.3978
partiton_level_parallism_util_total  =       2.5463
L2_BW  =       1.3686 GB/Sec
L2_BW_total  =      37.2942 GB/Sec
gpu_total_sim_rate=5310

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 559518, Miss = 114087, Miss_rate = 0.204, Pending_hits = 186, Reservation_fails = 38681
	L1D_cache_core[1]: Access = 337610, Miss = 54676, Miss_rate = 0.162, Pending_hits = 113, Reservation_fails = 20310
	L1D_cache_core[2]: Access = 233416, Miss = 55302, Miss_rate = 0.237, Pending_hits = 120, Reservation_fails = 29510
	L1D_cache_core[3]: Access = 185938, Miss = 49711, Miss_rate = 0.267, Pending_hits = 107, Reservation_fails = 28197
	L1D_cache_core[4]: Access = 242811, Miss = 51484, Miss_rate = 0.212, Pending_hits = 45, Reservation_fails = 25092
	L1D_cache_core[5]: Access = 202118, Miss = 57364, Miss_rate = 0.284, Pending_hits = 55, Reservation_fails = 36666
	L1D_cache_core[6]: Access = 190811, Miss = 37477, Miss_rate = 0.196, Pending_hits = 45, Reservation_fails = 17494
	L1D_cache_core[7]: Access = 247766, Miss = 54683, Miss_rate = 0.221, Pending_hits = 61, Reservation_fails = 28342
	L1D_cache_core[8]: Access = 284325, Miss = 78898, Miss_rate = 0.277, Pending_hits = 49, Reservation_fails = 50434
	L1D_cache_core[9]: Access = 201489, Miss = 47004, Miss_rate = 0.233, Pending_hits = 72, Reservation_fails = 29875
	L1D_cache_core[10]: Access = 200504, Miss = 42164, Miss_rate = 0.210, Pending_hits = 70, Reservation_fails = 22445
	L1D_cache_core[11]: Access = 232946, Miss = 56525, Miss_rate = 0.243, Pending_hits = 89, Reservation_fails = 37858
	L1D_cache_core[12]: Access = 57264, Miss = 5438, Miss_rate = 0.095, Pending_hits = 84, Reservation_fails = 734
	L1D_cache_core[13]: Access = 1909, Miss = 1525, Miss_rate = 0.799, Pending_hits = 119, Reservation_fails = 945
	L1D_cache_core[14]: Access = 1609, Miss = 1353, Miss_rate = 0.841, Pending_hits = 88, Reservation_fails = 937
	L1D_cache_core[15]: Access = 1722, Miss = 1365, Miss_rate = 0.793, Pending_hits = 105, Reservation_fails = 767
	L1D_cache_core[16]: Access = 1642, Miss = 1294, Miss_rate = 0.788, Pending_hits = 106, Reservation_fails = 648
	L1D_cache_core[17]: Access = 89599, Miss = 12784, Miss_rate = 0.143, Pending_hits = 119, Reservation_fails = 1284
	L1D_cache_core[18]: Access = 81441, Miss = 11795, Miss_rate = 0.145, Pending_hits = 131, Reservation_fails = 1095
	L1D_cache_core[19]: Access = 399368, Miss = 65342, Miss_rate = 0.164, Pending_hits = 234, Reservation_fails = 7021
	L1D_cache_core[20]: Access = 356248, Miss = 52947, Miss_rate = 0.149, Pending_hits = 255, Reservation_fails = 4198
	L1D_cache_core[21]: Access = 325723, Miss = 58177, Miss_rate = 0.179, Pending_hits = 212, Reservation_fails = 6077
	L1D_cache_core[22]: Access = 259294, Miss = 52788, Miss_rate = 0.204, Pending_hits = 227, Reservation_fails = 6690
	L1D_cache_core[23]: Access = 321099, Miss = 54870, Miss_rate = 0.171, Pending_hits = 198, Reservation_fails = 5044
	L1D_cache_core[24]: Access = 294078, Miss = 60913, Miss_rate = 0.207, Pending_hits = 223, Reservation_fails = 10494
	L1D_cache_core[25]: Access = 291697, Miss = 45269, Miss_rate = 0.155, Pending_hits = 249, Reservation_fails = 3890
	L1D_cache_core[26]: Access = 334258, Miss = 59316, Miss_rate = 0.177, Pending_hits = 215, Reservation_fails = 7683
	L1D_cache_core[27]: Access = 374535, Miss = 77997, Miss_rate = 0.208, Pending_hits = 218, Reservation_fails = 12631
	L1D_cache_core[28]: Access = 285689, Miss = 51309, Miss_rate = 0.180, Pending_hits = 212, Reservation_fails = 8477
	L1D_cache_core[29]: Access = 230388, Miss = 40973, Miss_rate = 0.178, Pending_hits = 245, Reservation_fails = 4728
	L1D_total_cache_accesses = 6826815
	L1D_total_cache_misses = 1354830
	L1D_total_cache_miss_rate = 0.1985
	L1D_total_cache_pending_hits = 4252
	L1D_total_cache_reservation_fails = 448247
	L1D_cache_data_port_util = 0.117
	L1D_cache_fill_port_util = 0.029
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4038366
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4245
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 977740
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 397332
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 359984
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4264
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1429367
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5443
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 50915
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 11663
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5380335
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1446480

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 397332
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 50915
ctas_completed 251, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
69910, 45491, 64298, 108909, 65798, 98592, 92414, 68242, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 
gpgpu_n_tot_thrd_icount = 251622336
gpgpu_n_tot_w_icount = 7863198
gpgpu_n_stall_shd_mem = 4252532
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3691950
gpgpu_n_mem_write_global = 1446480
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 9188564
gpgpu_n_store_insn = 1700966
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 591360
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2062971
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2189561
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:48919	W0_Idle:73749154	W0_Scoreboard:105825449	W1:2219769	W2:1374665	W3:617106	W4:501618	W5:365222	W6:330022	W7:208472	W8:177803	W9:153531	W10:135938	W11:91132	W12:101569	W13:102467	W14:86964	W15:90088	W16:77685	W17:65078	W18:61186	W19:55579	W20:59253	W21:47009	W22:44196	W23:35533	W24:45230	W25:39158	W26:48017	W27:43938	W28:40882	W29:62526	W30:73714	W31:94580	W32:413268
single_issue_nums: WS0:2113393	WS1:1974400	WS2:1877086	WS3:1898319	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10701640 {8:1337705,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 57859200 {40:1446480,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 94169800 {40:2354245,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 53508200 {40:1337705,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11571840 {8:1446480,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 94169800 {40:2354245,}
maxmflatency = 3074 
max_icnt2mem_latency = 2875 
maxmrqlatency = 493 
max_icnt2sh_latency = 231 
averagemflatency = 341 
avg_icnt2mem_latency = 125 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 8 
mrq_lat_table:426974 	1484 	2810 	7790 	10479 	1639 	1798 	2318 	661 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2958731 	1407244 	661823 	108135 	2497 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1115335 	203790 	131714 	96629 	2131578 	275766 	321884 	466740 	360165 	33026 	1803 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3199173 	711157 	511338 	382040 	239267 	88736 	6719 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4326 	1300 	294 	4 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        28        28        12        12        11         8         4         5        20        20        11        11        32        32        20        20 
dram[1]:        29        28        12        12         7         8         8         8        20        21        10        17        33        32        20        20 
dram[2]:        27        24        12        12         8         8        14        10        19        16        17        18        36        36        20        20 
dram[3]:        24        25        12        12         8         8         9         8        16        16        20        20        33        32        20        20 
dram[4]:        26        35        12        14        15         6         8         8        16        16        20        18        32        32        20        20 
dram[5]:        36        34        16        14         7         7         8         8        17        19        15        12        32        32        17        17 
dram[6]:        32        32        10         9         9         9         8        13        19        16        12        12        32        32        16        16 
dram[7]:        32        32        12        10         8         8        11         8        17        15        12        13        32        32        19        16 
dram[8]:        32        32         8        10         8         8         8        10        16        20        16        14        32        32        17        16 
dram[9]:        30        28        15        12         8         8        10        10        16        16        12        12        32        32        20        20 
dram[10]:        28        25        12        13         8         9         8         8        19        16        12        12        29        28        18        16 
dram[11]:        24        24        16        16         8         8         7         6        16        18        12        12        24        28        16        16 
maximum service time to same row:
dram[0]:    175553    179564    328175    328131    259440    256743    107092    105400    536330    536278    111914    117460    193997    191337    243917    251873 
dram[1]:    176942    167175    115902    116334    254033    251335    164204    161716    536248    537533    123105    123362    188684    168833    261684    271593 
dram[2]:    181812    181917    202694    206933    248681    248015    150614    152314    540084    195041    129860    137534    203105    205213    284386    295571 
dram[3]:    163154    157094    210695    214149    248012    309381    146922    271687    268830    272637    141530    144141    272996    270607    306199    314621 
dram[4]:    159672    173247    218652    219453    309381    391491    274275    276857    282594    279983    146731    155144    145723    156250    323690    334225 
dram[5]:    176125    185820    217182    113841    121155    123799    273655    276216    279245    279137    151326    158207    165401     88567    341142    349185 
dram[6]:    479339    484523    123371    125689    126463    129113     93362    103541    277995    217322    262129    251190     85511     82442    356179    362840 
dram[7]:    489694    494872    130018    181603    131738    134377    104251    106554    551658    546281    240279    229458    357936    112584    367481    391492 
dram[8]:    500039    505215    181006    267142    136373    136373    104010    101738    542209    539458    220071     72133    112619    112657    555750    182684 
dram[9]:     67397     72555    348308    337574    182727    182690    122411    119789    536732    534669     85385     93652    176648    207421    182724    183778 
dram[10]:     74241     73363    328435    328367    182652    182632    117148    128108    534551    536447     96828     99742    202074    203872    198402    208996 
dram[11]:     78013    120750    328280    328221    182631    182632     89184     90216    536429    536383    102822    106365    199258    196628    219093    232369 
average row accesses per activate:
dram[0]:  1.192581  1.204071  1.162618  1.156280  1.144572  1.140326  1.120594  1.121355  1.159601  1.176701  1.166088  1.162410  1.195553  1.181549  1.204762  1.200516 
dram[1]:  1.209147  1.203165  1.163490  1.166419  1.136581  1.136000  1.137488  1.156609  1.153697  1.174213  1.158566  1.145437  1.184977  1.207700  1.196199  1.208700 
dram[2]:  1.223251  1.184662  1.143487  1.156509  1.127007  1.141007  1.154336  1.147612  1.175379  1.167812  1.131899  1.162574  1.233230  1.217708  1.202823  1.195652 
dram[3]:  1.194812  1.232318  1.154077  1.159789  1.154604  1.155642  1.168787  1.146136  1.198094  1.169307  1.147059  1.181198  1.219537  1.203252  1.177665  1.176884 
dram[4]:  1.226060  1.209362  1.155027  1.167822  1.156327  1.160506  1.151675  1.158021  1.154258  1.151647  1.182442  1.187284  1.206333  1.204947  1.183281  1.175026 
dram[5]:  1.235914  1.210149  1.174257  1.149188  1.164477  1.176820  1.147864  1.172100  1.150171  1.147059  1.167478  1.179067  1.191863  1.192212  1.194893  1.186627 
dram[6]:  1.219388  1.208768  1.137012  1.150049  1.172566  1.166088  1.160391  1.152143  1.167403  1.155838  1.159036  1.181272  1.202654  1.196285  1.198376  1.212422 
dram[7]:  1.195508  1.187500  1.154255  1.136213  1.161900  1.154916  1.144805  1.122872  1.164883  1.150460  1.170684  1.156825  1.190737  1.196219  1.208461  1.188984 
dram[8]:  1.213115  1.203657  1.141777  1.119642  1.162768  1.151781  1.133487  1.121070  1.160654  1.159314  1.180664  1.160826  1.193017  1.197088  1.172261  1.176563 
dram[9]:  1.228778  1.213776  1.144572  1.135784  1.156382  1.169132  1.148321  1.151443  1.150267  1.159746  1.159904  1.162488  1.190358  1.177745  1.190620  1.215059 
dram[10]:  1.201899  1.175111  1.131889  1.139185  1.155373  1.170829  1.161772  1.177724  1.141631  1.147733  1.143127  1.147935  1.208397  1.191176  1.210581  1.188139 
dram[11]:  1.174129  1.164179  1.128462  1.149542  1.160992  1.154589  1.172697  1.163911  1.139126  1.150434  1.142994  1.163069  1.199591  1.181546  1.202914  1.197069 
average row locality = 455953/389376 = 1.170984
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2347      2366      2345      2375      2383      2381      2416      2384      2325      2404      2352      2412      2332      2363      2250      2301 
dram[1]:      2352      2357      2320      2355      2380      2414      2391      2415      2387      2386      2360      2410      2284      2351      2303      2306 
dram[2]:      2378      2348      2335      2372      2387      2379      2356      2379      2406      2380      2420      2367      2356      2304      2273      2282 
dram[3]:      2349      2387      2307      2417      2345      2376      2389      2447      2389      2362      2418      2425      2340      2337      2292      2316 
dram[4]:      2343      2351      2332      2359      2330      2386      2407      2411      2372      2377      2411      2409      2332      2354      2251      2268 
dram[5]:      2347      2361      2372      2334      2393      2376      2391      2445      2359      2379      2398      2377      2342      2354      2266      2352 
dram[6]:      2390      2316      2390      2353      2385      2352      2373      2393      2378      2366      2405      2359      2323      2352      2333      2297 
dram[7]:      2342      2337      2387      2394      2397      2408      2435      2440      2395      2378      2380      2390      2359      2306      2345      2330 
dram[8]:      2368      2370      2416      2377      2436      2360      2454      2389      2413      2365      2418      2418      2358      2269      2348      2234 
dram[9]:      2374      2379      2383      2317      2455      2371      2462      2433      2373      2374      2429      2410      2364      2358      2332      2328 
dram[10]:      2405      2389      2403      2349      2387      2344      2413      2432      2394      2354      2419      2389      2325      2316      2305      2299 
dram[11]:      2360      2418      2363      2383      2387      2390      2431      2393      2399      2386      2389      2423      2309      2333      2287      2344 
total dram reads = 454505
bank skew: 2462/2234 = 1.10
chip skew: 38142/37693 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0       128       124       108       112 
dram[1]:         1         0         0         0         0         0         0         0         0         0         0         0       132       130       104       112 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0       130       130       112       112 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0       118       121       112       104 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0       115       126       112       112 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0       117       130       102       104 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0       129       124       116       104 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0       125       135        98        92 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0       130       131       106       100 
dram[9]:         0         0         0         0         0         0         0         0         0         0         4         4       122       135       116       112 
dram[10]:         0         0         0         0         0         0         0         0         0         0         4         4       129       128       107       100 
dram[11]:         0         0         0         0         0         0         0         0         0         0         4         6       136       141       100       100 
total dram writes = 5650
min_bank_accesses = 0!
chip skew: 493/450 = 1.10
average mf latency per bank:
dram[0]:       1113      1121      1234      1264      1138      1054      1195      1089      1136      1030      1192      1040    144759     13428      1945      1282
dram[1]:       1276      1290      1301      1260      1098      1082      1198      1180      1101      1157      1127      1066     12343     12779      1352      1302
dram[2]:       1311      1275      1364      1275      1084      1008      1297      1208      1274      1218      1114      1037     21441     22352      1454      1424
dram[3]:       1298      1251      1294      1158      1126      1064      1286      1155      1262      1177      1027       981     16541     17521      1396      1299
dram[4]:       1289      1223      1125      1092      1235      1234      1136      1084      1196      1193      1106      1084     18791     19138      1355      1368
dram[5]:       1235      1210      1142      1226      1172      1101      1206      1139      1264      1147      1088      1135     14329     17735      1361      1310
dram[6]:       1255      1230      1204      1122      1144      1122      1228      1181      1165      1134      1254      1248     13110     13035      1220      1219
dram[7]:       1155      1149      1206      1237      1191      1082      1229      1178      1157      1137      1255      1143     15113     14523      1314      1356
dram[8]:       1149      1187      1195      1099      1045      1058      1179      1181      1219      1183      1788      1139     14666     15242      1407      1385
dram[9]:       1234      1235      1164      1232      1081      1147      1280      1228      1198      1138      1191      1088     16502     15378      1332      1273
dram[10]:       1240      1142      1208      1169      1206      1169      1166      1216      1208      1154      1045      1096     15079     16004      1294      1280
dram[11]:       1193      1132      1253      1199      1161      1149      1367      1340      1201      1102      1144      1107     19458     18004      1347      1208
maximum mf latency per bank:
dram[0]:       1767      2264      2476      2603      2340      2523      2461      2519      1979      2057      2653      2297      3074      2718      2292      2125
dram[1]:       2259      1908      2471      2601      1918      1916      2652      2329      1748      2425      2654      2662      2690      2717      2274      2595
dram[2]:       1917      2318      2478      2419      2018      1921      2635      1952      2457      2202      1905      1960      2697      2653      2370      2284
dram[3]:       1759      2308      2475      2306      2017      2523      2635      1902      2634      2199      2521      1737      2111      2688      2349      1744
dram[4]:       2256      2312      2603      2261      2344      2006      2633      1867      1883      2425      2522      2426      2455      2723      2285      2596
dram[5]:       2154      2148      2600      2424      2650      2026      2637      2291      2521      2300      2068      2298      2718      2313      2704      2119
dram[6]:       2150      1824      2601      2302      1985      2647      2647      2518      2428      2307      2651      2193      2475      2300      2298      2594
dram[7]:       1894      1751      2477      1797      2339      2522      2637      2760      1984      2307      2521      2298      2270      2714      2140      2596
dram[8]:       2261      2321      2294      1925      2334      2519      2633      2759      2426      2298      2521      2297      2690      2719      2285      2289
dram[9]:       1744      2301      2472      2300      1786      2522      2335      2517      2071      2303      2525      2301      2311      2599      2092      2603
dram[10]:       1813      2305      2473      2420      2465      2524      2635      2761      1977      2301      2071      2425      2718      2685      2286      2114
dram[11]:       2448      1774      2498      1772      2355      2519      2656      2762      2105      2316      2069      2182      2713      2691      2294      2285

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15433613 n_nop=15331002 n_act=32434 n_pre=32418 n_ref_event=0 n_req=37857 n_rd=37736 n_rd_L2_A=0 n_write=0 n_wr_bk=472 bw_util=0.009903
n_activity=2403335 dram_eff=0.06359
bk0: 2347a 15330486i bk1: 2366a 15331182i bk2: 2345a 15328932i bk3: 2375a 15326965i bk4: 2383a 15326094i bk5: 2381a 15325296i bk6: 2416a 15321693i bk7: 2384a 15322972i bk8: 2325a 15329614i bk9: 2404a 15327529i bk10: 2352a 15328445i bk11: 2412a 15326019i bk12: 2332a 15329073i bk13: 2363a 15327043i bk14: 2250a 15333909i bk15: 2301a 15331731i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.143302
Row_Buffer_Locality_read = 0.143735
Row_Buffer_Locality_write = 0.008264
Bank_Level_Parallism = 1.254000
Bank_Level_Parallism_Col = 1.087088
Bank_Level_Parallism_Ready = 1.001893
write_to_read_ratio_blp_rw_average = 0.006413
GrpLevelPara = 1.073208 

BW Util details:
bwutil = 0.009903 
total_CMD = 15433613 
util_bw = 152832 
Wasted_Col = 694194 
Wasted_Row = 582584 
Idle = 14004003 

BW Util Bottlenecks: 
RCDc_limit = 741497 
RCDWRc_limit = 1477 
WTRc_limit = 1082 
RTWc_limit = 1868 
CCDLc_limit = 6567 
rwq = 0 
CCDLc_limit_alone = 6455 
WTRc_limit_alone = 1043 
RTWc_limit_alone = 1795 

Commands details: 
total_CMD = 15433613 
n_nop = 15331002 
Read = 37736 
Write = 0 
L2_Alloc = 0 
L2_WB = 472 
n_act = 32434 
n_pre = 32418 
n_ref = 0 
n_req = 37857 
total_req = 38208 

Dual Bus Interface Util: 
issued_total_row = 64852 
issued_total_col = 38208 
Row_Bus_Util =  0.004202 
CoL_Bus_Util = 0.002476 
Either_Row_CoL_Bus_Util = 0.006649 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.004376 
queue_avg = 0.015637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0156372
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15433613 n_nop=15331099 n_act=32380 n_pre=32364 n_ref_event=0 n_req=37894 n_rd=37771 n_rd_L2_A=0 n_write=0 n_wr_bk=479 bw_util=0.009913
n_activity=2402868 dram_eff=0.06367
bk0: 2352a 15332271i bk1: 2357a 15331919i bk2: 2320a 15329474i bk3: 2355a 15329042i bk4: 2380a 15325033i bk5: 2414a 15324154i bk6: 2391a 15324022i bk7: 2415a 15324428i bk8: 2387a 15325607i bk9: 2386a 15327825i bk10: 2360a 15327730i bk11: 2410a 15324803i bk12: 2284a 15331359i bk13: 2351a 15329964i bk14: 2303a 15330524i bk15: 2306a 15331827i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.145564
Row_Buffer_Locality_read = 0.145959
Row_Buffer_Locality_write = 0.024390
Bank_Level_Parallism = 1.251239
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.003499
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.009913 
total_CMD = 15433613 
util_bw = 153000 
Wasted_Col = 693812 
Wasted_Row = 583522 
Idle = 14003279 

BW Util Bottlenecks: 
RCDc_limit = 740396 
RCDWRc_limit = 1432 
WTRc_limit = 1464 
RTWc_limit = 2070 
CCDLc_limit = 6855 
rwq = 0 
CCDLc_limit_alone = 6729 
WTRc_limit_alone = 1418 
RTWc_limit_alone = 1990 

Commands details: 
total_CMD = 15433613 
n_nop = 15331099 
Read = 37771 
Write = 0 
L2_Alloc = 0 
L2_WB = 479 
n_act = 32380 
n_pre = 32364 
n_ref = 0 
n_req = 37894 
total_req = 38250 

Dual Bus Interface Util: 
issued_total_row = 64744 
issued_total_col = 38250 
Row_Bus_Util =  0.004195 
CoL_Bus_Util = 0.002478 
Either_Row_CoL_Bus_Util = 0.006642 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.004682 
queue_avg = 0.016466 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.016466
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15433613 n_nop=15331301 n_act=32300 n_pre=32284 n_ref_event=0 n_req=37846 n_rd=37722 n_rd_L2_A=0 n_write=0 n_wr_bk=484 bw_util=0.009902
n_activity=2409990 dram_eff=0.06341
bk0: 2378a 15332302i bk1: 2348a 15330741i bk2: 2335a 15327398i bk3: 2372a 15327967i bk4: 2387a 15324204i bk5: 2379a 15326357i bk6: 2356a 15327783i bk7: 2379a 15325613i bk8: 2406a 15326531i bk9: 2380a 15327878i bk10: 2420a 15323065i bk11: 2367a 15328733i bk12: 2356a 15331650i bk13: 2304a 15333707i bk14: 2273a 15332701i bk15: 2282a 15332260i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.146594
Row_Buffer_Locality_read = 0.146943
Row_Buffer_Locality_write = 0.040323
Bank_Level_Parallism = 1.243868
Bank_Level_Parallism_Col = 1.085711
Bank_Level_Parallism_Ready = 1.003688
write_to_read_ratio_blp_rw_average = 0.006410
GrpLevelPara = 1.070793 

BW Util details:
bwutil = 0.009902 
total_CMD = 15433613 
util_bw = 152824 
Wasted_Col = 693703 
Wasted_Row = 585104 
Idle = 14001982 

BW Util Bottlenecks: 
RCDc_limit = 739303 
RCDWRc_limit = 1465 
WTRc_limit = 1168 
RTWc_limit = 1858 
CCDLc_limit = 6807 
rwq = 0 
CCDLc_limit_alone = 6648 
WTRc_limit_alone = 1076 
RTWc_limit_alone = 1791 

Commands details: 
total_CMD = 15433613 
n_nop = 15331301 
Read = 37722 
Write = 0 
L2_Alloc = 0 
L2_WB = 484 
n_act = 32300 
n_pre = 32284 
n_ref = 0 
n_req = 37846 
total_req = 38206 

Dual Bus Interface Util: 
issued_total_row = 64584 
issued_total_col = 38206 
Row_Bus_Util =  0.004185 
CoL_Bus_Util = 0.002476 
Either_Row_CoL_Bus_Util = 0.006629 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.004672 
queue_avg = 0.015086 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0150855
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15433613 n_nop=15331109 n_act=32302 n_pre=32286 n_ref_event=0 n_req=38013 n_rd=37896 n_rd_L2_A=0 n_write=0 n_wr_bk=455 bw_util=0.00994
n_activity=2406284 dram_eff=0.06375
bk0: 2349a 15330644i bk1: 2387a 15332278i bk2: 2307a 15329631i bk3: 2417a 15325896i bk4: 2345a 15327833i bk5: 2376a 15327311i bk6: 2389a 15326641i bk7: 2447a 15323125i bk8: 2389a 15328802i bk9: 2362a 15329142i bk10: 2418a 15324233i bk11: 2425a 15327628i bk12: 2340a 15331511i bk13: 2337a 15329952i bk14: 2292a 15329333i bk15: 2316a 15329060i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.150291
Row_Buffer_Locality_read = 0.150596
Row_Buffer_Locality_write = 0.051282
Bank_Level_Parallism = 1.251600
Bank_Level_Parallism_Col = 1.087956
Bank_Level_Parallism_Ready = 1.003257
write_to_read_ratio_blp_rw_average = 0.006059
GrpLevelPara = 1.072163 

BW Util details:
bwutil = 0.009940 
total_CMD = 15433613 
util_bw = 153404 
Wasted_Col = 691738 
Wasted_Row = 582738 
Idle = 14005733 

BW Util Bottlenecks: 
RCDc_limit = 738758 
RCDWRc_limit = 1333 
WTRc_limit = 1234 
RTWc_limit = 1822 
CCDLc_limit = 6943 
rwq = 0 
CCDLc_limit_alone = 6766 
WTRc_limit_alone = 1151 
RTWc_limit_alone = 1728 

Commands details: 
total_CMD = 15433613 
n_nop = 15331109 
Read = 37896 
Write = 0 
L2_Alloc = 0 
L2_WB = 455 
n_act = 32302 
n_pre = 32286 
n_ref = 0 
n_req = 38013 
total_req = 38351 

Dual Bus Interface Util: 
issued_total_row = 64588 
issued_total_col = 38351 
Row_Bus_Util =  0.004185 
CoL_Bus_Util = 0.002485 
Either_Row_CoL_Bus_Util = 0.006642 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.004244 
queue_avg = 0.016794 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0167943
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15433613 n_nop=15331598 n_act=32145 n_pre=32129 n_ref_event=0 n_req=37812 n_rd=37693 n_rd_L2_A=0 n_write=0 n_wr_bk=465 bw_util=0.00989
n_activity=2396698 dram_eff=0.06368
bk0: 2343a 15333282i bk1: 2351a 15332390i bk2: 2332a 15329355i bk3: 2359a 15328673i bk4: 2330a 15329263i bk5: 2386a 15327288i bk6: 2407a 15324621i bk7: 2411a 15325319i bk8: 2372a 15327709i bk9: 2377a 15326417i bk10: 2411a 15328181i bk11: 2409a 15328138i bk12: 2332a 15330125i bk13: 2354a 15329389i bk14: 2251a 15332184i bk15: 2268a 15331833i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.149926
Row_Buffer_Locality_read = 0.150293
Row_Buffer_Locality_write = 0.033613
Bank_Level_Parallism = 1.247450
Bank_Level_Parallism_Col = 1.087327
Bank_Level_Parallism_Ready = 1.002391
write_to_read_ratio_blp_rw_average = 0.005920
GrpLevelPara = 1.072423 

BW Util details:
bwutil = 0.009890 
total_CMD = 15433613 
util_bw = 152632 
Wasted_Col = 689137 
Wasted_Row = 581546 
Idle = 14010298 

BW Util Bottlenecks: 
RCDc_limit = 735351 
RCDWRc_limit = 1422 
WTRc_limit = 1361 
RTWc_limit = 1762 
CCDLc_limit = 6869 
rwq = 0 
CCDLc_limit_alone = 6729 
WTRc_limit_alone = 1277 
RTWc_limit_alone = 1706 

Commands details: 
total_CMD = 15433613 
n_nop = 15331598 
Read = 37693 
Write = 0 
L2_Alloc = 0 
L2_WB = 465 
n_act = 32145 
n_pre = 32129 
n_ref = 0 
n_req = 37812 
total_req = 38158 

Dual Bus Interface Util: 
issued_total_row = 64274 
issued_total_col = 38158 
Row_Bus_Util =  0.004165 
CoL_Bus_Util = 0.002472 
Either_Row_CoL_Bus_Util = 0.006610 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.004088 
queue_avg = 0.015989 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0159893
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15433613 n_nop=15331200 n_act=32258 n_pre=32242 n_ref_event=0 n_req=37964 n_rd=37846 n_rd_L2_A=0 n_write=0 n_wr_bk=453 bw_util=0.009926
n_activity=2396684 dram_eff=0.06392
bk0: 2347a 15333220i bk1: 2361a 15331819i bk2: 2372a 15328476i bk3: 2334a 15327733i bk4: 2393a 15326522i bk5: 2376a 15329744i bk6: 2391a 15325721i bk7: 2445a 15325452i bk8: 2359a 15326641i bk9: 2379a 15325829i bk10: 2398a 15327440i bk11: 2377a 15328801i bk12: 2342a 15327871i bk13: 2354a 15328524i bk14: 2266a 15332197i bk15: 2352a 15328825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.150353
Row_Buffer_Locality_read = 0.150637
Row_Buffer_Locality_write = 0.059322
Bank_Level_Parallism = 1.253054
Bank_Level_Parallism_Col = 1.087338
Bank_Level_Parallism_Ready = 1.002381
write_to_read_ratio_blp_rw_average = 0.006107
GrpLevelPara = 1.072029 

BW Util details:
bwutil = 0.009926 
total_CMD = 15433613 
util_bw = 153196 
Wasted_Col = 690763 
Wasted_Row = 580880 
Idle = 14008774 

BW Util Bottlenecks: 
RCDc_limit = 737704 
RCDWRc_limit = 1367 
WTRc_limit = 1126 
RTWc_limit = 1819 
CCDLc_limit = 6495 
rwq = 0 
CCDLc_limit_alone = 6338 
WTRc_limit_alone = 1037 
RTWc_limit_alone = 1751 

Commands details: 
total_CMD = 15433613 
n_nop = 15331200 
Read = 37846 
Write = 0 
L2_Alloc = 0 
L2_WB = 453 
n_act = 32258 
n_pre = 32242 
n_ref = 0 
n_req = 37964 
total_req = 38299 

Dual Bus Interface Util: 
issued_total_row = 64500 
issued_total_col = 38299 
Row_Bus_Util =  0.004179 
CoL_Bus_Util = 0.002482 
Either_Row_CoL_Bus_Util = 0.006636 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.003769 
queue_avg = 0.017021 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0170212
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15433613 n_nop=15331439 n_act=32193 n_pre=32177 n_ref_event=0 n_req=37884 n_rd=37765 n_rd_L2_A=0 n_write=0 n_wr_bk=473 bw_util=0.00991
n_activity=2384495 dram_eff=0.06414
bk0: 2390a 15331022i bk1: 2316a 15333998i bk2: 2390a 15324772i bk3: 2353a 15327032i bk4: 2385a 15327557i bk5: 2352a 15329666i bk6: 2373a 15327621i bk7: 2393a 15325834i bk8: 2378a 15328723i bk9: 2366a 15328070i bk10: 2405a 15326188i bk11: 2359a 15329485i bk12: 2323a 15330008i bk13: 2352a 15329396i bk14: 2333a 15329743i bk15: 2297a 15333422i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.150275
Row_Buffer_Locality_read = 0.150616
Row_Buffer_Locality_write = 0.042017
Bank_Level_Parallism = 1.252874
Bank_Level_Parallism_Col = 1.090537
Bank_Level_Parallism_Ready = 1.003685
write_to_read_ratio_blp_rw_average = 0.006342
GrpLevelPara = 1.075477 

BW Util details:
bwutil = 0.009910 
total_CMD = 15433613 
util_bw = 152952 
Wasted_Col = 687361 
Wasted_Row = 577944 
Idle = 14015356 

BW Util Bottlenecks: 
RCDc_limit = 735318 
RCDWRc_limit = 1373 
WTRc_limit = 1358 
RTWc_limit = 2047 
CCDLc_limit = 6744 
rwq = 0 
CCDLc_limit_alone = 6617 
WTRc_limit_alone = 1291 
RTWc_limit_alone = 1987 

Commands details: 
total_CMD = 15433613 
n_nop = 15331439 
Read = 37765 
Write = 0 
L2_Alloc = 0 
L2_WB = 473 
n_act = 32193 
n_pre = 32177 
n_ref = 0 
n_req = 37884 
total_req = 38238 

Dual Bus Interface Util: 
issued_total_row = 64370 
issued_total_col = 38238 
Row_Bus_Util =  0.004171 
CoL_Bus_Util = 0.002478 
Either_Row_CoL_Bus_Util = 0.006620 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.004248 
queue_avg = 0.015003 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0150034
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15433613 n_nop=15330338 n_act=32680 n_pre=32664 n_ref_event=0 n_req=38139 n_rd=38023 n_rd_L2_A=0 n_write=0 n_wr_bk=450 bw_util=0.009971
n_activity=2408100 dram_eff=0.06391
bk0: 2342a 15331683i bk1: 2337a 15331621i bk2: 2387a 15325594i bk3: 2394a 15324762i bk4: 2397a 15326860i bk5: 2408a 15325255i bk6: 2435a 15322770i bk7: 2440a 15320541i bk8: 2395a 15326063i bk9: 2378a 15325708i bk10: 2380a 15326977i bk11: 2390a 15326231i bk12: 2359a 15327385i bk13: 2306a 15329505i bk14: 2345a 15330490i bk15: 2330a 15330631i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.143187
Row_Buffer_Locality_read = 0.143518
Row_Buffer_Locality_write = 0.034483
Bank_Level_Parallism = 1.260341
Bank_Level_Parallism_Col = 1.091587
Bank_Level_Parallism_Ready = 1.003404
write_to_read_ratio_blp_rw_average = 0.006073
GrpLevelPara = 1.074941 

BW Util details:
bwutil = 0.009971 
total_CMD = 15433613 
util_bw = 153892 
Wasted_Col = 696153 
Wasted_Row = 584247 
Idle = 13999321 

BW Util Bottlenecks: 
RCDc_limit = 745928 
RCDWRc_limit = 1371 
WTRc_limit = 1164 
RTWc_limit = 1855 
CCDLc_limit = 7016 
rwq = 0 
CCDLc_limit_alone = 6866 
WTRc_limit_alone = 1090 
RTWc_limit_alone = 1779 

Commands details: 
total_CMD = 15433613 
n_nop = 15330338 
Read = 38023 
Write = 0 
L2_Alloc = 0 
L2_WB = 450 
n_act = 32680 
n_pre = 32664 
n_ref = 0 
n_req = 38139 
total_req = 38473 

Dual Bus Interface Util: 
issued_total_row = 65344 
issued_total_col = 38473 
Row_Bus_Util =  0.004234 
CoL_Bus_Util = 0.002493 
Either_Row_CoL_Bus_Util = 0.006692 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.005248 
queue_avg = 0.016590 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0165895
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15433613 n_nop=15330215 n_act=32726 n_pre=32710 n_ref_event=0 n_req=38112 n_rd=37993 n_rd_L2_A=0 n_write=0 n_wr_bk=467 bw_util=0.009968
n_activity=2404573 dram_eff=0.06398
bk0: 2368a 15332113i bk1: 2370a 15331023i bk2: 2416a 15323688i bk3: 2377a 15324577i bk4: 2436a 15325280i bk5: 2360a 15327208i bk6: 2454a 15320985i bk7: 2389a 15323626i bk8: 2413a 15324839i bk9: 2365a 15327869i bk10: 2418a 15326337i bk11: 2418a 15324380i bk12: 2358a 15327452i bk13: 2269a 15332294i bk14: 2348a 15326837i bk15: 2234a 15332596i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.141373
Row_Buffer_Locality_read = 0.141631
Row_Buffer_Locality_write = 0.058824
Bank_Level_Parallism = 1.262297
Bank_Level_Parallism_Col = 1.091832
Bank_Level_Parallism_Ready = 1.003325
write_to_read_ratio_blp_rw_average = 0.006230
GrpLevelPara = 1.075971 

BW Util details:
bwutil = 0.009968 
total_CMD = 15433613 
util_bw = 153840 
Wasted_Col = 696681 
Wasted_Row = 582433 
Idle = 14000659 

BW Util Bottlenecks: 
RCDc_limit = 747125 
RCDWRc_limit = 1374 
WTRc_limit = 1210 
RTWc_limit = 1796 
CCDLc_limit = 6646 
rwq = 0 
CCDLc_limit_alone = 6498 
WTRc_limit_alone = 1150 
RTWc_limit_alone = 1708 

Commands details: 
total_CMD = 15433613 
n_nop = 15330215 
Read = 37993 
Write = 0 
L2_Alloc = 0 
L2_WB = 467 
n_act = 32726 
n_pre = 32710 
n_ref = 0 
n_req = 38112 
total_req = 38460 

Dual Bus Interface Util: 
issued_total_row = 65436 
issued_total_col = 38460 
Row_Bus_Util =  0.004240 
CoL_Bus_Util = 0.002492 
Either_Row_CoL_Bus_Util = 0.006700 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.004816 
queue_avg = 0.016558 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0165581
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15433613 n_nop=15330204 n_act=32668 n_pre=32652 n_ref_event=0 n_req=38266 n_rd=38142 n_rd_L2_A=0 n_write=0 n_wr_bk=493 bw_util=0.01001
n_activity=2398850 dram_eff=0.06442
bk0: 2374a 15332207i bk1: 2379a 15331911i bk2: 2383a 15325068i bk3: 2317a 15327964i bk4: 2455a 15322938i bk5: 2371a 15328133i bk6: 2462a 15322245i bk7: 2433a 15324339i bk8: 2373a 15326245i bk9: 2374a 15326926i bk10: 2429a 15323865i bk11: 2410a 15325532i bk12: 2364a 15327456i bk13: 2358a 15326863i bk14: 2332a 15328789i bk15: 2328a 15330351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.146344
Row_Buffer_Locality_read = 0.146636
Row_Buffer_Locality_write = 0.056452
Bank_Level_Parallism = 1.264513
Bank_Level_Parallism_Col = 1.092774
Bank_Level_Parallism_Ready = 1.002770
write_to_read_ratio_blp_rw_average = 0.006345
GrpLevelPara = 1.077091 

BW Util details:
bwutil = 0.010013 
total_CMD = 15433613 
util_bw = 154540 
Wasted_Col = 695030 
Wasted_Row = 582128 
Idle = 14001915 

BW Util Bottlenecks: 
RCDc_limit = 745164 
RCDWRc_limit = 1437 
WTRc_limit = 1307 
RTWc_limit = 1901 
CCDLc_limit = 6872 
rwq = 0 
CCDLc_limit_alone = 6733 
WTRc_limit_alone = 1240 
RTWc_limit_alone = 1829 

Commands details: 
total_CMD = 15433613 
n_nop = 15330204 
Read = 38142 
Write = 0 
L2_Alloc = 0 
L2_WB = 493 
n_act = 32668 
n_pre = 32652 
n_ref = 0 
n_req = 38266 
total_req = 38635 

Dual Bus Interface Util: 
issued_total_row = 65320 
issued_total_col = 38635 
Row_Bus_Util =  0.004232 
CoL_Bus_Util = 0.002503 
Either_Row_CoL_Bus_Util = 0.006700 
Issued_on_Two_Bus_Simul_Util = 0.000035 
issued_two_Eff = 0.005280 
queue_avg = 0.017488 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0174881
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15433613 n_nop=15330556 n_act=32587 n_pre=32571 n_ref_event=0 n_req=38047 n_rd=37923 n_rd_L2_A=0 n_write=0 n_wr_bk=472 bw_util=0.009951
n_activity=2398966 dram_eff=0.06402
bk0: 2405a 15329695i bk1: 2389a 15329293i bk2: 2403a 15323403i bk3: 2349a 15326957i bk4: 2387a 15325976i bk5: 2344a 15330166i bk6: 2413a 15325542i bk7: 2432a 15326404i bk8: 2394a 15324818i bk9: 2354a 15327104i bk10: 2419a 15324068i bk11: 2389a 15325916i bk12: 2325a 15330241i bk13: 2316a 15329533i bk14: 2305a 15332785i bk15: 2299a 15331225i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.143559
Row_Buffer_Locality_read = 0.143870
Row_Buffer_Locality_write = 0.048387
Bank_Level_Parallism = 1.256762
Bank_Level_Parallism_Col = 1.091786
Bank_Level_Parallism_Ready = 1.002428
write_to_read_ratio_blp_rw_average = 0.006780
GrpLevelPara = 1.075522 

BW Util details:
bwutil = 0.009951 
total_CMD = 15433613 
util_bw = 153580 
Wasted_Col = 694956 
Wasted_Row = 581284 
Idle = 14003793 

BW Util Bottlenecks: 
RCDc_limit = 744070 
RCDWRc_limit = 1469 
WTRc_limit = 1255 
RTWc_limit = 2394 
CCDLc_limit = 6797 
rwq = 0 
CCDLc_limit_alone = 6583 
WTRc_limit_alone = 1186 
RTWc_limit_alone = 2249 

Commands details: 
total_CMD = 15433613 
n_nop = 15330556 
Read = 37923 
Write = 0 
L2_Alloc = 0 
L2_WB = 472 
n_act = 32587 
n_pre = 32571 
n_ref = 0 
n_req = 38047 
total_req = 38395 

Dual Bus Interface Util: 
issued_total_row = 65158 
issued_total_col = 38395 
Row_Bus_Util =  0.004222 
CoL_Bus_Util = 0.002488 
Either_Row_CoL_Bus_Util = 0.006677 
Issued_on_Two_Bus_Simul_Util = 0.000032 
issued_two_Eff = 0.004813 
queue_avg = 0.015346 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0153459
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=15433613 n_nop=15330144 n_act=32727 n_pre=32711 n_ref_event=0 n_req=38119 n_rd=37995 n_rd_L2_A=0 n_write=0 n_wr_bk=487 bw_util=0.009974
n_activity=2406983 dram_eff=0.06395
bk0: 2360a 15327893i bk1: 2418a 15325396i bk2: 2363a 15324441i bk3: 2383a 15325414i bk4: 2387a 15326378i bk5: 2390a 15325796i bk6: 2431a 15324477i bk7: 2393a 15326163i bk8: 2399a 15323473i bk9: 2386a 15325731i bk10: 2389a 15325157i bk11: 2423a 15325458i bk12: 2309a 15331191i bk13: 2333a 15328698i bk14: 2287a 15332040i bk15: 2344a 15329689i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.141504
Row_Buffer_Locality_read = 0.141861
Row_Buffer_Locality_write = 0.032258
Bank_Level_Parallism = 1.263072
Bank_Level_Parallism_Col = 1.091554
Bank_Level_Parallism_Ready = 1.003064
write_to_read_ratio_blp_rw_average = 0.006453
GrpLevelPara = 1.076005 

BW Util details:
bwutil = 0.009974 
total_CMD = 15433613 
util_bw = 153928 
Wasted_Col = 697206 
Wasted_Row = 584029 
Idle = 13998450 

BW Util Bottlenecks: 
RCDc_limit = 746959 
RCDWRc_limit = 1456 
WTRc_limit = 1265 
RTWc_limit = 1956 
CCDLc_limit = 6822 
rwq = 0 
CCDLc_limit_alone = 6691 
WTRc_limit_alone = 1211 
RTWc_limit_alone = 1879 

Commands details: 
total_CMD = 15433613 
n_nop = 15330144 
Read = 37995 
Write = 0 
L2_Alloc = 0 
L2_WB = 487 
n_act = 32727 
n_pre = 32711 
n_ref = 0 
n_req = 38119 
total_req = 38482 

Dual Bus Interface Util: 
issued_total_row = 65438 
issued_total_col = 38482 
Row_Bus_Util =  0.004240 
CoL_Bus_Util = 0.002493 
Either_Row_CoL_Bus_Util = 0.006704 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.004359 
queue_avg = 0.017622 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.017622

========= L2 cache stats =========
L2_cache_bank[0]: Access = 967863, Miss = 18915, Miss_rate = 0.020, Pending_hits = 17, Reservation_fails = 98
L2_cache_bank[1]: Access = 144377, Miss = 19150, Miss_rate = 0.133, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 141380, Miss = 18937, Miss_rate = 0.134, Pending_hits = 6, Reservation_fails = 164
L2_cache_bank[3]: Access = 143278, Miss = 19158, Miss_rate = 0.134, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[4]: Access = 197891, Miss = 19083, Miss_rate = 0.096, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 218691, Miss = 18983, Miss_rate = 0.087, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 177779, Miss = 18990, Miss_rate = 0.107, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 188727, Miss = 19223, Miss_rate = 0.102, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 198425, Miss = 18934, Miss_rate = 0.095, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[9]: Access = 193399, Miss = 19083, Miss_rate = 0.099, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 168730, Miss = 19033, Miss_rate = 0.113, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 195994, Miss = 19146, Miss_rate = 0.098, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 162084, Miss = 19157, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 160636, Miss = 18952, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 186791, Miss = 19193, Miss_rate = 0.103, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 172564, Miss = 19139, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 179596, Miss = 19377, Miss_rate = 0.108, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[17]: Access = 177656, Miss = 18946, Miss_rate = 0.107, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 194498, Miss = 19340, Miss_rate = 0.099, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 185047, Miss = 19138, Miss_rate = 0.103, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[20]: Access = 187315, Miss = 19217, Miss_rate = 0.103, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 191316, Miss = 19032, Miss_rate = 0.099, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 211832, Miss = 19093, Miss_rate = 0.090, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 192561, Miss = 19238, Miss_rate = 0.100, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 5138430
L2_total_cache_misses = 458457
L2_total_cache_miss_rate = 0.0892
L2_total_cache_pending_hits = 59
L2_total_cache_reservation_fails = 262
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3237386
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 59
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 118705
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 262
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 335800
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 59
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1442528
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 993
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2959
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3691950
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1446480
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 262
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=5138430
icnt_total_pkts_simt_to_mem=5138430
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 5138430
Req_Network_cycles = 6018266
Req_Network_injected_packets_per_cycle =       0.8538 
Req_Network_conflicts_per_cycle =       0.7750
Req_Network_conflicts_per_cycle_util =       2.3113
Req_Bank_Level_Parallism =       2.5463
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       2.9064
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0356

Reply_Network_injected_packets_num = 5138430
Reply_Network_cycles = 6018266
Reply_Network_injected_packets_per_cycle =        0.8538
Reply_Network_conflicts_per_cycle =        1.0042
Reply_Network_conflicts_per_cycle_util =       2.9760
Reply_Bank_Level_Parallism =       2.5302
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2292
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0285
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 50 min, 32 sec (10232 sec)
gpgpu_simulation_rate = 5310 (inst/sec)
gpgpu_simulation_rate = 588 (cycle/sec)
gpgpu_silicon_slowdown = 2321428x
	iteration 2, number of components = 1 (1), mstwt = 3139 mstedges = 3139
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
	mstwt = 3139, iterations = 2.
	../CudaBenchmarks/gardenia/datasets/new/econ-psmigr2.mtx result: weight: 3139, components: 1, edges: 3139
	runtime [mst] = 10224622.889000 ms.
GPGPU-Sim: *** exit detected ***
