\hypertarget{stm32f4xx__hal__pwr__ex_8h}{}\doxysection{inc/stm32f4xx\+\_\+hal\+\_\+pwr\+\_\+ex.h 文件参考}
\label{stm32f4xx__hal__pwr__ex_8h}\index{inc/stm32f4xx\_hal\_pwr\_ex.h@{inc/stm32f4xx\_hal\_pwr\_ex.h}}


Header file of P\+WR H\+AL Extension module.  


{\ttfamily \#include \char`\"{}stm32f4xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\newline
stm32f4xx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h 的引用(Include)关系图\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{stm32f4xx__hal__pwr__ex_8h__incl}
\end{center}
\end{figure}
此图展示该文件直接或间接的被哪些文件引用了\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=236pt]{stm32f4xx__hal__pwr__ex_8h__dep__incl}
\end{center}
\end{figure}
\doxysubsection*{宏定义}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__PWREx__Regulator__Voltage__Scale_ga3b5ca5ab9c19938a14d273825bcf840e}{P\+W\+R\+\_\+\+R\+E\+G\+U\+L\+A\+T\+O\+R\+\_\+\+V\+O\+L\+T\+A\+G\+E\+\_\+\+S\+C\+A\+L\+E1}}
\item 
\#define \mbox{\hyperlink{group__PWREx__Regulator__Voltage__Scale_gaa0d38e304a0adfdbb58a61c96bdb95e9}{P\+W\+R\+\_\+\+R\+E\+G\+U\+L\+A\+T\+O\+R\+\_\+\+V\+O\+L\+T\+A\+G\+E\+\_\+\+S\+C\+A\+L\+E2}}
\item 
\#define \mbox{\hyperlink{group__PWREx__Regulator__Voltage__Scale_gabed272232ad95f663da2a758834d0ba9}{P\+W\+R\+\_\+\+R\+E\+G\+U\+L\+A\+T\+O\+R\+\_\+\+V\+O\+L\+T\+A\+G\+E\+\_\+\+S\+C\+A\+L\+E3}}~P\+W\+R\+\_\+\+C\+R\+\_\+\+V\+O\+S\+\_\+0           /$\ast$ Scale 3 mode\+: the maximum value of f\+H\+C\+LK is 120 M\+Hz. $\ast$/
\item 
\#define \mbox{\hyperlink{group__PWREx__Exported__Constants_ga1ee778f7ff494723bd0ef04ec44b0f77}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+P\+W\+R\+\_\+\+V\+O\+L\+T\+A\+G\+E\+S\+C\+A\+L\+I\+N\+G\+\_\+\+C\+O\+N\+F\+IG}}(\+\_\+\+\_\+\+R\+E\+G\+U\+L\+A\+T\+O\+R\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em macros configure the main internal regulator output voltage. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__PWREx__register__alias__address_gab04d9f278c4124285a9591c4f7098019}{F\+P\+D\+S\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER}}~P\+W\+R\+\_\+\+C\+R\+\_\+\+F\+P\+D\+S\+\_\+\+Pos
\item 
\#define \mbox{\hyperlink{group__PWREx__register__alias__address_ga57d7041b5d1bf0ec94fa18152a7fa208}{C\+R\+\_\+\+F\+P\+D\+S\+\_\+\+BB}}~(uint32\+\_\+t)(P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE + (\mbox{\hyperlink{group__PWR__register__alias__address_ga387e4e883d6bea5c2223adc42ee72daa}{P\+W\+R\+\_\+\+C\+R\+\_\+\+O\+F\+F\+S\+E\+T\+\_\+\+BB}} $\ast$ 32U) + (\mbox{\hyperlink{group__PWREx__register__alias__address_gab04d9f278c4124285a9591c4f7098019}{F\+P\+D\+S\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER}} $\ast$ 4U))
\item 
\#define \mbox{\hyperlink{group__PWREx__register__alias__address_gace51402e8067c2b478e3bcbc6efe0b70}{O\+D\+E\+N\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER}}~P\+W\+R\+\_\+\+C\+R\+\_\+\+O\+D\+E\+N\+\_\+\+Pos
\item 
\#define \mbox{\hyperlink{group__PWREx__register__alias__address_ga1ce2817ed3cc064b3577f90cbb23be35}{C\+R\+\_\+\+O\+D\+E\+N\+\_\+\+BB}}~(uint32\+\_\+t)(P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE + (\mbox{\hyperlink{group__PWR__register__alias__address_ga387e4e883d6bea5c2223adc42ee72daa}{P\+W\+R\+\_\+\+C\+R\+\_\+\+O\+F\+F\+S\+E\+T\+\_\+\+BB}} $\ast$ 32U) + (\mbox{\hyperlink{group__PWREx__register__alias__address_gace51402e8067c2b478e3bcbc6efe0b70}{O\+D\+E\+N\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER}} $\ast$ 4U))
\item 
\#define \mbox{\hyperlink{group__PWREx__register__alias__address_gaedd8b85a6ee45b4816a46e7295525d50}{O\+D\+S\+W\+E\+N\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER}}~P\+W\+R\+\_\+\+C\+R\+\_\+\+O\+D\+S\+W\+E\+N\+\_\+\+Pos
\item 
\#define \mbox{\hyperlink{group__PWREx__register__alias__address_ga4915f7ce72ac67213c7a5b50bce70d54}{C\+R\+\_\+\+O\+D\+S\+W\+E\+N\+\_\+\+BB}}~(uint32\+\_\+t)(P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE + (\mbox{\hyperlink{group__PWR__register__alias__address_ga387e4e883d6bea5c2223adc42ee72daa}{P\+W\+R\+\_\+\+C\+R\+\_\+\+O\+F\+F\+S\+E\+T\+\_\+\+BB}} $\ast$ 32U) + (\mbox{\hyperlink{group__PWREx__register__alias__address_gaedd8b85a6ee45b4816a46e7295525d50}{O\+D\+S\+W\+E\+N\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER}} $\ast$ 4U))
\item 
\#define \mbox{\hyperlink{group__PWREx__register__alias__address_ga28a0fb2b4631ef67fa151764489fbf24}{M\+R\+L\+V\+D\+S\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER}}~P\+W\+R\+\_\+\+C\+R\+\_\+\+M\+R\+L\+V\+D\+S\+\_\+\+Pos
\item 
\#define \mbox{\hyperlink{group__PWREx__register__alias__address_ga07027fcac2bdf595eaf9d0933fbdaeec}{C\+R\+\_\+\+M\+R\+L\+V\+D\+S\+\_\+\+BB}}~(uint32\+\_\+t)(P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE + (\mbox{\hyperlink{group__PWR__register__alias__address_ga387e4e883d6bea5c2223adc42ee72daa}{P\+W\+R\+\_\+\+C\+R\+\_\+\+O\+F\+F\+S\+E\+T\+\_\+\+BB}} $\ast$ 32U) + (\mbox{\hyperlink{group__PWREx__register__alias__address_ga28a0fb2b4631ef67fa151764489fbf24}{M\+R\+L\+V\+D\+S\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER}} $\ast$ 4U))
\item 
\#define \mbox{\hyperlink{group__PWREx__register__alias__address_ga275a1c9f059c6d03973211a12b88311f}{L\+P\+L\+V\+D\+S\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER}}~P\+W\+R\+\_\+\+C\+R\+\_\+\+L\+P\+L\+V\+D\+S\+\_\+\+Pos
\item 
\#define \mbox{\hyperlink{group__PWREx__register__alias__address_gadf91aa0d2f93b4cc91f2f6ca82200faf}{C\+R\+\_\+\+L\+P\+L\+V\+D\+S\+\_\+\+BB}}~(uint32\+\_\+t)(P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE + (\mbox{\hyperlink{group__PWR__register__alias__address_ga387e4e883d6bea5c2223adc42ee72daa}{P\+W\+R\+\_\+\+C\+R\+\_\+\+O\+F\+F\+S\+E\+T\+\_\+\+BB}} $\ast$ 32U) + (\mbox{\hyperlink{group__PWREx__register__alias__address_ga275a1c9f059c6d03973211a12b88311f}{L\+P\+L\+V\+D\+S\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER}} $\ast$ 4U))
\item 
\#define \mbox{\hyperlink{group__PWREx__CSR__register__alias_gabe84749fda066b71a64a1eec61032181}{B\+R\+E\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER}}~P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+B\+R\+E\+\_\+\+Pos
\item 
\#define \mbox{\hyperlink{group__PWREx__CSR__register__alias_ga1451a5ec810860a7c2e28c23f0c0e928}{C\+S\+R\+\_\+\+B\+R\+E\+\_\+\+BB}}~(uint32\+\_\+t)(P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE + (\mbox{\hyperlink{group__PWR__register__alias__address_gaa9477acfcacc4610533df164c94ad6fd}{P\+W\+R\+\_\+\+C\+S\+R\+\_\+\+O\+F\+F\+S\+E\+T\+\_\+\+BB}} $\ast$ 32U) + (\mbox{\hyperlink{group__PWREx__CSR__register__alias_gabe84749fda066b71a64a1eec61032181}{B\+R\+E\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER}} $\ast$ 4U))
\item 
\#define \mbox{\hyperlink{group__PWREx__IS__PWR__Definitions_ga007e15203cc13b9f50824ffc103e0a5c}{I\+S\+\_\+\+P\+W\+R\+\_\+\+V\+O\+L\+T\+A\+G\+E\+\_\+\+S\+C\+A\+L\+I\+N\+G\+\_\+\+R\+A\+N\+GE}}(V\+O\+L\+T\+A\+GE)
\item 
\#define \mbox{\hyperlink{group__PWREx__IS__PWR__Definitions_gac6fcc59d6ff95b8feda1b228517f9c3f}{I\+S\+\_\+\+P\+W\+R\+\_\+\+W\+A\+K\+E\+U\+P\+\_\+\+P\+IN}}(P\+IN)~((P\+IN) == \mbox{\hyperlink{group__PWR__WakeUp__Pins_ga0da8e7cbe0826e93b777ae4419a1cd05}{P\+W\+R\+\_\+\+W\+A\+K\+E\+U\+P\+\_\+\+P\+I\+N1}})
\end{DoxyCompactItemize}
\doxysubsection*{函数}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{group__PWREx__Exported__Functions__Group1_ga86c72a23f89c3c335ab784f42536b106}{H\+A\+L\+\_\+\+P\+W\+R\+Ex\+\_\+\+Enable\+Flash\+Power\+Down}} (void)
\item 
void \mbox{\hyperlink{group__PWREx__Exported__Functions__Group1_ga12385932ad48ece7fde94d5c3db5cd19}{H\+A\+L\+\_\+\+P\+W\+R\+Ex\+\_\+\+Disable\+Flash\+Power\+Down}} (void)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__PWREx__Exported__Functions__Group1_ga21165778ccc2144040c6a935c9f794a7}{H\+A\+L\+\_\+\+P\+W\+R\+Ex\+\_\+\+Enable\+Bk\+Up\+Reg}} (void)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__PWREx__Exported__Functions__Group1_gae1b50407389e3ce1132eceb013f823d1}{H\+A\+L\+\_\+\+P\+W\+R\+Ex\+\_\+\+Disable\+Bk\+Up\+Reg}} (void)
\item 
uint32\+\_\+t \mbox{\hyperlink{group__PWREx__Exported__Functions__Group1_ga2978c7160c8d166f1bf2bf39e4bf33f7}{H\+A\+L\+\_\+\+P\+W\+R\+Ex\+\_\+\+Get\+Voltage\+Range}} (void)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__PWREx__Exported__Functions__Group1_ga1a1e616641c2dc696681ace585d9afb5}{H\+A\+L\+\_\+\+P\+W\+R\+Ex\+\_\+\+Control\+Voltage\+Scaling}} (uint32\+\_\+t Voltage\+Scaling)
\end{DoxyCompactItemize}


\doxysubsection{详细描述}
Header file of P\+WR H\+AL Extension module. 

\begin{DoxyAuthor}{作者}
M\+CD Application Team 
\end{DoxyAuthor}
\begin{DoxyAttention}{注意}

\end{DoxyAttention}
\doxysubsubsection*{\begin{center}\copyright{} Copyright (c) 2017 S\+T\+Microelectronics. All rights reserved.\end{center} }

This software component is licensed by ST under B\+SD 3-\/Clause license, the \char`\"{}\+License\char`\"{}; You may not use this file except in compliance with the License. You may obtain a copy of the License at\+: opensource.\+org/licenses/\+B\+S\+D-\/3-\/\+Clause 