name: hdlconvertor_p726
description: Tests imported from hdlconv
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p726.sv
should_fail: 0
tags: hdlconv
incdirs: 
top_module: 
rc: 0

module m;
	struct {
		reg signed [31:0] x;
	} s1;
	struct {
		reg signed [31:0] x;
	} s2;
	task f;
		reg signed [31:0] x;
		;
	endtask
	generate
		begin : s1
			initial begin
				s1.x = 1;
				s2.x = 1;
				f.x = 1;
				f2.x = 1;
			end
			wire signed [31:0] x;
			some_module s2();
		end
	endgenerate
endmodule
