// Seed: 3121863590
`define pp_6 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  always @(posedge id_3 or posedge id_2) begin
    id_4 = 1;
  end
  logic id_6;
endmodule
