{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1479773824027 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1479773824030 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 21 16:17:03 2016 " "Processing started: Mon Nov 21 16:17:03 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1479773824030 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479773824030 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lgdst_rxglue -c lgdst_rxglue " "Command: quartus_map --read_settings_files=on --write_settings_files=off lgdst_rxglue -c lgdst_rxglue" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479773824030 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Area logic area reduced timing performance " "Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1479773824286 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1479773824324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/i2c_dummy.v 1 1 " "Found 1 design units, including 1 entities, in source file /sncvs/cpld/working/rxcpld161013_v2_max10/rtl/i2c_dummy.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_dummy " "Found entity 1: i2c_dummy" {  } { { "../rtl/i2c_dummy.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/i2c_dummy.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479773832109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479773832109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchip_flash/synthesis/onchip_flash.v 1 1 " "Found 1 design units, including 1 entities, in source file onchip_flash/synthesis/onchip_flash.v" { { "Info" "ISGN_ENTITY_NAME" "1 onchip_flash " "Found entity 1: onchip_flash" {  } { { "onchip_flash/synthesis/onchip_flash.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/onchip_flash.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479773832110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479773832110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchip_flash/synthesis/submodules/altera_onchip_flash_util.v 5 5 " "Found 5 design units, including 5 entities, in source file onchip_flash/synthesis/submodules/altera_onchip_flash_util.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_address_range_check " "Found entity 1: altera_onchip_flash_address_range_check" {  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_util.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479773832112 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_onchip_flash_address_write_protection_check " "Found entity 2: altera_onchip_flash_address_write_protection_check" {  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_util.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479773832112 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_onchip_flash_convert_address " "Found entity 3: altera_onchip_flash_convert_address" {  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_util.v" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479773832112 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_onchip_flash_convert_sector " "Found entity 4: altera_onchip_flash_convert_sector" {  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_util.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479773832112 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_onchip_flash_counter " "Found entity 5: altera_onchip_flash_counter" {  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_util.v" 155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479773832112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479773832112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchip_flash/synthesis/submodules/altera_onchip_flash.v 1 1 " "Found 1 design units, including 1 entities, in source file onchip_flash/synthesis/submodules/altera_onchip_flash.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash " "Found entity 1: altera_onchip_flash" {  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479773832114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479773832114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_avmm_data_controller " "Found entity 1: altera_onchip_flash_avmm_data_controller" {  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479773832117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479773832117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_avmm_csr_controller " "Found entity 1: altera_onchip_flash_avmm_csr_controller" {  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479773832118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479773832118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchip_flash/synthesis/submodules/rtl/altera_onchip_flash_block.v 1 1 " "Found 1 design units, including 1 entities, in source file onchip_flash/synthesis/submodules/rtl/altera_onchip_flash_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_block " "Found entity 1: altera_onchip_flash_block" {  } { { "onchip_flash/synthesis/submodules/rtl/altera_onchip_flash_block.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/rtl/altera_onchip_flash_block.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479773832163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479773832163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/spi_prog.v 1 1 " "Found 1 design units, including 1 entities, in source file /sncvs/cpld/working/rxcpld161013_v2_max10/rtl/spi_prog.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_prog " "Found entity 1: spi_prog" {  } { { "../rtl/spi_prog.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/spi_prog.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479773832165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479773832165 ""}
{ "Warning" "WSGN_OUTDATED_CLEARBOX" "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/io_buf.v D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/db/io_buf.v " "Clear box output file D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/io_buf.v is not compatible with the current compile. Used regenerated output file D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/db/io_buf.v for elaboration" {  } {  } 0 12136 "Clear box output file %1!s! is not compatible with the current compile. Used regenerated output file %2!s! for elaboration" 0 0 "Analysis & Synthesis" 0 -1 1479773832206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/io_buf.v 2 2 " "Found 2 design units, including 2 entities, in source file db/io_buf.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_buf_iobuf_bidir_loo " "Found entity 1: io_buf_iobuf_bidir_loo" {  } { { "db/io_buf.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/db/io_buf.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479773832207 ""} { "Info" "ISGN_ENTITY_NAME" "2 io_buf " "Found entity 2: io_buf" {  } { { "db/io_buf.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/db/io_buf.v" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479773832207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479773832207 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lgdst_rxglue.v(325) " "Verilog HDL information at lgdst_rxglue.v(325): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 325 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1479773832209 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lgdst_rxglue.v(400) " "Verilog HDL information at lgdst_rxglue.v(400): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 400 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1479773832209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v 4 4 " "Found 4 design units, including 4 entities, in source file /sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" { { "Info" "ISGN_ENTITY_NAME" "1 lgdst_rxglue " "Found entity 1: lgdst_rxglue" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479773832210 ""} { "Info" "ISGN_ENTITY_NAME" "2 spi5_bypass " "Found entity 2: spi5_bypass" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 448 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479773832210 ""} { "Info" "ISGN_ENTITY_NAME" "3 ts_pattern " "Found entity 3: ts_pattern" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 465 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479773832210 ""} { "Info" "ISGN_ENTITY_NAME" "4 null_filter " "Found entity 4: null_filter" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 506 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479773832210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479773832210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flash_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file flash_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 flash_pll " "Found entity 1: flash_pll" {  } { { "flash_pll.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/flash_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479773832211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479773832211 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "spi_clk_rise spi_prog.v(45) " "Verilog HDL Implicit Net warning at spi_prog.v(45): created implicit net for \"spi_clk_rise\"" {  } { { "../rtl/spi_prog.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/spi_prog.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479773832211 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "spi_clk_fall spi_prog.v(46) " "Verilog HDL Implicit Net warning at spi_prog.v(46): created implicit net for \"spi_clk_fall\"" {  } { { "../rtl/spi_prog.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/spi_prog.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479773832211 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lgdst_rxglue " "Elaborating entity \"lgdst_rxglue\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1479773832251 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "byte_start_end lgdst_rxglue.v(97) " "Verilog HDL or VHDL warning at lgdst_rxglue.v(97): object \"byte_start_end\" assigned a value but never read" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479773832252 "|lgdst_rxglue"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cnt_out lgdst_rxglue.v(431) " "Verilog HDL or VHDL warning at lgdst_rxglue.v(431): object \"cnt_out\" assigned a value but never read" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 431 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479773832252 "|lgdst_rxglue"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 lgdst_rxglue.v(314) " "Verilog HDL assignment warning at lgdst_rxglue.v(314): truncated value with size 8 to match size of target (2)" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1479773832253 "|lgdst_rxglue"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 lgdst_rxglue.v(315) " "Verilog HDL assignment warning at lgdst_rxglue.v(315): truncated value with size 8 to match size of target (3)" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1479773832253 "|lgdst_rxglue"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 lgdst_rxglue.v(316) " "Verilog HDL assignment warning at lgdst_rxglue.v(316): truncated value with size 8 to match size of target (3)" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1479773832253 "|lgdst_rxglue"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 lgdst_rxglue.v(424) " "Verilog HDL assignment warning at lgdst_rxglue.v(424): truncated value with size 5 to match size of target (1)" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1479773832254 "|lgdst_rxglue"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr_check lgdst_rxglue.v(400) " "Verilog HDL Always Construct warning at lgdst_rxglue.v(400): inferring latch(es) for variable \"addr_check\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 400 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1479773832254 "|lgdst_rxglue"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "spi0_miso_ver lgdst_rxglue.v(400) " "Verilog HDL Always Construct warning at lgdst_rxglue.v(400): inferring latch(es) for variable \"spi0_miso_ver\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 400 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1479773832254 "|lgdst_rxglue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_check lgdst_rxglue.v(400) " "Inferred latch for \"addr_check\" at lgdst_rxglue.v(400)" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 400 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479773832255 "|lgdst_rxglue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spi0_miso_ver lgdst_rxglue.v(405) " "Inferred latch for \"spi0_miso_ver\" at lgdst_rxglue.v(405)" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 405 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1479773832255 "|lgdst_rxglue"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi5_bypass spi5_bypass:spi5_gen.i_bypass " "Elaborating entity \"spi5_bypass\" for hierarchy \"spi5_bypass:spi5_gen.i_bypass\"" {  } { { "../rtl/lgdst_rxglue.v" "spi5_gen.i_bypass" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479773832271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_dummy i2c_dummy:i_i2c " "Elaborating entity \"i2c_dummy\" for hierarchy \"i2c_dummy:i_i2c\"" {  } { { "../rtl/lgdst_rxglue.v" "i_i2c" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479773832294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flash_pll flash_pll:i_pll " "Elaborating entity \"flash_pll\" for hierarchy \"flash_pll:i_pll\"" {  } { { "../rtl/lgdst_rxglue.v" "i_pll" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479773832303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll flash_pll:i_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"flash_pll:i_pll\|altpll:altpll_component\"" {  } { { "flash_pll.v" "altpll_component" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/flash_pll.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479773832336 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "flash_pll:i_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"flash_pll:i_pll\|altpll:altpll_component\"" {  } { { "flash_pll.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/flash_pll.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479773832338 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "flash_pll:i_pll\|altpll:altpll_component " "Instantiated megafunction \"flash_pll:i_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479773832339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 8 " "Parameter \"clk0_divide_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479773832339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479773832339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479773832339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479773832339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479773832339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479773832339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479773832339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=flash_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=flash_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479773832339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479773832339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479773832339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479773832339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479773832339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479773832339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479773832339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479773832339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479773832339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479773832339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479773832339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479773832339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479773832339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479773832339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479773832339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479773832339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479773832339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479773832339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479773832339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479773832339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479773832339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479773832339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479773832339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479773832339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479773832339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479773832339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479773832339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479773832339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479773832339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479773832339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479773832339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479773832339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479773832339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479773832339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479773832339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479773832339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479773832339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479773832339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479773832339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479773832339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479773832339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479773832339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479773832339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479773832339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479773832339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479773832339 ""}  } { { "flash_pll.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/flash_pll.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1479773832339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/flash_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/flash_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 flash_pll_altpll " "Found entity 1: flash_pll_altpll" {  } { { "db/flash_pll_altpll.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/db/flash_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479773832389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479773832389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flash_pll_altpll flash_pll:i_pll\|altpll:altpll_component\|flash_pll_altpll:auto_generated " "Elaborating entity \"flash_pll_altpll\" for hierarchy \"flash_pll:i_pll\|altpll:altpll_component\|flash_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/15.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479773832389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_prog spi_prog:i_ufm_spi " "Elaborating entity \"spi_prog\" for hierarchy \"spi_prog:i_ufm_spi\"" {  } { { "../rtl/lgdst_rxglue.v" "i_ufm_spi" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479773832392 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 spi_prog.v(84) " "Verilog HDL assignment warning at spi_prog.v(84): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/spi_prog.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/spi_prog.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1479773832395 "|lgdst_rxglue|spi_prog:i_ufm_spi"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi_prog.v(105) " "Verilog HDL Case Statement information at spi_prog.v(105): all case item expressions in this case statement are onehot" {  } { { "../rtl/spi_prog.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/spi_prog.v" 105 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1479773832395 "|lgdst_rxglue|spi_prog:i_ufm_spi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 spi_prog.v(201) " "Verilog HDL assignment warning at spi_prog.v(201): truncated value with size 4 to match size of target (3)" {  } { { "../rtl/spi_prog.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/spi_prog.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1479773832395 "|lgdst_rxglue|spi_prog:i_ufm_spi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 spi_prog.v(243) " "Verilog HDL assignment warning at spi_prog.v(243): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/spi_prog.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/spi_prog.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1479773832395 "|lgdst_rxglue|spi_prog:i_ufm_spi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 spi_prog.v(258) " "Verilog HDL assignment warning at spi_prog.v(258): truncated value with size 33 to match size of target (32)" {  } { { "../rtl/spi_prog.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/spi_prog.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1479773832396 "|lgdst_rxglue|spi_prog:i_ufm_spi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 spi_prog.v(259) " "Verilog HDL assignment warning at spi_prog.v(259): truncated value with size 6 to match size of target (5)" {  } { { "../rtl/spi_prog.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/spi_prog.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1479773832396 "|lgdst_rxglue|spi_prog:i_ufm_spi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 spi_prog.v(286) " "Verilog HDL assignment warning at spi_prog.v(286): truncated value with size 6 to match size of target (5)" {  } { { "../rtl/spi_prog.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/spi_prog.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1479773832396 "|lgdst_rxglue|spi_prog:i_ufm_spi"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi_prog.v(245) " "Verilog HDL Case Statement information at spi_prog.v(245): all case item expressions in this case statement are onehot" {  } { { "../rtl/spi_prog.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/spi_prog.v" 245 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1479773832396 "|lgdst_rxglue|spi_prog:i_ufm_spi"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi_prog.v(303) " "Verilog HDL Case Statement information at spi_prog.v(303): all case item expressions in this case statement are onehot" {  } { { "../rtl/spi_prog.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/spi_prog.v" 303 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1479773832396 "|lgdst_rxglue|spi_prog:i_ufm_spi"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi_prog.v(355) " "Verilog HDL Case Statement information at spi_prog.v(355): all case item expressions in this case statement are onehot" {  } { { "../rtl/spi_prog.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/spi_prog.v" 355 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1479773832396 "|lgdst_rxglue|spi_prog:i_ufm_spi"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi_prog.v(381) " "Verilog HDL Case Statement information at spi_prog.v(381): all case item expressions in this case statement are onehot" {  } { { "../rtl/spi_prog.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/spi_prog.v" 381 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1479773832396 "|lgdst_rxglue|spi_prog:i_ufm_spi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onchip_flash spi_prog:i_ufm_spi\|onchip_flash:i_flash " "Elaborating entity \"onchip_flash\" for hierarchy \"spi_prog:i_ufm_spi\|onchip_flash:i_flash\"" {  } { { "../rtl/spi_prog.v" "i_flash" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/spi_prog.v" 531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479773832397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0 " "Elaborating entity \"altera_onchip_flash\" for hierarchy \"spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\"" {  } { { "onchip_flash/synthesis/onchip_flash.v" "onchip_flash_0" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/onchip_flash.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479773832398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_avmm_csr_controller spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller " "Elaborating entity \"altera_onchip_flash_avmm_csr_controller\" for hierarchy \"spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller\"" {  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash.v" "avmm_csr_controller" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479773832400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_avmm_data_controller spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller " "Elaborating entity \"altera_onchip_flash_avmm_data_controller\" for hierarchy \"spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\"" {  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash.v" "avmm_data_controller" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479773832403 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_busy altera_onchip_flash_avmm_data_controller.v(221) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(221): object \"is_busy\" assigned a value but never read" {  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 221 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1479773832406 "|lgdst_rxglue|spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_onchip_flash_avmm_data_controller.v(489) " "Verilog HDL Case Statement information at altera_onchip_flash_avmm_data_controller.v(489): all case item expressions in this case statement are onehot" {  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 489 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1479773832406 "|lgdst_rxglue|spi_prog:i_ufm_spi|onchip_flash:i_flash|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_1 " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_1\"" {  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "stdsync_1" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479773832417 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_1 " "Elaborated megafunction instantiation \"spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_1\"" {  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 402 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479773832418 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_1 " "Instantiated megafunction \"spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479773832418 ""}  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 402 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1479773832418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_address_range_check spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_address_range_check:address_range_checker " "Elaborating entity \"altera_onchip_flash_address_range_check\" for hierarchy \"spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_address_range_check:address_range_checker\"" {  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "address_range_checker" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479773832420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_convert_address spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_address:address_convertor " "Elaborating entity \"altera_onchip_flash_convert_address\" for hierarchy \"spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_address:address_convertor\"" {  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "address_convertor" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479773832422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_address_write_protection_check spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_address_write_protection_check:address_write_protection_checker " "Elaborating entity \"altera_onchip_flash_address_write_protection_check\" for hierarchy \"spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_address_write_protection_check:address_write_protection_checker\"" {  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "address_write_protection_checker" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479773832423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_convert_sector spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_sector:sector_convertor " "Elaborating entity \"altera_onchip_flash_convert_sector\" for hierarchy \"spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_sector:sector_convertor\"" {  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "sector_convertor" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479773832424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_counter spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_counter:share_counter " "Elaborating entity \"altera_onchip_flash_counter\" for hierarchy \"spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_counter:share_counter\"" {  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "share_counter" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479773832425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_addr_shiftreg " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_addr_shiftreg\"" {  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "ufm_addr_shiftreg" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479773832438 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_addr_shiftreg " "Elaborated megafunction instantiation \"spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_addr_shiftreg\"" {  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 854 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479773832439 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_addr_shiftreg " "Instantiated megafunction \"spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_addr_shiftreg\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479773832439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 23 " "Parameter \"lpm_width\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479773832439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1479773832439 ""}  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 854 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1479773832439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_block spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block " "Elaborating entity \"altera_onchip_flash_block\" for hierarchy \"spi_prog:i_ufm_spi\|onchip_flash:i_flash\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\"" {  } { { "onchip_flash/synthesis/submodules/altera_onchip_flash.v" "altera_onchip_flash_block" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/onchip_flash/synthesis/submodules/altera_onchip_flash.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479773832454 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1479773833675 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 372 -1 0 } } { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 334 -1 0 } } { "../rtl/spi_prog.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/spi_prog.v" 58 -1 0 } } { "../rtl/spi_prog.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/spi_prog.v" 179 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1479773833698 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1479773833699 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1479773834067 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "cntbyte\[0\] High " "Register cntbyte\[0\] will power up to High" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 372 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1479773834193 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "ad_spi_oe_b Low " "Register ad_spi_oe_b will power up to Low" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 78 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1479773834193 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "spi0_ck_cnt\[3\] High " "Register spi0_ck_cnt\[3\] will power up to High" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 266 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1479773834193 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1479773834193 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1479773834796 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/output_files/lgdst_rxglue.map.smsg " "Generated suppressed messages file D:/sncvs/cpld/working/rxcpld161013_v2_max10/syn/output_files/lgdst_rxglue.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479773834872 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1479773835124 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479773835124 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ts_sync " "No output dependent on input pin \"ts_sync\"" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1479773835234 "|lgdst_rxglue|ts_sync"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cnt_in\[0\] " "No output dependent on input pin \"cnt_in\[0\]\"" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1479773835234 "|lgdst_rxglue|cnt_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cnt_in\[1\] " "No output dependent on input pin \"cnt_in\[1\]\"" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1479773835234 "|lgdst_rxglue|cnt_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cnt_in\[2\] " "No output dependent on input pin \"cnt_in\[2\]\"" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1479773835234 "|lgdst_rxglue|cnt_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cnt_in\[3\] " "No output dependent on input pin \"cnt_in\[3\]\"" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1479773835234 "|lgdst_rxglue|cnt_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cnt_in\[4\] " "No output dependent on input pin \"cnt_in\[4\]\"" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1479773835234 "|lgdst_rxglue|cnt_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cnt_in\[5\] " "No output dependent on input pin \"cnt_in\[5\]\"" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1479773835234 "|lgdst_rxglue|cnt_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cnt_in\[6\] " "No output dependent on input pin \"cnt_in\[6\]\"" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1479773835234 "|lgdst_rxglue|cnt_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cnt_in\[7\] " "No output dependent on input pin \"cnt_in\[7\]\"" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "D:/sncvs/cpld/working/rxcpld161013_v2_max10/rtl/lgdst_rxglue.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1479773835234 "|lgdst_rxglue|cnt_in[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1479773835234 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "839 " "Implemented 839 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1479773835235 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1479773835235 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1479773835235 ""} { "Info" "ICUT_CUT_TM_LCELLS" "799 " "Implemented 799 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1479773835235 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1479773835235 ""} { "Info" "ICUT_CUT_TM_UFMS" "1 " "Implemented 1 User Flash Memory blocks" {  } {  } 0 21070 "Implemented %1!d! User Flash Memory blocks" 0 0 "Design Software" 0 -1 1479773835235 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1479773835235 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "852 " "Peak virtual memory: 852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1479773835275 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 21 16:17:15 2016 " "Processing ended: Mon Nov 21 16:17:15 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1479773835275 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1479773835275 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1479773835275 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1479773835275 ""}
