Running: /media/shashank/C628A2F428A2E323/Xilinx/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /media/shashank/C628A2F428A2E323/Xilinx/Xilinx/Problem2/sixteen_by_four_mux_tb_isim_beh.exe -prj /media/shashank/C628A2F428A2E323/Xilinx/Xilinx/Problem2/sixteen_by_four_mux_tb_beh.prj work.sixteen_by_four_mux_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/media/shashank/C628A2F428A2E323/Xilinx/Xilinx/Problem2/four_by_two_mux.v" into library work
Analyzing Verilog file "/media/shashank/C628A2F428A2E323/Xilinx/Xilinx/Problem2/sixteen_by_four_mux.v" into library work
Analyzing Verilog file "/media/shashank/C628A2F428A2E323/Xilinx/Xilinx/Problem2/sixteen_by_four_mux_tb.v" into library work
Analyzing Verilog file "/media/shashank/C628A2F428A2E323/Xilinx/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95476 KB
Fuse CPU Usage: 1280 ms
Compiling module four_by_two_mux
Compiling module sixteen_by_four_mux
Compiling module sixteen_by_four_mux_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable /media/shashank/C628A2F428A2E323/Xilinx/Xilinx/Problem2/sixteen_by_four_mux_tb_isim_beh.exe
Fuse Memory Usage: 655664 KB
Fuse CPU Usage: 1300 ms
GCC CPU Usage: 490 ms
