//pragma functionality_splitting {"functions" : [{"name" : "write_5" , "inputPorts" : ["write_5","wr_adr_5","wr_din_5"], "outputPorts" : [], "controlPorts" : ["write_5"]},{"name" : "write_6" , "inputPorts" : ["write_6","wr_adr_6","wr_din_6"], "outputPorts" : [], "controlPorts" : ["write_6"]},{"name" : "read_0" , "inputPorts" : ["read_0","rd_adr_0"], "outputPorts" : ["rd_dout_0"], "controlPorts" : ["read_0"]},{"name" : "read_1" , "inputPorts" : ["read_1","rd_adr_1"], "outputPorts" : ["rd_dout_1"], "controlPorts" : ["read_1"]},{"name" : "read_2" , "inputPorts" : ["read_2","rd_adr_2"], "outputPorts" : ["rd_dout_2"], "controlPorts" : ["read_2"]},{"name" : "read_3" , "inputPorts" : ["read_3","rd_adr_3"], "outputPorts" : ["rd_dout_3"], "controlPorts" : ["read_3"]},{"name" : "read_4" , "inputPorts" : ["read_4","rd_adr_4"], "outputPorts" : ["rd_dout_4"], "controlPorts" : ["read_4"]}, { "name" : "rst" , "inputPorts" : ["rst"], "outputPorts" : [], "controlPorts" : ["rst"]}],"moduleName" : "zt_stl_atom_5r2w","parameters" : [{"name" : "NUMADDR","defaultValue" : "8"},{"name" : "BITADDR","defaultValue" : "NUMADDR > 1 ? $clog2(NUMADDR) : 1"},{"name" : "SRAM_DELAY","defaultValue" : "0"},{"name" : "ENAWPRI","defaultValue" : "0"},{"name" : "RSTINIT","defaultValue" : "0"},{"name" : "RSTSTRT","defaultValue" : "0"},{"name" : "BITDATA","defaultValue" : "1"},{"name" : "RSTINCR","defaultValue" : "0"},{"name" : "FORMAL_FULL","defaultValue" : "0"}]}

