# Reading C:/modeltech64_2019.2/tcl/vsim/pref.tcl
# //  ModelSim SE-64 2019.2 Apr 17 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do square_mpt_test_run_msim_rtl_systemverilog.do
# if ![file isdirectory square_mpt_test_iputf_libs] {
# 	file mkdir square_mpt_test_iputf_libs
# }
# 
# vmap altera_ver C:/Users/Shuai/Desktop/5_ver_1.0/sim/verilog_libs/altera_ver
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap altera_ver C:/Users/Shuai/Desktop/5_ver_1.0/sim/verilog_libs/altera_ver 
# Modifying C:/modeltech64_2019.2/win64/../modelsim.ini
# vmap lpm_ver C:/Users/Shuai/Desktop/5_ver_1.0/sim/verilog_libs/lpm_ver
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap lpm_ver C:/Users/Shuai/Desktop/5_ver_1.0/sim/verilog_libs/lpm_ver 
# Modifying C:/modeltech64_2019.2/win64/../modelsim.ini
# vmap sgate_ver C:/Users/Shuai/Desktop/5_ver_1.0/sim/verilog_libs/sgate_ver
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap sgate_ver C:/Users/Shuai/Desktop/5_ver_1.0/sim/verilog_libs/sgate_ver 
# Modifying C:/modeltech64_2019.2/win64/../modelsim.ini
# vmap altera_mf_ver C:/Users/Shuai/Desktop/5_ver_1.0/sim/verilog_libs/altera_mf_ver
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap altera_mf_ver C:/Users/Shuai/Desktop/5_ver_1.0/sim/verilog_libs/altera_mf_ver 
# Modifying C:/modeltech64_2019.2/win64/../modelsim.ini
# vmap altera_lnsim_ver C:/Users/Shuai/Desktop/5_ver_1.0/sim/verilog_libs/altera_lnsim_ver
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap altera_lnsim_ver C:/Users/Shuai/Desktop/5_ver_1.0/sim/verilog_libs/altera_lnsim_ver 
# Modifying C:/modeltech64_2019.2/win64/../modelsim.ini
# vmap cycloneive_ver C:/Users/Shuai/Desktop/5_ver_1.0/sim/verilog_libs/cycloneive_ver
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap cycloneive_ver C:/Users/Shuai/Desktop/5_ver_1.0/sim/verilog_libs/cycloneive_ver 
# Modifying C:/modeltech64_2019.2/win64/../modelsim.ini
# vmap cycloneive C:/Users/Shuai/Desktop/5_ver_1.0/sim/vhdl_libs/cycloneive
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap cycloneive C:/Users/Shuai/Desktop/5_ver_1.0/sim/vhdl_libs/cycloneive 
# Modifying C:/modeltech64_2019.2/win64/../modelsim.ini
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim SE-64 vmap 2019.2 Lib Mapping Utility 2019.04 Apr 17 2019
# vmap work rtl_work 
# Modifying C:/modeltech64_2019.2/win64/../modelsim.ini
# 
###### Libraries for IPUTF cores 
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# vcom "C:/Users/Shuai/Desktop/5_ver_1.0/rtl/FP/FP32_accum_sim/dspba_library_package.vhd"
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 06:27:31 on Aug 28,2020
# vcom -reportprogress 300 C:/Users/Shuai/Desktop/5_ver_1.0/rtl/FP/FP32_accum_sim/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 06:27:32 on Aug 28,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom "C:/Users/Shuai/Desktop/5_ver_1.0/rtl/FP/FP32_accum_sim/dspba_library.vhd"        
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 06:27:32 on Aug 28,2020
# vcom -reportprogress 300 C:/Users/Shuai/Desktop/5_ver_1.0/rtl/FP/FP32_accum_sim/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 06:27:32 on Aug 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "C:/Users/Shuai/Desktop/5_ver_1.0/rtl/FP/FP32_accum_sim/FP32_accum.vhd"           
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 06:27:32 on Aug 28,2020
# vcom -reportprogress 300 C:/Users/Shuai/Desktop/5_ver_1.0/rtl/FP/FP32_accum_sim/FP32_accum.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FP32_accum
# -- Compiling architecture normal of FP32_accum
# End time: 06:27:32 on Aug 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/UART {C:/Users/Shuai/Desktop/5_ver_1.0/rtl/UART/uart_TX.v}
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 06:27:32 on Aug 28,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/UART" C:/Users/Shuai/Desktop/5_ver_1.0/rtl/UART/uart_TX.v 
# -- Compiling module uart_TX
# 
# Top level modules:
# 	uart_TX
# End time: 06:27:32 on Aug 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/UART {C:/Users/Shuai/Desktop/5_ver_1.0/rtl/UART/uart_RX.v}
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 06:27:32 on Aug 28,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/UART" C:/Users/Shuai/Desktop/5_ver_1.0/rtl/UART/uart_RX.v 
# -- Compiling module uart_RX
# 
# Top level modules:
# 	uart_RX
# End time: 06:27:32 on Aug 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/UART {C:/Users/Shuai/Desktop/5_ver_1.0/rtl/UART/posedgeDect.v}
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 06:27:32 on Aug 28,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/UART" C:/Users/Shuai/Desktop/5_ver_1.0/rtl/UART/posedgeDect.v 
# -- Compiling module posedgeDect
# 
# Top level modules:
# 	posedgeDect
# End time: 06:27:32 on Aug 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/FP {C:/Users/Shuai/Desktop/5_ver_1.0/rtl/FP/FP32_mult.v}
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 06:27:32 on Aug 28,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/FP" C:/Users/Shuai/Desktop/5_ver_1.0/rtl/FP/FP32_mult.v 
# -- Compiling module FP32_mult_altfp_mult_nvo
# -- Compiling module FP32_mult
# 
# Top level modules:
# 	FP32_mult
# End time: 06:27:32 on Aug 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/RAM {C:/Users/Shuai/Desktop/5_ver_1.0/rtl/RAM/RAM_32b_256.v}
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 06:27:32 on Aug 28,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/RAM" C:/Users/Shuai/Desktop/5_ver_1.0/rtl/RAM/RAM_32b_256.v 
# -- Compiling module RAM_32b_256
# 
# Top level modules:
# 	RAM_32b_256
# End time: 06:27:32 on Aug 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PLL {C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PLL/pll.v}
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 06:27:32 on Aug 28,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PLL" C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PLL/pll.v 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 06:27:32 on Aug 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/RAM {C:/Users/Shuai/Desktop/5_ver_1.0/rtl/RAM/RAM_32b_result.v}
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 06:27:32 on Aug 28,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/RAM" C:/Users/Shuai/Desktop/5_ver_1.0/rtl/RAM/RAM_32b_result.v 
# -- Compiling module RAM_32b_result
# 
# Top level modules:
# 	RAM_32b_result
# End time: 06:27:32 on Aug 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Shuai/Desktop/5_ver_1.0/par/db {C:/Users/Shuai/Desktop/5_ver_1.0/par/db/pll_altpll.v}
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 06:27:32 on Aug 28,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Shuai/Desktop/5_ver_1.0/par/db" C:/Users/Shuai/Desktop/5_ver_1.0/par/db/pll_altpll.v 
# -- Compiling module pll_altpll
# 
# Top level modules:
# 	pll_altpll
# End time: 06:27:33 on Aug 28,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/DFF {C:/Users/Shuai/Desktop/5_ver_1.0/rtl/DFF/dff_1b.sv}
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 06:27:33 on Aug 28,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/DFF" C:/Users/Shuai/Desktop/5_ver_1.0/rtl/DFF/dff_1b.sv 
# -- Compiling module dff_1b
# 
# Top level modules:
# 	dff_1b
# End time: 06:27:33 on Aug 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/UART {C:/Users/Shuai/Desktop/5_ver_1.0/rtl/UART/uart.sv}
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 06:27:33 on Aug 28,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/UART" C:/Users/Shuai/Desktop/5_ver_1.0/rtl/UART/uart.sv 
# -- Compiling module uart
# 
# Top level modules:
# 	uart
# End time: 06:27:33 on Aug 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/Seg {C:/Users/Shuai/Desktop/5_ver_1.0/rtl/Seg/seg_led_static.sv}
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 06:27:33 on Aug 28,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/Seg" C:/Users/Shuai/Desktop/5_ver_1.0/rtl/Seg/seg_led_static.sv 
# -- Compiling module seg_led_static
# 
# Top level modules:
# 	seg_led_static
# End time: 06:27:33 on Aug 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE {C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE/mult.sv}
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 06:27:33 on Aug 28,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE" C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE/mult.sv 
# -- Compiling module mult
# 
# Top level modules:
# 	mult
# End time: 06:27:33 on Aug 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE {C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE/MAC.sv}
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 06:27:33 on Aug 28,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE" C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE/MAC.sv 
# -- Compiling module MAC
# 
# Top level modules:
# 	MAC
# End time: 06:27:33 on Aug 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE {C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE/FPmult.sv}
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 06:27:33 on Aug 28,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE" C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE/FPmult.sv 
# -- Compiling module FPmult
# 
# Top level modules:
# 	FPmult
# End time: 06:27:33 on Aug 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE {C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE/accum.sv}
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 06:27:33 on Aug 28,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE" C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE/accum.sv 
# -- Compiling module accum
# 
# Top level modules:
# 	accum
# End time: 06:27:33 on Aug 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/DFF {C:/Users/Shuai/Desktop/5_ver_1.0/rtl/DFF/dff_32b.sv}
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 06:27:33 on Aug 28,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/DFF" C:/Users/Shuai/Desktop/5_ver_1.0/rtl/DFF/dff_32b.sv 
# -- Compiling module dff_32b
# 
# Top level modules:
# 	dff_32b
# End time: 06:27:33 on Aug 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl {C:/Users/Shuai/Desktop/5_ver_1.0/rtl/square_mpt_test.sv}
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 06:27:33 on Aug 28,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl" C:/Users/Shuai/Desktop/5_ver_1.0/rtl/square_mpt_test.sv 
# -- Compiling module square_mpt_test
# 
# Top level modules:
# 	square_mpt_test
# End time: 06:27:33 on Aug 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/FSM_top {C:/Users/Shuai/Desktop/5_ver_1.0/rtl/FSM_top/FSM.sv}
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 06:27:33 on Aug 28,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/FSM_top" C:/Users/Shuai/Desktop/5_ver_1.0/rtl/FSM_top/FSM.sv 
# -- Compiling module FSM
# 
# Top level modules:
# 	FSM
# End time: 06:27:33 on Aug 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE {C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE/systolic_arr_ctrl.sv}
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 06:27:33 on Aug 28,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE" C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE/systolic_arr_ctrl.sv 
# -- Compiling module systolic_arr_ctrl
# 
# Top level modules:
# 	systolic_arr_ctrl
# End time: 06:27:34 on Aug 28,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE {C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE/systolic_arr.sv}
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 06:27:34 on Aug 28,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE" C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE/systolic_arr.sv 
# -- Compiling module systolic_arr
# 
# Top level modules:
# 	systolic_arr
# End time: 06:27:34 on Aug 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Shuai/Desktop/5_ver_1.0/par/../sim/tb {C:/Users/Shuai/Desktop/5_ver_1.0/par/../sim/tb/top_tb.sv}
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 06:27:34 on Aug 28,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Shuai/Desktop/5_ver_1.0/par/../sim/tb" C:/Users/Shuai/Desktop/5_ver_1.0/par/../sim/tb/top_tb.sv 
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# End time: 06:27:34 on Aug 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L cycloneive -L rtl_work -L work -voptargs="+acc"  top_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L cycloneive -L rtl_work -L work -voptargs=""+acc"" top_tb 
# Start time: 06:27:34 on Aug 28,2020
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 4 FSMs in module "FSM(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "systolic_arr_ctrl(fast)".
# ** Warning: C:/Users/Shuai/Desktop/5_ver_1.0/par/../sim/tb/top_tb.sv(21): (vopt-2685) [TFMPC] - Too few port connections for 'top'.  Expected 8, found 4.
# ** Warning: C:/Users/Shuai/Desktop/5_ver_1.0/par/../sim/tb/top_tb.sv(21): (vopt-2718) [TFMPC] - Missing connection for port 'seg_led_sel'.
# ** Warning: C:/Users/Shuai/Desktop/5_ver_1.0/par/../sim/tb/top_tb.sv(21): (vopt-2718) [TFMPC] - Missing connection for port 'seg_dig_sel'.
# ** Warning: C:/Users/Shuai/Desktop/5_ver_1.0/par/../sim/tb/top_tb.sv(21): (vopt-2718) [TFMPC] - Missing connection for port 'TX_debug'.
# ** Warning: C:/Users/Shuai/Desktop/5_ver_1.0/par/../sim/tb/top_tb.sv(21): (vopt-2718) [TFMPC] - Missing connection for port 'RX_debug'.
# ** Warning: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/square_mpt_test.sv(167): (vopt-2685) [TFMPC] - Too few port connections for 'ram_a0'.  Expected 7, found 6.
# ** Warning: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/square_mpt_test.sv(167): (vopt-2718) [TFMPC] - Missing connection for port 'outaclr'.
# ** Warning: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/square_mpt_test.sv(176): (vopt-2685) [TFMPC] - Too few port connections for 'ram_a1'.  Expected 7, found 6.
# ** Warning: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/square_mpt_test.sv(176): (vopt-2718) [TFMPC] - Missing connection for port 'outaclr'.
# ** Warning: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/square_mpt_test.sv(185): (vopt-2685) [TFMPC] - Too few port connections for 'ram_w0'.  Expected 7, found 6.
# ** Warning: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/square_mpt_test.sv(185): (vopt-2718) [TFMPC] - Missing connection for port 'outaclr'.
# ** Warning: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/square_mpt_test.sv(194): (vopt-2685) [TFMPC] - Too few port connections for 'ram_w1'.  Expected 7, found 6.
# ** Warning: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/square_mpt_test.sv(194): (vopt-2718) [TFMPC] - Missing connection for port 'outaclr'.
# Loading sv_std.std
# Loading work.top_tb(fast)
# Loading work.square_mpt_test(fast)
# Loading work.pll(fast)
# Loading altera_mf_ver.altpll(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.MF_cycloneiii_pll(fast)
# Loading altera_mf_ver.cda_m_cntr(fast)
# Loading altera_mf_ver.cda_n_cntr(fast)
# Loading altera_mf_ver.cda_scale_cntr(fast)
# Loading altera_mf_ver.pll_iobuf(fast)
# Loading work.seg_led_static(fast)
# Loading work.uart(fast)
# Loading work.uart_RX(fast)
# Loading work.uart_TX(fast)
# Loading work.posedgeDect(fast)
# Loading work.RAM_32b_256(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.FSM(fast)
# Loading work.dff_1b(fast)
# Loading work.systolic_arr(fast)
# Loading work.dff_32b(fast)
# Loading work.MAC(fast)
# Loading work.mult(fast)
# Loading work.FPmult(fast)
# Loading work.FP32_mult(fast)
# Loading work.FP32_mult_altfp_mult_nvo(fast)
# Loading lpm_ver.lpm_add_sub(fast)
# Loading lpm_ver.lpm_add_sub(fast__1)
# Loading lpm_ver.lpm_add_sub(fast__2)
# Loading lpm_ver.lpm_add_sub(fast__3)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading work.accum(fast)
# Loading work.systolic_arr_ctrl(fast)
# Loading work.RAM_32b_result(fast)
# Loading altera_mf_ver.altsyncram(fast__1)
# Loading altera_mf_ver.altsyncram_body(fast__1)
# Loading work.uart(fast__1)
# Loading work.uart_RX(fast__1)
# Loading work.uart_TX(fast__1)
# Loading work.posedgeDect(fast__1)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.dspba_library_package
# Loading altera_mf.altera_mf_components
# Loading lpm.lpm_components
# Loading work.fp32_accum(normal)#1
# Loading work.dspba_delay(delay)#1
# Loading work.dspba_delay(delay)#2
# Loading work.dspba_delay(delay)#3
# Loading work.dspba_delay(delay)#4
# Loading work.dspba_delay(delay)#5
# Loading work.dspba_delay(delay)#6
# Loading work.dspba_delay(delay)#7
# Loading work.dspba_delay(delay)#8
# Loading work.dspba_delay(delay)#9
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/top/sys_arr/MAC_00/mult_inst/FPmult_inst/FP32_mult_inst/FP32_mult_altfp_mult_nvo_component/man_product2_mult File: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/FP/FP32_mult.v Line: 695
# ** Warning: (vsim-8822) [TFMPC] - Missing Verilog connection for formal VHDL port 'xo'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/top/sys_arr/MAC_00/accum_inst/accum_base File: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE/accum.sv Line: 13
# ** Warning: (vsim-8822) [TFMPC] - Missing Verilog connection for formal VHDL port 'xu'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/top/sys_arr/MAC_00/accum_inst/accum_base File: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE/accum.sv Line: 13
# ** Warning: (vsim-8822) [TFMPC] - Missing Verilog connection for formal VHDL port 'ao'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/top/sys_arr/MAC_00/accum_inst/accum_base File: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE/accum.sv Line: 13
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/top/sys_arr/MAC_01/mult_inst/FPmult_inst/FP32_mult_inst/FP32_mult_altfp_mult_nvo_component/man_product2_mult File: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/FP/FP32_mult.v Line: 695
# ** Warning: (vsim-8822) [TFMPC] - Missing Verilog connection for formal VHDL port 'xo'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/top/sys_arr/MAC_01/accum_inst/accum_base File: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE/accum.sv Line: 13
# ** Warning: (vsim-8822) [TFMPC] - Missing Verilog connection for formal VHDL port 'xu'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/top/sys_arr/MAC_01/accum_inst/accum_base File: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE/accum.sv Line: 13
# ** Warning: (vsim-8822) [TFMPC] - Missing Verilog connection for formal VHDL port 'ao'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/top/sys_arr/MAC_01/accum_inst/accum_base File: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE/accum.sv Line: 13
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/top/sys_arr/MAC_10/mult_inst/FPmult_inst/FP32_mult_inst/FP32_mult_altfp_mult_nvo_component/man_product2_mult File: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/FP/FP32_mult.v Line: 695
# ** Warning: (vsim-8822) [TFMPC] - Missing Verilog connection for formal VHDL port 'xo'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/top/sys_arr/MAC_10/accum_inst/accum_base File: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE/accum.sv Line: 13
# ** Warning: (vsim-8822) [TFMPC] - Missing Verilog connection for formal VHDL port 'xu'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/top/sys_arr/MAC_10/accum_inst/accum_base File: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE/accum.sv Line: 13
# ** Warning: (vsim-8822) [TFMPC] - Missing Verilog connection for formal VHDL port 'ao'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/top/sys_arr/MAC_10/accum_inst/accum_base File: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE/accum.sv Line: 13
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/top/sys_arr/MAC_11/mult_inst/FPmult_inst/FP32_mult_inst/FP32_mult_altfp_mult_nvo_component/man_product2_mult File: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/FP/FP32_mult.v Line: 695
# ** Warning: (vsim-8822) [TFMPC] - Missing Verilog connection for formal VHDL port 'xo'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/top/sys_arr/MAC_11/accum_inst/accum_base File: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE/accum.sv Line: 13
# ** Warning: (vsim-8822) [TFMPC] - Missing Verilog connection for formal VHDL port 'xu'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/top/sys_arr/MAC_11/accum_inst/accum_base File: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE/accum.sv Line: 13
# ** Warning: (vsim-8822) [TFMPC] - Missing Verilog connection for formal VHDL port 'ao'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/top/sys_arr/MAC_11/accum_inst/accum_base File: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE/accum.sv Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (16) for port 'address'. The port definition is at: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/RAM/RAM_32b_result.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/top/c00 File: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/square_mpt_test.sv Line: 314
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (16) for port 'address'. The port definition is at: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/RAM/RAM_32b_result.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/top/c01 File: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/square_mpt_test.sv Line: 323
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (16) for port 'address'. The port definition is at: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/RAM/RAM_32b_result.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/top/c10 File: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/square_mpt_test.sv Line: 332
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (16) for port 'address'. The port definition is at: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/RAM/RAM_32b_result.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/top/c11 File: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/square_mpt_test.sv Line: 341
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 50000  Instance: top_tb.top.myPLL.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL was reset
# Time: 1005000  Instance: top_tb.top.myPLL.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 1060000  Instance: top_tb.top.myPLL.altpll_component.cycloneiii_pll.pll3
add wave -position insertpoint sim:/top_tb/top/*
add wave -position insertpoint sim:/top_tb/top/fsm_core/*
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.top_tb(fast)
# Loading work.square_mpt_test(fast)
# Loading work.pll(fast)
# Loading altera_mf_ver.altpll(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.MF_cycloneiii_pll(fast)
# Loading altera_mf_ver.cda_m_cntr(fast)
# Loading altera_mf_ver.cda_n_cntr(fast)
# Loading altera_mf_ver.cda_scale_cntr(fast)
# Loading altera_mf_ver.pll_iobuf(fast)
# Loading work.seg_led_static(fast)
# Loading work.uart(fast)
# Loading work.uart_RX(fast)
# Loading work.uart_TX(fast)
# Loading work.posedgeDect(fast)
# Loading work.RAM_32b_256(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.FSM(fast)
# Loading work.dff_1b(fast)
# Loading work.systolic_arr(fast)
# Loading work.dff_32b(fast)
# Loading work.MAC(fast)
# Loading work.mult(fast)
# Loading work.FPmult(fast)
# Loading work.FP32_mult(fast)
# Loading work.FP32_mult_altfp_mult_nvo(fast)
# Loading lpm_ver.lpm_add_sub(fast)
# Loading lpm_ver.lpm_add_sub(fast__1)
# Loading lpm_ver.lpm_add_sub(fast__2)
# Loading lpm_ver.lpm_add_sub(fast__3)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading work.accum(fast)
# Loading work.systolic_arr_ctrl(fast)
# Loading work.RAM_32b_result(fast)
# Loading altera_mf_ver.altsyncram(fast__1)
# Loading altera_mf_ver.altsyncram_body(fast__1)
# Loading work.uart(fast__1)
# Loading work.uart_RX(fast__1)
# Loading work.uart_TX(fast__1)
# Loading work.posedgeDect(fast__1)
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/top/sys_arr/MAC_00/mult_inst/FPmult_inst/FP32_mult_inst/FP32_mult_altfp_mult_nvo_component/man_product2_mult File: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/FP/FP32_mult.v Line: 695
# ** Warning: (vsim-8822) [TFMPC] - Missing Verilog connection for formal VHDL port 'xo'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/top/sys_arr/MAC_00/accum_inst/accum_base File: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE/accum.sv Line: 13
# ** Warning: (vsim-8822) [TFMPC] - Missing Verilog connection for formal VHDL port 'xu'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/top/sys_arr/MAC_00/accum_inst/accum_base File: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE/accum.sv Line: 13
# ** Warning: (vsim-8822) [TFMPC] - Missing Verilog connection for formal VHDL port 'ao'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/top/sys_arr/MAC_00/accum_inst/accum_base File: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE/accum.sv Line: 13
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/top/sys_arr/MAC_01/mult_inst/FPmult_inst/FP32_mult_inst/FP32_mult_altfp_mult_nvo_component/man_product2_mult File: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/FP/FP32_mult.v Line: 695
# ** Warning: (vsim-8822) [TFMPC] - Missing Verilog connection for formal VHDL port 'xo'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/top/sys_arr/MAC_01/accum_inst/accum_base File: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE/accum.sv Line: 13
# ** Warning: (vsim-8822) [TFMPC] - Missing Verilog connection for formal VHDL port 'xu'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/top/sys_arr/MAC_01/accum_inst/accum_base File: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE/accum.sv Line: 13
# ** Warning: (vsim-8822) [TFMPC] - Missing Verilog connection for formal VHDL port 'ao'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/top/sys_arr/MAC_01/accum_inst/accum_base File: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE/accum.sv Line: 13
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/top/sys_arr/MAC_10/mult_inst/FPmult_inst/FP32_mult_inst/FP32_mult_altfp_mult_nvo_component/man_product2_mult File: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/FP/FP32_mult.v Line: 695
# ** Warning: (vsim-8822) [TFMPC] - Missing Verilog connection for formal VHDL port 'xo'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/top/sys_arr/MAC_10/accum_inst/accum_base File: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE/accum.sv Line: 13
# ** Warning: (vsim-8822) [TFMPC] - Missing Verilog connection for formal VHDL port 'xu'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/top/sys_arr/MAC_10/accum_inst/accum_base File: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE/accum.sv Line: 13
# ** Warning: (vsim-8822) [TFMPC] - Missing Verilog connection for formal VHDL port 'ao'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/top/sys_arr/MAC_10/accum_inst/accum_base File: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE/accum.sv Line: 13
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/top/sys_arr/MAC_11/mult_inst/FPmult_inst/FP32_mult_inst/FP32_mult_altfp_mult_nvo_component/man_product2_mult File: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/FP/FP32_mult.v Line: 695
# ** Warning: (vsim-8822) [TFMPC] - Missing Verilog connection for formal VHDL port 'xo'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/top/sys_arr/MAC_11/accum_inst/accum_base File: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE/accum.sv Line: 13
# ** Warning: (vsim-8822) [TFMPC] - Missing Verilog connection for formal VHDL port 'xu'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/top/sys_arr/MAC_11/accum_inst/accum_base File: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE/accum.sv Line: 13
# ** Warning: (vsim-8822) [TFMPC] - Missing Verilog connection for formal VHDL port 'ao'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/top/sys_arr/MAC_11/accum_inst/accum_base File: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE/accum.sv Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (16) for port 'address'. The port definition is at: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/RAM/RAM_32b_result.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/top/c00 File: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/square_mpt_test.sv Line: 314
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (16) for port 'address'. The port definition is at: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/RAM/RAM_32b_result.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/top/c01 File: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/square_mpt_test.sv Line: 323
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (16) for port 'address'. The port definition is at: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/RAM/RAM_32b_result.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/top/c10 File: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/square_mpt_test.sv Line: 332
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (16) for port 'address'. The port definition is at: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/RAM/RAM_32b_result.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/top/c11 File: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/square_mpt_test.sv Line: 341
run -all
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 50000  Instance: top_tb.top.myPLL.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL was reset
# Time: 1005000  Instance: top_tb.top.myPLL.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 1060000  Instance: top_tb.top.myPLL.altpll_component.cycloneiii_pll.pll3
# ** Note: $stop    : C:/Users/Shuai/Desktop/5_ver_1.0/par/../sim/tb/top_tb.sv(152)
#    Time: 8656670 ns  Iteration: 1  Instance: /top_tb
# Break in Module top_tb at C:/Users/Shuai/Desktop/5_ver_1.0/par/../sim/tb/top_tb.sv line 152
vlog -sv -work work +incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE/accum.sv
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 06:32:56 on Aug 28,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE/accum.sv 
# -- Compiling module accum
# 
# Top level modules:
# 	accum
# End time: 06:32:56 on Aug 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/DFF -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/Shuai/Desktop/5_ver_1.0/rtl/DFF/dff_1b.sv
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 06:32:56 on Aug 28,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/DFF" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/Shuai/Desktop/5_ver_1.0/rtl/DFF/dff_1b.sv 
# -- Compiling module dff_1b
# 
# Top level modules:
# 	dff_1b
# End time: 06:32:56 on Aug 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/DFF -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/Shuai/Desktop/5_ver_1.0/rtl/DFF/dff_32b.sv
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 06:32:56 on Aug 28,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/DFF" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/Shuai/Desktop/5_ver_1.0/rtl/DFF/dff_32b.sv 
# -- Compiling module dff_32b
# 
# Top level modules:
# 	dff_32b
# End time: 06:32:57 on Aug 28,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom C:/Users/Shuai/Desktop/5_ver_1.0/rtl/FP/FP32_accum_sim/dspba_library.vhd
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 06:32:57 on Aug 28,2020
# vcom -reportprogress 300 C:/Users/Shuai/Desktop/5_ver_1.0/rtl/FP/FP32_accum_sim/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 06:32:57 on Aug 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom C:/Users/Shuai/Desktop/5_ver_1.0/rtl/FP/FP32_accum_sim/dspba_library_package.vhd
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 06:32:57 on Aug 28,2020
# vcom -reportprogress 300 C:/Users/Shuai/Desktop/5_ver_1.0/rtl/FP/FP32_accum_sim/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 06:32:57 on Aug 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom C:/Users/Shuai/Desktop/5_ver_1.0/rtl/FP/FP32_accum_sim/dspba_library.vhd
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 06:32:57 on Aug 28,2020
# vcom -reportprogress 300 C:/Users/Shuai/Desktop/5_ver_1.0/rtl/FP/FP32_accum_sim/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 06:32:57 on Aug 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom C:/Users/Shuai/Desktop/5_ver_1.0/rtl/FP/FP32_accum_sim/dspba_library.vhd
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 06:32:57 on Aug 28,2020
# vcom -reportprogress 300 C:/Users/Shuai/Desktop/5_ver_1.0/rtl/FP/FP32_accum_sim/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# -- Compiling entity dspba_pipe
# -- Compiling architecture rtl of dspba_pipe
# End time: 06:32:57 on Aug 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom C:/Users/Shuai/Desktop/5_ver_1.0/rtl/FP/FP32_accum_sim/FP32_accum.vhd
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 06:32:57 on Aug 28,2020
# vcom -reportprogress 300 C:/Users/Shuai/Desktop/5_ver_1.0/rtl/FP/FP32_accum_sim/FP32_accum.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity FP32_accum
# -- Compiling architecture normal of FP32_accum
# End time: 06:32:57 on Aug 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/FP -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/Shuai/Desktop/5_ver_1.0/rtl/FP/FP32_mult.v
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 06:32:57 on Aug 28,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/FP" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/Shuai/Desktop/5_ver_1.0/rtl/FP/FP32_mult.v 
# -- Compiling module FP32_mult_altfp_mult_nvo
# -- Compiling module FP32_mult
# 
# Top level modules:
# 	FP32_mult
# End time: 06:32:57 on Aug 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/FP -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/Shuai/Desktop/5_ver_1.0/rtl/FP/FP32_mult.v
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 06:32:57 on Aug 28,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/FP" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/Shuai/Desktop/5_ver_1.0/rtl/FP/FP32_mult.v 
# -- Compiling module FP32_mult_altfp_mult_nvo
# -- Compiling module FP32_mult
# 
# Top level modules:
# 	FP32_mult
# End time: 06:32:57 on Aug 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE/FPmult.sv
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 06:32:57 on Aug 28,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE/FPmult.sv 
# -- Compiling module FPmult
# 
# Top level modules:
# 	FPmult
# End time: 06:32:57 on Aug 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/FSM_top -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/Shuai/Desktop/5_ver_1.0/rtl/FSM_top/FSM.sv
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 06:32:58 on Aug 28,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/FSM_top" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/Shuai/Desktop/5_ver_1.0/rtl/FSM_top/FSM.sv 
# -- Compiling module FSM
# 
# Top level modules:
# 	FSM
# End time: 06:32:58 on Aug 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE/MAC.sv
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 06:32:58 on Aug 28,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE/MAC.sv 
# -- Compiling module MAC
# 
# Top level modules:
# 	MAC
# End time: 06:32:58 on Aug 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE/mult.sv
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 06:32:58 on Aug 28,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE/mult.sv 
# -- Compiling module mult
# 
# Top level modules:
# 	mult
# End time: 06:32:58 on Aug 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PLL -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PLL/pll.v
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 06:32:58 on Aug 28,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PLL" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PLL/pll.v 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 06:32:58 on Aug 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/Shuai/Desktop/5_ver_1.0/par/db -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/Shuai/Desktop/5_ver_1.0/par/db/pll_altpll.v
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 06:32:58 on Aug 28,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Shuai/Desktop/5_ver_1.0/par/db" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/Shuai/Desktop/5_ver_1.0/par/db/pll_altpll.v 
# -- Compiling module pll_altpll
# 
# Top level modules:
# 	pll_altpll
# End time: 06:32:58 on Aug 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/UART -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/Shuai/Desktop/5_ver_1.0/rtl/UART/posedgeDect.v
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 06:32:58 on Aug 28,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/UART" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/Shuai/Desktop/5_ver_1.0/rtl/UART/posedgeDect.v 
# -- Compiling module posedgeDect
# 
# Top level modules:
# 	posedgeDect
# End time: 06:32:58 on Aug 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/RAM -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/Shuai/Desktop/5_ver_1.0/rtl/RAM/RAM_32b_256.v
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 06:32:58 on Aug 28,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/RAM" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/Shuai/Desktop/5_ver_1.0/rtl/RAM/RAM_32b_256.v 
# -- Compiling module RAM_32b_256
# 
# Top level modules:
# 	RAM_32b_256
# End time: 06:32:58 on Aug 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/RAM -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/Shuai/Desktop/5_ver_1.0/rtl/RAM/RAM_32b_result.v
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 06:32:58 on Aug 28,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/RAM" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/Shuai/Desktop/5_ver_1.0/rtl/RAM/RAM_32b_result.v 
# -- Compiling module RAM_32b_result
# 
# Top level modules:
# 	RAM_32b_result
# End time: 06:32:58 on Aug 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/Seg -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/Shuai/Desktop/5_ver_1.0/rtl/Seg/seg_led_static.sv
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 06:32:58 on Aug 28,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/Seg" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/Shuai/Desktop/5_ver_1.0/rtl/Seg/seg_led_static.sv 
# -- Compiling module seg_led_static
# 
# Top level modules:
# 	seg_led_static
# End time: 06:32:58 on Aug 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/Shuai/Desktop/5_ver_1.0/rtl/square_mpt_test.sv
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 06:32:58 on Aug 28,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/Shuai/Desktop/5_ver_1.0/rtl/square_mpt_test.sv 
# -- Compiling module square_mpt_test
# 
# Top level modules:
# 	square_mpt_test
# End time: 06:32:59 on Aug 28,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE/systolic_arr.sv
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 06:32:59 on Aug 28,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE/systolic_arr.sv 
# -- Compiling module systolic_arr
# 
# Top level modules:
# 	systolic_arr
# End time: 06:32:59 on Aug 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE/systolic_arr_ctrl.sv
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 06:32:59 on Aug 28,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE/systolic_arr_ctrl.sv 
# -- Compiling module systolic_arr_ctrl
# 
# Top level modules:
# 	systolic_arr_ctrl
# End time: 06:32:59 on Aug 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/Shuai/Desktop/5_ver_1.0/par/../sim/tb -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/Shuai/Desktop/5_ver_1.0/sim/tb/top_tb.sv
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 06:32:59 on Aug 28,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Shuai/Desktop/5_ver_1.0/par/../sim/tb" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/Shuai/Desktop/5_ver_1.0/sim/tb/top_tb.sv 
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# End time: 06:32:59 on Aug 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/UART -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/Shuai/Desktop/5_ver_1.0/rtl/UART/uart.sv
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 06:32:59 on Aug 28,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/UART" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/Shuai/Desktop/5_ver_1.0/rtl/UART/uart.sv 
# -- Compiling module uart
# 
# Top level modules:
# 	uart
# End time: 06:32:59 on Aug 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/UART -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/Shuai/Desktop/5_ver_1.0/rtl/UART/uart_RX.v
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 06:32:59 on Aug 28,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/UART" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/Shuai/Desktop/5_ver_1.0/rtl/UART/uart_RX.v 
# -- Compiling module uart_RX
# 
# Top level modules:
# 	uart_RX
# End time: 06:32:59 on Aug 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/UART -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/Shuai/Desktop/5_ver_1.0/rtl/UART/uart_TX.v
# Model Technology ModelSim SE-64 vlog 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 06:32:59 on Aug 28,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Shuai/Desktop/5_ver_1.0/rtl/UART" -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact C:/Users/Shuai/Desktop/5_ver_1.0/rtl/UART/uart_TX.v 
# -- Compiling module uart_TX
# 
# Top level modules:
# 	uart_TX
# End time: 06:32:59 on Aug 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: C:/Users/Shuai/Desktop/5_ver_1.0/sim/tb/top_tb.sv(21): (vopt-2685) [TFMPC] - Too few port connections for 'top'.  Expected 8, found 4.
# ** Warning: C:/Users/Shuai/Desktop/5_ver_1.0/sim/tb/top_tb.sv(21): (vopt-2718) [TFMPC] - Missing connection for port 'seg_led_sel'.
# ** Warning: C:/Users/Shuai/Desktop/5_ver_1.0/sim/tb/top_tb.sv(21): (vopt-2718) [TFMPC] - Missing connection for port 'seg_dig_sel'.
# ** Warning: C:/Users/Shuai/Desktop/5_ver_1.0/sim/tb/top_tb.sv(21): (vopt-2718) [TFMPC] - Missing connection for port 'TX_debug'.
# ** Warning: C:/Users/Shuai/Desktop/5_ver_1.0/sim/tb/top_tb.sv(21): (vopt-2718) [TFMPC] - Missing connection for port 'RX_debug'.
# ** Warning: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/square_mpt_test.sv(167): (vopt-2685) [TFMPC] - Too few port connections for 'ram_a0'.  Expected 7, found 6.
# ** Warning: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/square_mpt_test.sv(167): (vopt-2718) [TFMPC] - Missing connection for port 'outaclr'.
# ** Warning: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/square_mpt_test.sv(176): (vopt-2685) [TFMPC] - Too few port connections for 'ram_a1'.  Expected 7, found 6.
# ** Warning: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/square_mpt_test.sv(176): (vopt-2718) [TFMPC] - Missing connection for port 'outaclr'.
# ** Warning: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/square_mpt_test.sv(185): (vopt-2685) [TFMPC] - Too few port connections for 'ram_w0'.  Expected 7, found 6.
# ** Warning: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/square_mpt_test.sv(185): (vopt-2718) [TFMPC] - Missing connection for port 'outaclr'.
# ** Warning: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/square_mpt_test.sv(194): (vopt-2685) [TFMPC] - Too few port connections for 'ram_w1'.  Expected 7, found 6.
# ** Warning: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/square_mpt_test.sv(194): (vopt-2718) [TFMPC] - Missing connection for port 'outaclr'.
# Loading sv_std.std
# Loading work.top_tb(fast)
# Loading work.square_mpt_test(fast)
# Loading work.pll(fast)
# Loading altera_mf_ver.altpll(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.MF_cycloneiii_pll(fast)
# Loading altera_mf_ver.cda_m_cntr(fast)
# Loading altera_mf_ver.cda_n_cntr(fast)
# Loading altera_mf_ver.cda_scale_cntr(fast)
# Loading altera_mf_ver.pll_iobuf(fast)
# Loading work.seg_led_static(fast)
# Loading work.uart(fast)
# Loading work.uart_RX(fast)
# Loading work.uart_TX(fast)
# Loading work.posedgeDect(fast)
# Loading work.RAM_32b_256(fast)
# Loading altera_mf_ver.altsyncram(fast)
# Loading altera_mf_ver.altsyncram_body(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast__1)
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.FSM(fast)
# Loading work.dff_1b(fast)
# Loading work.systolic_arr(fast)
# Loading work.dff_32b(fast)
# Loading work.MAC(fast)
# Loading work.mult(fast)
# Loading work.FPmult(fast)
# Loading work.FP32_mult(fast)
# Loading work.FP32_mult_altfp_mult_nvo(fast)
# Loading lpm_ver.lpm_add_sub(fast)
# Loading lpm_ver.lpm_add_sub(fast__1)
# Loading lpm_ver.lpm_add_sub(fast__2)
# Loading lpm_ver.lpm_add_sub(fast__3)
# Loading lpm_ver.lpm_mult(fast)
# Loading lpm_ver.LPM_HINT_EVALUATION(fast)
# Loading work.accum(fast)
# Loading work.systolic_arr_ctrl(fast)
# Loading work.RAM_32b_result(fast)
# Loading altera_mf_ver.altsyncram(fast__1)
# Loading altera_mf_ver.altsyncram_body(fast__1)
# Loading work.uart(fast__1)
# Loading work.uart_RX(fast__1)
# Loading work.uart_TX(fast__1)
# Loading work.posedgeDect(fast__1)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.dspba_library_package
# Loading altera_mf.altera_mf_components
# Loading lpm.lpm_components
# Loading work.fp32_accum(normal)#1
# Loading work.dspba_delay(delay)#1
# Loading work.dspba_delay(delay)#2
# Loading work.dspba_delay(delay)#3
# Loading work.dspba_delay(delay)#4
# Loading work.dspba_delay(delay)#5
# Loading work.dspba_delay(delay)#6
# Loading work.dspba_delay(delay)#7
# Loading work.dspba_delay(delay)#8
# Loading work.dspba_delay(delay)#9
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/top/sys_arr/MAC_00/mult_inst/FPmult_inst/FP32_mult_inst/FP32_mult_altfp_mult_nvo_component/man_product2_mult File: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/FP/FP32_mult.v Line: 695
# ** Warning: (vsim-8822) [TFMPC] - Missing Verilog connection for formal VHDL port 'xo'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/top/sys_arr/MAC_00/accum_inst/accum_base File: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE/accum.sv Line: 13
# ** Warning: (vsim-8822) [TFMPC] - Missing Verilog connection for formal VHDL port 'xu'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/top/sys_arr/MAC_00/accum_inst/accum_base File: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE/accum.sv Line: 13
# ** Warning: (vsim-8822) [TFMPC] - Missing Verilog connection for formal VHDL port 'ao'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/top/sys_arr/MAC_00/accum_inst/accum_base File: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE/accum.sv Line: 13
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/top/sys_arr/MAC_01/mult_inst/FPmult_inst/FP32_mult_inst/FP32_mult_altfp_mult_nvo_component/man_product2_mult File: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/FP/FP32_mult.v Line: 695
# ** Warning: (vsim-8822) [TFMPC] - Missing Verilog connection for formal VHDL port 'xo'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/top/sys_arr/MAC_01/accum_inst/accum_base File: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE/accum.sv Line: 13
# ** Warning: (vsim-8822) [TFMPC] - Missing Verilog connection for formal VHDL port 'xu'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/top/sys_arr/MAC_01/accum_inst/accum_base File: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE/accum.sv Line: 13
# ** Warning: (vsim-8822) [TFMPC] - Missing Verilog connection for formal VHDL port 'ao'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/top/sys_arr/MAC_01/accum_inst/accum_base File: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE/accum.sv Line: 13
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/top/sys_arr/MAC_10/mult_inst/FPmult_inst/FP32_mult_inst/FP32_mult_altfp_mult_nvo_component/man_product2_mult File: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/FP/FP32_mult.v Line: 695
# ** Warning: (vsim-8822) [TFMPC] - Missing Verilog connection for formal VHDL port 'xo'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/top/sys_arr/MAC_10/accum_inst/accum_base File: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE/accum.sv Line: 13
# ** Warning: (vsim-8822) [TFMPC] - Missing Verilog connection for formal VHDL port 'xu'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/top/sys_arr/MAC_10/accum_inst/accum_base File: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE/accum.sv Line: 13
# ** Warning: (vsim-8822) [TFMPC] - Missing Verilog connection for formal VHDL port 'ao'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/top/sys_arr/MAC_10/accum_inst/accum_base File: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE/accum.sv Line: 13
# ** Warning: (vsim-3016) Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/top/sys_arr/MAC_11/mult_inst/FPmult_inst/FP32_mult_inst/FP32_mult_altfp_mult_nvo_component/man_product2_mult File: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/FP/FP32_mult.v Line: 695
# ** Warning: (vsim-8822) [TFMPC] - Missing Verilog connection for formal VHDL port 'xo'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/top/sys_arr/MAC_11/accum_inst/accum_base File: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE/accum.sv Line: 13
# ** Warning: (vsim-8822) [TFMPC] - Missing Verilog connection for formal VHDL port 'xu'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/top/sys_arr/MAC_11/accum_inst/accum_base File: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE/accum.sv Line: 13
# ** Warning: (vsim-8822) [TFMPC] - Missing Verilog connection for formal VHDL port 'ao'.
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/top/sys_arr/MAC_11/accum_inst/accum_base File: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/PE/accum.sv Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (16) for port 'address'. The port definition is at: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/RAM/RAM_32b_result.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/top/c00 File: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/square_mpt_test.sv Line: 314
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (16) for port 'address'. The port definition is at: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/RAM/RAM_32b_result.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/top/c01 File: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/square_mpt_test.sv Line: 323
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (16) for port 'address'. The port definition is at: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/RAM/RAM_32b_result.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/top/c10 File: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/square_mpt_test.sv Line: 332
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (16) for port 'address'. The port definition is at: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/RAM/RAM_32b_result.v(40).
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/top/c11 File: C:/Users/Shuai/Desktop/5_ver_1.0/rtl/square_mpt_test.sv Line: 341
run -all
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 50000  Instance: top_tb.top.myPLL.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL was reset
# Time: 1005000  Instance: top_tb.top.myPLL.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 1060000  Instance: top_tb.top.myPLL.altpll_component.cycloneiii_pll.pll3
# ** Note: $stop    : C:/Users/Shuai/Desktop/5_ver_1.0/sim/tb/top_tb.sv(152)
#    Time: 8656670 ns  Iteration: 1  Instance: /top_tb
# Break in Module top_tb at C:/Users/Shuai/Desktop/5_ver_1.0/sim/tb/top_tb.sv line 152
