--- RCPMultiPAN/SLZB-07/0001-config-configure-cpc-usart-vcom-A6A5-B1B0.patch
+++ RCPMultiPAN/SLZB-07/0001-config-configure-cpc-usart-vcom-A6A5-B1B0.patch
@@ -1,53 +1,45 @@
-From 675bfdf1bb78893a4c51e7ba0eb71fc52305e474 Mon Sep 17 00:00:00 2001
-From: Tim Lunn <tim@feathertop.org>
-Date: Thu, 28 Dec 2023 18:33:50 +1100
-Subject: [PATCH] config: configure cpc usart vcom A6A5-B1B0
-
 ---
- config/sl_cpc_drv_uart_usart_vcom_config.h | 30 +++++++++++-----------
- 1 file changed, 15 insertions(+), 15 deletions(-)
+ ...cpc_drv_secondary_uart_usart_vcom_config.h | 24 +++++++++----------
+ 1 file changed, 12 insertions(+), 12 deletions(-)
 
-diff --git a/config/sl_cpc_drv_uart_usart_vcom_config.h b/config/sl_cpc_drv_uart_usart_vcom_config.h
-index dbce4ed..816402f 100644
---- a/config/sl_cpc_drv_uart_usart_vcom_config.h
-+++ b/config/sl_cpc_drv_uart_usart_vcom_config.h
-@@ -59,21 +59,21 @@
- // <<< sl:start pin_tool >>>
- // <usart signal=TX,RX,(CTS),(RTS)> SL_CPC_DRV_UART_VCOM
- // $[USART_SL_CPC_DRV_UART_VCOM]
--#warning "CPC USART peripheral not configured"
--// #define SL_CPC_DRV_UART_VCOM_PERIPHERAL                 USART0
--// #define SL_CPC_DRV_UART_VCOM_PERIPHERAL_NO              0
--//
--// #define SL_CPC_DRV_UART_VCOM_TX_PORT                    gpioPortD
--// #define SL_CPC_DRV_UART_VCOM_TX_PIN                     13
--//
--// #define SL_CPC_DRV_UART_VCOM_RX_PORT                    gpioPortD
--// #define SL_CPC_DRV_UART_VCOM_RX_PIN                     14
--//
--// #define SL_CPC_DRV_UART_VCOM_CTS_PORT                   gpioPortD
--// #define SL_CPC_DRV_UART_VCOM_CTS_PIN                    13
--//
--// #define SL_CPC_DRV_UART_VCOM_RTS_PORT                   gpioPortD
--// #define SL_CPC_DRV_UART_VCOM_RTS_PIN                    14
-+
-+#define SL_CPC_DRV_UART_VCOM_PERIPHERAL                 USART0
-+#define SL_CPC_DRV_UART_VCOM_PERIPHERAL_NO              0
-+
+diff --git a/config/sl_cpc_drv_secondary_uart_usart_vcom_config.h b/config/sl_cpc_drv_secondary_uart_usart_vcom_config.h
+index 66288db..56c21a9 100644
+--- a/config/sl_cpc_drv_secondary_uart_usart_vcom_config.h
++++ b/config/sl_cpc_drv_secondary_uart_usart_vcom_config.h
+@@ -62,21 +62,21 @@
+ #define SL_CPC_DRV_UART_VCOM_PERIPHERAL                 USART0
+ #define SL_CPC_DRV_UART_VCOM_PERIPHERAL_NO              0
+ 
+-// USART TX
+-#define SL_CPC_DRV_UART_VCOM_TX_PORT                    gpioPortD
+-#define SL_CPC_DRV_UART_VCOM_TX_PIN                     13
++// USART0 TX on PA06
 +#define SL_CPC_DRV_UART_VCOM_TX_PORT                    gpioPortA
 +#define SL_CPC_DRV_UART_VCOM_TX_PIN                     6
-+
+ 
+-// USART RX
+-#define SL_CPC_DRV_UART_VCOM_RX_PORT                    gpioPortD
+-#define SL_CPC_DRV_UART_VCOM_RX_PIN                     14
++// USART0 RX on PA05
 +#define SL_CPC_DRV_UART_VCOM_RX_PORT                    gpioPortA
 +#define SL_CPC_DRV_UART_VCOM_RX_PIN                     5
-+
+ 
+-// USART CTS
+-#define SL_CPC_DRV_UART_VCOM_CTS_PORT                   gpioPortD
+-#define SL_CPC_DRV_UART_VCOM_CTS_PIN                    13
++// USART0 CTS on PB01
 +#define SL_CPC_DRV_UART_VCOM_CTS_PORT                   gpioPortB
 +#define SL_CPC_DRV_UART_VCOM_CTS_PIN                    1
-+
+ 
+-// USART RTS
+-#define SL_CPC_DRV_UART_VCOM_RTS_PORT                   gpioPortD
+-#define SL_CPC_DRV_UART_VCOM_RTS_PIN                    14
++// USART0 RTS on PB00
 +#define SL_CPC_DRV_UART_VCOM_RTS_PORT                   gpioPortB
 +#define SL_CPC_DRV_UART_VCOM_RTS_PIN                    0
+ 
  // [USART_SL_CPC_DRV_UART_VCOM]$
  // <<< sl:end pin_tool >>>
- 
 -- 
-2.40.1
+2.39.1
 
