Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue May 24 21:46:41 2022
| Host         : Yun running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CPUDownload_timing_summary_routed.rpt -pb CPUDownload_timing_summary_routed.pb -rpx CPUDownload_timing_summary_routed.rpx -warn_on_violation
| Design       : CPUDownload
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: BTNC (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BTND (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BTNL (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BTNR (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: BTNU (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pdu/chk_addr_r_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pdu/chk_addr_r_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pdu/chk_addr_r_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pdu/chk_addr_r_reg[15]/Q (HIGH)

 There are 85 register/latch pins with no clock driven by root clock pin: pdu/cnt_clk_r_reg[16]/Q (HIGH)

 There are 3048 register/latch pins with no clock driven by root clock pin: pdu/cnt_clk_r_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: pdu/rstn_r_reg[15]/Q (HIGH)

 There are 2905 register/latch pins with no clock driven by root clock pin: pdu/run_n_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 9260 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.573        0.000                      0                   55        0.194        0.000                      0                   55        4.500        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.242        0.000                      0                   35        0.194        0.000                      0                   35        4.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              1.573        0.000                      0                   20        0.788        0.000                      0                   20  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.242ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.242ns  (required time - arrival time)
  Source:                 pdu/cnt_clk_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.757ns  (logic 1.902ns (33.040%)  route 3.855ns (66.960%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.634     5.237    pdu/cnt_clk_r_reg[0]_0
    SLICE_X44Y58         FDCE                                         r  pdu/cnt_clk_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y58         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  pdu/cnt_clk_r_reg[1]/Q
                         net (fo=2, routed)           2.067     7.760    pdu_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.856 r  FSM_onehot_cs_reg[2]_i_2/O
                         net (fo=144, routed)         1.788     9.643    pdu/clk_pdu
    SLICE_X44Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.317 r  pdu/cnt_clk_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.317    pdu/cnt_clk_r_reg[0]_i_1_n_1
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.431 r  pdu/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.431    pdu/cnt_clk_r_reg[4]_i_1_n_1
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.545 r  pdu/cnt_clk_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.545    pdu/cnt_clk_r_reg[8]_i_1_n_1
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.659 r  pdu/cnt_clk_r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.659    pdu/cnt_clk_r_reg[12]_i_1_n_1
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.993 r  pdu/cnt_clk_r_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.993    pdu/cnt_clk_r_reg[16]_i_1_n_7
    SLICE_X44Y62         FDCE                                         r  pdu/cnt_clk_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.511    14.934    pdu/cnt_clk_r_reg[0]_0
    SLICE_X44Y62         FDCE                                         r  pdu/cnt_clk_r_reg[17]/C
                         clock pessimism              0.275    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X44Y62         FDCE (Setup_fdce_C_D)        0.062    15.235    pdu/cnt_clk_r_reg[17]
  -------------------------------------------------------------------
                         required time                         15.235    
                         arrival time                         -10.993    
  -------------------------------------------------------------------
                         slack                                  4.242    

Slack (MET) :             4.263ns  (required time - arrival time)
  Source:                 pdu/cnt_clk_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.736ns  (logic 1.881ns (32.795%)  route 3.855ns (67.205%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.634     5.237    pdu/cnt_clk_r_reg[0]_0
    SLICE_X44Y58         FDCE                                         r  pdu/cnt_clk_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y58         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  pdu/cnt_clk_r_reg[1]/Q
                         net (fo=2, routed)           2.067     7.760    pdu_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.856 r  FSM_onehot_cs_reg[2]_i_2/O
                         net (fo=144, routed)         1.788     9.643    pdu/clk_pdu
    SLICE_X44Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.317 r  pdu/cnt_clk_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.317    pdu/cnt_clk_r_reg[0]_i_1_n_1
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.431 r  pdu/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.431    pdu/cnt_clk_r_reg[4]_i_1_n_1
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.545 r  pdu/cnt_clk_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.545    pdu/cnt_clk_r_reg[8]_i_1_n_1
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.659 r  pdu/cnt_clk_r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.659    pdu/cnt_clk_r_reg[12]_i_1_n_1
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.972 r  pdu/cnt_clk_r_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.972    pdu/cnt_clk_r_reg[16]_i_1_n_5
    SLICE_X44Y62         FDCE                                         r  pdu/cnt_clk_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.511    14.934    pdu/cnt_clk_r_reg[0]_0
    SLICE_X44Y62         FDCE                                         r  pdu/cnt_clk_r_reg[19]/C
                         clock pessimism              0.275    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X44Y62         FDCE (Setup_fdce_C_D)        0.062    15.235    pdu/cnt_clk_r_reg[19]
  -------------------------------------------------------------------
                         required time                         15.235    
                         arrival time                         -10.972    
  -------------------------------------------------------------------
                         slack                                  4.263    

Slack (MET) :             4.337ns  (required time - arrival time)
  Source:                 pdu/cnt_clk_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.662ns  (logic 1.807ns (31.916%)  route 3.855ns (68.084%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.634     5.237    pdu/cnt_clk_r_reg[0]_0
    SLICE_X44Y58         FDCE                                         r  pdu/cnt_clk_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y58         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  pdu/cnt_clk_r_reg[1]/Q
                         net (fo=2, routed)           2.067     7.760    pdu_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.856 r  FSM_onehot_cs_reg[2]_i_2/O
                         net (fo=144, routed)         1.788     9.643    pdu/clk_pdu
    SLICE_X44Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.317 r  pdu/cnt_clk_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.317    pdu/cnt_clk_r_reg[0]_i_1_n_1
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.431 r  pdu/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.431    pdu/cnt_clk_r_reg[4]_i_1_n_1
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.545 r  pdu/cnt_clk_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.545    pdu/cnt_clk_r_reg[8]_i_1_n_1
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.659 r  pdu/cnt_clk_r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.659    pdu/cnt_clk_r_reg[12]_i_1_n_1
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.898 r  pdu/cnt_clk_r_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.898    pdu/cnt_clk_r_reg[16]_i_1_n_6
    SLICE_X44Y62         FDCE                                         r  pdu/cnt_clk_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.511    14.934    pdu/cnt_clk_r_reg[0]_0
    SLICE_X44Y62         FDCE                                         r  pdu/cnt_clk_r_reg[18]/C
                         clock pessimism              0.275    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X44Y62         FDCE (Setup_fdce_C_D)        0.062    15.235    pdu/cnt_clk_r_reg[18]
  -------------------------------------------------------------------
                         required time                         15.235    
                         arrival time                         -10.898    
  -------------------------------------------------------------------
                         slack                                  4.337    

Slack (MET) :             4.353ns  (required time - arrival time)
  Source:                 pdu/cnt_clk_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.646ns  (logic 1.791ns (31.723%)  route 3.855ns (68.277%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.634     5.237    pdu/cnt_clk_r_reg[0]_0
    SLICE_X44Y58         FDCE                                         r  pdu/cnt_clk_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y58         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  pdu/cnt_clk_r_reg[1]/Q
                         net (fo=2, routed)           2.067     7.760    pdu_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.856 r  FSM_onehot_cs_reg[2]_i_2/O
                         net (fo=144, routed)         1.788     9.643    pdu/clk_pdu
    SLICE_X44Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.317 r  pdu/cnt_clk_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.317    pdu/cnt_clk_r_reg[0]_i_1_n_1
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.431 r  pdu/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.431    pdu/cnt_clk_r_reg[4]_i_1_n_1
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.545 r  pdu/cnt_clk_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.545    pdu/cnt_clk_r_reg[8]_i_1_n_1
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.659 r  pdu/cnt_clk_r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.659    pdu/cnt_clk_r_reg[12]_i_1_n_1
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.882 r  pdu/cnt_clk_r_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.882    pdu/cnt_clk_r_reg[16]_i_1_n_8
    SLICE_X44Y62         FDCE                                         r  pdu/cnt_clk_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.511    14.934    pdu/cnt_clk_r_reg[0]_0
    SLICE_X44Y62         FDCE                                         r  pdu/cnt_clk_r_reg[16]/C
                         clock pessimism              0.275    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X44Y62         FDCE (Setup_fdce_C_D)        0.062    15.235    pdu/cnt_clk_r_reg[16]
  -------------------------------------------------------------------
                         required time                         15.235    
                         arrival time                         -10.882    
  -------------------------------------------------------------------
                         slack                                  4.353    

Slack (MET) :             4.357ns  (required time - arrival time)
  Source:                 pdu/cnt_clk_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.643ns  (logic 1.788ns (31.687%)  route 3.855ns (68.313%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.634     5.237    pdu/cnt_clk_r_reg[0]_0
    SLICE_X44Y58         FDCE                                         r  pdu/cnt_clk_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y58         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  pdu/cnt_clk_r_reg[1]/Q
                         net (fo=2, routed)           2.067     7.760    pdu_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.856 r  FSM_onehot_cs_reg[2]_i_2/O
                         net (fo=144, routed)         1.788     9.643    pdu/clk_pdu
    SLICE_X44Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.317 r  pdu/cnt_clk_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.317    pdu/cnt_clk_r_reg[0]_i_1_n_1
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.431 r  pdu/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.431    pdu/cnt_clk_r_reg[4]_i_1_n_1
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.545 r  pdu/cnt_clk_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.545    pdu/cnt_clk_r_reg[8]_i_1_n_1
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.879 r  pdu/cnt_clk_r_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.879    pdu/cnt_clk_r_reg[12]_i_1_n_7
    SLICE_X44Y61         FDCE                                         r  pdu/cnt_clk_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.512    14.935    pdu/cnt_clk_r_reg[0]_0
    SLICE_X44Y61         FDCE                                         r  pdu/cnt_clk_r_reg[13]/C
                         clock pessimism              0.275    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X44Y61         FDCE (Setup_fdce_C_D)        0.062    15.236    pdu/cnt_clk_r_reg[13]
  -------------------------------------------------------------------
                         required time                         15.236    
                         arrival time                         -10.879    
  -------------------------------------------------------------------
                         slack                                  4.357    

Slack (MET) :             4.378ns  (required time - arrival time)
  Source:                 pdu/cnt_clk_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.622ns  (logic 1.767ns (31.432%)  route 3.855ns (68.568%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.634     5.237    pdu/cnt_clk_r_reg[0]_0
    SLICE_X44Y58         FDCE                                         r  pdu/cnt_clk_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y58         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  pdu/cnt_clk_r_reg[1]/Q
                         net (fo=2, routed)           2.067     7.760    pdu_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.856 r  FSM_onehot_cs_reg[2]_i_2/O
                         net (fo=144, routed)         1.788     9.643    pdu/clk_pdu
    SLICE_X44Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.317 r  pdu/cnt_clk_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.317    pdu/cnt_clk_r_reg[0]_i_1_n_1
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.431 r  pdu/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.431    pdu/cnt_clk_r_reg[4]_i_1_n_1
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.545 r  pdu/cnt_clk_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.545    pdu/cnt_clk_r_reg[8]_i_1_n_1
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.858 r  pdu/cnt_clk_r_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.858    pdu/cnt_clk_r_reg[12]_i_1_n_5
    SLICE_X44Y61         FDCE                                         r  pdu/cnt_clk_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.512    14.935    pdu/cnt_clk_r_reg[0]_0
    SLICE_X44Y61         FDCE                                         r  pdu/cnt_clk_r_reg[15]/C
                         clock pessimism              0.275    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X44Y61         FDCE (Setup_fdce_C_D)        0.062    15.236    pdu/cnt_clk_r_reg[15]
  -------------------------------------------------------------------
                         required time                         15.236    
                         arrival time                         -10.858    
  -------------------------------------------------------------------
                         slack                                  4.378    

Slack (MET) :             4.452ns  (required time - arrival time)
  Source:                 pdu/cnt_clk_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.548ns  (logic 1.693ns (30.517%)  route 3.855ns (69.483%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.634     5.237    pdu/cnt_clk_r_reg[0]_0
    SLICE_X44Y58         FDCE                                         r  pdu/cnt_clk_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y58         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  pdu/cnt_clk_r_reg[1]/Q
                         net (fo=2, routed)           2.067     7.760    pdu_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.856 r  FSM_onehot_cs_reg[2]_i_2/O
                         net (fo=144, routed)         1.788     9.643    pdu/clk_pdu
    SLICE_X44Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.317 r  pdu/cnt_clk_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.317    pdu/cnt_clk_r_reg[0]_i_1_n_1
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.431 r  pdu/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.431    pdu/cnt_clk_r_reg[4]_i_1_n_1
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.545 r  pdu/cnt_clk_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.545    pdu/cnt_clk_r_reg[8]_i_1_n_1
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.784 r  pdu/cnt_clk_r_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.784    pdu/cnt_clk_r_reg[12]_i_1_n_6
    SLICE_X44Y61         FDCE                                         r  pdu/cnt_clk_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.512    14.935    pdu/cnt_clk_r_reg[0]_0
    SLICE_X44Y61         FDCE                                         r  pdu/cnt_clk_r_reg[14]/C
                         clock pessimism              0.275    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X44Y61         FDCE (Setup_fdce_C_D)        0.062    15.236    pdu/cnt_clk_r_reg[14]
  -------------------------------------------------------------------
                         required time                         15.236    
                         arrival time                         -10.784    
  -------------------------------------------------------------------
                         slack                                  4.452    

Slack (MET) :             4.468ns  (required time - arrival time)
  Source:                 pdu/cnt_clk_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.532ns  (logic 1.677ns (30.316%)  route 3.855ns (69.684%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.634     5.237    pdu/cnt_clk_r_reg[0]_0
    SLICE_X44Y58         FDCE                                         r  pdu/cnt_clk_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y58         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  pdu/cnt_clk_r_reg[1]/Q
                         net (fo=2, routed)           2.067     7.760    pdu_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.856 r  FSM_onehot_cs_reg[2]_i_2/O
                         net (fo=144, routed)         1.788     9.643    pdu/clk_pdu
    SLICE_X44Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.317 r  pdu/cnt_clk_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.317    pdu/cnt_clk_r_reg[0]_i_1_n_1
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.431 r  pdu/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.431    pdu/cnt_clk_r_reg[4]_i_1_n_1
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.545 r  pdu/cnt_clk_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.545    pdu/cnt_clk_r_reg[8]_i_1_n_1
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.768 r  pdu/cnt_clk_r_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.768    pdu/cnt_clk_r_reg[12]_i_1_n_8
    SLICE_X44Y61         FDCE                                         r  pdu/cnt_clk_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.512    14.935    pdu/cnt_clk_r_reg[0]_0
    SLICE_X44Y61         FDCE                                         r  pdu/cnt_clk_r_reg[12]/C
                         clock pessimism              0.275    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X44Y61         FDCE (Setup_fdce_C_D)        0.062    15.236    pdu/cnt_clk_r_reg[12]
  -------------------------------------------------------------------
                         required time                         15.236    
                         arrival time                         -10.768    
  -------------------------------------------------------------------
                         slack                                  4.468    

Slack (MET) :             4.472ns  (required time - arrival time)
  Source:                 pdu/cnt_clk_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.529ns  (logic 1.674ns (30.279%)  route 3.855ns (69.721%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.634     5.237    pdu/cnt_clk_r_reg[0]_0
    SLICE_X44Y58         FDCE                                         r  pdu/cnt_clk_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y58         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  pdu/cnt_clk_r_reg[1]/Q
                         net (fo=2, routed)           2.067     7.760    pdu_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.856 r  FSM_onehot_cs_reg[2]_i_2/O
                         net (fo=144, routed)         1.788     9.643    pdu/clk_pdu
    SLICE_X44Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.317 r  pdu/cnt_clk_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.317    pdu/cnt_clk_r_reg[0]_i_1_n_1
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.431 r  pdu/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.431    pdu/cnt_clk_r_reg[4]_i_1_n_1
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.765 r  pdu/cnt_clk_r_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.765    pdu/cnt_clk_r_reg[8]_i_1_n_7
    SLICE_X44Y60         FDCE                                         r  pdu/cnt_clk_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.513    14.936    pdu/cnt_clk_r_reg[0]_0
    SLICE_X44Y60         FDCE                                         r  pdu/cnt_clk_r_reg[9]/C
                         clock pessimism              0.275    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X44Y60         FDCE (Setup_fdce_C_D)        0.062    15.237    pdu/cnt_clk_r_reg[9]
  -------------------------------------------------------------------
                         required time                         15.237    
                         arrival time                         -10.765    
  -------------------------------------------------------------------
                         slack                                  4.472    

Slack (MET) :             4.493ns  (required time - arrival time)
  Source:                 pdu/cnt_clk_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.508ns  (logic 1.653ns (30.013%)  route 3.855ns (69.987%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.634     5.237    pdu/cnt_clk_r_reg[0]_0
    SLICE_X44Y58         FDCE                                         r  pdu/cnt_clk_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y58         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  pdu/cnt_clk_r_reg[1]/Q
                         net (fo=2, routed)           2.067     7.760    pdu_n_3
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.856 r  FSM_onehot_cs_reg[2]_i_2/O
                         net (fo=144, routed)         1.788     9.643    pdu/clk_pdu
    SLICE_X44Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.317 r  pdu/cnt_clk_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.317    pdu/cnt_clk_r_reg[0]_i_1_n_1
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.431 r  pdu/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.431    pdu/cnt_clk_r_reg[4]_i_1_n_1
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.744 r  pdu/cnt_clk_r_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.744    pdu/cnt_clk_r_reg[8]_i_1_n_5
    SLICE_X44Y60         FDCE                                         r  pdu/cnt_clk_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.513    14.936    pdu/cnt_clk_r_reg[0]_0
    SLICE_X44Y60         FDCE                                         r  pdu/cnt_clk_r_reg[11]/C
                         clock pessimism              0.275    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X44Y60         FDCE (Setup_fdce_C_D)        0.062    15.237    pdu/cnt_clk_r_reg[11]
  -------------------------------------------------------------------
                         required time                         15.237    
                         arrival time                         -10.744    
  -------------------------------------------------------------------
                         slack                                  4.493    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 pdu/rstn_r_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/rstn_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.568     1.487    pdu/cnt_clk_r_reg[0]_0
    SLICE_X42Y93         FDPE                                         r  pdu/rstn_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDPE (Prop_fdpe_C_Q)         0.164     1.651 r  pdu/rstn_r_reg[2]/Q
                         net (fo=1, routed)           0.113     1.764    pdu/rstn_r[2]
    SLICE_X43Y93         FDPE                                         r  pdu/rstn_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.838     2.003    pdu/cnt_clk_r_reg[0]_0
    SLICE_X43Y93         FDPE                                         r  pdu/rstn_r_reg[3]/C
                         clock pessimism             -0.502     1.500    
    SLICE_X43Y93         FDPE (Hold_fdpe_C_D)         0.070     1.570    pdu/rstn_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 pdu/rstn_r_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/rstn_r_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.494%)  route 0.156ns (52.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.565     1.484    pdu/cnt_clk_r_reg[0]_0
    SLICE_X43Y87         FDPE                                         r  pdu/rstn_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDPE (Prop_fdpe_C_Q)         0.141     1.625 r  pdu/rstn_r_reg[9]/Q
                         net (fo=1, routed)           0.156     1.781    pdu/rstn_r[9]
    SLICE_X45Y87         FDPE                                         r  pdu/rstn_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.834     1.999    pdu/cnt_clk_r_reg[0]_0
    SLICE_X45Y87         FDPE                                         r  pdu/rstn_r_reg[10]/C
                         clock pessimism             -0.499     1.499    
    SLICE_X45Y87         FDPE (Hold_fdpe_C_D)         0.070     1.569    pdu/rstn_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 pdu/rstn_r_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/rstn_r_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.946%)  route 0.166ns (54.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.568     1.487    pdu/cnt_clk_r_reg[0]_0
    SLICE_X43Y93         FDPE                                         r  pdu/rstn_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDPE (Prop_fdpe_C_Q)         0.141     1.628 r  pdu/rstn_r_reg[6]/Q
                         net (fo=1, routed)           0.166     1.794    pdu/rstn_r[6]
    SLICE_X43Y92         FDPE                                         r  pdu/rstn_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.837     2.002    pdu/cnt_clk_r_reg[0]_0
    SLICE_X43Y92         FDPE                                         r  pdu/rstn_r_reg[7]/C
                         clock pessimism             -0.499     1.502    
    SLICE_X43Y92         FDPE (Hold_fdpe_C_D)         0.070     1.572    pdu/rstn_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 pdu/rstn_r_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/rstn_r_reg[14]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.553     1.472    pdu/cnt_clk_r_reg[0]_0
    SLICE_X48Y75         FDPE                                         r  pdu/rstn_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDPE (Prop_fdpe_C_Q)         0.141     1.613 r  pdu/rstn_r_reg[13]/Q
                         net (fo=1, routed)           0.172     1.785    pdu/rstn_r[13]
    SLICE_X48Y75         FDPE                                         r  pdu/rstn_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.821     1.986    pdu/cnt_clk_r_reg[0]_0
    SLICE_X48Y75         FDPE                                         r  pdu/rstn_r_reg[14]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X48Y75         FDPE (Hold_fdpe_C_D)         0.070     1.542    pdu/rstn_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 pdu/rstn_r_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/rstn_r_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.565     1.484    pdu/cnt_clk_r_reg[0]_0
    SLICE_X45Y87         FDPE                                         r  pdu/rstn_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDPE (Prop_fdpe_C_Q)         0.141     1.625 r  pdu/rstn_r_reg[10]/Q
                         net (fo=1, routed)           0.170     1.796    pdu/rstn_r[10]
    SLICE_X45Y87         FDPE                                         r  pdu/rstn_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.834     1.999    pdu/cnt_clk_r_reg[0]_0
    SLICE_X45Y87         FDPE                                         r  pdu/rstn_r_reg[11]/C
                         clock pessimism             -0.514     1.484    
    SLICE_X45Y87         FDPE (Hold_fdpe_C_D)         0.066     1.550    pdu/rstn_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 pdu/cnt_clk_r_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.566     1.485    pdu/cnt_clk_r_reg[0]_0
    SLICE_X44Y60         FDCE                                         r  pdu/cnt_clk_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  pdu/cnt_clk_r_reg[10]/Q
                         net (fo=1, routed)           0.121     1.748    pdu/cnt_clk_r_reg_n_1_[10]
    SLICE_X44Y60         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.859 r  pdu/cnt_clk_r_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.859    pdu/cnt_clk_r_reg[8]_i_1_n_6
    SLICE_X44Y60         FDCE                                         r  pdu/cnt_clk_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.836     2.001    pdu/cnt_clk_r_reg[0]_0
    SLICE_X44Y60         FDCE                                         r  pdu/cnt_clk_r_reg[10]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X44Y60         FDCE (Hold_fdce_C_D)         0.105     1.590    pdu/cnt_clk_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 pdu/cnt_clk_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.567     1.486    pdu/cnt_clk_r_reg[0]_0
    SLICE_X44Y59         FDCE                                         r  pdu/cnt_clk_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  pdu/cnt_clk_r_reg[6]/Q
                         net (fo=1, routed)           0.121     1.749    pdu/cnt_clk_r_reg_n_1_[6]
    SLICE_X44Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.860 r  pdu/cnt_clk_r_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.860    pdu/cnt_clk_r_reg[4]_i_1_n_6
    SLICE_X44Y59         FDCE                                         r  pdu/cnt_clk_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.837     2.002    pdu/cnt_clk_r_reg[0]_0
    SLICE_X44Y59         FDCE                                         r  pdu/cnt_clk_r_reg[6]/C
                         clock pessimism             -0.515     1.486    
    SLICE_X44Y59         FDCE (Hold_fdce_C_D)         0.105     1.591    pdu/cnt_clk_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 pdu/rstn_r_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/rstn_r_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.568     1.487    pdu/cnt_clk_r_reg[0]_0
    SLICE_X42Y93         FDPE                                         r  pdu/rstn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDPE (Prop_fdpe_C_Q)         0.164     1.651 r  pdu/rstn_r_reg[1]/Q
                         net (fo=1, routed)           0.170     1.822    pdu/rstn_r[1]
    SLICE_X42Y93         FDPE                                         r  pdu/rstn_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.838     2.003    pdu/cnt_clk_r_reg[0]_0
    SLICE_X42Y93         FDPE                                         r  pdu/rstn_r_reg[2]/C
                         clock pessimism             -0.515     1.487    
    SLICE_X42Y93         FDPE (Hold_fdpe_C_D)         0.063     1.550    pdu/rstn_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 pdu/rstn_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/rstn_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.568     1.487    pdu/cnt_clk_r_reg[0]_0
    SLICE_X42Y93         FDPE                                         r  pdu/rstn_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDPE (Prop_fdpe_C_Q)         0.164     1.651 r  pdu/rstn_r_reg[0]/Q
                         net (fo=1, routed)           0.170     1.822    pdu/rstn_r[0]
    SLICE_X42Y93         FDPE                                         r  pdu/rstn_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.838     2.003    pdu/cnt_clk_r_reg[0]_0
    SLICE_X42Y93         FDPE                                         r  pdu/rstn_r_reg[1]/C
                         clock pessimism             -0.515     1.487    
    SLICE_X42Y93         FDPE (Hold_fdpe_C_D)         0.052     1.539    pdu/rstn_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 pdu/rstn_r_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/rstn_r_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.047%)  route 0.220ns (60.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.565     1.484    pdu/cnt_clk_r_reg[0]_0
    SLICE_X43Y87         FDPE                                         r  pdu/rstn_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDPE (Prop_fdpe_C_Q)         0.141     1.625 r  pdu/rstn_r_reg[8]/Q
                         net (fo=1, routed)           0.220     1.845    pdu/rstn_r[8]
    SLICE_X43Y87         FDPE                                         r  pdu/rstn_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.834     1.999    pdu/cnt_clk_r_reg[0]_0
    SLICE_X43Y87         FDPE                                         r  pdu/rstn_r_reg[9]/C
                         clock pessimism             -0.514     1.484    
    SLICE_X43Y87         FDPE (Hold_fdpe_C_D)         0.061     1.545    pdu/rstn_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.300    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y60    pdu/cnt_clk_r_reg[9]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X42Y93    pdu/rstn_r_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X45Y87    pdu/rstn_r_reg[10]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X45Y87    pdu/rstn_r_reg[11]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X48Y75    pdu/rstn_r_reg[12]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X48Y75    pdu/rstn_r_reg[13]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X48Y75    pdu/rstn_r_reg[14]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X48Y75    pdu/rstn_r_reg[15]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X42Y93    pdu/rstn_r_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X42Y93    pdu/rstn_r_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X42Y93    pdu/rstn_r_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X42Y93    pdu/rstn_r_reg[2]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X43Y93    pdu/rstn_r_reg[3]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X43Y93    pdu/rstn_r_reg[4]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X43Y93    pdu/rstn_r_reg[5]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X43Y93    pdu/rstn_r_reg[6]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X45Y87    pdu/rstn_r_reg[10]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X45Y87    pdu/rstn_r_reg[11]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X43Y87    pdu/rstn_r_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y60    pdu/cnt_clk_r_reg[9]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y60    pdu/cnt_clk_r_reg[9]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X42Y93    pdu/rstn_r_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X45Y87    pdu/rstn_r_reg[10]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X45Y87    pdu/rstn_r_reg[10]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X45Y87    pdu/rstn_r_reg[11]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X45Y87    pdu/rstn_r_reg[11]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X48Y75    pdu/rstn_r_reg[12]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X48Y75    pdu/rstn_r_reg[12]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X48Y75    pdu/rstn_r_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.573ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.788ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.573ns  (required time - arrival time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.963ns  (logic 0.456ns (5.726%)  route 7.507ns (94.274%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.614     5.217    pdu/cnt_clk_r_reg[0]_0
    SLICE_X48Y75         FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDPE (Prop_fdpe_C_Q)         0.456     5.673 f  pdu/rstn_r_reg[15]/Q
                         net (fo=1533, routed)        7.507    13.180    pdu/Q[0]
    SLICE_X44Y61         FDCE                                         f  pdu/cnt_clk_r_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.512    14.935    pdu/cnt_clk_r_reg[0]_0
    SLICE_X44Y61         FDCE                                         r  pdu/cnt_clk_r_reg[12]/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X44Y61         FDCE (Recov_fdce_C_CLR)     -0.405    14.753    pdu/cnt_clk_r_reg[12]
  -------------------------------------------------------------------
                         required time                         14.753    
                         arrival time                         -13.180    
  -------------------------------------------------------------------
                         slack                                  1.573    

Slack (MET) :             1.573ns  (required time - arrival time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.963ns  (logic 0.456ns (5.726%)  route 7.507ns (94.274%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.614     5.217    pdu/cnt_clk_r_reg[0]_0
    SLICE_X48Y75         FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDPE (Prop_fdpe_C_Q)         0.456     5.673 f  pdu/rstn_r_reg[15]/Q
                         net (fo=1533, routed)        7.507    13.180    pdu/Q[0]
    SLICE_X44Y61         FDCE                                         f  pdu/cnt_clk_r_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.512    14.935    pdu/cnt_clk_r_reg[0]_0
    SLICE_X44Y61         FDCE                                         r  pdu/cnt_clk_r_reg[13]/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X44Y61         FDCE (Recov_fdce_C_CLR)     -0.405    14.753    pdu/cnt_clk_r_reg[13]
  -------------------------------------------------------------------
                         required time                         14.753    
                         arrival time                         -13.180    
  -------------------------------------------------------------------
                         slack                                  1.573    

Slack (MET) :             1.573ns  (required time - arrival time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.963ns  (logic 0.456ns (5.726%)  route 7.507ns (94.274%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.614     5.217    pdu/cnt_clk_r_reg[0]_0
    SLICE_X48Y75         FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDPE (Prop_fdpe_C_Q)         0.456     5.673 f  pdu/rstn_r_reg[15]/Q
                         net (fo=1533, routed)        7.507    13.180    pdu/Q[0]
    SLICE_X44Y61         FDCE                                         f  pdu/cnt_clk_r_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.512    14.935    pdu/cnt_clk_r_reg[0]_0
    SLICE_X44Y61         FDCE                                         r  pdu/cnt_clk_r_reg[14]/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X44Y61         FDCE (Recov_fdce_C_CLR)     -0.405    14.753    pdu/cnt_clk_r_reg[14]
  -------------------------------------------------------------------
                         required time                         14.753    
                         arrival time                         -13.180    
  -------------------------------------------------------------------
                         slack                                  1.573    

Slack (MET) :             1.573ns  (required time - arrival time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.963ns  (logic 0.456ns (5.726%)  route 7.507ns (94.274%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.614     5.217    pdu/cnt_clk_r_reg[0]_0
    SLICE_X48Y75         FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDPE (Prop_fdpe_C_Q)         0.456     5.673 f  pdu/rstn_r_reg[15]/Q
                         net (fo=1533, routed)        7.507    13.180    pdu/Q[0]
    SLICE_X44Y61         FDCE                                         f  pdu/cnt_clk_r_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.512    14.935    pdu/cnt_clk_r_reg[0]_0
    SLICE_X44Y61         FDCE                                         r  pdu/cnt_clk_r_reg[15]/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X44Y61         FDCE (Recov_fdce_C_CLR)     -0.405    14.753    pdu/cnt_clk_r_reg[15]
  -------------------------------------------------------------------
                         required time                         14.753    
                         arrival time                         -13.180    
  -------------------------------------------------------------------
                         slack                                  1.573    

Slack (MET) :             1.723ns  (required time - arrival time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.813ns  (logic 0.456ns (5.837%)  route 7.357ns (94.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.614     5.217    pdu/cnt_clk_r_reg[0]_0
    SLICE_X48Y75         FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDPE (Prop_fdpe_C_Q)         0.456     5.673 f  pdu/rstn_r_reg[15]/Q
                         net (fo=1533, routed)        7.357    13.029    pdu/Q[0]
    SLICE_X44Y62         FDCE                                         f  pdu/cnt_clk_r_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.511    14.934    pdu/cnt_clk_r_reg[0]_0
    SLICE_X44Y62         FDCE                                         r  pdu/cnt_clk_r_reg[16]/C
                         clock pessimism              0.259    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X44Y62         FDCE (Recov_fdce_C_CLR)     -0.405    14.752    pdu/cnt_clk_r_reg[16]
  -------------------------------------------------------------------
                         required time                         14.752    
                         arrival time                         -13.029    
  -------------------------------------------------------------------
                         slack                                  1.723    

Slack (MET) :             1.723ns  (required time - arrival time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.813ns  (logic 0.456ns (5.837%)  route 7.357ns (94.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.614     5.217    pdu/cnt_clk_r_reg[0]_0
    SLICE_X48Y75         FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDPE (Prop_fdpe_C_Q)         0.456     5.673 f  pdu/rstn_r_reg[15]/Q
                         net (fo=1533, routed)        7.357    13.029    pdu/Q[0]
    SLICE_X44Y62         FDCE                                         f  pdu/cnt_clk_r_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.511    14.934    pdu/cnt_clk_r_reg[0]_0
    SLICE_X44Y62         FDCE                                         r  pdu/cnt_clk_r_reg[17]/C
                         clock pessimism              0.259    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X44Y62         FDCE (Recov_fdce_C_CLR)     -0.405    14.752    pdu/cnt_clk_r_reg[17]
  -------------------------------------------------------------------
                         required time                         14.752    
                         arrival time                         -13.029    
  -------------------------------------------------------------------
                         slack                                  1.723    

Slack (MET) :             1.723ns  (required time - arrival time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.813ns  (logic 0.456ns (5.837%)  route 7.357ns (94.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.614     5.217    pdu/cnt_clk_r_reg[0]_0
    SLICE_X48Y75         FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDPE (Prop_fdpe_C_Q)         0.456     5.673 f  pdu/rstn_r_reg[15]/Q
                         net (fo=1533, routed)        7.357    13.029    pdu/Q[0]
    SLICE_X44Y62         FDCE                                         f  pdu/cnt_clk_r_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.511    14.934    pdu/cnt_clk_r_reg[0]_0
    SLICE_X44Y62         FDCE                                         r  pdu/cnt_clk_r_reg[18]/C
                         clock pessimism              0.259    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X44Y62         FDCE (Recov_fdce_C_CLR)     -0.405    14.752    pdu/cnt_clk_r_reg[18]
  -------------------------------------------------------------------
                         required time                         14.752    
                         arrival time                         -13.029    
  -------------------------------------------------------------------
                         slack                                  1.723    

Slack (MET) :             1.723ns  (required time - arrival time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.813ns  (logic 0.456ns (5.837%)  route 7.357ns (94.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.614     5.217    pdu/cnt_clk_r_reg[0]_0
    SLICE_X48Y75         FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDPE (Prop_fdpe_C_Q)         0.456     5.673 f  pdu/rstn_r_reg[15]/Q
                         net (fo=1533, routed)        7.357    13.029    pdu/Q[0]
    SLICE_X44Y62         FDCE                                         f  pdu/cnt_clk_r_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.511    14.934    pdu/cnt_clk_r_reg[0]_0
    SLICE_X44Y62         FDCE                                         r  pdu/cnt_clk_r_reg[19]/C
                         clock pessimism              0.259    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X44Y62         FDCE (Recov_fdce_C_CLR)     -0.405    14.752    pdu/cnt_clk_r_reg[19]
  -------------------------------------------------------------------
                         required time                         14.752    
                         arrival time                         -13.029    
  -------------------------------------------------------------------
                         slack                                  1.723    

Slack (MET) :             7.440ns  (required time - arrival time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.098ns  (logic 0.456ns (21.737%)  route 1.642ns (78.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.614     5.217    pdu/cnt_clk_r_reg[0]_0
    SLICE_X48Y75         FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDPE (Prop_fdpe_C_Q)         0.456     5.673 f  pdu/rstn_r_reg[15]/Q
                         net (fo=1533, routed)        1.642     7.314    pdu/Q[0]
    SLICE_X44Y60         FDCE                                         f  pdu/cnt_clk_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.513    14.936    pdu/cnt_clk_r_reg[0]_0
    SLICE_X44Y60         FDCE                                         r  pdu/cnt_clk_r_reg[10]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X44Y60         FDCE (Recov_fdce_C_CLR)     -0.405    14.754    pdu/cnt_clk_r_reg[10]
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                          -7.314    
  -------------------------------------------------------------------
                         slack                                  7.440    

Slack (MET) :             7.440ns  (required time - arrival time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.098ns  (logic 0.456ns (21.737%)  route 1.642ns (78.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.614     5.217    pdu/cnt_clk_r_reg[0]_0
    SLICE_X48Y75         FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDPE (Prop_fdpe_C_Q)         0.456     5.673 f  pdu/rstn_r_reg[15]/Q
                         net (fo=1533, routed)        1.642     7.314    pdu/Q[0]
    SLICE_X44Y60         FDCE                                         f  pdu/cnt_clk_r_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.513    14.936    pdu/cnt_clk_r_reg[0]_0
    SLICE_X44Y60         FDCE                                         r  pdu/cnt_clk_r_reg[11]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X44Y60         FDCE (Recov_fdce_C_CLR)     -0.405    14.754    pdu/cnt_clk_r_reg[11]
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                          -7.314    
  -------------------------------------------------------------------
                         slack                                  7.440    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.141ns (18.909%)  route 0.605ns (81.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.553     1.472    pdu/cnt_clk_r_reg[0]_0
    SLICE_X48Y75         FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDPE (Prop_fdpe_C_Q)         0.141     1.613 f  pdu/rstn_r_reg[15]/Q
                         net (fo=1533, routed)        0.605     2.218    pdu/Q[0]
    SLICE_X44Y58         FDCE                                         f  pdu/cnt_clk_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.837     2.002    pdu/cnt_clk_r_reg[0]_0
    SLICE_X44Y58         FDCE                                         r  pdu/cnt_clk_r_reg[0]/C
                         clock pessimism             -0.479     1.522    
    SLICE_X44Y58         FDCE (Remov_fdce_C_CLR)     -0.092     1.430    pdu/cnt_clk_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.141ns (18.909%)  route 0.605ns (81.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.553     1.472    pdu/cnt_clk_r_reg[0]_0
    SLICE_X48Y75         FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDPE (Prop_fdpe_C_Q)         0.141     1.613 f  pdu/rstn_r_reg[15]/Q
                         net (fo=1533, routed)        0.605     2.218    pdu/Q[0]
    SLICE_X44Y58         FDCE                                         f  pdu/cnt_clk_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.837     2.002    pdu/cnt_clk_r_reg[0]_0
    SLICE_X44Y58         FDCE                                         r  pdu/cnt_clk_r_reg[1]/C
                         clock pessimism             -0.479     1.522    
    SLICE_X44Y58         FDCE (Remov_fdce_C_CLR)     -0.092     1.430    pdu/cnt_clk_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.141ns (18.909%)  route 0.605ns (81.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.553     1.472    pdu/cnt_clk_r_reg[0]_0
    SLICE_X48Y75         FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDPE (Prop_fdpe_C_Q)         0.141     1.613 f  pdu/rstn_r_reg[15]/Q
                         net (fo=1533, routed)        0.605     2.218    pdu/Q[0]
    SLICE_X44Y58         FDCE                                         f  pdu/cnt_clk_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.837     2.002    pdu/cnt_clk_r_reg[0]_0
    SLICE_X44Y58         FDCE                                         r  pdu/cnt_clk_r_reg[2]/C
                         clock pessimism             -0.479     1.522    
    SLICE_X44Y58         FDCE (Remov_fdce_C_CLR)     -0.092     1.430    pdu/cnt_clk_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.141ns (18.909%)  route 0.605ns (81.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.553     1.472    pdu/cnt_clk_r_reg[0]_0
    SLICE_X48Y75         FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDPE (Prop_fdpe_C_Q)         0.141     1.613 f  pdu/rstn_r_reg[15]/Q
                         net (fo=1533, routed)        0.605     2.218    pdu/Q[0]
    SLICE_X44Y58         FDCE                                         f  pdu/cnt_clk_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.837     2.002    pdu/cnt_clk_r_reg[0]_0
    SLICE_X44Y58         FDCE                                         r  pdu/cnt_clk_r_reg[3]/C
                         clock pessimism             -0.479     1.522    
    SLICE_X44Y58         FDCE (Remov_fdce_C_CLR)     -0.092     1.430    pdu/cnt_clk_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.851ns  (arrival time - required time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.141ns (17.430%)  route 0.668ns (82.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.553     1.472    pdu/cnt_clk_r_reg[0]_0
    SLICE_X48Y75         FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDPE (Prop_fdpe_C_Q)         0.141     1.613 f  pdu/rstn_r_reg[15]/Q
                         net (fo=1533, routed)        0.668     2.281    pdu/Q[0]
    SLICE_X44Y59         FDCE                                         f  pdu/cnt_clk_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.837     2.002    pdu/cnt_clk_r_reg[0]_0
    SLICE_X44Y59         FDCE                                         r  pdu/cnt_clk_r_reg[4]/C
                         clock pessimism             -0.479     1.522    
    SLICE_X44Y59         FDCE (Remov_fdce_C_CLR)     -0.092     1.430    pdu/cnt_clk_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.851ns  (arrival time - required time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.141ns (17.430%)  route 0.668ns (82.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.553     1.472    pdu/cnt_clk_r_reg[0]_0
    SLICE_X48Y75         FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDPE (Prop_fdpe_C_Q)         0.141     1.613 f  pdu/rstn_r_reg[15]/Q
                         net (fo=1533, routed)        0.668     2.281    pdu/Q[0]
    SLICE_X44Y59         FDCE                                         f  pdu/cnt_clk_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.837     2.002    pdu/cnt_clk_r_reg[0]_0
    SLICE_X44Y59         FDCE                                         r  pdu/cnt_clk_r_reg[5]/C
                         clock pessimism             -0.479     1.522    
    SLICE_X44Y59         FDCE (Remov_fdce_C_CLR)     -0.092     1.430    pdu/cnt_clk_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.851ns  (arrival time - required time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.141ns (17.430%)  route 0.668ns (82.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.553     1.472    pdu/cnt_clk_r_reg[0]_0
    SLICE_X48Y75         FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDPE (Prop_fdpe_C_Q)         0.141     1.613 f  pdu/rstn_r_reg[15]/Q
                         net (fo=1533, routed)        0.668     2.281    pdu/Q[0]
    SLICE_X44Y59         FDCE                                         f  pdu/cnt_clk_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.837     2.002    pdu/cnt_clk_r_reg[0]_0
    SLICE_X44Y59         FDCE                                         r  pdu/cnt_clk_r_reg[6]/C
                         clock pessimism             -0.479     1.522    
    SLICE_X44Y59         FDCE (Remov_fdce_C_CLR)     -0.092     1.430    pdu/cnt_clk_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.851ns  (arrival time - required time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.141ns (17.430%)  route 0.668ns (82.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.553     1.472    pdu/cnt_clk_r_reg[0]_0
    SLICE_X48Y75         FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDPE (Prop_fdpe_C_Q)         0.141     1.613 f  pdu/rstn_r_reg[15]/Q
                         net (fo=1533, routed)        0.668     2.281    pdu/Q[0]
    SLICE_X44Y59         FDCE                                         f  pdu/cnt_clk_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.837     2.002    pdu/cnt_clk_r_reg[0]_0
    SLICE_X44Y59         FDCE                                         r  pdu/cnt_clk_r_reg[7]/C
                         clock pessimism             -0.479     1.522    
    SLICE_X44Y59         FDCE (Remov_fdce_C_CLR)     -0.092     1.430    pdu/cnt_clk_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.913ns  (arrival time - required time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.141ns (16.211%)  route 0.729ns (83.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.553     1.472    pdu/cnt_clk_r_reg[0]_0
    SLICE_X48Y75         FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDPE (Prop_fdpe_C_Q)         0.141     1.613 f  pdu/rstn_r_reg[15]/Q
                         net (fo=1533, routed)        0.729     2.342    pdu/Q[0]
    SLICE_X44Y60         FDCE                                         f  pdu/cnt_clk_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.836     2.001    pdu/cnt_clk_r_reg[0]_0
    SLICE_X44Y60         FDCE                                         r  pdu/cnt_clk_r_reg[10]/C
                         clock pessimism             -0.479     1.521    
    SLICE_X44Y60         FDCE (Remov_fdce_C_CLR)     -0.092     1.429    pdu/cnt_clk_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.913ns  (arrival time - required time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.141ns (16.211%)  route 0.729ns (83.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.553     1.472    pdu/cnt_clk_r_reg[0]_0
    SLICE_X48Y75         FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDPE (Prop_fdpe_C_Q)         0.141     1.613 f  pdu/rstn_r_reg[15]/Q
                         net (fo=1533, routed)        0.729     2.342    pdu/Q[0]
    SLICE_X44Y60         FDCE                                         f  pdu/cnt_clk_r_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.836     2.001    pdu/cnt_clk_r_reg[0]_0
    SLICE_X44Y60         FDCE                                         r  pdu/cnt_clk_r_reg[11]/C
                         clock pessimism             -0.479     1.521    
    SLICE_X44Y60         FDCE (Remov_fdce_C_CLR)     -0.092     1.429    pdu/cnt_clk_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.913    





