<map id="AMDGPU.h" name="AMDGPU.h">
<area shape="rect" id="node2" href="$AMDGPUAlwaysInlinePass_8cpp.html" title="AMDGPUAlwaysInlinePass.cpp" alt="" coords="5,80,217,107"/>
<area shape="rect" id="node3" href="$AMDGPUAsmPrinter_8cpp.html" title="AMDGPUAsmPrinter.cpp" alt="" coords="343,155,520,181"/>
<area shape="rect" id="node4" href="$AMDGPUSubtarget_8h.html" title="AMDGPU specific subclass of TargetSubtarget. " alt="" coords="3049,80,3205,107"/>
<area shape="rect" id="node9" href="$AMDGPUTargetMachine_8cpp.html" title="The AMDGPU target machine contains all of the hardware specific information needed to emit code for R..." alt="" coords="421,229,620,256"/>
<area shape="rect" id="node10" href="$AMDGPUTargetTransformInfo_8cpp.html" title="AMDGPUTargetTransformInfo.cpp" alt="" coords="1178,229,1410,256"/>
<area shape="rect" id="node11" href="$R600InstrInfo_8cpp.html" title="R600 Implementation of TargetInstrInfo. " alt="" coords="2808,229,2940,256"/>
<area shape="rect" id="node17" href="$AMDGPUISelLowering_8cpp.html" title="This is the parent TargetLowering class for hardware code gen targets. " alt="" coords="545,155,731,181"/>
<area shape="rect" id="node18" href="$AMDGPUPromoteAlloca_8cpp.html" title="AMDGPUPromoteAlloca.cpp" alt="" coords="755,155,955,181"/>
<area shape="rect" id="node20" href="$AMDILCFGStructurizer_8cpp.html" title="AMDILCFGStructurizer.cpp" alt="" coords="979,155,1169,181"/>
<area shape="rect" id="node21" href="$R600ClauseMergePass_8cpp.html" title="R600ClauseMergePass.cpp" alt="" coords="1193,155,1387,181"/>
<area shape="rect" id="node22" href="$R600ControlFlowFinalizer_8cpp.html" title="R600ControlFlowFinalizer.cpp" alt="" coords="1411,155,1615,181"/>
<area shape="rect" id="node23" href="$R600EmitClauseMarkers_8cpp.html" title="R600EmitClauseMarkers.cpp" alt="" coords="1639,155,1843,181"/>
<area shape="rect" id="node24" href="$R600ExpandSpecialInstrs_8cpp.html" title="R600ExpandSpecialInstrs.cpp" alt="" coords="1867,155,2076,181"/>
<area shape="rect" id="node27" href="$R600OptimizeVectorRegisters_8cpp.html" title="R600OptimizeVectorRegisters.cpp" alt="" coords="3763,155,4001,181"/>
<area shape="rect" id="node28" href="$R600Packetizer_8cpp.html" title="R600Packetizer.cpp" alt="" coords="4025,155,4171,181"/>
<area shape="rect" id="node29" href="$SIFixSGPRCopies_8cpp.html" title="SIFixSGPRCopies.cpp" alt="" coords="4195,155,4350,181"/>
<area shape="rect" id="node30" href="$SIFoldOperands_8cpp.html" title="SIFoldOperands.cpp" alt="" coords="4374,155,4523,181"/>
<area shape="rect" id="node31" href="$SIInsertWaits_8cpp.html" title="Insert wait instructions for memory reads and writes. " alt="" coords="4547,155,4678,181"/>
<area shape="rect" id="node32" href="$SIISelLowering_8cpp.html" title="Custom DAG lowering for SI. " alt="" coords="4703,155,4843,181"/>
<area shape="rect" id="node33" href="$SILowerControlFlow_8cpp.html" title="This pass lowers the pseudo control flow instructions to real machine instructions. " alt="" coords="4867,155,5038,181"/>
<area shape="rect" id="node34" href="$SILowerI1Copies_8cpp.html" title="SILowerI1Copies.cpp" alt="" coords="5062,155,5214,181"/>
<area shape="rect" id="node36" href="$SIPrepareScratchRegs_8cpp.html" title="SIPrepareScratchRegs.cpp" alt="" coords="5239,155,5429,181"/>
<area shape="rect" id="node38" href="$SIShrinkInstructions_8cpp.html" title="SIShrinkInstructions.cpp" alt="" coords="5453,155,5628,181"/>
<area shape="rect" id="node39" href="$AMDGPUMachineFunction_8cpp.html" title="AMDGPUMachineFunction.cpp" alt="" coords="4550,80,4763,107"/>
<area shape="rect" id="node40" href="$SIMCCodeEmitter_8cpp.html" title="The SI code emitter produces machine code that can be executed directly on the GPU device..." alt="" coords="4787,80,4947,107"/>
<area shape="rect" id="node41" href="$R600TextureIntrinsicsReplacer_8cpp.html" title="R600TextureIntrinsicsReplacer.cpp" alt="" coords="4971,80,5207,107"/>
<area shape="rect" id="node42" href="$SIAnnotateControlFlow_8cpp.html" title="SIAnnotateControlFlow.cpp" alt="" coords="5231,80,5423,107"/>
<area shape="rect" id="node43" href="$SIFixSGPRLiveRanges_8cpp.html" title="SIFixSGPRLiveRanges.cpp" alt="" coords="5447,80,5631,107"/>
<area shape="rect" id="node44" href="$SILoadStoreOptimizer_8cpp.html" title="SILoadStoreOptimizer.cpp" alt="" coords="5656,80,5844,107"/>
<area shape="rect" id="node45" href="$SITypeRewriter_8cpp.html" title="SITypeRewriter.cpp" alt="" coords="5869,80,6007,107"/>
<area shape="rect" id="node5" href="$AMDGPUTargetMachine_8h.html" title="The AMDGPU TargetMachine interface definition for hw codgen targets. " alt="" coords="2259,155,2443,181"/>
<area shape="rect" id="node15" href="$AMDGPUIntrinsicInfo_8cpp.html" title="AMDGPU Implementation of the IntrinsicInfo class. " alt="" coords="2467,155,2646,181"/>
<area shape="rect" id="node16" href="$AMDGPUISelDAGToDAG_8cpp.html" title="Defines an instruction selector for the AMDGPU target. " alt="" coords="2721,155,2923,181"/>
<area shape="rect" id="node19" href="$AMDGPUSubtarget_8cpp.html" title="Implements the AMDGPU specific subclass of TargetSubtarget. " alt="" coords="2947,155,3118,181"/>
<area shape="rect" id="node25" href="$R600ISelLowering_8cpp.html" title="Custom DAG lowering for R600. " alt="" coords="3142,155,3302,181"/>
<area shape="rect" id="node26" href="$R600MachineScheduler_8cpp.html" title="R600 Machine Scheduler interface. " alt="" coords="3326,155,3523,181"/>
<area shape="rect" id="node35" href="$SIMachineFunctionInfo_8cpp.html" title="SIMachineFunctionInfo.cpp" alt="" coords="3548,155,3739,181"/>
<area shape="rect" id="node37" href="$SIRegisterInfo_8cpp.html" title="SI implementation of the TargetRegisterInfo class. " alt="" coords="2100,155,2235,181"/>
<area shape="rect" id="node6" href="$AMDGPUInstrInfo_8cpp.html" title="Implementation of the TargetInstrInfo class that is common to all AMD GPUs. " alt="" coords="2625,229,2784,256"/>
<area shape="rect" id="node7" href="$AMDGPUMCInstLower_8cpp.html" title="Code to lower AMDGPU MachineInstrs to their corresponding MCInst. " alt="" coords="1701,229,1887,256"/>
<area shape="rect" id="node8" href="$AMDGPURegisterInfo_8cpp.html" title="Parent TargetRegisterInfo class common to all hw codegen targets. " alt="" coords="1911,229,2093,256"/>
<area shape="rect" id="node12" href="$R600RegisterInfo_8cpp.html" title="R600 implementation of the TargetRegisterInfo class. " alt="" coords="2117,229,2271,256"/>
<area shape="rect" id="node13" href="$SIInstrInfo_8cpp.html" title="SI Implementation of TargetInstrInfo. " alt="" coords="2295,229,2407,256"/>
<area shape="rect" id="node14" href="$AMDGPUTargetInfo_8cpp.html" title="AMDGPUTargetInfo.cpp" alt="" coords="2432,229,2601,256"/>
</map>
