INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.sim/sim_1/synth/func/xsim/tb_riscv_wrapper_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCV_demonstrator
INFO: [VRFC 10-311] analyzing module RISCV_demonstrator_axi_gpio_0_1
INFO: [VRFC 10-311] analyzing module RISCV_demonstrator_axi_gpio_0_1_GPIO_Core
INFO: [VRFC 10-311] analyzing module RISCV_demonstrator_axi_gpio_0_1_address_decoder
INFO: [VRFC 10-311] analyzing module RISCV_demonstrator_axi_gpio_0_1_axi_gpio
INFO: [VRFC 10-311] analyzing module RISCV_demonstrator_axi_gpio_0_1_axi_lite_ipif
INFO: [VRFC 10-311] analyzing module RISCV_demonstrator_axi_gpio_0_1_cdc_sync
INFO: [VRFC 10-311] analyzing module RISCV_demonstrator_axi_gpio_0_1_pselect_f
INFO: [VRFC 10-311] analyzing module RISCV_demonstrator_axi_gpio_0_1_pselect_f__parameterized1
INFO: [VRFC 10-311] analyzing module RISCV_demonstrator_axi_gpio_0_1_slave_attachment
INFO: [VRFC 10-311] analyzing module RISCV_demonstrator_clk_wiz_0
INFO: [VRFC 10-311] analyzing module RISCV_demonstrator_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module RISCV_demonstrator_decoder_0_0
INFO: [VRFC 10-311] analyzing module RISCV_demonstrator_riscv_wrapper_0_1
INFO: [VRFC 10-311] analyzing module RISCV_demonstrator_riscv_wrapper_0_1_RandomGenerator
INFO: [VRFC 10-311] analyzing module RISCV_demonstrator_riscv_wrapper_0_1_biriscv_alu
INFO: [VRFC 10-311] analyzing module RISCV_demonstrator_riscv_wrapper_0_1_biriscv_alu_4
INFO: [VRFC 10-311] analyzing module RISCV_demonstrator_riscv_wrapper_0_1_biriscv_csr
INFO: [VRFC 10-311] analyzing module RISCV_demonstrator_riscv_wrapper_0_1_biriscv_csr_regfile
INFO: [VRFC 10-311] analyzing module RISCV_demonstrator_riscv_wrapper_0_1_biriscv_decode
INFO: [VRFC 10-311] analyzing module RISCV_demonstrator_riscv_wrapper_0_1_biriscv_divider
INFO: [VRFC 10-311] analyzing module RISCV_demonstrator_riscv_wrapper_0_1_biriscv_exec
INFO: [VRFC 10-311] analyzing module RISCV_demonstrator_riscv_wrapper_0_1_biriscv_exec_2
INFO: [VRFC 10-311] analyzing module RISCV_demonstrator_riscv_wrapper_0_1_biriscv_fetch
INFO: [VRFC 10-311] analyzing module RISCV_demonstrator_riscv_wrapper_0_1_biriscv_frontend
INFO: [VRFC 10-311] analyzing module RISCV_demonstrator_riscv_wrapper_0_1_biriscv_issue
INFO: [VRFC 10-311] analyzing module RISCV_demonstrator_riscv_wrapper_0_1_biriscv_lsu
INFO: [VRFC 10-311] analyzing module RISCV_demonstrator_riscv_wrapper_0_1_biriscv_lsu_fifo
INFO: [VRFC 10-311] analyzing module RISCV_demonstrator_riscv_wrapper_0_1_biriscv_multiplier
INFO: [VRFC 10-311] analyzing module RISCV_demonstrator_riscv_wrapper_0_1_biriscv_npc
INFO: [VRFC 10-311] analyzing module RISCV_demonstrator_riscv_wrapper_0_1_biriscv_npc_lfsr
INFO: [VRFC 10-311] analyzing module RISCV_demonstrator_riscv_wrapper_0_1_biriscv_pipe_ctrl
INFO: [VRFC 10-311] analyzing module RISCV_demonstrator_riscv_wrapper_0_1_biriscv_pipe_ctrl_3
INFO: [VRFC 10-311] analyzing module RISCV_demonstrator_riscv_wrapper_0_1_biriscv_regfile
INFO: [VRFC 10-311] analyzing module RISCV_demonstrator_riscv_wrapper_0_1_dport_axi
INFO: [VRFC 10-311] analyzing module RISCV_demonstrator_riscv_wrapper_0_1_dport_axi_fifo
INFO: [VRFC 10-311] analyzing module RISCV_demonstrator_riscv_wrapper_0_1_dport_axi_fifo__parameterized0
INFO: [VRFC 10-311] analyzing module RISCV_demonstrator_riscv_wrapper_0_1_dport_mux
INFO: [VRFC 10-311] analyzing module RISCV_demonstrator_riscv_wrapper_0_1_fetch_fifo
INFO: [VRFC 10-311] analyzing module RISCV_demonstrator_riscv_wrapper_0_1_riscv_core
INFO: [VRFC 10-311] analyzing module RISCV_demonstrator_riscv_wrapper_0_1_riscv_tcm_top
INFO: [VRFC 10-311] analyzing module RISCV_demonstrator_riscv_wrapper_0_1_riscv_wrapper
INFO: [VRFC 10-311] analyzing module RISCV_demonstrator_riscv_wrapper_0_1_tcm_mem
INFO: [VRFC 10-311] analyzing module RISCV_demonstrator_riscv_wrapper_0_1_tcm_mem_pmem
INFO: [VRFC 10-311] analyzing module RISCV_demonstrator_riscv_wrapper_0_1_tcm_mem_pmem_fifo2
INFO: [VRFC 10-311] analyzing module RISCV_demonstrator_riscv_wrapper_0_1_tcm_mem_pmem_fifo2__parameterized0
INFO: [VRFC 10-311] analyzing module RISCV_demonstrator_riscv_wrapper_0_1_tcm_mem_ram
INFO: [VRFC 10-311] analyzing module RISCV_demonstrator_riscv_wrapper_0_1_tcm_mem_ram_0
INFO: [VRFC 10-311] analyzing module RISCV_demonstrator_riscv_wrapper_0_1_tcm_mem_ram_1
INFO: [VRFC 10-311] analyzing module RISCV_demonstrator_rst_clk_wiz_100M_1
INFO: [VRFC 10-311] analyzing module RISCV_demonstrator_rst_clk_wiz_100M_1_cdc_sync
INFO: [VRFC 10-311] analyzing module RISCV_demonstrator_rst_clk_wiz_100M_1_cdc_sync_0
INFO: [VRFC 10-311] analyzing module RISCV_demonstrator_rst_clk_wiz_100M_1_lpf
INFO: [VRFC 10-311] analyzing module RISCV_demonstrator_rst_clk_wiz_100M_1_proc_sys_reset
INFO: [VRFC 10-311] analyzing module RISCV_demonstrator_rst_clk_wiz_100M_1_sequence_psr
INFO: [VRFC 10-311] analyzing module RISCV_demonstrator_rst_clk_wiz_100M_1_upcnt_n
INFO: [VRFC 10-311] analyzing module RISCV_demonstrator_wrapper
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/TesiMagistrale/Github/RISCV_Enc_Load_Store/RISCV-Load-Store-with-OTP-Encription/RISCV_project/RISCV_project.srcs/sim_1/new/tb_riscv_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_riscv_wrapper
