Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Sep 25 20:49:16 2020
| Host         : LiuYang-Laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file OV5640_Sensor_control_sets_placed.rpt
| Design       : OV5640_Sensor
| Device       : xc7z020
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            1 |
|     10 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              19 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              30 |            9 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              20 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+--------------------------------------+-------------------------------------+------------------+----------------+
|      Clock Signal      |             Enable Signal            |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+------------------------+--------------------------------------+-------------------------------------+------------------+----------------+
|  cmos_xclk_o_OBUF_BUFG |                                      |                                     |                1 |              2 |
|  cmos_pclk_i_IBUF_BUFG | cmos_decoder_u0/cmos_fps[3]_i_2_n_0  | cmos_decoder_u0/cmos_fps[3]_i_1_n_0 |                2 |              4 |
|  cmos_pclk_i_IBUF_BUFG |                                      | cmos_decoder_u0/cmos_fps[3]_i_1_n_0 |                4 |             10 |
|  cmos_pclk_i_IBUF_BUFG | cmos_decoder_u0/rgb565_o[15]_i_1_n_0 | cmos_decoder_u0/cmos_fps[3]_i_1_n_0 |                4 |             16 |
|  cmos_pclk_i_IBUF_BUFG |                                      |                                     |                7 |             18 |
|  cmos_xclk_o_OBUF_BUFG |                                      | nolabel_line72/clear                |                5 |             20 |
+------------------------+--------------------------------------+-------------------------------------+------------------+----------------+


