abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c5315.blif
Line 20: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 21: Skipping line ".default_output_required 0.00 0.00 ".
Line 22: Skipping line ".default_input_drive 0.10 0.10 ".
Line 23: Skipping line ".default_output_load 2.00 ".
Line 24: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc5315                         :[0m i/o =  178/  123  lat =    0  nd =   968  edge =   2328  area =2451.00  delay =47.50  lev = 33
--------------- round 1 ---------------
seed = 1500995236
maxLevel = 2
n1087 is replaced by n1074 with inverter with estimated error 0
error = 0
area = 2443
delay = 47.5
#gates = 968
output circuit appNtk/c5315_1_0_2443_47.5.blif
time = 8077135 us
--------------- round 2 ---------------
seed = 90460289
maxLevel = 2
n1083 is replaced by n534 with estimated error 0
error = 0
area = 2432
delay = 47.5
#gates = 964
output circuit appNtk/c5315_2_0_2432_47.5.blif
time = 14121839 us
--------------- round 3 ---------------
seed = 303891264
maxLevel = 2
n755 is replaced by n485 with estimated error 0
error = 0
area = 2429
delay = 47.5
#gates = 962
output circuit appNtk/c5315_3_0_2429_47.5.blif
time = 19866241 us
--------------- round 4 ---------------
seed = 3856863131
maxLevel = 2
n728 is replaced by n727 with estimated error 0
error = 0
area = 2426
delay = 47.5
#gates = 961
output circuit appNtk/c5315_4_0_2426_47.5.blif
time = 25528323 us
--------------- round 5 ---------------
seed = 4074187890
maxLevel = 2
n1266 is replaced by n825 with estimated error 0
error = 0
area = 2424
delay = 47.5
#gates = 960
output circuit appNtk/c5315_5_0_2424_47.5.blif
time = 31194273 us
--------------- round 6 ---------------
seed = 3744224424
maxLevel = 2
n1260 is replaced by n812 with estimated error 0
error = 0
area = 2421
delay = 47.5
#gates = 958
output circuit appNtk/c5315_6_0_2421_47.5.blif
time = 36790981 us
--------------- round 7 ---------------
seed = 587521769
maxLevel = 2
n1183 is replaced by n1182 with inverter with estimated error 0
error = 0
area = 2419
delay = 47.5
#gates = 958
output circuit appNtk/c5315_7_0_2419_47.5.blif
time = 43072359 us
--------------- round 8 ---------------
seed = 529631010
maxLevel = 2
n1116 is replaced by n395 with estimated error 0
error = 0
area = 2417
delay = 47.5
#gates = 957
output circuit appNtk/c5315_8_0_2417_47.5.blif
time = 49391576 us
--------------- round 9 ---------------
seed = 2086325244
maxLevel = 2
n379 is replaced by 308 with estimated error 0
error = 0
area = 2415
delay = 47.5
#gates = 956
output circuit appNtk/c5315_9_0_2415_47.5.blif
time = 55521551 us
--------------- round 10 ---------------
seed = 1280063942
maxLevel = 2
n389 is replaced by 341 with estimated error 0
error = 0
area = 2413
delay = 47.5
#gates = 955
output circuit appNtk/c5315_10_0_2413_47.5.blif
time = 61165963 us
--------------- round 11 ---------------
seed = 3617574663
maxLevel = 2
n477 is replaced by 218 with estimated error 0
error = 0
area = 2411
delay = 47.5
#gates = 954
output circuit appNtk/c5315_11_0_2411_47.5.blif
time = 66785372 us
--------------- round 12 ---------------
seed = 3234669748
maxLevel = 2
n396 is replaced by 324 with estimated error 0
error = 0
area = 2409
delay = 47.5
#gates = 953
output circuit appNtk/c5315_12_0_2409_47.5.blif
time = 72941378 us
--------------- round 13 ---------------
seed = 2923352040
maxLevel = 2
n413 is replaced by 316 with estimated error 0
error = 0
area = 2407
delay = 47.5
#gates = 952
output circuit appNtk/c5315_13_0_2407_47.5.blif
time = 78845915 us
--------------- round 14 ---------------
seed = 816642769
maxLevel = 2
n366 is replaced by 351 with estimated error 0
error = 0
area = 2405
delay = 47.5
#gates = 951
output circuit appNtk/c5315_14_0_2405_47.5.blif
time = 85048006 us
--------------- round 15 ---------------
seed = 2725788133
maxLevel = 2
n422 is replaced by 206 with estimated error 0
error = 0
area = 2403
delay = 47.5
#gates = 950
output circuit appNtk/c5315_15_0_2403_47.5.blif
time = 92369412 us
--------------- round 16 ---------------
seed = 4080250923
maxLevel = 2
n426 is replaced by 257 with estimated error 0
error = 0
area = 2401
delay = 47.5
#gates = 949
output circuit appNtk/c5315_16_0_2401_47.5.blif
time = 98337319 us
--------------- round 17 ---------------
seed = 1751933256
maxLevel = 2
n434 is replaced by 226 with estimated error 0
error = 0
area = 2399
delay = 47.5
#gates = 948
output circuit appNtk/c5315_17_0_2399_47.5.blif
time = 104596145 us
--------------- round 18 ---------------
seed = 4261230327
maxLevel = 2
n441 is replaced by 281 with estimated error 0
error = 0
area = 2397
delay = 47.5
#gates = 947
output circuit appNtk/c5315_18_0_2397_47.5.blif
time = 110895501 us
--------------- round 19 ---------------
seed = 3963276721
maxLevel = 2
n448 is replaced by 265 with estimated error 0
error = 0
area = 2395
delay = 47.5
#gates = 946
output circuit appNtk/c5315_19_0_2395_47.5.blif
time = 117066526 us
--------------- round 20 ---------------
seed = 820091087
maxLevel = 2
n455 is replaced by 273 with estimated error 0
error = 0
area = 2393
delay = 47.5
#gates = 945
output circuit appNtk/c5315_20_0_2393_47.5.blif
time = 122822319 us
--------------- round 21 ---------------
seed = 3460117219
maxLevel = 2
n463 is replaced by 210 with estimated error 0
error = 0
area = 2391
delay = 47.5
#gates = 944
output circuit appNtk/c5315_21_0_2391_47.5.blif
time = 128441235 us
--------------- round 22 ---------------
seed = 147768317
maxLevel = 2
n470 is replaced by 234 with estimated error 0
error = 0
area = 2389
delay = 47.5
#gates = 943
output circuit appNtk/c5315_22_0_2389_47.5.blif
time = 134395103 us
--------------- round 23 ---------------
seed = 358879573
maxLevel = 2
n1200 is replaced by 218 with estimated error 0
error = 0
area = 2387
delay = 47.5
#gates = 942
output circuit appNtk/c5315_23_0_2387_47.5.blif
time = 140485771 us
--------------- round 24 ---------------
seed = 2289087322
maxLevel = 2
n1039 is replaced by n368 with estimated error 0
error = 0
area = 2386
delay = 47.5
#gates = 941
output circuit appNtk/c5315_24_0_2386_47.5.blif
time = 146335651 us
--------------- round 25 ---------------
seed = 295495758
maxLevel = 2
n1054 is replaced by 583 with inverter with estimated error 0
error = 0
area = 2385
delay = 47.4
#gates = 941
output circuit appNtk/c5315_25_0_2385_47.4.blif
time = 152047195 us
--------------- round 26 ---------------
seed = 548613495
maxLevel = 2
n799 is replaced by n534 with estimated error 0
error = 0
area = 2384
delay = 47.4
#gates = 940
output circuit appNtk/c5315_26_0_2384_47.4.blif
time = 157797487 us
--------------- round 27 ---------------
seed = 4029780141
maxLevel = 2
n1149 is replaced by 566 with inverter with estimated error 0
error = 0
area = 2383
delay = 47.4
#gates = 940
output circuit appNtk/c5315_27_0_2383_47.4.blif
time = 163839761 us
--------------- round 28 ---------------
seed = 204730826
maxLevel = 2
n1109 is replaced by 351 with estimated error 0
error = 0
area = 2381
delay = 47.4
#gates = 939
output circuit appNtk/c5315_28_0_2381_47.4.blif
time = 170459800 us
--------------- round 29 ---------------
seed = 597132184
maxLevel = 2
n784 is replaced by n520 with estimated error 0.00091
error = 0.00091
area = 2371
delay = 47.4
#gates = 935
output circuit appNtk/c5315_29_0.00091_2371_47.4.blif
time = 176094503 us
--------------- round 30 ---------------
seed = 355669712
maxLevel = 2
n809 is replaced by n554 with estimated error 0.00191
error = 0.00191
area = 2362
delay = 47.4
#gates = 932
output circuit appNtk/c5315_30_0.00191_2362_47.4.blif
time = 181449626 us
--------------- round 31 ---------------
seed = 344802225
maxLevel = 2
n938 is replaced by zero with estimated error 0.00434
error = 0.00434
area = 2351
delay = 47.4
#gates = 928
output circuit appNtk/c5315_31_0.00434_2351_47.4.blif
time = 187111895 us
--------------- round 32 ---------------
seed = 2202169028
maxLevel = 2
n787 is replaced by n594 with inverter with estimated error 0.00509
error = 0.00509
area = 2346
delay = 47.4
#gates = 927
output circuit appNtk/c5315_32_0.00509_2346_47.4.blif
time = 192698371 us
--------------- round 33 ---------------
seed = 4237446750
maxLevel = 2
n794 is replaced by zero with estimated error 0.0054
error = 0.0054
area = 2343
delay = 47.4
#gates = 926
output circuit appNtk/c5315_33_0.0054_2343_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 198198749 us
--------------- round 34 ---------------
seed = 276030185
maxLevel = 2
n521 is replaced by zero with estimated error 0.00624
error = 0.00624
area = 2336
delay = 47.4
#gates = 923
output circuit appNtk/c5315_34_0.00624_2336_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 203695836 us
--------------- round 35 ---------------
seed = 314747060
maxLevel = 2
n522 is replaced by zero with estimated error 0.00659
error = 0.00659
area = 2335
delay = 47.4
#gates = 922
output circuit appNtk/c5315_35_0.00659_2335_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 208863306 us
--------------- round 36 ---------------
seed = 2110649868
maxLevel = 2
n558 is replaced by zero with estimated error 0.00575
error = 0.00575
area = 2334
delay = 47.4
#gates = 921
output circuit appNtk/c5315_36_0.00575_2334_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 213800089 us
--------------- round 37 ---------------
seed = 2150371357
maxLevel = 2
n810 is replaced by n555 with estimated error 0.00698
error = 0.00698
area = 2331
delay = 47.4
#gates = 920
output circuit appNtk/c5315_37_0.00698_2331_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 218657229 us
--------------- round 38 ---------------
seed = 4199939015
maxLevel = 2
n555 is replaced by zero with estimated error 0.00837
error = 0.00837
area = 2324
delay = 47.4
#gates = 917
output circuit appNtk/c5315_38_0.00837_2324_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 223489149 us
--------------- round 39 ---------------
seed = 4040535629
maxLevel = 2
n556 is replaced by zero with estimated error 0.00804
error = 0.00804
area = 2323
delay = 47.4
#gates = 916
output circuit appNtk/c5315_39_0.00804_2323_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 228385899 us
--------------- round 40 ---------------
seed = 1420821127
maxLevel = 2
n557 is replaced by zero with estimated error 0.00847
error = 0.00847
area = 2322
delay = 47.4
#gates = 915
output circuit appNtk/c5315_40_0.00847_2322_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 233218480 us
--------------- round 41 ---------------
seed = 4105757316
maxLevel = 2
n1069 is replaced by n648 with estimated error 0.00977
error = 0.00977
area = 2315
delay = 47.4
#gates = 913
output circuit appNtk/c5315_41_0.00977_2315_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 237965688 us
--------------- round 42 ---------------
seed = 1780592057
maxLevel = 2
exceed error bound
