#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Mon Apr 19 05:37:10 2021
# Process ID: 18180
# Current directory: C:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab4/led_controller/led_controller.runs/led_test_system_led_controller_0_2_synth_1
# Command line: vivado.exe -log led_test_system_led_controller_0_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source led_test_system_led_controller_0_2.tcl
# Log file: C:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab4/led_controller/led_controller.runs/led_test_system_led_controller_0_2_synth_1/led_test_system_led_controller_0_2.vds
# Journal file: C:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab4/led_controller/led_controller.runs/led_test_system_led_controller_0_2_synth_1\vivado.jou
#-----------------------------------------------------------
source led_test_system_led_controller_0_2.tcl -notrace
Command: synth_design -top led_test_system_led_controller_0_2 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10244 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 341.422 ; gain = 131.828
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'led_test_system_led_controller_0_2' [c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab4/led_controller/led_controller.srcs/sources_1/bd/led_test_system/ip/led_test_system_led_controller_0_2/synth/led_test_system_led_controller_0_2.vhd:83]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'led_controller_v1_0' declared at 'c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab4/led_controller/led_controller.srcs/sources_1/bd/led_test_system/ipshared/a2dd/hdl/led_controller_v1_0.vhd:5' bound to instance 'U0' of component 'led_controller_v1_0' [c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab4/led_controller/led_controller.srcs/sources_1/bd/led_test_system/ip/led_test_system_led_controller_0_2/synth/led_test_system_led_controller_0_2.vhd:145]
INFO: [Synth 8-638] synthesizing module 'led_controller_v1_0' [c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab4/led_controller/led_controller.srcs/sources_1/bd/led_test_system/ipshared/a2dd/hdl/led_controller_v1_0.vhd:49]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'led_controller_v1_0_S00_AXI' declared at 'c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab4/led_controller/led_controller.srcs/sources_1/bd/led_test_system/ipshared/a2dd/hdl/led_controller_v1_0_S00_AXI.vhd:5' bound to instance 'led_controller_v1_0_S00_AXI_inst' of component 'led_controller_v1_0_S00_AXI' [c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab4/led_controller/led_controller.srcs/sources_1/bd/led_test_system/ipshared/a2dd/hdl/led_controller_v1_0.vhd:86]
INFO: [Synth 8-638] synthesizing module 'led_controller_v1_0_S00_AXI' [c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab4/led_controller/led_controller.srcs/sources_1/bd/led_test_system/ipshared/a2dd/hdl/led_controller_v1_0_S00_AXI.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab4/led_controller/led_controller.srcs/sources_1/bd/led_test_system/ipshared/a2dd/hdl/led_controller_v1_0_S00_AXI.vhd:223]
INFO: [Synth 8-226] default block is never used [c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab4/led_controller/led_controller.srcs/sources_1/bd/led_test_system/ipshared/a2dd/hdl/led_controller_v1_0_S00_AXI.vhd:353]
INFO: [Synth 8-3491] module 'Dec_2_to_4' declared at 'c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab4/led_controller/led_controller.srcs/sources_1/bd/led_test_system/ipshared/a2dd/hdl/Dec_2_to_4.vhd:34' bound to instance 'D1' of component 'Dec_2_to_4' [c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab4/led_controller/led_controller.srcs/sources_1/bd/led_test_system/ipshared/a2dd/hdl/led_controller_v1_0_S00_AXI.vhd:388]
INFO: [Synth 8-638] synthesizing module 'Dec_2_to_4' [c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab4/led_controller/led_controller.srcs/sources_1/bd/led_test_system/ipshared/a2dd/hdl/Dec_2_to_4.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Dec_2_to_4' (1#1) [c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab4/led_controller/led_controller.srcs/sources_1/bd/led_test_system/ipshared/a2dd/hdl/Dec_2_to_4.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'led_controller_v1_0_S00_AXI' (2#1) [c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab4/led_controller/led_controller.srcs/sources_1/bd/led_test_system/ipshared/a2dd/hdl/led_controller_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'led_controller_v1_0' (3#1) [c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab4/led_controller/led_controller.srcs/sources_1/bd/led_test_system/ipshared/a2dd/hdl/led_controller_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'led_test_system_led_controller_0_2' (4#1) [c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab4/led_controller/led_controller.srcs/sources_1/bd/led_test_system/ip/led_test_system_led_controller_0_2/synth/led_test_system_led_controller_0_2.vhd:83]
WARNING: [Synth 8-3331] design led_controller_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design led_controller_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design led_controller_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design led_controller_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design led_controller_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design led_controller_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 378.672 ; gain = 169.078
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 378.672 ; gain = 169.078
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 667.473 ; gain = 0.031
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 667.473 ; gain = 457.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 667.473 ; gain = 457.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 667.473 ; gain = 457.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 667.473 ; gain = 457.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module led_controller_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design led_test_system_led_controller_0_2 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design led_test_system_led_controller_0_2 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design led_test_system_led_controller_0_2 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design led_test_system_led_controller_0_2 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design led_test_system_led_controller_0_2 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design led_test_system_led_controller_0_2 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'U0/led_controller_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/led_controller_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_controller_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/led_controller_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/led_controller_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/led_controller_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/led_controller_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module led_test_system_led_controller_0_2.
INFO: [Synth 8-3332] Sequential element (U0/led_controller_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module led_test_system_led_controller_0_2.
INFO: [Synth 8-3332] Sequential element (U0/led_controller_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module led_test_system_led_controller_0_2.
INFO: [Synth 8-3332] Sequential element (U0/led_controller_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module led_test_system_led_controller_0_2.
INFO: [Synth 8-3332] Sequential element (U0/led_controller_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module led_test_system_led_controller_0_2.
INFO: [Synth 8-3332] Sequential element (U0/led_controller_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module led_test_system_led_controller_0_2.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 667.473 ; gain = 457.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 667.473 ; gain = 457.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 667.473 ; gain = 457.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 667.473 ; gain = 457.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 667.473 ; gain = 457.879
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 667.473 ; gain = 457.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 667.473 ; gain = 457.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 667.473 ; gain = 457.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 667.473 ; gain = 457.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 667.473 ; gain = 457.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     5|
|3     |LUT3 |     3|
|4     |LUT4 |    20|
|5     |LUT5 |     2|
|6     |LUT6 |    33|
|7     |FDRE |   167|
|8     |FDSE |     2|
+------+-----+------+

Report Instance Areas: 
+------+-------------------------------------+----------------------------+------+
|      |Instance                             |Module                      |Cells |
+------+-------------------------------------+----------------------------+------+
|1     |top                                  |                            |   233|
|2     |  U0                                 |led_controller_v1_0         |   233|
|3     |    led_controller_v1_0_S00_AXI_inst |led_controller_v1_0_S00_AXI |   233|
|4     |      D1                             |Dec_2_to_4                  |     2|
+------+-------------------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 667.473 ; gain = 457.879
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 667.473 ; gain = 113.473
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 667.473 ; gain = 457.879
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 667.473 ; gain = 402.273
INFO: [Common 17-1381] The checkpoint 'C:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab4/led_controller/led_controller.runs/led_test_system_led_controller_0_2_synth_1/led_test_system_led_controller_0_2.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab4/led_controller/led_controller.srcs/sources_1/bd/led_test_system/ip/led_test_system_led_controller_0_2/led_test_system_led_controller_0_2.xci
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/anyho/FPGA/Projects/SYSC3320/Labs/Lab4/led_controller/led_controller.runs/led_test_system_led_controller_0_2_synth_1/led_test_system_led_controller_0_2.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 667.473 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Apr 19 05:37:38 2021...
