###############################################################################
#
# IAR ELF Linker V8.42.1.236/W32 for ARM                  06/Jul/2020  16:03:28
# Copyright 2007-2019 IAR Systems AB.
#
#    Output file  =
#        C:\Users\hoodc\Documents\Github\Gitlab-Personal\indago-embedded-dev\Indago-Smart-Board-v4\EWARM\Indago-Smart-Board-v4\Exe\Indago-Smart-Board-v4.out
#    Map file     =
#        C:\Users\hoodc\Documents\Github\Gitlab-Personal\indago-embedded-dev\Indago-Smart-Board-v4\EWARM\Indago-Smart-Board-v4\List\Indago-Smart-Board-v4.map
#    Command line =
#        -f C:\Users\hoodc\AppData\Local\Temp\EWA9F6.tmp
#        (C:\Users\hoodc\Documents\Github\Gitlab-Personal\indago-embedded-dev\Indago-Smart-Board-v4\EWARM\Indago-Smart-Board-v4\Obj\list.o
#        C:\Users\hoodc\Documents\Github\Gitlab-Personal\indago-embedded-dev\Indago-Smart-Board-v4\EWARM\Indago-Smart-Board-v4\Obj\main.o
#        C:\Users\hoodc\Documents\Github\Gitlab-Personal\indago-embedded-dev\Indago-Smart-Board-v4\EWARM\Indago-Smart-Board-v4\Obj\queue.o
#        C:\Users\hoodc\Documents\Github\Gitlab-Personal\indago-embedded-dev\Indago-Smart-Board-v4\EWARM\Indago-Smart-Board-v4\Obj\startup_stm32l422xx.o
#        C:\Users\hoodc\Documents\Github\Gitlab-Personal\indago-embedded-dev\Indago-Smart-Board-v4\EWARM\Indago-Smart-Board-v4\Obj\stm32l4xx_hal.o
#        C:\Users\hoodc\Documents\Github\Gitlab-Personal\indago-embedded-dev\Indago-Smart-Board-v4\EWARM\Indago-Smart-Board-v4\Obj\stm32l4xx_hal_cortex.o
#        C:\Users\hoodc\Documents\Github\Gitlab-Personal\indago-embedded-dev\Indago-Smart-Board-v4\EWARM\Indago-Smart-Board-v4\Obj\stm32l4xx_hal_dma.o
#        C:\Users\hoodc\Documents\Github\Gitlab-Personal\indago-embedded-dev\Indago-Smart-Board-v4\EWARM\Indago-Smart-Board-v4\Obj\stm32l4xx_hal_dma_ex.o
#        C:\Users\hoodc\Documents\Github\Gitlab-Personal\indago-embedded-dev\Indago-Smart-Board-v4\EWARM\Indago-Smart-Board-v4\Obj\stm32l4xx_hal_exti.o
#        C:\Users\hoodc\Documents\Github\Gitlab-Personal\indago-embedded-dev\Indago-Smart-Board-v4\EWARM\Indago-Smart-Board-v4\Obj\stm32l4xx_hal_flash.o
#        C:\Users\hoodc\Documents\Github\Gitlab-Personal\indago-embedded-dev\Indago-Smart-Board-v4\EWARM\Indago-Smart-Board-v4\Obj\stm32l4xx_hal_flash_ex.o
#        C:\Users\hoodc\Documents\Github\Gitlab-Personal\indago-embedded-dev\Indago-Smart-Board-v4\EWARM\Indago-Smart-Board-v4\Obj\stm32l4xx_hal_flash_ramfunc.o
#        C:\Users\hoodc\Documents\Github\Gitlab-Personal\indago-embedded-dev\Indago-Smart-Board-v4\EWARM\Indago-Smart-Board-v4\Obj\stm32l4xx_hal_gpio.o
#        C:\Users\hoodc\Documents\Github\Gitlab-Personal\indago-embedded-dev\Indago-Smart-Board-v4\EWARM\Indago-Smart-Board-v4\Obj\stm32l4xx_hal_i2c.o
#        C:\Users\hoodc\Documents\Github\Gitlab-Personal\indago-embedded-dev\Indago-Smart-Board-v4\EWARM\Indago-Smart-Board-v4\Obj\stm32l4xx_hal_i2c_ex.o
#        C:\Users\hoodc\Documents\Github\Gitlab-Personal\indago-embedded-dev\Indago-Smart-Board-v4\EWARM\Indago-Smart-Board-v4\Obj\stm32l4xx_hal_msp.o
#        C:\Users\hoodc\Documents\Github\Gitlab-Personal\indago-embedded-dev\Indago-Smart-Board-v4\EWARM\Indago-Smart-Board-v4\Obj\stm32l4xx_hal_pwr.o
#        C:\Users\hoodc\Documents\Github\Gitlab-Personal\indago-embedded-dev\Indago-Smart-Board-v4\EWARM\Indago-Smart-Board-v4\Obj\stm32l4xx_hal_pwr_ex.o
#        C:\Users\hoodc\Documents\Github\Gitlab-Personal\indago-embedded-dev\Indago-Smart-Board-v4\EWARM\Indago-Smart-Board-v4\Obj\stm32l4xx_hal_rcc.o
#        C:\Users\hoodc\Documents\Github\Gitlab-Personal\indago-embedded-dev\Indago-Smart-Board-v4\EWARM\Indago-Smart-Board-v4\Obj\stm32l4xx_hal_rcc_ex.o
#        C:\Users\hoodc\Documents\Github\Gitlab-Personal\indago-embedded-dev\Indago-Smart-Board-v4\EWARM\Indago-Smart-Board-v4\Obj\stm32l4xx_hal_tim.o
#        C:\Users\hoodc\Documents\Github\Gitlab-Personal\indago-embedded-dev\Indago-Smart-Board-v4\EWARM\Indago-Smart-Board-v4\Obj\stm32l4xx_hal_tim_ex.o
#        C:\Users\hoodc\Documents\Github\Gitlab-Personal\indago-embedded-dev\Indago-Smart-Board-v4\EWARM\Indago-Smart-Board-v4\Obj\stm32l4xx_hal_uart.o
#        C:\Users\hoodc\Documents\Github\Gitlab-Personal\indago-embedded-dev\Indago-Smart-Board-v4\EWARM\Indago-Smart-Board-v4\Obj\stm32l4xx_hal_uart_ex.o
#        C:\Users\hoodc\Documents\Github\Gitlab-Personal\indago-embedded-dev\Indago-Smart-Board-v4\EWARM\Indago-Smart-Board-v4\Obj\stm32l4xx_it.o
#        C:\Users\hoodc\Documents\Github\Gitlab-Personal\indago-embedded-dev\Indago-Smart-Board-v4\EWARM\Indago-Smart-Board-v4\Obj\system_stm32l4xx.o
#        C:\Users\hoodc\Documents\Github\Gitlab-Personal\indago-embedded-dev\Indago-Smart-Board-v4\EWARM\Indago-Smart-Board-v4\Obj\ublox_gps.o
#        --redirect _Printf=_PrintfFull --redirect _Scanf=_ScanfFull
#        --no_out_extension -o
#        C:\Users\hoodc\Documents\Github\Gitlab-Personal\indago-embedded-dev\Indago-Smart-Board-v4\EWARM\Indago-Smart-Board-v4\Exe\Indago-Smart-Board-v4.out
#        --map
#        C:\Users\hoodc\Documents\Github\Gitlab-Personal\indago-embedded-dev\Indago-Smart-Board-v4\EWARM\Indago-Smart-Board-v4\List\Indago-Smart-Board-v4.map
#        --config
#        C:\Users\hoodc\Documents\Github\Gitlab-Personal\indago-embedded-dev\Indago-Smart-Board-v4\EWARM/stm32l422xx_flash.icf
#        --semihosting --entry __iar_program_start --vfe --text_out locale)
#
###############################################################################

*******************************************************************************
*** RUNTIME MODEL ATTRIBUTES
***

CppFlavor       = *
__Heap_Handler  = Basic
__SystemLibrary = DLib
__dlib_version  = 6


*******************************************************************************
*** HEAP SELECTION
***

The basic heap was selected because some modules are built with
size limitations (and not runtime checking), and --advanced_heap
was not specified.


*******************************************************************************
*** PLACEMENT SUMMARY
***

"A0":  place at address 0x800'0000 { ro section .intvec };
"P1":  place in [from 0x800'0000 to 0x801'ffff] { ro };
define block CSTACK with size = 1K, alignment = 8 { };
define block HEAP with size = 512, alignment = 8 { };
"P2":  place in [from 0x2000'0000 to 0x2000'9fff] {
          rw, block CSTACK, block HEAP };
initialize by copy { rw };

  Section            Kind         Address    Size  Object
  -------            ----         -------    ----  ------
"A0":                                       0x18c
  .intvec            ro code   0x800'0000   0x18c  startup_stm32l422xx.o [1]
                             - 0x800'018c   0x18c

"P1":                                      0x1c28
  .text              ro code   0x800'018c   0x764  stm32l4xx_hal_rcc.o [1]
  .text              ro code   0x800'08f0    0x44  stm32l4xx_hal.o [1]
  .text              ro code   0x800'0934     0xc  stm32l4xx_hal.o [1]
  .text              ro code   0x800'0940    0x84  stm32l4xx_hal_pwr_ex.o [1]
  .text              ro code   0x800'09c4    0xc4  stm32l4xx_hal_cortex.o [1]
  .text              ro code   0x800'0a88   0x496  stm32l4xx_hal_uart.o [1]
  .text              ro code   0x800'0f1e    0x3a  zero_init3.o [4]
  .text              ro code   0x800'0f58    0xd8  stm32l4xx_hal_msp.o [1]
  .text              ro code   0x800'1030   0x106  I64DivMod_small.o [4]
  .text              ro code   0x800'1136    0x14  memset.o [4]
  .text              ro code   0x800'114a    0x2e  copy_init3.o [4]
  .text              ro code   0x800'1178   0x1b0  stm32l4xx_hal_gpio.o [1]
  .text              ro code   0x800'1328     0x2  I64DivZer.o [4]
  .text              ro code   0x800'132c    0x66  ABImemset.o [4]
  .text              ro code   0x800'1394   0x1f6  main.o [1]
  .text              ro code   0x800'158c    0x1e  stm32l4xx_hal.o [1]
  .text              ro code   0x800'15ac    0x28  stm32l4xx_hal.o [1]
  .text              ro code   0x800'15d4   0x15a  ublox_gps.o [1]
  .text              ro code   0x800'1730   0x1b0  stm32l4xx_hal_rcc_ex.o [1]
  .text              ro code   0x800'18e0    0xc8  queue.o [1]
  .text              ro code   0x800'19a8   0x13c  heap0.o [2]
  .text              ro code   0x800'1ae4    0x18  ABImemcpy_small.o [4]
  .text              ro code   0x800'1afc     0x4  heaptramp0.o [2]
  .text              ro code   0x800'1b00    0x2c  xgetmemchunk.o [2]
  .text              ro code   0x800'1b2c    0x5c  system_stm32l4xx.o [1]
  .rodata            const     0x800'1b88    0x30  system_stm32l4xx.o [1]
  .text              ro code   0x800'1bb8    0x28  data_init.o [4]
  .text              ro code   0x800'1be0    0x22  fpinit_M.o [3]
  .iar.init_table    const     0x800'1c04    0x24  - Linker created -
  .text              ro code   0x800'1c28    0x20  stm32l4xx_it.o [1]
  .text              ro code   0x800'1c48    0x10  stm32l4xx_hal.o [1]
  .text              ro code   0x800'1c58    0x1e  cmain.o [4]
  .text              ro code   0x800'1c76     0x4  low_level_init.o [2]
  .text              ro code   0x800'1c7a     0x4  exit.o [2]
  .text              ro code   0x800'1c80     0xa  cexit.o [4]
  .text              ro code   0x800'1c8c    0x14  exit.o [5]
  .text              ro code   0x800'1ca0    0x10  startup_stm32l422xx.o [1]
  Initializer bytes  const     0x800'1cb0    0x10  <for P2-1>
  .text              ro code   0x800'1cc0     0xc  cstartup_M.o [4]
  .rodata            const     0x800'1ccc     0x8  system_stm32l4xx.o [1]
  .text              ro code   0x800'1cd4     0x4  startup_stm32l422xx.o [1]
  .text              ro code   0x800'1cd8     0x4  startup_stm32l422xx.o [1]
  .text              ro code   0x800'1cdc     0x4  startup_stm32l422xx.o [1]
  .text              ro code   0x800'1ce0     0x4  startup_stm32l422xx.o [1]
  .text              ro code   0x800'1ce4     0x4  startup_stm32l422xx.o [1]
  .text              ro code   0x800'1ce8     0x4  startup_stm32l422xx.o [1]
  .text              ro code   0x800'1cec     0x4  startup_stm32l422xx.o [1]
  .text              ro code   0x800'1cf0     0x4  startup_stm32l422xx.o [1]
  .text              ro code   0x800'1cf4     0x4  startup_stm32l422xx.o [1]
  .text              ro code   0x800'1cf8     0x4  startup_stm32l422xx.o [1]
  .text              ro code   0x800'1cfc     0x4  startup_stm32l422xx.o [1]
  .text              ro code   0x800'1d00     0x4  startup_stm32l422xx.o [1]
  .text              ro code   0x800'1d04     0x4  startup_stm32l422xx.o [1]
  .text              ro code   0x800'1d08     0x4  startup_stm32l422xx.o [1]
  .text              ro code   0x800'1d0c     0x4  startup_stm32l422xx.o [1]
  .text              ro code   0x800'1d10     0x4  startup_stm32l422xx.o [1]
  .text              ro code   0x800'1d14     0x4  startup_stm32l422xx.o [1]
  .text              ro code   0x800'1d18     0x4  startup_stm32l422xx.o [1]
  .text              ro code   0x800'1d1c     0x4  startup_stm32l422xx.o [1]
  .text              ro code   0x800'1d20     0x4  startup_stm32l422xx.o [1]
  .text              ro code   0x800'1d24     0x4  startup_stm32l422xx.o [1]
  .text              ro code   0x800'1d28     0x4  startup_stm32l422xx.o [1]
  .text              ro code   0x800'1d2c     0x4  startup_stm32l422xx.o [1]
  .text              ro code   0x800'1d30     0x4  startup_stm32l422xx.o [1]
  .text              ro code   0x800'1d34     0x4  startup_stm32l422xx.o [1]
  .text              ro code   0x800'1d38     0x4  startup_stm32l422xx.o [1]
  .text              ro code   0x800'1d3c     0x4  startup_stm32l422xx.o [1]
  .text              ro code   0x800'1d40     0x4  startup_stm32l422xx.o [1]
  .text              ro code   0x800'1d44     0x4  startup_stm32l422xx.o [1]
  .text              ro code   0x800'1d48     0x4  startup_stm32l422xx.o [1]
  .text              ro code   0x800'1d4c     0x4  startup_stm32l422xx.o [1]
  .text              ro code   0x800'1d50     0x4  startup_stm32l422xx.o [1]
  .text              ro code   0x800'1d54     0x4  startup_stm32l422xx.o [1]
  .text              ro code   0x800'1d58     0x4  startup_stm32l422xx.o [1]
  .text              ro code   0x800'1d5c     0x4  startup_stm32l422xx.o [1]
  .text              ro code   0x800'1d60     0x4  startup_stm32l422xx.o [1]
  .text              ro code   0x800'1d64     0x4  startup_stm32l422xx.o [1]
  .text              ro code   0x800'1d68     0x4  startup_stm32l422xx.o [1]
  .text              ro code   0x800'1d6c     0x4  startup_stm32l422xx.o [1]
  .text              ro code   0x800'1d70     0x4  startup_stm32l422xx.o [1]
  .text              ro code   0x800'1d74     0x4  startup_stm32l422xx.o [1]
  .text              ro code   0x800'1d78     0x4  startup_stm32l422xx.o [1]
  .text              ro code   0x800'1d7c     0x4  startup_stm32l422xx.o [1]
  .text              ro code   0x800'1d80     0x4  startup_stm32l422xx.o [1]
  .text              ro code   0x800'1d84     0x4  startup_stm32l422xx.o [1]
  .text              ro code   0x800'1d88     0x4  startup_stm32l422xx.o [1]
  .text              ro code   0x800'1d8c     0x4  startup_stm32l422xx.o [1]
  .text              ro code   0x800'1d90     0x4  startup_stm32l422xx.o [1]
  .text              ro code   0x800'1d94     0x4  startup_stm32l422xx.o [1]
  .text              ro code   0x800'1d98     0x4  startup_stm32l422xx.o [1]
  .text              ro code   0x800'1d9c     0x4  startup_stm32l422xx.o [1]
  .text              ro code   0x800'1da0     0x4  startup_stm32l422xx.o [1]
  .text              ro code   0x800'1da4     0x4  startup_stm32l422xx.o [1]
  .text              ro code   0x800'1da8     0x4  startup_stm32l422xx.o [1]
  .text              ro code   0x800'1dac     0x4  startup_stm32l422xx.o [1]
  .text              ro code   0x800'1db0     0x4  startup_stm32l422xx.o [1]
  .rodata            const     0x800'1db4     0x0  zero_init3.o [4]
  .rodata            const     0x800'1db4     0x0  copy_init3.o [4]
                             - 0x800'1db4  0x1c28

"P2", part 1 of 3:                           0x10
  P2-1                        0x2000'0000    0x10  <Init block>
    .data            inited   0x2000'0000     0xc  stm32l4xx_hal.o [1]
    .data            inited   0x2000'000c     0x4  system_stm32l4xx.o [1]
                            - 0x2000'0010    0x10

"P2", part 2 of 3:                          0x120
  .bss               zero     0x2000'0010   0x100  main.o [1]
  .bss               zero     0x2000'0110    0x14  ublox_gps.o [1]
  .bss               zero     0x2000'0124     0x8  heap0.o [2]
  .bss               zero     0x2000'012c     0x4  xgetmemchunk.o [2]
                            - 0x2000'0130   0x120

"P2", part 3 of 3:                          0x600
  CSTACK                      0x2000'0130   0x400  <Block>
    CSTACK           uninit   0x2000'0130   0x400  <Block tail>
  HEAP                        0x2000'0530   0x200  <Block>
    HEAP             uninit   0x2000'0530   0x200  <Block tail>
                            - 0x2000'0730   0x600

Unused ranges:

         From           To      Size
         ----           --      ----
   0x800'1db4   0x801'ffff  0x1'e24c
  0x2000'0730  0x2000'9fff    0x98d0


*******************************************************************************
*** INIT TABLE
***

          Address      Size
          -------      ----
Zero (__iar_zero_init3)
    1 destination range, total size 0x120:
          0x2000'0010  0x120

Copy (__iar_copy_init3)
    1 source range, total size 0x10:
           0x800'1cb0   0x10
    1 destination range, total size 0x10:
          0x2000'0000   0x10



*******************************************************************************
*** MODULE SUMMARY
***

    Module                  ro code  ro data  rw data
    ------                  -------  -------  -------
command line/config:
    -------------------------------------------------
    Total:

C:\Users\hoodc\Documents\Github\Gitlab-Personal\indago-embedded-dev\Indago-Smart-Board-v4\EWARM\Indago-Smart-Board-v4\Obj: [1]
    main.o                      502               256
    queue.o                     200
    startup_stm32l422xx.o       636
    stm32l4xx_hal.o             166       12       12
    stm32l4xx_hal_cortex.o      196
    stm32l4xx_hal_gpio.o        432
    stm32l4xx_hal_msp.o         216
    stm32l4xx_hal_pwr_ex.o      132
    stm32l4xx_hal_rcc.o       1'892
    stm32l4xx_hal_rcc_ex.o      432
    stm32l4xx_hal_uart.o      1'174
    stm32l4xx_it.o               32
    system_stm32l4xx.o           92       60        4
    ublox_gps.o                 346                20
    -------------------------------------------------
    Total:                    6'448       72      292

dl7M_tlf.a: [2]
    exit.o                        4
    heap0.o                     316                 8
    heaptramp0.o                  4
    low_level_init.o              4
    xgetmemchunk.o               44                 4
    -------------------------------------------------
    Total:                      372                12

m7M_tls.a: [3]
    fpinit_M.o                   34
    -------------------------------------------------
    Total:                       34

rt7M_tl.a: [4]
    ABImemcpy_small.o            24
    ABImemset.o                 102
    I64DivMod_small.o           262
    I64DivZer.o                   2
    cexit.o                      10
    cmain.o                      30
    copy_init3.o                 46
    cstartup_M.o                 12
    data_init.o                  40
    memset.o                     20
    zero_init3.o                 58
    -------------------------------------------------
    Total:                      606

shb_l.a: [5]
    exit.o                       20
    -------------------------------------------------
    Total:                       20

    Gaps                         14        2
    Linker created                        36    1'536
-----------------------------------------------------
    Grand Total:              7'494      110    1'840


*******************************************************************************
*** ENTRY LIST
***

Entry                       Address   Size  Type      Object
-----                       -------   ----  ----      ------
.iar.init_table$$Base    0x800'1c04          --   Gb  - Linker created -
.iar.init_table$$Limit   0x800'1c28          --   Gb  - Linker created -
?main                    0x800'1c59         Code  Gb  cmain.o [4]
AHBPrescTable            0x800'1b78   0x10  Data  Gb  system_stm32l4xx.o [1]
APBPrescTable            0x800'1ccc    0x8  Data  Gb  system_stm32l4xx.o [1]
Aldata                  0x2000'0124    0x8  Data  Lc  heap0.o [2]
BusFault_Handler         0x800'1c2f    0x2  Code  Gb  stm32l4xx_it.o [1]
CSTACK$$Base            0x2000'0130          --   Gb  - Linker created -
CSTACK$$Limit           0x2000'0530          --   Gb  - Linker created -
DebugMon_Handler         0x800'1c35    0x2  Code  Gb  stm32l4xx_it.o [1]
HAL_Delay                0x800'15ad   0x28  Code  Wk  stm32l4xx_hal.o [1]
HAL_GPIO_Init            0x800'1179  0x180  Code  Gb  stm32l4xx_hal_gpio.o [1]
HAL_GPIO_TogglePin       0x800'1303    0xe  Code  Gb  stm32l4xx_hal_gpio.o [1]
HAL_GPIO_WritePin        0x800'12f9    0xa  Code  Gb  stm32l4xx_hal_gpio.o [1]
HAL_GetTick              0x800'0935    0xc  Code  Wk  stm32l4xx_hal.o [1]
HAL_IncTick              0x800'1c49   0x10  Code  Wk  stm32l4xx_hal.o [1]
HAL_Init                 0x800'158d   0x1e  Code  Gb  stm32l4xx_hal.o [1]
HAL_InitTick             0x800'08f1   0x44  Code  Wk  stm32l4xx_hal.o [1]
HAL_MspInit              0x800'0f59   0x2c  Code  Gb  stm32l4xx_hal_msp.o [1]
HAL_NVIC_EnableIRQ       0x800'0a33   0x16  Code  Gb  stm32l4xx_hal_cortex.o [1]
HAL_NVIC_SetPriority     0x800'09f9   0x3a  Code  Gb  stm32l4xx_hal_cortex.o [1]
HAL_NVIC_SetPriorityGrouping
                         0x800'09df   0x1a  Code  Gb  stm32l4xx_hal_cortex.o [1]
HAL_PWREx_ControlVoltageScaling
                         0x800'094d   0x5c  Code  Gb  stm32l4xx_hal_pwr_ex.o [1]
HAL_PWREx_GetVoltageRange
                         0x800'0941    0xc  Code  Gb  stm32l4xx_hal_pwr_ex.o [1]
HAL_RCCEx_PeriphCLKConfig
                         0x800'1731  0x194  Code  Gb  stm32l4xx_hal_rcc_ex.o [1]
HAL_RCC_ClockConfig      0x800'0671  0x100  Code  Gb  stm32l4xx_hal_rcc.o [1]
HAL_RCC_GetPCLK1Freq     0x800'0817   0x10  Code  Gb  stm32l4xx_hal_rcc.o [1]
HAL_RCC_GetPCLK2Freq     0x800'0827    0xe  Code  Gb  stm32l4xx_hal_rcc.o [1]
HAL_RCC_GetSysClockFreq
                         0x800'0785   0x92  Code  Gb  stm32l4xx_hal_rcc.o [1]
HAL_RCC_OscConfig        0x800'018d  0x4b8  Code  Gb  stm32l4xx_hal_rcc.o [1]
HAL_SYSTICK_Config       0x800'0a49   0x28  Code  Gb  stm32l4xx_hal_cortex.o [1]
HAL_UART_Init            0x800'0a89   0x30  Code  Gb  stm32l4xx_hal_uart.o [1]
HAL_UART_MspInit         0x800'0f85   0x68  Code  Gb  stm32l4xx_hal_msp.o [1]
HEAP$$Base              0x2000'0530          --   Gb  - Linker created -
HEAP$$Limit             0x2000'0730          --   Gb  - Linker created -
HardFault_Handler        0x800'1c2b    0x2  Code  Gb  stm32l4xx_it.o [1]
MSIRangeTable            0x800'1b88   0x30  Data  Gb  system_stm32l4xx.o [1]
MemManage_Handler        0x800'1c2d    0x2  Code  Gb  stm32l4xx_it.o [1]
NMI_Handler              0x800'1c29    0x2  Code  Gb  stm32l4xx_it.o [1]
PendSV_Handler           0x800'1c37    0x2  Code  Gb  stm32l4xx_it.o [1]
Queue_Append             0x800'190d   0x42  Code  Gb  queue.o [1]
Queue_Get                0x800'194f   0x40  Code  Gb  queue.o [1]
Queue_Init               0x800'18e1   0x2c  Code  Gb  queue.o [1]
Queue_IsEmpty            0x800'198f    0x4  Code  Gb  queue.o [1]
Queue_IsFull             0x800'1993   0x16  Code  Gb  queue.o [1]
RCC_SetFlashLatencyFromMSIRange
                         0x800'083f   0x74  Code  Lc  stm32l4xx_hal_rcc.o [1]
Region$$Table$$Base      0x800'1c04          --   Gb  - Linker created -
Region$$Table$$Limit     0x800'1c28          --   Gb  - Linker created -
SVC_Handler              0x800'1c33    0x2  Code  Gb  stm32l4xx_it.o [1]
SysTick_Handler          0x800'1c39    0x4  Code  Gb  stm32l4xx_it.o [1]
SystemClock_Config       0x800'14fd   0x84  Code  Gb  main.o [1]
SystemCoreClock         0x2000'000c    0x4  Data  Gb  system_stm32l4xx.o [1]
SystemInit               0x800'1b2d   0x3c  Code  Gb  system_stm32l4xx.o [1]
UART_AdvFeatureConfig    0x800'0d79   0xc6  Code  Gb  stm32l4xx_hal_uart.o [1]
UART_CheckIdleState      0x800'0e3f   0x5a  Code  Gb  stm32l4xx_hal_uart.o [1]
UART_SetConfig           0x800'0b09  0x23a  Code  Gb  stm32l4xx_hal_uart.o [1]
UART_WaitOnFlagUntilTimeout
                         0x800'0e99   0x66  Code  Gb  stm32l4xx_hal_uart.o [1]
UBX_GPS_Init             0x800'15d5   0x3a  Code  Gb  ublox_gps.o [1]
UBX_Get_Port_Config      0x800'160f   0x10  Code  Gb  ublox_gps.o [1]
UBX_IRQ_Handler          0x800'16cf   0x46  Code  Gb  ublox_gps.o [1]
UBX_Send_Packet          0x800'161f   0xb0  Code  Lc  ublox_gps.o [1]
USART1_IRQHandler        0x800'1c3d    0x6  Code  Gb  stm32l4xx_it.o [1]
UsageFault_Handler       0x800'1c31    0x2  Code  Gb  stm32l4xx_it.o [1]
__NVIC_SetPriority       0x800'09c5   0x1a  Code  Lc  stm32l4xx_hal_cortex.o [1]
__aeabi_ldiv0            0x800'1329         Code  Gb  I64DivZer.o [4]
__aeabi_memset           0x800'132d         Code  Gb  ABImemset.o [4]
__basic_free             0x800'1a55   0x16  Code  Gb  heap0.o [2]
__basic_free_intern      0x800'1a6b   0x74  Code  Lc  heap0.o [2]
__basic_malloc           0x800'19a9   0x18  Code  Gb  heap0.o [2]
__basic_malloc_intern    0x800'19c1   0x94  Code  Lc  heap0.o [2]
__cmain                  0x800'1c59         Code  Gb  cmain.o [4]
__data_GetMemChunk       0x800'1b01   0x2c  Code  Gb  xgetmemchunk.o [2]
__data_GetMemChunk::start
                        0x2000'012c    0x4  Data  Lc  xgetmemchunk.o [2]
__exit                   0x800'1c8d   0x14  Code  Gb  exit.o [5]
__iar_Memset             0x800'132d         Code  Gb  ABImemset.o [4]
__iar_Memset_word        0x800'1335         Code  Gb  ABImemset.o [4]
__iar_copy_init3         0x800'114b   0x2e  Code  Gb  copy_init3.o [4]
__iar_data_init3         0x800'1bb9   0x28  Code  Gb  data_init.o [4]
__iar_init_vfp           0x800'1be1         Code  Gb  fpinit_M.o [3]
__iar_program_start      0x800'1cc1         Code  Gb  cstartup_M.o [4]
__iar_small_Memcpy       0x800'1ae9         Code  Gb  ABImemcpy_small.o [4]
__iar_small_memcpy       0x800'1ae5         Code  Gb  ABImemcpy_small.o [4]
__iar_small_memcpy4      0x800'1ae5         Code  Gb  ABImemcpy_small.o [4]
__iar_small_memcpy8      0x800'1ae5         Code  Gb  ABImemcpy_small.o [4]
__iar_small_uldivmod     0x800'1031         Code  Gb  I64DivMod_small.o [4]
__iar_zero_init3         0x800'0f1f   0x3a  Code  Gb  zero_init3.o [4]
__low_level_init         0x800'1c77    0x4  Code  Gb  low_level_init.o [2]
__vector_table           0x800'0000         Data  Gb  startup_stm32l422xx.o [1]
_call_main               0x800'1c65         Code  Gb  cmain.o [4]
_exit                    0x800'1c81         Code  Gb  cexit.o [4]
_main                    0x800'1c73         Code  Gb  cmain.o [4]
exit                     0x800'1c7b    0x4  Code  Gb  exit.o [2]
free                     0x800'1afd    0x4  Code  Gb  heaptramp0.o [2]
huart                   0x2000'0110    0x4  Data  Gb  ublox_gps.o [1]
huart1                  0x2000'0010   0x80  Data  Gb  main.o [1]
huart2                  0x2000'0090   0x80  Data  Gb  main.o [1]
main                     0x800'1395  0x140  Code  Gb  main.o [1]
memset                   0x800'1137   0x14  Code  Gb  memset.o [4]
tx_queue                0x2000'0114   0x10  Data  Gb  ublox_gps.o [1]
uwTick                  0x2000'0000    0x4  Data  Gb  stm32l4xx_hal.o [1]
uwTickFreq              0x2000'0008    0x4  Data  Gb  stm32l4xx_hal.o [1]
uwTickPrio              0x2000'0004    0x4  Data  Gb  stm32l4xx_hal.o [1]


[1] = C:\Users\hoodc\Documents\Github\Gitlab-Personal\indago-embedded-dev\Indago-Smart-Board-v4\EWARM\Indago-Smart-Board-v4\Obj
[2] = dl7M_tlf.a
[3] = m7M_tls.a
[4] = rt7M_tl.a
[5] = shb_l.a

  7'494 bytes of readonly  code memory
    110 bytes of readonly  data memory
  1'840 bytes of readwrite data memory

Errors: none
Warnings: none
