$date
	Wed Sep 17 13:02:40 2025
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module greater_than_2bit_tb $end
$var wire 1 ! test_out $end
$var reg 2 " i0 [1:0] $end
$var reg 2 # i1 [1:0] $end
$scope module uut $end
$var wire 1 ! gt $end
$var wire 2 $ i0 [1:0] $end
$var wire 2 % i1 [1:0] $end
$var wire 1 & lsb_gt $end
$var wire 1 ' msb_gt $end
$var wire 1 ( msb_eq $end
$scope module eq1_inst $end
$var wire 1 ( eq $end
$var wire 1 ) i0 $end
$var wire 1 * i1 $end
$var wire 1 + p0 $end
$var wire 1 , p1 $end
$upscope $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 - i [31:0] $end
$scope begin $ivl_for_loop1 $end
$var integer 32 . j [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 .
b0 -
0,
1+
0*
0)
1(
0'
0&
b0 %
b0 $
b0 #
b0 "
0!
$end
#1000
b1 #
b1 %
b1 .
#2000
0(
0+
1*
b10 #
b10 %
b10 .
#3000
b11 #
b11 %
b11 .
#4000
1!
1&
1(
1+
0*
b0 #
b0 %
b1 "
b1 $
b1 -
b0 .
#5000
0!
0&
b1 #
b1 %
b1 .
#6000
0(
0!
0+
0&
1*
b10 #
b10 %
b10 .
#7000
b11 #
b11 %
b11 .
#8000
1!
1'
0*
1)
b0 #
b0 %
b10 "
b10 $
b10 -
b0 .
#9000
b1 #
b1 %
b1 .
#10000
0!
1(
0'
1,
1*
b10 #
b10 %
b10 .
#11000
b11 #
b11 %
b11 .
#12000
1!
0(
1'
0&
0,
0*
b0 #
b0 %
b11 "
b11 $
b11 -
b0 .
#13000
b1 #
b1 %
b1 .
#14000
1&
1!
1(
0'
1,
1*
b10 #
b10 %
b10 .
#15000
0!
0&
b11 #
b11 %
b11 .
#16000
b100 -
b100 .
