# RISCCorelite
Designed and Verified a RISC CPU: 

Fetches an instruction from memory
Decodes an instruction
Fetch a data operand from the memory if required by the instruction
Executes the instruction , processing mathematical operations, if required.
Stores results back into either the memory or the accumulator.

RTL Design : 
![image](https://github.com/user-attachments/assets/5b66d00c-ffd0-4c5e-8f9d-ebe02c39ad4e)
