.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* Motor_1_Timer_1_TimerHW */
.set Motor_1_Timer_1_TimerHW__CAP0, CYREG_TMR0_CAP0
.set Motor_1_Timer_1_TimerHW__CAP1, CYREG_TMR0_CAP1
.set Motor_1_Timer_1_TimerHW__CFG0, CYREG_TMR0_CFG0
.set Motor_1_Timer_1_TimerHW__CFG1, CYREG_TMR0_CFG1
.set Motor_1_Timer_1_TimerHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set Motor_1_Timer_1_TimerHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set Motor_1_Timer_1_TimerHW__PER0, CYREG_TMR0_PER0
.set Motor_1_Timer_1_TimerHW__PER1, CYREG_TMR0_PER1
.set Motor_1_Timer_1_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Motor_1_Timer_1_TimerHW__PM_ACT_MSK, 0x01
.set Motor_1_Timer_1_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Motor_1_Timer_1_TimerHW__PM_STBY_MSK, 0x01
.set Motor_1_Timer_1_TimerHW__RT0, CYREG_TMR0_RT0
.set Motor_1_Timer_1_TimerHW__RT1, CYREG_TMR0_RT1
.set Motor_1_Timer_1_TimerHW__SR0, CYREG_TMR0_SR0

/* Motor_1_Control_Reg_1 */
.set Motor_1_Control_Reg_1_Async_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set Motor_1_Control_Reg_1_Async_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set Motor_1_Control_Reg_1_Async_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set Motor_1_Control_Reg_1_Async_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set Motor_1_Control_Reg_1_Async_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set Motor_1_Control_Reg_1_Async_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB07_08_MSK
.set Motor_1_Control_Reg_1_Async_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set Motor_1_Control_Reg_1_Async_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB07_08_MSK
.set Motor_1_Control_Reg_1_Async_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set Motor_1_Control_Reg_1_Async_ctrl_reg__2__MASK, 0x04
.set Motor_1_Control_Reg_1_Async_ctrl_reg__2__POS, 2
.set Motor_1_Control_Reg_1_Async_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set Motor_1_Control_Reg_1_Async_ctrl_reg__CONTROL_REG, CYREG_B0_UDB07_CTL
.set Motor_1_Control_Reg_1_Async_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB07_ST_CTL
.set Motor_1_Control_Reg_1_Async_ctrl_reg__COUNT_REG, CYREG_B0_UDB07_CTL
.set Motor_1_Control_Reg_1_Async_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB07_ST_CTL
.set Motor_1_Control_Reg_1_Async_ctrl_reg__MASK, 0x04
.set Motor_1_Control_Reg_1_Async_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set Motor_1_Control_Reg_1_Async_ctrl_reg__PERIOD_REG, CYREG_B0_UDB07_MSK
.set Motor_1_Control_Reg_1_Async_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL

/* Motor_1_PWM_10_PWMUDB */
.set Motor_1_PWM_10_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set Motor_1_PWM_10_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set Motor_1_PWM_10_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set Motor_1_PWM_10_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set Motor_1_PWM_10_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set Motor_1_PWM_10_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB06_07_MSK
.set Motor_1_PWM_10_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set Motor_1_PWM_10_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB06_07_MSK
.set Motor_1_PWM_10_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set Motor_1_PWM_10_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK, 0x80
.set Motor_1_PWM_10_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS, 7
.set Motor_1_PWM_10_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set Motor_1_PWM_10_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG, CYREG_B1_UDB06_CTL
.set Motor_1_PWM_10_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB06_ST_CTL
.set Motor_1_PWM_10_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG, CYREG_B1_UDB06_CTL
.set Motor_1_PWM_10_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB06_ST_CTL
.set Motor_1_PWM_10_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK, 0x80
.set Motor_1_PWM_10_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Motor_1_PWM_10_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG, CYREG_B1_UDB06_MSK
.set Motor_1_PWM_10_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Motor_1_PWM_10_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set Motor_1_PWM_10_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set Motor_1_PWM_10_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set Motor_1_PWM_10_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set Motor_1_PWM_10_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set Motor_1_PWM_10_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set Motor_1_PWM_10_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set Motor_1_PWM_10_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set Motor_1_PWM_10_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB06_A0
.set Motor_1_PWM_10_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB06_A1
.set Motor_1_PWM_10_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set Motor_1_PWM_10_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB06_D0
.set Motor_1_PWM_10_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB06_D1
.set Motor_1_PWM_10_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set Motor_1_PWM_10_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set Motor_1_PWM_10_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB06_F0
.set Motor_1_PWM_10_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB06_F1
.set Motor_1_PWM_10_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set Motor_1_PWM_10_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set Motor_1_PWM_10_PWMUDB_sSTSReg_nrstSts_stsreg__0__MASK, 0x01
.set Motor_1_PWM_10_PWMUDB_sSTSReg_nrstSts_stsreg__0__POS, 0
.set Motor_1_PWM_10_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set Motor_1_PWM_10_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set Motor_1_PWM_10_PWMUDB_sSTSReg_nrstSts_stsreg__2__MASK, 0x04
.set Motor_1_PWM_10_PWMUDB_sSTSReg_nrstSts_stsreg__2__POS, 2
.set Motor_1_PWM_10_PWMUDB_sSTSReg_nrstSts_stsreg__3__MASK, 0x08
.set Motor_1_PWM_10_PWMUDB_sSTSReg_nrstSts_stsreg__3__POS, 3
.set Motor_1_PWM_10_PWMUDB_sSTSReg_nrstSts_stsreg__5__MASK, 0x20
.set Motor_1_PWM_10_PWMUDB_sSTSReg_nrstSts_stsreg__5__POS, 5
.set Motor_1_PWM_10_PWMUDB_sSTSReg_nrstSts_stsreg__MASK, 0x2D
.set Motor_1_PWM_10_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_REG, CYREG_B0_UDB06_MSK
.set Motor_1_PWM_10_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set Motor_1_PWM_10_PWMUDB_sSTSReg_nrstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set Motor_1_PWM_10_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set Motor_1_PWM_10_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CNT_REG, CYREG_B0_UDB06_ST_CTL
.set Motor_1_PWM_10_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB06_ST_CTL
.set Motor_1_PWM_10_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_REG, CYREG_B0_UDB06_ST

/* Motor_1_PWM_11_PWMUDB */
.set Motor_1_PWM_11_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set Motor_1_PWM_11_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set Motor_1_PWM_11_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set Motor_1_PWM_11_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set Motor_1_PWM_11_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set Motor_1_PWM_11_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB04_05_MSK
.set Motor_1_PWM_11_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set Motor_1_PWM_11_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB04_05_MSK
.set Motor_1_PWM_11_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set Motor_1_PWM_11_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK, 0x80
.set Motor_1_PWM_11_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS, 7
.set Motor_1_PWM_11_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set Motor_1_PWM_11_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB04_CTL
.set Motor_1_PWM_11_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB04_ST_CTL
.set Motor_1_PWM_11_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB04_CTL
.set Motor_1_PWM_11_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB04_ST_CTL
.set Motor_1_PWM_11_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK, 0x80
.set Motor_1_PWM_11_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set Motor_1_PWM_11_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB04_MSK
.set Motor_1_PWM_11_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set Motor_1_PWM_11_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set Motor_1_PWM_11_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set Motor_1_PWM_11_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set Motor_1_PWM_11_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set Motor_1_PWM_11_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set Motor_1_PWM_11_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set Motor_1_PWM_11_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set Motor_1_PWM_11_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set Motor_1_PWM_11_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB08_A0
.set Motor_1_PWM_11_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB08_A1
.set Motor_1_PWM_11_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set Motor_1_PWM_11_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB08_D0
.set Motor_1_PWM_11_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB08_D1
.set Motor_1_PWM_11_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set Motor_1_PWM_11_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set Motor_1_PWM_11_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB08_F0
.set Motor_1_PWM_11_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB08_F1
.set Motor_1_PWM_11_PWMUDB_sSTSReg_nrstSts_stsreg__0__MASK, 0x01
.set Motor_1_PWM_11_PWMUDB_sSTSReg_nrstSts_stsreg__0__POS, 0
.set Motor_1_PWM_11_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set Motor_1_PWM_11_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set Motor_1_PWM_11_PWMUDB_sSTSReg_nrstSts_stsreg__1__MASK, 0x02
.set Motor_1_PWM_11_PWMUDB_sSTSReg_nrstSts_stsreg__1__POS, 1
.set Motor_1_PWM_11_PWMUDB_sSTSReg_nrstSts_stsreg__2__MASK, 0x04
.set Motor_1_PWM_11_PWMUDB_sSTSReg_nrstSts_stsreg__2__POS, 2
.set Motor_1_PWM_11_PWMUDB_sSTSReg_nrstSts_stsreg__3__MASK, 0x08
.set Motor_1_PWM_11_PWMUDB_sSTSReg_nrstSts_stsreg__3__POS, 3
.set Motor_1_PWM_11_PWMUDB_sSTSReg_nrstSts_stsreg__5__MASK, 0x20
.set Motor_1_PWM_11_PWMUDB_sSTSReg_nrstSts_stsreg__5__POS, 5
.set Motor_1_PWM_11_PWMUDB_sSTSReg_nrstSts_stsreg__MASK, 0x2F
.set Motor_1_PWM_11_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_REG, CYREG_B0_UDB11_MSK
.set Motor_1_PWM_11_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set Motor_1_PWM_11_PWMUDB_sSTSReg_nrstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set Motor_1_PWM_11_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set Motor_1_PWM_11_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CNT_REG, CYREG_B0_UDB11_ST_CTL
.set Motor_1_PWM_11_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB11_ST_CTL
.set Motor_1_PWM_11_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_REG, CYREG_B0_UDB11_ST

/* Motor_1_PWM_12_PWMUDB */
.set Motor_1_PWM_12_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set Motor_1_PWM_12_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set Motor_1_PWM_12_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set Motor_1_PWM_12_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set Motor_1_PWM_12_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set Motor_1_PWM_12_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB08_09_MSK
.set Motor_1_PWM_12_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set Motor_1_PWM_12_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB08_09_MSK
.set Motor_1_PWM_12_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set Motor_1_PWM_12_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK, 0x80
.set Motor_1_PWM_12_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS, 7
.set Motor_1_PWM_12_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set Motor_1_PWM_12_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG, CYREG_B1_UDB08_CTL
.set Motor_1_PWM_12_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB08_ST_CTL
.set Motor_1_PWM_12_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG, CYREG_B1_UDB08_CTL
.set Motor_1_PWM_12_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB08_ST_CTL
.set Motor_1_PWM_12_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK, 0x80
.set Motor_1_PWM_12_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set Motor_1_PWM_12_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG, CYREG_B1_UDB08_MSK
.set Motor_1_PWM_12_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set Motor_1_PWM_12_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set Motor_1_PWM_12_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set Motor_1_PWM_12_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set Motor_1_PWM_12_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set Motor_1_PWM_12_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set Motor_1_PWM_12_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set Motor_1_PWM_12_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set Motor_1_PWM_12_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set Motor_1_PWM_12_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B1_UDB08_A0
.set Motor_1_PWM_12_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B1_UDB08_A1
.set Motor_1_PWM_12_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set Motor_1_PWM_12_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B1_UDB08_D0
.set Motor_1_PWM_12_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B1_UDB08_D1
.set Motor_1_PWM_12_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set Motor_1_PWM_12_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set Motor_1_PWM_12_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B1_UDB08_F0
.set Motor_1_PWM_12_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B1_UDB08_F1
.set Motor_1_PWM_12_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set Motor_1_PWM_12_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set Motor_1_PWM_12_PWMUDB_sSTSReg_nrstSts_stsreg__0__MASK, 0x01
.set Motor_1_PWM_12_PWMUDB_sSTSReg_nrstSts_stsreg__0__POS, 0
.set Motor_1_PWM_12_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set Motor_1_PWM_12_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set Motor_1_PWM_12_PWMUDB_sSTSReg_nrstSts_stsreg__1__MASK, 0x02
.set Motor_1_PWM_12_PWMUDB_sSTSReg_nrstSts_stsreg__1__POS, 1
.set Motor_1_PWM_12_PWMUDB_sSTSReg_nrstSts_stsreg__2__MASK, 0x04
.set Motor_1_PWM_12_PWMUDB_sSTSReg_nrstSts_stsreg__2__POS, 2
.set Motor_1_PWM_12_PWMUDB_sSTSReg_nrstSts_stsreg__3__MASK, 0x08
.set Motor_1_PWM_12_PWMUDB_sSTSReg_nrstSts_stsreg__3__POS, 3
.set Motor_1_PWM_12_PWMUDB_sSTSReg_nrstSts_stsreg__5__MASK, 0x20
.set Motor_1_PWM_12_PWMUDB_sSTSReg_nrstSts_stsreg__5__POS, 5
.set Motor_1_PWM_12_PWMUDB_sSTSReg_nrstSts_stsreg__MASK, 0x2F
.set Motor_1_PWM_12_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_REG, CYREG_B1_UDB08_MSK
.set Motor_1_PWM_12_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set Motor_1_PWM_12_PWMUDB_sSTSReg_nrstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set Motor_1_PWM_12_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set Motor_1_PWM_12_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CNT_REG, CYREG_B1_UDB08_ST_CTL
.set Motor_1_PWM_12_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB08_ST_CTL
.set Motor_1_PWM_12_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_REG, CYREG_B1_UDB08_ST

/* Motor_1_PWM_13_PWMUDB */
.set Motor_1_PWM_13_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set Motor_1_PWM_13_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set Motor_1_PWM_13_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set Motor_1_PWM_13_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set Motor_1_PWM_13_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set Motor_1_PWM_13_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set Motor_1_PWM_13_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set Motor_1_PWM_13_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set Motor_1_PWM_13_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set Motor_1_PWM_13_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK, 0x80
.set Motor_1_PWM_13_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS, 7
.set Motor_1_PWM_13_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set Motor_1_PWM_13_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG, CYREG_B1_UDB09_CTL
.set Motor_1_PWM_13_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set Motor_1_PWM_13_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG, CYREG_B1_UDB09_CTL
.set Motor_1_PWM_13_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set Motor_1_PWM_13_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK, 0x80
.set Motor_1_PWM_13_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Motor_1_PWM_13_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG, CYREG_B1_UDB09_MSK
.set Motor_1_PWM_13_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Motor_1_PWM_13_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set Motor_1_PWM_13_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set Motor_1_PWM_13_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set Motor_1_PWM_13_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set Motor_1_PWM_13_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set Motor_1_PWM_13_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set Motor_1_PWM_13_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set Motor_1_PWM_13_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set Motor_1_PWM_13_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B1_UDB09_A0
.set Motor_1_PWM_13_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B1_UDB09_A1
.set Motor_1_PWM_13_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set Motor_1_PWM_13_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B1_UDB09_D0
.set Motor_1_PWM_13_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B1_UDB09_D1
.set Motor_1_PWM_13_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set Motor_1_PWM_13_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set Motor_1_PWM_13_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B1_UDB09_F0
.set Motor_1_PWM_13_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B1_UDB09_F1
.set Motor_1_PWM_13_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Motor_1_PWM_13_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Motor_1_PWM_13_PWMUDB_sSTSReg_nrstSts_stsreg__0__MASK, 0x01
.set Motor_1_PWM_13_PWMUDB_sSTSReg_nrstSts_stsreg__0__POS, 0
.set Motor_1_PWM_13_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set Motor_1_PWM_13_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set Motor_1_PWM_13_PWMUDB_sSTSReg_nrstSts_stsreg__1__MASK, 0x02
.set Motor_1_PWM_13_PWMUDB_sSTSReg_nrstSts_stsreg__1__POS, 1
.set Motor_1_PWM_13_PWMUDB_sSTSReg_nrstSts_stsreg__2__MASK, 0x04
.set Motor_1_PWM_13_PWMUDB_sSTSReg_nrstSts_stsreg__2__POS, 2
.set Motor_1_PWM_13_PWMUDB_sSTSReg_nrstSts_stsreg__3__MASK, 0x08
.set Motor_1_PWM_13_PWMUDB_sSTSReg_nrstSts_stsreg__3__POS, 3
.set Motor_1_PWM_13_PWMUDB_sSTSReg_nrstSts_stsreg__5__MASK, 0x20
.set Motor_1_PWM_13_PWMUDB_sSTSReg_nrstSts_stsreg__5__POS, 5
.set Motor_1_PWM_13_PWMUDB_sSTSReg_nrstSts_stsreg__MASK, 0x2F
.set Motor_1_PWM_13_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_REG, CYREG_B1_UDB09_MSK
.set Motor_1_PWM_13_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Motor_1_PWM_13_PWMUDB_sSTSReg_nrstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Motor_1_PWM_13_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set Motor_1_PWM_13_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CNT_REG, CYREG_B1_UDB09_ST_CTL
.set Motor_1_PWM_13_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB09_ST_CTL
.set Motor_1_PWM_13_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_REG, CYREG_B1_UDB09_ST

/* Motor_1_PWM_14_PWMUDB */
.set Motor_1_PWM_14_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set Motor_1_PWM_14_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set Motor_1_PWM_14_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set Motor_1_PWM_14_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set Motor_1_PWM_14_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set Motor_1_PWM_14_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB09_10_MSK
.set Motor_1_PWM_14_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set Motor_1_PWM_14_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB09_10_MSK
.set Motor_1_PWM_14_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set Motor_1_PWM_14_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK, 0x80
.set Motor_1_PWM_14_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS, 7
.set Motor_1_PWM_14_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set Motor_1_PWM_14_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB09_CTL
.set Motor_1_PWM_14_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB09_ST_CTL
.set Motor_1_PWM_14_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB09_CTL
.set Motor_1_PWM_14_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB09_ST_CTL
.set Motor_1_PWM_14_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK, 0x80
.set Motor_1_PWM_14_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Motor_1_PWM_14_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB09_MSK
.set Motor_1_PWM_14_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Motor_1_PWM_14_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set Motor_1_PWM_14_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set Motor_1_PWM_14_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set Motor_1_PWM_14_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set Motor_1_PWM_14_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set Motor_1_PWM_14_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set Motor_1_PWM_14_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set Motor_1_PWM_14_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set Motor_1_PWM_14_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB09_A0
.set Motor_1_PWM_14_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB09_A1
.set Motor_1_PWM_14_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set Motor_1_PWM_14_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB09_D0
.set Motor_1_PWM_14_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB09_D1
.set Motor_1_PWM_14_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set Motor_1_PWM_14_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set Motor_1_PWM_14_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB09_F0
.set Motor_1_PWM_14_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB09_F1
.set Motor_1_PWM_14_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Motor_1_PWM_14_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Motor_1_PWM_14_PWMUDB_sSTSReg_nrstSts_stsreg__0__MASK, 0x01
.set Motor_1_PWM_14_PWMUDB_sSTSReg_nrstSts_stsreg__0__POS, 0
.set Motor_1_PWM_14_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set Motor_1_PWM_14_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set Motor_1_PWM_14_PWMUDB_sSTSReg_nrstSts_stsreg__1__MASK, 0x02
.set Motor_1_PWM_14_PWMUDB_sSTSReg_nrstSts_stsreg__1__POS, 1
.set Motor_1_PWM_14_PWMUDB_sSTSReg_nrstSts_stsreg__2__MASK, 0x04
.set Motor_1_PWM_14_PWMUDB_sSTSReg_nrstSts_stsreg__2__POS, 2
.set Motor_1_PWM_14_PWMUDB_sSTSReg_nrstSts_stsreg__3__MASK, 0x08
.set Motor_1_PWM_14_PWMUDB_sSTSReg_nrstSts_stsreg__3__POS, 3
.set Motor_1_PWM_14_PWMUDB_sSTSReg_nrstSts_stsreg__5__MASK, 0x20
.set Motor_1_PWM_14_PWMUDB_sSTSReg_nrstSts_stsreg__5__POS, 5
.set Motor_1_PWM_14_PWMUDB_sSTSReg_nrstSts_stsreg__MASK, 0x2F
.set Motor_1_PWM_14_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_REG, CYREG_B0_UDB09_MSK
.set Motor_1_PWM_14_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Motor_1_PWM_14_PWMUDB_sSTSReg_nrstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Motor_1_PWM_14_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set Motor_1_PWM_14_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CNT_REG, CYREG_B0_UDB09_ST_CTL
.set Motor_1_PWM_14_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB09_ST_CTL
.set Motor_1_PWM_14_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_REG, CYREG_B0_UDB09_ST

/* Motor_1_PWM_15_PWMUDB */
.set Motor_1_PWM_15_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set Motor_1_PWM_15_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set Motor_1_PWM_15_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set Motor_1_PWM_15_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set Motor_1_PWM_15_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set Motor_1_PWM_15_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB01_02_MSK
.set Motor_1_PWM_15_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set Motor_1_PWM_15_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB01_02_MSK
.set Motor_1_PWM_15_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set Motor_1_PWM_15_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK, 0x80
.set Motor_1_PWM_15_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS, 7
.set Motor_1_PWM_15_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set Motor_1_PWM_15_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB01_CTL
.set Motor_1_PWM_15_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB01_ST_CTL
.set Motor_1_PWM_15_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB01_CTL
.set Motor_1_PWM_15_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB01_ST_CTL
.set Motor_1_PWM_15_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK, 0x80
.set Motor_1_PWM_15_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set Motor_1_PWM_15_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB01_MSK
.set Motor_1_PWM_15_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set Motor_1_PWM_15_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB01_02_A0
.set Motor_1_PWM_15_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB01_02_A1
.set Motor_1_PWM_15_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB01_02_D0
.set Motor_1_PWM_15_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB01_02_D1
.set Motor_1_PWM_15_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set Motor_1_PWM_15_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB01_02_F0
.set Motor_1_PWM_15_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB01_02_F1
.set Motor_1_PWM_15_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB01_A0_A1
.set Motor_1_PWM_15_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB01_A0
.set Motor_1_PWM_15_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB01_A1
.set Motor_1_PWM_15_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB01_D0_D1
.set Motor_1_PWM_15_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB01_D0
.set Motor_1_PWM_15_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB01_D1
.set Motor_1_PWM_15_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set Motor_1_PWM_15_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB01_F0_F1
.set Motor_1_PWM_15_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB01_F0
.set Motor_1_PWM_15_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB01_F1
.set Motor_1_PWM_15_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set Motor_1_PWM_15_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set Motor_1_PWM_15_PWMUDB_sSTSReg_nrstSts_stsreg__0__MASK, 0x01
.set Motor_1_PWM_15_PWMUDB_sSTSReg_nrstSts_stsreg__0__POS, 0
.set Motor_1_PWM_15_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set Motor_1_PWM_15_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB01_02_ST
.set Motor_1_PWM_15_PWMUDB_sSTSReg_nrstSts_stsreg__2__MASK, 0x04
.set Motor_1_PWM_15_PWMUDB_sSTSReg_nrstSts_stsreg__2__POS, 2
.set Motor_1_PWM_15_PWMUDB_sSTSReg_nrstSts_stsreg__3__MASK, 0x08
.set Motor_1_PWM_15_PWMUDB_sSTSReg_nrstSts_stsreg__3__POS, 3
.set Motor_1_PWM_15_PWMUDB_sSTSReg_nrstSts_stsreg__5__MASK, 0x20
.set Motor_1_PWM_15_PWMUDB_sSTSReg_nrstSts_stsreg__5__POS, 5
.set Motor_1_PWM_15_PWMUDB_sSTSReg_nrstSts_stsreg__MASK, 0x2D
.set Motor_1_PWM_15_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_REG, CYREG_B0_UDB01_MSK
.set Motor_1_PWM_15_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set Motor_1_PWM_15_PWMUDB_sSTSReg_nrstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set Motor_1_PWM_15_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set Motor_1_PWM_15_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CNT_REG, CYREG_B0_UDB01_ST_CTL
.set Motor_1_PWM_15_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB01_ST_CTL
.set Motor_1_PWM_15_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_REG, CYREG_B0_UDB01_ST

/* Motor_1_PWM_16_PWMUDB */
.set Motor_1_PWM_16_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set Motor_1_PWM_16_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set Motor_1_PWM_16_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set Motor_1_PWM_16_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set Motor_1_PWM_16_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set Motor_1_PWM_16_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB00_01_MSK
.set Motor_1_PWM_16_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set Motor_1_PWM_16_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB00_01_MSK
.set Motor_1_PWM_16_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set Motor_1_PWM_16_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK, 0x80
.set Motor_1_PWM_16_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS, 7
.set Motor_1_PWM_16_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set Motor_1_PWM_16_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB00_CTL
.set Motor_1_PWM_16_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB00_ST_CTL
.set Motor_1_PWM_16_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB00_CTL
.set Motor_1_PWM_16_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB00_ST_CTL
.set Motor_1_PWM_16_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK, 0x80
.set Motor_1_PWM_16_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set Motor_1_PWM_16_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB00_MSK
.set Motor_1_PWM_16_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set Motor_1_PWM_16_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set Motor_1_PWM_16_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set Motor_1_PWM_16_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set Motor_1_PWM_16_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set Motor_1_PWM_16_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set Motor_1_PWM_16_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set Motor_1_PWM_16_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set Motor_1_PWM_16_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set Motor_1_PWM_16_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB03_A0
.set Motor_1_PWM_16_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB03_A1
.set Motor_1_PWM_16_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set Motor_1_PWM_16_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB03_D0
.set Motor_1_PWM_16_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB03_D1
.set Motor_1_PWM_16_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set Motor_1_PWM_16_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set Motor_1_PWM_16_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB03_F0
.set Motor_1_PWM_16_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB03_F1
.set Motor_1_PWM_16_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set Motor_1_PWM_16_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set Motor_1_PWM_16_PWMUDB_sSTSReg_nrstSts_stsreg__0__MASK, 0x01
.set Motor_1_PWM_16_PWMUDB_sSTSReg_nrstSts_stsreg__0__POS, 0
.set Motor_1_PWM_16_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set Motor_1_PWM_16_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB00_01_ST
.set Motor_1_PWM_16_PWMUDB_sSTSReg_nrstSts_stsreg__2__MASK, 0x04
.set Motor_1_PWM_16_PWMUDB_sSTSReg_nrstSts_stsreg__2__POS, 2
.set Motor_1_PWM_16_PWMUDB_sSTSReg_nrstSts_stsreg__3__MASK, 0x08
.set Motor_1_PWM_16_PWMUDB_sSTSReg_nrstSts_stsreg__3__POS, 3
.set Motor_1_PWM_16_PWMUDB_sSTSReg_nrstSts_stsreg__5__MASK, 0x20
.set Motor_1_PWM_16_PWMUDB_sSTSReg_nrstSts_stsreg__5__POS, 5
.set Motor_1_PWM_16_PWMUDB_sSTSReg_nrstSts_stsreg__MASK, 0x2D
.set Motor_1_PWM_16_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_REG, CYREG_B0_UDB00_MSK
.set Motor_1_PWM_16_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set Motor_1_PWM_16_PWMUDB_sSTSReg_nrstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set Motor_1_PWM_16_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set Motor_1_PWM_16_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CNT_REG, CYREG_B0_UDB00_ST_CTL
.set Motor_1_PWM_16_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB00_ST_CTL
.set Motor_1_PWM_16_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_REG, CYREG_B0_UDB00_ST

/* Motor_1_PWM_1_PWMUDB */
.set Motor_1_PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set Motor_1_PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set Motor_1_PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set Motor_1_PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set Motor_1_PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set Motor_1_PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set Motor_1_PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set Motor_1_PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set Motor_1_PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set Motor_1_PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK, 0x80
.set Motor_1_PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS, 7
.set Motor_1_PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set Motor_1_PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB05_CTL
.set Motor_1_PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set Motor_1_PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB05_CTL
.set Motor_1_PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set Motor_1_PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK, 0x80
.set Motor_1_PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Motor_1_PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB05_MSK
.set Motor_1_PWM_1_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Motor_1_PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set Motor_1_PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set Motor_1_PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set Motor_1_PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set Motor_1_PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set Motor_1_PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set Motor_1_PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set Motor_1_PWM_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set Motor_1_PWM_1_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB05_A0
.set Motor_1_PWM_1_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB05_A1
.set Motor_1_PWM_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set Motor_1_PWM_1_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB05_D0
.set Motor_1_PWM_1_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB05_D1
.set Motor_1_PWM_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set Motor_1_PWM_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set Motor_1_PWM_1_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB05_F0
.set Motor_1_PWM_1_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB05_F1
.set Motor_1_PWM_1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Motor_1_PWM_1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Motor_1_PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__0__MASK, 0x01
.set Motor_1_PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__0__POS, 0
.set Motor_1_PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set Motor_1_PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set Motor_1_PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__2__MASK, 0x04
.set Motor_1_PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__2__POS, 2
.set Motor_1_PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__3__MASK, 0x08
.set Motor_1_PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__3__POS, 3
.set Motor_1_PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__5__MASK, 0x20
.set Motor_1_PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__5__POS, 5
.set Motor_1_PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__MASK, 0x2D
.set Motor_1_PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_REG, CYREG_B0_UDB05_MSK
.set Motor_1_PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Motor_1_PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Motor_1_PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set Motor_1_PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CNT_REG, CYREG_B0_UDB05_ST_CTL
.set Motor_1_PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB05_ST_CTL
.set Motor_1_PWM_1_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_REG, CYREG_B0_UDB05_ST

/* Motor_1_PWM_2_PWMUDB */
.set Motor_1_PWM_2_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Motor_1_PWM_2_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set Motor_1_PWM_2_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set Motor_1_PWM_2_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set Motor_1_PWM_2_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set Motor_1_PWM_2_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set Motor_1_PWM_2_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set Motor_1_PWM_2_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set Motor_1_PWM_2_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set Motor_1_PWM_2_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK, 0x80
.set Motor_1_PWM_2_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS, 7
.set Motor_1_PWM_2_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Motor_1_PWM_2_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG, CYREG_B1_UDB07_CTL
.set Motor_1_PWM_2_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set Motor_1_PWM_2_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG, CYREG_B1_UDB07_CTL
.set Motor_1_PWM_2_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set Motor_1_PWM_2_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK, 0x80
.set Motor_1_PWM_2_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Motor_1_PWM_2_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG, CYREG_B1_UDB07_MSK
.set Motor_1_PWM_2_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Motor_1_PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set Motor_1_PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set Motor_1_PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set Motor_1_PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set Motor_1_PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Motor_1_PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set Motor_1_PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set Motor_1_PWM_2_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set Motor_1_PWM_2_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B1_UDB07_A0
.set Motor_1_PWM_2_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B1_UDB07_A1
.set Motor_1_PWM_2_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set Motor_1_PWM_2_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B1_UDB07_D0
.set Motor_1_PWM_2_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B1_UDB07_D1
.set Motor_1_PWM_2_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Motor_1_PWM_2_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set Motor_1_PWM_2_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B1_UDB07_F0
.set Motor_1_PWM_2_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B1_UDB07_F1
.set Motor_1_PWM_2_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Motor_1_PWM_2_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Motor_1_PWM_2_PWMUDB_sSTSReg_nrstSts_stsreg__0__MASK, 0x01
.set Motor_1_PWM_2_PWMUDB_sSTSReg_nrstSts_stsreg__0__POS, 0
.set Motor_1_PWM_2_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Motor_1_PWM_2_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set Motor_1_PWM_2_PWMUDB_sSTSReg_nrstSts_stsreg__1__MASK, 0x02
.set Motor_1_PWM_2_PWMUDB_sSTSReg_nrstSts_stsreg__1__POS, 1
.set Motor_1_PWM_2_PWMUDB_sSTSReg_nrstSts_stsreg__2__MASK, 0x04
.set Motor_1_PWM_2_PWMUDB_sSTSReg_nrstSts_stsreg__2__POS, 2
.set Motor_1_PWM_2_PWMUDB_sSTSReg_nrstSts_stsreg__3__MASK, 0x08
.set Motor_1_PWM_2_PWMUDB_sSTSReg_nrstSts_stsreg__3__POS, 3
.set Motor_1_PWM_2_PWMUDB_sSTSReg_nrstSts_stsreg__5__MASK, 0x20
.set Motor_1_PWM_2_PWMUDB_sSTSReg_nrstSts_stsreg__5__POS, 5
.set Motor_1_PWM_2_PWMUDB_sSTSReg_nrstSts_stsreg__MASK, 0x2F
.set Motor_1_PWM_2_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_REG, CYREG_B1_UDB07_MSK
.set Motor_1_PWM_2_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Motor_1_PWM_2_PWMUDB_sSTSReg_nrstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Motor_1_PWM_2_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Motor_1_PWM_2_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CNT_REG, CYREG_B1_UDB07_ST_CTL
.set Motor_1_PWM_2_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB07_ST_CTL
.set Motor_1_PWM_2_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_REG, CYREG_B1_UDB07_ST

/* Motor_1_PWM_3_PWMUDB */
.set Motor_1_PWM_3_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK, 0x80
.set Motor_1_PWM_3_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS, 7
.set Motor_1_PWM_3_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set Motor_1_PWM_3_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG, CYREG_B1_UDB11_CTL
.set Motor_1_PWM_3_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB11_ST_CTL
.set Motor_1_PWM_3_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG, CYREG_B1_UDB11_CTL
.set Motor_1_PWM_3_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB11_ST_CTL
.set Motor_1_PWM_3_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK, 0x80
.set Motor_1_PWM_3_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set Motor_1_PWM_3_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG, CYREG_B1_UDB11_MSK
.set Motor_1_PWM_3_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set Motor_1_PWM_3_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set Motor_1_PWM_3_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B1_UDB11_A0
.set Motor_1_PWM_3_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B1_UDB11_A1
.set Motor_1_PWM_3_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set Motor_1_PWM_3_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B1_UDB11_D0
.set Motor_1_PWM_3_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B1_UDB11_D1
.set Motor_1_PWM_3_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set Motor_1_PWM_3_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set Motor_1_PWM_3_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B1_UDB11_F0
.set Motor_1_PWM_3_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B1_UDB11_F1
.set Motor_1_PWM_3_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set Motor_1_PWM_3_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set Motor_1_PWM_3_PWMUDB_sSTSReg_nrstSts_stsreg__0__MASK, 0x01
.set Motor_1_PWM_3_PWMUDB_sSTSReg_nrstSts_stsreg__0__POS, 0
.set Motor_1_PWM_3_PWMUDB_sSTSReg_nrstSts_stsreg__1__MASK, 0x02
.set Motor_1_PWM_3_PWMUDB_sSTSReg_nrstSts_stsreg__1__POS, 1
.set Motor_1_PWM_3_PWMUDB_sSTSReg_nrstSts_stsreg__2__MASK, 0x04
.set Motor_1_PWM_3_PWMUDB_sSTSReg_nrstSts_stsreg__2__POS, 2
.set Motor_1_PWM_3_PWMUDB_sSTSReg_nrstSts_stsreg__3__MASK, 0x08
.set Motor_1_PWM_3_PWMUDB_sSTSReg_nrstSts_stsreg__3__POS, 3
.set Motor_1_PWM_3_PWMUDB_sSTSReg_nrstSts_stsreg__5__MASK, 0x20
.set Motor_1_PWM_3_PWMUDB_sSTSReg_nrstSts_stsreg__5__POS, 5
.set Motor_1_PWM_3_PWMUDB_sSTSReg_nrstSts_stsreg__MASK, 0x2F
.set Motor_1_PWM_3_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_REG, CYREG_B1_UDB11_MSK
.set Motor_1_PWM_3_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set Motor_1_PWM_3_PWMUDB_sSTSReg_nrstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set Motor_1_PWM_3_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set Motor_1_PWM_3_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CNT_REG, CYREG_B1_UDB11_ST_CTL
.set Motor_1_PWM_3_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB11_ST_CTL
.set Motor_1_PWM_3_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_REG, CYREG_B1_UDB11_ST

/* Motor_1_PWM_4_PWMUDB */
.set Motor_1_PWM_4_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set Motor_1_PWM_4_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set Motor_1_PWM_4_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set Motor_1_PWM_4_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set Motor_1_PWM_4_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set Motor_1_PWM_4_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB06_07_MSK
.set Motor_1_PWM_4_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set Motor_1_PWM_4_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB06_07_MSK
.set Motor_1_PWM_4_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set Motor_1_PWM_4_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK, 0x80
.set Motor_1_PWM_4_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS, 7
.set Motor_1_PWM_4_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set Motor_1_PWM_4_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB06_CTL
.set Motor_1_PWM_4_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB06_ST_CTL
.set Motor_1_PWM_4_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB06_CTL
.set Motor_1_PWM_4_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB06_ST_CTL
.set Motor_1_PWM_4_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK, 0x80
.set Motor_1_PWM_4_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set Motor_1_PWM_4_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB06_MSK
.set Motor_1_PWM_4_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set Motor_1_PWM_4_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set Motor_1_PWM_4_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set Motor_1_PWM_4_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set Motor_1_PWM_4_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set Motor_1_PWM_4_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set Motor_1_PWM_4_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set Motor_1_PWM_4_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set Motor_1_PWM_4_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set Motor_1_PWM_4_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B1_UDB06_A0
.set Motor_1_PWM_4_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B1_UDB06_A1
.set Motor_1_PWM_4_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set Motor_1_PWM_4_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B1_UDB06_D0
.set Motor_1_PWM_4_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B1_UDB06_D1
.set Motor_1_PWM_4_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set Motor_1_PWM_4_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set Motor_1_PWM_4_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B1_UDB06_F0
.set Motor_1_PWM_4_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B1_UDB06_F1
.set Motor_1_PWM_4_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Motor_1_PWM_4_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Motor_1_PWM_4_PWMUDB_sSTSReg_nrstSts_stsreg__0__MASK, 0x01
.set Motor_1_PWM_4_PWMUDB_sSTSReg_nrstSts_stsreg__0__POS, 0
.set Motor_1_PWM_4_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set Motor_1_PWM_4_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set Motor_1_PWM_4_PWMUDB_sSTSReg_nrstSts_stsreg__2__MASK, 0x04
.set Motor_1_PWM_4_PWMUDB_sSTSReg_nrstSts_stsreg__2__POS, 2
.set Motor_1_PWM_4_PWMUDB_sSTSReg_nrstSts_stsreg__3__MASK, 0x08
.set Motor_1_PWM_4_PWMUDB_sSTSReg_nrstSts_stsreg__3__POS, 3
.set Motor_1_PWM_4_PWMUDB_sSTSReg_nrstSts_stsreg__5__MASK, 0x20
.set Motor_1_PWM_4_PWMUDB_sSTSReg_nrstSts_stsreg__5__POS, 5
.set Motor_1_PWM_4_PWMUDB_sSTSReg_nrstSts_stsreg__MASK, 0x2D
.set Motor_1_PWM_4_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_REG, CYREG_B1_UDB06_MSK
.set Motor_1_PWM_4_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Motor_1_PWM_4_PWMUDB_sSTSReg_nrstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Motor_1_PWM_4_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set Motor_1_PWM_4_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CNT_REG, CYREG_B1_UDB06_ST_CTL
.set Motor_1_PWM_4_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB06_ST_CTL
.set Motor_1_PWM_4_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_REG, CYREG_B1_UDB06_ST

/* Motor_1_PWM_5_PWMUDB */
.set Motor_1_PWM_5_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set Motor_1_PWM_5_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set Motor_1_PWM_5_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set Motor_1_PWM_5_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set Motor_1_PWM_5_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set Motor_1_PWM_5_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set Motor_1_PWM_5_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set Motor_1_PWM_5_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set Motor_1_PWM_5_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set Motor_1_PWM_5_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK, 0x80
.set Motor_1_PWM_5_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS, 7
.set Motor_1_PWM_5_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set Motor_1_PWM_5_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB02_CTL
.set Motor_1_PWM_5_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set Motor_1_PWM_5_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB02_CTL
.set Motor_1_PWM_5_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set Motor_1_PWM_5_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK, 0x80
.set Motor_1_PWM_5_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set Motor_1_PWM_5_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB02_MSK
.set Motor_1_PWM_5_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set Motor_1_PWM_5_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set Motor_1_PWM_5_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set Motor_1_PWM_5_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set Motor_1_PWM_5_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set Motor_1_PWM_5_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set Motor_1_PWM_5_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set Motor_1_PWM_5_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set Motor_1_PWM_5_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set Motor_1_PWM_5_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB02_A0
.set Motor_1_PWM_5_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB02_A1
.set Motor_1_PWM_5_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set Motor_1_PWM_5_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB02_D0
.set Motor_1_PWM_5_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB02_D1
.set Motor_1_PWM_5_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set Motor_1_PWM_5_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set Motor_1_PWM_5_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB02_F0
.set Motor_1_PWM_5_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB02_F1
.set Motor_1_PWM_5_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set Motor_1_PWM_5_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set Motor_1_PWM_5_PWMUDB_sSTSReg_nrstSts_stsreg__0__MASK, 0x01
.set Motor_1_PWM_5_PWMUDB_sSTSReg_nrstSts_stsreg__0__POS, 0
.set Motor_1_PWM_5_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set Motor_1_PWM_5_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set Motor_1_PWM_5_PWMUDB_sSTSReg_nrstSts_stsreg__2__MASK, 0x04
.set Motor_1_PWM_5_PWMUDB_sSTSReg_nrstSts_stsreg__2__POS, 2
.set Motor_1_PWM_5_PWMUDB_sSTSReg_nrstSts_stsreg__3__MASK, 0x08
.set Motor_1_PWM_5_PWMUDB_sSTSReg_nrstSts_stsreg__3__POS, 3
.set Motor_1_PWM_5_PWMUDB_sSTSReg_nrstSts_stsreg__5__MASK, 0x20
.set Motor_1_PWM_5_PWMUDB_sSTSReg_nrstSts_stsreg__5__POS, 5
.set Motor_1_PWM_5_PWMUDB_sSTSReg_nrstSts_stsreg__MASK, 0x2D
.set Motor_1_PWM_5_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_REG, CYREG_B0_UDB02_MSK
.set Motor_1_PWM_5_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set Motor_1_PWM_5_PWMUDB_sSTSReg_nrstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set Motor_1_PWM_5_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set Motor_1_PWM_5_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CNT_REG, CYREG_B0_UDB02_ST_CTL
.set Motor_1_PWM_5_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB02_ST_CTL
.set Motor_1_PWM_5_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_REG, CYREG_B0_UDB02_ST

/* Motor_1_PWM_6_PWMUDB */
.set Motor_1_PWM_6_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Motor_1_PWM_6_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set Motor_1_PWM_6_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set Motor_1_PWM_6_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set Motor_1_PWM_6_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set Motor_1_PWM_6_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set Motor_1_PWM_6_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set Motor_1_PWM_6_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set Motor_1_PWM_6_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set Motor_1_PWM_6_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK, 0x80
.set Motor_1_PWM_6_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS, 7
.set Motor_1_PWM_6_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Motor_1_PWM_6_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG, CYREG_B1_UDB05_CTL
.set Motor_1_PWM_6_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set Motor_1_PWM_6_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG, CYREG_B1_UDB05_CTL
.set Motor_1_PWM_6_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set Motor_1_PWM_6_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK, 0x80
.set Motor_1_PWM_6_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Motor_1_PWM_6_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG, CYREG_B1_UDB05_MSK
.set Motor_1_PWM_6_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Motor_1_PWM_6_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set Motor_1_PWM_6_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set Motor_1_PWM_6_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set Motor_1_PWM_6_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set Motor_1_PWM_6_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Motor_1_PWM_6_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set Motor_1_PWM_6_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set Motor_1_PWM_6_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set Motor_1_PWM_6_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B1_UDB05_A0
.set Motor_1_PWM_6_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B1_UDB05_A1
.set Motor_1_PWM_6_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set Motor_1_PWM_6_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B1_UDB05_D0
.set Motor_1_PWM_6_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B1_UDB05_D1
.set Motor_1_PWM_6_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Motor_1_PWM_6_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set Motor_1_PWM_6_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B1_UDB05_F0
.set Motor_1_PWM_6_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B1_UDB05_F1
.set Motor_1_PWM_6_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Motor_1_PWM_6_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Motor_1_PWM_6_PWMUDB_sSTSReg_nrstSts_stsreg__0__MASK, 0x01
.set Motor_1_PWM_6_PWMUDB_sSTSReg_nrstSts_stsreg__0__POS, 0
.set Motor_1_PWM_6_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Motor_1_PWM_6_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set Motor_1_PWM_6_PWMUDB_sSTSReg_nrstSts_stsreg__1__MASK, 0x02
.set Motor_1_PWM_6_PWMUDB_sSTSReg_nrstSts_stsreg__1__POS, 1
.set Motor_1_PWM_6_PWMUDB_sSTSReg_nrstSts_stsreg__2__MASK, 0x04
.set Motor_1_PWM_6_PWMUDB_sSTSReg_nrstSts_stsreg__2__POS, 2
.set Motor_1_PWM_6_PWMUDB_sSTSReg_nrstSts_stsreg__3__MASK, 0x08
.set Motor_1_PWM_6_PWMUDB_sSTSReg_nrstSts_stsreg__3__POS, 3
.set Motor_1_PWM_6_PWMUDB_sSTSReg_nrstSts_stsreg__5__MASK, 0x20
.set Motor_1_PWM_6_PWMUDB_sSTSReg_nrstSts_stsreg__5__POS, 5
.set Motor_1_PWM_6_PWMUDB_sSTSReg_nrstSts_stsreg__MASK, 0x2F
.set Motor_1_PWM_6_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_REG, CYREG_B1_UDB05_MSK
.set Motor_1_PWM_6_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Motor_1_PWM_6_PWMUDB_sSTSReg_nrstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set Motor_1_PWM_6_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Motor_1_PWM_6_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CNT_REG, CYREG_B1_UDB05_ST_CTL
.set Motor_1_PWM_6_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB05_ST_CTL
.set Motor_1_PWM_6_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_REG, CYREG_B1_UDB05_ST

/* Motor_1_PWM_7_PWMUDB */
.set Motor_1_PWM_7_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set Motor_1_PWM_7_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set Motor_1_PWM_7_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set Motor_1_PWM_7_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set Motor_1_PWM_7_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set Motor_1_PWM_7_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB11_12_MSK
.set Motor_1_PWM_7_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set Motor_1_PWM_7_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB11_12_MSK
.set Motor_1_PWM_7_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set Motor_1_PWM_7_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK, 0x80
.set Motor_1_PWM_7_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS, 7
.set Motor_1_PWM_7_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set Motor_1_PWM_7_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB11_CTL
.set Motor_1_PWM_7_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB11_ST_CTL
.set Motor_1_PWM_7_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB11_CTL
.set Motor_1_PWM_7_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB11_ST_CTL
.set Motor_1_PWM_7_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK, 0x80
.set Motor_1_PWM_7_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set Motor_1_PWM_7_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB11_MSK
.set Motor_1_PWM_7_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set Motor_1_PWM_7_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set Motor_1_PWM_7_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set Motor_1_PWM_7_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set Motor_1_PWM_7_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set Motor_1_PWM_7_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set Motor_1_PWM_7_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set Motor_1_PWM_7_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set Motor_1_PWM_7_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set Motor_1_PWM_7_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB11_A0
.set Motor_1_PWM_7_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB11_A1
.set Motor_1_PWM_7_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set Motor_1_PWM_7_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB11_D0
.set Motor_1_PWM_7_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB11_D1
.set Motor_1_PWM_7_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set Motor_1_PWM_7_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set Motor_1_PWM_7_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB11_F0
.set Motor_1_PWM_7_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB11_F1
.set Motor_1_PWM_7_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set Motor_1_PWM_7_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set Motor_1_PWM_7_PWMUDB_sSTSReg_nrstSts_stsreg__0__MASK, 0x01
.set Motor_1_PWM_7_PWMUDB_sSTSReg_nrstSts_stsreg__0__POS, 0
.set Motor_1_PWM_7_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set Motor_1_PWM_7_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB10_11_ST
.set Motor_1_PWM_7_PWMUDB_sSTSReg_nrstSts_stsreg__1__MASK, 0x02
.set Motor_1_PWM_7_PWMUDB_sSTSReg_nrstSts_stsreg__1__POS, 1
.set Motor_1_PWM_7_PWMUDB_sSTSReg_nrstSts_stsreg__2__MASK, 0x04
.set Motor_1_PWM_7_PWMUDB_sSTSReg_nrstSts_stsreg__2__POS, 2
.set Motor_1_PWM_7_PWMUDB_sSTSReg_nrstSts_stsreg__3__MASK, 0x08
.set Motor_1_PWM_7_PWMUDB_sSTSReg_nrstSts_stsreg__3__POS, 3
.set Motor_1_PWM_7_PWMUDB_sSTSReg_nrstSts_stsreg__5__MASK, 0x20
.set Motor_1_PWM_7_PWMUDB_sSTSReg_nrstSts_stsreg__5__POS, 5
.set Motor_1_PWM_7_PWMUDB_sSTSReg_nrstSts_stsreg__MASK, 0x2F
.set Motor_1_PWM_7_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_REG, CYREG_B0_UDB10_MSK
.set Motor_1_PWM_7_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set Motor_1_PWM_7_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_REG, CYREG_B0_UDB10_ST

/* Motor_1_PWM_8_PWMUDB */
.set Motor_1_PWM_8_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set Motor_1_PWM_8_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set Motor_1_PWM_8_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set Motor_1_PWM_8_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set Motor_1_PWM_8_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set Motor_1_PWM_8_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set Motor_1_PWM_8_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set Motor_1_PWM_8_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set Motor_1_PWM_8_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set Motor_1_PWM_8_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK, 0x80
.set Motor_1_PWM_8_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS, 7
.set Motor_1_PWM_8_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set Motor_1_PWM_8_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB03_CTL
.set Motor_1_PWM_8_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set Motor_1_PWM_8_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB03_CTL
.set Motor_1_PWM_8_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set Motor_1_PWM_8_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK, 0x80
.set Motor_1_PWM_8_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set Motor_1_PWM_8_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB03_MSK
.set Motor_1_PWM_8_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set Motor_1_PWM_8_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set Motor_1_PWM_8_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set Motor_1_PWM_8_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set Motor_1_PWM_8_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set Motor_1_PWM_8_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set Motor_1_PWM_8_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set Motor_1_PWM_8_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set Motor_1_PWM_8_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set Motor_1_PWM_8_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB04_A0
.set Motor_1_PWM_8_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB04_A1
.set Motor_1_PWM_8_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set Motor_1_PWM_8_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB04_D0
.set Motor_1_PWM_8_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB04_D1
.set Motor_1_PWM_8_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set Motor_1_PWM_8_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set Motor_1_PWM_8_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB04_F0
.set Motor_1_PWM_8_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB04_F1
.set Motor_1_PWM_8_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set Motor_1_PWM_8_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set Motor_1_PWM_8_PWMUDB_sSTSReg_nrstSts_stsreg__0__MASK, 0x01
.set Motor_1_PWM_8_PWMUDB_sSTSReg_nrstSts_stsreg__0__POS, 0
.set Motor_1_PWM_8_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set Motor_1_PWM_8_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set Motor_1_PWM_8_PWMUDB_sSTSReg_nrstSts_stsreg__2__MASK, 0x04
.set Motor_1_PWM_8_PWMUDB_sSTSReg_nrstSts_stsreg__2__POS, 2
.set Motor_1_PWM_8_PWMUDB_sSTSReg_nrstSts_stsreg__3__MASK, 0x08
.set Motor_1_PWM_8_PWMUDB_sSTSReg_nrstSts_stsreg__3__POS, 3
.set Motor_1_PWM_8_PWMUDB_sSTSReg_nrstSts_stsreg__5__MASK, 0x20
.set Motor_1_PWM_8_PWMUDB_sSTSReg_nrstSts_stsreg__5__POS, 5
.set Motor_1_PWM_8_PWMUDB_sSTSReg_nrstSts_stsreg__MASK, 0x2D
.set Motor_1_PWM_8_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_REG, CYREG_B0_UDB04_MSK
.set Motor_1_PWM_8_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set Motor_1_PWM_8_PWMUDB_sSTSReg_nrstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set Motor_1_PWM_8_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set Motor_1_PWM_8_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CNT_REG, CYREG_B0_UDB04_ST_CTL
.set Motor_1_PWM_8_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB04_ST_CTL
.set Motor_1_PWM_8_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_REG, CYREG_B0_UDB04_ST

/* Motor_1_PWM_9_PWMUDB */
.set Motor_1_PWM_9_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Motor_1_PWM_9_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set Motor_1_PWM_9_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set Motor_1_PWM_9_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set Motor_1_PWM_9_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set Motor_1_PWM_9_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB04_05_MSK
.set Motor_1_PWM_9_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set Motor_1_PWM_9_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB04_05_MSK
.set Motor_1_PWM_9_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set Motor_1_PWM_9_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__MASK, 0x80
.set Motor_1_PWM_9_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__7__POS, 7
.set Motor_1_PWM_9_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Motor_1_PWM_9_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_REG, CYREG_B1_UDB04_CTL
.set Motor_1_PWM_9_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB04_ST_CTL
.set Motor_1_PWM_9_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_REG, CYREG_B1_UDB04_CTL
.set Motor_1_PWM_9_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB04_ST_CTL
.set Motor_1_PWM_9_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK, 0x80
.set Motor_1_PWM_9_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Motor_1_PWM_9_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PERIOD_REG, CYREG_B1_UDB04_MSK
.set Motor_1_PWM_9_PWMUDB_sCTRLReg_AsyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Motor_1_PWM_9_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set Motor_1_PWM_9_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set Motor_1_PWM_9_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set Motor_1_PWM_9_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set Motor_1_PWM_9_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Motor_1_PWM_9_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set Motor_1_PWM_9_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set Motor_1_PWM_9_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set Motor_1_PWM_9_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B1_UDB04_A0
.set Motor_1_PWM_9_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B1_UDB04_A1
.set Motor_1_PWM_9_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set Motor_1_PWM_9_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B1_UDB04_D0
.set Motor_1_PWM_9_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B1_UDB04_D1
.set Motor_1_PWM_9_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Motor_1_PWM_9_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set Motor_1_PWM_9_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B1_UDB04_F0
.set Motor_1_PWM_9_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B1_UDB04_F1
.set Motor_1_PWM_9_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Motor_1_PWM_9_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Motor_1_PWM_9_PWMUDB_sSTSReg_nrstSts_stsreg__0__MASK, 0x01
.set Motor_1_PWM_9_PWMUDB_sSTSReg_nrstSts_stsreg__0__POS, 0
.set Motor_1_PWM_9_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Motor_1_PWM_9_PWMUDB_sSTSReg_nrstSts_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set Motor_1_PWM_9_PWMUDB_sSTSReg_nrstSts_stsreg__2__MASK, 0x04
.set Motor_1_PWM_9_PWMUDB_sSTSReg_nrstSts_stsreg__2__POS, 2
.set Motor_1_PWM_9_PWMUDB_sSTSReg_nrstSts_stsreg__3__MASK, 0x08
.set Motor_1_PWM_9_PWMUDB_sSTSReg_nrstSts_stsreg__3__POS, 3
.set Motor_1_PWM_9_PWMUDB_sSTSReg_nrstSts_stsreg__5__MASK, 0x20
.set Motor_1_PWM_9_PWMUDB_sSTSReg_nrstSts_stsreg__5__POS, 5
.set Motor_1_PWM_9_PWMUDB_sSTSReg_nrstSts_stsreg__MASK, 0x2D
.set Motor_1_PWM_9_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_REG, CYREG_B1_UDB04_MSK
.set Motor_1_PWM_9_PWMUDB_sSTSReg_nrstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Motor_1_PWM_9_PWMUDB_sSTSReg_nrstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Motor_1_PWM_9_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Motor_1_PWM_9_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CNT_REG, CYREG_B1_UDB04_ST_CTL
.set Motor_1_PWM_9_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB04_ST_CTL
.set Motor_1_PWM_9_PWMUDB_sSTSReg_nrstSts_stsreg__STATUS_REG, CYREG_B1_UDB04_ST

/* Motor_1_Status_Reg_1 */
.set Motor_1_Status_Reg_1_sts_sts_reg__0__MASK, 0x01
.set Motor_1_Status_Reg_1_sts_sts_reg__0__POS, 0
.set Motor_1_Status_Reg_1_sts_sts_reg__1__MASK, 0x02
.set Motor_1_Status_Reg_1_sts_sts_reg__1__POS, 1
.set Motor_1_Status_Reg_1_sts_sts_reg__MASK, 0x03
.set Motor_1_Status_Reg_1_sts_sts_reg__MASK_REG, CYREG_B0_UDB15_MSK
.set Motor_1_Status_Reg_1_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set Motor_1_Status_Reg_1_sts_sts_reg__STATUS_REG, CYREG_B0_UDB15_ST

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x00
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x01
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x01

/* Pin_1 */
.set Pin_1__0__MASK, 0x04
.set Pin_1__0__PC, CYREG_PRT12_PC2
.set Pin_1__0__PORT, 12
.set Pin_1__0__SHIFT, 2
.set Pin_1__AG, CYREG_PRT12_AG
.set Pin_1__BIE, CYREG_PRT12_BIE
.set Pin_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pin_1__BYP, CYREG_PRT12_BYP
.set Pin_1__DM0, CYREG_PRT12_DM0
.set Pin_1__DM1, CYREG_PRT12_DM1
.set Pin_1__DM2, CYREG_PRT12_DM2
.set Pin_1__DR, CYREG_PRT12_DR
.set Pin_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Pin_1__MASK, 0x04
.set Pin_1__PORT, 12
.set Pin_1__PRT, CYREG_PRT12_PRT
.set Pin_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pin_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pin_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pin_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pin_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pin_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pin_1__PS, CYREG_PRT12_PS
.set Pin_1__SHIFT, 2
.set Pin_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pin_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pin_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pin_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pin_1__SLW, CYREG_PRT12_SLW

/* Pin_2 */
.set Pin_2__0__MASK, 0x08
.set Pin_2__0__PC, CYREG_PRT12_PC3
.set Pin_2__0__PORT, 12
.set Pin_2__0__SHIFT, 3
.set Pin_2__AG, CYREG_PRT12_AG
.set Pin_2__BIE, CYREG_PRT12_BIE
.set Pin_2__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pin_2__BYP, CYREG_PRT12_BYP
.set Pin_2__DM0, CYREG_PRT12_DM0
.set Pin_2__DM1, CYREG_PRT12_DM1
.set Pin_2__DM2, CYREG_PRT12_DM2
.set Pin_2__DR, CYREG_PRT12_DR
.set Pin_2__INP_DIS, CYREG_PRT12_INP_DIS
.set Pin_2__MASK, 0x08
.set Pin_2__PORT, 12
.set Pin_2__PRT, CYREG_PRT12_PRT
.set Pin_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pin_2__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pin_2__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pin_2__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pin_2__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pin_2__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pin_2__PS, CYREG_PRT12_PS
.set Pin_2__SHIFT, 3
.set Pin_2__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pin_2__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pin_2__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pin_2__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pin_2__SLW, CYREG_PRT12_SLW

/* Pin_3 */
.set Pin_3__0__MASK, 0x10
.set Pin_3__0__PC, CYREG_PRT12_PC4
.set Pin_3__0__PORT, 12
.set Pin_3__0__SHIFT, 4
.set Pin_3__AG, CYREG_PRT12_AG
.set Pin_3__BIE, CYREG_PRT12_BIE
.set Pin_3__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pin_3__BYP, CYREG_PRT12_BYP
.set Pin_3__DM0, CYREG_PRT12_DM0
.set Pin_3__DM1, CYREG_PRT12_DM1
.set Pin_3__DM2, CYREG_PRT12_DM2
.set Pin_3__DR, CYREG_PRT12_DR
.set Pin_3__INP_DIS, CYREG_PRT12_INP_DIS
.set Pin_3__MASK, 0x10
.set Pin_3__PORT, 12
.set Pin_3__PRT, CYREG_PRT12_PRT
.set Pin_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pin_3__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pin_3__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pin_3__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pin_3__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pin_3__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pin_3__PS, CYREG_PRT12_PS
.set Pin_3__SHIFT, 4
.set Pin_3__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pin_3__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pin_3__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pin_3__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pin_3__SLW, CYREG_PRT12_SLW

/* Pin_4 */
.set Pin_4__0__MASK, 0x20
.set Pin_4__0__PC, CYREG_PRT12_PC5
.set Pin_4__0__PORT, 12
.set Pin_4__0__SHIFT, 5
.set Pin_4__AG, CYREG_PRT12_AG
.set Pin_4__BIE, CYREG_PRT12_BIE
.set Pin_4__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pin_4__BYP, CYREG_PRT12_BYP
.set Pin_4__DM0, CYREG_PRT12_DM0
.set Pin_4__DM1, CYREG_PRT12_DM1
.set Pin_4__DM2, CYREG_PRT12_DM2
.set Pin_4__DR, CYREG_PRT12_DR
.set Pin_4__INP_DIS, CYREG_PRT12_INP_DIS
.set Pin_4__MASK, 0x20
.set Pin_4__PORT, 12
.set Pin_4__PRT, CYREG_PRT12_PRT
.set Pin_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pin_4__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pin_4__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pin_4__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pin_4__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pin_4__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pin_4__PS, CYREG_PRT12_PS
.set Pin_4__SHIFT, 5
.set Pin_4__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pin_4__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pin_4__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pin_4__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pin_4__SLW, CYREG_PRT12_SLW

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 0
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_MEMBER_5A, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_DIE_PANTHER, 2
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_DIE_PANTHER
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC5LP, 3
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x0E13C069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_5B, 3
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5A
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REV_PANTHER_PRODUCTION
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_DATA_CACHE_ENABLED, 0
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_REQXRES, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DEBUG_ENABLE_MASK, 0x01
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DBG_DBE
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x1000
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000000
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x4000
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0, 5
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1, 5
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2, 5
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3, 5
.set CYDEV_VIO3_MV, 5000
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
