[#xtheadint]
== Acceleration interruption instructions

[NOTE,caption=Frozen]
The `XTheadInt` extension is `stable`.

The `XTheadInt` ISA extension provides instructions to reduce the code size of ISRs and/or the interrupt latencies that are caused by ISR entry/exit code.

Extension version: 1.0.

The table below gives an overview of the instructions:

[cols="^3,^3,12,18",stripes=even,options="header"]
|===
| RV32 | RV64 | Mnemonic              | Instruction
| Y    | Y    | th.ipush | <<#xtheadint-insns-ipush>>
| Y    | Y    | th.ipop  | <<#xtheadint-insns-ipop>>
|===

=== Availability

The `XTheadInt` extension's availability can be probed via the
`th.mxstatus`.THEADISAEE bit (bit 22).
The `XTheadInt` extension is available if and only if this bit is `1`.
Refer to <<#xtheadmxstatus>> for more information about the `th.mxstatus` CSR.

[#xtheadint-insns,reftext="Instructions"]
=== Instructions
include::xtheadint/ipush.adoc[]
<<<
include::xtheadint/ipop.adoc[]
