Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/ise/git/DC_backwards/DC_backwards/TX_DAC_control_w_regInterface_tb_isim_beh.exe -prj /home/ise/git/DC_backwards/DC_backwards/TX_DAC_control_w_regInterface_tb_beh.prj work.TX_DAC_control_w_regInterface_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/git/DC_backwards/DC_backwards/target_x_dac_control/src/xgen_klm_scrod_bus.vhd" into library work
Parsing VHDL file "/home/ise/git/DC_backwards/DC_backwards/target_x_dac_control/src/xgen_axistream_32.vhd" into library work
Parsing VHDL file "/home/ise/git/DC_backwards/DC_backwards/target_x_dac_control/src/tx_dac_control.vhd" into library work
Parsing VHDL file "/home/ise/git/DC_backwards/DC_backwards/target_x_dac_control/src/roling_register_p.vhd" into library work
Parsing VHDL file "/home/ise/git/DC_backwards/DC_backwards/target_x_dac_control/src/TargetX_DAC_TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 99144 KB
Fuse CPU Usage: 1220 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package attributes
Compiling package std_logic_misc
Compiling package numeric_std
Compiling package roling_register_p
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package xgen_axistream_32
Compiling package tx_dac_control_pack
Compiling architecture behavioral of entity TARGETX_DAC_CONTROL [targetx_dac_control_default]
Compiling architecture behavioral of entity tx_dac_control_w_reginterface_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 13 VHDL Units
Built simulation executable /home/ise/git/DC_backwards/DC_backwards/TX_DAC_control_w_regInterface_tb_isim_beh.exe
Fuse Memory Usage: 421520 KB
Fuse CPU Usage: 1530 ms
GCC CPU Usage: 690 ms
