{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 21 20:00:48 2019 " "Info: Processing started: Thu Nov 21 20:00:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off zjw_yiweiluoji -c zjw_yiweiluoji " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off zjw_yiweiluoji -c zjw_yiweiluoji" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zjw_yiweiluoji.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file zjw_yiweiluoji.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zjw_yiweiluoji-behave " "Info: Found design unit 1: zjw_yiweiluoji-behave" {  } { { "zjw_yiweiluoji.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_yiweiluoji/zjw_yiweiluoji.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 zjw_yiweiluoji " "Info: Found entity 1: zjw_yiweiluoji" {  } { { "zjw_yiweiluoji.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_yiweiluoji/zjw_yiweiluoji.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Block1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Info: Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/Users/apple/Desktop/数电实验三/zjw_yiweiluoji/Block1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "zjw_yiweiluoji " "Info: Elaborating entity \"zjw_yiweiluoji\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d zjw_yiweiluoji.vhd(25) " "Warning (10492): VHDL Process Statement warning at zjw_yiweiluoji.vhd(25): signal \"d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zjw_yiweiluoji.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_yiweiluoji/zjw_yiweiluoji.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d zjw_yiweiluoji.vhd(33) " "Warning (10492): VHDL Process Statement warning at zjw_yiweiluoji.vhd(33): signal \"d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zjw_yiweiluoji.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_yiweiluoji/zjw_yiweiluoji.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "d\[0\] FZ " "Warning: Converted the fan-out from the tri-state buffer \"d\[0\]\" to the node \"FZ\" into an OR gate" {  } { { "zjw_yiweiluoji.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_yiweiluoji/zjw_yiweiluoji.vhd" 13 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "d\[1\] FZ " "Warning: Converted the fan-out from the tri-state buffer \"d\[1\]\" to the node \"FZ\" into an OR gate" {  } { { "zjw_yiweiluoji.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_yiweiluoji/zjw_yiweiluoji.vhd" 13 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "d\[2\] FZ " "Warning: Converted the fan-out from the tri-state buffer \"d\[2\]\" to the node \"FZ\" into an OR gate" {  } { { "zjw_yiweiluoji.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_yiweiluoji/zjw_yiweiluoji.vhd" 13 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "d\[3\] FZ " "Warning: Converted the fan-out from the tri-state buffer \"d\[3\]\" to the node \"FZ\" into an OR gate" {  } { { "zjw_yiweiluoji.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_yiweiluoji/zjw_yiweiluoji.vhd" 13 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "d\[4\] FZ " "Warning: Converted the fan-out from the tri-state buffer \"d\[4\]\" to the node \"FZ\" into an OR gate" {  } { { "zjw_yiweiluoji.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_yiweiluoji/zjw_yiweiluoji.vhd" 13 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "d\[5\] FZ " "Warning: Converted the fan-out from the tri-state buffer \"d\[5\]\" to the node \"FZ\" into an OR gate" {  } { { "zjw_yiweiluoji.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_yiweiluoji/zjw_yiweiluoji.vhd" 13 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "d\[6\] FZ " "Warning: Converted the fan-out from the tri-state buffer \"d\[6\]\" to the node \"FZ\" into an OR gate" {  } { { "zjw_yiweiluoji.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_yiweiluoji/zjw_yiweiluoji.vhd" 13 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "d\[7\] FZ " "Warning: Converted the fan-out from the tri-state buffer \"d\[7\]\" to the node \"FZ\" into an OR gate" {  } { { "zjw_yiweiluoji.vhd" "" { Text "C:/Users/apple/Desktop/数电实验三/zjw_yiweiluoji/zjw_yiweiluoji.vhd" 13 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "44 " "Info: Implemented 44 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Info: Implemented 10 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "23 " "Info: Implemented 23 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "248 " "Info: Peak virtual memory: 248 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 21 20:00:52 2019 " "Info: Processing ended: Thu Nov 21 20:00:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
