Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Jul 19 12:51:23 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 26 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.177       -2.401                     16                10220        0.052        0.000                      0                10220        3.187        0.000                       0                  3305  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                    ------------         ----------      --------------
clk_fpga_0                               {0.000 12.500}       25.000          40.000          
design_1_i/clk_wiz_0/inst/clk_in1        {0.000 12.500}       25.000          40.000          
  clk_out1_design_1_clk_wiz_0_0          {0.000 4.167}        8.333           120.000         
  clkfbout_design_1_clk_wiz_0_0          {0.000 12.500}       25.000          40.000          
design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]  {0.000 5.000}        10.000          100.000         
design_1_i/util_ds_buf_1/U0/IBUF_OUT[0]  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                               3.615        0.000                      0                 9011        0.052        0.000                      0                 9011       11.520        0.000                       0                  3156  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    7.500        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0          0.067        0.000                      0                 1192        0.077        0.000                      0                 1192        3.187        0.000                       0                   145  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     22.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                               To Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                               --------                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0            clk_fpga_0                                     0.983        0.000                      0                   96        3.197        0.000                      0                   96  
design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]  clk_fpga_0                                     1.677        0.000                      0                   10        0.078        0.000                      0                   10  
design_1_i/util_ds_buf_1/U0/IBUF_OUT[0]  clk_fpga_0                                     2.847        0.000                      0                    1        0.305        0.000                      0                    1  
clk_fpga_0                               clk_out1_design_1_clk_wiz_0_0                 -0.177       -2.401                     16                  124        0.171        0.000                      0                  124  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.615ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.615ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/genblk1[56].data_loc_tracker_reg[56]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        8.447ns  (logic 2.130ns (25.215%)  route 6.317ns (74.785%))
  Logic Levels:           7  (LUT3=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 27.681 - 25.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 15.477 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    13.707    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.808 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.669    15.477    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X30Y36         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[56].data_loc_tracker_reg[56]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.524    16.001 r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[56].data_loc_tracker_reg[56]/Q
                         net (fo=19, routed)          1.548    17.549    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_tracker[56]
    SLICE_X32Y34         LUT3 (Prop_lut3_I2_O)        0.152    17.701 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[0]_i_13/O
                         net (fo=2, routed)           1.038    18.739    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[0]_i_13_n_0
    SLICE_X31Y31         LUT5 (Prop_lut5_I4_O)        0.348    19.087 f  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[0]_i_4/O
                         net (fo=4, routed)           0.608    19.696    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[0]_i_4_n_0
    SLICE_X30Y30         LUT3 (Prop_lut3_I2_O)        0.153    19.849 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[2]_i_16/O
                         net (fo=2, routed)           0.667    20.516    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[2]_i_16_n_0
    SLICE_X30Y32         LUT5 (Prop_lut5_I3_O)        0.331    20.847 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[1]_i_4/O
                         net (fo=3, routed)           0.925    21.772    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[1]_i_4_n_0
    SLICE_X30Y30         LUT5 (Prop_lut5_I2_O)        0.150    21.922 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[2]_i_7/O
                         net (fo=2, routed)           0.491    22.412    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[2]_i_7_n_0
    SLICE_X29Y30         LUT6 (Prop_lut6_I5_O)        0.348    22.760 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_6/O
                         net (fo=4, routed)           0.708    23.468    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_6_n_0
    SLICE_X28Y30         LUT5 (Prop_lut5_I0_O)        0.124    23.592 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[3]_i_1/O
                         net (fo=1, routed)           0.332    23.924    design_1_i/tdc_0/inst/trig_arbiter_inst/D[3]
    SLICE_X28Y31         FDRE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.489    27.681    design_1_i/tdc_0/inst/trig_arbiter_inst/clk40
    SLICE_X28Y31         FDRE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[3]/C
                         clock pessimism              0.266    27.947    
                         clock uncertainty           -0.377    27.570    
    SLICE_X28Y31         FDRE (Setup_fdre_C_D)       -0.031    27.539    design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[3]
  -------------------------------------------------------------------
                         required time                         27.539    
                         arrival time                         -23.924    
  -------------------------------------------------------------------
                         slack                                  3.615    

Slack (MET) :             3.983ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/genblk1[56].data_loc_tracker_reg[56]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        8.191ns  (logic 2.130ns (26.004%)  route 6.061ns (73.996%))
  Logic Levels:           7  (LUT3=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 27.681 - 25.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 15.477 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    13.707    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.808 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.669    15.477    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X30Y36         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[56].data_loc_tracker_reg[56]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.524    16.001 r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[56].data_loc_tracker_reg[56]/Q
                         net (fo=19, routed)          1.548    17.549    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_tracker[56]
    SLICE_X32Y34         LUT3 (Prop_lut3_I2_O)        0.152    17.701 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[0]_i_13/O
                         net (fo=2, routed)           1.038    18.739    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[0]_i_13_n_0
    SLICE_X31Y31         LUT5 (Prop_lut5_I4_O)        0.348    19.087 f  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[0]_i_4/O
                         net (fo=4, routed)           0.608    19.696    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[0]_i_4_n_0
    SLICE_X30Y30         LUT3 (Prop_lut3_I2_O)        0.153    19.849 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[2]_i_16/O
                         net (fo=2, routed)           0.667    20.516    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[2]_i_16_n_0
    SLICE_X30Y32         LUT5 (Prop_lut5_I3_O)        0.331    20.847 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[1]_i_4/O
                         net (fo=3, routed)           0.925    21.772    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[1]_i_4_n_0
    SLICE_X30Y30         LUT5 (Prop_lut5_I2_O)        0.150    21.922 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[2]_i_7/O
                         net (fo=2, routed)           0.491    22.412    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[2]_i_7_n_0
    SLICE_X29Y30         LUT6 (Prop_lut6_I5_O)        0.348    22.760 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_6/O
                         net (fo=4, routed)           0.784    23.544    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_6_n_0
    SLICE_X28Y31         LUT6 (Prop_lut6_I2_O)        0.124    23.668 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[4]_i_1/O
                         net (fo=1, routed)           0.000    23.668    design_1_i/tdc_0/inst/trig_arbiter_inst/D[4]
    SLICE_X28Y31         FDRE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.489    27.681    design_1_i/tdc_0/inst/trig_arbiter_inst/clk40
    SLICE_X28Y31         FDRE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[4]/C
                         clock pessimism              0.266    27.947    
                         clock uncertainty           -0.377    27.570    
    SLICE_X28Y31         FDRE (Setup_fdre_C_D)        0.081    27.651    design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[4]
  -------------------------------------------------------------------
                         required time                         27.651    
                         arrival time                         -23.668    
  -------------------------------------------------------------------
                         slack                                  3.983    

Slack (MET) :             3.985ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/genblk1[56].data_loc_tracker_reg[56]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        8.188ns  (logic 2.334ns (28.506%)  route 5.854ns (71.494%))
  Logic Levels:           7  (LUT3=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 27.681 - 25.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 15.477 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    13.707    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.808 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.669    15.477    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X30Y36         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[56].data_loc_tracker_reg[56]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.524    16.001 r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[56].data_loc_tracker_reg[56]/Q
                         net (fo=19, routed)          1.548    17.549    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_tracker[56]
    SLICE_X32Y34         LUT3 (Prop_lut3_I2_O)        0.152    17.701 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[0]_i_13/O
                         net (fo=2, routed)           1.038    18.739    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[0]_i_13_n_0
    SLICE_X31Y31         LUT5 (Prop_lut5_I4_O)        0.348    19.087 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[0]_i_4/O
                         net (fo=4, routed)           0.608    19.696    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[0]_i_4_n_0
    SLICE_X30Y30         LUT3 (Prop_lut3_I2_O)        0.153    19.849 f  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[2]_i_16/O
                         net (fo=2, routed)           0.667    20.516    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[2]_i_16_n_0
    SLICE_X30Y32         LUT5 (Prop_lut5_I3_O)        0.355    20.871 f  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[2]_i_3/O
                         net (fo=4, routed)           0.727    21.597    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[2]_i_3_n_0
    SLICE_X29Y30         LUT3 (Prop_lut3_I1_O)        0.328    21.925 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[3]_i_4/O
                         net (fo=3, routed)           0.673    22.598    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[3]_i_4_n_0
    SLICE_X28Y30         LUT3 (Prop_lut3_I1_O)        0.146    22.744 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_7/O
                         net (fo=3, routed)           0.593    23.337    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_7_n_0
    SLICE_X28Y31         LUT6 (Prop_lut6_I5_O)        0.328    23.665 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_1/O
                         net (fo=1, routed)           0.000    23.665    design_1_i/tdc_0/inst/trig_arbiter_inst/D[6]
    SLICE_X28Y31         FDRE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.489    27.681    design_1_i/tdc_0/inst/trig_arbiter_inst/clk40
    SLICE_X28Y31         FDRE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[6]/C
                         clock pessimism              0.266    27.947    
                         clock uncertainty           -0.377    27.570    
    SLICE_X28Y31         FDRE (Setup_fdre_C_D)        0.079    27.649    design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[6]
  -------------------------------------------------------------------
                         required time                         27.649    
                         arrival time                         -23.665    
  -------------------------------------------------------------------
                         slack                                  3.985    

Slack (MET) :             3.989ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/genblk1[56].data_loc_tracker_reg[56]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        8.184ns  (logic 2.334ns (28.520%)  route 5.850ns (71.480%))
  Logic Levels:           7  (LUT3=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 27.681 - 25.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 15.477 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    13.707    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.808 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.669    15.477    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X30Y36         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[56].data_loc_tracker_reg[56]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.524    16.001 r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[56].data_loc_tracker_reg[56]/Q
                         net (fo=19, routed)          1.548    17.549    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_tracker[56]
    SLICE_X32Y34         LUT3 (Prop_lut3_I2_O)        0.152    17.701 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[0]_i_13/O
                         net (fo=2, routed)           1.038    18.739    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[0]_i_13_n_0
    SLICE_X31Y31         LUT5 (Prop_lut5_I4_O)        0.348    19.087 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[0]_i_4/O
                         net (fo=4, routed)           0.608    19.696    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[0]_i_4_n_0
    SLICE_X30Y30         LUT3 (Prop_lut3_I2_O)        0.153    19.849 f  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[2]_i_16/O
                         net (fo=2, routed)           0.667    20.516    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[2]_i_16_n_0
    SLICE_X30Y32         LUT5 (Prop_lut5_I3_O)        0.355    20.871 f  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[2]_i_3/O
                         net (fo=4, routed)           0.727    21.597    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[2]_i_3_n_0
    SLICE_X29Y30         LUT3 (Prop_lut3_I1_O)        0.328    21.925 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[3]_i_4/O
                         net (fo=3, routed)           0.673    22.598    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[3]_i_4_n_0
    SLICE_X28Y30         LUT3 (Prop_lut3_I1_O)        0.146    22.744 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_7/O
                         net (fo=3, routed)           0.589    23.333    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[6]_i_7_n_0
    SLICE_X28Y31         LUT6 (Prop_lut6_I0_O)        0.328    23.661 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[5]_i_1/O
                         net (fo=1, routed)           0.000    23.661    design_1_i/tdc_0/inst/trig_arbiter_inst/D[5]
    SLICE_X28Y31         FDRE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.489    27.681    design_1_i/tdc_0/inst/trig_arbiter_inst/clk40
    SLICE_X28Y31         FDRE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[5]/C
                         clock pessimism              0.266    27.947    
                         clock uncertainty           -0.377    27.570    
    SLICE_X28Y31         FDRE (Setup_fdre_C_D)        0.079    27.649    design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[5]
  -------------------------------------------------------------------
                         required time                         27.649    
                         arrival time                         -23.661    
  -------------------------------------------------------------------
                         slack                                  3.989    

Slack (MET) :             5.028ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/genblk1[56].data_loc_tracker_reg[56]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        7.094ns  (logic 2.006ns (28.278%)  route 5.088ns (71.722%))
  Logic Levels:           6  (LUT3=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 27.680 - 25.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 15.477 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    13.707    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.808 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.669    15.477    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X30Y36         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[56].data_loc_tracker_reg[56]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.524    16.001 r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[56].data_loc_tracker_reg[56]/Q
                         net (fo=19, routed)          1.548    17.549    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_tracker[56]
    SLICE_X32Y34         LUT3 (Prop_lut3_I2_O)        0.152    17.701 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[0]_i_13/O
                         net (fo=2, routed)           1.038    18.739    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[0]_i_13_n_0
    SLICE_X31Y31         LUT5 (Prop_lut5_I4_O)        0.348    19.087 f  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[0]_i_4/O
                         net (fo=4, routed)           0.608    19.696    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[0]_i_4_n_0
    SLICE_X30Y30         LUT3 (Prop_lut3_I2_O)        0.153    19.849 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[2]_i_16/O
                         net (fo=2, routed)           0.667    20.516    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[2]_i_16_n_0
    SLICE_X30Y32         LUT5 (Prop_lut5_I3_O)        0.331    20.847 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[1]_i_4/O
                         net (fo=3, routed)           0.925    21.772    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[1]_i_4_n_0
    SLICE_X30Y30         LUT5 (Prop_lut5_I2_O)        0.150    21.922 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[2]_i_7/O
                         net (fo=2, routed)           0.301    22.223    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[2]_i_7_n_0
    SLICE_X29Y30         LUT6 (Prop_lut6_I5_O)        0.348    22.571 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[2]_i_1/O
                         net (fo=1, routed)           0.000    22.571    design_1_i/tdc_0/inst/trig_arbiter_inst/D[2]
    SLICE_X29Y30         FDRE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.488    27.680    design_1_i/tdc_0/inst/trig_arbiter_inst/clk40
    SLICE_X29Y30         FDRE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[2]/C
                         clock pessimism              0.266    27.946    
                         clock uncertainty           -0.377    27.569    
    SLICE_X29Y30         FDRE (Setup_fdre_C_D)        0.029    27.598    design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[2]
  -------------------------------------------------------------------
                         required time                         27.598    
                         arrival time                         -22.571    
  -------------------------------------------------------------------
                         slack                                  5.028    

Slack (MET) :             5.304ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/genblk1[56].data_loc_tracker_reg[56]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        6.742ns  (logic 1.632ns (24.208%)  route 5.110ns (75.792%))
  Logic Levels:           5  (LUT3=2 LUT5=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 27.680 - 25.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 15.477 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    13.707    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.808 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.669    15.477    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X30Y36         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[56].data_loc_tracker_reg[56]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y36         FDRE (Prop_fdre_C_Q)         0.524    16.001 r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[56].data_loc_tracker_reg[56]/Q
                         net (fo=19, routed)          1.548    17.549    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_tracker[56]
    SLICE_X32Y34         LUT3 (Prop_lut3_I2_O)        0.152    17.701 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[0]_i_13/O
                         net (fo=2, routed)           1.038    18.739    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[0]_i_13_n_0
    SLICE_X31Y31         LUT5 (Prop_lut5_I4_O)        0.348    19.087 f  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[0]_i_4/O
                         net (fo=4, routed)           0.608    19.696    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[0]_i_4_n_0
    SLICE_X30Y30         LUT3 (Prop_lut3_I2_O)        0.153    19.849 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[2]_i_16/O
                         net (fo=2, routed)           0.667    20.516    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[2]_i_16_n_0
    SLICE_X30Y32         LUT5 (Prop_lut5_I3_O)        0.331    20.847 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[1]_i_4/O
                         net (fo=3, routed)           0.925    21.772    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[1]_i_4_n_0
    SLICE_X30Y30         LUT5 (Prop_lut5_I2_O)        0.124    21.896 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[1]_i_1/O
                         net (fo=1, routed)           0.323    22.219    design_1_i/tdc_0/inst/trig_arbiter_inst/D[1]
    SLICE_X29Y30         FDRE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.488    27.680    design_1_i/tdc_0/inst/trig_arbiter_inst/clk40
    SLICE_X29Y30         FDRE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[1]/C
                         clock pessimism              0.266    27.946    
                         clock uncertainty           -0.377    27.569    
    SLICE_X29Y30         FDRE (Setup_fdre_C_D)       -0.047    27.522    design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[1]
  -------------------------------------------------------------------
                         required time                         27.522    
                         arrival time                         -22.219    
  -------------------------------------------------------------------
                         slack                                  5.304    

Slack (MET) :             7.291ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/genblk1[61].data_loc_tracker_reg[61]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        4.706ns  (logic 1.164ns (24.733%)  route 3.542ns (75.266%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 27.691 - 25.000 ) 
    Source Clock Delay      (SCD):    2.979ns = ( 15.479 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    13.707    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.808 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.671    15.479    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X34Y38         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[61].data_loc_tracker_reg[61]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDRE (Prop_fdre_C_Q)         0.524    16.003 r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[61].data_loc_tracker_reg[61]/Q
                         net (fo=19, routed)          1.992    17.995    design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/data_loc_tracker[61]
    SLICE_X26Y44         LUT6 (Prop_lut6_I5_O)        0.124    18.119 r  design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata[29]_i_13/O
                         net (fo=1, routed)           0.000    18.119    design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata[29]_i_13_n_0
    SLICE_X26Y44         MUXF7 (Prop_muxf7_I1_O)      0.217    18.336 r  design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata_reg[29]_i_5/O
                         net (fo=1, routed)           1.551    19.886    design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata_reg[29]_i_5_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I5_O)        0.299    20.185 r  design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata[29]_i_1/O
                         net (fo=1, routed)           0.000    20.185    design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/reg_data_out__0[29]
    SLICE_X17Y42         FDRE                                         r  design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.499    27.691    design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y42         FDRE                                         r  design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                         clock pessimism              0.130    27.821    
                         clock uncertainty           -0.377    27.445    
    SLICE_X17Y42         FDRE (Setup_fdre_C_D)        0.031    27.476    design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         27.476    
                         arrival time                         -20.185    
  -------------------------------------------------------------------
                         slack                                  7.291    

Slack (MET) :             7.306ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/genblk1[51].data_loc_tracker_reg[51]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        4.750ns  (logic 1.185ns (24.946%)  route 3.565ns (75.054%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 27.680 - 25.000 ) 
    Source Clock Delay      (SCD):    3.055ns = ( 15.555 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    13.707    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.808 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.747    15.555    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X37Y36         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[51].data_loc_tracker_reg[51]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.459    16.014 r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[51].data_loc_tracker_reg[51]/Q
                         net (fo=21, routed)          1.583    17.597    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_tracker[51]
    SLICE_X32Y33         LUT6 (Prop_lut6_I0_O)        0.124    17.721 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[1]_i_9/O
                         net (fo=1, routed)           0.680    18.401    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[1]_i_9_n_0
    SLICE_X32Y33         LUT4 (Prop_lut4_I3_O)        0.150    18.551 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[1]_i_7/O
                         net (fo=2, routed)           0.700    19.251    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[1]_i_7_n_0
    SLICE_X31Y31         LUT5 (Prop_lut5_I4_O)        0.328    19.579 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[0]_i_7/O
                         net (fo=2, routed)           0.602    20.181    design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[0]_i_7_n_0
    SLICE_X30Y30         LUT6 (Prop_lut6_I5_O)        0.124    20.305 r  design_1_i/tdc_0/inst/data_recorder_inst/occupied_data_spaces[0]_i_1/O
                         net (fo=1, routed)           0.000    20.305    design_1_i/tdc_0/inst/trig_arbiter_inst/D[0]
    SLICE_X30Y30         FDRE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.488    27.680    design_1_i/tdc_0/inst/trig_arbiter_inst/clk40
    SLICE_X30Y30         FDRE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[0]/C
                         clock pessimism              0.230    27.911    
                         clock uncertainty           -0.377    27.534    
    SLICE_X30Y30         FDRE (Setup_fdre_C_D)        0.077    27.611    design_1_i/tdc_0/inst/trig_arbiter_inst/occupied_data_spaces_reg[0]
  -------------------------------------------------------------------
                         required time                         27.611    
                         arrival time                         -20.305    
  -------------------------------------------------------------------
                         slack                                  7.306    

Slack (MET) :             7.422ns  (required time - arrival time)
  Source:                 design_1_i/main_0/inst/RD_CLK_DELAY_1/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/main_0/inst/msg_reg[136]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        4.475ns  (logic 0.583ns (13.028%)  route 3.892ns (86.972%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 27.687 - 25.000 ) 
    Source Clock Delay      (SCD):    2.975ns = ( 15.475 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    13.707    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.808 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.667    15.475    design_1_i/main_0/inst/clk40
    SLICE_X7Y28          FDCE                                         r  design_1_i/main_0/inst/RD_CLK_DELAY_1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDCE (Prop_fdce_C_Q)         0.459    15.934 r  design_1_i/main_0/inst/RD_CLK_DELAY_1/Q
                         net (fo=6, routed)           1.537    17.471    design_1_i/main_0/inst/rd_clk_1
    SLICE_X3Y22          LUT4 (Prop_lut4_I2_O)        0.124    17.595 r  design_1_i/main_0/inst/msg[169]_i_2/O
                         net (fo=171, routed)         2.354    19.950    design_1_i/main_0/inst/msg[169]_i_2_n_0
    SLICE_X10Y28         FDRE                                         r  design_1_i/main_0/inst/msg_reg[136]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.495    27.687    design_1_i/main_0/inst/clk40
    SLICE_X10Y28         FDRE                                         r  design_1_i/main_0/inst/msg_reg[136]/C
                         clock pessimism              0.230    27.918    
                         clock uncertainty           -0.377    27.541    
    SLICE_X10Y28         FDRE (Setup_fdre_C_CE)      -0.169    27.372    design_1_i/main_0/inst/msg_reg[136]
  -------------------------------------------------------------------
                         required time                         27.372    
                         arrival time                         -19.950    
  -------------------------------------------------------------------
                         slack                                  7.422    

Slack (MET) :             7.422ns  (required time - arrival time)
  Source:                 design_1_i/main_0/inst/RD_CLK_DELAY_1/C
                            (falling edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/main_0/inst/msg_reg[137]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        4.475ns  (logic 0.583ns (13.028%)  route 3.892ns (86.972%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 27.687 - 25.000 ) 
    Source Clock Delay      (SCD):    2.975ns = ( 15.475 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    13.707    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.808 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.667    15.475    design_1_i/main_0/inst/clk40
    SLICE_X7Y28          FDCE                                         r  design_1_i/main_0/inst/RD_CLK_DELAY_1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDCE (Prop_fdce_C_Q)         0.459    15.934 r  design_1_i/main_0/inst/RD_CLK_DELAY_1/Q
                         net (fo=6, routed)           1.537    17.471    design_1_i/main_0/inst/rd_clk_1
    SLICE_X3Y22          LUT4 (Prop_lut4_I2_O)        0.124    17.595 r  design_1_i/main_0/inst/msg[169]_i_2/O
                         net (fo=171, routed)         2.354    19.950    design_1_i/main_0/inst/msg[169]_i_2_n_0
    SLICE_X10Y28         FDRE                                         r  design_1_i/main_0/inst/msg_reg[137]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.495    27.687    design_1_i/main_0/inst/clk40
    SLICE_X10Y28         FDRE                                         r  design_1_i/main_0/inst/msg_reg[137]/C
                         clock pessimism              0.230    27.918    
                         clock uncertainty           -0.377    27.541    
    SLICE_X10Y28         FDRE (Setup_fdre_C_CE)      -0.169    27.372    design_1_i/main_0/inst/msg_reg[137]
  -------------------------------------------------------------------
                         required time                         27.372    
                         arrival time                         -19.950    
  -------------------------------------------------------------------
                         slack                                  7.422    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[23].bram_wrdata_int_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.528%)  route 0.267ns (65.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.563     0.904    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X7Y57          FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[23].bram_wrdata_int_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.141     1.045 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[23].bram_wrdata_int_reg[23]/Q
                         net (fo=21, routed)          0.267     1.312    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/dinb[9]
    RAMB36_X0Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.876     1.246    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/clkb
    RAMB36_X0Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.282     0.964    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                      0.296     1.260    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.148ns (40.477%)  route 0.218ns (59.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.566     0.907    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X12Y46         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.148     1.055 r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]/Q
                         net (fo=9, routed)           0.218     1.272    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[19]
    SLICE_X13Y51         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.834     1.204    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X13Y51         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X13Y51         FDRE (Hold_fdre_C_D)         0.018     1.193    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[21].bram_wrdata_int_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.141ns (20.509%)  route 0.547ns (79.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.563     0.904    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X7Y57          FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[21].bram_wrdata_int_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y57          FDRE (Prop_fdre_C_Q)         0.141     1.045 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[21].bram_wrdata_int_reg[21]/Q
                         net (fo=4, routed)           0.547     1.591    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/dinb[1]
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.871     1.241    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.029     1.212    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[1])
                                                      0.296     1.508    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.164ns (28.950%)  route 0.402ns (71.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.583     0.924    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/s_axi_aclk
    SLICE_X4Y53          FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.164     1.088 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]/Q
                         net (fo=46, routed)          0.402     1.490    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/addrb[8]
    RAMB36_X0Y9          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.876     1.246    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/clkb
    RAMB36_X0Y9          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.029     1.217    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.400    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.321%)  route 0.157ns (52.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.584     0.925    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y41          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.157     1.222    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[3]
    SLICE_X4Y41          SRLC32E                                      r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.852     1.222    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y41          SRLC32E                                      r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.281     0.941    
    SLICE_X4Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.123    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/trig_arbiter_inst/should_send_soft_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/trig_arbiter_inst/msgcntr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.209ns (44.068%)  route 0.265ns (55.932%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.559     0.900    design_1_i/tdc_0/inst/trig_arbiter_inst/clk40
    SLICE_X20Y42         FDRE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/should_send_soft_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y42         FDRE (Prop_fdre_C_Q)         0.164     1.064 f  design_1_i/tdc_0/inst/trig_arbiter_inst/should_send_soft_rst_reg/Q
                         net (fo=14, routed)          0.265     1.329    design_1_i/tdc_0/inst/trig_arbiter_inst/should_send_soft_rst_reg_n_0
    SLICE_X23Y44         LUT5 (Prop_lut5_I0_O)        0.045     1.374 r  design_1_i/tdc_0/inst/trig_arbiter_inst/msgcntr[3]_i_3/O
                         net (fo=1, routed)           0.000     1.374    design_1_i/tdc_0/inst/trig_arbiter_inst/msgcntr[3]_i_3_n_0
    SLICE_X23Y44         FDRE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/msgcntr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.828     1.198    design_1_i/tdc_0/inst/trig_arbiter_inst/clk40
    SLICE_X23Y44         FDRE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/msgcntr_reg[3]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X23Y44         FDRE (Hold_fdre_C_D)         0.107     1.271    design_1_i/tdc_0/inst/trig_arbiter_inst/msgcntr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.564     0.905    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X17Y48         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/Q
                         net (fo=1, routed)           0.052     1.098    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[6]
    SLICE_X16Y48         LUT5 (Prop_lut5_I0_O)        0.045     1.143 r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[6]_i_1/O
                         net (fo=1, routed)           0.000     1.143    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[6]_i_1_n_0
    SLICE_X16Y48         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.832     1.202    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X16Y48         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/C
                         clock pessimism             -0.284     0.918    
    SLICE_X16Y48         FDRE (Hold_fdre_C_D)         0.121     1.039    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.564     0.905    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X17Y49         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/Q
                         net (fo=1, routed)           0.052     1.098    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[7]
    SLICE_X16Y49         LUT5 (Prop_lut5_I0_O)        0.045     1.143 r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[7]_i_1/O
                         net (fo=1, routed)           0.000     1.143    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[7]_i_1_n_0
    SLICE_X16Y49         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.832     1.202    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X16Y49         FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/C
                         clock pessimism             -0.284     0.918    
    SLICE_X16Y49         FDRE (Hold_fdre_C_D)         0.121     1.039    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.581     0.922    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X1Y54          FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141     1.063 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_temp_reg[5]/Q
                         net (fo=1, routed)           0.054     1.117    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rid_temp[5]
    SLICE_X0Y54          LUT4 (Prop_lut4_I3_O)        0.045     1.162 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[5]_i_1/O
                         net (fo=1, routed)           0.000     1.162    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[5]_i_1_n_0
    SLICE_X0Y54          FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.850     1.220    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X0Y54          FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int_reg[5]/C
                         clock pessimism             -0.285     0.935    
    SLICE_X0Y54          FDRE (Hold_fdre_C_D)         0.121     1.056    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.585     0.926    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X5Y45          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[19]/Q
                         net (fo=1, routed)           0.054     1.121    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[19]
    SLICE_X4Y45          LUT4 (Prop_lut4_I3_O)        0.045     1.166 r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[20]_i_1/O
                         net (fo=1, routed)           0.000     1.166    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[20]
    SLICE_X4Y45          FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.853     1.223    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X4Y45          FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]/C
                         clock pessimism             -0.284     0.939    
    SLICE_X4Y45          FDRE (Hold_fdre_C_D)         0.121     1.060    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB18_X1Y13  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB18_X1Y18  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB18_X1Y19  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y7   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y6   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y10  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y13  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y14  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y11  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y6   design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X12Y35  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X8Y35   design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X8Y34   design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X8Y34   design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X8Y33   design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X8Y33   design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X8Y34   design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X8Y34   design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X8Y35   design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X8Y35   design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X12Y38  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X12Y38  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X4Y34   design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X12Y38  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X12Y38  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X8Y42   design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X8Y42   design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X4Y34   design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X4Y34   design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X4Y34   design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.187ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/bramen_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.333ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        3.403ns  (logic 0.772ns (22.688%)  route 2.631ns (77.312%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 9.848 - 8.333 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 5.836 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.677     5.844    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     2.306 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.066    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.669     5.836    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X24Y43         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDRE (Prop_fdre_C_Q)         0.524     6.360 r  design_1_i/tdc_0/inst/data_recorder_inst/bramen_reg/Q
                         net (fo=61, routed)          1.067     7.426    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/ena
    SLICE_X23Y54         LUT3 (Prop_lut3_I2_O)        0.124     7.550 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__0/O
                         net (fo=16, routed)          0.385     7.936    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/pwropt_4
    SLICE_X24Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.060 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/xlnx_opt_LUT_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_203/O
                         net (fo=1, routed)           1.179     9.238    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_124
    RAMB36_X2Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.487     9.821    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.643 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     8.242    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.333 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.515     9.848    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.010     9.838    
                         clock uncertainty           -0.090     9.749    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.306    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.306    
                         arrival time                          -9.238    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.106ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.333ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        3.369ns  (logic 0.707ns (20.987%)  route 2.662ns (79.013%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 9.853 - 8.333 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 5.836 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.677     5.844    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     2.306 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.066    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.669     5.836    design_1_i/tdc_0/inst/data_recorder_inst/clk120_0
    SLICE_X23Y43         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDRE (Prop_fdre_C_Q)         0.459     6.295 f  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[16]/Q
                         net (fo=30, routed)          1.045     7.340    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/addra[16]
    SLICE_X29Y43         LUT3 (Prop_lut3_I0_O)        0.124     7.464 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=16, routed)          0.938     8.402    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/pwropt_4
    SLICE_X26Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.526 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/xlnx_opt_LUT_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_183/O
                         net (fo=1, routed)           0.679     9.204    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_114
    RAMB36_X1Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.487     9.821    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.643 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     8.242    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.333 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.520     9.853    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.010     9.843    
                         clock uncertainty           -0.090     9.754    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.311    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.311    
                         arrival time                          -9.204    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/bramen_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.333ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        3.354ns  (logic 0.772ns (23.016%)  route 2.582ns (76.984%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 9.841 - 8.333 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 5.836 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.677     5.844    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     2.306 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.066    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.669     5.836    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X24Y43         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDRE (Prop_fdre_C_Q)         0.524     6.360 r  design_1_i/tdc_0/inst/data_recorder_inst/bramen_reg/Q
                         net (fo=61, routed)          1.067     7.426    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/ena
    SLICE_X23Y54         LUT3 (Prop_lut3_I2_O)        0.124     7.550 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__0/O
                         net (fo=16, routed)          0.746     8.296    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/pwropt_4
    SLICE_X23Y66         LUT6 (Prop_lut6_I0_O)        0.124     8.420 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/xlnx_opt_LUT_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_205/O
                         net (fo=1, routed)           0.770     9.190    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_125
    RAMB36_X1Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.487     9.821    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.643 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     8.242    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.333 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.508     9.841    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.010     9.831    
                         clock uncertainty           -0.090     9.742    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.299    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.299    
                         arrival time                          -9.190    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/bramen_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.333ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        3.366ns  (logic 0.772ns (22.932%)  route 2.594ns (77.068%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 9.857 - 8.333 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 5.836 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.677     5.844    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     2.306 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.066    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.669     5.836    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X24Y43         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDRE (Prop_fdre_C_Q)         0.524     6.360 r  design_1_i/tdc_0/inst/data_recorder_inst/bramen_reg/Q
                         net (fo=61, routed)          1.067     7.426    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/ena
    SLICE_X23Y54         LUT3 (Prop_lut3_I2_O)        0.124     7.550 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__0/O
                         net (fo=16, routed)          0.902     8.453    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/pwropt_4
    SLICE_X35Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.577 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/xlnx_opt_LUT_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_195/O
                         net (fo=1, routed)           0.626     9.202    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_120
    RAMB36_X2Y11         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.487     9.821    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.643 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     8.242    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.333 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.524     9.857    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.010     9.847    
                         clock uncertainty           -0.090     9.758    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.315    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.315    
                         arrival time                          -9.202    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/bramen_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.333ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        3.343ns  (logic 0.772ns (23.096%)  route 2.571ns (76.904%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 9.847 - 8.333 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 5.836 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.677     5.844    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     2.306 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.066    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.669     5.836    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X24Y43         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDRE (Prop_fdre_C_Q)         0.524     6.360 r  design_1_i/tdc_0/inst/data_recorder_inst/bramen_reg/Q
                         net (fo=61, routed)          1.067     7.426    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/ena
    SLICE_X23Y54         LUT3 (Prop_lut3_I2_O)        0.124     7.550 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__0/O
                         net (fo=16, routed)          1.163     8.713    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/pwropt_4
    SLICE_X27Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.837 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/xlnx_opt_LUT_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_193/O
                         net (fo=1, routed)           0.341     9.178    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_119
    RAMB36_X1Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.487     9.821    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.643 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     8.242    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.333 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.514     9.847    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.010     9.837    
                         clock uncertainty           -0.090     9.748    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.305    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.305    
                         arrival time                          -9.178    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.333ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        3.455ns  (logic 0.707ns (20.462%)  route 2.748ns (79.538%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.530ns = ( 9.863 - 8.333 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 5.835 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.677     5.844    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     2.306 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.066    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.668     5.835    design_1_i/tdc_0/inst/data_recorder_inst/clk120_0
    SLICE_X23Y42         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         FDRE (Prop_fdre_C_Q)         0.459     6.294 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[14]/Q
                         net (fo=67, routed)          1.777     8.071    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/addra[14]
    SLICE_X32Y29         LUT6 (Prop_lut6_I3_O)        0.124     8.195 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_i_1__1/O
                         net (fo=1, routed)           0.161     8.356    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/ENA_I
    SLICE_X32Y29         LUT2 (Prop_lut2_I1_O)        0.124     8.480 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_ENARDEN_cooolgate_en_gate_261/O
                         net (fo=1, routed)           0.810     9.290    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_ENARDEN_cooolgate_en_sig_153
    RAMB18_X1Y12         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.487     9.821    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.643 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     8.242    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.333 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.530     9.863    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB18_X1Y12         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.105     9.968    
                         clock uncertainty           -0.090     9.878    
    RAMB18_X1Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.435    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          9.435    
                         arrival time                          -9.290    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/bramen_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.333ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        3.311ns  (logic 0.772ns (23.319%)  route 2.539ns (76.681%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 9.854 - 8.333 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 5.836 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.677     5.844    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     2.306 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.066    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.669     5.836    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X24Y43         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDRE (Prop_fdre_C_Q)         0.524     6.360 r  design_1_i/tdc_0/inst/data_recorder_inst/bramen_reg/Q
                         net (fo=61, routed)          1.067     7.426    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/ena
    SLICE_X23Y54         LUT3 (Prop_lut3_I2_O)        0.124     7.550 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__0/O
                         net (fo=16, routed)          0.788     8.338    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/pwropt_4
    SLICE_X32Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.462 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/xlnx_opt_LUT_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_191/O
                         net (fo=1, routed)           0.684     9.146    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_118
    RAMB36_X2Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.487     9.821    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.643 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     8.242    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.333 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.521     9.854    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.010     9.844    
                         clock uncertainty           -0.090     9.755    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.312    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.312    
                         arrival time                          -9.146    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/bramen_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.333ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        3.296ns  (logic 0.772ns (23.421%)  route 2.524ns (76.579%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.527ns = ( 9.860 - 8.333 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 5.836 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.677     5.844    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     2.306 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.066    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.669     5.836    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X24Y43         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDRE (Prop_fdre_C_Q)         0.524     6.360 r  design_1_i/tdc_0/inst/data_recorder_inst/bramen_reg/Q
                         net (fo=61, routed)          1.067     7.426    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/ena
    SLICE_X23Y54         LUT3 (Prop_lut3_I2_O)        0.124     7.550 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__0/O
                         net (fo=16, routed)          0.528     8.079    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/pwropt_4
    SLICE_X18Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.203 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/xlnx_opt_LUT_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_199/O
                         net (fo=1, routed)           0.929     9.132    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_122
    RAMB36_X0Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.487     9.821    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.643 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     8.242    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.333 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.527     9.860    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.010     9.850    
                         clock uncertainty           -0.090     9.761    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.318    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.318    
                         arrival time                          -9.132    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.333ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        3.412ns  (logic 0.707ns (20.723%)  route 2.705ns (79.277%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.534ns = ( 9.867 - 8.333 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 5.836 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.677     5.844    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     2.306 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.066    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.669     5.836    design_1_i/tdc_0/inst/data_recorder_inst/clk120_0
    SLICE_X23Y43         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDRE (Prop_fdre_C_Q)         0.459     6.295 f  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[16]/Q
                         net (fo=30, routed)          1.045     7.340    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/addra[16]
    SLICE_X29Y43         LUT3 (Prop_lut3_I0_O)        0.124     7.464 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3/O
                         net (fo=16, routed)          0.943     8.408    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/pwropt_4
    SLICE_X25Y35         LUT6 (Prop_lut6_I0_O)        0.124     8.532 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/xlnx_opt_LUT_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_187/O
                         net (fo=1, routed)           0.716     9.247    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_116
    RAMB36_X1Y7          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.487     9.821    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.643 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     8.242    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.333 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.534     9.867    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.105     9.972    
                         clock uncertainty           -0.090     9.882    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.439    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.439    
                         arrival time                          -9.247    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.211ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/bramen_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.333ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        3.258ns  (logic 0.772ns (23.696%)  route 2.486ns (76.304%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 9.847 - 8.333 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 5.836 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.677     5.844    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     2.306 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.066    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.669     5.836    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X24Y43         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDRE (Prop_fdre_C_Q)         0.524     6.360 r  design_1_i/tdc_0/inst/data_recorder_inst/bramen_reg/Q
                         net (fo=61, routed)          1.067     7.426    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/ena
    SLICE_X23Y54         LUT3 (Prop_lut3_I2_O)        0.124     7.550 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__0/O
                         net (fo=16, routed)          0.388     7.939    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/pwropt_4
    SLICE_X24Y54         LUT6 (Prop_lut6_I0_O)        0.124     8.063 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/xlnx_opt_LUT_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_197/O
                         net (fo=1, routed)           1.031     9.094    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_121
    RAMB36_X1Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.487     9.821    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.643 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     8.242    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.333 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.514     9.847    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.010     9.837    
                         clock uncertainty           -0.090     9.748    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.305    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.305    
                         arrival time                          -9.094    
  -------------------------------------------------------------------
                         slack                                  0.211    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/SAFETY_CKT_GEN.ENA_WITH_REG.ENA_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.839%)  route 0.252ns (64.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.559     0.559    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/clka
    SLICE_X21Y51         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=55, routed)          0.252     0.952    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/ram_rstreg_a
    SLICE_X24Y52         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/SAFETY_CKT_GEN.ENA_WITH_REG.ENA_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.828     0.828    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/clka
    SLICE_X24Y52         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/SAFETY_CKT_GEN.ENA_WITH_REG.ENA_dly_reg_reg/C
                         clock pessimism             -0.005     0.823    
    SLICE_X24Y52         FDRE (Hold_fdre_C_D)         0.052     0.875    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/SAFETY_CKT_GEN.ENA_WITH_REG.ENA_dly_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/bramen_enabler_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/bramen_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@4.167ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        0.344ns  (logic 0.212ns (61.597%)  route 0.132ns (38.403%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns = ( 4.995 - 4.167 ) 
    Source Clock Delay      (SCD):    0.560ns = ( 4.726 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.546     4.712    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053     3.659 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     4.141    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.560     4.726    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X24Y44         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramen_enabler_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDRE (Prop_fdre_C_Q)         0.167     4.893 r  design_1_i/tdc_0/inst/data_recorder_inst/bramen_enabler_reg[0]/Q
                         net (fo=3, routed)           0.132     5.025    design_1_i/tdc_0/inst/data_recorder_inst/bramen_enabler_reg_n_0_[0]
    SLICE_X24Y43         LUT4 (Prop_lut4_I2_O)        0.045     5.070 r  design_1_i/tdc_0/inst/data_recorder_inst/bramen_i_1/O
                         net (fo=1, routed)           0.000     5.070    design_1_i/tdc_0/inst/data_recorder_inst/bramen_i_1_n_0
    SLICE_X24Y43         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramen_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.812     4.979    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369     3.610 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     4.138    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.828     4.995    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X24Y43         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramen_reg/C  (IS_INVERTED)
                         clock pessimism             -0.249     4.745    
    SLICE_X24Y43         FDRE (Hold_fdre_C_D)         0.125     4.870    design_1_i/tdc_0/inst/data_recorder_inst/bramen_reg
  -------------------------------------------------------------------
                         required time                         -4.870    
                         arrival time                           5.070    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.469%)  route 0.160ns (55.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.559     0.559    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/clka
    SLICE_X21Y51         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.128     0.687 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/Q
                         net (fo=4, routed)           0.160     0.847    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]_0
    SLICE_X20Y51         SRL16E                                       r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.830     0.830    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/clka
    SLICE_X20Y51         SRL16E                                       r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism             -0.258     0.572    
    SLICE_X20Y51         SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     0.635    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         -0.635    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.POR_A_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.141ns (19.320%)  route 0.589ns (80.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.559     0.559    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/clka
    SLICE_X21Y51         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.POR_A_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.POR_A_reg_rep__0/Q
                         net (fo=21, routed)          0.589     1.289    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/SAFETY_CKT_GEN.POR_A_reg_rep__0
    RAMB36_X1Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.872     0.872    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     0.867    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                      0.189     1.056    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.POR_A_reg_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.852%)  route 0.098ns (30.148%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.559     0.559    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/clka
    SLICE_X21Y51         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.128     0.687 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/Q
                         net (fo=4, routed)           0.098     0.785    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr_n_2
    SLICE_X21Y51         LUT2 (Prop_lut2_I0_O)        0.099     0.884 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/SAFETY_CKT_GEN.POR_A_rep_i_1__0/O
                         net (fo=1, routed)           0.000     0.884    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]_2
    SLICE_X21Y51         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.POR_A_reg_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.830     0.830    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/clka
    SLICE_X21Y51         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.POR_A_reg_rep__0/C
                         clock pessimism             -0.271     0.559    
    SLICE_X21Y51         FDRE (Hold_fdre_C_D)         0.092     0.651    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.POR_A_reg_rep__0
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.POR_A_reg_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.637%)  route 0.099ns (30.363%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.559     0.559    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/clka
    SLICE_X21Y51         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.128     0.687 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/Q
                         net (fo=4, routed)           0.099     0.786    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr_n_2
    SLICE_X21Y51         LUT2 (Prop_lut2_I0_O)        0.099     0.885 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/SAFETY_CKT_GEN.POR_A_rep_i_1/O
                         net (fo=1, routed)           0.000     0.885    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]_1
    SLICE_X21Y51         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.POR_A_reg_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.830     0.830    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/clka
    SLICE_X21Y51         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.POR_A_reg_rep/C
                         clock pessimism             -0.271     0.559    
    SLICE_X21Y51         FDRE (Hold_fdre_C_D)         0.091     0.650    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.POR_A_reg_rep
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTREGARSTREG
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.141ns (24.139%)  route 0.443ns (75.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.559     0.559    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/clka
    SLICE_X21Y51         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=55, routed)          0.443     1.143    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ram_rstreg_a
    RAMB18_X1Y18         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTREGARSTREG
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.874     0.874    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB18_X1Y18         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     0.874    
    RAMB18_X1Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_RSTREGARSTREG)
                                                      0.021     0.895    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.895    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTREGARSTREG
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.141ns (24.139%)  route 0.443ns (75.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.559     0.559    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/clka
    SLICE_X21Y51         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y51         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=55, routed)          0.443     1.143    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/ram_rstreg_a
    RAMB18_X1Y19         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/RSTREGARSTREG
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.874     0.874    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB18_X1Y19         RAMB18E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     0.874    
    RAMB18_X1Y19         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_RSTREGARSTREG)
                                                      0.021     0.895    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.895    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/bram_overflows_tracker_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/bram_overflows_tracker_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@4.167ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        0.372ns  (logic 0.254ns (68.261%)  route 0.118ns (31.739%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns = ( 4.996 - 4.167 ) 
    Source Clock Delay      (SCD):    0.559ns = ( 4.725 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.546     4.712    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053     3.659 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     4.141    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.559     4.725    design_1_i/tdc_0/inst/data_recorder_inst/clk120_0
    SLICE_X21Y40         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bram_overflows_tracker_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_fdre_C_Q)         0.146     4.871 r  design_1_i/tdc_0/inst/data_recorder_inst/bram_overflows_tracker_reg[31]/Q
                         net (fo=2, routed)           0.118     4.989    design_1_i/tdc_0/inst/data_recorder_inst/bram_overflows_tracker[31]
    SLICE_X21Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     5.097 r  design_1_i/tdc_0/inst/data_recorder_inst/bram_overflows_tracker_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.097    design_1_i/tdc_0/inst/data_recorder_inst/bram_overflows_tracker_reg[28]_i_1_n_4
    SLICE_X21Y40         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bram_overflows_tracker_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.812     4.979    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369     3.610 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     4.138    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.829     4.996    design_1_i/tdc_0/inst/data_recorder_inst/clk120_0
    SLICE_X21Y40         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bram_overflows_tracker_reg[31]/C  (IS_INVERTED)
                         clock pessimism             -0.267     4.728    
    SLICE_X21Y40         FDRE (Hold_fdre_C_D)         0.112     4.840    design_1_i/tdc_0/inst/data_recorder_inst/bram_overflows_tracker_reg[31]
  -------------------------------------------------------------------
                         required time                         -4.840    
                         arrival time                           5.097    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/bram_overflows_tracker_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/bram_overflows_tracker_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@4.167ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        0.372ns  (logic 0.254ns (68.261%)  route 0.118ns (31.739%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns = ( 4.992 - 4.167 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 4.722 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.546     4.712    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053     3.659 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482     4.141    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.556     4.722    design_1_i/tdc_0/inst/data_recorder_inst/clk120_0
    SLICE_X21Y36         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bram_overflows_tracker_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y36         FDRE (Prop_fdre_C_Q)         0.146     4.868 r  design_1_i/tdc_0/inst/data_recorder_inst/bram_overflows_tracker_reg[15]/Q
                         net (fo=2, routed)           0.118     4.986    design_1_i/tdc_0/inst/data_recorder_inst/bram_overflows_tracker[15]
    SLICE_X21Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     5.094 r  design_1_i/tdc_0/inst/data_recorder_inst/bram_overflows_tracker_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.094    design_1_i/tdc_0/inst/data_recorder_inst/bram_overflows_tracker_reg[12]_i_1_n_4
    SLICE_X21Y36         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bram_overflows_tracker_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.812     4.979    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369     3.610 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528     4.138    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.825     4.992    design_1_i/tdc_0/inst/data_recorder_inst/clk120_0
    SLICE_X21Y36         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bram_overflows_tracker_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.266     4.725    
    SLICE_X21Y36         FDRE (Hold_fdre_C_D)         0.112     4.837    design_1_i/tdc_0/inst/data_recorder_inst/bram_overflows_tracker_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.837    
                         arrival time                           5.094    
  -------------------------------------------------------------------
                         slack                                  0.257    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.333       5.757      RAMB18_X1Y13     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.333       5.757      RAMB18_X1Y18     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.333       5.757      RAMB18_X1Y19     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.333       5.757      RAMB36_X0Y7      design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.333       5.757      RAMB36_X0Y6      design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.333       5.757      RAMB36_X2Y10     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.333       5.757      RAMB36_X1Y13     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.333       5.757      RAMB36_X1Y14     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.333       5.757      RAMB36_X0Y11     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.333       5.757      RAMB36_X2Y6      design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.333       205.027    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.167       3.187      SLICE_X20Y51     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.167       3.187      SLICE_X20Y51     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X24Y52     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.ENA_WITH_REG.ENA_dly_reg_D_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X21Y51     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X21Y51     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.POR_A_reg_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X21Y51     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.POR_A_reg_rep__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X21Y51     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X24Y52     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/SAFETY_CKT_GEN.ENA_WITH_REG.ENA_dly_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X20Y51     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X21Y38     design_1_i/tdc_0/inst/data_recorder_inst/bram_overflows_tracker_reg[20]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.167       3.187      SLICE_X20Y51     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.167       3.187      SLICE_X20Y51     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X21Y33     design_1_i/tdc_0/inst/data_recorder_inst/bram_overflows_tracker_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X21Y33     design_1_i/tdc_0/inst/data_recorder_inst/bram_overflows_tracker_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X21Y33     design_1_i/tdc_0/inst/data_recorder_inst/bram_overflows_tracker_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X21Y33     design_1_i/tdc_0/inst/data_recorder_inst/bram_overflows_tracker_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X20Y43     design_1_i/tdc_0/inst/data_recorder_inst/bramen_disabler_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X20Y43     design_1_i/tdc_0/inst/data_recorder_inst/bramen_disabler_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X24Y52     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.ENA_WITH_REG.ENA_dly_reg_D_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X24Y52     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/SAFETY_CKT_GEN.ENA_WITH_REG.ENA_dly_reg_D_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       22.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         25.000      22.845     BUFGCTRL_X0Y3    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.983ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.197ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.983ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/bramwe_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_fpga_0 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0 fall@20.833ns)
  Data Path Delay:        3.703ns  (logic 0.940ns (25.387%)  route 2.763ns (74.612%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        1.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 27.685 - 25.000 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 22.502 - 20.833 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     20.833    20.833 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.833 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.677    22.510    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    18.972 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    20.732    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    20.833 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.669    22.502    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X22Y44         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramwe_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.459    22.961 f  design_1_i/tdc_0/inst/data_recorder_inst/bramwe_reg/Q
                         net (fo=97, routed)          1.840    24.802    design_1_i/tdc_0/inst/data_recorder_inst/bramwe
    SLICE_X26Y32         LUT5 (Prop_lut5_I2_O)        0.154    24.956 r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[47]_i_2/O
                         net (fo=8, routed)           0.922    25.878    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[47]_i_2_n_0
    SLICE_X34Y33         LUT4 (Prop_lut4_I2_O)        0.327    26.205 r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[43]_i_1/O
                         net (fo=1, routed)           0.000    26.205    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[43]_i_1_n_0
    SLICE_X34Y33         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.493    27.685    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X34Y33         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[43]/C
                         clock pessimism              0.000    27.685    
                         clock uncertainty           -0.576    27.109    
    SLICE_X34Y33         FDRE (Setup_fdre_C_D)        0.079    27.188    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[43]
  -------------------------------------------------------------------
                         required time                         27.188    
                         arrival time                         -26.205    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             1.014ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/bramwe_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_fpga_0 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0 fall@20.833ns)
  Data Path Delay:        3.677ns  (logic 0.940ns (25.564%)  route 2.737ns (74.436%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        1.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 27.688 - 25.000 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 22.502 - 20.833 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     20.833    20.833 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.833 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.677    22.510    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    18.972 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    20.732    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    20.833 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.669    22.502    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X22Y44         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramwe_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.459    22.961 r  design_1_i/tdc_0/inst/data_recorder_inst/bramwe_reg/Q
                         net (fo=97, routed)          1.565    24.527    design_1_i/tdc_0/inst/data_recorder_inst/bramwe
    SLICE_X25Y33         LUT5 (Prop_lut5_I4_O)        0.154    24.681 r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[63]_i_4/O
                         net (fo=8, routed)           1.172    25.852    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[63]_i_4_n_0
    SLICE_X34Y37         LUT4 (Prop_lut4_I1_O)        0.327    26.179 r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[58]_i_1/O
                         net (fo=1, routed)           0.000    26.179    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[58]_i_1_n_0
    SLICE_X34Y37         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.496    27.688    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X34Y37         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[58]/C
                         clock pessimism              0.000    27.688    
                         clock uncertainty           -0.576    27.112    
    SLICE_X34Y37         FDRE (Setup_fdre_C_D)        0.081    27.193    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[58]
  -------------------------------------------------------------------
                         required time                         27.193    
                         arrival time                         -26.179    
  -------------------------------------------------------------------
                         slack                                  1.014    

Slack (MET) :             1.021ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/bramwe_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_fpga_0 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0 fall@20.833ns)
  Data Path Delay:        3.607ns  (logic 0.943ns (26.142%)  route 2.664ns (73.858%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        1.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 27.676 - 25.000 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 22.502 - 20.833 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     20.833    20.833 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.833 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.677    22.510    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    18.972 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    20.732    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    20.833 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.669    22.502    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X22Y44         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramwe_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.459    22.961 f  design_1_i/tdc_0/inst/data_recorder_inst/bramwe_reg/Q
                         net (fo=97, routed)          1.669    24.630    design_1_i/tdc_0/inst/data_recorder_inst/bramwe
    SLICE_X26Y32         LUT5 (Prop_lut5_I3_O)        0.152    24.782 r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[7]_i_2/O
                         net (fo=8, routed)           0.996    25.778    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[7]_i_2_n_0
    SLICE_X25Y29         LUT4 (Prop_lut4_I2_O)        0.332    26.110 r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[2]_i_1/O
                         net (fo=1, routed)           0.000    26.110    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[2]_i_1_n_0
    SLICE_X25Y29         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.484    27.676    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X25Y29         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[2]/C
                         clock pessimism              0.000    27.676    
                         clock uncertainty           -0.576    27.100    
    SLICE_X25Y29         FDRE (Setup_fdre_C_D)        0.031    27.131    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[2]
  -------------------------------------------------------------------
                         required time                         27.131    
                         arrival time                         -26.110    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.056ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/bramwe_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_fpga_0 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0 fall@20.833ns)
  Data Path Delay:        3.631ns  (logic 0.940ns (25.889%)  route 2.691ns (74.111%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 27.686 - 25.000 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 22.502 - 20.833 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     20.833    20.833 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.833 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.677    22.510    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    18.972 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    20.732    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    20.833 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.669    22.502    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X22Y44         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramwe_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.459    22.961 f  design_1_i/tdc_0/inst/data_recorder_inst/bramwe_reg/Q
                         net (fo=97, routed)          1.840    24.802    design_1_i/tdc_0/inst/data_recorder_inst/bramwe
    SLICE_X26Y32         LUT5 (Prop_lut5_I2_O)        0.154    24.956 r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[47]_i_2/O
                         net (fo=8, routed)           0.851    25.806    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[47]_i_2_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I4_O)        0.327    26.133 r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[44]_i_1/O
                         net (fo=1, routed)           0.000    26.133    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[44]_i_1_n_0
    SLICE_X32Y34         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.494    27.686    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X32Y34         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[44]/C
                         clock pessimism              0.000    27.686    
                         clock uncertainty           -0.576    27.110    
    SLICE_X32Y34         FDRE (Setup_fdre_C_D)        0.079    27.189    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[44]
  -------------------------------------------------------------------
                         required time                         27.189    
                         arrival time                         -26.133    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.057ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/bramwe_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_fpga_0 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0 fall@20.833ns)
  Data Path Delay:        3.582ns  (logic 0.940ns (26.245%)  route 2.642ns (73.755%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 27.686 - 25.000 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 22.502 - 20.833 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     20.833    20.833 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.833 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.677    22.510    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    18.972 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    20.732    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    20.833 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.669    22.502    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X22Y44         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramwe_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.459    22.961 f  design_1_i/tdc_0/inst/data_recorder_inst/bramwe_reg/Q
                         net (fo=97, routed)          1.840    24.802    design_1_i/tdc_0/inst/data_recorder_inst/bramwe
    SLICE_X26Y32         LUT5 (Prop_lut5_I2_O)        0.154    24.956 r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[47]_i_2/O
                         net (fo=8, routed)           0.801    25.757    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[47]_i_2_n_0
    SLICE_X35Y34         LUT6 (Prop_lut6_I4_O)        0.327    26.084 r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[46]_i_1/O
                         net (fo=1, routed)           0.000    26.084    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[46]_i_1_n_0
    SLICE_X35Y34         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.494    27.686    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X35Y34         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[46]/C
                         clock pessimism              0.000    27.686    
                         clock uncertainty           -0.576    27.110    
    SLICE_X35Y34         FDRE (Setup_fdre_C_D)        0.031    27.141    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[46]
  -------------------------------------------------------------------
                         required time                         27.141    
                         arrival time                         -26.084    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.076ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_fpga_0 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0 fall@20.833ns)
  Data Path Delay:        3.606ns  (logic 0.583ns (16.169%)  route 3.023ns (83.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 27.680 - 25.000 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 22.501 - 20.833 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     20.833    20.833 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.833 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.677    22.510    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    18.972 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    20.732    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    20.833 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.668    22.501    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X22Y41         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.459    22.960 r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[1]/Q
                         net (fo=36, routed)          3.023    25.983    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg_n_0_[1]
    SLICE_X30Y29         LUT6 (Prop_lut6_I0_O)        0.124    26.107 r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[39]_i_1/O
                         net (fo=1, routed)           0.000    26.107    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[39]_i_1_n_0
    SLICE_X30Y29         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.488    27.680    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X30Y29         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[39]/C
                         clock pessimism              0.000    27.680    
                         clock uncertainty           -0.576    27.104    
    SLICE_X30Y29         FDRE (Setup_fdre_C_D)        0.079    27.183    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[39]
  -------------------------------------------------------------------
                         required time                         27.183    
                         arrival time                         -26.107    
  -------------------------------------------------------------------
                         slack                                  1.076    

Slack (MET) :             1.077ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_fpga_0 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0 fall@20.833ns)
  Data Path Delay:        3.609ns  (logic 0.583ns (16.155%)  route 3.026ns (83.845%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 27.684 - 25.000 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 22.501 - 20.833 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     20.833    20.833 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.833 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.677    22.510    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    18.972 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    20.732    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    20.833 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.668    22.501    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X22Y41         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.459    22.960 r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[1]/Q
                         net (fo=36, routed)          3.026    25.986    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg_n_0_[1]
    SLICE_X32Y32         LUT6 (Prop_lut6_I1_O)        0.124    26.110 r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[22]_i_1/O
                         net (fo=1, routed)           0.000    26.110    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[22]_i_1_n_0
    SLICE_X32Y32         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.492    27.684    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X32Y32         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[22]/C
                         clock pessimism              0.000    27.684    
                         clock uncertainty           -0.576    27.108    
    SLICE_X32Y32         FDRE (Setup_fdre_C_D)        0.079    27.187    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[22]
  -------------------------------------------------------------------
                         required time                         27.187    
                         arrival time                         -26.110    
  -------------------------------------------------------------------
                         slack                                  1.077    

Slack (MET) :             1.096ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/bramwe_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_fpga_0 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0 fall@20.833ns)
  Data Path Delay:        3.548ns  (logic 0.937ns (26.408%)  route 2.611ns (73.592%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        1.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 27.691 - 25.000 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 22.502 - 20.833 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     20.833    20.833 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.833 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.677    22.510    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    18.972 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    20.732    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    20.833 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.669    22.502    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X22Y44         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramwe_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.459    22.961 f  design_1_i/tdc_0/inst/data_recorder_inst/bramwe_reg/Q
                         net (fo=97, routed)          1.444    24.406    design_1_i/tdc_0/inst/data_recorder_inst/bramwe
    SLICE_X25Y32         LUT5 (Prop_lut5_I1_O)        0.152    24.558 r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[31]_i_2/O
                         net (fo=8, routed)           1.167    25.725    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[31]_i_2_n_0
    SLICE_X27Y43         LUT4 (Prop_lut4_I2_O)        0.326    26.051 r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[25]_i_1/O
                         net (fo=1, routed)           0.000    26.051    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[25]_i_1_n_0
    SLICE_X27Y43         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.499    27.691    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X27Y43         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[25]/C
                         clock pessimism              0.000    27.691    
                         clock uncertainty           -0.576    27.115    
    SLICE_X27Y43         FDRE (Setup_fdre_C_D)        0.031    27.146    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[25]
  -------------------------------------------------------------------
                         required time                         27.146    
                         arrival time                         -26.051    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.104ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/bramwe_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_fpga_0 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0 fall@20.833ns)
  Data Path Delay:        3.612ns  (logic 0.707ns (19.575%)  route 2.905ns (80.425%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        1.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 27.763 - 25.000 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 22.502 - 20.833 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     20.833    20.833 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.833 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.677    22.510    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    18.972 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    20.732    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    20.833 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.669    22.502    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X22Y44         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramwe_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.459    22.961 f  design_1_i/tdc_0/inst/data_recorder_inst/bramwe_reg/Q
                         net (fo=97, routed)          1.565    24.527    design_1_i/tdc_0/inst/data_recorder_inst/bramwe
    SLICE_X25Y33         LUT5 (Prop_lut5_I2_O)        0.124    24.651 r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[55]_i_2/O
                         net (fo=8, routed)           1.339    25.990    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[55]_i_2_n_0
    SLICE_X36Y37         LUT4 (Prop_lut4_I2_O)        0.124    26.114 r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[51]_i_1/O
                         net (fo=1, routed)           0.000    26.114    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[51]_i_1_n_0
    SLICE_X36Y37         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.571    27.763    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X36Y37         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[51]/C
                         clock pessimism              0.000    27.763    
                         clock uncertainty           -0.576    27.187    
    SLICE_X36Y37         FDRE (Setup_fdre_C_D)        0.031    27.218    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[51]
  -------------------------------------------------------------------
                         required time                         27.218    
                         arrival time                         -26.114    
  -------------------------------------------------------------------
                         slack                                  1.104    

Slack (MET) :             1.105ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_fpga_0 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0 fall@20.833ns)
  Data Path Delay:        3.529ns  (logic 0.583ns (16.519%)  route 2.946ns (83.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 27.680 - 25.000 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 22.501 - 20.833 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     20.833    20.833 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.833 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.677    22.510    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    18.972 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    20.732    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    20.833 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.668    22.501    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X22Y42         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_fdre_C_Q)         0.459    22.960 r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[0]/Q
                         net (fo=36, routed)          2.946    25.907    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg_n_0_[0]
    SLICE_X29Y29         LUT6 (Prop_lut6_I2_O)        0.124    26.031 r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[4]_i_1/O
                         net (fo=1, routed)           0.000    26.031    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[4]_i_1_n_0
    SLICE_X29Y29         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.488    27.680    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X29Y29         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[4]/C
                         clock pessimism              0.000    27.680    
                         clock uncertainty           -0.576    27.104    
    SLICE_X29Y29         FDRE (Setup_fdre_C_D)        0.032    27.136    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[4]
  -------------------------------------------------------------------
                         required time                         27.136    
                         arrival time                         -26.031    
  -------------------------------------------------------------------
                         slack                                  1.105    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.197ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.167ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        1.363ns  (logic 0.470ns (34.483%)  route 0.893ns (65.517%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.982ns
    Source Clock Delay      (SCD):    1.494ns = ( 5.661 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.487     5.654    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.477 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.494     5.661    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X22Y41         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.370     6.031 r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[1]/Q
                         net (fo=36, routed)          0.893     6.924    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg_n_0_[1]
    SLICE_X29Y43         LUT6 (Prop_lut6_I1_O)        0.100     7.024 r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[30]_i_1/O
                         net (fo=1, routed)           0.000     7.024    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[30]_i_1_n_0
    SLICE_X29Y43         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.674     2.982    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X29Y43         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[30]/C
                         clock pessimism              0.000     2.982    
                         clock uncertainty            0.576     3.558    
    SLICE_X29Y43         FDRE (Hold_fdre_C_D)         0.269     3.827    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[30]
  -------------------------------------------------------------------
                         required time                         -3.827    
                         arrival time                           7.024    
  -------------------------------------------------------------------
                         slack                                  3.197    

Slack (MET) :             3.271ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.167ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        1.500ns  (logic 0.470ns (31.343%)  route 1.030ns (68.657%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.982ns
    Source Clock Delay      (SCD):    1.494ns = ( 5.661 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.487     5.654    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.477 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.494     5.661    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X22Y41         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.370     6.031 r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[1]/Q
                         net (fo=36, routed)          1.030     7.061    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg_n_0_[1]
    SLICE_X30Y43         LUT6 (Prop_lut6_I0_O)        0.100     7.161 r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[31]_i_1/O
                         net (fo=1, routed)           0.000     7.161    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[31]_i_1_n_0
    SLICE_X30Y43         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.674     2.982    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X30Y43         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[31]/C
                         clock pessimism              0.000     2.982    
                         clock uncertainty            0.576     3.558    
    SLICE_X30Y43         FDRE (Hold_fdre_C_D)         0.331     3.889    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[31]
  -------------------------------------------------------------------
                         required time                         -3.889    
                         arrival time                           7.161    
  -------------------------------------------------------------------
                         slack                                  3.271    

Slack (MET) :             3.302ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.167ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        1.463ns  (logic 0.470ns (32.115%)  route 0.993ns (67.885%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.977ns
    Source Clock Delay      (SCD):    1.494ns = ( 5.661 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.487     5.654    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.477 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.494     5.661    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X22Y41         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.370     6.031 r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[1]/Q
                         net (fo=36, routed)          0.993     7.025    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg_n_0_[1]
    SLICE_X18Y35         LUT6 (Prop_lut6_I1_O)        0.100     7.125 r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[28]_i_1/O
                         net (fo=1, routed)           0.000     7.125    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[28]_i_1_n_0
    SLICE_X18Y35         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.669     2.977    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X18Y35         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[28]/C
                         clock pessimism              0.000     2.977    
                         clock uncertainty            0.576     3.553    
    SLICE_X18Y35         FDRE (Hold_fdre_C_D)         0.269     3.822    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[28]
  -------------------------------------------------------------------
                         required time                         -3.822    
                         arrival time                           7.125    
  -------------------------------------------------------------------
                         slack                                  3.302    

Slack (MET) :             3.330ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.167ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        1.550ns  (logic 0.470ns (30.323%)  route 1.080ns (69.677%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.972ns
    Source Clock Delay      (SCD):    1.494ns = ( 5.661 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.487     5.654    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.477 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.494     5.661    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X22Y41         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.370     6.031 r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[1]/Q
                         net (fo=36, routed)          1.080     7.111    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg_n_0_[1]
    SLICE_X20Y32         LUT6 (Prop_lut6_I0_O)        0.100     7.211 r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[15]_i_1/O
                         net (fo=1, routed)           0.000     7.211    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[15]_i_1_n_0
    SLICE_X20Y32         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.664     2.972    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X20Y32         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[15]/C
                         clock pessimism              0.000     2.972    
                         clock uncertainty            0.576     3.548    
    SLICE_X20Y32         FDRE (Hold_fdre_C_D)         0.333     3.881    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.881    
                         arrival time                           7.211    
  -------------------------------------------------------------------
                         slack                                  3.330    

Slack (MET) :             3.330ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.167ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        1.546ns  (logic 0.470ns (30.400%)  route 1.076ns (69.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.970ns
    Source Clock Delay      (SCD):    1.494ns = ( 5.661 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.487     5.654    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.477 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.494     5.661    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X22Y41         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.370     6.031 r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[1]/Q
                         net (fo=36, routed)          1.076     7.107    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg_n_0_[1]
    SLICE_X20Y31         LUT6 (Prop_lut6_I1_O)        0.100     7.207 r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[14]_i_1/O
                         net (fo=1, routed)           0.000     7.207    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[14]_i_1_n_0
    SLICE_X20Y31         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.662     2.970    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X20Y31         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[14]/C
                         clock pessimism              0.000     2.970    
                         clock uncertainty            0.576     3.546    
    SLICE_X20Y31         FDRE (Hold_fdre_C_D)         0.331     3.877    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.877    
                         arrival time                           7.207    
  -------------------------------------------------------------------
                         slack                                  3.330    

Slack (MET) :             3.339ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.167ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        1.557ns  (logic 0.470ns (30.186%)  route 1.087ns (69.814%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.972ns
    Source Clock Delay      (SCD):    1.494ns = ( 5.661 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.487     5.654    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.477 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.494     5.661    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X22Y41         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.370     6.031 r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[1]/Q
                         net (fo=36, routed)          1.087     7.118    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg_n_0_[1]
    SLICE_X20Y32         LUT6 (Prop_lut6_I0_O)        0.100     7.218 r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[7]_i_1/O
                         net (fo=1, routed)           0.000     7.218    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[7]_i_1_n_0
    SLICE_X20Y32         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.664     2.972    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X20Y32         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[7]/C
                         clock pessimism              0.000     2.972    
                         clock uncertainty            0.576     3.548    
    SLICE_X20Y32         FDRE (Hold_fdre_C_D)         0.331     3.879    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.879    
                         arrival time                           7.218    
  -------------------------------------------------------------------
                         slack                                  3.339    

Slack (MET) :             3.415ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/bram_overflows_tracker_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.167ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        1.562ns  (logic 0.882ns (56.462%)  route 0.680ns (43.538%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        1.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    1.494ns = ( 5.661 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.487     5.654    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.477 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.494     5.661    design_1_i/tdc_0/inst/data_recorder_inst/clk120_0
    SLICE_X21Y35         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bram_overflows_tracker_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDRE (Prop_fdre_C_Q)         0.370     6.031 r  design_1_i/tdc_0/inst/data_recorder_inst/bram_overflows_tracker_reg[10]/Q
                         net (fo=2, routed)           0.429     6.460    design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/bram_overflows_tracker[10]
    SLICE_X21Y27         LUT6 (Prop_lut6_I3_O)        0.100     6.560 r  design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata[10]_i_10/O
                         net (fo=1, routed)           0.000     6.560    design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata[10]_i_10_n_0
    SLICE_X21Y27         MUXF7 (Prop_muxf7_I0_O)      0.171     6.731 r  design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata_reg[10]_i_4/O
                         net (fo=1, routed)           0.251     6.982    design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata_reg[10]_i_4_n_0
    SLICE_X21Y26         LUT6 (Prop_lut6_I3_O)        0.241     7.223 r  design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000     7.223    design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/reg_data_out__0[10]
    SLICE_X21Y26         FDRE                                         r  design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.655     2.963    design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y26         FDRE                                         r  design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism              0.000     2.963    
                         clock uncertainty            0.576     3.539    
    SLICE_X21Y26         FDRE (Hold_fdre_C_D)         0.269     3.808    design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.808    
                         arrival time                           7.223    
  -------------------------------------------------------------------
                         slack                                  3.415    

Slack (MET) :             3.456ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.167ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        1.683ns  (logic 0.470ns (27.929%)  route 1.213ns (72.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.981ns
    Source Clock Delay      (SCD):    1.494ns = ( 5.661 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.487     5.654    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.477 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.494     5.661    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X22Y42         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_fdre_C_Q)         0.370     6.031 r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[0]/Q
                         net (fo=36, routed)          1.213     7.244    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg_n_0_[0]
    SLICE_X32Y42         LUT6 (Prop_lut6_I2_O)        0.100     7.344 r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[20]_i_1/O
                         net (fo=1, routed)           0.000     7.344    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[20]_i_1_n_0
    SLICE_X32Y42         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.673     2.981    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X32Y42         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[20]/C
                         clock pessimism              0.000     2.981    
                         clock uncertainty            0.576     3.557    
    SLICE_X32Y42         FDRE (Hold_fdre_C_D)         0.330     3.887    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.887    
                         arrival time                           7.344    
  -------------------------------------------------------------------
                         slack                                  3.456    

Slack (MET) :             3.502ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.167ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        1.665ns  (logic 0.470ns (28.223%)  route 1.195ns (71.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.484ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.978ns
    Source Clock Delay      (SCD):    1.494ns = ( 5.661 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.487     5.654    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.477 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.494     5.661    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X22Y42         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_fdre_C_Q)         0.370     6.031 r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[0]/Q
                         net (fo=36, routed)          1.195     7.226    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg_n_0_[0]
    SLICE_X35Y37         LUT6 (Prop_lut6_I1_O)        0.100     7.326 r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[55]_i_1/O
                         net (fo=1, routed)           0.000     7.326    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker[55]_i_1_n_0
    SLICE_X35Y37         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.670     2.978    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X35Y37         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[55]/C
                         clock pessimism              0.000     2.978    
                         clock uncertainty            0.576     3.554    
    SLICE_X35Y37         FDRE (Hold_fdre_C_D)         0.270     3.824    design_1_i/tdc_0/inst/data_recorder_inst/pl_data_loc_tracker_reg[55]
  -------------------------------------------------------------------
                         required time                         -3.824    
                         arrival time                           7.326    
  -------------------------------------------------------------------
                         slack                                  3.502    

Slack (MET) :             3.504ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/bram_overflows_tracker_reg[28]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.167ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        1.668ns  (logic 0.882ns (52.883%)  route 0.786ns (47.117%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        1.484ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.981ns
    Source Clock Delay      (SCD):    1.497ns = ( 5.664 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.487     5.654    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.477 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.497     5.664    design_1_i/tdc_0/inst/data_recorder_inst/clk120_0
    SLICE_X21Y40         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bram_overflows_tracker_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_fdre_C_Q)         0.370     6.034 r  design_1_i/tdc_0/inst/data_recorder_inst/bram_overflows_tracker_reg[28]/Q
                         net (fo=2, routed)           0.397     6.431    design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/bram_overflows_tracker[28]
    SLICE_X15Y40         LUT6 (Prop_lut6_I3_O)        0.100     6.531 r  design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata[28]_i_10/O
                         net (fo=1, routed)           0.000     6.531    design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata[28]_i_10_n_0
    SLICE_X15Y40         MUXF7 (Prop_muxf7_I0_O)      0.171     6.702 r  design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata_reg[28]_i_4/O
                         net (fo=1, routed)           0.389     7.091    design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata_reg[28]_i_4_n_0
    SLICE_X17Y42         LUT6 (Prop_lut6_I3_O)        0.241     7.332 r  design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata[28]_i_1/O
                         net (fo=1, routed)           0.000     7.332    design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/reg_data_out__0[28]
    SLICE_X17Y42         FDRE                                         r  design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.673     2.981    design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y42         FDRE                                         r  design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                         clock pessimism              0.000     2.981    
                         clock uncertainty            0.576     3.557    
    SLICE_X17Y42         FDRE (Hold_fdre_C_D)         0.270     3.827    design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -3.827    
                         arrival time                           7.332    
  -------------------------------------------------------------------
                         slack                                  3.504    





---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.677ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.677ns  (required time - arrival time)
  Source:                 design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@50.000ns - design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] fall@45.000ns)
  Data Path Delay:        5.428ns  (logic 0.125ns (2.303%)  route 5.303ns (97.697%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 52.687 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 45.000 - 45.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] fall edge)
                                                     45.000    45.000 f  
    N20                  IBUFDS                       0.000    45.000 f  design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           4.178    49.178    design_1_i/tdc_0/inst/data_recorder_inst/dtmroc_data_out[0]
    SLICE_X17Y32         LUT4 (Prop_lut4_I1_O)        0.125    49.303 f  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr[8]_i_1/O
                         net (fo=9, routed)           1.125    50.428    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr
    SLICE_X18Y36         FDRE                                         f  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.495    52.687    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X18Y36         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[3]/C
                         clock pessimism              0.000    52.687    
                         clock uncertainty           -0.377    52.311    
    SLICE_X18Y36         FDRE (Setup_fdre_C_CE)      -0.205    52.106    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         52.106    
                         arrival time                         -50.428    
  -------------------------------------------------------------------
                         slack                                  1.677    

Slack (MET) :             1.677ns  (required time - arrival time)
  Source:                 design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@50.000ns - design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] fall@45.000ns)
  Data Path Delay:        5.428ns  (logic 0.125ns (2.303%)  route 5.303ns (97.697%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 52.687 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 45.000 - 45.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] fall edge)
                                                     45.000    45.000 f  
    N20                  IBUFDS                       0.000    45.000 f  design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           4.178    49.178    design_1_i/tdc_0/inst/data_recorder_inst/dtmroc_data_out[0]
    SLICE_X17Y32         LUT4 (Prop_lut4_I1_O)        0.125    49.303 f  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr[8]_i_1/O
                         net (fo=9, routed)           1.125    50.428    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr
    SLICE_X18Y36         FDRE                                         f  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.495    52.687    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X18Y36         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[4]/C
                         clock pessimism              0.000    52.687    
                         clock uncertainty           -0.377    52.311    
    SLICE_X18Y36         FDRE (Setup_fdre_C_CE)      -0.205    52.106    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         52.106    
                         arrival time                         -50.428    
  -------------------------------------------------------------------
                         slack                                  1.677    

Slack (MET) :             1.677ns  (required time - arrival time)
  Source:                 design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@50.000ns - design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] fall@45.000ns)
  Data Path Delay:        5.428ns  (logic 0.125ns (2.303%)  route 5.303ns (97.697%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 52.687 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 45.000 - 45.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] fall edge)
                                                     45.000    45.000 f  
    N20                  IBUFDS                       0.000    45.000 f  design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           4.178    49.178    design_1_i/tdc_0/inst/data_recorder_inst/dtmroc_data_out[0]
    SLICE_X17Y32         LUT4 (Prop_lut4_I1_O)        0.125    49.303 f  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr[8]_i_1/O
                         net (fo=9, routed)           1.125    50.428    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr
    SLICE_X18Y36         FDRE                                         f  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.495    52.687    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X18Y36         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[5]/C
                         clock pessimism              0.000    52.687    
                         clock uncertainty           -0.377    52.311    
    SLICE_X18Y36         FDRE (Setup_fdre_C_CE)      -0.205    52.106    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                         52.106    
                         arrival time                         -50.428    
  -------------------------------------------------------------------
                         slack                                  1.677    

Slack (MET) :             1.680ns  (required time - arrival time)
  Source:                 design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@50.000ns - design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] fall@45.000ns)
  Data Path Delay:        5.426ns  (logic 0.125ns (2.304%)  route 5.301ns (97.696%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 52.687 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 45.000 - 45.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] fall edge)
                                                     45.000    45.000 f  
    N20                  IBUFDS                       0.000    45.000 f  design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           4.178    49.178    design_1_i/tdc_0/inst/data_recorder_inst/dtmroc_data_out[0]
    SLICE_X17Y32         LUT4 (Prop_lut4_I1_O)        0.125    49.303 f  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr[8]_i_1/O
                         net (fo=9, routed)           1.123    50.426    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr
    SLICE_X17Y36         FDRE                                         f  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.495    52.687    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X17Y36         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[0]/C
                         clock pessimism              0.000    52.687    
                         clock uncertainty           -0.377    52.311    
    SLICE_X17Y36         FDRE (Setup_fdre_C_CE)      -0.205    52.106    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         52.106    
                         arrival time                         -50.426    
  -------------------------------------------------------------------
                         slack                                  1.680    

Slack (MET) :             1.680ns  (required time - arrival time)
  Source:                 design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@50.000ns - design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] fall@45.000ns)
  Data Path Delay:        5.426ns  (logic 0.125ns (2.304%)  route 5.301ns (97.696%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 52.687 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 45.000 - 45.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] fall edge)
                                                     45.000    45.000 f  
    N20                  IBUFDS                       0.000    45.000 f  design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           4.178    49.178    design_1_i/tdc_0/inst/data_recorder_inst/dtmroc_data_out[0]
    SLICE_X17Y32         LUT4 (Prop_lut4_I1_O)        0.125    49.303 f  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr[8]_i_1/O
                         net (fo=9, routed)           1.123    50.426    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr
    SLICE_X17Y36         FDRE                                         f  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.495    52.687    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X17Y36         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[1]/C
                         clock pessimism              0.000    52.687    
                         clock uncertainty           -0.377    52.311    
    SLICE_X17Y36         FDRE (Setup_fdre_C_CE)      -0.205    52.106    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         52.106    
                         arrival time                         -50.426    
  -------------------------------------------------------------------
                         slack                                  1.680    

Slack (MET) :             1.680ns  (required time - arrival time)
  Source:                 design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@50.000ns - design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] fall@45.000ns)
  Data Path Delay:        5.426ns  (logic 0.125ns (2.304%)  route 5.301ns (97.696%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 52.687 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 45.000 - 45.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] fall edge)
                                                     45.000    45.000 f  
    N20                  IBUFDS                       0.000    45.000 f  design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           4.178    49.178    design_1_i/tdc_0/inst/data_recorder_inst/dtmroc_data_out[0]
    SLICE_X17Y32         LUT4 (Prop_lut4_I1_O)        0.125    49.303 f  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr[8]_i_1/O
                         net (fo=9, routed)           1.123    50.426    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr
    SLICE_X17Y36         FDRE                                         f  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.495    52.687    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X17Y36         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[2]/C
                         clock pessimism              0.000    52.687    
                         clock uncertainty           -0.377    52.311    
    SLICE_X17Y36         FDRE (Setup_fdre_C_CE)      -0.205    52.106    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         52.106    
                         arrival time                         -50.426    
  -------------------------------------------------------------------
                         slack                                  1.680    

Slack (MET) :             1.888ns  (required time - arrival time)
  Source:                 design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@50.000ns - design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] fall@45.000ns)
  Data Path Delay:        5.254ns  (logic 0.125ns (2.379%)  route 5.129ns (97.621%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 52.687 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 45.000 - 45.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] fall edge)
                                                     45.000    45.000 f  
    N20                  IBUFDS                       0.000    45.000 f  design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           4.178    49.178    design_1_i/tdc_0/inst/data_recorder_inst/dtmroc_data_out[0]
    SLICE_X17Y32         LUT4 (Prop_lut4_I1_O)        0.125    49.303 f  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr[8]_i_1/O
                         net (fo=9, routed)           0.951    50.254    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr
    SLICE_X16Y36         FDRE                                         f  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.495    52.687    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X16Y36         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[6]/C
                         clock pessimism              0.000    52.687    
                         clock uncertainty           -0.377    52.311    
    SLICE_X16Y36         FDRE (Setup_fdre_C_CE)      -0.169    52.142    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                         52.142    
                         arrival time                         -50.254    
  -------------------------------------------------------------------
                         slack                                  1.888    

Slack (MET) :             1.888ns  (required time - arrival time)
  Source:                 design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@50.000ns - design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] fall@45.000ns)
  Data Path Delay:        5.254ns  (logic 0.125ns (2.379%)  route 5.129ns (97.621%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 52.687 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 45.000 - 45.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] fall edge)
                                                     45.000    45.000 f  
    N20                  IBUFDS                       0.000    45.000 f  design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           4.178    49.178    design_1_i/tdc_0/inst/data_recorder_inst/dtmroc_data_out[0]
    SLICE_X17Y32         LUT4 (Prop_lut4_I1_O)        0.125    49.303 f  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr[8]_i_1/O
                         net (fo=9, routed)           0.951    50.254    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr
    SLICE_X16Y36         FDRE                                         f  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.495    52.687    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X16Y36         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[7]/C
                         clock pessimism              0.000    52.687    
                         clock uncertainty           -0.377    52.311    
    SLICE_X16Y36         FDRE (Setup_fdre_C_CE)      -0.169    52.142    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[7]
  -------------------------------------------------------------------
                         required time                         52.142    
                         arrival time                         -50.254    
  -------------------------------------------------------------------
                         slack                                  1.888    

Slack (MET) :             1.888ns  (required time - arrival time)
  Source:                 design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@50.000ns - design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] fall@45.000ns)
  Data Path Delay:        5.254ns  (logic 0.125ns (2.379%)  route 5.129ns (97.621%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 52.687 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 45.000 - 45.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] fall edge)
                                                     45.000    45.000 f  
    N20                  IBUFDS                       0.000    45.000 f  design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           4.178    49.178    design_1_i/tdc_0/inst/data_recorder_inst/dtmroc_data_out[0]
    SLICE_X17Y32         LUT4 (Prop_lut4_I1_O)        0.125    49.303 f  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr[8]_i_1/O
                         net (fo=9, routed)           0.951    50.254    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr
    SLICE_X16Y36         FDRE                                         f  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.495    52.687    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X16Y36         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[8]/C
                         clock pessimism              0.000    52.687    
                         clock uncertainty           -0.377    52.311    
    SLICE_X16Y36         FDRE (Setup_fdre_C_CE)      -0.169    52.142    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[8]
  -------------------------------------------------------------------
                         required time                         52.142    
                         arrival time                         -50.254    
  -------------------------------------------------------------------
                         slack                                  1.888    

Slack (MET) :             3.121ns  (required time - arrival time)
  Source:                 design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@50.000ns - design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] fall@45.000ns)
  Data Path Delay:        4.170ns  (logic 0.000ns (0.000%)  route 4.170ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 52.681 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 45.000 - 45.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] fall edge)
                                                     45.000    45.000 f  
    N20                  IBUFDS                       0.000    45.000 f  design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           4.170    49.170    design_1_i/tdc_0/inst/data_recorder_inst/dtmroc_data_out[0]
    SLICE_X20Y31         FDRE                                         f  design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.489    52.681    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X20Y31         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/C
                         clock pessimism              0.000    52.681    
                         clock uncertainty           -0.377    52.305    
    SLICE_X20Y31         FDRE (Setup_fdre_C_D)       -0.014    52.291    design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]
  -------------------------------------------------------------------
                         required time                         52.291    
                         arrival time                         -49.170    
  -------------------------------------------------------------------
                         slack                                  3.121    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] rise@0.000ns)
  Data Path Delay:        3.659ns  (logic 0.000ns (0.000%)  route 3.659ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.970ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.970ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] rise edge)
                                                      0.000     0.000 r  
    N20                  IBUFDS                       0.000     0.000 r  design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           3.659     3.659    design_1_i/tdc_0/inst/data_recorder_inst/dtmroc_data_out[0]
    SLICE_X20Y31         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.662     2.970    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X20Y31         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/C
                         clock pessimism              0.000     2.970    
                         clock uncertainty            0.377     3.347    
    SLICE_X20Y31         FDRE (Hold_fdre_C_D)         0.235     3.582    design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.582    
                         arrival time                           3.659    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] rise@0.000ns)
  Data Path Delay:        2.366ns  (logic 0.046ns (1.944%)  route 2.320ns (98.056%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] rise edge)
                                                      0.000     0.000 r  
    N20                  IBUFDS                       0.000     0.000 r  design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           1.883     1.883    design_1_i/tdc_0/inst/data_recorder_inst/dtmroc_data_out[0]
    SLICE_X17Y32         LUT4 (Prop_lut4_I1_O)        0.046     1.929 r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr[8]_i_1/O
                         net (fo=9, routed)           0.437     2.366    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr
    SLICE_X18Y36         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.826     1.196    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X18Y36         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[3]/C
                         clock pessimism              0.000     1.196    
                         clock uncertainty            0.377     1.573    
    SLICE_X18Y36         FDRE (Hold_fdre_C_CE)       -0.039     1.534    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] rise@0.000ns)
  Data Path Delay:        2.366ns  (logic 0.046ns (1.944%)  route 2.320ns (98.056%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] rise edge)
                                                      0.000     0.000 r  
    N20                  IBUFDS                       0.000     0.000 r  design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           1.883     1.883    design_1_i/tdc_0/inst/data_recorder_inst/dtmroc_data_out[0]
    SLICE_X17Y32         LUT4 (Prop_lut4_I1_O)        0.046     1.929 r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr[8]_i_1/O
                         net (fo=9, routed)           0.437     2.366    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr
    SLICE_X18Y36         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.826     1.196    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X18Y36         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[4]/C
                         clock pessimism              0.000     1.196    
                         clock uncertainty            0.377     1.573    
    SLICE_X18Y36         FDRE (Hold_fdre_C_CE)       -0.039     1.534    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] rise@0.000ns)
  Data Path Delay:        2.366ns  (logic 0.046ns (1.944%)  route 2.320ns (98.056%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] rise edge)
                                                      0.000     0.000 r  
    N20                  IBUFDS                       0.000     0.000 r  design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           1.883     1.883    design_1_i/tdc_0/inst/data_recorder_inst/dtmroc_data_out[0]
    SLICE_X17Y32         LUT4 (Prop_lut4_I1_O)        0.046     1.929 r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr[8]_i_1/O
                         net (fo=9, routed)           0.437     2.366    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr
    SLICE_X18Y36         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.826     1.196    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X18Y36         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[5]/C
                         clock pessimism              0.000     1.196    
                         clock uncertainty            0.377     1.573    
    SLICE_X18Y36         FDRE (Hold_fdre_C_CE)       -0.039     1.534    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.844ns  (arrival time - required time)
  Source:                 design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] rise@0.000ns)
  Data Path Delay:        2.377ns  (logic 0.046ns (1.935%)  route 2.331ns (98.065%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] rise edge)
                                                      0.000     0.000 r  
    N20                  IBUFDS                       0.000     0.000 r  design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           1.883     1.883    design_1_i/tdc_0/inst/data_recorder_inst/dtmroc_data_out[0]
    SLICE_X17Y32         LUT4 (Prop_lut4_I1_O)        0.046     1.929 r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr[8]_i_1/O
                         net (fo=9, routed)           0.448     2.377    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr
    SLICE_X17Y36         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.826     1.196    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X17Y36         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[0]/C
                         clock pessimism              0.000     1.196    
                         clock uncertainty            0.377     1.573    
    SLICE_X17Y36         FDRE (Hold_fdre_C_CE)       -0.039     1.534    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           2.377    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.844ns  (arrival time - required time)
  Source:                 design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] rise@0.000ns)
  Data Path Delay:        2.377ns  (logic 0.046ns (1.935%)  route 2.331ns (98.065%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] rise edge)
                                                      0.000     0.000 r  
    N20                  IBUFDS                       0.000     0.000 r  design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           1.883     1.883    design_1_i/tdc_0/inst/data_recorder_inst/dtmroc_data_out[0]
    SLICE_X17Y32         LUT4 (Prop_lut4_I1_O)        0.046     1.929 r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr[8]_i_1/O
                         net (fo=9, routed)           0.448     2.377    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr
    SLICE_X17Y36         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.826     1.196    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X17Y36         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[1]/C
                         clock pessimism              0.000     1.196    
                         clock uncertainty            0.377     1.573    
    SLICE_X17Y36         FDRE (Hold_fdre_C_CE)       -0.039     1.534    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           2.377    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.844ns  (arrival time - required time)
  Source:                 design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] rise@0.000ns)
  Data Path Delay:        2.377ns  (logic 0.046ns (1.935%)  route 2.331ns (98.065%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] rise edge)
                                                      0.000     0.000 r  
    N20                  IBUFDS                       0.000     0.000 r  design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           1.883     1.883    design_1_i/tdc_0/inst/data_recorder_inst/dtmroc_data_out[0]
    SLICE_X17Y32         LUT4 (Prop_lut4_I1_O)        0.046     1.929 r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr[8]_i_1/O
                         net (fo=9, routed)           0.448     2.377    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr
    SLICE_X17Y36         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.826     1.196    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X17Y36         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[2]/C
                         clock pessimism              0.000     1.196    
                         clock uncertainty            0.377     1.573    
    SLICE_X17Y36         FDRE (Hold_fdre_C_CE)       -0.039     1.534    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           2.377    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] rise@0.000ns)
  Data Path Delay:        2.441ns  (logic 0.046ns (1.884%)  route 2.395ns (98.116%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] rise edge)
                                                      0.000     0.000 r  
    N20                  IBUFDS                       0.000     0.000 r  design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           1.883     1.883    design_1_i/tdc_0/inst/data_recorder_inst/dtmroc_data_out[0]
    SLICE_X17Y32         LUT4 (Prop_lut4_I1_O)        0.046     1.929 r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr[8]_i_1/O
                         net (fo=9, routed)           0.512     2.441    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr
    SLICE_X16Y36         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.826     1.196    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X16Y36         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[6]/C
                         clock pessimism              0.000     1.196    
                         clock uncertainty            0.377     1.573    
    SLICE_X16Y36         FDRE (Hold_fdre_C_CE)       -0.016     1.557    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           2.441    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] rise@0.000ns)
  Data Path Delay:        2.441ns  (logic 0.046ns (1.884%)  route 2.395ns (98.116%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] rise edge)
                                                      0.000     0.000 r  
    N20                  IBUFDS                       0.000     0.000 r  design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           1.883     1.883    design_1_i/tdc_0/inst/data_recorder_inst/dtmroc_data_out[0]
    SLICE_X17Y32         LUT4 (Prop_lut4_I1_O)        0.046     1.929 r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr[8]_i_1/O
                         net (fo=9, routed)           0.512     2.441    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr
    SLICE_X16Y36         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.826     1.196    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X16Y36         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[7]/C
                         clock pessimism              0.000     1.196    
                         clock uncertainty            0.377     1.573    
    SLICE_X16Y36         FDRE (Hold_fdre_C_CE)       -0.016     1.557    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           2.441    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_0/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] rise@0.000ns)
  Data Path Delay:        2.441ns  (logic 0.046ns (1.884%)  route 2.395ns (98.116%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_0/U0/IBUF_OUT[0] rise edge)
                                                      0.000     0.000 r  
    N20                  IBUFDS                       0.000     0.000 r  design_1_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           1.883     1.883    design_1_i/tdc_0/inst/data_recorder_inst/dtmroc_data_out[0]
    SLICE_X17Y32         LUT4 (Prop_lut4_I1_O)        0.046     1.929 r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr[8]_i_1/O
                         net (fo=9, routed)           0.512     2.441    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr
    SLICE_X16Y36         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.826     1.196    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X16Y36         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[8]/C
                         clock pessimism              0.000     1.196    
                         clock uncertainty            0.377     1.573    
    SLICE_X16Y36         FDRE (Hold_fdre_C_CE)       -0.016     1.557    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           2.441    
  -------------------------------------------------------------------
                         slack                                  0.885    





---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/util_ds_buf_1/U0/IBUF_OUT[0]
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.847ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.847ns  (required time - arrival time)
  Source:                 design_1_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_1/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/main_0/inst/cmd_out_hist_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@50.000ns - design_1_i/util_ds_buf_1/U0/IBUF_OUT[0] fall@45.000ns)
  Data Path Delay:        4.363ns  (logic 0.000ns (0.000%)  route 4.363ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 52.682 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 45.000 - 45.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_1/U0/IBUF_OUT[0] fall edge)
                                                     45.000    45.000 f  
    U14                  IBUFDS                       0.000    45.000 f  design_1_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           4.363    49.363    design_1_i/main_0/inst/dtm_cmd_out
    SLICE_X11Y24         FDRE                                         f  design_1_i/main_0/inst/cmd_out_hist_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.490    52.682    design_1_i/main_0/inst/clk40
    SLICE_X11Y24         FDRE                                         r  design_1_i/main_0/inst/cmd_out_hist_reg[0]/C
                         clock pessimism              0.000    52.682    
                         clock uncertainty           -0.377    52.306    
    SLICE_X11Y24         FDRE (Setup_fdre_C_D)       -0.096    52.210    design_1_i/main_0/inst/cmd_out_hist_reg[0]
  -------------------------------------------------------------------
                         required time                         52.210    
                         arrival time                         -49.363    
  -------------------------------------------------------------------
                         slack                                  2.847    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 design_1_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_1/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/main_0/inst/cmd_out_hist_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - design_1_i/util_ds_buf_1/U0/IBUF_OUT[0] rise@0.000ns)
  Data Path Delay:        3.819ns  (logic 0.000ns (0.000%)  route 3.819ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.969ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.969ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_1/U0/IBUF_OUT[0] rise edge)
                                                      0.000     0.000 r  
    U14                  IBUFDS                       0.000     0.000 r  design_1_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           3.819     3.819    design_1_i/main_0/inst/dtm_cmd_out
    SLICE_X11Y24         FDRE                                         r  design_1_i/main_0/inst/cmd_out_hist_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.661     2.969    design_1_i/main_0/inst/clk40
    SLICE_X11Y24         FDRE                                         r  design_1_i/main_0/inst/cmd_out_hist_reg[0]/C
                         clock pessimism              0.000     2.969    
                         clock uncertainty            0.377     3.346    
    SLICE_X11Y24         FDRE (Hold_fdre_C_D)         0.168     3.514    design_1_i/main_0/inst/cmd_out_hist_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.514    
                         arrival time                           3.819    
  -------------------------------------------------------------------
                         slack                                  0.305    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :           16  Failing Endpoints,  Worst Slack       -0.177ns,  Total Violation       -2.401ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.177ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata_reg[10]/S
                            (falling edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 fall@4.167ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.774ns (41.574%)  route 1.088ns (58.426%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 5.657 - 4.167 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.662     2.970    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X20Y31         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y31         FDRE (Prop_fdre_C_Q)         0.478     3.448 r  design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/Q
                         net (fo=3, routed)           0.511     3.959    design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg_n_0_[15]
    SLICE_X20Y31         LUT6 (Prop_lut6_I0_O)        0.296     4.255 r  design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata[15]_i_1/O
                         net (fo=16, routed)          0.577     4.832    design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata[15]_i_1_n_0
    SLICE_X17Y31         FDSE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.487     5.654    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.477 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.490     5.657    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X17Y31         FDSE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.657    
                         clock uncertainty           -0.576     5.081    
    SLICE_X17Y31         FDSE (Setup_fdse_C_S)       -0.426     4.655    design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata_reg[10]
  -------------------------------------------------------------------
                         required time                          4.655    
                         arrival time                          -4.832    
  -------------------------------------------------------------------
                         slack                                 -0.177    

Slack (VIOLATED) :        -0.177ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata_reg[12]/S
                            (falling edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 fall@4.167ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.774ns (41.574%)  route 1.088ns (58.426%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 5.657 - 4.167 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.662     2.970    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X20Y31         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y31         FDRE (Prop_fdre_C_Q)         0.478     3.448 r  design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/Q
                         net (fo=3, routed)           0.511     3.959    design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg_n_0_[15]
    SLICE_X20Y31         LUT6 (Prop_lut6_I0_O)        0.296     4.255 r  design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata[15]_i_1/O
                         net (fo=16, routed)          0.577     4.832    design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata[15]_i_1_n_0
    SLICE_X17Y31         FDSE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.487     5.654    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.477 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.490     5.657    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X17Y31         FDSE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.657    
                         clock uncertainty           -0.576     5.081    
    SLICE_X17Y31         FDSE (Setup_fdse_C_S)       -0.426     4.655    design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata_reg[12]
  -------------------------------------------------------------------
                         required time                          4.655    
                         arrival time                          -4.832    
  -------------------------------------------------------------------
                         slack                                 -0.177    

Slack (VIOLATED) :        -0.177ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata_reg[5]/S
                            (falling edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 fall@4.167ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.774ns (41.574%)  route 1.088ns (58.426%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 5.657 - 4.167 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.662     2.970    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X20Y31         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y31         FDRE (Prop_fdre_C_Q)         0.478     3.448 r  design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/Q
                         net (fo=3, routed)           0.511     3.959    design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg_n_0_[15]
    SLICE_X20Y31         LUT6 (Prop_lut6_I0_O)        0.296     4.255 r  design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata[15]_i_1/O
                         net (fo=16, routed)          0.577     4.832    design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata[15]_i_1_n_0
    SLICE_X17Y31         FDSE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.487     5.654    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.477 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.490     5.657    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X17Y31         FDSE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.657    
                         clock uncertainty           -0.576     5.081    
    SLICE_X17Y31         FDSE (Setup_fdse_C_S)       -0.426     4.655    design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata_reg[5]
  -------------------------------------------------------------------
                         required time                          4.655    
                         arrival time                          -4.832    
  -------------------------------------------------------------------
                         slack                                 -0.177    

Slack (VIOLATED) :        -0.177ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata_reg[9]/S
                            (falling edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 fall@4.167ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.774ns (41.574%)  route 1.088ns (58.426%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 5.657 - 4.167 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.662     2.970    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X20Y31         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y31         FDRE (Prop_fdre_C_Q)         0.478     3.448 r  design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/Q
                         net (fo=3, routed)           0.511     3.959    design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg_n_0_[15]
    SLICE_X20Y31         LUT6 (Prop_lut6_I0_O)        0.296     4.255 r  design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata[15]_i_1/O
                         net (fo=16, routed)          0.577     4.832    design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata[15]_i_1_n_0
    SLICE_X17Y31         FDSE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.487     5.654    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.477 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.490     5.657    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X17Y31         FDSE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.657    
                         clock uncertainty           -0.576     5.081    
    SLICE_X17Y31         FDSE (Setup_fdse_C_S)       -0.426     4.655    design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata_reg[9]
  -------------------------------------------------------------------
                         required time                          4.655    
                         arrival time                          -4.832    
  -------------------------------------------------------------------
                         slack                                 -0.177    

Slack (VIOLATED) :        -0.157ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata_reg[11]/S
                            (falling edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 fall@4.167ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.841ns  (logic 0.774ns (42.037%)  route 1.067ns (57.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 5.657 - 4.167 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.662     2.970    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X20Y31         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y31         FDRE (Prop_fdre_C_Q)         0.478     3.448 r  design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/Q
                         net (fo=3, routed)           0.511     3.959    design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg_n_0_[15]
    SLICE_X20Y31         LUT6 (Prop_lut6_I0_O)        0.296     4.255 r  design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata[15]_i_1/O
                         net (fo=16, routed)          0.557     4.811    design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata[15]_i_1_n_0
    SLICE_X18Y31         FDSE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.487     5.654    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.477 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.490     5.657    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X18Y31         FDSE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.657    
                         clock uncertainty           -0.576     5.081    
    SLICE_X18Y31         FDSE (Setup_fdse_C_S)       -0.426     4.655    design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata_reg[11]
  -------------------------------------------------------------------
                         required time                          4.655    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                 -0.157    

Slack (VIOLATED) :        -0.157ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata_reg[14]/S
                            (falling edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 fall@4.167ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.841ns  (logic 0.774ns (42.037%)  route 1.067ns (57.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 5.657 - 4.167 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.662     2.970    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X20Y31         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y31         FDRE (Prop_fdre_C_Q)         0.478     3.448 r  design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/Q
                         net (fo=3, routed)           0.511     3.959    design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg_n_0_[15]
    SLICE_X20Y31         LUT6 (Prop_lut6_I0_O)        0.296     4.255 r  design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata[15]_i_1/O
                         net (fo=16, routed)          0.557     4.811    design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata[15]_i_1_n_0
    SLICE_X18Y31         FDSE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.487     5.654    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.477 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.490     5.657    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X18Y31         FDSE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.657    
                         clock uncertainty           -0.576     5.081    
    SLICE_X18Y31         FDSE (Setup_fdse_C_S)       -0.426     4.655    design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata_reg[14]
  -------------------------------------------------------------------
                         required time                          4.655    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                 -0.157    

Slack (VIOLATED) :        -0.157ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata_reg[15]/S
                            (falling edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 fall@4.167ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.841ns  (logic 0.774ns (42.037%)  route 1.067ns (57.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 5.657 - 4.167 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.662     2.970    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X20Y31         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y31         FDRE (Prop_fdre_C_Q)         0.478     3.448 r  design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/Q
                         net (fo=3, routed)           0.511     3.959    design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg_n_0_[15]
    SLICE_X20Y31         LUT6 (Prop_lut6_I0_O)        0.296     4.255 r  design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata[15]_i_1/O
                         net (fo=16, routed)          0.557     4.811    design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata[15]_i_1_n_0
    SLICE_X18Y31         FDSE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.487     5.654    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.477 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.490     5.657    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X18Y31         FDSE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.657    
                         clock uncertainty           -0.576     5.081    
    SLICE_X18Y31         FDSE (Setup_fdse_C_S)       -0.426     4.655    design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata_reg[15]
  -------------------------------------------------------------------
                         required time                          4.655    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                 -0.157    

Slack (VIOLATED) :        -0.157ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata_reg[7]/S
                            (falling edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 fall@4.167ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.841ns  (logic 0.774ns (42.037%)  route 1.067ns (57.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 5.657 - 4.167 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.662     2.970    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X20Y31         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y31         FDRE (Prop_fdre_C_Q)         0.478     3.448 r  design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/Q
                         net (fo=3, routed)           0.511     3.959    design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg_n_0_[15]
    SLICE_X20Y31         LUT6 (Prop_lut6_I0_O)        0.296     4.255 r  design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata[15]_i_1/O
                         net (fo=16, routed)          0.557     4.811    design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata[15]_i_1_n_0
    SLICE_X18Y31         FDSE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.487     5.654    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.477 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.490     5.657    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X18Y31         FDSE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.657    
                         clock uncertainty           -0.576     5.081    
    SLICE_X18Y31         FDSE (Setup_fdse_C_S)       -0.426     4.655    design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata_reg[7]
  -------------------------------------------------------------------
                         required time                          4.655    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                 -0.157    

Slack (VIOLATED) :        -0.140ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata_reg[0]/S
                            (falling edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 fall@4.167ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.824ns  (logic 0.774ns (42.445%)  route 1.050ns (57.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 5.656 - 4.167 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.662     2.970    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X20Y31         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y31         FDRE (Prop_fdre_C_Q)         0.478     3.448 r  design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/Q
                         net (fo=3, routed)           0.511     3.959    design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg_n_0_[15]
    SLICE_X20Y31         LUT6 (Prop_lut6_I0_O)        0.296     4.255 r  design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata[15]_i_1/O
                         net (fo=16, routed)          0.539     4.794    design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata[15]_i_1_n_0
    SLICE_X18Y30         FDSE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.487     5.654    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.477 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.489     5.656    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X18Y30         FDSE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.656    
                         clock uncertainty           -0.576     5.080    
    SLICE_X18Y30         FDSE (Setup_fdse_C_S)       -0.426     4.654    design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata_reg[0]
  -------------------------------------------------------------------
                         required time                          4.654    
                         arrival time                          -4.794    
  -------------------------------------------------------------------
                         slack                                 -0.140    

Slack (VIOLATED) :        -0.140ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata_reg[2]/S
                            (falling edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 fall@4.167ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.824ns  (logic 0.774ns (42.445%)  route 1.050ns (57.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 5.656 - 4.167 ) 
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.662     2.970    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X20Y31         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y31         FDRE (Prop_fdre_C_Q)         0.478     3.448 r  design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/Q
                         net (fo=3, routed)           0.511     3.959    design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg_n_0_[15]
    SLICE_X20Y31         LUT6 (Prop_lut6_I0_O)        0.296     4.255 r  design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata[15]_i_1/O
                         net (fo=16, routed)          0.539     4.794    design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata[15]_i_1_n_0
    SLICE_X18Y30         FDSE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        1.487     5.654    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.477 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         1.489     5.656    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X18Y30         FDSE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.656    
                         clock uncertainty           -0.576     5.080    
    SLICE_X18Y30         FDSE (Setup_fdse_C_S)       -0.426     4.654    design_1_i/tdc_0/inst/data_recorder_inst/bramwrdata_reg[2]
  -------------------------------------------------------------------
                         required time                          4.654    
                         arrival time                          -4.794    
  -------------------------------------------------------------------
                         slack                                 -0.140    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/genblk1[0].data_loc_tracker_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@12.500ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        0.783ns  (logic 0.191ns (24.399%)  route 0.592ns (75.601%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns = ( 13.327 - 12.500 ) 
    Source Clock Delay      (SCD):    0.891ns = ( 13.390 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315    12.815    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.841 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.550    13.390    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X25Y28         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[0].data_loc_tracker_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y28         FDRE (Prop_fdre_C_Q)         0.146    13.536 r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[0].data_loc_tracker_reg[0]/Q
                         net (fo=18, routed)          0.592    14.128    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_tracker[0]
    SLICE_X22Y41         LUT6 (Prop_lut6_I0_O)        0.045    14.173 r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc[1]_i_1/O
                         net (fo=1, routed)           0.000    14.173    design_1_i/tdc_0/inst/data_recorder_inst/data_loc[1]_i_1_n_0
    SLICE_X22Y41         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    12.500 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.812    13.312    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    11.943 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    12.471    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    12.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.827    13.327    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X22Y41         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000    13.327    
                         clock uncertainty            0.576    13.903    
    SLICE_X22Y41         FDRE (Hold_fdre_C_D)         0.099    14.002    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[1]
  -------------------------------------------------------------------
                         required time                        -14.002    
                         arrival time                          14.173    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/genblk1[3].data_loc_tracker_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@12.500ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        0.828ns  (logic 0.374ns (45.171%)  route 0.454ns (54.829%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns = ( 13.327 - 12.500 ) 
    Source Clock Delay      (SCD):    0.896ns = ( 13.396 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315    12.815    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.841 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.556    13.396    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X22Y35         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[3].data_loc_tracker_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.146    13.542 r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[3].data_loc_tracker_reg[3]/Q
                         net (fo=19, routed)          0.309    13.851    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_tracker[3]
    SLICE_X24Y41         LUT5 (Prop_lut5_I4_O)        0.049    13.900 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_12/O
                         net (fo=2, routed)           0.145    14.045    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_12_n_0
    SLICE_X23Y40         LUT6 (Prop_lut6_I3_O)        0.113    14.158 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_3/O
                         net (fo=1, routed)           0.000    14.158    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_3_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    14.224 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.224    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[7]_i_1_n_5
    SLICE_X23Y40         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    12.500 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.812    13.312    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    11.943 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    12.471    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    12.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.827    13.327    design_1_i/tdc_0/inst/data_recorder_inst/clk120_0
    SLICE_X23Y40         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000    13.327    
                         clock uncertainty            0.576    13.903    
    SLICE_X23Y40         FDRE (Hold_fdre_C_D)         0.112    14.015    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[6]
  -------------------------------------------------------------------
                         required time                        -14.015    
                         arrival time                          14.224    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/genblk1[2].data_loc_tracker_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@12.500ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        0.841ns  (logic 0.327ns (38.861%)  route 0.514ns (61.139%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns = ( 13.327 - 12.500 ) 
    Source Clock Delay      (SCD):    0.892ns = ( 13.391 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315    12.815    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.841 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.551    13.391    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X24Y29         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[2].data_loc_tracker_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y29         FDRE (Prop_fdre_C_Q)         0.167    13.558 f  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[2].data_loc_tracker_reg[2]/Q
                         net (fo=22, routed)          0.263    13.822    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_tracker[2]
    SLICE_X22Y32         LUT6 (Prop_lut6_I0_O)        0.045    13.867 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_17/O
                         net (fo=1, routed)           0.251    14.118    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_17_n_0
    SLICE_X23Y40         LUT6 (Prop_lut6_I3_O)        0.045    14.163 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_5/O
                         net (fo=1, routed)           0.000    14.163    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_5_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    14.233 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.233    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[7]_i_1_n_7
    SLICE_X23Y40         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    12.500 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.812    13.312    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    11.943 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    12.471    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    12.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.827    13.327    design_1_i/tdc_0/inst/data_recorder_inst/clk120_0
    SLICE_X23Y40         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000    13.327    
                         clock uncertainty            0.576    13.903    
    SLICE_X23Y40         FDRE (Hold_fdre_C_D)         0.112    14.015    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[4]
  -------------------------------------------------------------------
                         required time                        -14.015    
                         arrival time                          14.233    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.164ns (20.372%)  route 0.641ns (79.628%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.559     0.900    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X16Y36         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[7]/Q
                         net (fo=8, routed)           0.641     1.705    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg_n_0_[7]
    SLICE_X21Y43         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.830     0.830    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X21Y43         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[7]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.576     1.406    
    SLICE_X21Y43         FDRE (Hold_fdre_C_D)         0.070     1.476    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.141ns (17.509%)  route 0.664ns (82.491%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.559     0.900    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X17Y36         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y36         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[1]/Q
                         net (fo=10, routed)          0.664     1.705    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg_n_0_[1]
    SLICE_X22Y43         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.828     0.828    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X22Y43         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[1]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.576     1.404    
    SLICE_X22Y43         FDRE (Hold_fdre_C_D)         0.071     1.475    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/genblk1[7].data_loc_tracker_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@12.500ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        0.852ns  (logic 0.306ns (35.921%)  route 0.546ns (64.079%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns = ( 13.327 - 12.500 ) 
    Source Clock Delay      (SCD):    0.896ns = ( 13.396 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315    12.815    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.841 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.556    13.396    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X22Y34         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[7].data_loc_tracker_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDRE (Prop_fdre_C_Q)         0.146    13.542 r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[7].data_loc_tracker_reg[7]/Q
                         net (fo=27, routed)          0.338    13.881    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_tracker[7]
    SLICE_X21Y42         LUT5 (Prop_lut5_I3_O)        0.045    13.926 f  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[11]_i_21/O
                         net (fo=2, routed)           0.208    14.133    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[11]_i_21_n_0
    SLICE_X23Y41         LUT6 (Prop_lut6_I3_O)        0.045    14.178 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[11]_i_5/O
                         net (fo=1, routed)           0.000    14.178    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[11]_i_5_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    14.248 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.248    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[11]_i_1_n_7
    SLICE_X23Y41         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    12.500 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.812    13.312    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    11.943 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    12.471    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    12.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.827    13.327    design_1_i/tdc_0/inst/data_recorder_inst/clk120_0
    SLICE_X23Y41         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.000    13.327    
                         clock uncertainty            0.576    13.903    
    SLICE_X23Y41         FDRE (Hold_fdre_C_D)         0.112    14.015    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[8]
  -------------------------------------------------------------------
                         required time                        -14.015    
                         arrival time                          14.248    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.148ns (20.249%)  route 0.583ns (79.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.559     0.900    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X16Y36         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y36         FDRE (Prop_fdre_C_Q)         0.148     1.048 r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[8]/Q
                         net (fo=7, routed)           0.583     1.630    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg_n_0_[8]
    SLICE_X22Y43         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.828     0.828    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X22Y43         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[8]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.576     1.404    
    SLICE_X22Y43         FDRE (Hold_fdre_C_D)        -0.007     1.397    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/genblk1[14].data_loc_tracker_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@12.500ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        0.836ns  (logic 0.236ns (28.231%)  route 0.600ns (71.770%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns = ( 13.327 - 12.500 ) 
    Source Clock Delay      (SCD):    0.900ns = ( 13.399 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315    12.815    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.841 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.559    13.399    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X25Y42         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[14].data_loc_tracker_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.146    13.545 f  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[14].data_loc_tracker_reg[14]/Q
                         net (fo=20, routed)          0.260    13.806    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_tracker[14]
    SLICE_X24Y43         LUT4 (Prop_lut4_I0_O)        0.045    13.851 f  design_1_i/tdc_0/inst/data_recorder_inst/data_loc[2]_i_6/O
                         net (fo=2, routed)           0.339    14.190    design_1_i/tdc_0/inst/data_recorder_inst/data_loc[2]_i_6_n_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I4_O)        0.045    14.235 r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc[2]_i_1/O
                         net (fo=1, routed)           0.000    14.235    design_1_i/tdc_0/inst/data_recorder_inst/data_loc[2]_i_1_n_0
    SLICE_X22Y41         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    12.500 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.812    13.312    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    11.943 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    12.471    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    12.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.827    13.327    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X22Y41         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000    13.327    
                         clock uncertainty            0.576    13.903    
    SLICE_X22Y41         FDRE (Hold_fdre_C_D)         0.098    14.001    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_reg[2]
  -------------------------------------------------------------------
                         required time                        -14.001    
                         arrival time                          14.235    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/genblk1[3].data_loc_tracker_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@12.500ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        0.857ns  (logic 0.302ns (35.248%)  route 0.555ns (64.752%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns = ( 13.327 - 12.500 ) 
    Source Clock Delay      (SCD):    0.896ns = ( 13.396 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315    12.815    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.841 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.556    13.396    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X22Y35         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[3].data_loc_tracker_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.146    13.542 f  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[3].data_loc_tracker_reg[3]/Q
                         net (fo=19, routed)          0.356    13.899    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_tracker[3]
    SLICE_X21Y41         LUT6 (Prop_lut6_I3_O)        0.045    13.944 f  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[11]_i_11/O
                         net (fo=1, routed)           0.199    14.142    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[11]_i_11_n_0
    SLICE_X23Y41         LUT6 (Prop_lut6_I1_O)        0.045    14.187 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[11]_i_3/O
                         net (fo=1, routed)           0.000    14.187    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[11]_i_3_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    14.253 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.253    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[11]_i_1_n_5
    SLICE_X23Y41         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    12.500 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.812    13.312    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    11.943 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    12.471    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    12.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.827    13.327    design_1_i/tdc_0/inst/data_recorder_inst/clk120_0
    SLICE_X23Y41         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.000    13.327    
                         clock uncertainty            0.576    13.903    
    SLICE_X23Y41         FDRE (Hold_fdre_C_D)         0.112    14.015    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[10]
  -------------------------------------------------------------------
                         required time                        -14.015    
                         arrival time                          14.253    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/genblk1[3].data_loc_tracker_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@12.500ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        0.861ns  (logic 0.407ns (47.273%)  route 0.454ns (52.727%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns = ( 13.327 - 12.500 ) 
    Source Clock Delay      (SCD):    0.896ns = ( 13.396 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315    12.815    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.841 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.556    13.396    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X22Y35         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[3].data_loc_tracker_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.146    13.542 r  design_1_i/tdc_0/inst/data_recorder_inst/genblk1[3].data_loc_tracker_reg[3]/Q
                         net (fo=19, routed)          0.309    13.851    design_1_i/tdc_0/inst/data_recorder_inst/data_loc_tracker[3]
    SLICE_X24Y41         LUT5 (Prop_lut5_I4_O)        0.049    13.900 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_12/O
                         net (fo=2, routed)           0.145    14.045    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_12_n_0
    SLICE_X23Y40         LUT6 (Prop_lut6_I3_O)        0.113    14.158 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_3/O
                         net (fo=1, routed)           0.000    14.158    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr[7]_i_3_n_0
    SLICE_X23Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099    14.257 r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.257    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[7]_i_1_n_4
    SLICE_X23Y40         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    12.500 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3157, routed)        0.812    13.312    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    11.943 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    12.471    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    12.500 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=143, routed)         0.827    13.327    design_1_i/tdc_0/inst/data_recorder_inst/clk120_0
    SLICE_X23Y40         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000    13.327    
                         clock uncertainty            0.576    13.903    
    SLICE_X23Y40         FDRE (Hold_fdre_C_D)         0.112    14.015    design_1_i/tdc_0/inst/data_recorder_inst/bramaddr_reg[7]
  -------------------------------------------------------------------
                         required time                        -14.015    
                         arrival time                          14.257    
  -------------------------------------------------------------------
                         slack                                  0.242    





