<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="DatapathPart1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Datapath1.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Datapath1.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Datapath1.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Datapath1.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Datapath1.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Datapath1.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Datapath1.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Datapath1.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Datapath1_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Datapath1_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DatapathShortTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DatapathShortTest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DatapathTest_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="DatapathTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="DatapathTest_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DatapathTest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1448037060" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1448037060">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1448039046" xil_pn:in_ck="3932364358856361614" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1448039046">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="Adder.v"/>
      <outfile xil_pn:name="AluControl.v"/>
      <outfile xil_pn:name="ControlUnit.v"/>
      <outfile xil_pn:name="Datapath-wo-Risks-wo-instrMem-Test.v"/>
      <outfile xil_pn:name="Datapath1.v"/>
      <outfile xil_pn:name="DatapathShortTest.v"/>
      <outfile xil_pn:name="EX_MEM.v"/>
      <outfile xil_pn:name="FE.v"/>
      <outfile xil_pn:name="ID_EX.v"/>
      <outfile xil_pn:name="IF_ID.v"/>
      <outfile xil_pn:name="MEM_WB.v"/>
      <outfile xil_pn:name="MemoryLoadMask.v"/>
      <outfile xil_pn:name="REGBANK_banco.v"/>
      <outfile xil_pn:name="SigExt.v"/>
      <outfile xil_pn:name="SigExtTest.v"/>
    </transform>
    <transform xil_pn:end_ts="1448037136" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="2680860021784368190" xil_pn:start_ts="1448037136">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1448037136" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-7431484294412392452" xil_pn:start_ts="1448037136">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1448037065" xil_pn:in_ck="-7186897610153307257" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-7135691305936272932" xil_pn:start_ts="1448037065">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/RAM.ngc"/>
      <outfile xil_pn:name="ipcore_dir/RAM.v"/>
    </transform>
    <transform xil_pn:end_ts="1448039050" xil_pn:in_ck="2691855683594702753" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1448039050">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="Adder.v"/>
      <outfile xil_pn:name="AluControl.v"/>
      <outfile xil_pn:name="ControlUnit.v"/>
      <outfile xil_pn:name="Datapath-wo-Risks-wo-instrMem-Test.v"/>
      <outfile xil_pn:name="Datapath1.v"/>
      <outfile xil_pn:name="DatapathShortTest.v"/>
      <outfile xil_pn:name="EX_MEM.v"/>
      <outfile xil_pn:name="FE.v"/>
      <outfile xil_pn:name="ID_EX.v"/>
      <outfile xil_pn:name="IF_ID.v"/>
      <outfile xil_pn:name="MEM_WB.v"/>
      <outfile xil_pn:name="MemoryLoadMask.v"/>
      <outfile xil_pn:name="REGBANK_banco.v"/>
      <outfile xil_pn:name="SigExt.v"/>
      <outfile xil_pn:name="SigExtTest.v"/>
      <outfile xil_pn:name="ipcore_dir/RAM.v"/>
    </transform>
    <transform xil_pn:end_ts="1448039054" xil_pn:in_ck="2691855683594702753" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6151778061117627813" xil_pn:start_ts="1448039050">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DatapathTest_beh.prj"/>
      <outfile xil_pn:name="DatapathTest_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1448039054" xil_pn:in_ck="-8979497246037071012" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-661134020463433666" xil_pn:start_ts="1448039054">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="DatapathTest_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1448033244" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1448033244">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1448033244" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6232683321616478605" xil_pn:start_ts="1448033244">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1448033244" xil_pn:in_ck="-7186897610153307257" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7135691305936272932" xil_pn:start_ts="1448033244">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/RAM.ngc"/>
      <outfile xil_pn:name="ipcore_dir/RAM.v"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1448033244" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="628678963597202383" xil_pn:start_ts="1448033244">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1448033244" xil_pn:in_ck="2640051823165038294" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1448033244">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1448033244" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1650274270470275110" xil_pn:start_ts="1448033244">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1448036591" xil_pn:in_ck="-3522296812802745061" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="4270305935988528427" xil_pn:start_ts="1448036566">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="Datapath1.lso"/>
      <outfile xil_pn:name="Datapath1.ngc"/>
      <outfile xil_pn:name="Datapath1.ngr"/>
      <outfile xil_pn:name="Datapath1.prj"/>
      <outfile xil_pn:name="Datapath1.stx"/>
      <outfile xil_pn:name="Datapath1.syr"/>
      <outfile xil_pn:name="Datapath1.xst"/>
      <outfile xil_pn:name="Datapath1_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
