- 👋 Hi, I’m @Jayesh J Parmar ASIC -RTL Hardware Verification Professional 
- 👀 I’m interesteProgramming | C | C++ | Hardware | Verilog HDL | OVM | UVM    
- 🌱 I’m currently learning | Python 
- 💞️ I’m looking to collaborate on ...Verilog ,SV UVM OVM in VLSI Design Verification Domain 
- 📫 How to reach me  | jayparmar717@gmail.com
   Linkdin            | https://www.linkedin.com/in/imjayes/

<!---
imjp2020/imjp2020 is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
