<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/MikePopoloski/slang" target="_blank">slang</a></h3>
<pre class="test-failed">
description: Tests imported from yosys
should_fail: 0
tags: yosys
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/simple
top_module: 
files: <a href="../../../../third_party/tools/yosys/tests/simple/memory.v.html" target="file-frame">third_party/tools/yosys/tests/simple/memory.v</a>
time_elapsed: 0.006s
</pre>
<pre class="log">
user_time: 0.0
system_time: 0.005693
ram_usage: 9580

../..<a href="../../../../third_party/tools/yosys/tests/simple/memory.v.html#l-39" target="file-frame">third_party/tools/yosys/tests/simple/memory.v:39</a>:40: error: expected identifier
module memtest02(clk, setA, setB, addr, bit, y1, y2, y3, y4);
                                       ^
../..<a href="../../../../third_party/tools/yosys/tests/simple/memory.v.html#l-39" target="file-frame">third_party/tools/yosys/tests/simple/memory.v:39</a>:41: error: expected non-ansi port declaration
module memtest02(clk, setA, setB, addr, bit, y1, y2, y3, y4);
                                        ^~~
../..<a href="../../../../third_party/tools/yosys/tests/simple/memory.v.html#l-43" target="file-frame">third_party/tools/yosys/tests/simple/memory.v:43</a>:12: error: expected declarator
input [2:0] bit;
           ^
../..<a href="../../../../third_party/tools/yosys/tests/simple/memory.v.html#l-43" target="file-frame">third_party/tools/yosys/tests/simple/memory.v:43</a>:16: error: expected declarator
input [2:0] bit;
               ^
../..<a href="../../../../third_party/tools/yosys/tests/simple/memory.v.html#l-69" target="file-frame">third_party/tools/yosys/tests/simple/memory.v:69</a>:19: error: expected expression
	y1 &lt;= mem1[addr][bit];
	                 ^~~
../..<a href="../../../../third_party/tools/yosys/tests/simple/memory.v.html#l-70" target="file-frame">third_party/tools/yosys/tests/simple/memory.v:70</a>:19: error: expected expression
	y2 &lt;= mem2[addr][bit];
	                 ^~~
../..<a href="../../../../third_party/tools/yosys/tests/simple/memory.v.html#l-73" target="file-frame">third_party/tools/yosys/tests/simple/memory.v:73</a>:24: error: expected expression
assign y3 = mem1[addr][bit];
                       ^~~
../..<a href="../../../../third_party/tools/yosys/tests/simple/memory.v.html#l-74" target="file-frame">third_party/tools/yosys/tests/simple/memory.v:74</a>:24: error: expected expression
assign y4 = mem2[addr][bit];
                       ^~~
../..<a href="../../../../third_party/tools/yosys/tests/simple/memory.v.html#l-140" target="file-frame">third_party/tools/yosys/tests/simple/memory.v:140</a>:40: error: redefinition of &#39;rst&#39;
module memtest06_sync(input clk, input rst, input [2:0] idx, input [7:0] din, output [7:0] dout);
                                       ^
../..<a href="../../../../third_party/tools/yosys/tests/simple/memory.v.html#l-141" target="file-frame">third_party/tools/yosys/tests/simple/memory.v:141</a>:33: note: previous definition here
    (* gentb_constant=0 *) wire rst;
                                ^
../..<a href="../../../../third_party/tools/yosys/tests/simple/memory.v.html#l-159" target="file-frame">third_party/tools/yosys/tests/simple/memory.v:159</a>:41: error: redefinition of &#39;rst&#39;
module memtest06_async(input clk, input rst, input [2:0] idx, input [7:0] din, output [7:0] dout);
                                        ^
../..<a href="../../../../third_party/tools/yosys/tests/simple/memory.v.html#l-160" target="file-frame">third_party/tools/yosys/tests/simple/memory.v:160</a>:33: note: previous definition here
    (* gentb_constant=0 *) wire rst;
                                ^

</pre>
</body>