$date
	Wed May 21 09:05:30 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testBed $end
$scope module test $end
$var wire 1 ! CLK $end
$var wire 8 " IN [7:0] $end
$var wire 3 # INADDRESS [2:0] $end
$var wire 8 $ OUT1 [7:0] $end
$var wire 3 % OUT1ADDRESS [2:0] $end
$var wire 8 & OUT2 [7:0] $end
$var wire 3 ' OUT2ADDRESS [2:0] $end
$var wire 1 ( RESET $end
$var wire 1 ) WRITE $end
$var integer 32 * i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx *
0)
1(
bx '
bx &
bx %
bx $
bx #
bx "
0!
$end
#2
1!
#3
b1000 *
#4
0!
#6
1!
#7
b1000 *
#8
0!
#10
1!
0(
#12
0!
#14
1!
#16
0!
#18
1!
#20
0!
b11 %
b101 "
b11 #
1)
#22
1!
b0 $
#24
0!
#25
b101 $
#26
1!
#28
0!
#30
1!
b111100 "
b101 #
0)
#32
0!
#34
1!
#36
0!
#38
1!
#40
0!
b101 '
#42
1!
b0 &
#44
0!
#46
1!
#48
0!
#50
1!
1(
#51
b1000 *
#52
0!
#53
b0 $
#54
1!
#55
b1000 *
#56
0!
#58
1!
#59
b1000 *
#60
0!
0(
#62
1!
#64
0!
#66
1!
#68
0!
#70
1!
#72
0!
#74
1!
#76
0!
#78
1!
#80
0!
#82
1!
#84
0!
#86
1!
#88
0!
#90
1!
#92
0!
#94
1!
#96
0!
#98
1!
#100
0!
