/// Auto-generated bit field definitions for EVSYS
/// Family: samd21
/// Vendor: Microchip Technology Inc.
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

#include "hal/utils/bitfield.hpp"

namespace alloy::hal::atmel::samd21::evsys {

using namespace alloy::hal::bitfields;

// ============================================================================
// EVSYS Bit Field Definitions
// ============================================================================

/// CTRL - Control
namespace ctrl {
/// Software Reset
/// Position: 0, Width: 1
/// Access: write-only
using SWRST = BitField<0, 1>;
constexpr uint32_t SWRST_Pos = 0;
constexpr uint32_t SWRST_Msk = SWRST::mask;

/// Generic Clock Requests
/// Position: 4, Width: 1
using GCLKREQ = BitField<4, 1>;
constexpr uint32_t GCLKREQ_Pos = 4;
constexpr uint32_t GCLKREQ_Msk = GCLKREQ::mask;

}  // namespace ctrl

/// CHANNEL - Channel
namespace channel {
/// Channel Selection
/// Position: 0, Width: 4
using CHANNEL = BitField<0, 4>;
constexpr uint32_t CHANNEL_Pos = 0;
constexpr uint32_t CHANNEL_Msk = CHANNEL::mask;

/// Software Event
/// Position: 8, Width: 1
using SWEVT = BitField<8, 1>;
constexpr uint32_t SWEVT_Pos = 8;
constexpr uint32_t SWEVT_Msk = SWEVT::mask;

/// Event Generator Selection
/// Position: 16, Width: 7
using EVGEN = BitField<16, 7>;
constexpr uint32_t EVGEN_Pos = 16;
constexpr uint32_t EVGEN_Msk = EVGEN::mask;

/// Path Selection
/// Position: 24, Width: 2
using PATH = BitField<24, 2>;
constexpr uint32_t PATH_Pos = 24;
constexpr uint32_t PATH_Msk = PATH::mask;
/// Enumerated values for PATH
namespace path {
constexpr uint32_t SYNCHRONOUS = 0;
constexpr uint32_t RESYNCHRONIZED = 1;
constexpr uint32_t ASYNCHRONOUS = 2;
}  // namespace path

/// Edge Detection Selection
/// Position: 26, Width: 2
using EDGSEL = BitField<26, 2>;
constexpr uint32_t EDGSEL_Pos = 26;
constexpr uint32_t EDGSEL_Msk = EDGSEL::mask;
/// Enumerated values for EDGSEL
namespace edgsel {
constexpr uint32_t NO_EVT_OUTPUT = 0;
constexpr uint32_t RISING_EDGE = 1;
constexpr uint32_t FALLING_EDGE = 2;
constexpr uint32_t BOTH_EDGES = 3;
}  // namespace edgsel

}  // namespace channel

/// USER - User Multiplexer
namespace user {
/// User Multiplexer Selection
/// Position: 0, Width: 5
using USER = BitField<0, 5>;
constexpr uint32_t USER_Pos = 0;
constexpr uint32_t USER_Msk = USER::mask;

/// Channel Event Selection
/// Position: 8, Width: 5
using CHANNEL = BitField<8, 5>;
constexpr uint32_t CHANNEL_Pos = 8;
constexpr uint32_t CHANNEL_Msk = CHANNEL::mask;
/// Enumerated values for CHANNEL
namespace channel {
constexpr uint32_t _0 = 0;
}

}  // namespace user

/// CHSTATUS - Channel Status
namespace chstatus {
/// Channel 0 User Ready
/// Position: 0, Width: 1
/// Access: read-only
using USRRDY0 = BitField<0, 1>;
constexpr uint32_t USRRDY0_Pos = 0;
constexpr uint32_t USRRDY0_Msk = USRRDY0::mask;

/// Channel 1 User Ready
/// Position: 1, Width: 1
/// Access: read-only
using USRRDY1 = BitField<1, 1>;
constexpr uint32_t USRRDY1_Pos = 1;
constexpr uint32_t USRRDY1_Msk = USRRDY1::mask;

/// Channel 2 User Ready
/// Position: 2, Width: 1
/// Access: read-only
using USRRDY2 = BitField<2, 1>;
constexpr uint32_t USRRDY2_Pos = 2;
constexpr uint32_t USRRDY2_Msk = USRRDY2::mask;

/// Channel 3 User Ready
/// Position: 3, Width: 1
/// Access: read-only
using USRRDY3 = BitField<3, 1>;
constexpr uint32_t USRRDY3_Pos = 3;
constexpr uint32_t USRRDY3_Msk = USRRDY3::mask;

/// Channel 4 User Ready
/// Position: 4, Width: 1
/// Access: read-only
using USRRDY4 = BitField<4, 1>;
constexpr uint32_t USRRDY4_Pos = 4;
constexpr uint32_t USRRDY4_Msk = USRRDY4::mask;

/// Channel 5 User Ready
/// Position: 5, Width: 1
/// Access: read-only
using USRRDY5 = BitField<5, 1>;
constexpr uint32_t USRRDY5_Pos = 5;
constexpr uint32_t USRRDY5_Msk = USRRDY5::mask;

/// Channel 6 User Ready
/// Position: 6, Width: 1
/// Access: read-only
using USRRDY6 = BitField<6, 1>;
constexpr uint32_t USRRDY6_Pos = 6;
constexpr uint32_t USRRDY6_Msk = USRRDY6::mask;

/// Channel 7 User Ready
/// Position: 7, Width: 1
/// Access: read-only
using USRRDY7 = BitField<7, 1>;
constexpr uint32_t USRRDY7_Pos = 7;
constexpr uint32_t USRRDY7_Msk = USRRDY7::mask;

/// Channel 0 Busy
/// Position: 8, Width: 1
/// Access: read-only
using CHBUSY0 = BitField<8, 1>;
constexpr uint32_t CHBUSY0_Pos = 8;
constexpr uint32_t CHBUSY0_Msk = CHBUSY0::mask;

/// Channel 1 Busy
/// Position: 9, Width: 1
/// Access: read-only
using CHBUSY1 = BitField<9, 1>;
constexpr uint32_t CHBUSY1_Pos = 9;
constexpr uint32_t CHBUSY1_Msk = CHBUSY1::mask;

/// Channel 2 Busy
/// Position: 10, Width: 1
/// Access: read-only
using CHBUSY2 = BitField<10, 1>;
constexpr uint32_t CHBUSY2_Pos = 10;
constexpr uint32_t CHBUSY2_Msk = CHBUSY2::mask;

/// Channel 3 Busy
/// Position: 11, Width: 1
/// Access: read-only
using CHBUSY3 = BitField<11, 1>;
constexpr uint32_t CHBUSY3_Pos = 11;
constexpr uint32_t CHBUSY3_Msk = CHBUSY3::mask;

/// Channel 4 Busy
/// Position: 12, Width: 1
/// Access: read-only
using CHBUSY4 = BitField<12, 1>;
constexpr uint32_t CHBUSY4_Pos = 12;
constexpr uint32_t CHBUSY4_Msk = CHBUSY4::mask;

/// Channel 5 Busy
/// Position: 13, Width: 1
/// Access: read-only
using CHBUSY5 = BitField<13, 1>;
constexpr uint32_t CHBUSY5_Pos = 13;
constexpr uint32_t CHBUSY5_Msk = CHBUSY5::mask;

/// Channel 6 Busy
/// Position: 14, Width: 1
/// Access: read-only
using CHBUSY6 = BitField<14, 1>;
constexpr uint32_t CHBUSY6_Pos = 14;
constexpr uint32_t CHBUSY6_Msk = CHBUSY6::mask;

/// Channel 7 Busy
/// Position: 15, Width: 1
/// Access: read-only
using CHBUSY7 = BitField<15, 1>;
constexpr uint32_t CHBUSY7_Pos = 15;
constexpr uint32_t CHBUSY7_Msk = CHBUSY7::mask;

/// Channel 8 User Ready
/// Position: 16, Width: 1
/// Access: read-only
using USRRDY8 = BitField<16, 1>;
constexpr uint32_t USRRDY8_Pos = 16;
constexpr uint32_t USRRDY8_Msk = USRRDY8::mask;

/// Channel 9 User Ready
/// Position: 17, Width: 1
/// Access: read-only
using USRRDY9 = BitField<17, 1>;
constexpr uint32_t USRRDY9_Pos = 17;
constexpr uint32_t USRRDY9_Msk = USRRDY9::mask;

/// Channel 10 User Ready
/// Position: 18, Width: 1
/// Access: read-only
using USRRDY10 = BitField<18, 1>;
constexpr uint32_t USRRDY10_Pos = 18;
constexpr uint32_t USRRDY10_Msk = USRRDY10::mask;

/// Channel 11 User Ready
/// Position: 19, Width: 1
/// Access: read-only
using USRRDY11 = BitField<19, 1>;
constexpr uint32_t USRRDY11_Pos = 19;
constexpr uint32_t USRRDY11_Msk = USRRDY11::mask;

/// Channel 8 Busy
/// Position: 24, Width: 1
/// Access: read-only
using CHBUSY8 = BitField<24, 1>;
constexpr uint32_t CHBUSY8_Pos = 24;
constexpr uint32_t CHBUSY8_Msk = CHBUSY8::mask;

/// Channel 9 Busy
/// Position: 25, Width: 1
/// Access: read-only
using CHBUSY9 = BitField<25, 1>;
constexpr uint32_t CHBUSY9_Pos = 25;
constexpr uint32_t CHBUSY9_Msk = CHBUSY9::mask;

/// Channel 10 Busy
/// Position: 26, Width: 1
/// Access: read-only
using CHBUSY10 = BitField<26, 1>;
constexpr uint32_t CHBUSY10_Pos = 26;
constexpr uint32_t CHBUSY10_Msk = CHBUSY10::mask;

/// Channel 11 Busy
/// Position: 27, Width: 1
/// Access: read-only
using CHBUSY11 = BitField<27, 1>;
constexpr uint32_t CHBUSY11_Pos = 27;
constexpr uint32_t CHBUSY11_Msk = CHBUSY11::mask;

}  // namespace chstatus

/// INTENCLR - Interrupt Enable Clear
namespace intenclr {
/// Channel 0 Overrun Interrupt Enable
/// Position: 0, Width: 1
using OVR0 = BitField<0, 1>;
constexpr uint32_t OVR0_Pos = 0;
constexpr uint32_t OVR0_Msk = OVR0::mask;

/// Channel 1 Overrun Interrupt Enable
/// Position: 1, Width: 1
using OVR1 = BitField<1, 1>;
constexpr uint32_t OVR1_Pos = 1;
constexpr uint32_t OVR1_Msk = OVR1::mask;

/// Channel 2 Overrun Interrupt Enable
/// Position: 2, Width: 1
using OVR2 = BitField<2, 1>;
constexpr uint32_t OVR2_Pos = 2;
constexpr uint32_t OVR2_Msk = OVR2::mask;

/// Channel 3 Overrun Interrupt Enable
/// Position: 3, Width: 1
using OVR3 = BitField<3, 1>;
constexpr uint32_t OVR3_Pos = 3;
constexpr uint32_t OVR3_Msk = OVR3::mask;

/// Channel 4 Overrun Interrupt Enable
/// Position: 4, Width: 1
using OVR4 = BitField<4, 1>;
constexpr uint32_t OVR4_Pos = 4;
constexpr uint32_t OVR4_Msk = OVR4::mask;

/// Channel 5 Overrun Interrupt Enable
/// Position: 5, Width: 1
using OVR5 = BitField<5, 1>;
constexpr uint32_t OVR5_Pos = 5;
constexpr uint32_t OVR5_Msk = OVR5::mask;

/// Channel 6 Overrun Interrupt Enable
/// Position: 6, Width: 1
using OVR6 = BitField<6, 1>;
constexpr uint32_t OVR6_Pos = 6;
constexpr uint32_t OVR6_Msk = OVR6::mask;

/// Channel 7 Overrun Interrupt Enable
/// Position: 7, Width: 1
using OVR7 = BitField<7, 1>;
constexpr uint32_t OVR7_Pos = 7;
constexpr uint32_t OVR7_Msk = OVR7::mask;

/// Channel 0 Event Detection Interrupt Enable
/// Position: 8, Width: 1
using EVD0 = BitField<8, 1>;
constexpr uint32_t EVD0_Pos = 8;
constexpr uint32_t EVD0_Msk = EVD0::mask;

/// Channel 1 Event Detection Interrupt Enable
/// Position: 9, Width: 1
using EVD1 = BitField<9, 1>;
constexpr uint32_t EVD1_Pos = 9;
constexpr uint32_t EVD1_Msk = EVD1::mask;

/// Channel 2 Event Detection Interrupt Enable
/// Position: 10, Width: 1
using EVD2 = BitField<10, 1>;
constexpr uint32_t EVD2_Pos = 10;
constexpr uint32_t EVD2_Msk = EVD2::mask;

/// Channel 3 Event Detection Interrupt Enable
/// Position: 11, Width: 1
using EVD3 = BitField<11, 1>;
constexpr uint32_t EVD3_Pos = 11;
constexpr uint32_t EVD3_Msk = EVD3::mask;

/// Channel 4 Event Detection Interrupt Enable
/// Position: 12, Width: 1
using EVD4 = BitField<12, 1>;
constexpr uint32_t EVD4_Pos = 12;
constexpr uint32_t EVD4_Msk = EVD4::mask;

/// Channel 5 Event Detection Interrupt Enable
/// Position: 13, Width: 1
using EVD5 = BitField<13, 1>;
constexpr uint32_t EVD5_Pos = 13;
constexpr uint32_t EVD5_Msk = EVD5::mask;

/// Channel 6 Event Detection Interrupt Enable
/// Position: 14, Width: 1
using EVD6 = BitField<14, 1>;
constexpr uint32_t EVD6_Pos = 14;
constexpr uint32_t EVD6_Msk = EVD6::mask;

/// Channel 7 Event Detection Interrupt Enable
/// Position: 15, Width: 1
using EVD7 = BitField<15, 1>;
constexpr uint32_t EVD7_Pos = 15;
constexpr uint32_t EVD7_Msk = EVD7::mask;

/// Channel 8 Overrun Interrupt Enable
/// Position: 16, Width: 1
using OVR8 = BitField<16, 1>;
constexpr uint32_t OVR8_Pos = 16;
constexpr uint32_t OVR8_Msk = OVR8::mask;

/// Channel 9 Overrun Interrupt Enable
/// Position: 17, Width: 1
using OVR9 = BitField<17, 1>;
constexpr uint32_t OVR9_Pos = 17;
constexpr uint32_t OVR9_Msk = OVR9::mask;

/// Channel 10 Overrun Interrupt Enable
/// Position: 18, Width: 1
using OVR10 = BitField<18, 1>;
constexpr uint32_t OVR10_Pos = 18;
constexpr uint32_t OVR10_Msk = OVR10::mask;

/// Channel 11 Overrun Interrupt Enable
/// Position: 19, Width: 1
using OVR11 = BitField<19, 1>;
constexpr uint32_t OVR11_Pos = 19;
constexpr uint32_t OVR11_Msk = OVR11::mask;

/// Channel 8 Event Detection Interrupt Enable
/// Position: 24, Width: 1
using EVD8 = BitField<24, 1>;
constexpr uint32_t EVD8_Pos = 24;
constexpr uint32_t EVD8_Msk = EVD8::mask;

/// Channel 9 Event Detection Interrupt Enable
/// Position: 25, Width: 1
using EVD9 = BitField<25, 1>;
constexpr uint32_t EVD9_Pos = 25;
constexpr uint32_t EVD9_Msk = EVD9::mask;

/// Channel 10 Event Detection Interrupt Enable
/// Position: 26, Width: 1
using EVD10 = BitField<26, 1>;
constexpr uint32_t EVD10_Pos = 26;
constexpr uint32_t EVD10_Msk = EVD10::mask;

/// Channel 11 Event Detection Interrupt Enable
/// Position: 27, Width: 1
using EVD11 = BitField<27, 1>;
constexpr uint32_t EVD11_Pos = 27;
constexpr uint32_t EVD11_Msk = EVD11::mask;

}  // namespace intenclr

/// INTENSET - Interrupt Enable Set
namespace intenset {
/// Channel 0 Overrun Interrupt Enable
/// Position: 0, Width: 1
using OVR0 = BitField<0, 1>;
constexpr uint32_t OVR0_Pos = 0;
constexpr uint32_t OVR0_Msk = OVR0::mask;

/// Channel 1 Overrun Interrupt Enable
/// Position: 1, Width: 1
using OVR1 = BitField<1, 1>;
constexpr uint32_t OVR1_Pos = 1;
constexpr uint32_t OVR1_Msk = OVR1::mask;

/// Channel 2 Overrun Interrupt Enable
/// Position: 2, Width: 1
using OVR2 = BitField<2, 1>;
constexpr uint32_t OVR2_Pos = 2;
constexpr uint32_t OVR2_Msk = OVR2::mask;

/// Channel 3 Overrun Interrupt Enable
/// Position: 3, Width: 1
using OVR3 = BitField<3, 1>;
constexpr uint32_t OVR3_Pos = 3;
constexpr uint32_t OVR3_Msk = OVR3::mask;

/// Channel 4 Overrun Interrupt Enable
/// Position: 4, Width: 1
using OVR4 = BitField<4, 1>;
constexpr uint32_t OVR4_Pos = 4;
constexpr uint32_t OVR4_Msk = OVR4::mask;

/// Channel 5 Overrun Interrupt Enable
/// Position: 5, Width: 1
using OVR5 = BitField<5, 1>;
constexpr uint32_t OVR5_Pos = 5;
constexpr uint32_t OVR5_Msk = OVR5::mask;

/// Channel 6 Overrun Interrupt Enable
/// Position: 6, Width: 1
using OVR6 = BitField<6, 1>;
constexpr uint32_t OVR6_Pos = 6;
constexpr uint32_t OVR6_Msk = OVR6::mask;

/// Channel 7 Overrun Interrupt Enable
/// Position: 7, Width: 1
using OVR7 = BitField<7, 1>;
constexpr uint32_t OVR7_Pos = 7;
constexpr uint32_t OVR7_Msk = OVR7::mask;

/// Channel 0 Event Detection Interrupt Enable
/// Position: 8, Width: 1
using EVD0 = BitField<8, 1>;
constexpr uint32_t EVD0_Pos = 8;
constexpr uint32_t EVD0_Msk = EVD0::mask;

/// Channel 1 Event Detection Interrupt Enable
/// Position: 9, Width: 1
using EVD1 = BitField<9, 1>;
constexpr uint32_t EVD1_Pos = 9;
constexpr uint32_t EVD1_Msk = EVD1::mask;

/// Channel 2 Event Detection Interrupt Enable
/// Position: 10, Width: 1
using EVD2 = BitField<10, 1>;
constexpr uint32_t EVD2_Pos = 10;
constexpr uint32_t EVD2_Msk = EVD2::mask;

/// Channel 3 Event Detection Interrupt Enable
/// Position: 11, Width: 1
using EVD3 = BitField<11, 1>;
constexpr uint32_t EVD3_Pos = 11;
constexpr uint32_t EVD3_Msk = EVD3::mask;

/// Channel 4 Event Detection Interrupt Enable
/// Position: 12, Width: 1
using EVD4 = BitField<12, 1>;
constexpr uint32_t EVD4_Pos = 12;
constexpr uint32_t EVD4_Msk = EVD4::mask;

/// Channel 5 Event Detection Interrupt Enable
/// Position: 13, Width: 1
using EVD5 = BitField<13, 1>;
constexpr uint32_t EVD5_Pos = 13;
constexpr uint32_t EVD5_Msk = EVD5::mask;

/// Channel 6 Event Detection Interrupt Enable
/// Position: 14, Width: 1
using EVD6 = BitField<14, 1>;
constexpr uint32_t EVD6_Pos = 14;
constexpr uint32_t EVD6_Msk = EVD6::mask;

/// Channel 7 Event Detection Interrupt Enable
/// Position: 15, Width: 1
using EVD7 = BitField<15, 1>;
constexpr uint32_t EVD7_Pos = 15;
constexpr uint32_t EVD7_Msk = EVD7::mask;

/// Channel 8 Overrun Interrupt Enable
/// Position: 16, Width: 1
using OVR8 = BitField<16, 1>;
constexpr uint32_t OVR8_Pos = 16;
constexpr uint32_t OVR8_Msk = OVR8::mask;

/// Channel 9 Overrun Interrupt Enable
/// Position: 17, Width: 1
using OVR9 = BitField<17, 1>;
constexpr uint32_t OVR9_Pos = 17;
constexpr uint32_t OVR9_Msk = OVR9::mask;

/// Channel 10 Overrun Interrupt Enable
/// Position: 18, Width: 1
using OVR10 = BitField<18, 1>;
constexpr uint32_t OVR10_Pos = 18;
constexpr uint32_t OVR10_Msk = OVR10::mask;

/// Channel 11 Overrun Interrupt Enable
/// Position: 19, Width: 1
using OVR11 = BitField<19, 1>;
constexpr uint32_t OVR11_Pos = 19;
constexpr uint32_t OVR11_Msk = OVR11::mask;

/// Channel 8 Event Detection Interrupt Enable
/// Position: 24, Width: 1
using EVD8 = BitField<24, 1>;
constexpr uint32_t EVD8_Pos = 24;
constexpr uint32_t EVD8_Msk = EVD8::mask;

/// Channel 9 Event Detection Interrupt Enable
/// Position: 25, Width: 1
using EVD9 = BitField<25, 1>;
constexpr uint32_t EVD9_Pos = 25;
constexpr uint32_t EVD9_Msk = EVD9::mask;

/// Channel 10 Event Detection Interrupt Enable
/// Position: 26, Width: 1
using EVD10 = BitField<26, 1>;
constexpr uint32_t EVD10_Pos = 26;
constexpr uint32_t EVD10_Msk = EVD10::mask;

/// Channel 11 Event Detection Interrupt Enable
/// Position: 27, Width: 1
using EVD11 = BitField<27, 1>;
constexpr uint32_t EVD11_Pos = 27;
constexpr uint32_t EVD11_Msk = EVD11::mask;

}  // namespace intenset

/// INTFLAG - Interrupt Flag Status and Clear
namespace intflag {
/// Channel 0 Overrun
/// Position: 0, Width: 1
using OVR0 = BitField<0, 1>;
constexpr uint32_t OVR0_Pos = 0;
constexpr uint32_t OVR0_Msk = OVR0::mask;

/// Channel 1 Overrun
/// Position: 1, Width: 1
using OVR1 = BitField<1, 1>;
constexpr uint32_t OVR1_Pos = 1;
constexpr uint32_t OVR1_Msk = OVR1::mask;

/// Channel 2 Overrun
/// Position: 2, Width: 1
using OVR2 = BitField<2, 1>;
constexpr uint32_t OVR2_Pos = 2;
constexpr uint32_t OVR2_Msk = OVR2::mask;

/// Channel 3 Overrun
/// Position: 3, Width: 1
using OVR3 = BitField<3, 1>;
constexpr uint32_t OVR3_Pos = 3;
constexpr uint32_t OVR3_Msk = OVR3::mask;

/// Channel 4 Overrun
/// Position: 4, Width: 1
using OVR4 = BitField<4, 1>;
constexpr uint32_t OVR4_Pos = 4;
constexpr uint32_t OVR4_Msk = OVR4::mask;

/// Channel 5 Overrun
/// Position: 5, Width: 1
using OVR5 = BitField<5, 1>;
constexpr uint32_t OVR5_Pos = 5;
constexpr uint32_t OVR5_Msk = OVR5::mask;

/// Channel 6 Overrun
/// Position: 6, Width: 1
using OVR6 = BitField<6, 1>;
constexpr uint32_t OVR6_Pos = 6;
constexpr uint32_t OVR6_Msk = OVR6::mask;

/// Channel 7 Overrun
/// Position: 7, Width: 1
using OVR7 = BitField<7, 1>;
constexpr uint32_t OVR7_Pos = 7;
constexpr uint32_t OVR7_Msk = OVR7::mask;

/// Channel 0 Event Detection
/// Position: 8, Width: 1
using EVD0 = BitField<8, 1>;
constexpr uint32_t EVD0_Pos = 8;
constexpr uint32_t EVD0_Msk = EVD0::mask;

/// Channel 1 Event Detection
/// Position: 9, Width: 1
using EVD1 = BitField<9, 1>;
constexpr uint32_t EVD1_Pos = 9;
constexpr uint32_t EVD1_Msk = EVD1::mask;

/// Channel 2 Event Detection
/// Position: 10, Width: 1
using EVD2 = BitField<10, 1>;
constexpr uint32_t EVD2_Pos = 10;
constexpr uint32_t EVD2_Msk = EVD2::mask;

/// Channel 3 Event Detection
/// Position: 11, Width: 1
using EVD3 = BitField<11, 1>;
constexpr uint32_t EVD3_Pos = 11;
constexpr uint32_t EVD3_Msk = EVD3::mask;

/// Channel 4 Event Detection
/// Position: 12, Width: 1
using EVD4 = BitField<12, 1>;
constexpr uint32_t EVD4_Pos = 12;
constexpr uint32_t EVD4_Msk = EVD4::mask;

/// Channel 5 Event Detection
/// Position: 13, Width: 1
using EVD5 = BitField<13, 1>;
constexpr uint32_t EVD5_Pos = 13;
constexpr uint32_t EVD5_Msk = EVD5::mask;

/// Channel 6 Event Detection
/// Position: 14, Width: 1
using EVD6 = BitField<14, 1>;
constexpr uint32_t EVD6_Pos = 14;
constexpr uint32_t EVD6_Msk = EVD6::mask;

/// Channel 7 Event Detection
/// Position: 15, Width: 1
using EVD7 = BitField<15, 1>;
constexpr uint32_t EVD7_Pos = 15;
constexpr uint32_t EVD7_Msk = EVD7::mask;

/// Channel 8 Overrun
/// Position: 16, Width: 1
using OVR8 = BitField<16, 1>;
constexpr uint32_t OVR8_Pos = 16;
constexpr uint32_t OVR8_Msk = OVR8::mask;

/// Channel 9 Overrun
/// Position: 17, Width: 1
using OVR9 = BitField<17, 1>;
constexpr uint32_t OVR9_Pos = 17;
constexpr uint32_t OVR9_Msk = OVR9::mask;

/// Channel 10 Overrun
/// Position: 18, Width: 1
using OVR10 = BitField<18, 1>;
constexpr uint32_t OVR10_Pos = 18;
constexpr uint32_t OVR10_Msk = OVR10::mask;

/// Channel 11 Overrun
/// Position: 19, Width: 1
using OVR11 = BitField<19, 1>;
constexpr uint32_t OVR11_Pos = 19;
constexpr uint32_t OVR11_Msk = OVR11::mask;

/// Channel 8 Event Detection
/// Position: 24, Width: 1
using EVD8 = BitField<24, 1>;
constexpr uint32_t EVD8_Pos = 24;
constexpr uint32_t EVD8_Msk = EVD8::mask;

/// Channel 9 Event Detection
/// Position: 25, Width: 1
using EVD9 = BitField<25, 1>;
constexpr uint32_t EVD9_Pos = 25;
constexpr uint32_t EVD9_Msk = EVD9::mask;

/// Channel 10 Event Detection
/// Position: 26, Width: 1
using EVD10 = BitField<26, 1>;
constexpr uint32_t EVD10_Pos = 26;
constexpr uint32_t EVD10_Msk = EVD10::mask;

/// Channel 11 Event Detection
/// Position: 27, Width: 1
using EVD11 = BitField<27, 1>;
constexpr uint32_t EVD11_Pos = 27;
constexpr uint32_t EVD11_Msk = EVD11::mask;

}  // namespace intflag

}  // namespace alloy::hal::atmel::samd21::evsys
