
SUP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010370  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001118  08010510  08010510  00020510  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011628  08011628  0003019c  2**0
                  CONTENTS
  4 .ARM          00000008  08011628  08011628  00021628  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011630  08011630  0003019c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011630  08011630  00021630  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08011634  08011634  00021634  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000019c  20000000  08011638  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00006d44  2000019c  080117d4  0003019c  2**2
                  ALLOC
 10 ._user_heap_stack 00006000  20006ee0  080117d4  00036ee0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0003019c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002b827  00000000  00000000  000301cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000658d  00000000  00000000  0005b9f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000022e8  00000000  00000000  00061f80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00002030  00000000  00000000  00064268  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000206eb  00000000  00000000  00066298  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002e1f2  00000000  00000000  00086983  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a157d  00000000  00000000  000b4b75  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001560f2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009648  00000000  00000000  00156144  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000019c 	.word	0x2000019c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080104f8 	.word	0x080104f8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001a0 	.word	0x200001a0
 80001dc:	080104f8 	.word	0x080104f8

080001e0 <__aeabi_drsub>:
 80001e0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001e4:	e002      	b.n	80001ec <__adddf3>
 80001e6:	bf00      	nop

080001e8 <__aeabi_dsub>:
 80001e8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001ec <__adddf3>:
 80001ec:	b530      	push	{r4, r5, lr}
 80001ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001f6:	ea94 0f05 	teq	r4, r5
 80001fa:	bf08      	it	eq
 80001fc:	ea90 0f02 	teqeq	r0, r2
 8000200:	bf1f      	itttt	ne
 8000202:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000206:	ea55 0c02 	orrsne.w	ip, r5, r2
 800020a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800020e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000212:	f000 80e2 	beq.w	80003da <__adddf3+0x1ee>
 8000216:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800021a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800021e:	bfb8      	it	lt
 8000220:	426d      	neglt	r5, r5
 8000222:	dd0c      	ble.n	800023e <__adddf3+0x52>
 8000224:	442c      	add	r4, r5
 8000226:	ea80 0202 	eor.w	r2, r0, r2
 800022a:	ea81 0303 	eor.w	r3, r1, r3
 800022e:	ea82 0000 	eor.w	r0, r2, r0
 8000232:	ea83 0101 	eor.w	r1, r3, r1
 8000236:	ea80 0202 	eor.w	r2, r0, r2
 800023a:	ea81 0303 	eor.w	r3, r1, r3
 800023e:	2d36      	cmp	r5, #54	; 0x36
 8000240:	bf88      	it	hi
 8000242:	bd30      	pophi	{r4, r5, pc}
 8000244:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000248:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800024c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000250:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000254:	d002      	beq.n	800025c <__adddf3+0x70>
 8000256:	4240      	negs	r0, r0
 8000258:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800025c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000260:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000264:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000268:	d002      	beq.n	8000270 <__adddf3+0x84>
 800026a:	4252      	negs	r2, r2
 800026c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000270:	ea94 0f05 	teq	r4, r5
 8000274:	f000 80a7 	beq.w	80003c6 <__adddf3+0x1da>
 8000278:	f1a4 0401 	sub.w	r4, r4, #1
 800027c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000280:	db0d      	blt.n	800029e <__adddf3+0xb2>
 8000282:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000286:	fa22 f205 	lsr.w	r2, r2, r5
 800028a:	1880      	adds	r0, r0, r2
 800028c:	f141 0100 	adc.w	r1, r1, #0
 8000290:	fa03 f20e 	lsl.w	r2, r3, lr
 8000294:	1880      	adds	r0, r0, r2
 8000296:	fa43 f305 	asr.w	r3, r3, r5
 800029a:	4159      	adcs	r1, r3
 800029c:	e00e      	b.n	80002bc <__adddf3+0xd0>
 800029e:	f1a5 0520 	sub.w	r5, r5, #32
 80002a2:	f10e 0e20 	add.w	lr, lr, #32
 80002a6:	2a01      	cmp	r2, #1
 80002a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002ac:	bf28      	it	cs
 80002ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002b2:	fa43 f305 	asr.w	r3, r3, r5
 80002b6:	18c0      	adds	r0, r0, r3
 80002b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002c0:	d507      	bpl.n	80002d2 <__adddf3+0xe6>
 80002c2:	f04f 0e00 	mov.w	lr, #0
 80002c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80002d2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002d6:	d31b      	bcc.n	8000310 <__adddf3+0x124>
 80002d8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002dc:	d30c      	bcc.n	80002f8 <__adddf3+0x10c>
 80002de:	0849      	lsrs	r1, r1, #1
 80002e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e8:	f104 0401 	add.w	r4, r4, #1
 80002ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002f0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002f4:	f080 809a 	bcs.w	800042c <__adddf3+0x240>
 80002f8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002fc:	bf08      	it	eq
 80002fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000302:	f150 0000 	adcs.w	r0, r0, #0
 8000306:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800030a:	ea41 0105 	orr.w	r1, r1, r5
 800030e:	bd30      	pop	{r4, r5, pc}
 8000310:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000314:	4140      	adcs	r0, r0
 8000316:	eb41 0101 	adc.w	r1, r1, r1
 800031a:	3c01      	subs	r4, #1
 800031c:	bf28      	it	cs
 800031e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000322:	d2e9      	bcs.n	80002f8 <__adddf3+0x10c>
 8000324:	f091 0f00 	teq	r1, #0
 8000328:	bf04      	itt	eq
 800032a:	4601      	moveq	r1, r0
 800032c:	2000      	moveq	r0, #0
 800032e:	fab1 f381 	clz	r3, r1
 8000332:	bf08      	it	eq
 8000334:	3320      	addeq	r3, #32
 8000336:	f1a3 030b 	sub.w	r3, r3, #11
 800033a:	f1b3 0220 	subs.w	r2, r3, #32
 800033e:	da0c      	bge.n	800035a <__adddf3+0x16e>
 8000340:	320c      	adds	r2, #12
 8000342:	dd08      	ble.n	8000356 <__adddf3+0x16a>
 8000344:	f102 0c14 	add.w	ip, r2, #20
 8000348:	f1c2 020c 	rsb	r2, r2, #12
 800034c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000350:	fa21 f102 	lsr.w	r1, r1, r2
 8000354:	e00c      	b.n	8000370 <__adddf3+0x184>
 8000356:	f102 0214 	add.w	r2, r2, #20
 800035a:	bfd8      	it	le
 800035c:	f1c2 0c20 	rsble	ip, r2, #32
 8000360:	fa01 f102 	lsl.w	r1, r1, r2
 8000364:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000368:	bfdc      	itt	le
 800036a:	ea41 010c 	orrle.w	r1, r1, ip
 800036e:	4090      	lslle	r0, r2
 8000370:	1ae4      	subs	r4, r4, r3
 8000372:	bfa2      	ittt	ge
 8000374:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000378:	4329      	orrge	r1, r5
 800037a:	bd30      	popge	{r4, r5, pc}
 800037c:	ea6f 0404 	mvn.w	r4, r4
 8000380:	3c1f      	subs	r4, #31
 8000382:	da1c      	bge.n	80003be <__adddf3+0x1d2>
 8000384:	340c      	adds	r4, #12
 8000386:	dc0e      	bgt.n	80003a6 <__adddf3+0x1ba>
 8000388:	f104 0414 	add.w	r4, r4, #20
 800038c:	f1c4 0220 	rsb	r2, r4, #32
 8000390:	fa20 f004 	lsr.w	r0, r0, r4
 8000394:	fa01 f302 	lsl.w	r3, r1, r2
 8000398:	ea40 0003 	orr.w	r0, r0, r3
 800039c:	fa21 f304 	lsr.w	r3, r1, r4
 80003a0:	ea45 0103 	orr.w	r1, r5, r3
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	f1c4 040c 	rsb	r4, r4, #12
 80003aa:	f1c4 0220 	rsb	r2, r4, #32
 80003ae:	fa20 f002 	lsr.w	r0, r0, r2
 80003b2:	fa01 f304 	lsl.w	r3, r1, r4
 80003b6:	ea40 0003 	orr.w	r0, r0, r3
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	fa21 f004 	lsr.w	r0, r1, r4
 80003c2:	4629      	mov	r1, r5
 80003c4:	bd30      	pop	{r4, r5, pc}
 80003c6:	f094 0f00 	teq	r4, #0
 80003ca:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003ce:	bf06      	itte	eq
 80003d0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003d4:	3401      	addeq	r4, #1
 80003d6:	3d01      	subne	r5, #1
 80003d8:	e74e      	b.n	8000278 <__adddf3+0x8c>
 80003da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003de:	bf18      	it	ne
 80003e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003e4:	d029      	beq.n	800043a <__adddf3+0x24e>
 80003e6:	ea94 0f05 	teq	r4, r5
 80003ea:	bf08      	it	eq
 80003ec:	ea90 0f02 	teqeq	r0, r2
 80003f0:	d005      	beq.n	80003fe <__adddf3+0x212>
 80003f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003f6:	bf04      	itt	eq
 80003f8:	4619      	moveq	r1, r3
 80003fa:	4610      	moveq	r0, r2
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	ea91 0f03 	teq	r1, r3
 8000402:	bf1e      	ittt	ne
 8000404:	2100      	movne	r1, #0
 8000406:	2000      	movne	r0, #0
 8000408:	bd30      	popne	{r4, r5, pc}
 800040a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800040e:	d105      	bne.n	800041c <__adddf3+0x230>
 8000410:	0040      	lsls	r0, r0, #1
 8000412:	4149      	adcs	r1, r1
 8000414:	bf28      	it	cs
 8000416:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800041a:	bd30      	pop	{r4, r5, pc}
 800041c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000420:	bf3c      	itt	cc
 8000422:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000426:	bd30      	popcc	{r4, r5, pc}
 8000428:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800042c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000430:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000434:	f04f 0000 	mov.w	r0, #0
 8000438:	bd30      	pop	{r4, r5, pc}
 800043a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800043e:	bf1a      	itte	ne
 8000440:	4619      	movne	r1, r3
 8000442:	4610      	movne	r0, r2
 8000444:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000448:	bf1c      	itt	ne
 800044a:	460b      	movne	r3, r1
 800044c:	4602      	movne	r2, r0
 800044e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000452:	bf06      	itte	eq
 8000454:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000458:	ea91 0f03 	teqeq	r1, r3
 800045c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000460:	bd30      	pop	{r4, r5, pc}
 8000462:	bf00      	nop

08000464 <__aeabi_ui2d>:
 8000464:	f090 0f00 	teq	r0, #0
 8000468:	bf04      	itt	eq
 800046a:	2100      	moveq	r1, #0
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000474:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000478:	f04f 0500 	mov.w	r5, #0
 800047c:	f04f 0100 	mov.w	r1, #0
 8000480:	e750      	b.n	8000324 <__adddf3+0x138>
 8000482:	bf00      	nop

08000484 <__aeabi_i2d>:
 8000484:	f090 0f00 	teq	r0, #0
 8000488:	bf04      	itt	eq
 800048a:	2100      	moveq	r1, #0
 800048c:	4770      	bxeq	lr
 800048e:	b530      	push	{r4, r5, lr}
 8000490:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000494:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000498:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800049c:	bf48      	it	mi
 800049e:	4240      	negmi	r0, r0
 80004a0:	f04f 0100 	mov.w	r1, #0
 80004a4:	e73e      	b.n	8000324 <__adddf3+0x138>
 80004a6:	bf00      	nop

080004a8 <__aeabi_f2d>:
 80004a8:	0042      	lsls	r2, r0, #1
 80004aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80004b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004b6:	bf1f      	itttt	ne
 80004b8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004bc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004c0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004c4:	4770      	bxne	lr
 80004c6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004ca:	bf08      	it	eq
 80004cc:	4770      	bxeq	lr
 80004ce:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004d2:	bf04      	itt	eq
 80004d4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d8:	4770      	bxeq	lr
 80004da:	b530      	push	{r4, r5, lr}
 80004dc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004e0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004e4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e8:	e71c      	b.n	8000324 <__adddf3+0x138>
 80004ea:	bf00      	nop

080004ec <__aeabi_ul2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f04f 0500 	mov.w	r5, #0
 80004fa:	e00a      	b.n	8000512 <__aeabi_l2d+0x16>

080004fc <__aeabi_l2d>:
 80004fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000500:	bf08      	it	eq
 8000502:	4770      	bxeq	lr
 8000504:	b530      	push	{r4, r5, lr}
 8000506:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800050a:	d502      	bpl.n	8000512 <__aeabi_l2d+0x16>
 800050c:	4240      	negs	r0, r0
 800050e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000512:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000516:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800051a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800051e:	f43f aed8 	beq.w	80002d2 <__adddf3+0xe6>
 8000522:	f04f 0203 	mov.w	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000532:	bf18      	it	ne
 8000534:	3203      	addne	r2, #3
 8000536:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800053a:	f1c2 0320 	rsb	r3, r2, #32
 800053e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000542:	fa20 f002 	lsr.w	r0, r0, r2
 8000546:	fa01 fe03 	lsl.w	lr, r1, r3
 800054a:	ea40 000e 	orr.w	r0, r0, lr
 800054e:	fa21 f102 	lsr.w	r1, r1, r2
 8000552:	4414      	add	r4, r2
 8000554:	e6bd      	b.n	80002d2 <__adddf3+0xe6>
 8000556:	bf00      	nop

08000558 <__aeabi_dmul>:
 8000558:	b570      	push	{r4, r5, r6, lr}
 800055a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800055e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000562:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000566:	bf1d      	ittte	ne
 8000568:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800056c:	ea94 0f0c 	teqne	r4, ip
 8000570:	ea95 0f0c 	teqne	r5, ip
 8000574:	f000 f8de 	bleq	8000734 <__aeabi_dmul+0x1dc>
 8000578:	442c      	add	r4, r5
 800057a:	ea81 0603 	eor.w	r6, r1, r3
 800057e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000582:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000586:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800058a:	bf18      	it	ne
 800058c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000590:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000594:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000598:	d038      	beq.n	800060c <__aeabi_dmul+0xb4>
 800059a:	fba0 ce02 	umull	ip, lr, r0, r2
 800059e:	f04f 0500 	mov.w	r5, #0
 80005a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005a6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ae:	f04f 0600 	mov.w	r6, #0
 80005b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005b6:	f09c 0f00 	teq	ip, #0
 80005ba:	bf18      	it	ne
 80005bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005c0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005c4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005cc:	d204      	bcs.n	80005d8 <__aeabi_dmul+0x80>
 80005ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005d2:	416d      	adcs	r5, r5
 80005d4:	eb46 0606 	adc.w	r6, r6, r6
 80005d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005ec:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005f0:	bf88      	it	hi
 80005f2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005f6:	d81e      	bhi.n	8000636 <__aeabi_dmul+0xde>
 80005f8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005fc:	bf08      	it	eq
 80005fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000602:	f150 0000 	adcs.w	r0, r0, #0
 8000606:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000610:	ea46 0101 	orr.w	r1, r6, r1
 8000614:	ea40 0002 	orr.w	r0, r0, r2
 8000618:	ea81 0103 	eor.w	r1, r1, r3
 800061c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000620:	bfc2      	ittt	gt
 8000622:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000626:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800062a:	bd70      	popgt	{r4, r5, r6, pc}
 800062c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000630:	f04f 0e00 	mov.w	lr, #0
 8000634:	3c01      	subs	r4, #1
 8000636:	f300 80ab 	bgt.w	8000790 <__aeabi_dmul+0x238>
 800063a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800063e:	bfde      	ittt	le
 8000640:	2000      	movle	r0, #0
 8000642:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000646:	bd70      	pople	{r4, r5, r6, pc}
 8000648:	f1c4 0400 	rsb	r4, r4, #0
 800064c:	3c20      	subs	r4, #32
 800064e:	da35      	bge.n	80006bc <__aeabi_dmul+0x164>
 8000650:	340c      	adds	r4, #12
 8000652:	dc1b      	bgt.n	800068c <__aeabi_dmul+0x134>
 8000654:	f104 0414 	add.w	r4, r4, #20
 8000658:	f1c4 0520 	rsb	r5, r4, #32
 800065c:	fa00 f305 	lsl.w	r3, r0, r5
 8000660:	fa20 f004 	lsr.w	r0, r0, r4
 8000664:	fa01 f205 	lsl.w	r2, r1, r5
 8000668:	ea40 0002 	orr.w	r0, r0, r2
 800066c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000670:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000674:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000678:	fa21 f604 	lsr.w	r6, r1, r4
 800067c:	eb42 0106 	adc.w	r1, r2, r6
 8000680:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000684:	bf08      	it	eq
 8000686:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800068a:	bd70      	pop	{r4, r5, r6, pc}
 800068c:	f1c4 040c 	rsb	r4, r4, #12
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f304 	lsl.w	r3, r0, r4
 8000698:	fa20 f005 	lsr.w	r0, r0, r5
 800069c:	fa01 f204 	lsl.w	r2, r1, r4
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006ac:	f141 0100 	adc.w	r1, r1, #0
 80006b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006b4:	bf08      	it	eq
 80006b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f1c4 0520 	rsb	r5, r4, #32
 80006c0:	fa00 f205 	lsl.w	r2, r0, r5
 80006c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c8:	fa20 f304 	lsr.w	r3, r0, r4
 80006cc:	fa01 f205 	lsl.w	r2, r1, r5
 80006d0:	ea43 0302 	orr.w	r3, r3, r2
 80006d4:	fa21 f004 	lsr.w	r0, r1, r4
 80006d8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006dc:	fa21 f204 	lsr.w	r2, r1, r4
 80006e0:	ea20 0002 	bic.w	r0, r0, r2
 80006e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f094 0f00 	teq	r4, #0
 80006f8:	d10f      	bne.n	800071a <__aeabi_dmul+0x1c2>
 80006fa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006fe:	0040      	lsls	r0, r0, #1
 8000700:	eb41 0101 	adc.w	r1, r1, r1
 8000704:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000708:	bf08      	it	eq
 800070a:	3c01      	subeq	r4, #1
 800070c:	d0f7      	beq.n	80006fe <__aeabi_dmul+0x1a6>
 800070e:	ea41 0106 	orr.w	r1, r1, r6
 8000712:	f095 0f00 	teq	r5, #0
 8000716:	bf18      	it	ne
 8000718:	4770      	bxne	lr
 800071a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800071e:	0052      	lsls	r2, r2, #1
 8000720:	eb43 0303 	adc.w	r3, r3, r3
 8000724:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000728:	bf08      	it	eq
 800072a:	3d01      	subeq	r5, #1
 800072c:	d0f7      	beq.n	800071e <__aeabi_dmul+0x1c6>
 800072e:	ea43 0306 	orr.w	r3, r3, r6
 8000732:	4770      	bx	lr
 8000734:	ea94 0f0c 	teq	r4, ip
 8000738:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800073c:	bf18      	it	ne
 800073e:	ea95 0f0c 	teqne	r5, ip
 8000742:	d00c      	beq.n	800075e <__aeabi_dmul+0x206>
 8000744:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000748:	bf18      	it	ne
 800074a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800074e:	d1d1      	bne.n	80006f4 <__aeabi_dmul+0x19c>
 8000750:	ea81 0103 	eor.w	r1, r1, r3
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	f04f 0000 	mov.w	r0, #0
 800075c:	bd70      	pop	{r4, r5, r6, pc}
 800075e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000762:	bf06      	itte	eq
 8000764:	4610      	moveq	r0, r2
 8000766:	4619      	moveq	r1, r3
 8000768:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800076c:	d019      	beq.n	80007a2 <__aeabi_dmul+0x24a>
 800076e:	ea94 0f0c 	teq	r4, ip
 8000772:	d102      	bne.n	800077a <__aeabi_dmul+0x222>
 8000774:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000778:	d113      	bne.n	80007a2 <__aeabi_dmul+0x24a>
 800077a:	ea95 0f0c 	teq	r5, ip
 800077e:	d105      	bne.n	800078c <__aeabi_dmul+0x234>
 8000780:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000784:	bf1c      	itt	ne
 8000786:	4610      	movne	r0, r2
 8000788:	4619      	movne	r1, r3
 800078a:	d10a      	bne.n	80007a2 <__aeabi_dmul+0x24a>
 800078c:	ea81 0103 	eor.w	r1, r1, r3
 8000790:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000794:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000798:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800079c:	f04f 0000 	mov.w	r0, #0
 80007a0:	bd70      	pop	{r4, r5, r6, pc}
 80007a2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007a6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007aa:	bd70      	pop	{r4, r5, r6, pc}

080007ac <__aeabi_ddiv>:
 80007ac:	b570      	push	{r4, r5, r6, lr}
 80007ae:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007b2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007ba:	bf1d      	ittte	ne
 80007bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007c0:	ea94 0f0c 	teqne	r4, ip
 80007c4:	ea95 0f0c 	teqne	r5, ip
 80007c8:	f000 f8a7 	bleq	800091a <__aeabi_ddiv+0x16e>
 80007cc:	eba4 0405 	sub.w	r4, r4, r5
 80007d0:	ea81 0e03 	eor.w	lr, r1, r3
 80007d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007dc:	f000 8088 	beq.w	80008f0 <__aeabi_ddiv+0x144>
 80007e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007e4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000800:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000804:	429d      	cmp	r5, r3
 8000806:	bf08      	it	eq
 8000808:	4296      	cmpeq	r6, r2
 800080a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800080e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000812:	d202      	bcs.n	800081a <__aeabi_ddiv+0x6e>
 8000814:	085b      	lsrs	r3, r3, #1
 8000816:	ea4f 0232 	mov.w	r2, r2, rrx
 800081a:	1ab6      	subs	r6, r6, r2
 800081c:	eb65 0503 	sbc.w	r5, r5, r3
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800082a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	ebb6 0e02 	subs.w	lr, r6, r2
 800087a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800087e:	bf22      	ittt	cs
 8000880:	1ab6      	subcs	r6, r6, r2
 8000882:	4675      	movcs	r5, lr
 8000884:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000888:	ea55 0e06 	orrs.w	lr, r5, r6
 800088c:	d018      	beq.n	80008c0 <__aeabi_ddiv+0x114>
 800088e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000892:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000896:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800089a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800089e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008aa:	d1c0      	bne.n	800082e <__aeabi_ddiv+0x82>
 80008ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b0:	d10b      	bne.n	80008ca <__aeabi_ddiv+0x11e>
 80008b2:	ea41 0100 	orr.w	r1, r1, r0
 80008b6:	f04f 0000 	mov.w	r0, #0
 80008ba:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008be:	e7b6      	b.n	800082e <__aeabi_ddiv+0x82>
 80008c0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008c4:	bf04      	itt	eq
 80008c6:	4301      	orreq	r1, r0
 80008c8:	2000      	moveq	r0, #0
 80008ca:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008ce:	bf88      	it	hi
 80008d0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008d4:	f63f aeaf 	bhi.w	8000636 <__aeabi_dmul+0xde>
 80008d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008dc:	bf04      	itt	eq
 80008de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008e6:	f150 0000 	adcs.w	r0, r0, #0
 80008ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	pop	{r4, r5, r6, pc}
 80008f0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008fc:	bfc2      	ittt	gt
 80008fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000902:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000906:	bd70      	popgt	{r4, r5, r6, pc}
 8000908:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800090c:	f04f 0e00 	mov.w	lr, #0
 8000910:	3c01      	subs	r4, #1
 8000912:	e690      	b.n	8000636 <__aeabi_dmul+0xde>
 8000914:	ea45 0e06 	orr.w	lr, r5, r6
 8000918:	e68d      	b.n	8000636 <__aeabi_dmul+0xde>
 800091a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800091e:	ea94 0f0c 	teq	r4, ip
 8000922:	bf08      	it	eq
 8000924:	ea95 0f0c 	teqeq	r5, ip
 8000928:	f43f af3b 	beq.w	80007a2 <__aeabi_dmul+0x24a>
 800092c:	ea94 0f0c 	teq	r4, ip
 8000930:	d10a      	bne.n	8000948 <__aeabi_ddiv+0x19c>
 8000932:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000936:	f47f af34 	bne.w	80007a2 <__aeabi_dmul+0x24a>
 800093a:	ea95 0f0c 	teq	r5, ip
 800093e:	f47f af25 	bne.w	800078c <__aeabi_dmul+0x234>
 8000942:	4610      	mov	r0, r2
 8000944:	4619      	mov	r1, r3
 8000946:	e72c      	b.n	80007a2 <__aeabi_dmul+0x24a>
 8000948:	ea95 0f0c 	teq	r5, ip
 800094c:	d106      	bne.n	800095c <__aeabi_ddiv+0x1b0>
 800094e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000952:	f43f aefd 	beq.w	8000750 <__aeabi_dmul+0x1f8>
 8000956:	4610      	mov	r0, r2
 8000958:	4619      	mov	r1, r3
 800095a:	e722      	b.n	80007a2 <__aeabi_dmul+0x24a>
 800095c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000960:	bf18      	it	ne
 8000962:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000966:	f47f aec5 	bne.w	80006f4 <__aeabi_dmul+0x19c>
 800096a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800096e:	f47f af0d 	bne.w	800078c <__aeabi_dmul+0x234>
 8000972:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000976:	f47f aeeb 	bne.w	8000750 <__aeabi_dmul+0x1f8>
 800097a:	e712      	b.n	80007a2 <__aeabi_dmul+0x24a>

0800097c <__aeabi_d2uiz>:
 800097c:	004a      	lsls	r2, r1, #1
 800097e:	d211      	bcs.n	80009a4 <__aeabi_d2uiz+0x28>
 8000980:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000984:	d211      	bcs.n	80009aa <__aeabi_d2uiz+0x2e>
 8000986:	d50d      	bpl.n	80009a4 <__aeabi_d2uiz+0x28>
 8000988:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800098c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000990:	d40e      	bmi.n	80009b0 <__aeabi_d2uiz+0x34>
 8000992:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000996:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800099a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800099e:	fa23 f002 	lsr.w	r0, r3, r2
 80009a2:	4770      	bx	lr
 80009a4:	f04f 0000 	mov.w	r0, #0
 80009a8:	4770      	bx	lr
 80009aa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009ae:	d102      	bne.n	80009b6 <__aeabi_d2uiz+0x3a>
 80009b0:	f04f 30ff 	mov.w	r0, #4294967295
 80009b4:	4770      	bx	lr
 80009b6:	f04f 0000 	mov.w	r0, #0
 80009ba:	4770      	bx	lr

080009bc <__aeabi_uldivmod>:
 80009bc:	b953      	cbnz	r3, 80009d4 <__aeabi_uldivmod+0x18>
 80009be:	b94a      	cbnz	r2, 80009d4 <__aeabi_uldivmod+0x18>
 80009c0:	2900      	cmp	r1, #0
 80009c2:	bf08      	it	eq
 80009c4:	2800      	cmpeq	r0, #0
 80009c6:	bf1c      	itt	ne
 80009c8:	f04f 31ff 	movne.w	r1, #4294967295
 80009cc:	f04f 30ff 	movne.w	r0, #4294967295
 80009d0:	f000 b974 	b.w	8000cbc <__aeabi_idiv0>
 80009d4:	f1ad 0c08 	sub.w	ip, sp, #8
 80009d8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80009dc:	f000 f806 	bl	80009ec <__udivmoddi4>
 80009e0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80009e4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80009e8:	b004      	add	sp, #16
 80009ea:	4770      	bx	lr

080009ec <__udivmoddi4>:
 80009ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80009f0:	9d08      	ldr	r5, [sp, #32]
 80009f2:	4604      	mov	r4, r0
 80009f4:	468e      	mov	lr, r1
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d14d      	bne.n	8000a96 <__udivmoddi4+0xaa>
 80009fa:	428a      	cmp	r2, r1
 80009fc:	4694      	mov	ip, r2
 80009fe:	d969      	bls.n	8000ad4 <__udivmoddi4+0xe8>
 8000a00:	fab2 f282 	clz	r2, r2
 8000a04:	b152      	cbz	r2, 8000a1c <__udivmoddi4+0x30>
 8000a06:	fa01 f302 	lsl.w	r3, r1, r2
 8000a0a:	f1c2 0120 	rsb	r1, r2, #32
 8000a0e:	fa20 f101 	lsr.w	r1, r0, r1
 8000a12:	fa0c fc02 	lsl.w	ip, ip, r2
 8000a16:	ea41 0e03 	orr.w	lr, r1, r3
 8000a1a:	4094      	lsls	r4, r2
 8000a1c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000a20:	0c21      	lsrs	r1, r4, #16
 8000a22:	fbbe f6f8 	udiv	r6, lr, r8
 8000a26:	fa1f f78c 	uxth.w	r7, ip
 8000a2a:	fb08 e316 	mls	r3, r8, r6, lr
 8000a2e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000a32:	fb06 f107 	mul.w	r1, r6, r7
 8000a36:	4299      	cmp	r1, r3
 8000a38:	d90a      	bls.n	8000a50 <__udivmoddi4+0x64>
 8000a3a:	eb1c 0303 	adds.w	r3, ip, r3
 8000a3e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000a42:	f080 811f 	bcs.w	8000c84 <__udivmoddi4+0x298>
 8000a46:	4299      	cmp	r1, r3
 8000a48:	f240 811c 	bls.w	8000c84 <__udivmoddi4+0x298>
 8000a4c:	3e02      	subs	r6, #2
 8000a4e:	4463      	add	r3, ip
 8000a50:	1a5b      	subs	r3, r3, r1
 8000a52:	b2a4      	uxth	r4, r4
 8000a54:	fbb3 f0f8 	udiv	r0, r3, r8
 8000a58:	fb08 3310 	mls	r3, r8, r0, r3
 8000a5c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000a60:	fb00 f707 	mul.w	r7, r0, r7
 8000a64:	42a7      	cmp	r7, r4
 8000a66:	d90a      	bls.n	8000a7e <__udivmoddi4+0x92>
 8000a68:	eb1c 0404 	adds.w	r4, ip, r4
 8000a6c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000a70:	f080 810a 	bcs.w	8000c88 <__udivmoddi4+0x29c>
 8000a74:	42a7      	cmp	r7, r4
 8000a76:	f240 8107 	bls.w	8000c88 <__udivmoddi4+0x29c>
 8000a7a:	4464      	add	r4, ip
 8000a7c:	3802      	subs	r0, #2
 8000a7e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000a82:	1be4      	subs	r4, r4, r7
 8000a84:	2600      	movs	r6, #0
 8000a86:	b11d      	cbz	r5, 8000a90 <__udivmoddi4+0xa4>
 8000a88:	40d4      	lsrs	r4, r2
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	e9c5 4300 	strd	r4, r3, [r5]
 8000a90:	4631      	mov	r1, r6
 8000a92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a96:	428b      	cmp	r3, r1
 8000a98:	d909      	bls.n	8000aae <__udivmoddi4+0xc2>
 8000a9a:	2d00      	cmp	r5, #0
 8000a9c:	f000 80ef 	beq.w	8000c7e <__udivmoddi4+0x292>
 8000aa0:	2600      	movs	r6, #0
 8000aa2:	e9c5 0100 	strd	r0, r1, [r5]
 8000aa6:	4630      	mov	r0, r6
 8000aa8:	4631      	mov	r1, r6
 8000aaa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000aae:	fab3 f683 	clz	r6, r3
 8000ab2:	2e00      	cmp	r6, #0
 8000ab4:	d14a      	bne.n	8000b4c <__udivmoddi4+0x160>
 8000ab6:	428b      	cmp	r3, r1
 8000ab8:	d302      	bcc.n	8000ac0 <__udivmoddi4+0xd4>
 8000aba:	4282      	cmp	r2, r0
 8000abc:	f200 80f9 	bhi.w	8000cb2 <__udivmoddi4+0x2c6>
 8000ac0:	1a84      	subs	r4, r0, r2
 8000ac2:	eb61 0303 	sbc.w	r3, r1, r3
 8000ac6:	2001      	movs	r0, #1
 8000ac8:	469e      	mov	lr, r3
 8000aca:	2d00      	cmp	r5, #0
 8000acc:	d0e0      	beq.n	8000a90 <__udivmoddi4+0xa4>
 8000ace:	e9c5 4e00 	strd	r4, lr, [r5]
 8000ad2:	e7dd      	b.n	8000a90 <__udivmoddi4+0xa4>
 8000ad4:	b902      	cbnz	r2, 8000ad8 <__udivmoddi4+0xec>
 8000ad6:	deff      	udf	#255	; 0xff
 8000ad8:	fab2 f282 	clz	r2, r2
 8000adc:	2a00      	cmp	r2, #0
 8000ade:	f040 8092 	bne.w	8000c06 <__udivmoddi4+0x21a>
 8000ae2:	eba1 010c 	sub.w	r1, r1, ip
 8000ae6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000aea:	fa1f fe8c 	uxth.w	lr, ip
 8000aee:	2601      	movs	r6, #1
 8000af0:	0c20      	lsrs	r0, r4, #16
 8000af2:	fbb1 f3f7 	udiv	r3, r1, r7
 8000af6:	fb07 1113 	mls	r1, r7, r3, r1
 8000afa:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000afe:	fb0e f003 	mul.w	r0, lr, r3
 8000b02:	4288      	cmp	r0, r1
 8000b04:	d908      	bls.n	8000b18 <__udivmoddi4+0x12c>
 8000b06:	eb1c 0101 	adds.w	r1, ip, r1
 8000b0a:	f103 38ff 	add.w	r8, r3, #4294967295
 8000b0e:	d202      	bcs.n	8000b16 <__udivmoddi4+0x12a>
 8000b10:	4288      	cmp	r0, r1
 8000b12:	f200 80cb 	bhi.w	8000cac <__udivmoddi4+0x2c0>
 8000b16:	4643      	mov	r3, r8
 8000b18:	1a09      	subs	r1, r1, r0
 8000b1a:	b2a4      	uxth	r4, r4
 8000b1c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000b20:	fb07 1110 	mls	r1, r7, r0, r1
 8000b24:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000b28:	fb0e fe00 	mul.w	lr, lr, r0
 8000b2c:	45a6      	cmp	lr, r4
 8000b2e:	d908      	bls.n	8000b42 <__udivmoddi4+0x156>
 8000b30:	eb1c 0404 	adds.w	r4, ip, r4
 8000b34:	f100 31ff 	add.w	r1, r0, #4294967295
 8000b38:	d202      	bcs.n	8000b40 <__udivmoddi4+0x154>
 8000b3a:	45a6      	cmp	lr, r4
 8000b3c:	f200 80bb 	bhi.w	8000cb6 <__udivmoddi4+0x2ca>
 8000b40:	4608      	mov	r0, r1
 8000b42:	eba4 040e 	sub.w	r4, r4, lr
 8000b46:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000b4a:	e79c      	b.n	8000a86 <__udivmoddi4+0x9a>
 8000b4c:	f1c6 0720 	rsb	r7, r6, #32
 8000b50:	40b3      	lsls	r3, r6
 8000b52:	fa22 fc07 	lsr.w	ip, r2, r7
 8000b56:	ea4c 0c03 	orr.w	ip, ip, r3
 8000b5a:	fa20 f407 	lsr.w	r4, r0, r7
 8000b5e:	fa01 f306 	lsl.w	r3, r1, r6
 8000b62:	431c      	orrs	r4, r3
 8000b64:	40f9      	lsrs	r1, r7
 8000b66:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000b6a:	fa00 f306 	lsl.w	r3, r0, r6
 8000b6e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000b72:	0c20      	lsrs	r0, r4, #16
 8000b74:	fa1f fe8c 	uxth.w	lr, ip
 8000b78:	fb09 1118 	mls	r1, r9, r8, r1
 8000b7c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000b80:	fb08 f00e 	mul.w	r0, r8, lr
 8000b84:	4288      	cmp	r0, r1
 8000b86:	fa02 f206 	lsl.w	r2, r2, r6
 8000b8a:	d90b      	bls.n	8000ba4 <__udivmoddi4+0x1b8>
 8000b8c:	eb1c 0101 	adds.w	r1, ip, r1
 8000b90:	f108 3aff 	add.w	sl, r8, #4294967295
 8000b94:	f080 8088 	bcs.w	8000ca8 <__udivmoddi4+0x2bc>
 8000b98:	4288      	cmp	r0, r1
 8000b9a:	f240 8085 	bls.w	8000ca8 <__udivmoddi4+0x2bc>
 8000b9e:	f1a8 0802 	sub.w	r8, r8, #2
 8000ba2:	4461      	add	r1, ip
 8000ba4:	1a09      	subs	r1, r1, r0
 8000ba6:	b2a4      	uxth	r4, r4
 8000ba8:	fbb1 f0f9 	udiv	r0, r1, r9
 8000bac:	fb09 1110 	mls	r1, r9, r0, r1
 8000bb0:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000bb4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000bb8:	458e      	cmp	lr, r1
 8000bba:	d908      	bls.n	8000bce <__udivmoddi4+0x1e2>
 8000bbc:	eb1c 0101 	adds.w	r1, ip, r1
 8000bc0:	f100 34ff 	add.w	r4, r0, #4294967295
 8000bc4:	d26c      	bcs.n	8000ca0 <__udivmoddi4+0x2b4>
 8000bc6:	458e      	cmp	lr, r1
 8000bc8:	d96a      	bls.n	8000ca0 <__udivmoddi4+0x2b4>
 8000bca:	3802      	subs	r0, #2
 8000bcc:	4461      	add	r1, ip
 8000bce:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000bd2:	fba0 9402 	umull	r9, r4, r0, r2
 8000bd6:	eba1 010e 	sub.w	r1, r1, lr
 8000bda:	42a1      	cmp	r1, r4
 8000bdc:	46c8      	mov	r8, r9
 8000bde:	46a6      	mov	lr, r4
 8000be0:	d356      	bcc.n	8000c90 <__udivmoddi4+0x2a4>
 8000be2:	d053      	beq.n	8000c8c <__udivmoddi4+0x2a0>
 8000be4:	b15d      	cbz	r5, 8000bfe <__udivmoddi4+0x212>
 8000be6:	ebb3 0208 	subs.w	r2, r3, r8
 8000bea:	eb61 010e 	sbc.w	r1, r1, lr
 8000bee:	fa01 f707 	lsl.w	r7, r1, r7
 8000bf2:	fa22 f306 	lsr.w	r3, r2, r6
 8000bf6:	40f1      	lsrs	r1, r6
 8000bf8:	431f      	orrs	r7, r3
 8000bfa:	e9c5 7100 	strd	r7, r1, [r5]
 8000bfe:	2600      	movs	r6, #0
 8000c00:	4631      	mov	r1, r6
 8000c02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c06:	f1c2 0320 	rsb	r3, r2, #32
 8000c0a:	40d8      	lsrs	r0, r3
 8000c0c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c10:	fa21 f303 	lsr.w	r3, r1, r3
 8000c14:	4091      	lsls	r1, r2
 8000c16:	4301      	orrs	r1, r0
 8000c18:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c1c:	fa1f fe8c 	uxth.w	lr, ip
 8000c20:	fbb3 f0f7 	udiv	r0, r3, r7
 8000c24:	fb07 3610 	mls	r6, r7, r0, r3
 8000c28:	0c0b      	lsrs	r3, r1, #16
 8000c2a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000c2e:	fb00 f60e 	mul.w	r6, r0, lr
 8000c32:	429e      	cmp	r6, r3
 8000c34:	fa04 f402 	lsl.w	r4, r4, r2
 8000c38:	d908      	bls.n	8000c4c <__udivmoddi4+0x260>
 8000c3a:	eb1c 0303 	adds.w	r3, ip, r3
 8000c3e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000c42:	d22f      	bcs.n	8000ca4 <__udivmoddi4+0x2b8>
 8000c44:	429e      	cmp	r6, r3
 8000c46:	d92d      	bls.n	8000ca4 <__udivmoddi4+0x2b8>
 8000c48:	3802      	subs	r0, #2
 8000c4a:	4463      	add	r3, ip
 8000c4c:	1b9b      	subs	r3, r3, r6
 8000c4e:	b289      	uxth	r1, r1
 8000c50:	fbb3 f6f7 	udiv	r6, r3, r7
 8000c54:	fb07 3316 	mls	r3, r7, r6, r3
 8000c58:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c5c:	fb06 f30e 	mul.w	r3, r6, lr
 8000c60:	428b      	cmp	r3, r1
 8000c62:	d908      	bls.n	8000c76 <__udivmoddi4+0x28a>
 8000c64:	eb1c 0101 	adds.w	r1, ip, r1
 8000c68:	f106 38ff 	add.w	r8, r6, #4294967295
 8000c6c:	d216      	bcs.n	8000c9c <__udivmoddi4+0x2b0>
 8000c6e:	428b      	cmp	r3, r1
 8000c70:	d914      	bls.n	8000c9c <__udivmoddi4+0x2b0>
 8000c72:	3e02      	subs	r6, #2
 8000c74:	4461      	add	r1, ip
 8000c76:	1ac9      	subs	r1, r1, r3
 8000c78:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000c7c:	e738      	b.n	8000af0 <__udivmoddi4+0x104>
 8000c7e:	462e      	mov	r6, r5
 8000c80:	4628      	mov	r0, r5
 8000c82:	e705      	b.n	8000a90 <__udivmoddi4+0xa4>
 8000c84:	4606      	mov	r6, r0
 8000c86:	e6e3      	b.n	8000a50 <__udivmoddi4+0x64>
 8000c88:	4618      	mov	r0, r3
 8000c8a:	e6f8      	b.n	8000a7e <__udivmoddi4+0x92>
 8000c8c:	454b      	cmp	r3, r9
 8000c8e:	d2a9      	bcs.n	8000be4 <__udivmoddi4+0x1f8>
 8000c90:	ebb9 0802 	subs.w	r8, r9, r2
 8000c94:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000c98:	3801      	subs	r0, #1
 8000c9a:	e7a3      	b.n	8000be4 <__udivmoddi4+0x1f8>
 8000c9c:	4646      	mov	r6, r8
 8000c9e:	e7ea      	b.n	8000c76 <__udivmoddi4+0x28a>
 8000ca0:	4620      	mov	r0, r4
 8000ca2:	e794      	b.n	8000bce <__udivmoddi4+0x1e2>
 8000ca4:	4640      	mov	r0, r8
 8000ca6:	e7d1      	b.n	8000c4c <__udivmoddi4+0x260>
 8000ca8:	46d0      	mov	r8, sl
 8000caa:	e77b      	b.n	8000ba4 <__udivmoddi4+0x1b8>
 8000cac:	3b02      	subs	r3, #2
 8000cae:	4461      	add	r1, ip
 8000cb0:	e732      	b.n	8000b18 <__udivmoddi4+0x12c>
 8000cb2:	4630      	mov	r0, r6
 8000cb4:	e709      	b.n	8000aca <__udivmoddi4+0xde>
 8000cb6:	4464      	add	r4, ip
 8000cb8:	3802      	subs	r0, #2
 8000cba:	e742      	b.n	8000b42 <__udivmoddi4+0x156>

08000cbc <__aeabi_idiv0>:
 8000cbc:	4770      	bx	lr
 8000cbe:	bf00      	nop

08000cc0 <ADS1115_init>:
	ADS1115_Config_t 	config;
};

//static void prepareConfigFrame(uint8_t *pOutFrame, ADS1115_Config_t config);

ADS1115_Handle_t* ADS1115_init(I2C_HandleTypeDef *hi2c, uint16_t Addr, ADS1115_Config_t config){
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b086      	sub	sp, #24
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	60f8      	str	r0, [r7, #12]
 8000cc8:	4608      	mov	r0, r1
 8000cca:	4639      	mov	r1, r7
 8000ccc:	e881 000c 	stmia.w	r1, {r2, r3}
 8000cd0:	4603      	mov	r3, r0
 8000cd2:	817b      	strh	r3, [r7, #10]
	ADS1115_Handle_t *pConfig = malloc(sizeof(ADS1115_Handle_t));
 8000cd4:	2010      	movs	r0, #16
 8000cd6:	f00f fa49 	bl	801016c <malloc>
 8000cda:	4603      	mov	r3, r0
 8000cdc:	617b      	str	r3, [r7, #20]
	pConfig->hi2c = hi2c;
 8000cde:	697b      	ldr	r3, [r7, #20]
 8000ce0:	68fa      	ldr	r2, [r7, #12]
 8000ce2:	601a      	str	r2, [r3, #0]
	pConfig->address = Addr;
 8000ce4:	697b      	ldr	r3, [r7, #20]
 8000ce6:	897a      	ldrh	r2, [r7, #10]
 8000ce8:	809a      	strh	r2, [r3, #4]
	pConfig->config = config;
 8000cea:	697b      	ldr	r3, [r7, #20]
 8000cec:	1d9a      	adds	r2, r3, #6
 8000cee:	463b      	mov	r3, r7
 8000cf0:	cb03      	ldmia	r3!, {r0, r1}
 8000cf2:	6010      	str	r0, [r2, #0]
 8000cf4:	6051      	str	r1, [r2, #4]
	return pConfig;
 8000cf6:	697b      	ldr	r3, [r7, #20]
}
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	3718      	adds	r7, #24
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	bd80      	pop	{r7, pc}

08000d00 <ADS1115_updateConfig>:

void ADS1115_deinit(ADS1115_Handle_t* pConfig){
	free(pConfig);
}

void ADS1115_updateConfig(ADS1115_Handle_t *pConfig, ADS1115_Config_t config){
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b088      	sub	sp, #32
 8000d04:	af02      	add	r7, sp, #8
 8000d06:	60f8      	str	r0, [r7, #12]
 8000d08:	1d3b      	adds	r3, r7, #4
 8000d0a:	e883 0006 	stmia.w	r3, {r1, r2}
	pConfig->config = config;
 8000d0e:	68fb      	ldr	r3, [r7, #12]
 8000d10:	1d9a      	adds	r2, r3, #6
 8000d12:	1d3b      	adds	r3, r7, #4
 8000d14:	cb03      	ldmia	r3!, {r0, r1}
 8000d16:	6010      	str	r0, [r2, #0]
 8000d18:	6051      	str	r1, [r2, #4]

	uint8_t bytes[3] = {0};
 8000d1a:	4b11      	ldr	r3, [pc, #68]	; (8000d60 <ADS1115_updateConfig+0x60>)
 8000d1c:	881b      	ldrh	r3, [r3, #0]
 8000d1e:	82bb      	strh	r3, [r7, #20]
 8000d20:	2300      	movs	r3, #0
 8000d22:	75bb      	strb	r3, [r7, #22]
	prepareConfigFrame(bytes, pConfig->config);
 8000d24:	68fb      	ldr	r3, [r7, #12]
 8000d26:	f107 0014 	add.w	r0, r7, #20
 8000d2a:	f8d3 1006 	ldr.w	r1, [r3, #6]
 8000d2e:	460a      	mov	r2, r1
 8000d30:	f8d3 100a 	ldr.w	r1, [r3, #10]
 8000d34:	460b      	mov	r3, r1
 8000d36:	4611      	mov	r1, r2
 8000d38:	461a      	mov	r2, r3
 8000d3a:	f000 f841 	bl	8000dc0 <prepareConfigFrame>

	HAL_I2C_Master_Transmit(pConfig->hi2c, (pConfig->address << 1), bytes, 3, 100);
 8000d3e:	68fb      	ldr	r3, [r7, #12]
 8000d40:	6818      	ldr	r0, [r3, #0]
 8000d42:	68fb      	ldr	r3, [r7, #12]
 8000d44:	889b      	ldrh	r3, [r3, #4]
 8000d46:	005b      	lsls	r3, r3, #1
 8000d48:	b299      	uxth	r1, r3
 8000d4a:	f107 0214 	add.w	r2, r7, #20
 8000d4e:	2364      	movs	r3, #100	; 0x64
 8000d50:	9300      	str	r3, [sp, #0]
 8000d52:	2303      	movs	r3, #3
 8000d54:	f003 fb98 	bl	8004488 <HAL_I2C_Master_Transmit>
}
 8000d58:	bf00      	nop
 8000d5a:	3718      	adds	r7, #24
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	bd80      	pop	{r7, pc}
 8000d60:	08010510 	.word	0x08010510

08000d64 <ADS1115_startContinousMode>:

void ADS1115_setConversionReadyPin(ADS1115_Handle_t* pConfig){
	ADS1115_setThresholds(pConfig, 0x0000, 0xFFFF);
}

void ADS1115_startContinousMode(ADS1115_Handle_t* pConfig){
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b088      	sub	sp, #32
 8000d68:	af02      	add	r7, sp, #8
 8000d6a:	6078      	str	r0, [r7, #4]
	uint8_t bytes[3] = {0};
 8000d6c:	4b13      	ldr	r3, [pc, #76]	; (8000dbc <ADS1115_startContinousMode+0x58>)
 8000d6e:	881b      	ldrh	r3, [r3, #0]
 8000d70:	82bb      	strh	r3, [r7, #20]
 8000d72:	2300      	movs	r3, #0
 8000d74:	75bb      	strb	r3, [r7, #22]

	ADS1115_Config_t configReg = pConfig->config;
 8000d76:	687a      	ldr	r2, [r7, #4]
 8000d78:	f107 030c 	add.w	r3, r7, #12
 8000d7c:	3206      	adds	r2, #6
 8000d7e:	6810      	ldr	r0, [r2, #0]
 8000d80:	6851      	ldr	r1, [r2, #4]
 8000d82:	c303      	stmia	r3!, {r0, r1}
	configReg.operatingMode = MODE_CONTINOUS;
 8000d84:	2300      	movs	r3, #0
 8000d86:	73bb      	strb	r3, [r7, #14]
	prepareConfigFrame(bytes, configReg);
 8000d88:	f107 0014 	add.w	r0, r7, #20
 8000d8c:	f107 030c 	add.w	r3, r7, #12
 8000d90:	e893 0006 	ldmia.w	r3, {r1, r2}
 8000d94:	f000 f814 	bl	8000dc0 <prepareConfigFrame>

	HAL_I2C_Master_Transmit(pConfig->hi2c, (pConfig->address << 1), bytes, 3, 100);
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	6818      	ldr	r0, [r3, #0]
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	889b      	ldrh	r3, [r3, #4]
 8000da0:	005b      	lsls	r3, r3, #1
 8000da2:	b299      	uxth	r1, r3
 8000da4:	f107 0214 	add.w	r2, r7, #20
 8000da8:	2364      	movs	r3, #100	; 0x64
 8000daa:	9300      	str	r3, [sp, #0]
 8000dac:	2303      	movs	r3, #3
 8000dae:	f003 fb6b 	bl	8004488 <HAL_I2C_Master_Transmit>
}
 8000db2:	bf00      	nop
 8000db4:	3718      	adds	r7, #24
 8000db6:	46bd      	mov	sp, r7
 8000db8:	bd80      	pop	{r7, pc}
 8000dba:	bf00      	nop
 8000dbc:	08010510 	.word	0x08010510

08000dc0 <prepareConfigFrame>:
	prepareConfigFrame(bytes, configReg);

	HAL_I2C_Master_Transmit(pConfig->hi2c, (pConfig->address << 1), bytes, 3, 100);
}

void prepareConfigFrame(uint8_t *pOutFrame, ADS1115_Config_t config){
 8000dc0:	b480      	push	{r7}
 8000dc2:	b087      	sub	sp, #28
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	60f8      	str	r0, [r7, #12]
 8000dc8:	1d3b      	adds	r3, r7, #4
 8000dca:	e883 0006 	stmia.w	r3, {r1, r2}
	uint8_t temp[3] = {0};
 8000dce:	4b27      	ldr	r3, [pc, #156]	; (8000e6c <prepareConfigFrame+0xac>)
 8000dd0:	881b      	ldrh	r3, [r3, #0]
 8000dd2:	82bb      	strh	r3, [r7, #20]
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	75bb      	strb	r3, [r7, #22]
	pOutFrame[0] = 0x01;
 8000dd8:	68fb      	ldr	r3, [r7, #12]
 8000dda:	2201      	movs	r2, #1
 8000ddc:	701a      	strb	r2, [r3, #0]
	pOutFrame[1] |= (config.channel << 4) | (config.pgaConfig << 1)
 8000dde:	68fb      	ldr	r3, [r7, #12]
 8000de0:	3301      	adds	r3, #1
 8000de2:	781b      	ldrb	r3, [r3, #0]
 8000de4:	b25a      	sxtb	r2, r3
 8000de6:	793b      	ldrb	r3, [r7, #4]
 8000de8:	011b      	lsls	r3, r3, #4
 8000dea:	b259      	sxtb	r1, r3
 8000dec:	797b      	ldrb	r3, [r7, #5]
 8000dee:	005b      	lsls	r3, r3, #1
 8000df0:	b25b      	sxtb	r3, r3
 8000df2:	430b      	orrs	r3, r1
 8000df4:	b259      	sxtb	r1, r3
					| (config.operatingMode << 0);
 8000df6:	79bb      	ldrb	r3, [r7, #6]
 8000df8:	b25b      	sxtb	r3, r3
 8000dfa:	430b      	orrs	r3, r1
 8000dfc:	b25b      	sxtb	r3, r3
	pOutFrame[1] |= (config.channel << 4) | (config.pgaConfig << 1)
 8000dfe:	4313      	orrs	r3, r2
 8000e00:	b25a      	sxtb	r2, r3
 8000e02:	68fb      	ldr	r3, [r7, #12]
 8000e04:	3301      	adds	r3, #1
 8000e06:	b2d2      	uxtb	r2, r2
 8000e08:	701a      	strb	r2, [r3, #0]
	pOutFrame[2] |= (config.dataRate << 5) | (config.compareMode << 4) | (config.polarityMode << 3)
 8000e0a:	68fb      	ldr	r3, [r7, #12]
 8000e0c:	3302      	adds	r3, #2
 8000e0e:	781b      	ldrb	r3, [r3, #0]
 8000e10:	b25a      	sxtb	r2, r3
 8000e12:	79fb      	ldrb	r3, [r7, #7]
 8000e14:	015b      	lsls	r3, r3, #5
 8000e16:	b259      	sxtb	r1, r3
 8000e18:	7a3b      	ldrb	r3, [r7, #8]
 8000e1a:	011b      	lsls	r3, r3, #4
 8000e1c:	b25b      	sxtb	r3, r3
 8000e1e:	430b      	orrs	r3, r1
 8000e20:	b259      	sxtb	r1, r3
 8000e22:	7a7b      	ldrb	r3, [r7, #9]
 8000e24:	00db      	lsls	r3, r3, #3
 8000e26:	b25b      	sxtb	r3, r3
 8000e28:	430b      	orrs	r3, r1
 8000e2a:	b259      	sxtb	r1, r3
					| (config.latchingMode << 2) | (config.queueComparator << 1);
 8000e2c:	7abb      	ldrb	r3, [r7, #10]
 8000e2e:	009b      	lsls	r3, r3, #2
 8000e30:	b25b      	sxtb	r3, r3
 8000e32:	430b      	orrs	r3, r1
 8000e34:	b259      	sxtb	r1, r3
 8000e36:	7afb      	ldrb	r3, [r7, #11]
 8000e38:	005b      	lsls	r3, r3, #1
 8000e3a:	b25b      	sxtb	r3, r3
 8000e3c:	430b      	orrs	r3, r1
 8000e3e:	b25b      	sxtb	r3, r3
	pOutFrame[2] |= (config.dataRate << 5) | (config.compareMode << 4) | (config.polarityMode << 3)
 8000e40:	4313      	orrs	r3, r2
 8000e42:	b25a      	sxtb	r2, r3
 8000e44:	68fb      	ldr	r3, [r7, #12]
 8000e46:	3302      	adds	r3, #2
 8000e48:	b2d2      	uxtb	r2, r2
 8000e4a:	701a      	strb	r2, [r3, #0]
	temp[0] = pOutFrame[0];
 8000e4c:	68fb      	ldr	r3, [r7, #12]
 8000e4e:	781b      	ldrb	r3, [r3, #0]
 8000e50:	753b      	strb	r3, [r7, #20]
	temp[1] = pOutFrame[1];
 8000e52:	68fb      	ldr	r3, [r7, #12]
 8000e54:	785b      	ldrb	r3, [r3, #1]
 8000e56:	757b      	strb	r3, [r7, #21]
	temp[2] = pOutFrame[2];
 8000e58:	68fb      	ldr	r3, [r7, #12]
 8000e5a:	789b      	ldrb	r3, [r3, #2]
 8000e5c:	75bb      	strb	r3, [r7, #22]
}
 8000e5e:	bf00      	nop
 8000e60:	371c      	adds	r7, #28
 8000e62:	46bd      	mov	sp, r7
 8000e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e68:	4770      	bx	lr
 8000e6a:	bf00      	nop
 8000e6c:	08010510 	.word	0x08010510

08000e70 <MCP4725_init>:

    Constructor
*/
/**************************************************************************/ 
MCP4725 MCP4725_init(I2C_HandleTypeDef* hi2c, MCP4725Ax_ADDRESS addr, float refV)
{
 8000e70:	b590      	push	{r4, r7, lr}
 8000e72:	b089      	sub	sp, #36	; 0x24
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	60f8      	str	r0, [r7, #12]
 8000e78:	60b9      	str	r1, [r7, #8]
 8000e7a:	4613      	mov	r3, r2
 8000e7c:	ed87 0a00 	vstr	s0, [r7]
 8000e80:	71fb      	strb	r3, [r7, #7]
	MCP4725 _MCP4725;

	_MCP4725._i2cAddress = (uint16_t)(addr<<1);
 8000e82:	79fb      	ldrb	r3, [r7, #7]
 8000e84:	005b      	lsls	r3, r3, #1
 8000e86:	b2db      	uxtb	r3, r3
 8000e88:	753b      	strb	r3, [r7, #20]
	_MCP4725.hi2c = hi2c;
 8000e8a:	68bb      	ldr	r3, [r7, #8]
 8000e8c:	613b      	str	r3, [r7, #16]

	MCP4725_setReferenceVoltage(&_MCP4725, refV); //set _refVoltage & _bitsPerVolt variables
 8000e8e:	f107 0310 	add.w	r3, r7, #16
 8000e92:	ed97 0a00 	vldr	s0, [r7]
 8000e96:	4618      	mov	r0, r3
 8000e98:	f000 f822 	bl	8000ee0 <MCP4725_setReferenceVoltage>

	return _MCP4725;
 8000e9c:	68fb      	ldr	r3, [r7, #12]
 8000e9e:	461c      	mov	r4, r3
 8000ea0:	f107 0310 	add.w	r3, r7, #16
 8000ea4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000ea6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8000eaa:	68f8      	ldr	r0, [r7, #12]
 8000eac:	3724      	adds	r7, #36	; 0x24
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	bd90      	pop	{r4, r7, pc}

08000eb2 <MCP4725_isConnected>:

    Check the connection 
*/
/**************************************************************************/ 
uint8_t MCP4725_isConnected(MCP4725* _MCP4725)
{
 8000eb2:	b580      	push	{r7, lr}
 8000eb4:	b082      	sub	sp, #8
 8000eb6:	af00      	add	r7, sp, #0
 8000eb8:	6078      	str	r0, [r7, #4]
	return HAL_I2C_IsDeviceReady(_MCP4725->hi2c, _MCP4725->_i2cAddress, 2, 100) == HAL_OK;
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	6818      	ldr	r0, [r3, #0]
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	791b      	ldrb	r3, [r3, #4]
 8000ec2:	b299      	uxth	r1, r3
 8000ec4:	2364      	movs	r3, #100	; 0x64
 8000ec6:	2202      	movs	r2, #2
 8000ec8:	f004 f922 	bl	8005110 <HAL_I2C_IsDeviceReady>
 8000ecc:	4603      	mov	r3, r0
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	bf0c      	ite	eq
 8000ed2:	2301      	moveq	r3, #1
 8000ed4:	2300      	movne	r3, #0
 8000ed6:	b2db      	uxtb	r3, r3
}
 8000ed8:	4618      	mov	r0, r3
 8000eda:	3708      	adds	r7, #8
 8000edc:	46bd      	mov	sp, r7
 8000ede:	bd80      	pop	{r7, pc}

08000ee0 <MCP4725_setReferenceVoltage>:

    Set reference voltage
*/
/**************************************************************************/
void MCP4725_setReferenceVoltage(MCP4725* _MCP4725, float value)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	b083      	sub	sp, #12
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
 8000ee8:	ed87 0a00 	vstr	s0, [r7]
   if   (value == 0) _MCP4725->_refVoltage = MCP4725_REFERENCE_VOLTAGE; //sanity check, avoid division by zero
 8000eec:	edd7 7a00 	vldr	s15, [r7]
 8000ef0:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000ef4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ef8:	d103      	bne.n	8000f02 <MCP4725_setReferenceVoltage+0x22>
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	4a0c      	ldr	r2, [pc, #48]	; (8000f30 <MCP4725_setReferenceVoltage+0x50>)
 8000efe:	609a      	str	r2, [r3, #8]
 8000f00:	e002      	b.n	8000f08 <MCP4725_setReferenceVoltage+0x28>
   else              _MCP4725->_refVoltage = value;    
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	683a      	ldr	r2, [r7, #0]
 8000f06:	609a      	str	r2, [r3, #8]

   _MCP4725->_bitsPerVolt = (float)MCP4725_STEPS / _MCP4725->_refVoltage;         //TODO: check accuracy with +0.5
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	ed93 7a02 	vldr	s14, [r3, #8]
 8000f0e:	eddf 6a09 	vldr	s13, [pc, #36]	; 8000f34 <MCP4725_setReferenceVoltage+0x54>
 8000f12:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000f16:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000f1a:	ee17 3a90 	vmov	r3, s15
 8000f1e:	b29a      	uxth	r2, r3
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	819a      	strh	r2, [r3, #12]
}
 8000f24:	bf00      	nop
 8000f26:	370c      	adds	r7, #12
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2e:	4770      	bx	lr
 8000f30:	40533333 	.word	0x40533333
 8000f34:	45800000 	.word	0x45800000

08000f38 <MCP4725_setValue>:
      - "MCP4725_POWER_DOWN_100KOHM"..power down on with 100 kOhm to ground
      - "MCP4725_POWER_DOWN_500KOHM"..power down on with 500kOhm to ground
*/
/**************************************************************************/ 
uint8_t MCP4725_setValue(MCP4725* _MCP4725, uint16_t value, MCP4725_COMMAND_TYPE mode, MCP4725_POWER_DOWN_TYPE powerType)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b082      	sub	sp, #8
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
 8000f40:	4608      	mov	r0, r1
 8000f42:	4611      	mov	r1, r2
 8000f44:	461a      	mov	r2, r3
 8000f46:	4603      	mov	r3, r0
 8000f48:	807b      	strh	r3, [r7, #2]
 8000f4a:	460b      	mov	r3, r1
 8000f4c:	707b      	strb	r3, [r7, #1]
 8000f4e:	4613      	mov	r3, r2
 8000f50:	703b      	strb	r3, [r7, #0]
  #ifndef MCP4725_DISABLE_SANITY_CHECK
  if (value > MCP4725_MAX_VALUE) value = MCP4725_MAX_VALUE; //make sure value never exceeds threshold
  #endif

  return MCP4725_writeComand(_MCP4725, value, mode, powerType);
 8000f52:	783b      	ldrb	r3, [r7, #0]
 8000f54:	787a      	ldrb	r2, [r7, #1]
 8000f56:	8879      	ldrh	r1, [r7, #2]
 8000f58:	6878      	ldr	r0, [r7, #4]
 8000f5a:	f000 f822 	bl	8000fa2 <MCP4725_writeComand>
 8000f5e:	4603      	mov	r3, r0
}
 8000f60:	4618      	mov	r0, r3
 8000f62:	3708      	adds	r7, #8
 8000f64:	46bd      	mov	sp, r7
 8000f66:	bd80      	pop	{r7, pc}

08000f68 <MCP4725_getEepromBusyFlag>:
      is ignored
    - see MCP4725 datasheet on p.20
*/
/**************************************************************************/ 
uint8_t MCP4725_getEepromBusyFlag(MCP4725* _MCP4725)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b084      	sub	sp, #16
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
  uint16_t value = MCP4725_readRegister(_MCP4725, MCP4725_READ_SETTINGS); //BSY,POR,xx,xx,xx,PD1,PD0,xx
 8000f70:	2101      	movs	r1, #1
 8000f72:	6878      	ldr	r0, [r7, #4]
 8000f74:	f000 f895 	bl	80010a2 <MCP4725_readRegister>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	81fb      	strh	r3, [r7, #14]

  if (value != MCP4725_ERROR) return (value & 0x80)==0x80;		//1 - completed, 0 - incompleted
 8000f7c:	89fb      	ldrh	r3, [r7, #14]
 8000f7e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000f82:	4293      	cmp	r3, r2
 8000f84:	d008      	beq.n	8000f98 <MCP4725_getEepromBusyFlag+0x30>
 8000f86:	89fb      	ldrh	r3, [r7, #14]
 8000f88:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	bf14      	ite	ne
 8000f90:	2301      	movne	r3, #1
 8000f92:	2300      	moveq	r3, #0
 8000f94:	b2db      	uxtb	r3, r3
 8000f96:	e000      	b.n	8000f9a <MCP4725_getEepromBusyFlag+0x32>
                              return 0;										//collision on i2c bus
 8000f98:	2300      	movs	r3, #0
}
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	3710      	adds	r7, #16
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bd80      	pop	{r7, pc}

08000fa2 <MCP4725_writeComand>:
    - "MCP4725_POWER_DOWN_500KOHM"
      1,  1
*/
/**************************************************************************/ 
uint8_t	MCP4725_writeComand(MCP4725* _MCP4725, uint16_t value, MCP4725_COMMAND_TYPE mode, MCP4725_POWER_DOWN_TYPE powerType)
{
 8000fa2:	b580      	push	{r7, lr}
 8000fa4:	b086      	sub	sp, #24
 8000fa6:	af02      	add	r7, sp, #8
 8000fa8:	6078      	str	r0, [r7, #4]
 8000faa:	4608      	mov	r0, r1
 8000fac:	4611      	mov	r1, r2
 8000fae:	461a      	mov	r2, r3
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	807b      	strh	r3, [r7, #2]
 8000fb4:	460b      	mov	r3, r1
 8000fb6:	707b      	strb	r3, [r7, #1]
 8000fb8:	4613      	mov	r3, r2
 8000fba:	703b      	strb	r3, [r7, #0]
	uint8_t buffer[3];
	HAL_StatusTypeDef I2C_Stat;
  //Wire.beginTransmission(_i2cAddress);

  switch (mode)
 8000fbc:	787b      	ldrb	r3, [r7, #1]
 8000fbe:	2b60      	cmp	r3, #96	; 0x60
 8000fc0:	d028      	beq.n	8001014 <MCP4725_writeComand+0x72>
 8000fc2:	2b60      	cmp	r3, #96	; 0x60
 8000fc4:	dc4a      	bgt.n	800105c <MCP4725_writeComand+0xba>
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d002      	beq.n	8000fd0 <MCP4725_writeComand+0x2e>
 8000fca:	2b40      	cmp	r3, #64	; 0x40
 8000fcc:	d022      	beq.n	8001014 <MCP4725_writeComand+0x72>
 8000fce:	e045      	b.n	800105c <MCP4725_writeComand+0xba>
    case MCP4725_FAST_MODE:                                            //see MCP4725 datasheet on p.18
		
      //Wire.send(mode | (powerType << 4)  | highByte(value));
      //Wire.send(lowByte(value));
		
			buffer[0] = mode | (powerType << 4)  | highByte(value);
 8000fd0:	783b      	ldrb	r3, [r7, #0]
 8000fd2:	011b      	lsls	r3, r3, #4
 8000fd4:	b25a      	sxtb	r2, r3
 8000fd6:	f997 3001 	ldrsb.w	r3, [r7, #1]
 8000fda:	4313      	orrs	r3, r2
 8000fdc:	b25a      	sxtb	r2, r3
 8000fde:	887b      	ldrh	r3, [r7, #2]
 8000fe0:	0a1b      	lsrs	r3, r3, #8
 8000fe2:	b29b      	uxth	r3, r3
 8000fe4:	b25b      	sxtb	r3, r3
 8000fe6:	4313      	orrs	r3, r2
 8000fe8:	b25b      	sxtb	r3, r3
 8000fea:	b2db      	uxtb	r3, r3
 8000fec:	733b      	strb	r3, [r7, #12]
			buffer[1] = lowByte(value);
 8000fee:	887b      	ldrh	r3, [r7, #2]
 8000ff0:	b2db      	uxtb	r3, r3
 8000ff2:	737b      	strb	r3, [r7, #13]
		
			I2C_Stat = HAL_I2C_Master_Transmit(_MCP4725->hi2c, _MCP4725->_i2cAddress, buffer, 2, 1000);
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	6818      	ldr	r0, [r3, #0]
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	791b      	ldrb	r3, [r3, #4]
 8000ffc:	b299      	uxth	r1, r3
 8000ffe:	f107 020c 	add.w	r2, r7, #12
 8001002:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001006:	9300      	str	r3, [sp, #0]
 8001008:	2302      	movs	r3, #2
 800100a:	f003 fa3d 	bl	8004488 <HAL_I2C_Master_Transmit>
 800100e:	4603      	mov	r3, r0
 8001010:	73fb      	strb	r3, [r7, #15]
		
      break;
 8001012:	e023      	b.n	800105c <MCP4725_writeComand+0xba>

    case MCP4725_REGISTER_MODE: case MCP4725_EEPROM_MODE:              //see MCP4725 datasheet on p.19
      value = value << 4;                                              //D11,D10,D9,D8,D7,D6,D5,D4,  D3,D2,D1,D0,xx,xx,xx,xx
 8001014:	887b      	ldrh	r3, [r7, #2]
 8001016:	011b      	lsls	r3, r3, #4
 8001018:	807b      	strh	r3, [r7, #2]
      //Wire.send(mode  | (powerType << 1));
      //Wire.send(highByte(value));
      //Wire.send(lowByte(value));
      
			buffer[0] = mode  | (powerType << 1);
 800101a:	783b      	ldrb	r3, [r7, #0]
 800101c:	005b      	lsls	r3, r3, #1
 800101e:	b25a      	sxtb	r2, r3
 8001020:	f997 3001 	ldrsb.w	r3, [r7, #1]
 8001024:	4313      	orrs	r3, r2
 8001026:	b25b      	sxtb	r3, r3
 8001028:	b2db      	uxtb	r3, r3
 800102a:	733b      	strb	r3, [r7, #12]
			buffer[1] = highByte(value);
 800102c:	887b      	ldrh	r3, [r7, #2]
 800102e:	0a1b      	lsrs	r3, r3, #8
 8001030:	b29b      	uxth	r3, r3
 8001032:	b2db      	uxtb	r3, r3
 8001034:	737b      	strb	r3, [r7, #13]
			buffer[2] = lowByte(value);
 8001036:	887b      	ldrh	r3, [r7, #2]
 8001038:	b2db      	uxtb	r3, r3
 800103a:	73bb      	strb	r3, [r7, #14]
		
			I2C_Stat = HAL_I2C_Master_Transmit(_MCP4725->hi2c, _MCP4725->_i2cAddress, buffer, 3, 1000);
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	6818      	ldr	r0, [r3, #0]
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	791b      	ldrb	r3, [r3, #4]
 8001044:	b299      	uxth	r1, r3
 8001046:	f107 020c 	add.w	r2, r7, #12
 800104a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800104e:	9300      	str	r3, [sp, #0]
 8001050:	2303      	movs	r3, #3
 8001052:	f003 fa19 	bl	8004488 <HAL_I2C_Master_Transmit>
 8001056:	4603      	mov	r3, r0
 8001058:	73fb      	strb	r3, [r7, #15]
		
			break;
 800105a:	bf00      	nop
  }

  if (I2C_Stat != HAL_OK) return 0;                   //send data over i2c & check for collision on i2c bus
 800105c:	7bfb      	ldrb	r3, [r7, #15]
 800105e:	2b00      	cmp	r3, #0
 8001060:	d001      	beq.n	8001066 <MCP4725_writeComand+0xc4>
 8001062:	2300      	movs	r3, #0
 8001064:	e019      	b.n	800109a <MCP4725_writeComand+0xf8>

  if (mode == MCP4725_EEPROM_MODE)
 8001066:	787b      	ldrb	r3, [r7, #1]
 8001068:	2b60      	cmp	r3, #96	; 0x60
 800106a:	d115      	bne.n	8001098 <MCP4725_writeComand+0xf6>
  {
    if (MCP4725_getEepromBusyFlag(_MCP4725) == 1) return 1;                      //write completed, success!!!
 800106c:	6878      	ldr	r0, [r7, #4]
 800106e:	f7ff ff7b 	bl	8000f68 <MCP4725_getEepromBusyFlag>
 8001072:	4603      	mov	r3, r0
 8001074:	2b01      	cmp	r3, #1
 8001076:	d101      	bne.n	800107c <MCP4725_writeComand+0xda>
 8001078:	2301      	movs	r3, #1
 800107a:	e00e      	b.n	800109a <MCP4725_writeComand+0xf8>
                                     HAL_Delay(MCP4725_EEPROM_WRITE_TIME); //typical EEPROM write time 25 msec
 800107c:	2019      	movs	r0, #25
 800107e:	f002 fa59 	bl	8003534 <HAL_Delay>
    if (MCP4725_getEepromBusyFlag(_MCP4725) == 1) return 1;                      //write completed, success!!!
 8001082:	6878      	ldr	r0, [r7, #4]
 8001084:	f7ff ff70 	bl	8000f68 <MCP4725_getEepromBusyFlag>
 8001088:	4603      	mov	r3, r0
 800108a:	2b01      	cmp	r3, #1
 800108c:	d101      	bne.n	8001092 <MCP4725_writeComand+0xf0>
 800108e:	2301      	movs	r3, #1
 8001090:	e003      	b.n	800109a <MCP4725_writeComand+0xf8>
                                     HAL_Delay(MCP4725_EEPROM_WRITE_TIME); //maximum EEPROM write time 25 + 25 = 50 msec
 8001092:	2019      	movs	r0, #25
 8001094:	f002 fa4e 	bl	8003534 <HAL_Delay>
  }

  return 1;                                                         //success!!!
 8001098:	2301      	movs	r3, #1
}
 800109a:	4618      	mov	r0, r3
 800109c:	3710      	adds	r7, #16
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}

080010a2 <MCP4725_readRegister>:
      ------ Settings data ------  ---------------- DAC register data ---------------  ------------------- EEPROM data --------------------
    - see MCP4725 datasheet on p.20
*/
/**************************************************************************/ 
uint16_t MCP4725_readRegister(MCP4725* _MCP4725, MCP4725_READ_TYPE dataType)
{
 80010a2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80010a6:	b089      	sub	sp, #36	; 0x24
 80010a8:	af02      	add	r7, sp, #8
 80010aa:	6078      	str	r0, [r7, #4]
 80010ac:	460b      	mov	r3, r1
 80010ae:	70fb      	strb	r3, [r7, #3]
 80010b0:	466b      	mov	r3, sp
 80010b2:	461e      	mov	r6, r3
  uint16_t value = dataType;                             //convert enum to integer to avoid compiler warnings                                    
 80010b4:	78fb      	ldrb	r3, [r7, #3]
 80010b6:	82bb      	strh	r3, [r7, #20]
	uint16_t ret_val = 0 ;
 80010b8:	2300      	movs	r3, #0
 80010ba:	82fb      	strh	r3, [r7, #22]
	uint8_t buffer[dataType];
 80010bc:	78f9      	ldrb	r1, [r7, #3]
 80010be:	460b      	mov	r3, r1
 80010c0:	3b01      	subs	r3, #1
 80010c2:	613b      	str	r3, [r7, #16]
 80010c4:	b2cb      	uxtb	r3, r1
 80010c6:	2200      	movs	r2, #0
 80010c8:	4698      	mov	r8, r3
 80010ca:	4691      	mov	r9, r2
 80010cc:	f04f 0200 	mov.w	r2, #0
 80010d0:	f04f 0300 	mov.w	r3, #0
 80010d4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80010d8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80010dc:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80010e0:	b2cb      	uxtb	r3, r1
 80010e2:	2200      	movs	r2, #0
 80010e4:	461c      	mov	r4, r3
 80010e6:	4615      	mov	r5, r2
 80010e8:	f04f 0200 	mov.w	r2, #0
 80010ec:	f04f 0300 	mov.w	r3, #0
 80010f0:	00eb      	lsls	r3, r5, #3
 80010f2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80010f6:	00e2      	lsls	r2, r4, #3
 80010f8:	460b      	mov	r3, r1
 80010fa:	3307      	adds	r3, #7
 80010fc:	08db      	lsrs	r3, r3, #3
 80010fe:	00db      	lsls	r3, r3, #3
 8001100:	ebad 0d03 	sub.w	sp, sp, r3
 8001104:	ab02      	add	r3, sp, #8
 8001106:	3300      	adds	r3, #0
 8001108:	60fb      	str	r3, [r7, #12]
	HAL_StatusTypeDef I2C_Stat;
	
	I2C_Stat = HAL_I2C_Master_Receive(_MCP4725->hi2c, _MCP4725->_i2cAddress, buffer, dataType, 1000);
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	6818      	ldr	r0, [r3, #0]
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	791b      	ldrb	r3, [r3, #4]
 8001112:	b299      	uxth	r1, r3
 8001114:	78fb      	ldrb	r3, [r7, #3]
 8001116:	b29b      	uxth	r3, r3
 8001118:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800111c:	9200      	str	r2, [sp, #0]
 800111e:	68fa      	ldr	r2, [r7, #12]
 8001120:	f003 fab0 	bl	8004684 <HAL_I2C_Master_Receive>
 8001124:	4603      	mov	r3, r0
 8001126:	72fb      	strb	r3, [r7, #11]

  if (I2C_Stat != HAL_OK) return MCP4725_ERROR;
 8001128:	7afb      	ldrb	r3, [r7, #11]
 800112a:	2b00      	cmp	r3, #0
 800112c:	d002      	beq.n	8001134 <MCP4725_readRegister+0x92>
 800112e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001132:	e01f      	b.n	8001174 <MCP4725_readRegister+0xd2>


  /* read data from buffer */
  switch (dataType)
 8001134:	78fb      	ldrb	r3, [r7, #3]
 8001136:	2b05      	cmp	r3, #5
 8001138:	d00a      	beq.n	8001150 <MCP4725_readRegister+0xae>
 800113a:	2b05      	cmp	r3, #5
 800113c:	dc19      	bgt.n	8001172 <MCP4725_readRegister+0xd0>
 800113e:	2b01      	cmp	r3, #1
 8001140:	d002      	beq.n	8001148 <MCP4725_readRegister+0xa6>
 8001142:	2b03      	cmp	r3, #3
 8001144:	d004      	beq.n	8001150 <MCP4725_readRegister+0xae>
 8001146:	e014      	b.n	8001172 <MCP4725_readRegister+0xd0>
  {
    case MCP4725_READ_SETTINGS:
      ret_val = buffer[0];
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	781b      	ldrb	r3, [r3, #0]
 800114c:	82fb      	strh	r3, [r7, #22]

      break;
 800114e:	e010      	b.n	8001172 <MCP4725_readRegister+0xd0>

    case MCP4725_READ_DAC_REG: case MCP4725_READ_EEPROM:

      ret_val = buffer[value-2];
 8001150:	8abb      	ldrh	r3, [r7, #20]
 8001152:	3b02      	subs	r3, #2
 8001154:	68fa      	ldr	r2, [r7, #12]
 8001156:	5cd3      	ldrb	r3, [r2, r3]
 8001158:	82fb      	strh	r3, [r7, #22]
      ret_val = (ret_val << 8) | buffer[value-1];
 800115a:	8afb      	ldrh	r3, [r7, #22]
 800115c:	021b      	lsls	r3, r3, #8
 800115e:	b21a      	sxth	r2, r3
 8001160:	8abb      	ldrh	r3, [r7, #20]
 8001162:	3b01      	subs	r3, #1
 8001164:	68f9      	ldr	r1, [r7, #12]
 8001166:	5ccb      	ldrb	r3, [r1, r3]
 8001168:	b21b      	sxth	r3, r3
 800116a:	4313      	orrs	r3, r2
 800116c:	b21b      	sxth	r3, r3
 800116e:	82fb      	strh	r3, [r7, #22]
      break;
 8001170:	bf00      	nop
  }

  return ret_val;
 8001172:	8afb      	ldrh	r3, [r7, #22]
 8001174:	46b5      	mov	sp, r6
}
 8001176:	4618      	mov	r0, r3
 8001178:	371c      	adds	r7, #28
 800117a:	46bd      	mov	sp, r7
 800117c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08001180 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8001180:	b480      	push	{r7}
 8001182:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8001184:	bf00      	nop
 8001186:	46bd      	mov	sp, r7
 8001188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118c:	4770      	bx	lr
	...

08001190 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8001190:	b580      	push	{r7, lr}
 8001192:	b086      	sub	sp, #24
 8001194:	af04      	add	r7, sp, #16
 8001196:	4603      	mov	r3, r0
 8001198:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 800119a:	f04f 33ff 	mov.w	r3, #4294967295
 800119e:	9302      	str	r3, [sp, #8]
 80011a0:	2301      	movs	r3, #1
 80011a2:	9301      	str	r3, [sp, #4]
 80011a4:	1dfb      	adds	r3, r7, #7
 80011a6:	9300      	str	r3, [sp, #0]
 80011a8:	2301      	movs	r3, #1
 80011aa:	2200      	movs	r2, #0
 80011ac:	2178      	movs	r1, #120	; 0x78
 80011ae:	4803      	ldr	r0, [pc, #12]	; (80011bc <ssd1306_WriteCommand+0x2c>)
 80011b0:	f003 fc8e 	bl	8004ad0 <HAL_I2C_Mem_Write>
}
 80011b4:	bf00      	nop
 80011b6:	3708      	adds	r7, #8
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	200006bc 	.word	0x200006bc

080011c0 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b086      	sub	sp, #24
 80011c4:	af04      	add	r7, sp, #16
 80011c6:	6078      	str	r0, [r7, #4]
 80011c8:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	b29b      	uxth	r3, r3
 80011ce:	f04f 32ff 	mov.w	r2, #4294967295
 80011d2:	9202      	str	r2, [sp, #8]
 80011d4:	9301      	str	r3, [sp, #4]
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	9300      	str	r3, [sp, #0]
 80011da:	2301      	movs	r3, #1
 80011dc:	2240      	movs	r2, #64	; 0x40
 80011de:	2178      	movs	r1, #120	; 0x78
 80011e0:	4803      	ldr	r0, [pc, #12]	; (80011f0 <ssd1306_WriteData+0x30>)
 80011e2:	f003 fc75 	bl	8004ad0 <HAL_I2C_Mem_Write>
}
 80011e6:	bf00      	nop
 80011e8:	3708      	adds	r7, #8
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bd80      	pop	{r7, pc}
 80011ee:	bf00      	nop
 80011f0:	200006bc 	.word	0x200006bc

080011f4 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 80011f4:	b580      	push	{r7, lr}
 80011f6:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 80011f8:	f7ff ffc2 	bl	8001180 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 80011fc:	2064      	movs	r0, #100	; 0x64
 80011fe:	f002 f999 	bl	8003534 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8001202:	2000      	movs	r0, #0
 8001204:	f000 fa8a 	bl	800171c <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8001208:	2020      	movs	r0, #32
 800120a:	f7ff ffc1 	bl	8001190 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 800120e:	2000      	movs	r0, #0
 8001210:	f7ff ffbe 	bl	8001190 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001214:	20b0      	movs	r0, #176	; 0xb0
 8001216:	f7ff ffbb 	bl	8001190 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 800121a:	20c8      	movs	r0, #200	; 0xc8
 800121c:	f7ff ffb8 	bl	8001190 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8001220:	2000      	movs	r0, #0
 8001222:	f7ff ffb5 	bl	8001190 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8001226:	2010      	movs	r0, #16
 8001228:	f7ff ffb2 	bl	8001190 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 800122c:	2040      	movs	r0, #64	; 0x40
 800122e:	f7ff ffaf 	bl	8001190 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8001232:	20ff      	movs	r0, #255	; 0xff
 8001234:	f000 fa5f 	bl	80016f6 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8001238:	20a1      	movs	r0, #161	; 0xa1
 800123a:	f7ff ffa9 	bl	8001190 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 800123e:	20a6      	movs	r0, #166	; 0xa6
 8001240:	f7ff ffa6 	bl	8001190 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8001244:	20a8      	movs	r0, #168	; 0xa8
 8001246:	f7ff ffa3 	bl	8001190 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 800124a:	203f      	movs	r0, #63	; 0x3f
 800124c:	f7ff ffa0 	bl	8001190 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001250:	20a4      	movs	r0, #164	; 0xa4
 8001252:	f7ff ff9d 	bl	8001190 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8001256:	20d3      	movs	r0, #211	; 0xd3
 8001258:	f7ff ff9a 	bl	8001190 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 800125c:	2000      	movs	r0, #0
 800125e:	f7ff ff97 	bl	8001190 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8001262:	20d5      	movs	r0, #213	; 0xd5
 8001264:	f7ff ff94 	bl	8001190 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8001268:	20f0      	movs	r0, #240	; 0xf0
 800126a:	f7ff ff91 	bl	8001190 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 800126e:	20d9      	movs	r0, #217	; 0xd9
 8001270:	f7ff ff8e 	bl	8001190 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8001274:	2022      	movs	r0, #34	; 0x22
 8001276:	f7ff ff8b 	bl	8001190 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 800127a:	20da      	movs	r0, #218	; 0xda
 800127c:	f7ff ff88 	bl	8001190 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8001280:	2012      	movs	r0, #18
 8001282:	f7ff ff85 	bl	8001190 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8001286:	20db      	movs	r0, #219	; 0xdb
 8001288:	f7ff ff82 	bl	8001190 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 800128c:	2020      	movs	r0, #32
 800128e:	f7ff ff7f 	bl	8001190 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8001292:	208d      	movs	r0, #141	; 0x8d
 8001294:	f7ff ff7c 	bl	8001190 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8001298:	2014      	movs	r0, #20
 800129a:	f7ff ff79 	bl	8001190 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 800129e:	2001      	movs	r0, #1
 80012a0:	f000 fa3c 	bl	800171c <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 80012a4:	2000      	movs	r0, #0
 80012a6:	f000 f80f 	bl	80012c8 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 80012aa:	f000 f831 	bl	8001310 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 80012ae:	4b05      	ldr	r3, [pc, #20]	; (80012c4 <ssd1306_Init+0xd0>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 80012b4:	4b03      	ldr	r3, [pc, #12]	; (80012c4 <ssd1306_Init+0xd0>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 80012ba:	4b02      	ldr	r3, [pc, #8]	; (80012c4 <ssd1306_Init+0xd0>)
 80012bc:	2201      	movs	r2, #1
 80012be:	711a      	strb	r2, [r3, #4]
}
 80012c0:	bf00      	nop
 80012c2:	bd80      	pop	{r7, pc}
 80012c4:	200005c8 	.word	0x200005c8

080012c8 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 80012c8:	b480      	push	{r7}
 80012ca:	b085      	sub	sp, #20
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	4603      	mov	r3, r0
 80012d0:	71fb      	strb	r3, [r7, #7]
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 80012d2:	2300      	movs	r3, #0
 80012d4:	60fb      	str	r3, [r7, #12]
 80012d6:	e00d      	b.n	80012f4 <ssd1306_Fill+0x2c>
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 80012d8:	79fb      	ldrb	r3, [r7, #7]
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d101      	bne.n	80012e2 <ssd1306_Fill+0x1a>
 80012de:	2100      	movs	r1, #0
 80012e0:	e000      	b.n	80012e4 <ssd1306_Fill+0x1c>
 80012e2:	21ff      	movs	r1, #255	; 0xff
 80012e4:	4a09      	ldr	r2, [pc, #36]	; (800130c <ssd1306_Fill+0x44>)
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	4413      	add	r3, r2
 80012ea:	460a      	mov	r2, r1
 80012ec:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	3301      	adds	r3, #1
 80012f2:	60fb      	str	r3, [r7, #12]
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	f5b3 6f82 	cmp.w	r3, #1040	; 0x410
 80012fa:	d3ed      	bcc.n	80012d8 <ssd1306_Fill+0x10>
    }
}
 80012fc:	bf00      	nop
 80012fe:	bf00      	nop
 8001300:	3714      	adds	r7, #20
 8001302:	46bd      	mov	sp, r7
 8001304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001308:	4770      	bx	lr
 800130a:	bf00      	nop
 800130c:	200001b8 	.word	0x200001b8

08001310 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8001310:	b580      	push	{r7, lr}
 8001312:	b082      	sub	sp, #8
 8001314:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001316:	2300      	movs	r3, #0
 8001318:	71fb      	strb	r3, [r7, #7]
 800131a:	e01a      	b.n	8001352 <ssd1306_UpdateScreen+0x42>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 800131c:	79fb      	ldrb	r3, [r7, #7]
 800131e:	3b50      	subs	r3, #80	; 0x50
 8001320:	b2db      	uxtb	r3, r3
 8001322:	4618      	mov	r0, r3
 8001324:	f7ff ff34 	bl	8001190 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8001328:	2000      	movs	r0, #0
 800132a:	f7ff ff31 	bl	8001190 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 800132e:	2010      	movs	r0, #16
 8001330:	f7ff ff2e 	bl	8001190 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8001334:	79fa      	ldrb	r2, [r7, #7]
 8001336:	4613      	mov	r3, r2
 8001338:	019b      	lsls	r3, r3, #6
 800133a:	4413      	add	r3, r2
 800133c:	005b      	lsls	r3, r3, #1
 800133e:	461a      	mov	r2, r3
 8001340:	4b08      	ldr	r3, [pc, #32]	; (8001364 <ssd1306_UpdateScreen+0x54>)
 8001342:	4413      	add	r3, r2
 8001344:	2182      	movs	r1, #130	; 0x82
 8001346:	4618      	mov	r0, r3
 8001348:	f7ff ff3a 	bl	80011c0 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800134c:	79fb      	ldrb	r3, [r7, #7]
 800134e:	3301      	adds	r3, #1
 8001350:	71fb      	strb	r3, [r7, #7]
 8001352:	79fb      	ldrb	r3, [r7, #7]
 8001354:	2b07      	cmp	r3, #7
 8001356:	d9e1      	bls.n	800131c <ssd1306_UpdateScreen+0xc>
    }
}
 8001358:	bf00      	nop
 800135a:	bf00      	nop
 800135c:	3708      	adds	r7, #8
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}
 8001362:	bf00      	nop
 8001364:	200001b8 	.word	0x200001b8

08001368 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8001368:	b490      	push	{r4, r7}
 800136a:	b082      	sub	sp, #8
 800136c:	af00      	add	r7, sp, #0
 800136e:	4603      	mov	r3, r0
 8001370:	71fb      	strb	r3, [r7, #7]
 8001372:	460b      	mov	r3, r1
 8001374:	71bb      	strb	r3, [r7, #6]
 8001376:	4613      	mov	r3, r2
 8001378:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 800137a:	79fb      	ldrb	r3, [r7, #7]
 800137c:	2b81      	cmp	r3, #129	; 0x81
 800137e:	d849      	bhi.n	8001414 <ssd1306_DrawPixel+0xac>
 8001380:	79bb      	ldrb	r3, [r7, #6]
 8001382:	2b3f      	cmp	r3, #63	; 0x3f
 8001384:	d846      	bhi.n	8001414 <ssd1306_DrawPixel+0xac>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8001386:	797b      	ldrb	r3, [r7, #5]
 8001388:	2b01      	cmp	r3, #1
 800138a:	d120      	bne.n	80013ce <ssd1306_DrawPixel+0x66>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 800138c:	79fa      	ldrb	r2, [r7, #7]
 800138e:	79bb      	ldrb	r3, [r7, #6]
 8001390:	08db      	lsrs	r3, r3, #3
 8001392:	b2d8      	uxtb	r0, r3
 8001394:	4601      	mov	r1, r0
 8001396:	460b      	mov	r3, r1
 8001398:	019b      	lsls	r3, r3, #6
 800139a:	440b      	add	r3, r1
 800139c:	005b      	lsls	r3, r3, #1
 800139e:	4413      	add	r3, r2
 80013a0:	4a1f      	ldr	r2, [pc, #124]	; (8001420 <ssd1306_DrawPixel+0xb8>)
 80013a2:	5cd3      	ldrb	r3, [r2, r3]
 80013a4:	b25a      	sxtb	r2, r3
 80013a6:	79bb      	ldrb	r3, [r7, #6]
 80013a8:	f003 0307 	and.w	r3, r3, #7
 80013ac:	2101      	movs	r1, #1
 80013ae:	fa01 f303 	lsl.w	r3, r1, r3
 80013b2:	b25b      	sxtb	r3, r3
 80013b4:	4313      	orrs	r3, r2
 80013b6:	b25c      	sxtb	r4, r3
 80013b8:	79fa      	ldrb	r2, [r7, #7]
 80013ba:	4601      	mov	r1, r0
 80013bc:	460b      	mov	r3, r1
 80013be:	019b      	lsls	r3, r3, #6
 80013c0:	440b      	add	r3, r1
 80013c2:	005b      	lsls	r3, r3, #1
 80013c4:	4413      	add	r3, r2
 80013c6:	b2e1      	uxtb	r1, r4
 80013c8:	4a15      	ldr	r2, [pc, #84]	; (8001420 <ssd1306_DrawPixel+0xb8>)
 80013ca:	54d1      	strb	r1, [r2, r3]
 80013cc:	e023      	b.n	8001416 <ssd1306_DrawPixel+0xae>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80013ce:	79fa      	ldrb	r2, [r7, #7]
 80013d0:	79bb      	ldrb	r3, [r7, #6]
 80013d2:	08db      	lsrs	r3, r3, #3
 80013d4:	b2d8      	uxtb	r0, r3
 80013d6:	4601      	mov	r1, r0
 80013d8:	460b      	mov	r3, r1
 80013da:	019b      	lsls	r3, r3, #6
 80013dc:	440b      	add	r3, r1
 80013de:	005b      	lsls	r3, r3, #1
 80013e0:	4413      	add	r3, r2
 80013e2:	4a0f      	ldr	r2, [pc, #60]	; (8001420 <ssd1306_DrawPixel+0xb8>)
 80013e4:	5cd3      	ldrb	r3, [r2, r3]
 80013e6:	b25a      	sxtb	r2, r3
 80013e8:	79bb      	ldrb	r3, [r7, #6]
 80013ea:	f003 0307 	and.w	r3, r3, #7
 80013ee:	2101      	movs	r1, #1
 80013f0:	fa01 f303 	lsl.w	r3, r1, r3
 80013f4:	b25b      	sxtb	r3, r3
 80013f6:	43db      	mvns	r3, r3
 80013f8:	b25b      	sxtb	r3, r3
 80013fa:	4013      	ands	r3, r2
 80013fc:	b25c      	sxtb	r4, r3
 80013fe:	79fa      	ldrb	r2, [r7, #7]
 8001400:	4601      	mov	r1, r0
 8001402:	460b      	mov	r3, r1
 8001404:	019b      	lsls	r3, r3, #6
 8001406:	440b      	add	r3, r1
 8001408:	005b      	lsls	r3, r3, #1
 800140a:	4413      	add	r3, r2
 800140c:	b2e1      	uxtb	r1, r4
 800140e:	4a04      	ldr	r2, [pc, #16]	; (8001420 <ssd1306_DrawPixel+0xb8>)
 8001410:	54d1      	strb	r1, [r2, r3]
 8001412:	e000      	b.n	8001416 <ssd1306_DrawPixel+0xae>
        return;
 8001414:	bf00      	nop
    }
}
 8001416:	3708      	adds	r7, #8
 8001418:	46bd      	mov	sp, r7
 800141a:	bc90      	pop	{r4, r7}
 800141c:	4770      	bx	lr
 800141e:	bf00      	nop
 8001420:	200001b8 	.word	0x200001b8

08001424 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 8001424:	b590      	push	{r4, r7, lr}
 8001426:	b089      	sub	sp, #36	; 0x24
 8001428:	af00      	add	r7, sp, #0
 800142a:	4604      	mov	r4, r0
 800142c:	1d38      	adds	r0, r7, #4
 800142e:	e880 0006 	stmia.w	r0, {r1, r2}
 8001432:	461a      	mov	r2, r3
 8001434:	4623      	mov	r3, r4
 8001436:	73fb      	strb	r3, [r7, #15]
 8001438:	4613      	mov	r3, r2
 800143a:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 800143c:	7bfb      	ldrb	r3, [r7, #15]
 800143e:	2b1f      	cmp	r3, #31
 8001440:	d902      	bls.n	8001448 <ssd1306_WriteChar+0x24>
 8001442:	7bfb      	ldrb	r3, [r7, #15]
 8001444:	2b7e      	cmp	r3, #126	; 0x7e
 8001446:	d901      	bls.n	800144c <ssd1306_WriteChar+0x28>
        return 0;
 8001448:	2300      	movs	r3, #0
 800144a:	e06d      	b.n	8001528 <ssd1306_WriteChar+0x104>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 800144c:	4b38      	ldr	r3, [pc, #224]	; (8001530 <ssd1306_WriteChar+0x10c>)
 800144e:	881b      	ldrh	r3, [r3, #0]
 8001450:	461a      	mov	r2, r3
 8001452:	793b      	ldrb	r3, [r7, #4]
 8001454:	4413      	add	r3, r2
 8001456:	2b82      	cmp	r3, #130	; 0x82
 8001458:	dc06      	bgt.n	8001468 <ssd1306_WriteChar+0x44>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 800145a:	4b35      	ldr	r3, [pc, #212]	; (8001530 <ssd1306_WriteChar+0x10c>)
 800145c:	885b      	ldrh	r3, [r3, #2]
 800145e:	461a      	mov	r2, r3
 8001460:	797b      	ldrb	r3, [r7, #5]
 8001462:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8001464:	2b40      	cmp	r3, #64	; 0x40
 8001466:	dd01      	ble.n	800146c <ssd1306_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 8001468:	2300      	movs	r3, #0
 800146a:	e05d      	b.n	8001528 <ssd1306_WriteChar+0x104>
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 800146c:	2300      	movs	r3, #0
 800146e:	61fb      	str	r3, [r7, #28]
 8001470:	e04c      	b.n	800150c <ssd1306_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 8001472:	68ba      	ldr	r2, [r7, #8]
 8001474:	7bfb      	ldrb	r3, [r7, #15]
 8001476:	3b20      	subs	r3, #32
 8001478:	7979      	ldrb	r1, [r7, #5]
 800147a:	fb01 f303 	mul.w	r3, r1, r3
 800147e:	4619      	mov	r1, r3
 8001480:	69fb      	ldr	r3, [r7, #28]
 8001482:	440b      	add	r3, r1
 8001484:	005b      	lsls	r3, r3, #1
 8001486:	4413      	add	r3, r2
 8001488:	881b      	ldrh	r3, [r3, #0]
 800148a:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 800148c:	2300      	movs	r3, #0
 800148e:	61bb      	str	r3, [r7, #24]
 8001490:	e034      	b.n	80014fc <ssd1306_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 8001492:	697a      	ldr	r2, [r7, #20]
 8001494:	69bb      	ldr	r3, [r7, #24]
 8001496:	fa02 f303 	lsl.w	r3, r2, r3
 800149a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d012      	beq.n	80014c8 <ssd1306_WriteChar+0xa4>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 80014a2:	4b23      	ldr	r3, [pc, #140]	; (8001530 <ssd1306_WriteChar+0x10c>)
 80014a4:	881b      	ldrh	r3, [r3, #0]
 80014a6:	b2da      	uxtb	r2, r3
 80014a8:	69bb      	ldr	r3, [r7, #24]
 80014aa:	b2db      	uxtb	r3, r3
 80014ac:	4413      	add	r3, r2
 80014ae:	b2d8      	uxtb	r0, r3
 80014b0:	4b1f      	ldr	r3, [pc, #124]	; (8001530 <ssd1306_WriteChar+0x10c>)
 80014b2:	885b      	ldrh	r3, [r3, #2]
 80014b4:	b2da      	uxtb	r2, r3
 80014b6:	69fb      	ldr	r3, [r7, #28]
 80014b8:	b2db      	uxtb	r3, r3
 80014ba:	4413      	add	r3, r2
 80014bc:	b2db      	uxtb	r3, r3
 80014be:	7bba      	ldrb	r2, [r7, #14]
 80014c0:	4619      	mov	r1, r3
 80014c2:	f7ff ff51 	bl	8001368 <ssd1306_DrawPixel>
 80014c6:	e016      	b.n	80014f6 <ssd1306_WriteChar+0xd2>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 80014c8:	4b19      	ldr	r3, [pc, #100]	; (8001530 <ssd1306_WriteChar+0x10c>)
 80014ca:	881b      	ldrh	r3, [r3, #0]
 80014cc:	b2da      	uxtb	r2, r3
 80014ce:	69bb      	ldr	r3, [r7, #24]
 80014d0:	b2db      	uxtb	r3, r3
 80014d2:	4413      	add	r3, r2
 80014d4:	b2d8      	uxtb	r0, r3
 80014d6:	4b16      	ldr	r3, [pc, #88]	; (8001530 <ssd1306_WriteChar+0x10c>)
 80014d8:	885b      	ldrh	r3, [r3, #2]
 80014da:	b2da      	uxtb	r2, r3
 80014dc:	69fb      	ldr	r3, [r7, #28]
 80014de:	b2db      	uxtb	r3, r3
 80014e0:	4413      	add	r3, r2
 80014e2:	b2d9      	uxtb	r1, r3
 80014e4:	7bbb      	ldrb	r3, [r7, #14]
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	bf0c      	ite	eq
 80014ea:	2301      	moveq	r3, #1
 80014ec:	2300      	movne	r3, #0
 80014ee:	b2db      	uxtb	r3, r3
 80014f0:	461a      	mov	r2, r3
 80014f2:	f7ff ff39 	bl	8001368 <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 80014f6:	69bb      	ldr	r3, [r7, #24]
 80014f8:	3301      	adds	r3, #1
 80014fa:	61bb      	str	r3, [r7, #24]
 80014fc:	793b      	ldrb	r3, [r7, #4]
 80014fe:	461a      	mov	r2, r3
 8001500:	69bb      	ldr	r3, [r7, #24]
 8001502:	4293      	cmp	r3, r2
 8001504:	d3c5      	bcc.n	8001492 <ssd1306_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 8001506:	69fb      	ldr	r3, [r7, #28]
 8001508:	3301      	adds	r3, #1
 800150a:	61fb      	str	r3, [r7, #28]
 800150c:	797b      	ldrb	r3, [r7, #5]
 800150e:	461a      	mov	r2, r3
 8001510:	69fb      	ldr	r3, [r7, #28]
 8001512:	4293      	cmp	r3, r2
 8001514:	d3ad      	bcc.n	8001472 <ssd1306_WriteChar+0x4e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 8001516:	4b06      	ldr	r3, [pc, #24]	; (8001530 <ssd1306_WriteChar+0x10c>)
 8001518:	881a      	ldrh	r2, [r3, #0]
 800151a:	793b      	ldrb	r3, [r7, #4]
 800151c:	b29b      	uxth	r3, r3
 800151e:	4413      	add	r3, r2
 8001520:	b29a      	uxth	r2, r3
 8001522:	4b03      	ldr	r3, [pc, #12]	; (8001530 <ssd1306_WriteChar+0x10c>)
 8001524:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8001526:	7bfb      	ldrb	r3, [r7, #15]
}
 8001528:	4618      	mov	r0, r3
 800152a:	3724      	adds	r7, #36	; 0x24
 800152c:	46bd      	mov	sp, r7
 800152e:	bd90      	pop	{r4, r7, pc}
 8001530:	200005c8 	.word	0x200005c8

08001534 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 8001534:	b580      	push	{r7, lr}
 8001536:	b084      	sub	sp, #16
 8001538:	af00      	add	r7, sp, #0
 800153a:	60f8      	str	r0, [r7, #12]
 800153c:	1d38      	adds	r0, r7, #4
 800153e:	e880 0006 	stmia.w	r0, {r1, r2}
 8001542:	70fb      	strb	r3, [r7, #3]
    while (*str) {
 8001544:	e012      	b.n	800156c <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	7818      	ldrb	r0, [r3, #0]
 800154a:	78fb      	ldrb	r3, [r7, #3]
 800154c:	1d3a      	adds	r2, r7, #4
 800154e:	ca06      	ldmia	r2, {r1, r2}
 8001550:	f7ff ff68 	bl	8001424 <ssd1306_WriteChar>
 8001554:	4603      	mov	r3, r0
 8001556:	461a      	mov	r2, r3
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	781b      	ldrb	r3, [r3, #0]
 800155c:	429a      	cmp	r2, r3
 800155e:	d002      	beq.n	8001566 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	781b      	ldrb	r3, [r3, #0]
 8001564:	e008      	b.n	8001578 <ssd1306_WriteString+0x44>
        }
        str++;
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	3301      	adds	r3, #1
 800156a:	60fb      	str	r3, [r7, #12]
    while (*str) {
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	781b      	ldrb	r3, [r3, #0]
 8001570:	2b00      	cmp	r3, #0
 8001572:	d1e8      	bne.n	8001546 <ssd1306_WriteString+0x12>
    }
    
    // Everything ok
    return *str;
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	781b      	ldrb	r3, [r3, #0]
}
 8001578:	4618      	mov	r0, r3
 800157a:	3710      	adds	r7, #16
 800157c:	46bd      	mov	sp, r7
 800157e:	bd80      	pop	{r7, pc}

08001580 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8001580:	b480      	push	{r7}
 8001582:	b083      	sub	sp, #12
 8001584:	af00      	add	r7, sp, #0
 8001586:	4603      	mov	r3, r0
 8001588:	460a      	mov	r2, r1
 800158a:	71fb      	strb	r3, [r7, #7]
 800158c:	4613      	mov	r3, r2
 800158e:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8001590:	79fb      	ldrb	r3, [r7, #7]
 8001592:	b29a      	uxth	r2, r3
 8001594:	4b05      	ldr	r3, [pc, #20]	; (80015ac <ssd1306_SetCursor+0x2c>)
 8001596:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8001598:	79bb      	ldrb	r3, [r7, #6]
 800159a:	b29a      	uxth	r2, r3
 800159c:	4b03      	ldr	r3, [pc, #12]	; (80015ac <ssd1306_SetCursor+0x2c>)
 800159e:	805a      	strh	r2, [r3, #2]
}
 80015a0:	bf00      	nop
 80015a2:	370c      	adds	r7, #12
 80015a4:	46bd      	mov	sp, r7
 80015a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015aa:	4770      	bx	lr
 80015ac:	200005c8 	.word	0x200005c8

080015b0 <ssd1306_Line>:

/* Draw line by Bresenhem's algorithm */
void ssd1306_Line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 80015b0:	b590      	push	{r4, r7, lr}
 80015b2:	b089      	sub	sp, #36	; 0x24
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	4604      	mov	r4, r0
 80015b8:	4608      	mov	r0, r1
 80015ba:	4611      	mov	r1, r2
 80015bc:	461a      	mov	r2, r3
 80015be:	4623      	mov	r3, r4
 80015c0:	71fb      	strb	r3, [r7, #7]
 80015c2:	4603      	mov	r3, r0
 80015c4:	71bb      	strb	r3, [r7, #6]
 80015c6:	460b      	mov	r3, r1
 80015c8:	717b      	strb	r3, [r7, #5]
 80015ca:	4613      	mov	r3, r2
 80015cc:	713b      	strb	r3, [r7, #4]
    int32_t deltaX = abs(x2 - x1);
 80015ce:	797a      	ldrb	r2, [r7, #5]
 80015d0:	79fb      	ldrb	r3, [r7, #7]
 80015d2:	1ad3      	subs	r3, r2, r3
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	bfb8      	it	lt
 80015d8:	425b      	neglt	r3, r3
 80015da:	61bb      	str	r3, [r7, #24]
    int32_t deltaY = abs(y2 - y1);
 80015dc:	793a      	ldrb	r2, [r7, #4]
 80015de:	79bb      	ldrb	r3, [r7, #6]
 80015e0:	1ad3      	subs	r3, r2, r3
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	bfb8      	it	lt
 80015e6:	425b      	neglt	r3, r3
 80015e8:	617b      	str	r3, [r7, #20]
    int32_t signX = ((x1 < x2) ? 1 : -1);
 80015ea:	79fa      	ldrb	r2, [r7, #7]
 80015ec:	797b      	ldrb	r3, [r7, #5]
 80015ee:	429a      	cmp	r2, r3
 80015f0:	d201      	bcs.n	80015f6 <ssd1306_Line+0x46>
 80015f2:	2301      	movs	r3, #1
 80015f4:	e001      	b.n	80015fa <ssd1306_Line+0x4a>
 80015f6:	f04f 33ff 	mov.w	r3, #4294967295
 80015fa:	613b      	str	r3, [r7, #16]
    int32_t signY = ((y1 < y2) ? 1 : -1);
 80015fc:	79ba      	ldrb	r2, [r7, #6]
 80015fe:	793b      	ldrb	r3, [r7, #4]
 8001600:	429a      	cmp	r2, r3
 8001602:	d201      	bcs.n	8001608 <ssd1306_Line+0x58>
 8001604:	2301      	movs	r3, #1
 8001606:	e001      	b.n	800160c <ssd1306_Line+0x5c>
 8001608:	f04f 33ff 	mov.w	r3, #4294967295
 800160c:	60fb      	str	r3, [r7, #12]
    int32_t error = deltaX - deltaY;
 800160e:	69ba      	ldr	r2, [r7, #24]
 8001610:	697b      	ldr	r3, [r7, #20]
 8001612:	1ad3      	subs	r3, r2, r3
 8001614:	61fb      	str	r3, [r7, #28]
    int32_t error2;
    
    ssd1306_DrawPixel(x2, y2, color);
 8001616:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 800161a:	7939      	ldrb	r1, [r7, #4]
 800161c:	797b      	ldrb	r3, [r7, #5]
 800161e:	4618      	mov	r0, r3
 8001620:	f7ff fea2 	bl	8001368 <ssd1306_DrawPixel>

    while((x1 != x2) || (y1 != y2)) {
 8001624:	e024      	b.n	8001670 <ssd1306_Line+0xc0>
        ssd1306_DrawPixel(x1, y1, color);
 8001626:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 800162a:	79b9      	ldrb	r1, [r7, #6]
 800162c:	79fb      	ldrb	r3, [r7, #7]
 800162e:	4618      	mov	r0, r3
 8001630:	f7ff fe9a 	bl	8001368 <ssd1306_DrawPixel>
        error2 = error * 2;
 8001634:	69fb      	ldr	r3, [r7, #28]
 8001636:	005b      	lsls	r3, r3, #1
 8001638:	60bb      	str	r3, [r7, #8]
        if(error2 > -deltaY) {
 800163a:	697b      	ldr	r3, [r7, #20]
 800163c:	425b      	negs	r3, r3
 800163e:	68ba      	ldr	r2, [r7, #8]
 8001640:	429a      	cmp	r2, r3
 8001642:	dd08      	ble.n	8001656 <ssd1306_Line+0xa6>
            error -= deltaY;
 8001644:	69fa      	ldr	r2, [r7, #28]
 8001646:	697b      	ldr	r3, [r7, #20]
 8001648:	1ad3      	subs	r3, r2, r3
 800164a:	61fb      	str	r3, [r7, #28]
            x1 += signX;
 800164c:	693b      	ldr	r3, [r7, #16]
 800164e:	b2da      	uxtb	r2, r3
 8001650:	79fb      	ldrb	r3, [r7, #7]
 8001652:	4413      	add	r3, r2
 8001654:	71fb      	strb	r3, [r7, #7]
        }
        
        if(error2 < deltaX) {
 8001656:	68ba      	ldr	r2, [r7, #8]
 8001658:	69bb      	ldr	r3, [r7, #24]
 800165a:	429a      	cmp	r2, r3
 800165c:	da08      	bge.n	8001670 <ssd1306_Line+0xc0>
            error += deltaX;
 800165e:	69fa      	ldr	r2, [r7, #28]
 8001660:	69bb      	ldr	r3, [r7, #24]
 8001662:	4413      	add	r3, r2
 8001664:	61fb      	str	r3, [r7, #28]
            y1 += signY;
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	b2da      	uxtb	r2, r3
 800166a:	79bb      	ldrb	r3, [r7, #6]
 800166c:	4413      	add	r3, r2
 800166e:	71bb      	strb	r3, [r7, #6]
    while((x1 != x2) || (y1 != y2)) {
 8001670:	79fa      	ldrb	r2, [r7, #7]
 8001672:	797b      	ldrb	r3, [r7, #5]
 8001674:	429a      	cmp	r2, r3
 8001676:	d1d6      	bne.n	8001626 <ssd1306_Line+0x76>
 8001678:	79ba      	ldrb	r2, [r7, #6]
 800167a:	793b      	ldrb	r3, [r7, #4]
 800167c:	429a      	cmp	r2, r3
 800167e:	d1d2      	bne.n	8001626 <ssd1306_Line+0x76>
        }
    }
    return;
 8001680:	bf00      	nop
}
 8001682:	3724      	adds	r7, #36	; 0x24
 8001684:	46bd      	mov	sp, r7
 8001686:	bd90      	pop	{r4, r7, pc}

08001688 <ssd1306_DrawRectangle>:

    return;
}

/* Draw a rectangle */
void ssd1306_DrawRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8001688:	b590      	push	{r4, r7, lr}
 800168a:	b085      	sub	sp, #20
 800168c:	af02      	add	r7, sp, #8
 800168e:	4604      	mov	r4, r0
 8001690:	4608      	mov	r0, r1
 8001692:	4611      	mov	r1, r2
 8001694:	461a      	mov	r2, r3
 8001696:	4623      	mov	r3, r4
 8001698:	71fb      	strb	r3, [r7, #7]
 800169a:	4603      	mov	r3, r0
 800169c:	71bb      	strb	r3, [r7, #6]
 800169e:	460b      	mov	r3, r1
 80016a0:	717b      	strb	r3, [r7, #5]
 80016a2:	4613      	mov	r3, r2
 80016a4:	713b      	strb	r3, [r7, #4]
    ssd1306_Line(x1,y1,x2,y1,color);
 80016a6:	79bc      	ldrb	r4, [r7, #6]
 80016a8:	797a      	ldrb	r2, [r7, #5]
 80016aa:	79b9      	ldrb	r1, [r7, #6]
 80016ac:	79f8      	ldrb	r0, [r7, #7]
 80016ae:	7e3b      	ldrb	r3, [r7, #24]
 80016b0:	9300      	str	r3, [sp, #0]
 80016b2:	4623      	mov	r3, r4
 80016b4:	f7ff ff7c 	bl	80015b0 <ssd1306_Line>
    ssd1306_Line(x2,y1,x2,y2,color);
 80016b8:	793c      	ldrb	r4, [r7, #4]
 80016ba:	797a      	ldrb	r2, [r7, #5]
 80016bc:	79b9      	ldrb	r1, [r7, #6]
 80016be:	7978      	ldrb	r0, [r7, #5]
 80016c0:	7e3b      	ldrb	r3, [r7, #24]
 80016c2:	9300      	str	r3, [sp, #0]
 80016c4:	4623      	mov	r3, r4
 80016c6:	f7ff ff73 	bl	80015b0 <ssd1306_Line>
    ssd1306_Line(x2,y2,x1,y2,color);
 80016ca:	793c      	ldrb	r4, [r7, #4]
 80016cc:	79fa      	ldrb	r2, [r7, #7]
 80016ce:	7939      	ldrb	r1, [r7, #4]
 80016d0:	7978      	ldrb	r0, [r7, #5]
 80016d2:	7e3b      	ldrb	r3, [r7, #24]
 80016d4:	9300      	str	r3, [sp, #0]
 80016d6:	4623      	mov	r3, r4
 80016d8:	f7ff ff6a 	bl	80015b0 <ssd1306_Line>
    ssd1306_Line(x1,y2,x1,y1,color);
 80016dc:	79bc      	ldrb	r4, [r7, #6]
 80016de:	79fa      	ldrb	r2, [r7, #7]
 80016e0:	7939      	ldrb	r1, [r7, #4]
 80016e2:	79f8      	ldrb	r0, [r7, #7]
 80016e4:	7e3b      	ldrb	r3, [r7, #24]
 80016e6:	9300      	str	r3, [sp, #0]
 80016e8:	4623      	mov	r3, r4
 80016ea:	f7ff ff61 	bl	80015b0 <ssd1306_Line>

    return;
 80016ee:	bf00      	nop
}
 80016f0:	370c      	adds	r7, #12
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bd90      	pop	{r4, r7, pc}

080016f6 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 80016f6:	b580      	push	{r7, lr}
 80016f8:	b084      	sub	sp, #16
 80016fa:	af00      	add	r7, sp, #0
 80016fc:	4603      	mov	r3, r0
 80016fe:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8001700:	2381      	movs	r3, #129	; 0x81
 8001702:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8001704:	7bfb      	ldrb	r3, [r7, #15]
 8001706:	4618      	mov	r0, r3
 8001708:	f7ff fd42 	bl	8001190 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 800170c:	79fb      	ldrb	r3, [r7, #7]
 800170e:	4618      	mov	r0, r3
 8001710:	f7ff fd3e 	bl	8001190 <ssd1306_WriteCommand>
}
 8001714:	bf00      	nop
 8001716:	3710      	adds	r7, #16
 8001718:	46bd      	mov	sp, r7
 800171a:	bd80      	pop	{r7, pc}

0800171c <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 800171c:	b580      	push	{r7, lr}
 800171e:	b084      	sub	sp, #16
 8001720:	af00      	add	r7, sp, #0
 8001722:	4603      	mov	r3, r0
 8001724:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8001726:	79fb      	ldrb	r3, [r7, #7]
 8001728:	2b00      	cmp	r3, #0
 800172a:	d005      	beq.n	8001738 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 800172c:	23af      	movs	r3, #175	; 0xaf
 800172e:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8001730:	4b08      	ldr	r3, [pc, #32]	; (8001754 <ssd1306_SetDisplayOn+0x38>)
 8001732:	2201      	movs	r2, #1
 8001734:	715a      	strb	r2, [r3, #5]
 8001736:	e004      	b.n	8001742 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8001738:	23ae      	movs	r3, #174	; 0xae
 800173a:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 800173c:	4b05      	ldr	r3, [pc, #20]	; (8001754 <ssd1306_SetDisplayOn+0x38>)
 800173e:	2200      	movs	r2, #0
 8001740:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8001742:	7bfb      	ldrb	r3, [r7, #15]
 8001744:	4618      	mov	r0, r3
 8001746:	f7ff fd23 	bl	8001190 <ssd1306_WriteCommand>
}
 800174a:	bf00      	nop
 800174c:	3710      	adds	r7, #16
 800174e:	46bd      	mov	sp, r7
 8001750:	bd80      	pop	{r7, pc}
 8001752:	bf00      	nop
 8001754:	200005c8 	.word	0x200005c8

08001758 <ARGB_Init>:

/**
 * @brief Init timer & prescalers
 * @param none
 */
void ARGB_Init(void) {
 8001758:	b580      	push	{r7, lr}
 800175a:	b082      	sub	sp, #8
 800175c:	af00      	add	r7, sp, #0
#ifdef APB1
    APBfq = HAL_RCC_GetPCLK1Freq();
    APBfq *= (RCC->CFGR & RCC_CFGR_PPRE1) == 0 ? 1 : 2;
#endif
#ifdef APB2
    APBfq = HAL_RCC_GetPCLK2Freq();
 800175e:	f006 f971 	bl	8007a44 <HAL_RCC_GetPCLK2Freq>
 8001762:	6078      	str	r0, [r7, #4]
    APBfq *= (RCC->CFGR & RCC_CFGR_PPRE2) == 0 ? 1 : 2;
 8001764:	4b32      	ldr	r3, [pc, #200]	; (8001830 <ARGB_Init+0xd8>)
 8001766:	689b      	ldr	r3, [r3, #8]
 8001768:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800176c:	2b00      	cmp	r3, #0
 800176e:	d101      	bne.n	8001774 <ARGB_Init+0x1c>
 8001770:	2301      	movs	r3, #1
 8001772:	e000      	b.n	8001776 <ARGB_Init+0x1e>
 8001774:	2302      	movs	r3, #2
 8001776:	461a      	mov	r2, r3
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	fb02 f303 	mul.w	r3, r2, r3
 800177e:	607b      	str	r3, [r7, #4]
#endif
#ifdef WS2811S
    APBfq /= (uint32_t) (400 * 1000);  // 400 KHz - 2.5us
#else
    APBfq /= (uint32_t) (800 * 1000);  // 800 KHz - 1.25us
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	0a1b      	lsrs	r3, r3, #8
 8001784:	4a2b      	ldr	r2, [pc, #172]	; (8001834 <ARGB_Init+0xdc>)
 8001786:	fba2 2303 	umull	r2, r3, r2, r3
 800178a:	091b      	lsrs	r3, r3, #4
 800178c:	607b      	str	r3, [r7, #4]
#endif
    TIM_HANDLE.Instance->PSC = 0;                        // dummy hardcode now
 800178e:	4b2a      	ldr	r3, [pc, #168]	; (8001838 <ARGB_Init+0xe0>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	2200      	movs	r2, #0
 8001794:	629a      	str	r2, [r3, #40]	; 0x28
    TIM_HANDLE.Instance->ARR = (uint16_t) (APBfq - 1);   // set timer prescaler
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	b29b      	uxth	r3, r3
 800179a:	3b01      	subs	r3, #1
 800179c:	b29a      	uxth	r2, r3
 800179e:	4b26      	ldr	r3, [pc, #152]	; (8001838 <ARGB_Init+0xe0>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	62da      	str	r2, [r3, #44]	; 0x2c
    TIM_HANDLE.Instance->EGR = 1;                        // update timer registers
 80017a4:	4b24      	ldr	r3, [pc, #144]	; (8001838 <ARGB_Init+0xe0>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	2201      	movs	r2, #1
 80017aa:	615a      	str	r2, [r3, #20]
#if defined(WS2811F) || defined(WS2811S)
    PWM_HI = (u8_t) (APBfq * 0.48) - 1;     // Log.1 - 48% - 0.60us/1.2us
    PWM_LO = (u8_t) (APBfq * 0.20) - 1;     // Log.0 - 20% - 0.25us/0.5us
#endif
#ifdef WS2812
    PWM_HI = (u8_t) (APBfq * 0.56) - 1;     // Log.1 - 56% - 0.70us
 80017ac:	6878      	ldr	r0, [r7, #4]
 80017ae:	f7fe fe59 	bl	8000464 <__aeabi_ui2d>
 80017b2:	a31b      	add	r3, pc, #108	; (adr r3, 8001820 <ARGB_Init+0xc8>)
 80017b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017b8:	f7fe fece 	bl	8000558 <__aeabi_dmul>
 80017bc:	4602      	mov	r2, r0
 80017be:	460b      	mov	r3, r1
 80017c0:	4610      	mov	r0, r2
 80017c2:	4619      	mov	r1, r3
 80017c4:	f7ff f8da 	bl	800097c <__aeabi_d2uiz>
 80017c8:	4603      	mov	r3, r0
 80017ca:	b2db      	uxtb	r3, r3
 80017cc:	3b01      	subs	r3, #1
 80017ce:	b2da      	uxtb	r2, r3
 80017d0:	4b1a      	ldr	r3, [pc, #104]	; (800183c <ARGB_Init+0xe4>)
 80017d2:	701a      	strb	r2, [r3, #0]
    PWM_LO = (u8_t) (APBfq * 0.28) - 1;     // Log.0 - 28% - 0.35us
 80017d4:	6878      	ldr	r0, [r7, #4]
 80017d6:	f7fe fe45 	bl	8000464 <__aeabi_ui2d>
 80017da:	a313      	add	r3, pc, #76	; (adr r3, 8001828 <ARGB_Init+0xd0>)
 80017dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017e0:	f7fe feba 	bl	8000558 <__aeabi_dmul>
 80017e4:	4602      	mov	r2, r0
 80017e6:	460b      	mov	r3, r1
 80017e8:	4610      	mov	r0, r2
 80017ea:	4619      	mov	r1, r3
 80017ec:	f7ff f8c6 	bl	800097c <__aeabi_d2uiz>
 80017f0:	4603      	mov	r3, r0
 80017f2:	b2db      	uxtb	r3, r3
 80017f4:	3b01      	subs	r3, #1
 80017f6:	b2da      	uxtb	r2, r3
 80017f8:	4b11      	ldr	r3, [pc, #68]	; (8001840 <ARGB_Init+0xe8>)
 80017fa:	701a      	strb	r2, [r3, #0]
//#if INV_SIGNAL
//    TIM_POINTER->CCER |= TIM_CCER_CC2P; // set inv ch bit
//#else
//    TIM_POINTER->CCER &= ~TIM_CCER_CC2P;
//#endif
    ARGB_LOC_ST = ARGB_READY; // Set Ready Flag
 80017fc:	4b11      	ldr	r3, [pc, #68]	; (8001844 <ARGB_Init+0xec>)
 80017fe:	2201      	movs	r2, #1
 8001800:	701a      	strb	r2, [r3, #0]
    TIM_CCxChannelCmd(TIM_HANDLE.Instance, TIM_CH, TIM_CCx_ENABLE); // Enable GPIO to IDLE state
 8001802:	4b0d      	ldr	r3, [pc, #52]	; (8001838 <ARGB_Init+0xe0>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	2201      	movs	r2, #1
 8001808:	2104      	movs	r1, #4
 800180a:	4618      	mov	r0, r3
 800180c:	f007 f8a6 	bl	800895c <TIM_CCxChannelCmd>
    HAL_Delay(1); // Make some delay
 8001810:	2001      	movs	r0, #1
 8001812:	f001 fe8f 	bl	8003534 <HAL_Delay>
}
 8001816:	bf00      	nop
 8001818:	3708      	adds	r7, #8
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}
 800181e:	bf00      	nop
 8001820:	1eb851ec 	.word	0x1eb851ec
 8001824:	3fe1eb85 	.word	0x3fe1eb85
 8001828:	1eb851ec 	.word	0x1eb851ec
 800182c:	3fd1eb85 	.word	0x3fd1eb85
 8001830:	40023800 	.word	0x40023800
 8001834:	014f8b59 	.word	0x014f8b59
 8001838:	20000768 	.word	0x20000768
 800183c:	200005ce 	.word	0x200005ce
 8001840:	200005cf 	.word	0x200005cf
 8001844:	200006aa 	.word	0x200006aa

08001848 <ARGB_Clear>:
/**
 * @brief Fill ALL LEDs with (0,0,0)
 * @param none
 * @note Update strip after that
 */
void ARGB_Clear(void) {
 8001848:	b580      	push	{r7, lr}
 800184a:	af00      	add	r7, sp, #0
    ARGB_FillRGB(0, 0, 0);
 800184c:	2200      	movs	r2, #0
 800184e:	2100      	movs	r1, #0
 8001850:	2000      	movs	r0, #0
 8001852:	f000 f885 	bl	8001960 <ARGB_FillRGB>
#ifdef SK6812
    ARGB_FillWhite(0);
#endif
}
 8001856:	bf00      	nop
 8001858:	bd80      	pop	{r7, pc}
	...

0800185c <ARGB_SetBrightness>:

/**
 * @brief Set GLOBAL LED brightness
 * @param[in] br Brightness [0..255]
 */
void ARGB_SetBrightness(u8_t br) {
 800185c:	b480      	push	{r7}
 800185e:	b083      	sub	sp, #12
 8001860:	af00      	add	r7, sp, #0
 8001862:	4603      	mov	r3, r0
 8001864:	71fb      	strb	r3, [r7, #7]
    ARGB_BR = br;
 8001866:	4a04      	ldr	r2, [pc, #16]	; (8001878 <ARGB_SetBrightness+0x1c>)
 8001868:	79fb      	ldrb	r3, [r7, #7]
 800186a:	7013      	strb	r3, [r2, #0]
}
 800186c:	bf00      	nop
 800186e:	370c      	adds	r7, #12
 8001870:	46bd      	mov	sp, r7
 8001872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001876:	4770      	bx	lr
 8001878:	20000008 	.word	0x20000008

0800187c <ARGB_SetRGB>:
 * @param[in] i LED position
 * @param[in] r Red component   [0..255]
 * @param[in] g Green component [0..255]
 * @param[in] b Blue component  [0..255]
 */
void ARGB_SetRGB(u16_t i, u8_t r, u8_t g, u8_t b) {
 800187c:	b590      	push	{r4, r7, lr}
 800187e:	b085      	sub	sp, #20
 8001880:	af00      	add	r7, sp, #0
 8001882:	4604      	mov	r4, r0
 8001884:	4608      	mov	r0, r1
 8001886:	4611      	mov	r1, r2
 8001888:	461a      	mov	r2, r3
 800188a:	4623      	mov	r3, r4
 800188c:	80fb      	strh	r3, [r7, #6]
 800188e:	4603      	mov	r3, r0
 8001890:	717b      	strb	r3, [r7, #5]
 8001892:	460b      	mov	r3, r1
 8001894:	713b      	strb	r3, [r7, #4]
 8001896:	4613      	mov	r3, r2
 8001898:	70fb      	strb	r3, [r7, #3]
    // overflow protection
    if (i >= NUM_PIXELS) {
 800189a:	88fb      	ldrh	r3, [r7, #6]
 800189c:	2b07      	cmp	r3, #7
 800189e:	d908      	bls.n	80018b2 <ARGB_SetRGB+0x36>
        u16_t _i = i / NUM_PIXELS;
 80018a0:	88fb      	ldrh	r3, [r7, #6]
 80018a2:	08db      	lsrs	r3, r3, #3
 80018a4:	81fb      	strh	r3, [r7, #14]
        i -= _i * NUM_PIXELS;
 80018a6:	89fb      	ldrh	r3, [r7, #14]
 80018a8:	00db      	lsls	r3, r3, #3
 80018aa:	b29b      	uxth	r3, r3
 80018ac:	88fa      	ldrh	r2, [r7, #6]
 80018ae:	1ad3      	subs	r3, r2, r3
 80018b0:	80fb      	strh	r3, [r7, #6]
    }
    // set brightness
    r /= 256 / ((u16_t) ARGB_BR + 1);
 80018b2:	4b29      	ldr	r3, [pc, #164]	; (8001958 <ARGB_SetRGB+0xdc>)
 80018b4:	781b      	ldrb	r3, [r3, #0]
 80018b6:	b2db      	uxtb	r3, r3
 80018b8:	3301      	adds	r3, #1
 80018ba:	f44f 7280 	mov.w	r2, #256	; 0x100
 80018be:	fb92 f3f3 	sdiv	r3, r2, r3
 80018c2:	797a      	ldrb	r2, [r7, #5]
 80018c4:	fb92 f3f3 	sdiv	r3, r2, r3
 80018c8:	717b      	strb	r3, [r7, #5]
    g /= 256 / ((u16_t) ARGB_BR + 1);
 80018ca:	4b23      	ldr	r3, [pc, #140]	; (8001958 <ARGB_SetRGB+0xdc>)
 80018cc:	781b      	ldrb	r3, [r3, #0]
 80018ce:	b2db      	uxtb	r3, r3
 80018d0:	3301      	adds	r3, #1
 80018d2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80018d6:	fb92 f3f3 	sdiv	r3, r2, r3
 80018da:	793a      	ldrb	r2, [r7, #4]
 80018dc:	fb92 f3f3 	sdiv	r3, r2, r3
 80018e0:	713b      	strb	r3, [r7, #4]
    b /= 256 / ((u16_t) ARGB_BR + 1);
 80018e2:	4b1d      	ldr	r3, [pc, #116]	; (8001958 <ARGB_SetRGB+0xdc>)
 80018e4:	781b      	ldrb	r3, [r3, #0]
 80018e6:	b2db      	uxtb	r3, r3
 80018e8:	3301      	adds	r3, #1
 80018ea:	f44f 7280 	mov.w	r2, #256	; 0x100
 80018ee:	fb92 f3f3 	sdiv	r3, r2, r3
 80018f2:	78fa      	ldrb	r2, [r7, #3]
 80018f4:	fb92 f3f3 	sdiv	r3, r2, r3
 80018f8:	70fb      	strb	r3, [r7, #3]
#if USE_GAMMA_CORRECTION
    g = scale8(g, 0xB0);
 80018fa:	793b      	ldrb	r3, [r7, #4]
 80018fc:	21b0      	movs	r1, #176	; 0xb0
 80018fe:	4618      	mov	r0, r3
 8001900:	f000 f9ca 	bl	8001c98 <scale8>
 8001904:	4603      	mov	r3, r0
 8001906:	713b      	strb	r3, [r7, #4]
    b = scale8(b, 0xF0);
 8001908:	78fb      	ldrb	r3, [r7, #3]
 800190a:	21f0      	movs	r1, #240	; 0xf0
 800190c:	4618      	mov	r0, r3
 800190e:	f000 f9c3 	bl	8001c98 <scale8>
 8001912:	4603      	mov	r3, r0
 8001914:	70fb      	strb	r3, [r7, #3]
#if defined(SK6812) || defined(WS2811F) || defined(WS2811S)
    const u8_t subp1 = r;
    const u8_t subp2 = g;
    const u8_t subp3 = b;
#else
    const u8_t subp1 = g;
 8001916:	793b      	ldrb	r3, [r7, #4]
 8001918:	737b      	strb	r3, [r7, #13]
    const u8_t subp2 = r;
 800191a:	797b      	ldrb	r3, [r7, #5]
 800191c:	733b      	strb	r3, [r7, #12]
    const u8_t subp3 = b;
 800191e:	78fb      	ldrb	r3, [r7, #3]
 8001920:	72fb      	strb	r3, [r7, #11]
#ifdef SK6812
    RGB_BUF[4 * i] = subp1;     // subpixel 1
    RGB_BUF[4 * i + 1] = subp2; // subpixel 2
    RGB_BUF[4 * i + 2] = subp3; // subpixel 3
#else
    RGB_BUF[3 * i] = subp1;     // subpixel 1
 8001922:	88fa      	ldrh	r2, [r7, #6]
 8001924:	4613      	mov	r3, r2
 8001926:	005b      	lsls	r3, r3, #1
 8001928:	4413      	add	r3, r2
 800192a:	490c      	ldr	r1, [pc, #48]	; (800195c <ARGB_SetRGB+0xe0>)
 800192c:	7b7a      	ldrb	r2, [r7, #13]
 800192e:	54ca      	strb	r2, [r1, r3]
    RGB_BUF[3 * i + 1] = subp2; // subpixel 2
 8001930:	88fa      	ldrh	r2, [r7, #6]
 8001932:	4613      	mov	r3, r2
 8001934:	005b      	lsls	r3, r3, #1
 8001936:	4413      	add	r3, r2
 8001938:	3301      	adds	r3, #1
 800193a:	4908      	ldr	r1, [pc, #32]	; (800195c <ARGB_SetRGB+0xe0>)
 800193c:	7b3a      	ldrb	r2, [r7, #12]
 800193e:	54ca      	strb	r2, [r1, r3]
    RGB_BUF[3 * i + 2] = subp3; // subpixel 3
 8001940:	88fa      	ldrh	r2, [r7, #6]
 8001942:	4613      	mov	r3, r2
 8001944:	005b      	lsls	r3, r3, #1
 8001946:	4413      	add	r3, r2
 8001948:	3302      	adds	r3, #2
 800194a:	4904      	ldr	r1, [pc, #16]	; (800195c <ARGB_SetRGB+0xe0>)
 800194c:	7afa      	ldrb	r2, [r7, #11]
 800194e:	54ca      	strb	r2, [r1, r3]
#endif
}
 8001950:	bf00      	nop
 8001952:	3714      	adds	r7, #20
 8001954:	46bd      	mov	sp, r7
 8001956:	bd90      	pop	{r4, r7, pc}
 8001958:	20000008 	.word	0x20000008
 800195c:	200005d0 	.word	0x200005d0

08001960 <ARGB_FillRGB>:
 * @brief Fill ALL LEDs with RGB color
 * @param[in] r Red component   [0..255]
 * @param[in] g Green component [0..255]
 * @param[in] b Blue component  [0..255]
 */
void ARGB_FillRGB(u8_t r, u8_t g, u8_t b) {
 8001960:	b580      	push	{r7, lr}
 8001962:	b084      	sub	sp, #16
 8001964:	af00      	add	r7, sp, #0
 8001966:	4603      	mov	r3, r0
 8001968:	71fb      	strb	r3, [r7, #7]
 800196a:	460b      	mov	r3, r1
 800196c:	71bb      	strb	r3, [r7, #6]
 800196e:	4613      	mov	r3, r2
 8001970:	717b      	strb	r3, [r7, #5]
    for (volatile u16_t i = 0; i < NUM_PIXELS; i++)
 8001972:	2300      	movs	r3, #0
 8001974:	81fb      	strh	r3, [r7, #14]
 8001976:	e00b      	b.n	8001990 <ARGB_FillRGB+0x30>
        ARGB_SetRGB(i, r, g, b);
 8001978:	89fb      	ldrh	r3, [r7, #14]
 800197a:	b298      	uxth	r0, r3
 800197c:	797b      	ldrb	r3, [r7, #5]
 800197e:	79ba      	ldrb	r2, [r7, #6]
 8001980:	79f9      	ldrb	r1, [r7, #7]
 8001982:	f7ff ff7b 	bl	800187c <ARGB_SetRGB>
    for (volatile u16_t i = 0; i < NUM_PIXELS; i++)
 8001986:	89fb      	ldrh	r3, [r7, #14]
 8001988:	b29b      	uxth	r3, r3
 800198a:	3301      	adds	r3, #1
 800198c:	b29b      	uxth	r3, r3
 800198e:	81fb      	strh	r3, [r7, #14]
 8001990:	89fb      	ldrh	r3, [r7, #14]
 8001992:	b29b      	uxth	r3, r3
 8001994:	2b07      	cmp	r3, #7
 8001996:	d9ef      	bls.n	8001978 <ARGB_FillRGB+0x18>
}
 8001998:	bf00      	nop
 800199a:	bf00      	nop
 800199c:	3710      	adds	r7, #16
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}
	...

080019a4 <ARGB_Show>:
/**
 * @brief Update strip
 * @param none
 * @return #ARGB_STATE enum
 */
ARGB_STATE ARGB_Show(void) {
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b084      	sub	sp, #16
 80019a8:	af00      	add	r7, sp, #0
    ARGB_LOC_ST = ARGB_BUSY;
 80019aa:	4b9d      	ldr	r3, [pc, #628]	; (8001c20 <ARGB_Show+0x27c>)
 80019ac:	2200      	movs	r2, #0
 80019ae:	701a      	strb	r2, [r3, #0]
    if (BUF_COUNTER != 0 || DMA_HANDLE.State != HAL_DMA_STATE_READY) {
 80019b0:	4b9c      	ldr	r3, [pc, #624]	; (8001c24 <ARGB_Show+0x280>)
 80019b2:	881b      	ldrh	r3, [r3, #0]
 80019b4:	b29b      	uxth	r3, r3
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d105      	bne.n	80019c6 <ARGB_Show+0x22>
 80019ba:	4b9b      	ldr	r3, [pc, #620]	; (8001c28 <ARGB_Show+0x284>)
 80019bc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80019c0:	b2db      	uxtb	r3, r3
 80019c2:	2b01      	cmp	r3, #1
 80019c4:	d001      	beq.n	80019ca <ARGB_Show+0x26>
        return ARGB_BUSY;
 80019c6:	2300      	movs	r3, #0
 80019c8:	e15e      	b.n	8001c88 <ARGB_Show+0x2e4>
    } else {
        for (volatile u8_t i = 0; i < 8; i++) {
 80019ca:	2300      	movs	r3, #0
 80019cc:	71fb      	strb	r3, [r7, #7]
 80019ce:	e0a6      	b.n	8001b1e <ARGB_Show+0x17a>
            // set first transfer from first values
            PWM_BUF[i] = (((RGB_BUF[0] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
 80019d0:	4b96      	ldr	r3, [pc, #600]	; (8001c2c <ARGB_Show+0x288>)
 80019d2:	781b      	ldrb	r3, [r3, #0]
 80019d4:	b2db      	uxtb	r3, r3
 80019d6:	461a      	mov	r2, r3
 80019d8:	79fb      	ldrb	r3, [r7, #7]
 80019da:	b2db      	uxtb	r3, r3
 80019dc:	fa02 f303 	lsl.w	r3, r2, r3
 80019e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	dd04      	ble.n	80019f2 <ARGB_Show+0x4e>
 80019e8:	4b91      	ldr	r3, [pc, #580]	; (8001c30 <ARGB_Show+0x28c>)
 80019ea:	781b      	ldrb	r3, [r3, #0]
 80019ec:	b2db      	uxtb	r3, r3
 80019ee:	461a      	mov	r2, r3
 80019f0:	e003      	b.n	80019fa <ARGB_Show+0x56>
 80019f2:	4b90      	ldr	r3, [pc, #576]	; (8001c34 <ARGB_Show+0x290>)
 80019f4:	781b      	ldrb	r3, [r3, #0]
 80019f6:	b2db      	uxtb	r3, r3
 80019f8:	461a      	mov	r2, r3
 80019fa:	79fb      	ldrb	r3, [r7, #7]
 80019fc:	b2db      	uxtb	r3, r3
 80019fe:	4619      	mov	r1, r3
 8001a00:	4b8d      	ldr	r3, [pc, #564]	; (8001c38 <ARGB_Show+0x294>)
 8001a02:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
            PWM_BUF[i + 8] = (((RGB_BUF[1] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
 8001a06:	4b89      	ldr	r3, [pc, #548]	; (8001c2c <ARGB_Show+0x288>)
 8001a08:	785b      	ldrb	r3, [r3, #1]
 8001a0a:	b2db      	uxtb	r3, r3
 8001a0c:	461a      	mov	r2, r3
 8001a0e:	79fb      	ldrb	r3, [r7, #7]
 8001a10:	b2db      	uxtb	r3, r3
 8001a12:	fa02 f303 	lsl.w	r3, r2, r3
 8001a16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	dd04      	ble.n	8001a28 <ARGB_Show+0x84>
 8001a1e:	4b84      	ldr	r3, [pc, #528]	; (8001c30 <ARGB_Show+0x28c>)
 8001a20:	781b      	ldrb	r3, [r3, #0]
 8001a22:	b2db      	uxtb	r3, r3
 8001a24:	4619      	mov	r1, r3
 8001a26:	e003      	b.n	8001a30 <ARGB_Show+0x8c>
 8001a28:	4b82      	ldr	r3, [pc, #520]	; (8001c34 <ARGB_Show+0x290>)
 8001a2a:	781b      	ldrb	r3, [r3, #0]
 8001a2c:	b2db      	uxtb	r3, r3
 8001a2e:	4619      	mov	r1, r3
 8001a30:	79fb      	ldrb	r3, [r7, #7]
 8001a32:	b2db      	uxtb	r3, r3
 8001a34:	3308      	adds	r3, #8
 8001a36:	4a80      	ldr	r2, [pc, #512]	; (8001c38 <ARGB_Show+0x294>)
 8001a38:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            PWM_BUF[i + 16] = (((RGB_BUF[2] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
 8001a3c:	4b7b      	ldr	r3, [pc, #492]	; (8001c2c <ARGB_Show+0x288>)
 8001a3e:	789b      	ldrb	r3, [r3, #2]
 8001a40:	b2db      	uxtb	r3, r3
 8001a42:	461a      	mov	r2, r3
 8001a44:	79fb      	ldrb	r3, [r7, #7]
 8001a46:	b2db      	uxtb	r3, r3
 8001a48:	fa02 f303 	lsl.w	r3, r2, r3
 8001a4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	dd04      	ble.n	8001a5e <ARGB_Show+0xba>
 8001a54:	4b76      	ldr	r3, [pc, #472]	; (8001c30 <ARGB_Show+0x28c>)
 8001a56:	781b      	ldrb	r3, [r3, #0]
 8001a58:	b2db      	uxtb	r3, r3
 8001a5a:	4619      	mov	r1, r3
 8001a5c:	e003      	b.n	8001a66 <ARGB_Show+0xc2>
 8001a5e:	4b75      	ldr	r3, [pc, #468]	; (8001c34 <ARGB_Show+0x290>)
 8001a60:	781b      	ldrb	r3, [r3, #0]
 8001a62:	b2db      	uxtb	r3, r3
 8001a64:	4619      	mov	r1, r3
 8001a66:	79fb      	ldrb	r3, [r7, #7]
 8001a68:	b2db      	uxtb	r3, r3
 8001a6a:	3310      	adds	r3, #16
 8001a6c:	4a72      	ldr	r2, [pc, #456]	; (8001c38 <ARGB_Show+0x294>)
 8001a6e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            PWM_BUF[i + 24] = (((RGB_BUF[3] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
 8001a72:	4b6e      	ldr	r3, [pc, #440]	; (8001c2c <ARGB_Show+0x288>)
 8001a74:	78db      	ldrb	r3, [r3, #3]
 8001a76:	b2db      	uxtb	r3, r3
 8001a78:	461a      	mov	r2, r3
 8001a7a:	79fb      	ldrb	r3, [r7, #7]
 8001a7c:	b2db      	uxtb	r3, r3
 8001a7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	dd04      	ble.n	8001a94 <ARGB_Show+0xf0>
 8001a8a:	4b69      	ldr	r3, [pc, #420]	; (8001c30 <ARGB_Show+0x28c>)
 8001a8c:	781b      	ldrb	r3, [r3, #0]
 8001a8e:	b2db      	uxtb	r3, r3
 8001a90:	4619      	mov	r1, r3
 8001a92:	e003      	b.n	8001a9c <ARGB_Show+0xf8>
 8001a94:	4b67      	ldr	r3, [pc, #412]	; (8001c34 <ARGB_Show+0x290>)
 8001a96:	781b      	ldrb	r3, [r3, #0]
 8001a98:	b2db      	uxtb	r3, r3
 8001a9a:	4619      	mov	r1, r3
 8001a9c:	79fb      	ldrb	r3, [r7, #7]
 8001a9e:	b2db      	uxtb	r3, r3
 8001aa0:	3318      	adds	r3, #24
 8001aa2:	4a65      	ldr	r2, [pc, #404]	; (8001c38 <ARGB_Show+0x294>)
 8001aa4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            PWM_BUF[i + 32] = (((RGB_BUF[4] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
 8001aa8:	4b60      	ldr	r3, [pc, #384]	; (8001c2c <ARGB_Show+0x288>)
 8001aaa:	791b      	ldrb	r3, [r3, #4]
 8001aac:	b2db      	uxtb	r3, r3
 8001aae:	461a      	mov	r2, r3
 8001ab0:	79fb      	ldrb	r3, [r7, #7]
 8001ab2:	b2db      	uxtb	r3, r3
 8001ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	dd04      	ble.n	8001aca <ARGB_Show+0x126>
 8001ac0:	4b5b      	ldr	r3, [pc, #364]	; (8001c30 <ARGB_Show+0x28c>)
 8001ac2:	781b      	ldrb	r3, [r3, #0]
 8001ac4:	b2db      	uxtb	r3, r3
 8001ac6:	4619      	mov	r1, r3
 8001ac8:	e003      	b.n	8001ad2 <ARGB_Show+0x12e>
 8001aca:	4b5a      	ldr	r3, [pc, #360]	; (8001c34 <ARGB_Show+0x290>)
 8001acc:	781b      	ldrb	r3, [r3, #0]
 8001ace:	b2db      	uxtb	r3, r3
 8001ad0:	4619      	mov	r1, r3
 8001ad2:	79fb      	ldrb	r3, [r7, #7]
 8001ad4:	b2db      	uxtb	r3, r3
 8001ad6:	3320      	adds	r3, #32
 8001ad8:	4a57      	ldr	r2, [pc, #348]	; (8001c38 <ARGB_Show+0x294>)
 8001ada:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            PWM_BUF[i + 40] = (((RGB_BUF[5] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
 8001ade:	4b53      	ldr	r3, [pc, #332]	; (8001c2c <ARGB_Show+0x288>)
 8001ae0:	795b      	ldrb	r3, [r3, #5]
 8001ae2:	b2db      	uxtb	r3, r3
 8001ae4:	461a      	mov	r2, r3
 8001ae6:	79fb      	ldrb	r3, [r7, #7]
 8001ae8:	b2db      	uxtb	r3, r3
 8001aea:	fa02 f303 	lsl.w	r3, r2, r3
 8001aee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	dd04      	ble.n	8001b00 <ARGB_Show+0x15c>
 8001af6:	4b4e      	ldr	r3, [pc, #312]	; (8001c30 <ARGB_Show+0x28c>)
 8001af8:	781b      	ldrb	r3, [r3, #0]
 8001afa:	b2db      	uxtb	r3, r3
 8001afc:	4619      	mov	r1, r3
 8001afe:	e003      	b.n	8001b08 <ARGB_Show+0x164>
 8001b00:	4b4c      	ldr	r3, [pc, #304]	; (8001c34 <ARGB_Show+0x290>)
 8001b02:	781b      	ldrb	r3, [r3, #0]
 8001b04:	b2db      	uxtb	r3, r3
 8001b06:	4619      	mov	r1, r3
 8001b08:	79fb      	ldrb	r3, [r7, #7]
 8001b0a:	b2db      	uxtb	r3, r3
 8001b0c:	3328      	adds	r3, #40	; 0x28
 8001b0e:	4a4a      	ldr	r2, [pc, #296]	; (8001c38 <ARGB_Show+0x294>)
 8001b10:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        for (volatile u8_t i = 0; i < 8; i++) {
 8001b14:	79fb      	ldrb	r3, [r7, #7]
 8001b16:	b2db      	uxtb	r3, r3
 8001b18:	3301      	adds	r3, #1
 8001b1a:	b2db      	uxtb	r3, r3
 8001b1c:	71fb      	strb	r3, [r7, #7]
 8001b1e:	79fb      	ldrb	r3, [r7, #7]
 8001b20:	b2db      	uxtb	r3, r3
 8001b22:	2b07      	cmp	r3, #7
 8001b24:	f67f af54 	bls.w	80019d0 <ARGB_Show+0x2c>
#ifdef SK6812
            PWM_BUF[i + 48] = (((RGB_BUF[6] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
            PWM_BUF[i + 56] = (((RGB_BUF[7] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
#endif
        }
        HAL_StatusTypeDef DMA_Send_Stat = HAL_ERROR;
 8001b28:	2301      	movs	r3, #1
 8001b2a:	73fb      	strb	r3, [r7, #15]
        while (DMA_Send_Stat != HAL_OK) {
 8001b2c:	e0a4      	b.n	8001c78 <ARGB_Show+0x2d4>
            if (TIM_CHANNEL_STATE_GET(&TIM_HANDLE, TIM_CH) == HAL_TIM_CHANNEL_STATE_BUSY) {
 8001b2e:	4b43      	ldr	r3, [pc, #268]	; (8001c3c <ARGB_Show+0x298>)
 8001b30:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8001b34:	b2db      	uxtb	r3, r3
 8001b36:	2b02      	cmp	r3, #2
 8001b38:	d102      	bne.n	8001b40 <ARGB_Show+0x19c>
                DMA_Send_Stat = HAL_BUSY;
 8001b3a:	2302      	movs	r3, #2
 8001b3c:	73fb      	strb	r3, [r7, #15]
                continue;
 8001b3e:	e09b      	b.n	8001c78 <ARGB_Show+0x2d4>
            } else if (TIM_CHANNEL_STATE_GET(&TIM_HANDLE, TIM_CH) == HAL_TIM_CHANNEL_STATE_READY) {
 8001b40:	4b3e      	ldr	r3, [pc, #248]	; (8001c3c <ARGB_Show+0x298>)
 8001b42:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8001b46:	b2db      	uxtb	r3, r3
 8001b48:	2b01      	cmp	r3, #1
 8001b4a:	d11d      	bne.n	8001b88 <ARGB_Show+0x1e4>
                TIM_CHANNEL_STATE_SET(&TIM_HANDLE, TIM_CH, HAL_TIM_CHANNEL_STATE_BUSY);
 8001b4c:	4b3b      	ldr	r3, [pc, #236]	; (8001c3c <ARGB_Show+0x298>)
 8001b4e:	2202      	movs	r2, #2
 8001b50:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
#elif TIM_CH == TIM_CHANNEL_4
#define ARGB_TIM_DMA_ID TIM_DMA_ID_CC4
#define ARGB_TIM_DMA_CC TIM_DMA_CC4
#define ARGB_TIM_CCR CCR4
#endif
            TIM_HANDLE.hdma[ARGB_TIM_DMA_ID]->XferCpltCallback = ARGB_TIM_DMADelayPulseCplt;
 8001b54:	4b39      	ldr	r3, [pc, #228]	; (8001c3c <ARGB_Show+0x298>)
 8001b56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b58:	4a39      	ldr	r2, [pc, #228]	; (8001c40 <ARGB_Show+0x29c>)
 8001b5a:	63da      	str	r2, [r3, #60]	; 0x3c
            TIM_HANDLE.hdma[ARGB_TIM_DMA_ID]->XferHalfCpltCallback = ARGB_TIM_DMADelayPulseHalfCplt;
 8001b5c:	4b37      	ldr	r3, [pc, #220]	; (8001c3c <ARGB_Show+0x298>)
 8001b5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b60:	4a38      	ldr	r2, [pc, #224]	; (8001c44 <ARGB_Show+0x2a0>)
 8001b62:	641a      	str	r2, [r3, #64]	; 0x40
            TIM_HANDLE.hdma[ARGB_TIM_DMA_ID]->XferErrorCallback = TIM_DMAError;
 8001b64:	4b35      	ldr	r3, [pc, #212]	; (8001c3c <ARGB_Show+0x298>)
 8001b66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b68:	4a37      	ldr	r2, [pc, #220]	; (8001c48 <ARGB_Show+0x2a4>)
 8001b6a:	64da      	str	r2, [r3, #76]	; 0x4c
            if (HAL_DMA_Start_IT(TIM_HANDLE.hdma[ARGB_TIM_DMA_ID], (u32_t) PWM_BUF,
 8001b6c:	4b33      	ldr	r3, [pc, #204]	; (8001c3c <ARGB_Show+0x298>)
 8001b6e:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8001b70:	4931      	ldr	r1, [pc, #196]	; (8001c38 <ARGB_Show+0x294>)
                                 (u32_t) &TIM_HANDLE.Instance->ARGB_TIM_CCR,
 8001b72:	4b32      	ldr	r3, [pc, #200]	; (8001c3c <ARGB_Show+0x298>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	3338      	adds	r3, #56	; 0x38
            if (HAL_DMA_Start_IT(TIM_HANDLE.hdma[ARGB_TIM_DMA_ID], (u32_t) PWM_BUF,
 8001b78:	461a      	mov	r2, r3
 8001b7a:	2330      	movs	r3, #48	; 0x30
 8001b7c:	f001 fe8e 	bl	800389c <HAL_DMA_Start_IT>
 8001b80:	4603      	mov	r3, r0
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d006      	beq.n	8001b94 <ARGB_Show+0x1f0>
 8001b86:	e002      	b.n	8001b8e <ARGB_Show+0x1ea>
                DMA_Send_Stat = HAL_ERROR;
 8001b88:	2301      	movs	r3, #1
 8001b8a:	73fb      	strb	r3, [r7, #15]
                continue;
 8001b8c:	e074      	b.n	8001c78 <ARGB_Show+0x2d4>
                                 (u16_t) PWM_BUF_LEN) != HAL_OK) {
                DMA_Send_Stat = HAL_ERROR;
 8001b8e:	2301      	movs	r3, #1
 8001b90:	73fb      	strb	r3, [r7, #15]
                continue;
 8001b92:	e071      	b.n	8001c78 <ARGB_Show+0x2d4>
            }
            __HAL_TIM_ENABLE_DMA(&TIM_HANDLE, ARGB_TIM_DMA_CC);
 8001b94:	4b29      	ldr	r3, [pc, #164]	; (8001c3c <ARGB_Show+0x298>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	68da      	ldr	r2, [r3, #12]
 8001b9a:	4b28      	ldr	r3, [pc, #160]	; (8001c3c <ARGB_Show+0x298>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001ba2:	60da      	str	r2, [r3, #12]
            if (IS_TIM_BREAK_INSTANCE(TIM_HANDLE.Instance) != RESET)
 8001ba4:	4b25      	ldr	r3, [pc, #148]	; (8001c3c <ARGB_Show+0x298>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	4a28      	ldr	r2, [pc, #160]	; (8001c4c <ARGB_Show+0x2a8>)
 8001baa:	4293      	cmp	r3, r2
 8001bac:	d107      	bne.n	8001bbe <ARGB_Show+0x21a>
                __HAL_TIM_MOE_ENABLE(&TIM_HANDLE);
 8001bae:	4b23      	ldr	r3, [pc, #140]	; (8001c3c <ARGB_Show+0x298>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001bb4:	4b21      	ldr	r3, [pc, #132]	; (8001c3c <ARGB_Show+0x298>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001bbc:	645a      	str	r2, [r3, #68]	; 0x44
            if (IS_TIM_SLAVE_INSTANCE(TIM_HANDLE.Instance)) {
 8001bbe:	4b1f      	ldr	r3, [pc, #124]	; (8001c3c <ARGB_Show+0x298>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	4a22      	ldr	r2, [pc, #136]	; (8001c4c <ARGB_Show+0x2a8>)
 8001bc4:	4293      	cmp	r3, r2
 8001bc6:	d018      	beq.n	8001bfa <ARGB_Show+0x256>
 8001bc8:	4b1c      	ldr	r3, [pc, #112]	; (8001c3c <ARGB_Show+0x298>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001bd0:	d013      	beq.n	8001bfa <ARGB_Show+0x256>
 8001bd2:	4b1a      	ldr	r3, [pc, #104]	; (8001c3c <ARGB_Show+0x298>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	4a1e      	ldr	r2, [pc, #120]	; (8001c50 <ARGB_Show+0x2ac>)
 8001bd8:	4293      	cmp	r3, r2
 8001bda:	d00e      	beq.n	8001bfa <ARGB_Show+0x256>
 8001bdc:	4b17      	ldr	r3, [pc, #92]	; (8001c3c <ARGB_Show+0x298>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	4a1c      	ldr	r2, [pc, #112]	; (8001c54 <ARGB_Show+0x2b0>)
 8001be2:	4293      	cmp	r3, r2
 8001be4:	d009      	beq.n	8001bfa <ARGB_Show+0x256>
 8001be6:	4b15      	ldr	r3, [pc, #84]	; (8001c3c <ARGB_Show+0x298>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	4a1b      	ldr	r2, [pc, #108]	; (8001c58 <ARGB_Show+0x2b4>)
 8001bec:	4293      	cmp	r3, r2
 8001bee:	d004      	beq.n	8001bfa <ARGB_Show+0x256>
 8001bf0:	4b12      	ldr	r3, [pc, #72]	; (8001c3c <ARGB_Show+0x298>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	4a19      	ldr	r2, [pc, #100]	; (8001c5c <ARGB_Show+0x2b8>)
 8001bf6:	4293      	cmp	r3, r2
 8001bf8:	d132      	bne.n	8001c60 <ARGB_Show+0x2bc>
                u32_t tmpsmcr = TIM_HANDLE.Instance->SMCR & TIM_SMCR_SMS;
 8001bfa:	4b10      	ldr	r3, [pc, #64]	; (8001c3c <ARGB_Show+0x298>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	689b      	ldr	r3, [r3, #8]
 8001c00:	f003 0307 	and.w	r3, r3, #7
 8001c04:	60bb      	str	r3, [r7, #8]
                if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001c06:	68bb      	ldr	r3, [r7, #8]
 8001c08:	2b06      	cmp	r3, #6
 8001c0a:	d032      	beq.n	8001c72 <ARGB_Show+0x2ce>
                    __HAL_TIM_ENABLE(&TIM_HANDLE);
 8001c0c:	4b0b      	ldr	r3, [pc, #44]	; (8001c3c <ARGB_Show+0x298>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	681a      	ldr	r2, [r3, #0]
 8001c12:	4b0a      	ldr	r3, [pc, #40]	; (8001c3c <ARGB_Show+0x298>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f042 0201 	orr.w	r2, r2, #1
 8001c1a:	601a      	str	r2, [r3, #0]
            if (IS_TIM_SLAVE_INSTANCE(TIM_HANDLE.Instance)) {
 8001c1c:	e029      	b.n	8001c72 <ARGB_Show+0x2ce>
 8001c1e:	bf00      	nop
 8001c20:	200006aa 	.word	0x200006aa
 8001c24:	200006a8 	.word	0x200006a8
 8001c28:	200007b0 	.word	0x200007b0
 8001c2c:	200005d0 	.word	0x200005d0
 8001c30:	200005ce 	.word	0x200005ce
 8001c34:	200005cf 	.word	0x200005cf
 8001c38:	200005e8 	.word	0x200005e8
 8001c3c:	20000768 	.word	0x20000768
 8001c40:	08001cc1 	.word	0x08001cc1
 8001c44:	08001f71 	.word	0x08001f71
 8001c48:	0800837f 	.word	0x0800837f
 8001c4c:	40010000 	.word	0x40010000
 8001c50:	40000400 	.word	0x40000400
 8001c54:	40000800 	.word	0x40000800
 8001c58:	40000c00 	.word	0x40000c00
 8001c5c:	40014000 	.word	0x40014000
            } else
                __HAL_TIM_ENABLE(&TIM_HANDLE);
 8001c60:	4b0b      	ldr	r3, [pc, #44]	; (8001c90 <ARGB_Show+0x2ec>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	681a      	ldr	r2, [r3, #0]
 8001c66:	4b0a      	ldr	r3, [pc, #40]	; (8001c90 <ARGB_Show+0x2ec>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f042 0201 	orr.w	r2, r2, #1
 8001c6e:	601a      	str	r2, [r3, #0]
 8001c70:	e000      	b.n	8001c74 <ARGB_Show+0x2d0>
            if (IS_TIM_SLAVE_INSTANCE(TIM_HANDLE.Instance)) {
 8001c72:	bf00      	nop
            DMA_Send_Stat = HAL_OK;
 8001c74:	2300      	movs	r3, #0
 8001c76:	73fb      	strb	r3, [r7, #15]
        while (DMA_Send_Stat != HAL_OK) {
 8001c78:	7bfb      	ldrb	r3, [r7, #15]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	f47f af57 	bne.w	8001b2e <ARGB_Show+0x18a>
        }
        BUF_COUNTER = 2;
 8001c80:	4b04      	ldr	r3, [pc, #16]	; (8001c94 <ARGB_Show+0x2f0>)
 8001c82:	2202      	movs	r2, #2
 8001c84:	801a      	strh	r2, [r3, #0]
        return ARGB_OK;
 8001c86:	2302      	movs	r3, #2
    }
}
 8001c88:	4618      	mov	r0, r3
 8001c8a:	3710      	adds	r7, #16
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	bd80      	pop	{r7, pc}
 8001c90:	20000768 	.word	0x20000768
 8001c94:	200006a8 	.word	0x200006a8

08001c98 <scale8>:
 * @brief Private method for gamma correction
 * @param[in] x Param to scale
 * @param[in] scale Scale coefficient
 * @return Scaled value
 */
static inline u8_t scale8(u8_t x, u8_t scale) {
 8001c98:	b480      	push	{r7}
 8001c9a:	b083      	sub	sp, #12
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	460a      	mov	r2, r1
 8001ca2:	71fb      	strb	r3, [r7, #7]
 8001ca4:	4613      	mov	r3, r2
 8001ca6:	71bb      	strb	r3, [r7, #6]
    return ((uint16_t) x * scale) >> 8;
 8001ca8:	79fb      	ldrb	r3, [r7, #7]
 8001caa:	79ba      	ldrb	r2, [r7, #6]
 8001cac:	fb02 f303 	mul.w	r3, r2, r3
 8001cb0:	121b      	asrs	r3, r3, #8
 8001cb2:	b2db      	uxtb	r3, r3
}
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	370c      	adds	r7, #12
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbe:	4770      	bx	lr

08001cc0 <ARGB_TIM_DMADelayPulseCplt>:
/**
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ARGB_TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma) {
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b084      	sub	sp, #16
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
    TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *) ((DMA_HandleTypeDef *) hdma)->Parent;
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ccc:	60fb      	str	r3, [r7, #12]
    // if wrong handlers
    if (hdma != &DMA_HANDLE || htim != &TIM_HANDLE) return;
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	4a9d      	ldr	r2, [pc, #628]	; (8001f48 <ARGB_TIM_DMADelayPulseCplt+0x288>)
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	f040 8131 	bne.w	8001f3a <ARGB_TIM_DMADelayPulseCplt+0x27a>
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	4a9c      	ldr	r2, [pc, #624]	; (8001f4c <ARGB_TIM_DMADelayPulseCplt+0x28c>)
 8001cdc:	4293      	cmp	r3, r2
 8001cde:	f040 812c 	bne.w	8001f3a <ARGB_TIM_DMADelayPulseCplt+0x27a>
    if (BUF_COUNTER == 0) return; // if no data to transmit - return
 8001ce2:	4b9b      	ldr	r3, [pc, #620]	; (8001f50 <ARGB_TIM_DMADelayPulseCplt+0x290>)
 8001ce4:	881b      	ldrh	r3, [r3, #0]
 8001ce6:	b29b      	uxth	r3, r3
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	f000 8128 	beq.w	8001f3e <ARGB_TIM_DMADelayPulseCplt+0x27e>
    if (hdma == htim->hdma[TIM_DMA_ID_CC1]) {
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cf2:	687a      	ldr	r2, [r7, #4]
 8001cf4:	429a      	cmp	r2, r3
 8001cf6:	d10b      	bne.n	8001d10 <ARGB_TIM_DMADelayPulseCplt+0x50>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	2201      	movs	r2, #1
 8001cfc:	771a      	strb	r2, [r3, #28]
        if (hdma->Init.Mode == DMA_NORMAL) {
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	69db      	ldr	r3, [r3, #28]
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d136      	bne.n	8001d74 <ARGB_TIM_DMADelayPulseCplt+0xb4>
            TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	2201      	movs	r2, #1
 8001d0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001d0e:	e031      	b.n	8001d74 <ARGB_TIM_DMADelayPulseCplt+0xb4>
        }
    } else if (hdma == htim->hdma[TIM_DMA_ID_CC2]) {
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d14:	687a      	ldr	r2, [r7, #4]
 8001d16:	429a      	cmp	r2, r3
 8001d18:	d10b      	bne.n	8001d32 <ARGB_TIM_DMADelayPulseCplt+0x72>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	2202      	movs	r2, #2
 8001d1e:	771a      	strb	r2, [r3, #28]
        if (hdma->Init.Mode == DMA_NORMAL) {
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	69db      	ldr	r3, [r3, #28]
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d125      	bne.n	8001d74 <ARGB_TIM_DMADelayPulseCplt+0xb4>
            TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	2201      	movs	r2, #1
 8001d2c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001d30:	e020      	b.n	8001d74 <ARGB_TIM_DMADelayPulseCplt+0xb4>
        }
    } else if (hdma == htim->hdma[TIM_DMA_ID_CC3]) {
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d36:	687a      	ldr	r2, [r7, #4]
 8001d38:	429a      	cmp	r2, r3
 8001d3a:	d10b      	bne.n	8001d54 <ARGB_TIM_DMADelayPulseCplt+0x94>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	2204      	movs	r2, #4
 8001d40:	771a      	strb	r2, [r3, #28]
        if (hdma->Init.Mode == DMA_NORMAL) {
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	69db      	ldr	r3, [r3, #28]
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d114      	bne.n	8001d74 <ARGB_TIM_DMADelayPulseCplt+0xb4>
            TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	2201      	movs	r2, #1
 8001d4e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001d52:	e00f      	b.n	8001d74 <ARGB_TIM_DMADelayPulseCplt+0xb4>
        }
    } else if (hdma == htim->hdma[TIM_DMA_ID_CC4]) {
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d58:	687a      	ldr	r2, [r7, #4]
 8001d5a:	429a      	cmp	r2, r3
 8001d5c:	d10a      	bne.n	8001d74 <ARGB_TIM_DMADelayPulseCplt+0xb4>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	2208      	movs	r2, #8
 8001d62:	771a      	strb	r2, [r3, #28]
        if (hdma->Init.Mode == DMA_NORMAL) {
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	69db      	ldr	r3, [r3, #28]
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d103      	bne.n	8001d74 <ARGB_TIM_DMADelayPulseCplt+0xb4>
            TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	2201      	movs	r2, #1
 8001d70:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        }
    } else {
        /* nothing to do */
    }
// if data transfer
    if (BUF_COUNTER < NUM_PIXELS) {
 8001d74:	4b76      	ldr	r3, [pc, #472]	; (8001f50 <ARGB_TIM_DMADelayPulseCplt+0x290>)
 8001d76:	881b      	ldrh	r3, [r3, #0]
 8001d78:	b29b      	uxth	r3, r3
 8001d7a:	2b07      	cmp	r3, #7
 8001d7c:	d87b      	bhi.n	8001e76 <ARGB_TIM_DMADelayPulseCplt+0x1b6>
        // fill second part of buffer
        for (volatile u8_t i = 0; i < 8; i++) {
 8001d7e:	2300      	movs	r3, #0
 8001d80:	72fb      	strb	r3, [r7, #11]
 8001d82:	e06c      	b.n	8001e5e <ARGB_TIM_DMADelayPulseCplt+0x19e>
            PWM_BUF[i + 32] = (((RGB_BUF[4 * BUF_COUNTER] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
            PWM_BUF[i + 40] = (((RGB_BUF[4 * BUF_COUNTER + 1] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
            PWM_BUF[i + 48] = (((RGB_BUF[4 * BUF_COUNTER + 2] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
            PWM_BUF[i + 56] = (((RGB_BUF[4 * BUF_COUNTER + 3] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
#else
            PWM_BUF[i + 24] = (((RGB_BUF[3 * BUF_COUNTER] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
 8001d84:	4b72      	ldr	r3, [pc, #456]	; (8001f50 <ARGB_TIM_DMADelayPulseCplt+0x290>)
 8001d86:	881b      	ldrh	r3, [r3, #0]
 8001d88:	b29b      	uxth	r3, r3
 8001d8a:	461a      	mov	r2, r3
 8001d8c:	4613      	mov	r3, r2
 8001d8e:	005b      	lsls	r3, r3, #1
 8001d90:	4413      	add	r3, r2
 8001d92:	4a70      	ldr	r2, [pc, #448]	; (8001f54 <ARGB_TIM_DMADelayPulseCplt+0x294>)
 8001d94:	5cd3      	ldrb	r3, [r2, r3]
 8001d96:	b2db      	uxtb	r3, r3
 8001d98:	461a      	mov	r2, r3
 8001d9a:	7afb      	ldrb	r3, [r7, #11]
 8001d9c:	b2db      	uxtb	r3, r3
 8001d9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001da2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	dd04      	ble.n	8001db4 <ARGB_TIM_DMADelayPulseCplt+0xf4>
 8001daa:	4b6b      	ldr	r3, [pc, #428]	; (8001f58 <ARGB_TIM_DMADelayPulseCplt+0x298>)
 8001dac:	781b      	ldrb	r3, [r3, #0]
 8001dae:	b2db      	uxtb	r3, r3
 8001db0:	4619      	mov	r1, r3
 8001db2:	e003      	b.n	8001dbc <ARGB_TIM_DMADelayPulseCplt+0xfc>
 8001db4:	4b69      	ldr	r3, [pc, #420]	; (8001f5c <ARGB_TIM_DMADelayPulseCplt+0x29c>)
 8001db6:	781b      	ldrb	r3, [r3, #0]
 8001db8:	b2db      	uxtb	r3, r3
 8001dba:	4619      	mov	r1, r3
 8001dbc:	7afb      	ldrb	r3, [r7, #11]
 8001dbe:	b2db      	uxtb	r3, r3
 8001dc0:	3318      	adds	r3, #24
 8001dc2:	4a67      	ldr	r2, [pc, #412]	; (8001f60 <ARGB_TIM_DMADelayPulseCplt+0x2a0>)
 8001dc4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            PWM_BUF[i + 32] = (((RGB_BUF[3 * BUF_COUNTER + 1] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
 8001dc8:	4b61      	ldr	r3, [pc, #388]	; (8001f50 <ARGB_TIM_DMADelayPulseCplt+0x290>)
 8001dca:	881b      	ldrh	r3, [r3, #0]
 8001dcc:	b29b      	uxth	r3, r3
 8001dce:	461a      	mov	r2, r3
 8001dd0:	4613      	mov	r3, r2
 8001dd2:	005b      	lsls	r3, r3, #1
 8001dd4:	4413      	add	r3, r2
 8001dd6:	3301      	adds	r3, #1
 8001dd8:	4a5e      	ldr	r2, [pc, #376]	; (8001f54 <ARGB_TIM_DMADelayPulseCplt+0x294>)
 8001dda:	5cd3      	ldrb	r3, [r2, r3]
 8001ddc:	b2db      	uxtb	r3, r3
 8001dde:	461a      	mov	r2, r3
 8001de0:	7afb      	ldrb	r3, [r7, #11]
 8001de2:	b2db      	uxtb	r3, r3
 8001de4:	fa02 f303 	lsl.w	r3, r2, r3
 8001de8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	dd04      	ble.n	8001dfa <ARGB_TIM_DMADelayPulseCplt+0x13a>
 8001df0:	4b59      	ldr	r3, [pc, #356]	; (8001f58 <ARGB_TIM_DMADelayPulseCplt+0x298>)
 8001df2:	781b      	ldrb	r3, [r3, #0]
 8001df4:	b2db      	uxtb	r3, r3
 8001df6:	4619      	mov	r1, r3
 8001df8:	e003      	b.n	8001e02 <ARGB_TIM_DMADelayPulseCplt+0x142>
 8001dfa:	4b58      	ldr	r3, [pc, #352]	; (8001f5c <ARGB_TIM_DMADelayPulseCplt+0x29c>)
 8001dfc:	781b      	ldrb	r3, [r3, #0]
 8001dfe:	b2db      	uxtb	r3, r3
 8001e00:	4619      	mov	r1, r3
 8001e02:	7afb      	ldrb	r3, [r7, #11]
 8001e04:	b2db      	uxtb	r3, r3
 8001e06:	3320      	adds	r3, #32
 8001e08:	4a55      	ldr	r2, [pc, #340]	; (8001f60 <ARGB_TIM_DMADelayPulseCplt+0x2a0>)
 8001e0a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            PWM_BUF[i + 40] = (((RGB_BUF[3 * BUF_COUNTER + 2] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
 8001e0e:	4b50      	ldr	r3, [pc, #320]	; (8001f50 <ARGB_TIM_DMADelayPulseCplt+0x290>)
 8001e10:	881b      	ldrh	r3, [r3, #0]
 8001e12:	b29b      	uxth	r3, r3
 8001e14:	461a      	mov	r2, r3
 8001e16:	4613      	mov	r3, r2
 8001e18:	005b      	lsls	r3, r3, #1
 8001e1a:	4413      	add	r3, r2
 8001e1c:	3302      	adds	r3, #2
 8001e1e:	4a4d      	ldr	r2, [pc, #308]	; (8001f54 <ARGB_TIM_DMADelayPulseCplt+0x294>)
 8001e20:	5cd3      	ldrb	r3, [r2, r3]
 8001e22:	b2db      	uxtb	r3, r3
 8001e24:	461a      	mov	r2, r3
 8001e26:	7afb      	ldrb	r3, [r7, #11]
 8001e28:	b2db      	uxtb	r3, r3
 8001e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	dd04      	ble.n	8001e40 <ARGB_TIM_DMADelayPulseCplt+0x180>
 8001e36:	4b48      	ldr	r3, [pc, #288]	; (8001f58 <ARGB_TIM_DMADelayPulseCplt+0x298>)
 8001e38:	781b      	ldrb	r3, [r3, #0]
 8001e3a:	b2db      	uxtb	r3, r3
 8001e3c:	4619      	mov	r1, r3
 8001e3e:	e003      	b.n	8001e48 <ARGB_TIM_DMADelayPulseCplt+0x188>
 8001e40:	4b46      	ldr	r3, [pc, #280]	; (8001f5c <ARGB_TIM_DMADelayPulseCplt+0x29c>)
 8001e42:	781b      	ldrb	r3, [r3, #0]
 8001e44:	b2db      	uxtb	r3, r3
 8001e46:	4619      	mov	r1, r3
 8001e48:	7afb      	ldrb	r3, [r7, #11]
 8001e4a:	b2db      	uxtb	r3, r3
 8001e4c:	3328      	adds	r3, #40	; 0x28
 8001e4e:	4a44      	ldr	r2, [pc, #272]	; (8001f60 <ARGB_TIM_DMADelayPulseCplt+0x2a0>)
 8001e50:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        for (volatile u8_t i = 0; i < 8; i++) {
 8001e54:	7afb      	ldrb	r3, [r7, #11]
 8001e56:	b2db      	uxtb	r3, r3
 8001e58:	3301      	adds	r3, #1
 8001e5a:	b2db      	uxtb	r3, r3
 8001e5c:	72fb      	strb	r3, [r7, #11]
 8001e5e:	7afb      	ldrb	r3, [r7, #11]
 8001e60:	b2db      	uxtb	r3, r3
 8001e62:	2b07      	cmp	r3, #7
 8001e64:	d98e      	bls.n	8001d84 <ARGB_TIM_DMADelayPulseCplt+0xc4>
#endif
        }
        BUF_COUNTER++;
 8001e66:	4b3a      	ldr	r3, [pc, #232]	; (8001f50 <ARGB_TIM_DMADelayPulseCplt+0x290>)
 8001e68:	881b      	ldrh	r3, [r3, #0]
 8001e6a:	b29b      	uxth	r3, r3
 8001e6c:	3301      	adds	r3, #1
 8001e6e:	b29a      	uxth	r2, r3
 8001e70:	4b37      	ldr	r3, [pc, #220]	; (8001f50 <ARGB_TIM_DMADelayPulseCplt+0x290>)
 8001e72:	801a      	strh	r2, [r3, #0]
 8001e74:	e05d      	b.n	8001f32 <ARGB_TIM_DMADelayPulseCplt+0x272>
    } else if (BUF_COUNTER < NUM_PIXELS + 2) { // if RET transfer
 8001e76:	4b36      	ldr	r3, [pc, #216]	; (8001f50 <ARGB_TIM_DMADelayPulseCplt+0x290>)
 8001e78:	881b      	ldrh	r3, [r3, #0]
 8001e7a:	b29b      	uxth	r3, r3
 8001e7c:	2b09      	cmp	r3, #9
 8001e7e:	d80c      	bhi.n	8001e9a <ARGB_TIM_DMADelayPulseCplt+0x1da>
        memset((dma_siz *) &PWM_BUF[PWM_BUF_LEN / 2], 0, (PWM_BUF_LEN / 2)*sizeof(dma_siz)); // second part
 8001e80:	2260      	movs	r2, #96	; 0x60
 8001e82:	2100      	movs	r1, #0
 8001e84:	4837      	ldr	r0, [pc, #220]	; (8001f64 <ARGB_TIM_DMADelayPulseCplt+0x2a4>)
 8001e86:	f00e f987 	bl	8010198 <memset>
        BUF_COUNTER++;
 8001e8a:	4b31      	ldr	r3, [pc, #196]	; (8001f50 <ARGB_TIM_DMADelayPulseCplt+0x290>)
 8001e8c:	881b      	ldrh	r3, [r3, #0]
 8001e8e:	b29b      	uxth	r3, r3
 8001e90:	3301      	adds	r3, #1
 8001e92:	b29a      	uxth	r2, r3
 8001e94:	4b2e      	ldr	r3, [pc, #184]	; (8001f50 <ARGB_TIM_DMADelayPulseCplt+0x290>)
 8001e96:	801a      	strh	r2, [r3, #0]
 8001e98:	e04b      	b.n	8001f32 <ARGB_TIM_DMADelayPulseCplt+0x272>
    } else { // if END of transfer
        BUF_COUNTER = 0;
 8001e9a:	4b2d      	ldr	r3, [pc, #180]	; (8001f50 <ARGB_TIM_DMADelayPulseCplt+0x290>)
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	801a      	strh	r2, [r3, #0]
#if TIM_CH == TIM_CHANNEL_1
        __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
        (void) HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
#endif
#if TIM_CH == TIM_CHANNEL_2
        __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	68da      	ldr	r2, [r3, #12]
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001eae:	60da      	str	r2, [r3, #12]
        (void) HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	f001 fd49 	bl	800394c <HAL_DMA_Abort_IT>
#endif
#if TIM_CH == TIM_CHANNEL_4
        __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
        (void) HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
#endif
        if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET) {
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	4a2a      	ldr	r2, [pc, #168]	; (8001f68 <ARGB_TIM_DMADelayPulseCplt+0x2a8>)
 8001ec0:	4293      	cmp	r3, r2
 8001ec2:	d117      	bne.n	8001ef4 <ARGB_TIM_DMADelayPulseCplt+0x234>
            /* Disable the Main Output */
            __HAL_TIM_MOE_DISABLE(htim);
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	6a1a      	ldr	r2, [r3, #32]
 8001eca:	f241 1311 	movw	r3, #4369	; 0x1111
 8001ece:	4013      	ands	r3, r2
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d10f      	bne.n	8001ef4 <ARGB_TIM_DMADelayPulseCplt+0x234>
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	6a1a      	ldr	r2, [r3, #32]
 8001eda:	f240 4344 	movw	r3, #1092	; 0x444
 8001ede:	4013      	ands	r3, r2
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d107      	bne.n	8001ef4 <ARGB_TIM_DMADelayPulseCplt+0x234>
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001ef2:	645a      	str	r2, [r3, #68]	; 0x44
        }
        /* Disable the Peripheral */
        __HAL_TIM_DISABLE(htim);
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	6a1a      	ldr	r2, [r3, #32]
 8001efa:	f241 1311 	movw	r3, #4369	; 0x1111
 8001efe:	4013      	ands	r3, r2
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d10f      	bne.n	8001f24 <ARGB_TIM_DMADelayPulseCplt+0x264>
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	6a1a      	ldr	r2, [r3, #32]
 8001f0a:	f240 4344 	movw	r3, #1092	; 0x444
 8001f0e:	4013      	ands	r3, r2
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d107      	bne.n	8001f24 <ARGB_TIM_DMADelayPulseCplt+0x264>
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	681a      	ldr	r2, [r3, #0]
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f022 0201 	bic.w	r2, r2, #1
 8001f22:	601a      	str	r2, [r3, #0]
        /* Set the TIM channel state */
        TIM_CHANNEL_STATE_SET(htim, TIM_CH, HAL_TIM_CHANNEL_STATE_READY);
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	2201      	movs	r2, #1
 8001f28:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
        ARGB_LOC_ST = ARGB_READY;
 8001f2c:	4b0f      	ldr	r3, [pc, #60]	; (8001f6c <ARGB_TIM_DMADelayPulseCplt+0x2ac>)
 8001f2e:	2201      	movs	r2, #1
 8001f30:	701a      	strb	r2, [r3, #0]
    }
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	2200      	movs	r2, #0
 8001f36:	771a      	strb	r2, [r3, #28]
 8001f38:	e002      	b.n	8001f40 <ARGB_TIM_DMADelayPulseCplt+0x280>
    if (hdma != &DMA_HANDLE || htim != &TIM_HANDLE) return;
 8001f3a:	bf00      	nop
 8001f3c:	e000      	b.n	8001f40 <ARGB_TIM_DMADelayPulseCplt+0x280>
    if (BUF_COUNTER == 0) return; // if no data to transmit - return
 8001f3e:	bf00      	nop
}
 8001f40:	3710      	adds	r7, #16
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	bf00      	nop
 8001f48:	200007b0 	.word	0x200007b0
 8001f4c:	20000768 	.word	0x20000768
 8001f50:	200006a8 	.word	0x200006a8
 8001f54:	200005d0 	.word	0x200005d0
 8001f58:	200005ce 	.word	0x200005ce
 8001f5c:	200005cf 	.word	0x200005cf
 8001f60:	200005e8 	.word	0x200005e8
 8001f64:	20000648 	.word	0x20000648
 8001f68:	40010000 	.word	0x40010000
 8001f6c:	200006aa 	.word	0x200006aa

08001f70 <ARGB_TIM_DMADelayPulseHalfCplt>:
/**
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ARGB_TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma) {
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b084      	sub	sp, #16
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
    TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *) ((DMA_HandleTypeDef *) hdma)->Parent;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f7c:	60fb      	str	r3, [r7, #12]
    // if wrong handlers
    if (hdma != &DMA_HANDLE || htim != &TIM_HANDLE) return;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	4a53      	ldr	r2, [pc, #332]	; (80020d0 <ARGB_TIM_DMADelayPulseHalfCplt+0x160>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	f040 809e 	bne.w	80020c4 <ARGB_TIM_DMADelayPulseHalfCplt+0x154>
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	4a52      	ldr	r2, [pc, #328]	; (80020d4 <ARGB_TIM_DMADelayPulseHalfCplt+0x164>)
 8001f8c:	4293      	cmp	r3, r2
 8001f8e:	f040 8099 	bne.w	80020c4 <ARGB_TIM_DMADelayPulseHalfCplt+0x154>
    if (BUF_COUNTER == 0) return; // if no data to transmit - return
 8001f92:	4b51      	ldr	r3, [pc, #324]	; (80020d8 <ARGB_TIM_DMADelayPulseHalfCplt+0x168>)
 8001f94:	881b      	ldrh	r3, [r3, #0]
 8001f96:	b29b      	uxth	r3, r3
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	f000 8095 	beq.w	80020c8 <ARGB_TIM_DMADelayPulseHalfCplt+0x158>
    // if data transfer
    if (BUF_COUNTER < NUM_PIXELS) {
 8001f9e:	4b4e      	ldr	r3, [pc, #312]	; (80020d8 <ARGB_TIM_DMADelayPulseHalfCplt+0x168>)
 8001fa0:	881b      	ldrh	r3, [r3, #0]
 8001fa2:	b29b      	uxth	r3, r3
 8001fa4:	2b07      	cmp	r3, #7
 8001fa6:	d87b      	bhi.n	80020a0 <ARGB_TIM_DMADelayPulseHalfCplt+0x130>
        // fill first part of buffer
        for (volatile u8_t i = 0; i < 8; i++) {
 8001fa8:	2300      	movs	r3, #0
 8001faa:	72fb      	strb	r3, [r7, #11]
 8001fac:	e06c      	b.n	8002088 <ARGB_TIM_DMADelayPulseHalfCplt+0x118>
            PWM_BUF[i] = (((RGB_BUF[4 * BUF_COUNTER] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
            PWM_BUF[i + 8] = (((RGB_BUF[4 * BUF_COUNTER + 1] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
            PWM_BUF[i + 16] = (((RGB_BUF[4 * BUF_COUNTER + 2] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
            PWM_BUF[i + 24] = (((RGB_BUF[4 * BUF_COUNTER + 3] << i) & 0x80) > 0)? PWM_HI : PWM_LO;
#else
            PWM_BUF[i] = (((RGB_BUF[3 * BUF_COUNTER] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
 8001fae:	4b4a      	ldr	r3, [pc, #296]	; (80020d8 <ARGB_TIM_DMADelayPulseHalfCplt+0x168>)
 8001fb0:	881b      	ldrh	r3, [r3, #0]
 8001fb2:	b29b      	uxth	r3, r3
 8001fb4:	461a      	mov	r2, r3
 8001fb6:	4613      	mov	r3, r2
 8001fb8:	005b      	lsls	r3, r3, #1
 8001fba:	4413      	add	r3, r2
 8001fbc:	4a47      	ldr	r2, [pc, #284]	; (80020dc <ARGB_TIM_DMADelayPulseHalfCplt+0x16c>)
 8001fbe:	5cd3      	ldrb	r3, [r2, r3]
 8001fc0:	b2db      	uxtb	r3, r3
 8001fc2:	461a      	mov	r2, r3
 8001fc4:	7afb      	ldrb	r3, [r7, #11]
 8001fc6:	b2db      	uxtb	r3, r3
 8001fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fcc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	dd04      	ble.n	8001fde <ARGB_TIM_DMADelayPulseHalfCplt+0x6e>
 8001fd4:	4b42      	ldr	r3, [pc, #264]	; (80020e0 <ARGB_TIM_DMADelayPulseHalfCplt+0x170>)
 8001fd6:	781b      	ldrb	r3, [r3, #0]
 8001fd8:	b2db      	uxtb	r3, r3
 8001fda:	461a      	mov	r2, r3
 8001fdc:	e003      	b.n	8001fe6 <ARGB_TIM_DMADelayPulseHalfCplt+0x76>
 8001fde:	4b41      	ldr	r3, [pc, #260]	; (80020e4 <ARGB_TIM_DMADelayPulseHalfCplt+0x174>)
 8001fe0:	781b      	ldrb	r3, [r3, #0]
 8001fe2:	b2db      	uxtb	r3, r3
 8001fe4:	461a      	mov	r2, r3
 8001fe6:	7afb      	ldrb	r3, [r7, #11]
 8001fe8:	b2db      	uxtb	r3, r3
 8001fea:	4619      	mov	r1, r3
 8001fec:	4b3e      	ldr	r3, [pc, #248]	; (80020e8 <ARGB_TIM_DMADelayPulseHalfCplt+0x178>)
 8001fee:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
            PWM_BUF[i + 8] = (((RGB_BUF[3 * BUF_COUNTER + 1] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
 8001ff2:	4b39      	ldr	r3, [pc, #228]	; (80020d8 <ARGB_TIM_DMADelayPulseHalfCplt+0x168>)
 8001ff4:	881b      	ldrh	r3, [r3, #0]
 8001ff6:	b29b      	uxth	r3, r3
 8001ff8:	461a      	mov	r2, r3
 8001ffa:	4613      	mov	r3, r2
 8001ffc:	005b      	lsls	r3, r3, #1
 8001ffe:	4413      	add	r3, r2
 8002000:	3301      	adds	r3, #1
 8002002:	4a36      	ldr	r2, [pc, #216]	; (80020dc <ARGB_TIM_DMADelayPulseHalfCplt+0x16c>)
 8002004:	5cd3      	ldrb	r3, [r2, r3]
 8002006:	b2db      	uxtb	r3, r3
 8002008:	461a      	mov	r2, r3
 800200a:	7afb      	ldrb	r3, [r7, #11]
 800200c:	b2db      	uxtb	r3, r3
 800200e:	fa02 f303 	lsl.w	r3, r2, r3
 8002012:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002016:	2b00      	cmp	r3, #0
 8002018:	dd04      	ble.n	8002024 <ARGB_TIM_DMADelayPulseHalfCplt+0xb4>
 800201a:	4b31      	ldr	r3, [pc, #196]	; (80020e0 <ARGB_TIM_DMADelayPulseHalfCplt+0x170>)
 800201c:	781b      	ldrb	r3, [r3, #0]
 800201e:	b2db      	uxtb	r3, r3
 8002020:	4619      	mov	r1, r3
 8002022:	e003      	b.n	800202c <ARGB_TIM_DMADelayPulseHalfCplt+0xbc>
 8002024:	4b2f      	ldr	r3, [pc, #188]	; (80020e4 <ARGB_TIM_DMADelayPulseHalfCplt+0x174>)
 8002026:	781b      	ldrb	r3, [r3, #0]
 8002028:	b2db      	uxtb	r3, r3
 800202a:	4619      	mov	r1, r3
 800202c:	7afb      	ldrb	r3, [r7, #11]
 800202e:	b2db      	uxtb	r3, r3
 8002030:	3308      	adds	r3, #8
 8002032:	4a2d      	ldr	r2, [pc, #180]	; (80020e8 <ARGB_TIM_DMADelayPulseHalfCplt+0x178>)
 8002034:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            PWM_BUF[i + 16] = (((RGB_BUF[3 * BUF_COUNTER + 2] << i) & 0x80) > 0) ? PWM_HI : PWM_LO;
 8002038:	4b27      	ldr	r3, [pc, #156]	; (80020d8 <ARGB_TIM_DMADelayPulseHalfCplt+0x168>)
 800203a:	881b      	ldrh	r3, [r3, #0]
 800203c:	b29b      	uxth	r3, r3
 800203e:	461a      	mov	r2, r3
 8002040:	4613      	mov	r3, r2
 8002042:	005b      	lsls	r3, r3, #1
 8002044:	4413      	add	r3, r2
 8002046:	3302      	adds	r3, #2
 8002048:	4a24      	ldr	r2, [pc, #144]	; (80020dc <ARGB_TIM_DMADelayPulseHalfCplt+0x16c>)
 800204a:	5cd3      	ldrb	r3, [r2, r3]
 800204c:	b2db      	uxtb	r3, r3
 800204e:	461a      	mov	r2, r3
 8002050:	7afb      	ldrb	r3, [r7, #11]
 8002052:	b2db      	uxtb	r3, r3
 8002054:	fa02 f303 	lsl.w	r3, r2, r3
 8002058:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800205c:	2b00      	cmp	r3, #0
 800205e:	dd04      	ble.n	800206a <ARGB_TIM_DMADelayPulseHalfCplt+0xfa>
 8002060:	4b1f      	ldr	r3, [pc, #124]	; (80020e0 <ARGB_TIM_DMADelayPulseHalfCplt+0x170>)
 8002062:	781b      	ldrb	r3, [r3, #0]
 8002064:	b2db      	uxtb	r3, r3
 8002066:	4619      	mov	r1, r3
 8002068:	e003      	b.n	8002072 <ARGB_TIM_DMADelayPulseHalfCplt+0x102>
 800206a:	4b1e      	ldr	r3, [pc, #120]	; (80020e4 <ARGB_TIM_DMADelayPulseHalfCplt+0x174>)
 800206c:	781b      	ldrb	r3, [r3, #0]
 800206e:	b2db      	uxtb	r3, r3
 8002070:	4619      	mov	r1, r3
 8002072:	7afb      	ldrb	r3, [r7, #11]
 8002074:	b2db      	uxtb	r3, r3
 8002076:	3310      	adds	r3, #16
 8002078:	4a1b      	ldr	r2, [pc, #108]	; (80020e8 <ARGB_TIM_DMADelayPulseHalfCplt+0x178>)
 800207a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        for (volatile u8_t i = 0; i < 8; i++) {
 800207e:	7afb      	ldrb	r3, [r7, #11]
 8002080:	b2db      	uxtb	r3, r3
 8002082:	3301      	adds	r3, #1
 8002084:	b2db      	uxtb	r3, r3
 8002086:	72fb      	strb	r3, [r7, #11]
 8002088:	7afb      	ldrb	r3, [r7, #11]
 800208a:	b2db      	uxtb	r3, r3
 800208c:	2b07      	cmp	r3, #7
 800208e:	d98e      	bls.n	8001fae <ARGB_TIM_DMADelayPulseHalfCplt+0x3e>
#endif
        }
        BUF_COUNTER++;
 8002090:	4b11      	ldr	r3, [pc, #68]	; (80020d8 <ARGB_TIM_DMADelayPulseHalfCplt+0x168>)
 8002092:	881b      	ldrh	r3, [r3, #0]
 8002094:	b29b      	uxth	r3, r3
 8002096:	3301      	adds	r3, #1
 8002098:	b29a      	uxth	r2, r3
 800209a:	4b0f      	ldr	r3, [pc, #60]	; (80020d8 <ARGB_TIM_DMADelayPulseHalfCplt+0x168>)
 800209c:	801a      	strh	r2, [r3, #0]
 800209e:	e014      	b.n	80020ca <ARGB_TIM_DMADelayPulseHalfCplt+0x15a>
    } else if (BUF_COUNTER < NUM_PIXELS + 2) { // if RET transfer
 80020a0:	4b0d      	ldr	r3, [pc, #52]	; (80020d8 <ARGB_TIM_DMADelayPulseHalfCplt+0x168>)
 80020a2:	881b      	ldrh	r3, [r3, #0]
 80020a4:	b29b      	uxth	r3, r3
 80020a6:	2b09      	cmp	r3, #9
 80020a8:	d80f      	bhi.n	80020ca <ARGB_TIM_DMADelayPulseHalfCplt+0x15a>
        memset((dma_siz *) &PWM_BUF[0], 0, (PWM_BUF_LEN / 2)*sizeof(dma_siz)); // first part
 80020aa:	2260      	movs	r2, #96	; 0x60
 80020ac:	2100      	movs	r1, #0
 80020ae:	480e      	ldr	r0, [pc, #56]	; (80020e8 <ARGB_TIM_DMADelayPulseHalfCplt+0x178>)
 80020b0:	f00e f872 	bl	8010198 <memset>
        BUF_COUNTER++;
 80020b4:	4b08      	ldr	r3, [pc, #32]	; (80020d8 <ARGB_TIM_DMADelayPulseHalfCplt+0x168>)
 80020b6:	881b      	ldrh	r3, [r3, #0]
 80020b8:	b29b      	uxth	r3, r3
 80020ba:	3301      	adds	r3, #1
 80020bc:	b29a      	uxth	r2, r3
 80020be:	4b06      	ldr	r3, [pc, #24]	; (80020d8 <ARGB_TIM_DMADelayPulseHalfCplt+0x168>)
 80020c0:	801a      	strh	r2, [r3, #0]
 80020c2:	e002      	b.n	80020ca <ARGB_TIM_DMADelayPulseHalfCplt+0x15a>
    if (hdma != &DMA_HANDLE || htim != &TIM_HANDLE) return;
 80020c4:	bf00      	nop
 80020c6:	e000      	b.n	80020ca <ARGB_TIM_DMADelayPulseHalfCplt+0x15a>
    if (BUF_COUNTER == 0) return; // if no data to transmit - return
 80020c8:	bf00      	nop
    }
}
 80020ca:	3710      	adds	r7, #16
 80020cc:	46bd      	mov	sp, r7
 80020ce:	bd80      	pop	{r7, pc}
 80020d0:	200007b0 	.word	0x200007b0
 80020d4:	20000768 	.word	0x20000768
 80020d8:	200006a8 	.word	0x200006a8
 80020dc:	200005d0 	.word	0x200005d0
 80020e0:	200005ce 	.word	0x200005ce
 80020e4:	200005cf 	.word	0x200005cf
 80020e8:	200005e8 	.word	0x200005e8

080020ec <AS5600_ReadReg>:
	HAL_I2C_Master_Transmit(&hi2c1,AS5600_ADDR,&Data,1,10);	
	HAL_I2C_Mem_Write(&hi2c1,(AS5600_ADDR << 1),Reg,1,&Data,1,100);
}

uint8_t AS5600_ReadReg(uint8_t Reg)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b088      	sub	sp, #32
 80020f0:	af04      	add	r7, sp, #16
 80020f2:	4603      	mov	r3, r0
 80020f4:	71fb      	strb	r3, [r7, #7]
	uint8_t DataRead=0;	
 80020f6:	2300      	movs	r3, #0
 80020f8:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Read(&hi2c1,(AS5600_ADDR << 1),Reg,1,&DataRead,1,100);
 80020fa:	79fb      	ldrb	r3, [r7, #7]
 80020fc:	b29a      	uxth	r2, r3
 80020fe:	2364      	movs	r3, #100	; 0x64
 8002100:	9302      	str	r3, [sp, #8]
 8002102:	2301      	movs	r3, #1
 8002104:	9301      	str	r3, [sp, #4]
 8002106:	f107 030f 	add.w	r3, r7, #15
 800210a:	9300      	str	r3, [sp, #0]
 800210c:	2301      	movs	r3, #1
 800210e:	216c      	movs	r1, #108	; 0x6c
 8002110:	4803      	ldr	r0, [pc, #12]	; (8002120 <AS5600_ReadReg+0x34>)
 8002112:	f002 fdd7 	bl	8004cc4 <HAL_I2C_Mem_Read>
	
	
	return DataRead;
 8002116:	7bfb      	ldrb	r3, [r7, #15]
}
 8002118:	4618      	mov	r0, r3
 800211a:	3710      	adds	r7, #16
 800211c:	46bd      	mov	sp, r7
 800211e:	bd80      	pop	{r7, pc}
 8002120:	200006bc 	.word	0x200006bc

08002124 <AS5600_GetRawAngle>:
	return (int)((float)(AS5600_ReadReg(ANGLE_L) + (AS5600_ReadReg(ANGLE_H) << 8))/4096*360);	
}


uint16_t AS5600_GetRawAngle()
{
 8002124:	b590      	push	{r4, r7, lr}
 8002126:	b083      	sub	sp, #12
 8002128:	af00      	add	r7, sp, #0
	uint16_t AngleVal=AS5600_ReadReg(RAWANG_L) + (AS5600_ReadReg(RAWANG_H) << 8);
 800212a:	200d      	movs	r0, #13
 800212c:	f7ff ffde 	bl	80020ec <AS5600_ReadReg>
 8002130:	4603      	mov	r3, r0
 8002132:	b29c      	uxth	r4, r3
 8002134:	200c      	movs	r0, #12
 8002136:	f7ff ffd9 	bl	80020ec <AS5600_ReadReg>
 800213a:	4603      	mov	r3, r0
 800213c:	b29b      	uxth	r3, r3
 800213e:	021b      	lsls	r3, r3, #8
 8002140:	b29b      	uxth	r3, r3
 8002142:	4423      	add	r3, r4
 8002144:	80fb      	strh	r3, [r7, #6]
	return AngleVal;	
 8002146:	88fb      	ldrh	r3, [r7, #6]
}
 8002148:	4618      	mov	r0, r3
 800214a:	370c      	adds	r7, #12
 800214c:	46bd      	mov	sp, r7
 800214e:	bd90      	pop	{r4, r7, pc}

08002150 <AS5600_GetStatus>:

uint8_t AS5600_GetStatus()
{
 8002150:	b580      	push	{r7, lr}
 8002152:	af00      	add	r7, sp, #0
	return AS5600_ReadReg(STATUS) & 0x38;	
 8002154:	200b      	movs	r0, #11
 8002156:	f7ff ffc9 	bl	80020ec <AS5600_ReadReg>
 800215a:	4603      	mov	r3, r0
 800215c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002160:	b2db      	uxtb	r3, r3
}
 8002162:	4618      	mov	r0, r3
 8002164:	bd80      	pop	{r7, pc}
	...

08002168 <drawMainMenu>:
    "C1:   C3:  ",
    "C2:   C4:  ",
	"    ADC    "
};

void drawMainMenu() {
 8002168:	b580      	push	{r7, lr}
 800216a:	b084      	sub	sp, #16
 800216c:	af02      	add	r7, sp, #8
    ssd1306_Fill(Black);
 800216e:	2000      	movs	r0, #0
 8002170:	f7ff f8aa 	bl	80012c8 <ssd1306_Fill>
    uint8_t exit = 1;
 8002174:	2301      	movs	r3, #1
 8002176:	71bb      	strb	r3, [r7, #6]
    int8_t  current_item_menu = 0;
 8002178:	2300      	movs	r3, #0
 800217a:	71fb      	strb	r3, [r7, #7]
    ssd1306_DrawRectangle(1, 1, 127, 63, White);
 800217c:	2301      	movs	r3, #1
 800217e:	9300      	str	r3, [sp, #0]
 8002180:	233f      	movs	r3, #63	; 0x3f
 8002182:	227f      	movs	r2, #127	; 0x7f
 8002184:	2101      	movs	r1, #1
 8002186:	2001      	movs	r0, #1
 8002188:	f7ff fa7e 	bl	8001688 <ssd1306_DrawRectangle>
    udpateDisplay();
 800218c:	f000 f898 	bl	80022c0 <udpateDisplay>

    while(1){ //   
    	exit = ON;
 8002190:	2301      	movs	r3, #1
 8002192:	71bb      	strb	r3, [r7, #6]
    	if(current_item_menu >= MENU_ITEMS_COUNT )
 8002194:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002198:	2b06      	cmp	r3, #6
 800219a:	dd01      	ble.n	80021a0 <drawMainMenu+0x38>
			current_item_menu = 0;
 800219c:	2300      	movs	r3, #0
 800219e:	71fb      	strb	r3, [r7, #7]
    	if(current_item_menu <= 0 )
 80021a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	dc01      	bgt.n	80021ac <drawMainMenu+0x44>
    	    current_item_menu = 0;
 80021a8:	2300      	movs	r3, #0
 80021aa:	71fb      	strb	r3, [r7, #7]
    	ssd1306_SetCursor(START_POS_X, START_POS_Y);
 80021ac:	2100      	movs	r1, #0
 80021ae:	2002      	movs	r0, #2
 80021b0:	f7ff f9e6 	bl	8001580 <ssd1306_SetCursor>
    		ssd1306_WriteString(menuItems[MENU_ITEMS_COUNT+1], Font_11x18, White);
 80021b4:	4b40      	ldr	r3, [pc, #256]	; (80022b8 <drawMainMenu+0x150>)
 80021b6:	6a18      	ldr	r0, [r3, #32]
 80021b8:	4a40      	ldr	r2, [pc, #256]	; (80022bc <drawMainMenu+0x154>)
 80021ba:	2301      	movs	r3, #1
 80021bc:	ca06      	ldmia	r2, {r1, r2}
 80021be:	f7ff f9b9 	bl	8001534 <ssd1306_WriteString>
    	ssd1306_SetCursor(START_POS_X, START_POS_Y + SIZE_FONT_Y + 5);
 80021c2:	2117      	movs	r1, #23
 80021c4:	2002      	movs	r0, #2
 80021c6:	f7ff f9db 	bl	8001580 <ssd1306_SetCursor>
    		ssd1306_WriteString(menuItems[current_item_menu], Font_11x18, White);
 80021ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021ce:	4a3a      	ldr	r2, [pc, #232]	; (80022b8 <drawMainMenu+0x150>)
 80021d0:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80021d4:	4a39      	ldr	r2, [pc, #228]	; (80022bc <drawMainMenu+0x154>)
 80021d6:	2301      	movs	r3, #1
 80021d8:	ca06      	ldmia	r2, {r1, r2}
 80021da:	f7ff f9ab 	bl	8001534 <ssd1306_WriteString>
    	udpateDisplay();
 80021de:	f000 f86f 	bl	80022c0 <udpateDisplay>
        buttonEnReset();
 80021e2:	f000 f8af 	bl	8002344 <buttonEnReset>
        buttonLongReset();
 80021e6:	f000 f8f9 	bl	80023dc <buttonLongReset>
        encoderReset();
 80021ea:	f000 f927 	bl	800243c <encoderReset>
        HAL_Delay(800);
 80021ee:	f44f 7048 	mov.w	r0, #800	; 0x320
 80021f2:	f001 f99f 	bl	8003534 <HAL_Delay>
    	while(exit){
 80021f6:	e05a      	b.n	80022ae <drawMainMenu+0x146>
    		if(buttonLong()){
 80021f8:	f000 f8d8 	bl	80023ac <buttonLong>
 80021fc:	4603      	mov	r3, r0
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d002      	beq.n	8002208 <drawMainMenu+0xa0>
    			//    
    			current_item_menu = 0;
 8002202:	2300      	movs	r3, #0
 8002204:	71fb      	strb	r3, [r7, #7]
    			break;
 8002206:	e055      	b.n	80022b4 <drawMainMenu+0x14c>
    		}
    		if(buttonEn()){
 8002208:	f000 f884 	bl	8002314 <buttonEn>
 800220c:	4603      	mov	r3, r0
 800220e:	2b00      	cmp	r3, #0
 8002210:	d02c      	beq.n	800226c <drawMainMenu+0x104>
    		    			switch(current_item_menu){
 8002212:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002216:	2b06      	cmp	r3, #6
 8002218:	d825      	bhi.n	8002266 <drawMainMenu+0xfe>
 800221a:	a201      	add	r2, pc, #4	; (adr r2, 8002220 <drawMainMenu+0xb8>)
 800221c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002220:	0800223d 	.word	0x0800223d
 8002224:	08002243 	.word	0x08002243
 8002228:	08002249 	.word	0x08002249
 800222c:	0800224f 	.word	0x0800224f
 8002230:	08002255 	.word	0x08002255
 8002234:	0800225b 	.word	0x0800225b
 8002238:	08002261 	.word	0x08002261
    		    				case 0: drawButtonMenu();	break;
 800223c:	f000 f90a 	bl	8002454 <drawButtonMenu>
 8002240:	e015      	b.n	800226e <drawMainMenu+0x106>
    		    				case 1: drawLEDMenu(); 		break;
 8002242:	f000 f9c9 	bl	80025d8 <drawLEDMenu>
 8002246:	e012      	b.n	800226e <drawMainMenu+0x106>
    		    				case 2: drawE_inkMenu();	break;
 8002248:	f000 f9d1 	bl	80025ee <drawE_inkMenu>
 800224c:	e00f      	b.n	800226e <drawMainMenu+0x106>
    		    				case 3: drawADCMenu();		break;
 800224e:	f000 f9d9 	bl	8002604 <drawADCMenu>
 8002252:	e00c      	b.n	800226e <drawMainMenu+0x106>
    		    				case 4: drawEncodMenu();	break;
 8002254:	f000 f9e1 	bl	800261a <drawEncodMenu>
 8002258:	e009      	b.n	800226e <drawMainMenu+0x106>
    		    				case 5: drawDACMenu();		break;
 800225a:	f000 f9e9 	bl	8002630 <drawDACMenu>
 800225e:	e006      	b.n	800226e <drawMainMenu+0x106>
    		    				case 6: drawSettinMenu();	break;
 8002260:	f000 f9f1 	bl	8002646 <drawSettinMenu>
 8002264:	e003      	b.n	800226e <drawMainMenu+0x106>
    		    				default: current_item_menu = 0;
 8002266:	2300      	movs	r3, #0
 8002268:	71fb      	strb	r3, [r7, #7]
 800226a:	e000      	b.n	800226e <drawMainMenu+0x106>
    		    			}
    		}
 800226c:	bf00      	nop
    		if(encoderData() > 0){
 800226e:	f000 f8c1 	bl	80023f4 <encoderData>
 8002272:	4603      	mov	r3, r0
 8002274:	2b00      	cmp	r3, #0
 8002276:	dd0a      	ble.n	800228e <drawMainMenu+0x126>
    			current_item_menu++;
 8002278:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800227c:	b2db      	uxtb	r3, r3
 800227e:	3301      	adds	r3, #1
 8002280:	b2db      	uxtb	r3, r3
 8002282:	71fb      	strb	r3, [r7, #7]
    			exit = 0;
 8002284:	2300      	movs	r3, #0
 8002286:	71bb      	strb	r3, [r7, #6]
    			encoderReset();
 8002288:	f000 f8d8 	bl	800243c <encoderReset>
    			break;
 800228c:	e012      	b.n	80022b4 <drawMainMenu+0x14c>
    		}
    		if(encoderData() < 0){
 800228e:	f000 f8b1 	bl	80023f4 <encoderData>
 8002292:	4603      	mov	r3, r0
 8002294:	2b00      	cmp	r3, #0
 8002296:	da0a      	bge.n	80022ae <drawMainMenu+0x146>
    			current_item_menu--;
 8002298:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800229c:	b2db      	uxtb	r3, r3
 800229e:	3b01      	subs	r3, #1
 80022a0:	b2db      	uxtb	r3, r3
 80022a2:	71fb      	strb	r3, [r7, #7]
    			exit = 0;
 80022a4:	2300      	movs	r3, #0
 80022a6:	71bb      	strb	r3, [r7, #6]
    			encoderReset();
 80022a8:	f000 f8c8 	bl	800243c <encoderReset>
    			break;
 80022ac:	e002      	b.n	80022b4 <drawMainMenu+0x14c>
    	while(exit){
 80022ae:	79bb      	ldrb	r3, [r7, #6]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d1a1      	bne.n	80021f8 <drawMainMenu+0x90>
    	exit = ON;
 80022b4:	e76c      	b.n	8002190 <drawMainMenu+0x28>
 80022b6:	bf00      	nop
 80022b8:	2000000c 	.word	0x2000000c
 80022bc:	20000000 	.word	0x20000000

080022c0 <udpateDisplay>:

}

extern osMutexId_t BlockI2CHandle;

void udpateDisplay(){
 80022c0:	b580      	push	{r7, lr}
 80022c2:	af00      	add	r7, sp, #0
	statusMutex = osMutexAcquire(BlockI2CHandle, 1000);
 80022c4:	4b0b      	ldr	r3, [pc, #44]	; (80022f4 <udpateDisplay+0x34>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80022cc:	4618      	mov	r0, r3
 80022ce:	f00a f9c4 	bl	800c65a <osMutexAcquire>
 80022d2:	4603      	mov	r3, r0
 80022d4:	4a08      	ldr	r2, [pc, #32]	; (80022f8 <udpateDisplay+0x38>)
 80022d6:	6013      	str	r3, [r2, #0]
	if(statusMutex == osOK)
 80022d8:	4b07      	ldr	r3, [pc, #28]	; (80022f8 <udpateDisplay+0x38>)
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d101      	bne.n	80022e4 <udpateDisplay+0x24>
		ssd1306_UpdateScreen();
 80022e0:	f7ff f816 	bl	8001310 <ssd1306_UpdateScreen>
	osMutexRelease(BlockI2CHandle);//  
 80022e4:	4b03      	ldr	r3, [pc, #12]	; (80022f4 <udpateDisplay+0x34>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	4618      	mov	r0, r3
 80022ea:	f00a fa01 	bl	800c6f0 <osMutexRelease>
}
 80022ee:	bf00      	nop
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	bf00      	nop
 80022f4:	20000814 	.word	0x20000814
 80022f8:	200006ac 	.word	0x200006ac

080022fc <buttonUpSet>:


uint8_t buttonUp(){
	return buttonUpper;
}
void buttonUpSet(){
 80022fc:	b480      	push	{r7}
 80022fe:	af00      	add	r7, sp, #0
	buttonUpper = 1;
 8002300:	4b03      	ldr	r3, [pc, #12]	; (8002310 <buttonUpSet+0x14>)
 8002302:	2201      	movs	r2, #1
 8002304:	701a      	strb	r2, [r3, #0]
}
 8002306:	bf00      	nop
 8002308:	46bd      	mov	sp, r7
 800230a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230e:	4770      	bx	lr
 8002310:	200006b0 	.word	0x200006b0

08002314 <buttonEn>:
void buttonUpReset(){
	buttonUpper = 0;
}

uint8_t buttonEn(){
 8002314:	b480      	push	{r7}
 8002316:	af00      	add	r7, sp, #0
	return buttonEnable;
 8002318:	4b03      	ldr	r3, [pc, #12]	; (8002328 <buttonEn+0x14>)
 800231a:	781b      	ldrb	r3, [r3, #0]
}
 800231c:	4618      	mov	r0, r3
 800231e:	46bd      	mov	sp, r7
 8002320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002324:	4770      	bx	lr
 8002326:	bf00      	nop
 8002328:	200006b1 	.word	0x200006b1

0800232c <buttonEnSet>:
void buttonEnSet(){
 800232c:	b480      	push	{r7}
 800232e:	af00      	add	r7, sp, #0
	buttonEnable = 1;
 8002330:	4b03      	ldr	r3, [pc, #12]	; (8002340 <buttonEnSet+0x14>)
 8002332:	2201      	movs	r2, #1
 8002334:	701a      	strb	r2, [r3, #0]
}
 8002336:	bf00      	nop
 8002338:	46bd      	mov	sp, r7
 800233a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233e:	4770      	bx	lr
 8002340:	200006b1 	.word	0x200006b1

08002344 <buttonEnReset>:
void buttonEnReset(){
 8002344:	b480      	push	{r7}
 8002346:	af00      	add	r7, sp, #0
	buttonEnable = 0;
 8002348:	4b03      	ldr	r3, [pc, #12]	; (8002358 <buttonEnReset+0x14>)
 800234a:	2200      	movs	r2, #0
 800234c:	701a      	strb	r2, [r3, #0]
}
 800234e:	bf00      	nop
 8002350:	46bd      	mov	sp, r7
 8002352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002356:	4770      	bx	lr
 8002358:	200006b1 	.word	0x200006b1

0800235c <buttonCounter>:

uint8_t buttonCounter(){
 800235c:	b480      	push	{r7}
 800235e:	af00      	add	r7, sp, #0
	return button_counter;
 8002360:	4b03      	ldr	r3, [pc, #12]	; (8002370 <buttonCounter+0x14>)
 8002362:	781b      	ldrb	r3, [r3, #0]
}
 8002364:	4618      	mov	r0, r3
 8002366:	46bd      	mov	sp, r7
 8002368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236c:	4770      	bx	lr
 800236e:	bf00      	nop
 8002370:	200006b2 	.word	0x200006b2

08002374 <buttonCounterSet>:
void buttonCounterSet(){
 8002374:	b480      	push	{r7}
 8002376:	af00      	add	r7, sp, #0
	button_counter++;
 8002378:	4b05      	ldr	r3, [pc, #20]	; (8002390 <buttonCounterSet+0x1c>)
 800237a:	781b      	ldrb	r3, [r3, #0]
 800237c:	3301      	adds	r3, #1
 800237e:	b2da      	uxtb	r2, r3
 8002380:	4b03      	ldr	r3, [pc, #12]	; (8002390 <buttonCounterSet+0x1c>)
 8002382:	701a      	strb	r2, [r3, #0]
}
 8002384:	bf00      	nop
 8002386:	46bd      	mov	sp, r7
 8002388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238c:	4770      	bx	lr
 800238e:	bf00      	nop
 8002390:	200006b2 	.word	0x200006b2

08002394 <buttonCounterReset>:

void buttonCounterReset(){
 8002394:	b480      	push	{r7}
 8002396:	af00      	add	r7, sp, #0
	button_counter = 0;
 8002398:	4b03      	ldr	r3, [pc, #12]	; (80023a8 <buttonCounterReset+0x14>)
 800239a:	2200      	movs	r2, #0
 800239c:	701a      	strb	r2, [r3, #0]
}
 800239e:	bf00      	nop
 80023a0:	46bd      	mov	sp, r7
 80023a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a6:	4770      	bx	lr
 80023a8:	200006b2 	.word	0x200006b2

080023ac <buttonLong>:

uint8_t buttonLong(){
 80023ac:	b480      	push	{r7}
 80023ae:	af00      	add	r7, sp, #0
	return button_long;
 80023b0:	4b03      	ldr	r3, [pc, #12]	; (80023c0 <buttonLong+0x14>)
 80023b2:	781b      	ldrb	r3, [r3, #0]
}
 80023b4:	4618      	mov	r0, r3
 80023b6:	46bd      	mov	sp, r7
 80023b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023bc:	4770      	bx	lr
 80023be:	bf00      	nop
 80023c0:	200006b3 	.word	0x200006b3

080023c4 <buttonLongSet>:
void buttonLongSet(){
 80023c4:	b480      	push	{r7}
 80023c6:	af00      	add	r7, sp, #0
	button_long = 1;
 80023c8:	4b03      	ldr	r3, [pc, #12]	; (80023d8 <buttonLongSet+0x14>)
 80023ca:	2201      	movs	r2, #1
 80023cc:	701a      	strb	r2, [r3, #0]
}
 80023ce:	bf00      	nop
 80023d0:	46bd      	mov	sp, r7
 80023d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d6:	4770      	bx	lr
 80023d8:	200006b3 	.word	0x200006b3

080023dc <buttonLongReset>:
void buttonLongReset(){
 80023dc:	b480      	push	{r7}
 80023de:	af00      	add	r7, sp, #0
	button_long = 0;
 80023e0:	4b03      	ldr	r3, [pc, #12]	; (80023f0 <buttonLongReset+0x14>)
 80023e2:	2200      	movs	r2, #0
 80023e4:	701a      	strb	r2, [r3, #0]
}
 80023e6:	bf00      	nop
 80023e8:	46bd      	mov	sp, r7
 80023ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ee:	4770      	bx	lr
 80023f0:	200006b3 	.word	0x200006b3

080023f4 <encoderData>:

int8_t encoderData(){
 80023f4:	b480      	push	{r7}
 80023f6:	af00      	add	r7, sp, #0
	return encoderAS56;
 80023f8:	4b03      	ldr	r3, [pc, #12]	; (8002408 <encoderData+0x14>)
 80023fa:	f993 3000 	ldrsb.w	r3, [r3]
}
 80023fe:	4618      	mov	r0, r3
 8002400:	46bd      	mov	sp, r7
 8002402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002406:	4770      	bx	lr
 8002408:	200006b4 	.word	0x200006b4

0800240c <encoderSetUp>:
void encoderSetUp(){
 800240c:	b480      	push	{r7}
 800240e:	af00      	add	r7, sp, #0
	encoderAS56 = 1;
 8002410:	4b03      	ldr	r3, [pc, #12]	; (8002420 <encoderSetUp+0x14>)
 8002412:	2201      	movs	r2, #1
 8002414:	701a      	strb	r2, [r3, #0]
}
 8002416:	bf00      	nop
 8002418:	46bd      	mov	sp, r7
 800241a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241e:	4770      	bx	lr
 8002420:	200006b4 	.word	0x200006b4

08002424 <encoderSetDown>:

void encoderSetDown(){
 8002424:	b480      	push	{r7}
 8002426:	af00      	add	r7, sp, #0
	encoderAS56 = -1;
 8002428:	4b03      	ldr	r3, [pc, #12]	; (8002438 <encoderSetDown+0x14>)
 800242a:	22ff      	movs	r2, #255	; 0xff
 800242c:	701a      	strb	r2, [r3, #0]
}
 800242e:	bf00      	nop
 8002430:	46bd      	mov	sp, r7
 8002432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002436:	4770      	bx	lr
 8002438:	200006b4 	.word	0x200006b4

0800243c <encoderReset>:

void encoderReset(){
 800243c:	b480      	push	{r7}
 800243e:	af00      	add	r7, sp, #0
	encoderAS56 = 0;
 8002440:	4b03      	ldr	r3, [pc, #12]	; (8002450 <encoderReset+0x14>)
 8002442:	2200      	movs	r2, #0
 8002444:	701a      	strb	r2, [r3, #0]
}
 8002446:	bf00      	nop
 8002448:	46bd      	mov	sp, r7
 800244a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244e:	4770      	bx	lr
 8002450:	200006b4 	.word	0x200006b4

08002454 <drawButtonMenu>:
	uint8_t red		[LED_NUM];
	uint8_t grn		[LED_NUM];
	uint8_t blu		[LED_NUM];
}LedData;

void drawButtonMenu(){
 8002454:	b580      	push	{r7, lr}
 8002456:	b084      	sub	sp, #16
 8002458:	af00      	add	r7, sp, #0
	uint8_t butEn = 0;
 800245a:	2300      	movs	r3, #0
 800245c:	73fb      	strb	r3, [r7, #15]
	uint8_t butLo = 0;
 800245e:	2300      	movs	r3, #0
 8002460:	73bb      	strb	r3, [r7, #14]
	 int8_t encod = 0;
 8002462:	2300      	movs	r3, #0
 8002464:	737b      	strb	r3, [r7, #13]
	char sym_butEn[1];
	char sym_butLo[1];
	char sym_encod[2];

	ssd1306_Fill(Black);
 8002466:	2000      	movs	r0, #0
 8002468:	f7fe ff2e 	bl	80012c8 <ssd1306_Fill>
	ssd1306_SetCursor(START_POS_X, START_POS_Y);
 800246c:	2100      	movs	r1, #0
 800246e:	2002      	movs	r0, #2
 8002470:	f7ff f886 	bl	8001580 <ssd1306_SetCursor>
		ssd1306_WriteString(menuButton[3], Font_11x18, White);
 8002474:	4b54      	ldr	r3, [pc, #336]	; (80025c8 <drawButtonMenu+0x174>)
 8002476:	68d8      	ldr	r0, [r3, #12]
 8002478:	4a54      	ldr	r2, [pc, #336]	; (80025cc <drawButtonMenu+0x178>)
 800247a:	2301      	movs	r3, #1
 800247c:	ca06      	ldmia	r2, {r1, r2}
 800247e:	f7ff f859 	bl	8001534 <ssd1306_WriteString>
	ssd1306_SetCursor(START_POS_X, START_POS_Y + SIZE_FONT_Y);
 8002482:	2112      	movs	r1, #18
 8002484:	2002      	movs	r0, #2
 8002486:	f7ff f87b 	bl	8001580 <ssd1306_SetCursor>
		ssd1306_WriteString(menuButton[1], Font_11x18, White);
 800248a:	4b4f      	ldr	r3, [pc, #316]	; (80025c8 <drawButtonMenu+0x174>)
 800248c:	6858      	ldr	r0, [r3, #4]
 800248e:	4a4f      	ldr	r2, [pc, #316]	; (80025cc <drawButtonMenu+0x178>)
 8002490:	2301      	movs	r3, #1
 8002492:	ca06      	ldmia	r2, {r1, r2}
 8002494:	f7ff f84e 	bl	8001534 <ssd1306_WriteString>
	ssd1306_SetCursor(START_POS_X, START_POS_Y + SIZE_FONT_Y*2);
 8002498:	2124      	movs	r1, #36	; 0x24
 800249a:	2002      	movs	r0, #2
 800249c:	f7ff f870 	bl	8001580 <ssd1306_SetCursor>
		ssd1306_WriteString(menuButton[2], Font_11x18, White);
 80024a0:	4b49      	ldr	r3, [pc, #292]	; (80025c8 <drawButtonMenu+0x174>)
 80024a2:	6898      	ldr	r0, [r3, #8]
 80024a4:	4a49      	ldr	r2, [pc, #292]	; (80025cc <drawButtonMenu+0x178>)
 80024a6:	2301      	movs	r3, #1
 80024a8:	ca06      	ldmia	r2, {r1, r2}
 80024aa:	f7ff f843 	bl	8001534 <ssd1306_WriteString>

	while(1){
		if(buttonEn() == ON){
 80024ae:	f7ff ff31 	bl	8002314 <buttonEn>
 80024b2:	4603      	mov	r3, r0
 80024b4:	2b01      	cmp	r3, #1
 80024b6:	d104      	bne.n	80024c2 <drawButtonMenu+0x6e>
			buttonEnReset();
 80024b8:	f7ff ff44 	bl	8002344 <buttonEnReset>
			butEn++;
 80024bc:	7bfb      	ldrb	r3, [r7, #15]
 80024be:	3301      	adds	r3, #1
 80024c0:	73fb      	strb	r3, [r7, #15]
		}
		if(buttonLong() == ON){
 80024c2:	f7ff ff73 	bl	80023ac <buttonLong>
 80024c6:	4603      	mov	r3, r0
 80024c8:	2b01      	cmp	r3, #1
 80024ca:	d104      	bne.n	80024d6 <drawButtonMenu+0x82>
			buttonLongReset();
 80024cc:	f7ff ff86 	bl	80023dc <buttonLongReset>
			butLo++;
 80024d0:	7bbb      	ldrb	r3, [r7, #14]
 80024d2:	3301      	adds	r3, #1
 80024d4:	73bb      	strb	r3, [r7, #14]
		}
		if(encoderData() > 0){
 80024d6:	f7ff ff8d 	bl	80023f4 <encoderData>
 80024da:	4603      	mov	r3, r0
 80024dc:	2b00      	cmp	r3, #0
 80024de:	dd07      	ble.n	80024f0 <drawButtonMenu+0x9c>
			encoderReset();
 80024e0:	f7ff ffac 	bl	800243c <encoderReset>
			encod++;
 80024e4:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80024e8:	b2db      	uxtb	r3, r3
 80024ea:	3301      	adds	r3, #1
 80024ec:	b2db      	uxtb	r3, r3
 80024ee:	737b      	strb	r3, [r7, #13]
		}
		if(encoderData() < 0){
 80024f0:	f7ff ff80 	bl	80023f4 <encoderData>
 80024f4:	4603      	mov	r3, r0
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	da07      	bge.n	800250a <drawButtonMenu+0xb6>
			encoderReset();
 80024fa:	f7ff ff9f 	bl	800243c <encoderReset>
			encod--;
 80024fe:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8002502:	b2db      	uxtb	r3, r3
 8002504:	3b01      	subs	r3, #1
 8002506:	b2db      	uxtb	r3, r3
 8002508:	737b      	strb	r3, [r7, #13]
		}
		butEn = butEn % 10;
 800250a:	7bfa      	ldrb	r2, [r7, #15]
 800250c:	4b30      	ldr	r3, [pc, #192]	; (80025d0 <drawButtonMenu+0x17c>)
 800250e:	fba3 1302 	umull	r1, r3, r3, r2
 8002512:	08d9      	lsrs	r1, r3, #3
 8002514:	460b      	mov	r3, r1
 8002516:	009b      	lsls	r3, r3, #2
 8002518:	440b      	add	r3, r1
 800251a:	005b      	lsls	r3, r3, #1
 800251c:	1ad3      	subs	r3, r2, r3
 800251e:	73fb      	strb	r3, [r7, #15]
		butLo = butLo % 10;
 8002520:	7bba      	ldrb	r2, [r7, #14]
 8002522:	4b2b      	ldr	r3, [pc, #172]	; (80025d0 <drawButtonMenu+0x17c>)
 8002524:	fba3 1302 	umull	r1, r3, r3, r2
 8002528:	08d9      	lsrs	r1, r3, #3
 800252a:	460b      	mov	r3, r1
 800252c:	009b      	lsls	r3, r3, #2
 800252e:	440b      	add	r3, r1
 8002530:	005b      	lsls	r3, r3, #1
 8002532:	1ad3      	subs	r3, r2, r3
 8002534:	73bb      	strb	r3, [r7, #14]
		encod = encod % 10;
 8002536:	f997 200d 	ldrsb.w	r2, [r7, #13]
 800253a:	4b26      	ldr	r3, [pc, #152]	; (80025d4 <drawButtonMenu+0x180>)
 800253c:	fb83 1302 	smull	r1, r3, r3, r2
 8002540:	1099      	asrs	r1, r3, #2
 8002542:	17d3      	asrs	r3, r2, #31
 8002544:	1ac9      	subs	r1, r1, r3
 8002546:	460b      	mov	r3, r1
 8002548:	009b      	lsls	r3, r3, #2
 800254a:	440b      	add	r3, r1
 800254c:	005b      	lsls	r3, r3, #1
 800254e:	1ad3      	subs	r3, r2, r3
 8002550:	737b      	strb	r3, [r7, #13]

		itoa(butEn, sym_butEn, 10);
 8002552:	7bfb      	ldrb	r3, [r7, #15]
 8002554:	f107 010c 	add.w	r1, r7, #12
 8002558:	220a      	movs	r2, #10
 800255a:	4618      	mov	r0, r3
 800255c:	f00d fe02 	bl	8010164 <itoa>
		itoa(butLo, sym_butLo, 10);
 8002560:	7bbb      	ldrb	r3, [r7, #14]
 8002562:	f107 0108 	add.w	r1, r7, #8
 8002566:	220a      	movs	r2, #10
 8002568:	4618      	mov	r0, r3
 800256a:	f00d fdfb 	bl	8010164 <itoa>
		itoa(encod, sym_encod, 10);
 800256e:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8002572:	1d39      	adds	r1, r7, #4
 8002574:	220a      	movs	r2, #10
 8002576:	4618      	mov	r0, r3
 8002578:	f00d fdf4 	bl	8010164 <itoa>

		ssd1306_SetCursor(SIZE_FONT_X * 4, START_POS_Y + SIZE_FONT_Y);
 800257c:	2112      	movs	r1, #18
 800257e:	202c      	movs	r0, #44	; 0x2c
 8002580:	f7fe fffe 	bl	8001580 <ssd1306_SetCursor>
			ssd1306_WriteString(sym_butEn, Font_11x18, White);
 8002584:	4a11      	ldr	r2, [pc, #68]	; (80025cc <drawButtonMenu+0x178>)
 8002586:	f107 000c 	add.w	r0, r7, #12
 800258a:	2301      	movs	r3, #1
 800258c:	ca06      	ldmia	r2, {r1, r2}
 800258e:	f7fe ffd1 	bl	8001534 <ssd1306_WriteString>
		ssd1306_SetCursor(SIZE_FONT_X * 10, START_POS_Y + SIZE_FONT_Y);
 8002592:	2112      	movs	r1, #18
 8002594:	206e      	movs	r0, #110	; 0x6e
 8002596:	f7fe fff3 	bl	8001580 <ssd1306_SetCursor>
			ssd1306_WriteString(sym_butLo, Font_11x18, White);
 800259a:	4a0c      	ldr	r2, [pc, #48]	; (80025cc <drawButtonMenu+0x178>)
 800259c:	f107 0008 	add.w	r0, r7, #8
 80025a0:	2301      	movs	r3, #1
 80025a2:	ca06      	ldmia	r2, {r1, r2}
 80025a4:	f7fe ffc6 	bl	8001534 <ssd1306_WriteString>
		ssd1306_SetCursor(SIZE_FONT_X * 5, START_POS_Y + SIZE_FONT_Y*2);
 80025a8:	2124      	movs	r1, #36	; 0x24
 80025aa:	2037      	movs	r0, #55	; 0x37
 80025ac:	f7fe ffe8 	bl	8001580 <ssd1306_SetCursor>
			ssd1306_WriteString(sym_encod, Font_11x18, White);
 80025b0:	4a06      	ldr	r2, [pc, #24]	; (80025cc <drawButtonMenu+0x178>)
 80025b2:	1d38      	adds	r0, r7, #4
 80025b4:	2301      	movs	r3, #1
 80025b6:	ca06      	ldmia	r2, {r1, r2}
 80025b8:	f7fe ffbc 	bl	8001534 <ssd1306_WriteString>

		udpateDisplay();
 80025bc:	f7ff fe80 	bl	80022c0 <udpateDisplay>
		HAL_Delay(50);
 80025c0:	2032      	movs	r0, #50	; 0x32
 80025c2:	f000 ffb7 	bl	8003534 <HAL_Delay>
		if(buttonEn() == ON){
 80025c6:	e772      	b.n	80024ae <drawButtonMenu+0x5a>
 80025c8:	2000002c 	.word	0x2000002c
 80025cc:	20000000 	.word	0x20000000
 80025d0:	cccccccd 	.word	0xcccccccd
 80025d4:	66666667 	.word	0x66666667

080025d8 <drawLEDMenu>:
	}
}

void drawLEDMenu(){
 80025d8:	b480      	push	{r7}
 80025da:	b083      	sub	sp, #12
 80025dc:	af00      	add	r7, sp, #0
	uint8_t currentLed = 0;
 80025de:	2300      	movs	r3, #0
 80025e0:	71fb      	strb	r3, [r7, #7]
	uint8_t red,grn,blu;
}
 80025e2:	bf00      	nop
 80025e4:	370c      	adds	r7, #12
 80025e6:	46bd      	mov	sp, r7
 80025e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ec:	4770      	bx	lr

080025ee <drawE_inkMenu>:

void drawE_inkMenu(){
 80025ee:	b480      	push	{r7}
 80025f0:	b083      	sub	sp, #12
 80025f2:	af00      	add	r7, sp, #0
	uint8_t exit = 0;
 80025f4:	2300      	movs	r3, #0
 80025f6:	71fb      	strb	r3, [r7, #7]
}
 80025f8:	bf00      	nop
 80025fa:	370c      	adds	r7, #12
 80025fc:	46bd      	mov	sp, r7
 80025fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002602:	4770      	bx	lr

08002604 <drawADCMenu>:

void drawADCMenu(){
 8002604:	b480      	push	{r7}
 8002606:	b083      	sub	sp, #12
 8002608:	af00      	add	r7, sp, #0
	uint8_t exit = 0;
 800260a:	2300      	movs	r3, #0
 800260c:	71fb      	strb	r3, [r7, #7]
}
 800260e:	bf00      	nop
 8002610:	370c      	adds	r7, #12
 8002612:	46bd      	mov	sp, r7
 8002614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002618:	4770      	bx	lr

0800261a <drawEncodMenu>:
void drawEncodMenu(){
 800261a:	b480      	push	{r7}
 800261c:	b083      	sub	sp, #12
 800261e:	af00      	add	r7, sp, #0
	uint8_t exit = 0;
 8002620:	2300      	movs	r3, #0
 8002622:	71fb      	strb	r3, [r7, #7]
}
 8002624:	bf00      	nop
 8002626:	370c      	adds	r7, #12
 8002628:	46bd      	mov	sp, r7
 800262a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262e:	4770      	bx	lr

08002630 <drawDACMenu>:
void drawDACMenu(){
 8002630:	b480      	push	{r7}
 8002632:	b083      	sub	sp, #12
 8002634:	af00      	add	r7, sp, #0
	uint8_t exit = 0;
 8002636:	2300      	movs	r3, #0
 8002638:	71fb      	strb	r3, [r7, #7]
}
 800263a:	bf00      	nop
 800263c:	370c      	adds	r7, #12
 800263e:	46bd      	mov	sp, r7
 8002640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002644:	4770      	bx	lr

08002646 <drawSettinMenu>:
void drawSettinMenu(){
 8002646:	b480      	push	{r7}
 8002648:	b083      	sub	sp, #12
 800264a:	af00      	add	r7, sp, #0
	uint8_t exit = 0;
 800264c:	2300      	movs	r3, #0
 800264e:	71fb      	strb	r3, [r7, #7]
}
 8002650:	bf00      	nop
 8002652:	370c      	adds	r7, #12
 8002654:	46bd      	mov	sp, r7
 8002656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265a:	4770      	bx	lr

0800265c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b088      	sub	sp, #32
 8002660:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002662:	f000 ff25 	bl	80034b0 <HAL_Init>
  //MCP4725 myMCP4725;
  //MCP4725_setValue(&myMCP4725, 2048, MCP4725_FAST_MODE, MCP4725_POWER_DOWN_OFF);
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002666:	f000 f86d 	bl	8002744 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800266a:	f000 f9cb 	bl	8002a04 <MX_GPIO_Init>
  MX_DMA_Init();
 800266e:	f000 f9a9 	bl	80029c4 <MX_DMA_Init>
  MX_I2C1_Init();
 8002672:	f000 f8cf 	bl	8002814 <MX_I2C1_Init>
  MX_SPI1_Init();
 8002676:	f000 f8fb 	bl	8002870 <MX_SPI1_Init>
  MX_TIM2_Init();
 800267a:	f000 f92f 	bl	80028dc <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  test_i2c_dev(); //       i2c 
 800267e:	f000 fa89 	bl	8002b94 <test_i2c_dev>
  ssd1306_Init();
 8002682:	f7fe fdb7 	bl	80011f4 <ssd1306_Init>
  startDisplay();
 8002686:	f000 fa43 	bl	8002b10 <startDisplay>
  BlockI2CHandle = osMutexNew(&BlockI2C_attributes);
 800268a:	4827      	ldr	r0, [pc, #156]	; (8002728 <main+0xcc>)
 800268c:	f009 ff5f 	bl	800c54e <osMutexNew>
 8002690:	4603      	mov	r3, r0
 8002692:	4a26      	ldr	r2, [pc, #152]	; (800272c <main+0xd0>)
 8002694:	6013      	str	r3, [r2, #0]
  //osStatus_t status = osMutexAcquire(BlockI2CHandle, 1000);
  //osMutexRelease (BlockI2CHandle);

  HAL_Delay(1000);
 8002696:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800269a:	f000 ff4b 	bl	8003534 <HAL_Delay>
  //EPD_WhiteScreen_ALL(gqImage_R,gqImage_R); //Refresh the picture in full screen
  //EPD_WhiteScreen_ALL(default_dis,gqImage_R);
  //EPD_DeepSleep(); //Enter deep sleep,Sleep instruction is necessary, please do not delete!!!

  //ADS1115_setConversionReadyPin(pADS);
  float data_from_adc_0 = 0;
 800269e:	f04f 0300 	mov.w	r3, #0
 80026a2:	61bb      	str	r3, [r7, #24]
  MCP4725 myMCP4725 = MCP4725_init(&hi2c1, MCP4725A0_ADDR_A00, 3.30);
 80026a4:	1d3b      	adds	r3, r7, #4
 80026a6:	ed9f 0a22 	vldr	s0, [pc, #136]	; 8002730 <main+0xd4>
 80026aa:	2260      	movs	r2, #96	; 0x60
 80026ac:	4921      	ldr	r1, [pc, #132]	; (8002734 <main+0xd8>)
 80026ae:	4618      	mov	r0, r3
 80026b0:	f7fe fbde 	bl	8000e70 <MCP4725_init>
	// Check the connection:
	uint8_t state_dac = MCP4725_isConnected(&myMCP4725);
 80026b4:	1d3b      	adds	r3, r7, #4
 80026b6:	4618      	mov	r0, r3
 80026b8:	f7fe fbfb 	bl	8000eb2 <MCP4725_isConnected>
 80026bc:	4603      	mov	r3, r0
 80026be:	75fb      	strb	r3, [r7, #23]
	uint16_t v_out = 0;
 80026c0:	2300      	movs	r3, #0
 80026c2:	83fb      	strh	r3, [r7, #30]
  for(uint8_t temp = 0; temp < 80; temp++){
 80026c4:	2300      	movs	r3, #0
 80026c6:	777b      	strb	r3, [r7, #29]
 80026c8:	e015      	b.n	80026f6 <main+0x9a>
	  MCP4725_setValue(&myMCP4725, v_out, MCP4725_FAST_MODE, MCP4725_POWER_DOWN_OFF);
 80026ca:	8bf9      	ldrh	r1, [r7, #30]
 80026cc:	1d38      	adds	r0, r7, #4
 80026ce:	2300      	movs	r3, #0
 80026d0:	2200      	movs	r2, #0
 80026d2:	f7fe fc31 	bl	8000f38 <MCP4725_setValue>
	  HAL_Delay(50);
 80026d6:	2032      	movs	r0, #50	; 0x32
 80026d8:	f000 ff2c 	bl	8003534 <HAL_Delay>
	  //data_from_adc_0 = (ADS1115_getData(pADS));
	  v_out+= 150;
 80026dc:	8bfb      	ldrh	r3, [r7, #30]
 80026de:	3396      	adds	r3, #150	; 0x96
 80026e0:	83fb      	strh	r3, [r7, #30]
	  if(v_out > 4060)
 80026e2:	8bfb      	ldrh	r3, [r7, #30]
 80026e4:	f640 72dc 	movw	r2, #4060	; 0xfdc
 80026e8:	4293      	cmp	r3, r2
 80026ea:	d901      	bls.n	80026f0 <main+0x94>
		  v_out = 0;
 80026ec:	2300      	movs	r3, #0
 80026ee:	83fb      	strh	r3, [r7, #30]
  for(uint8_t temp = 0; temp < 80; temp++){
 80026f0:	7f7b      	ldrb	r3, [r7, #29]
 80026f2:	3301      	adds	r3, #1
 80026f4:	777b      	strb	r3, [r7, #29]
 80026f6:	7f7b      	ldrb	r3, [r7, #29]
 80026f8:	2b4f      	cmp	r3, #79	; 0x4f
 80026fa:	d9e6      	bls.n	80026ca <main+0x6e>
  //EPD_WhiteScreen_ALL_Clean();
  //EPD_DeepSleep(); //Enter deep sleep,Sleep instruction is necessary, please do not delete!!!
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80026fc:	f009 fe30 	bl	800c360 <osKernelInitialize>
  /* Create the mutex(es) */
  /* creation of BlockI2C */
  BlockI2CHandle = osMutexNew(&BlockI2C_attributes);
 8002700:	4809      	ldr	r0, [pc, #36]	; (8002728 <main+0xcc>)
 8002702:	f009 ff24 	bl	800c54e <osMutexNew>
 8002706:	4603      	mov	r3, r0
 8002708:	4a08      	ldr	r2, [pc, #32]	; (800272c <main+0xd0>)
 800270a:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of EmptyTask */
  EmptyTaskHandle = osThreadNew(StartEmptyTask, NULL, &EmptyTask_attributes);
 800270c:	4a0a      	ldr	r2, [pc, #40]	; (8002738 <main+0xdc>)
 800270e:	2100      	movs	r1, #0
 8002710:	480a      	ldr	r0, [pc, #40]	; (800273c <main+0xe0>)
 8002712:	f009 fe6f 	bl	800c3f4 <osThreadNew>
 8002716:	4603      	mov	r3, r0
 8002718:	4a09      	ldr	r2, [pc, #36]	; (8002740 <main+0xe4>)
 800271a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  initUserTasks();
 800271c:	f000 fe70 	bl	8003400 <initUserTasks>
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8002720:	f009 fe42 	bl	800c3a8 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002724:	e7fe      	b.n	8002724 <main+0xc8>
 8002726:	bf00      	nop
 8002728:	08011504 	.word	0x08011504
 800272c:	20000814 	.word	0x20000814
 8002730:	40533333 	.word	0x40533333
 8002734:	200006bc 	.word	0x200006bc
 8002738:	080114e0 	.word	0x080114e0
 800273c:	08002c49 	.word	0x08002c49
 8002740:	20000810 	.word	0x20000810

08002744 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b094      	sub	sp, #80	; 0x50
 8002748:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800274a:	f107 0320 	add.w	r3, r7, #32
 800274e:	2230      	movs	r2, #48	; 0x30
 8002750:	2100      	movs	r1, #0
 8002752:	4618      	mov	r0, r3
 8002754:	f00d fd20 	bl	8010198 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002758:	f107 030c 	add.w	r3, r7, #12
 800275c:	2200      	movs	r2, #0
 800275e:	601a      	str	r2, [r3, #0]
 8002760:	605a      	str	r2, [r3, #4]
 8002762:	609a      	str	r2, [r3, #8]
 8002764:	60da      	str	r2, [r3, #12]
 8002766:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002768:	2300      	movs	r3, #0
 800276a:	60bb      	str	r3, [r7, #8]
 800276c:	4b27      	ldr	r3, [pc, #156]	; (800280c <SystemClock_Config+0xc8>)
 800276e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002770:	4a26      	ldr	r2, [pc, #152]	; (800280c <SystemClock_Config+0xc8>)
 8002772:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002776:	6413      	str	r3, [r2, #64]	; 0x40
 8002778:	4b24      	ldr	r3, [pc, #144]	; (800280c <SystemClock_Config+0xc8>)
 800277a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800277c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002780:	60bb      	str	r3, [r7, #8]
 8002782:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002784:	2300      	movs	r3, #0
 8002786:	607b      	str	r3, [r7, #4]
 8002788:	4b21      	ldr	r3, [pc, #132]	; (8002810 <SystemClock_Config+0xcc>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	4a20      	ldr	r2, [pc, #128]	; (8002810 <SystemClock_Config+0xcc>)
 800278e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002792:	6013      	str	r3, [r2, #0]
 8002794:	4b1e      	ldr	r3, [pc, #120]	; (8002810 <SystemClock_Config+0xcc>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800279c:	607b      	str	r3, [r7, #4]
 800279e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80027a0:	2301      	movs	r3, #1
 80027a2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80027a4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80027a8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80027aa:	2302      	movs	r3, #2
 80027ac:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80027ae:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80027b2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80027b4:	2319      	movs	r3, #25
 80027b6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 144;
 80027b8:	2390      	movs	r3, #144	; 0x90
 80027ba:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80027bc:	2302      	movs	r3, #2
 80027be:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 80027c0:	2303      	movs	r3, #3
 80027c2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80027c4:	f107 0320 	add.w	r3, r7, #32
 80027c8:	4618      	mov	r0, r3
 80027ca:	f004 fcf7 	bl	80071bc <HAL_RCC_OscConfig>
 80027ce:	4603      	mov	r3, r0
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d001      	beq.n	80027d8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80027d4:	f000 fa54 	bl	8002c80 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80027d8:	230f      	movs	r3, #15
 80027da:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80027dc:	2302      	movs	r3, #2
 80027de:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80027e0:	2300      	movs	r3, #0
 80027e2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80027e4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80027e8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80027ea:	2300      	movs	r3, #0
 80027ec:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80027ee:	f107 030c 	add.w	r3, r7, #12
 80027f2:	2102      	movs	r1, #2
 80027f4:	4618      	mov	r0, r3
 80027f6:	f004 ff59 	bl	80076ac <HAL_RCC_ClockConfig>
 80027fa:	4603      	mov	r3, r0
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d001      	beq.n	8002804 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8002800:	f000 fa3e 	bl	8002c80 <Error_Handler>
  }
}
 8002804:	bf00      	nop
 8002806:	3750      	adds	r7, #80	; 0x50
 8002808:	46bd      	mov	sp, r7
 800280a:	bd80      	pop	{r7, pc}
 800280c:	40023800 	.word	0x40023800
 8002810:	40007000 	.word	0x40007000

08002814 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002818:	4b12      	ldr	r3, [pc, #72]	; (8002864 <MX_I2C1_Init+0x50>)
 800281a:	4a13      	ldr	r2, [pc, #76]	; (8002868 <MX_I2C1_Init+0x54>)
 800281c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800281e:	4b11      	ldr	r3, [pc, #68]	; (8002864 <MX_I2C1_Init+0x50>)
 8002820:	4a12      	ldr	r2, [pc, #72]	; (800286c <MX_I2C1_Init+0x58>)
 8002822:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002824:	4b0f      	ldr	r3, [pc, #60]	; (8002864 <MX_I2C1_Init+0x50>)
 8002826:	2200      	movs	r2, #0
 8002828:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800282a:	4b0e      	ldr	r3, [pc, #56]	; (8002864 <MX_I2C1_Init+0x50>)
 800282c:	2200      	movs	r2, #0
 800282e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002830:	4b0c      	ldr	r3, [pc, #48]	; (8002864 <MX_I2C1_Init+0x50>)
 8002832:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002836:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002838:	4b0a      	ldr	r3, [pc, #40]	; (8002864 <MX_I2C1_Init+0x50>)
 800283a:	2200      	movs	r2, #0
 800283c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800283e:	4b09      	ldr	r3, [pc, #36]	; (8002864 <MX_I2C1_Init+0x50>)
 8002840:	2200      	movs	r2, #0
 8002842:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002844:	4b07      	ldr	r3, [pc, #28]	; (8002864 <MX_I2C1_Init+0x50>)
 8002846:	2200      	movs	r2, #0
 8002848:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800284a:	4b06      	ldr	r3, [pc, #24]	; (8002864 <MX_I2C1_Init+0x50>)
 800284c:	2200      	movs	r2, #0
 800284e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002850:	4804      	ldr	r0, [pc, #16]	; (8002864 <MX_I2C1_Init+0x50>)
 8002852:	f001 fcd5 	bl	8004200 <HAL_I2C_Init>
 8002856:	4603      	mov	r3, r0
 8002858:	2b00      	cmp	r3, #0
 800285a:	d001      	beq.n	8002860 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800285c:	f000 fa10 	bl	8002c80 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002860:	bf00      	nop
 8002862:	bd80      	pop	{r7, pc}
 8002864:	200006bc 	.word	0x200006bc
 8002868:	40005400 	.word	0x40005400
 800286c:	00061a80 	.word	0x00061a80

08002870 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002874:	4b17      	ldr	r3, [pc, #92]	; (80028d4 <MX_SPI1_Init+0x64>)
 8002876:	4a18      	ldr	r2, [pc, #96]	; (80028d8 <MX_SPI1_Init+0x68>)
 8002878:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800287a:	4b16      	ldr	r3, [pc, #88]	; (80028d4 <MX_SPI1_Init+0x64>)
 800287c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002880:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002882:	4b14      	ldr	r3, [pc, #80]	; (80028d4 <MX_SPI1_Init+0x64>)
 8002884:	2200      	movs	r2, #0
 8002886:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002888:	4b12      	ldr	r3, [pc, #72]	; (80028d4 <MX_SPI1_Init+0x64>)
 800288a:	2200      	movs	r2, #0
 800288c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800288e:	4b11      	ldr	r3, [pc, #68]	; (80028d4 <MX_SPI1_Init+0x64>)
 8002890:	2200      	movs	r2, #0
 8002892:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002894:	4b0f      	ldr	r3, [pc, #60]	; (80028d4 <MX_SPI1_Init+0x64>)
 8002896:	2200      	movs	r2, #0
 8002898:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800289a:	4b0e      	ldr	r3, [pc, #56]	; (80028d4 <MX_SPI1_Init+0x64>)
 800289c:	f44f 7200 	mov.w	r2, #512	; 0x200
 80028a0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 80028a2:	4b0c      	ldr	r3, [pc, #48]	; (80028d4 <MX_SPI1_Init+0x64>)
 80028a4:	2230      	movs	r2, #48	; 0x30
 80028a6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80028a8:	4b0a      	ldr	r3, [pc, #40]	; (80028d4 <MX_SPI1_Init+0x64>)
 80028aa:	2200      	movs	r2, #0
 80028ac:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80028ae:	4b09      	ldr	r3, [pc, #36]	; (80028d4 <MX_SPI1_Init+0x64>)
 80028b0:	2200      	movs	r2, #0
 80028b2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80028b4:	4b07      	ldr	r3, [pc, #28]	; (80028d4 <MX_SPI1_Init+0x64>)
 80028b6:	2200      	movs	r2, #0
 80028b8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80028ba:	4b06      	ldr	r3, [pc, #24]	; (80028d4 <MX_SPI1_Init+0x64>)
 80028bc:	220a      	movs	r2, #10
 80028be:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80028c0:	4804      	ldr	r0, [pc, #16]	; (80028d4 <MX_SPI1_Init+0x64>)
 80028c2:	f005 f905 	bl	8007ad0 <HAL_SPI_Init>
 80028c6:	4603      	mov	r3, r0
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d001      	beq.n	80028d0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80028cc:	f000 f9d8 	bl	8002c80 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80028d0:	bf00      	nop
 80028d2:	bd80      	pop	{r7, pc}
 80028d4:	20000710 	.word	0x20000710
 80028d8:	40013000 	.word	0x40013000

080028dc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	b08e      	sub	sp, #56	; 0x38
 80028e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80028e2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80028e6:	2200      	movs	r2, #0
 80028e8:	601a      	str	r2, [r3, #0]
 80028ea:	605a      	str	r2, [r3, #4]
 80028ec:	609a      	str	r2, [r3, #8]
 80028ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80028f0:	f107 0320 	add.w	r3, r7, #32
 80028f4:	2200      	movs	r2, #0
 80028f6:	601a      	str	r2, [r3, #0]
 80028f8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80028fa:	1d3b      	adds	r3, r7, #4
 80028fc:	2200      	movs	r2, #0
 80028fe:	601a      	str	r2, [r3, #0]
 8002900:	605a      	str	r2, [r3, #4]
 8002902:	609a      	str	r2, [r3, #8]
 8002904:	60da      	str	r2, [r3, #12]
 8002906:	611a      	str	r2, [r3, #16]
 8002908:	615a      	str	r2, [r3, #20]
 800290a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800290c:	4b2c      	ldr	r3, [pc, #176]	; (80029c0 <MX_TIM2_Init+0xe4>)
 800290e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002912:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002914:	4b2a      	ldr	r3, [pc, #168]	; (80029c0 <MX_TIM2_Init+0xe4>)
 8002916:	2200      	movs	r2, #0
 8002918:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800291a:	4b29      	ldr	r3, [pc, #164]	; (80029c0 <MX_TIM2_Init+0xe4>)
 800291c:	2200      	movs	r2, #0
 800291e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 89;
 8002920:	4b27      	ldr	r3, [pc, #156]	; (80029c0 <MX_TIM2_Init+0xe4>)
 8002922:	2259      	movs	r2, #89	; 0x59
 8002924:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002926:	4b26      	ldr	r3, [pc, #152]	; (80029c0 <MX_TIM2_Init+0xe4>)
 8002928:	2200      	movs	r2, #0
 800292a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800292c:	4b24      	ldr	r3, [pc, #144]	; (80029c0 <MX_TIM2_Init+0xe4>)
 800292e:	2200      	movs	r2, #0
 8002930:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002932:	4823      	ldr	r0, [pc, #140]	; (80029c0 <MX_TIM2_Init+0xe4>)
 8002934:	f005 f955 	bl	8007be2 <HAL_TIM_Base_Init>
 8002938:	4603      	mov	r3, r0
 800293a:	2b00      	cmp	r3, #0
 800293c:	d001      	beq.n	8002942 <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 800293e:	f000 f99f 	bl	8002c80 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002942:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002946:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002948:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800294c:	4619      	mov	r1, r3
 800294e:	481c      	ldr	r0, [pc, #112]	; (80029c0 <MX_TIM2_Init+0xe4>)
 8002950:	f005 fc1c 	bl	800818c <HAL_TIM_ConfigClockSource>
 8002954:	4603      	mov	r3, r0
 8002956:	2b00      	cmp	r3, #0
 8002958:	d001      	beq.n	800295e <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 800295a:	f000 f991 	bl	8002c80 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800295e:	4818      	ldr	r0, [pc, #96]	; (80029c0 <MX_TIM2_Init+0xe4>)
 8002960:	f005 f9f0 	bl	8007d44 <HAL_TIM_PWM_Init>
 8002964:	4603      	mov	r3, r0
 8002966:	2b00      	cmp	r3, #0
 8002968:	d001      	beq.n	800296e <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 800296a:	f000 f989 	bl	8002c80 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800296e:	2300      	movs	r3, #0
 8002970:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002972:	2300      	movs	r3, #0
 8002974:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002976:	f107 0320 	add.w	r3, r7, #32
 800297a:	4619      	mov	r1, r3
 800297c:	4810      	ldr	r0, [pc, #64]	; (80029c0 <MX_TIM2_Init+0xe4>)
 800297e:	f006 f813 	bl	80089a8 <HAL_TIMEx_MasterConfigSynchronization>
 8002982:	4603      	mov	r3, r0
 8002984:	2b00      	cmp	r3, #0
 8002986:	d001      	beq.n	800298c <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 8002988:	f000 f97a 	bl	8002c80 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800298c:	2360      	movs	r3, #96	; 0x60
 800298e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002990:	2300      	movs	r3, #0
 8002992:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002994:	2300      	movs	r3, #0
 8002996:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002998:	2300      	movs	r3, #0
 800299a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800299c:	1d3b      	adds	r3, r7, #4
 800299e:	2204      	movs	r2, #4
 80029a0:	4619      	mov	r1, r3
 80029a2:	4807      	ldr	r0, [pc, #28]	; (80029c0 <MX_TIM2_Init+0xe4>)
 80029a4:	f005 fb30 	bl	8008008 <HAL_TIM_PWM_ConfigChannel>
 80029a8:	4603      	mov	r3, r0
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d001      	beq.n	80029b2 <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 80029ae:	f000 f967 	bl	8002c80 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80029b2:	4803      	ldr	r0, [pc, #12]	; (80029c0 <MX_TIM2_Init+0xe4>)
 80029b4:	f000 fa86 	bl	8002ec4 <HAL_TIM_MspPostInit>

}
 80029b8:	bf00      	nop
 80029ba:	3738      	adds	r7, #56	; 0x38
 80029bc:	46bd      	mov	sp, r7
 80029be:	bd80      	pop	{r7, pc}
 80029c0:	20000768 	.word	0x20000768

080029c4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b082      	sub	sp, #8
 80029c8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80029ca:	2300      	movs	r3, #0
 80029cc:	607b      	str	r3, [r7, #4]
 80029ce:	4b0c      	ldr	r3, [pc, #48]	; (8002a00 <MX_DMA_Init+0x3c>)
 80029d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029d2:	4a0b      	ldr	r2, [pc, #44]	; (8002a00 <MX_DMA_Init+0x3c>)
 80029d4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80029d8:	6313      	str	r3, [r2, #48]	; 0x30
 80029da:	4b09      	ldr	r3, [pc, #36]	; (8002a00 <MX_DMA_Init+0x3c>)
 80029dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029de:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80029e2:	607b      	str	r3, [r7, #4]
 80029e4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 80029e6:	2200      	movs	r2, #0
 80029e8:	2105      	movs	r1, #5
 80029ea:	2011      	movs	r0, #17
 80029ec:	f000 fe7e 	bl	80036ec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80029f0:	2011      	movs	r0, #17
 80029f2:	f000 fe97 	bl	8003724 <HAL_NVIC_EnableIRQ>

}
 80029f6:	bf00      	nop
 80029f8:	3708      	adds	r7, #8
 80029fa:	46bd      	mov	sp, r7
 80029fc:	bd80      	pop	{r7, pc}
 80029fe:	bf00      	nop
 8002a00:	40023800 	.word	0x40023800

08002a04 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b088      	sub	sp, #32
 8002a08:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a0a:	f107 030c 	add.w	r3, r7, #12
 8002a0e:	2200      	movs	r2, #0
 8002a10:	601a      	str	r2, [r3, #0]
 8002a12:	605a      	str	r2, [r3, #4]
 8002a14:	609a      	str	r2, [r3, #8]
 8002a16:	60da      	str	r2, [r3, #12]
 8002a18:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	60bb      	str	r3, [r7, #8]
 8002a1e:	4b31      	ldr	r3, [pc, #196]	; (8002ae4 <MX_GPIO_Init+0xe0>)
 8002a20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a22:	4a30      	ldr	r2, [pc, #192]	; (8002ae4 <MX_GPIO_Init+0xe0>)
 8002a24:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002a28:	6313      	str	r3, [r2, #48]	; 0x30
 8002a2a:	4b2e      	ldr	r3, [pc, #184]	; (8002ae4 <MX_GPIO_Init+0xe0>)
 8002a2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a32:	60bb      	str	r3, [r7, #8]
 8002a34:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a36:	2300      	movs	r3, #0
 8002a38:	607b      	str	r3, [r7, #4]
 8002a3a:	4b2a      	ldr	r3, [pc, #168]	; (8002ae4 <MX_GPIO_Init+0xe0>)
 8002a3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a3e:	4a29      	ldr	r2, [pc, #164]	; (8002ae4 <MX_GPIO_Init+0xe0>)
 8002a40:	f043 0301 	orr.w	r3, r3, #1
 8002a44:	6313      	str	r3, [r2, #48]	; 0x30
 8002a46:	4b27      	ldr	r3, [pc, #156]	; (8002ae4 <MX_GPIO_Init+0xe0>)
 8002a48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a4a:	f003 0301 	and.w	r3, r3, #1
 8002a4e:	607b      	str	r3, [r7, #4]
 8002a50:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a52:	2300      	movs	r3, #0
 8002a54:	603b      	str	r3, [r7, #0]
 8002a56:	4b23      	ldr	r3, [pc, #140]	; (8002ae4 <MX_GPIO_Init+0xe0>)
 8002a58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a5a:	4a22      	ldr	r2, [pc, #136]	; (8002ae4 <MX_GPIO_Init+0xe0>)
 8002a5c:	f043 0302 	orr.w	r3, r3, #2
 8002a60:	6313      	str	r3, [r2, #48]	; 0x30
 8002a62:	4b20      	ldr	r3, [pc, #128]	; (8002ae4 <MX_GPIO_Init+0xe0>)
 8002a64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a66:	f003 0302 	and.w	r3, r3, #2
 8002a6a:	603b      	str	r3, [r7, #0]
 8002a6c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, EPD_CS_Pin|EPD_Reset_Pin|EPD_Data_Control_Pin, GPIO_PIN_RESET);
 8002a6e:	2200      	movs	r2, #0
 8002a70:	2107      	movs	r1, #7
 8002a72:	481d      	ldr	r0, [pc, #116]	; (8002ae8 <MX_GPIO_Init+0xe4>)
 8002a74:	f001 fb92 	bl	800419c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : EPD_CS_Pin EPD_Reset_Pin EPD_Data_Control_Pin */
  GPIO_InitStruct.Pin = EPD_CS_Pin|EPD_Reset_Pin|EPD_Data_Control_Pin;
 8002a78:	2307      	movs	r3, #7
 8002a7a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a7c:	2301      	movs	r3, #1
 8002a7e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a80:	2300      	movs	r3, #0
 8002a82:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a84:	2300      	movs	r3, #0
 8002a86:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a88:	f107 030c 	add.w	r3, r7, #12
 8002a8c:	4619      	mov	r1, r3
 8002a8e:	4816      	ldr	r0, [pc, #88]	; (8002ae8 <MX_GPIO_Init+0xe4>)
 8002a90:	f001 f9e8 	bl	8003e64 <HAL_GPIO_Init>

  /*Configure GPIO pin : EPD_Busy_Pin */
  GPIO_InitStruct.Pin = EPD_Busy_Pin;
 8002a94:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002a98:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002a9e:	2302      	movs	r3, #2
 8002aa0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(EPD_Busy_GPIO_Port, &GPIO_InitStruct);
 8002aa2:	f107 030c 	add.w	r3, r7, #12
 8002aa6:	4619      	mov	r1, r3
 8002aa8:	480f      	ldr	r0, [pc, #60]	; (8002ae8 <MX_GPIO_Init+0xe4>)
 8002aaa:	f001 f9db 	bl	8003e64 <HAL_GPIO_Init>

  /*Configure GPIO pin : EXT_button_on_Pin */
  GPIO_InitStruct.Pin = EXT_button_on_Pin;
 8002aae:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002ab2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002ab4:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8002ab8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002aba:	2301      	movs	r3, #1
 8002abc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(EXT_button_on_GPIO_Port, &GPIO_InitStruct);
 8002abe:	f107 030c 	add.w	r3, r7, #12
 8002ac2:	4619      	mov	r1, r3
 8002ac4:	4808      	ldr	r0, [pc, #32]	; (8002ae8 <MX_GPIO_Init+0xe4>)
 8002ac6:	f001 f9cd 	bl	8003e64 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8002aca:	2200      	movs	r2, #0
 8002acc:	2105      	movs	r1, #5
 8002ace:	2028      	movs	r0, #40	; 0x28
 8002ad0:	f000 fe0c 	bl	80036ec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002ad4:	2028      	movs	r0, #40	; 0x28
 8002ad6:	f000 fe25 	bl	8003724 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002ada:	bf00      	nop
 8002adc:	3720      	adds	r7, #32
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bd80      	pop	{r7, pc}
 8002ae2:	bf00      	nop
 8002ae4:	40023800 	.word	0x40023800
 8002ae8:	40020400 	.word	0x40020400

08002aec <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b082      	sub	sp, #8
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	4603      	mov	r3, r0
 8002af4:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == EXT_button_on_Pin){
 8002af6:	88fb      	ldrh	r3, [r7, #6]
 8002af8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002afc:	d104      	bne.n	8002b08 <HAL_GPIO_EXTI_Callback+0x1c>
		buttonEnSet(ON);
 8002afe:	2001      	movs	r0, #1
 8002b00:	f7ff fc14 	bl	800232c <buttonEnSet>
		buttonUpSet();
 8002b04:	f7ff fbfa 	bl	80022fc <buttonUpSet>
	}
}
 8002b08:	bf00      	nop
 8002b0a:	3708      	adds	r7, #8
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	bd80      	pop	{r7, pc}

08002b10 <startDisplay>:
void startDisplay(){
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b082      	sub	sp, #8
 8002b14:	af02      	add	r7, sp, #8
	    ssd1306_Fill(Black);
 8002b16:	2000      	movs	r0, #0
 8002b18:	f7fe fbd6 	bl	80012c8 <ssd1306_Fill>
	    ssd1306_SetCursor(5, 10);
	    ssd1306_WriteString("JetPro,Bro!", Font_11x18, White);
	    ssd1306_SetCursor(3, 40);
	    ssd1306_WriteString("Tap Start for continue", Font_7x10, White);
	    */
	    ssd1306_Line(0, 1, 128, 1, White);
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	9300      	str	r3, [sp, #0]
 8002b20:	2301      	movs	r3, #1
 8002b22:	2280      	movs	r2, #128	; 0x80
 8002b24:	2101      	movs	r1, #1
 8002b26:	2000      	movs	r0, #0
 8002b28:	f7fe fd42 	bl	80015b0 <ssd1306_Line>
	    ssd1306_SetCursor(7, 7); //
 8002b2c:	2107      	movs	r1, #7
 8002b2e:	2007      	movs	r0, #7
 8002b30:	f7fe fd26 	bl	8001580 <ssd1306_SetCursor>
	    ssd1306_WriteString("SPEED:-2", Font_11x18, White);
 8002b34:	4a13      	ldr	r2, [pc, #76]	; (8002b84 <startDisplay+0x74>)
 8002b36:	2301      	movs	r3, #1
 8002b38:	ca06      	ldmia	r2, {r1, r2}
 8002b3a:	4813      	ldr	r0, [pc, #76]	; (8002b88 <startDisplay+0x78>)
 8002b3c:	f7fe fcfa 	bl	8001534 <ssd1306_WriteString>
	 	ssd1306_SetCursor(7, 7+18); //
 8002b40:	2119      	movs	r1, #25
 8002b42:	2007      	movs	r0, #7
 8002b44:	f7fe fd1c 	bl	8001580 <ssd1306_SetCursor>
	 	ssd1306_WriteString("CHARG:82%", Font_11x18, White);
 8002b48:	4a0e      	ldr	r2, [pc, #56]	; (8002b84 <startDisplay+0x74>)
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	ca06      	ldmia	r2, {r1, r2}
 8002b4e:	480f      	ldr	r0, [pc, #60]	; (8002b8c <startDisplay+0x7c>)
 8002b50:	f7fe fcf0 	bl	8001534 <ssd1306_WriteString>
	 	ssd1306_SetCursor(7, 7+18+18); //
 8002b54:	212b      	movs	r1, #43	; 0x2b
 8002b56:	2007      	movs	r0, #7
 8002b58:	f7fe fd12 	bl	8001580 <ssd1306_SetCursor>
	 	ssd1306_WriteString("TIMER:3h22m", Font_11x18, White);
 8002b5c:	4a09      	ldr	r2, [pc, #36]	; (8002b84 <startDisplay+0x74>)
 8002b5e:	2301      	movs	r3, #1
 8002b60:	ca06      	ldmia	r2, {r1, r2}
 8002b62:	480b      	ldr	r0, [pc, #44]	; (8002b90 <startDisplay+0x80>)
 8002b64:	f7fe fce6 	bl	8001534 <ssd1306_WriteString>
	 	ssd1306_Line(0, 63, 128, 63, White);
 8002b68:	2301      	movs	r3, #1
 8002b6a:	9300      	str	r3, [sp, #0]
 8002b6c:	233f      	movs	r3, #63	; 0x3f
 8002b6e:	2280      	movs	r2, #128	; 0x80
 8002b70:	213f      	movs	r1, #63	; 0x3f
 8002b72:	2000      	movs	r0, #0
 8002b74:	f7fe fd1c 	bl	80015b0 <ssd1306_Line>
	    ssd1306_UpdateScreen();
 8002b78:	f7fe fbca 	bl	8001310 <ssd1306_UpdateScreen>
  }
 8002b7c:	bf00      	nop
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bd80      	pop	{r7, pc}
 8002b82:	bf00      	nop
 8002b84:	20000000 	.word	0x20000000
 8002b88:	080106c0 	.word	0x080106c0
 8002b8c:	080106cc 	.word	0x080106cc
 8002b90:	080106d8 	.word	0x080106d8

08002b94 <test_i2c_dev>:

uint8_t test_i2c_dev(){
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b082      	sub	sp, #8
 8002b98:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef stateI2c;
	  //     I2C 60-display, 72-, 54-encoder, 96 -dac/
	  for(uint8_t i = 1; i < 127 ; i++){
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	71fb      	strb	r3, [r7, #7]
 8002b9e:	e046      	b.n	8002c2e <test_i2c_dev+0x9a>
		  stateI2c = HAL_I2C_IsDeviceReady(&hi2c1, (i << 1), 2, 10);
 8002ba0:	79fb      	ldrb	r3, [r7, #7]
 8002ba2:	b29b      	uxth	r3, r3
 8002ba4:	005b      	lsls	r3, r3, #1
 8002ba6:	b299      	uxth	r1, r3
 8002ba8:	230a      	movs	r3, #10
 8002baa:	2202      	movs	r2, #2
 8002bac:	4824      	ldr	r0, [pc, #144]	; (8002c40 <test_i2c_dev+0xac>)
 8002bae:	f002 faaf 	bl	8005110 <HAL_I2C_IsDeviceReady>
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	71bb      	strb	r3, [r7, #6]
		  if(stateI2c == HAL_OK){
 8002bb6:	79bb      	ldrb	r3, [r7, #6]
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d134      	bne.n	8002c26 <test_i2c_dev+0x92>
			  switch ( i ) {
 8002bbc:	79fb      	ldrb	r3, [r7, #7]
 8002bbe:	2b60      	cmp	r3, #96	; 0x60
 8002bc0:	d01c      	beq.n	8002bfc <test_i2c_dev+0x68>
 8002bc2:	2b60      	cmp	r3, #96	; 0x60
 8002bc4:	dc20      	bgt.n	8002c08 <test_i2c_dev+0x74>
 8002bc6:	2b48      	cmp	r3, #72	; 0x48
 8002bc8:	d012      	beq.n	8002bf0 <test_i2c_dev+0x5c>
 8002bca:	2b48      	cmp	r3, #72	; 0x48
 8002bcc:	dc1c      	bgt.n	8002c08 <test_i2c_dev+0x74>
 8002bce:	2b36      	cmp	r3, #54	; 0x36
 8002bd0:	d002      	beq.n	8002bd8 <test_i2c_dev+0x44>
 8002bd2:	2b3c      	cmp	r3, #60	; 0x3c
 8002bd4:	d006      	beq.n	8002be4 <test_i2c_dev+0x50>
 8002bd6:	e017      	b.n	8002c08 <test_i2c_dev+0x74>
			  	  case ENC_ADRESS: devise_i2c_tree.encoder_dev = ON; break;
 8002bd8:	4a1a      	ldr	r2, [pc, #104]	; (8002c44 <test_i2c_dev+0xb0>)
 8002bda:	7813      	ldrb	r3, [r2, #0]
 8002bdc:	f043 0301 	orr.w	r3, r3, #1
 8002be0:	7013      	strb	r3, [r2, #0]
 8002be2:	e021      	b.n	8002c28 <test_i2c_dev+0x94>
			  	  case DIS_ADRESS: devise_i2c_tree.display_dev = ON; break;
 8002be4:	4a17      	ldr	r2, [pc, #92]	; (8002c44 <test_i2c_dev+0xb0>)
 8002be6:	7813      	ldrb	r3, [r2, #0]
 8002be8:	f043 0302 	orr.w	r3, r3, #2
 8002bec:	7013      	strb	r3, [r2, #0]
 8002bee:	e01b      	b.n	8002c28 <test_i2c_dev+0x94>
			  	  case ADC_ADRESS: devise_i2c_tree.ADC_dev 	   = ON; break;
 8002bf0:	4a14      	ldr	r2, [pc, #80]	; (8002c44 <test_i2c_dev+0xb0>)
 8002bf2:	7813      	ldrb	r3, [r2, #0]
 8002bf4:	f043 0304 	orr.w	r3, r3, #4
 8002bf8:	7013      	strb	r3, [r2, #0]
 8002bfa:	e015      	b.n	8002c28 <test_i2c_dev+0x94>
			  	  case DAC_ADRESS: devise_i2c_tree.DAC_dev 	   = ON; break;
 8002bfc:	4a11      	ldr	r2, [pc, #68]	; (8002c44 <test_i2c_dev+0xb0>)
 8002bfe:	7813      	ldrb	r3, [r2, #0]
 8002c00:	f043 0308 	orr.w	r3, r3, #8
 8002c04:	7013      	strb	r3, [r2, #0]
 8002c06:	e00f      	b.n	8002c28 <test_i2c_dev+0x94>
			      default: devise_i2c_tree.unknown_dev++;
 8002c08:	4b0e      	ldr	r3, [pc, #56]	; (8002c44 <test_i2c_dev+0xb0>)
 8002c0a:	781b      	ldrb	r3, [r3, #0]
 8002c0c:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002c10:	b2db      	uxtb	r3, r3
 8002c12:	3301      	adds	r3, #1
 8002c14:	f003 030f 	and.w	r3, r3, #15
 8002c18:	b2d9      	uxtb	r1, r3
 8002c1a:	4a0a      	ldr	r2, [pc, #40]	; (8002c44 <test_i2c_dev+0xb0>)
 8002c1c:	7813      	ldrb	r3, [r2, #0]
 8002c1e:	f361 1307 	bfi	r3, r1, #4, #4
 8002c22:	7013      	strb	r3, [r2, #0]
 8002c24:	e000      	b.n	8002c28 <test_i2c_dev+0x94>
			      }
		  }
 8002c26:	bf00      	nop
	  for(uint8_t i = 1; i < 127 ; i++){
 8002c28:	79fb      	ldrb	r3, [r7, #7]
 8002c2a:	3301      	adds	r3, #1
 8002c2c:	71fb      	strb	r3, [r7, #7]
 8002c2e:	79fb      	ldrb	r3, [r7, #7]
 8002c30:	2b7e      	cmp	r3, #126	; 0x7e
 8002c32:	d9b5      	bls.n	8002ba0 <test_i2c_dev+0xc>
	  }
  }
 8002c34:	bf00      	nop
 8002c36:	4618      	mov	r0, r3
 8002c38:	3708      	adds	r7, #8
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bd80      	pop	{r7, pc}
 8002c3e:	bf00      	nop
 8002c40:	200006bc 	.word	0x200006bc
 8002c44:	200006b8 	.word	0x200006b8

08002c48 <StartEmptyTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartEmptyTask */
void StartEmptyTask(void *argument)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b082      	sub	sp, #8
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8002c50:	f00c fd34 	bl	800f6bc <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
	  for(;;)
	  {
	    osDelay(1);
 8002c54:	2001      	movs	r0, #1
 8002c56:	f009 fc5f 	bl	800c518 <osDelay>
 8002c5a:	e7fb      	b.n	8002c54 <StartEmptyTask+0xc>

08002c5c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b082      	sub	sp, #8
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM9) {
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4a04      	ldr	r2, [pc, #16]	; (8002c7c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d101      	bne.n	8002c72 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002c6e:	f000 fc41 	bl	80034f4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002c72:	bf00      	nop
 8002c74:	3708      	adds	r7, #8
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd80      	pop	{r7, pc}
 8002c7a:	bf00      	nop
 8002c7c:	40014000 	.word	0x40014000

08002c80 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002c80:	b480      	push	{r7}
 8002c82:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002c84:	b672      	cpsid	i
}
 8002c86:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002c88:	e7fe      	b.n	8002c88 <Error_Handler+0x8>
	...

08002c8c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b082      	sub	sp, #8
 8002c90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c92:	2300      	movs	r3, #0
 8002c94:	607b      	str	r3, [r7, #4]
 8002c96:	4b12      	ldr	r3, [pc, #72]	; (8002ce0 <HAL_MspInit+0x54>)
 8002c98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c9a:	4a11      	ldr	r2, [pc, #68]	; (8002ce0 <HAL_MspInit+0x54>)
 8002c9c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ca0:	6453      	str	r3, [r2, #68]	; 0x44
 8002ca2:	4b0f      	ldr	r3, [pc, #60]	; (8002ce0 <HAL_MspInit+0x54>)
 8002ca4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ca6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002caa:	607b      	str	r3, [r7, #4]
 8002cac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002cae:	2300      	movs	r3, #0
 8002cb0:	603b      	str	r3, [r7, #0]
 8002cb2:	4b0b      	ldr	r3, [pc, #44]	; (8002ce0 <HAL_MspInit+0x54>)
 8002cb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cb6:	4a0a      	ldr	r2, [pc, #40]	; (8002ce0 <HAL_MspInit+0x54>)
 8002cb8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002cbc:	6413      	str	r3, [r2, #64]	; 0x40
 8002cbe:	4b08      	ldr	r3, [pc, #32]	; (8002ce0 <HAL_MspInit+0x54>)
 8002cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cc6:	603b      	str	r3, [r7, #0]
 8002cc8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002cca:	2200      	movs	r2, #0
 8002ccc:	210f      	movs	r1, #15
 8002cce:	f06f 0001 	mvn.w	r0, #1
 8002cd2:	f000 fd0b 	bl	80036ec <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002cd6:	bf00      	nop
 8002cd8:	3708      	adds	r7, #8
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	bd80      	pop	{r7, pc}
 8002cde:	bf00      	nop
 8002ce0:	40023800 	.word	0x40023800

08002ce4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b08a      	sub	sp, #40	; 0x28
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cec:	f107 0314 	add.w	r3, r7, #20
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	601a      	str	r2, [r3, #0]
 8002cf4:	605a      	str	r2, [r3, #4]
 8002cf6:	609a      	str	r2, [r3, #8]
 8002cf8:	60da      	str	r2, [r3, #12]
 8002cfa:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	4a19      	ldr	r2, [pc, #100]	; (8002d68 <HAL_I2C_MspInit+0x84>)
 8002d02:	4293      	cmp	r3, r2
 8002d04:	d12b      	bne.n	8002d5e <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d06:	2300      	movs	r3, #0
 8002d08:	613b      	str	r3, [r7, #16]
 8002d0a:	4b18      	ldr	r3, [pc, #96]	; (8002d6c <HAL_I2C_MspInit+0x88>)
 8002d0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d0e:	4a17      	ldr	r2, [pc, #92]	; (8002d6c <HAL_I2C_MspInit+0x88>)
 8002d10:	f043 0302 	orr.w	r3, r3, #2
 8002d14:	6313      	str	r3, [r2, #48]	; 0x30
 8002d16:	4b15      	ldr	r3, [pc, #84]	; (8002d6c <HAL_I2C_MspInit+0x88>)
 8002d18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d1a:	f003 0302 	and.w	r3, r3, #2
 8002d1e:	613b      	str	r3, [r7, #16]
 8002d20:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002d22:	23c0      	movs	r3, #192	; 0xc0
 8002d24:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002d26:	2312      	movs	r3, #18
 8002d28:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d2e:	2303      	movs	r3, #3
 8002d30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002d32:	2304      	movs	r3, #4
 8002d34:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d36:	f107 0314 	add.w	r3, r7, #20
 8002d3a:	4619      	mov	r1, r3
 8002d3c:	480c      	ldr	r0, [pc, #48]	; (8002d70 <HAL_I2C_MspInit+0x8c>)
 8002d3e:	f001 f891 	bl	8003e64 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002d42:	2300      	movs	r3, #0
 8002d44:	60fb      	str	r3, [r7, #12]
 8002d46:	4b09      	ldr	r3, [pc, #36]	; (8002d6c <HAL_I2C_MspInit+0x88>)
 8002d48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d4a:	4a08      	ldr	r2, [pc, #32]	; (8002d6c <HAL_I2C_MspInit+0x88>)
 8002d4c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002d50:	6413      	str	r3, [r2, #64]	; 0x40
 8002d52:	4b06      	ldr	r3, [pc, #24]	; (8002d6c <HAL_I2C_MspInit+0x88>)
 8002d54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d56:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d5a:	60fb      	str	r3, [r7, #12]
 8002d5c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002d5e:	bf00      	nop
 8002d60:	3728      	adds	r7, #40	; 0x28
 8002d62:	46bd      	mov	sp, r7
 8002d64:	bd80      	pop	{r7, pc}
 8002d66:	bf00      	nop
 8002d68:	40005400 	.word	0x40005400
 8002d6c:	40023800 	.word	0x40023800
 8002d70:	40020400 	.word	0x40020400

08002d74 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b08a      	sub	sp, #40	; 0x28
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d7c:	f107 0314 	add.w	r3, r7, #20
 8002d80:	2200      	movs	r2, #0
 8002d82:	601a      	str	r2, [r3, #0]
 8002d84:	605a      	str	r2, [r3, #4]
 8002d86:	609a      	str	r2, [r3, #8]
 8002d88:	60da      	str	r2, [r3, #12]
 8002d8a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	4a19      	ldr	r2, [pc, #100]	; (8002df8 <HAL_SPI_MspInit+0x84>)
 8002d92:	4293      	cmp	r3, r2
 8002d94:	d12b      	bne.n	8002dee <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002d96:	2300      	movs	r3, #0
 8002d98:	613b      	str	r3, [r7, #16]
 8002d9a:	4b18      	ldr	r3, [pc, #96]	; (8002dfc <HAL_SPI_MspInit+0x88>)
 8002d9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d9e:	4a17      	ldr	r2, [pc, #92]	; (8002dfc <HAL_SPI_MspInit+0x88>)
 8002da0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002da4:	6453      	str	r3, [r2, #68]	; 0x44
 8002da6:	4b15      	ldr	r3, [pc, #84]	; (8002dfc <HAL_SPI_MspInit+0x88>)
 8002da8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002daa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002dae:	613b      	str	r3, [r7, #16]
 8002db0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002db2:	2300      	movs	r3, #0
 8002db4:	60fb      	str	r3, [r7, #12]
 8002db6:	4b11      	ldr	r3, [pc, #68]	; (8002dfc <HAL_SPI_MspInit+0x88>)
 8002db8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dba:	4a10      	ldr	r2, [pc, #64]	; (8002dfc <HAL_SPI_MspInit+0x88>)
 8002dbc:	f043 0301 	orr.w	r3, r3, #1
 8002dc0:	6313      	str	r3, [r2, #48]	; 0x30
 8002dc2:	4b0e      	ldr	r3, [pc, #56]	; (8002dfc <HAL_SPI_MspInit+0x88>)
 8002dc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dc6:	f003 0301 	and.w	r3, r3, #1
 8002dca:	60fb      	str	r3, [r7, #12]
 8002dcc:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002dce:	23a0      	movs	r3, #160	; 0xa0
 8002dd0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dd2:	2302      	movs	r3, #2
 8002dd4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002dda:	2303      	movs	r3, #3
 8002ddc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002dde:	2305      	movs	r3, #5
 8002de0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002de2:	f107 0314 	add.w	r3, r7, #20
 8002de6:	4619      	mov	r1, r3
 8002de8:	4805      	ldr	r0, [pc, #20]	; (8002e00 <HAL_SPI_MspInit+0x8c>)
 8002dea:	f001 f83b 	bl	8003e64 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002dee:	bf00      	nop
 8002df0:	3728      	adds	r7, #40	; 0x28
 8002df2:	46bd      	mov	sp, r7
 8002df4:	bd80      	pop	{r7, pc}
 8002df6:	bf00      	nop
 8002df8:	40013000 	.word	0x40013000
 8002dfc:	40023800 	.word	0x40023800
 8002e00:	40020000 	.word	0x40020000

08002e04 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b084      	sub	sp, #16
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e14:	d14c      	bne.n	8002eb0 <HAL_TIM_Base_MspInit+0xac>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002e16:	2300      	movs	r3, #0
 8002e18:	60fb      	str	r3, [r7, #12]
 8002e1a:	4b27      	ldr	r3, [pc, #156]	; (8002eb8 <HAL_TIM_Base_MspInit+0xb4>)
 8002e1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e1e:	4a26      	ldr	r2, [pc, #152]	; (8002eb8 <HAL_TIM_Base_MspInit+0xb4>)
 8002e20:	f043 0301 	orr.w	r3, r3, #1
 8002e24:	6413      	str	r3, [r2, #64]	; 0x40
 8002e26:	4b24      	ldr	r3, [pc, #144]	; (8002eb8 <HAL_TIM_Base_MspInit+0xb4>)
 8002e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e2a:	f003 0301 	and.w	r3, r3, #1
 8002e2e:	60fb      	str	r3, [r7, #12]
 8002e30:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 DMA Init */
    /* TIM2_CH2_CH4 Init */
    hdma_tim2_ch2_ch4.Instance = DMA1_Stream6;
 8002e32:	4b22      	ldr	r3, [pc, #136]	; (8002ebc <HAL_TIM_Base_MspInit+0xb8>)
 8002e34:	4a22      	ldr	r2, [pc, #136]	; (8002ec0 <HAL_TIM_Base_MspInit+0xbc>)
 8002e36:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch2_ch4.Init.Channel = DMA_CHANNEL_3;
 8002e38:	4b20      	ldr	r3, [pc, #128]	; (8002ebc <HAL_TIM_Base_MspInit+0xb8>)
 8002e3a:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8002e3e:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch2_ch4.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002e40:	4b1e      	ldr	r3, [pc, #120]	; (8002ebc <HAL_TIM_Base_MspInit+0xb8>)
 8002e42:	2240      	movs	r2, #64	; 0x40
 8002e44:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch2_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 8002e46:	4b1d      	ldr	r3, [pc, #116]	; (8002ebc <HAL_TIM_Base_MspInit+0xb8>)
 8002e48:	2200      	movs	r2, #0
 8002e4a:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch2_ch4.Init.MemInc = DMA_MINC_ENABLE;
 8002e4c:	4b1b      	ldr	r3, [pc, #108]	; (8002ebc <HAL_TIM_Base_MspInit+0xb8>)
 8002e4e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002e52:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch2_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002e54:	4b19      	ldr	r3, [pc, #100]	; (8002ebc <HAL_TIM_Base_MspInit+0xb8>)
 8002e56:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002e5a:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch2_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002e5c:	4b17      	ldr	r3, [pc, #92]	; (8002ebc <HAL_TIM_Base_MspInit+0xb8>)
 8002e5e:	2200      	movs	r2, #0
 8002e60:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch2_ch4.Init.Mode = DMA_CIRCULAR;
 8002e62:	4b16      	ldr	r3, [pc, #88]	; (8002ebc <HAL_TIM_Base_MspInit+0xb8>)
 8002e64:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002e68:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch2_ch4.Init.Priority = DMA_PRIORITY_LOW;
 8002e6a:	4b14      	ldr	r3, [pc, #80]	; (8002ebc <HAL_TIM_Base_MspInit+0xb8>)
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	621a      	str	r2, [r3, #32]
    hdma_tim2_ch2_ch4.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8002e70:	4b12      	ldr	r3, [pc, #72]	; (8002ebc <HAL_TIM_Base_MspInit+0xb8>)
 8002e72:	2204      	movs	r2, #4
 8002e74:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_tim2_ch2_ch4.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8002e76:	4b11      	ldr	r3, [pc, #68]	; (8002ebc <HAL_TIM_Base_MspInit+0xb8>)
 8002e78:	2203      	movs	r2, #3
 8002e7a:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_tim2_ch2_ch4.Init.MemBurst = DMA_MBURST_SINGLE;
 8002e7c:	4b0f      	ldr	r3, [pc, #60]	; (8002ebc <HAL_TIM_Base_MspInit+0xb8>)
 8002e7e:	2200      	movs	r2, #0
 8002e80:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_tim2_ch2_ch4.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8002e82:	4b0e      	ldr	r3, [pc, #56]	; (8002ebc <HAL_TIM_Base_MspInit+0xb8>)
 8002e84:	2200      	movs	r2, #0
 8002e86:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_tim2_ch2_ch4) != HAL_OK)
 8002e88:	480c      	ldr	r0, [pc, #48]	; (8002ebc <HAL_TIM_Base_MspInit+0xb8>)
 8002e8a:	f000 fc59 	bl	8003740 <HAL_DMA_Init>
 8002e8e:	4603      	mov	r3, r0
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d001      	beq.n	8002e98 <HAL_TIM_Base_MspInit+0x94>
    {
      Error_Handler();
 8002e94:	f7ff fef4 	bl	8002c80 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC2],hdma_tim2_ch2_ch4);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	4a08      	ldr	r2, [pc, #32]	; (8002ebc <HAL_TIM_Base_MspInit+0xb8>)
 8002e9c:	629a      	str	r2, [r3, #40]	; 0x28
 8002e9e:	4a07      	ldr	r2, [pc, #28]	; (8002ebc <HAL_TIM_Base_MspInit+0xb8>)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6393      	str	r3, [r2, #56]	; 0x38
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC4],hdma_tim2_ch2_ch4);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	4a05      	ldr	r2, [pc, #20]	; (8002ebc <HAL_TIM_Base_MspInit+0xb8>)
 8002ea8:	631a      	str	r2, [r3, #48]	; 0x30
 8002eaa:	4a04      	ldr	r2, [pc, #16]	; (8002ebc <HAL_TIM_Base_MspInit+0xb8>)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002eb0:	bf00      	nop
 8002eb2:	3710      	adds	r7, #16
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	bd80      	pop	{r7, pc}
 8002eb8:	40023800 	.word	0x40023800
 8002ebc:	200007b0 	.word	0x200007b0
 8002ec0:	400260a0 	.word	0x400260a0

08002ec4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b088      	sub	sp, #32
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ecc:	f107 030c 	add.w	r3, r7, #12
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	601a      	str	r2, [r3, #0]
 8002ed4:	605a      	str	r2, [r3, #4]
 8002ed6:	609a      	str	r2, [r3, #8]
 8002ed8:	60da      	str	r2, [r3, #12]
 8002eda:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ee4:	d11d      	bne.n	8002f22 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	60bb      	str	r3, [r7, #8]
 8002eea:	4b10      	ldr	r3, [pc, #64]	; (8002f2c <HAL_TIM_MspPostInit+0x68>)
 8002eec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eee:	4a0f      	ldr	r2, [pc, #60]	; (8002f2c <HAL_TIM_MspPostInit+0x68>)
 8002ef0:	f043 0301 	orr.w	r3, r3, #1
 8002ef4:	6313      	str	r3, [r2, #48]	; 0x30
 8002ef6:	4b0d      	ldr	r3, [pc, #52]	; (8002f2c <HAL_TIM_MspPostInit+0x68>)
 8002ef8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002efa:	f003 0301 	and.w	r3, r3, #1
 8002efe:	60bb      	str	r3, [r7, #8]
 8002f00:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002f02:	2302      	movs	r3, #2
 8002f04:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f06:	2302      	movs	r3, #2
 8002f08:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002f0e:	2302      	movs	r3, #2
 8002f10:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002f12:	2301      	movs	r3, #1
 8002f14:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f16:	f107 030c 	add.w	r3, r7, #12
 8002f1a:	4619      	mov	r1, r3
 8002f1c:	4804      	ldr	r0, [pc, #16]	; (8002f30 <HAL_TIM_MspPostInit+0x6c>)
 8002f1e:	f000 ffa1 	bl	8003e64 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002f22:	bf00      	nop
 8002f24:	3720      	adds	r7, #32
 8002f26:	46bd      	mov	sp, r7
 8002f28:	bd80      	pop	{r7, pc}
 8002f2a:	bf00      	nop
 8002f2c:	40023800 	.word	0x40023800
 8002f30:	40020000 	.word	0x40020000

08002f34 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b08c      	sub	sp, #48	; 0x30
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 8002f40:	2300      	movs	r3, #0
 8002f42:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM9 clock */
  __HAL_RCC_TIM9_CLK_ENABLE();
 8002f44:	2300      	movs	r3, #0
 8002f46:	60bb      	str	r3, [r7, #8]
 8002f48:	4b2e      	ldr	r3, [pc, #184]	; (8003004 <HAL_InitTick+0xd0>)
 8002f4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f4c:	4a2d      	ldr	r2, [pc, #180]	; (8003004 <HAL_InitTick+0xd0>)
 8002f4e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f52:	6453      	str	r3, [r2, #68]	; 0x44
 8002f54:	4b2b      	ldr	r3, [pc, #172]	; (8003004 <HAL_InitTick+0xd0>)
 8002f56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f58:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f5c:	60bb      	str	r3, [r7, #8]
 8002f5e:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002f60:	f107 020c 	add.w	r2, r7, #12
 8002f64:	f107 0310 	add.w	r3, r7, #16
 8002f68:	4611      	mov	r1, r2
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	f004 fd7e 	bl	8007a6c <HAL_RCC_GetClockConfig>

  /* Compute TIM9 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8002f70:	f004 fd68 	bl	8007a44 <HAL_RCC_GetPCLK2Freq>
 8002f74:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM9 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002f76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f78:	4a23      	ldr	r2, [pc, #140]	; (8003008 <HAL_InitTick+0xd4>)
 8002f7a:	fba2 2303 	umull	r2, r3, r2, r3
 8002f7e:	0c9b      	lsrs	r3, r3, #18
 8002f80:	3b01      	subs	r3, #1
 8002f82:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM9 */
  htim9.Instance = TIM9;
 8002f84:	4b21      	ldr	r3, [pc, #132]	; (800300c <HAL_InitTick+0xd8>)
 8002f86:	4a22      	ldr	r2, [pc, #136]	; (8003010 <HAL_InitTick+0xdc>)
 8002f88:	601a      	str	r2, [r3, #0]
  + Period = [(TIM9CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim9.Init.Period = (1000000U / 1000U) - 1U;
 8002f8a:	4b20      	ldr	r3, [pc, #128]	; (800300c <HAL_InitTick+0xd8>)
 8002f8c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002f90:	60da      	str	r2, [r3, #12]
  htim9.Init.Prescaler = uwPrescalerValue;
 8002f92:	4a1e      	ldr	r2, [pc, #120]	; (800300c <HAL_InitTick+0xd8>)
 8002f94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f96:	6053      	str	r3, [r2, #4]
  htim9.Init.ClockDivision = 0;
 8002f98:	4b1c      	ldr	r3, [pc, #112]	; (800300c <HAL_InitTick+0xd8>)
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	611a      	str	r2, [r3, #16]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f9e:	4b1b      	ldr	r3, [pc, #108]	; (800300c <HAL_InitTick+0xd8>)
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	609a      	str	r2, [r3, #8]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002fa4:	4b19      	ldr	r3, [pc, #100]	; (800300c <HAL_InitTick+0xd8>)
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim9);
 8002faa:	4818      	ldr	r0, [pc, #96]	; (800300c <HAL_InitTick+0xd8>)
 8002fac:	f004 fe19 	bl	8007be2 <HAL_TIM_Base_Init>
 8002fb0:	4603      	mov	r3, r0
 8002fb2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8002fb6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d11b      	bne.n	8002ff6 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim9);
 8002fbe:	4813      	ldr	r0, [pc, #76]	; (800300c <HAL_InitTick+0xd8>)
 8002fc0:	f004 fe5e 	bl	8007c80 <HAL_TIM_Base_Start_IT>
 8002fc4:	4603      	mov	r3, r0
 8002fc6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8002fca:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d111      	bne.n	8002ff6 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM9 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8002fd2:	2018      	movs	r0, #24
 8002fd4:	f000 fba6 	bl	8003724 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2b0f      	cmp	r3, #15
 8002fdc:	d808      	bhi.n	8002ff0 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, TickPriority, 0U);
 8002fde:	2200      	movs	r2, #0
 8002fe0:	6879      	ldr	r1, [r7, #4]
 8002fe2:	2018      	movs	r0, #24
 8002fe4:	f000 fb82 	bl	80036ec <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002fe8:	4a0a      	ldr	r2, [pc, #40]	; (8003014 <HAL_InitTick+0xe0>)
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6013      	str	r3, [r2, #0]
 8002fee:	e002      	b.n	8002ff6 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8002ff6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	3730      	adds	r7, #48	; 0x30
 8002ffe:	46bd      	mov	sp, r7
 8003000:	bd80      	pop	{r7, pc}
 8003002:	bf00      	nop
 8003004:	40023800 	.word	0x40023800
 8003008:	431bde83 	.word	0x431bde83
 800300c:	20000818 	.word	0x20000818
 8003010:	40014000 	.word	0x40014000
 8003014:	2000003c 	.word	0x2000003c

08003018 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003018:	b480      	push	{r7}
 800301a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800301c:	e7fe      	b.n	800301c <NMI_Handler+0x4>

0800301e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800301e:	b480      	push	{r7}
 8003020:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003022:	e7fe      	b.n	8003022 <HardFault_Handler+0x4>

08003024 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003024:	b480      	push	{r7}
 8003026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003028:	e7fe      	b.n	8003028 <MemManage_Handler+0x4>

0800302a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800302a:	b480      	push	{r7}
 800302c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800302e:	e7fe      	b.n	800302e <BusFault_Handler+0x4>

08003030 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003030:	b480      	push	{r7}
 8003032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003034:	e7fe      	b.n	8003034 <UsageFault_Handler+0x4>

08003036 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003036:	b480      	push	{r7}
 8003038:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800303a:	bf00      	nop
 800303c:	46bd      	mov	sp, r7
 800303e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003042:	4770      	bx	lr

08003044 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */
  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch2_ch4);
 8003048:	4802      	ldr	r0, [pc, #8]	; (8003054 <DMA1_Stream6_IRQHandler+0x10>)
 800304a:	f000 fca1 	bl	8003990 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 800304e:	bf00      	nop
 8003050:	bd80      	pop	{r7, pc}
 8003052:	bf00      	nop
 8003054:	200007b0 	.word	0x200007b0

08003058 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim9);
 800305c:	4802      	ldr	r0, [pc, #8]	; (8003068 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 800305e:	f004 feca 	bl	8007df6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8003062:	bf00      	nop
 8003064:	bd80      	pop	{r7, pc}
 8003066:	bf00      	nop
 8003068:	20000818 	.word	0x20000818

0800306c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(EXT_button_on_Pin);
 8003070:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003074:	f001 f8ac 	bl	80041d0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003078:	bf00      	nop
 800307a:	bd80      	pop	{r7, pc}

0800307c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8003080:	4802      	ldr	r0, [pc, #8]	; (800308c <OTG_FS_IRQHandler+0x10>)
 8003082:	f002 ff6e 	bl	8005f62 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8003086:	bf00      	nop
 8003088:	bd80      	pop	{r7, pc}
 800308a:	bf00      	nop
 800308c:	200067a4 	.word	0x200067a4

08003090 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	b086      	sub	sp, #24
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003098:	4a14      	ldr	r2, [pc, #80]	; (80030ec <_sbrk+0x5c>)
 800309a:	4b15      	ldr	r3, [pc, #84]	; (80030f0 <_sbrk+0x60>)
 800309c:	1ad3      	subs	r3, r2, r3
 800309e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80030a0:	697b      	ldr	r3, [r7, #20]
 80030a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80030a4:	4b13      	ldr	r3, [pc, #76]	; (80030f4 <_sbrk+0x64>)
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d102      	bne.n	80030b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80030ac:	4b11      	ldr	r3, [pc, #68]	; (80030f4 <_sbrk+0x64>)
 80030ae:	4a12      	ldr	r2, [pc, #72]	; (80030f8 <_sbrk+0x68>)
 80030b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80030b2:	4b10      	ldr	r3, [pc, #64]	; (80030f4 <_sbrk+0x64>)
 80030b4:	681a      	ldr	r2, [r3, #0]
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	4413      	add	r3, r2
 80030ba:	693a      	ldr	r2, [r7, #16]
 80030bc:	429a      	cmp	r2, r3
 80030be:	d207      	bcs.n	80030d0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80030c0:	f00d f80e 	bl	80100e0 <__errno>
 80030c4:	4603      	mov	r3, r0
 80030c6:	220c      	movs	r2, #12
 80030c8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80030ca:	f04f 33ff 	mov.w	r3, #4294967295
 80030ce:	e009      	b.n	80030e4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80030d0:	4b08      	ldr	r3, [pc, #32]	; (80030f4 <_sbrk+0x64>)
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80030d6:	4b07      	ldr	r3, [pc, #28]	; (80030f4 <_sbrk+0x64>)
 80030d8:	681a      	ldr	r2, [r3, #0]
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	4413      	add	r3, r2
 80030de:	4a05      	ldr	r2, [pc, #20]	; (80030f4 <_sbrk+0x64>)
 80030e0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80030e2:	68fb      	ldr	r3, [r7, #12]
}
 80030e4:	4618      	mov	r0, r3
 80030e6:	3718      	adds	r7, #24
 80030e8:	46bd      	mov	sp, r7
 80030ea:	bd80      	pop	{r7, pc}
 80030ec:	20020000 	.word	0x20020000
 80030f0:	00004000 	.word	0x00004000
 80030f4:	20000860 	.word	0x20000860
 80030f8:	20006ee0 	.word	0x20006ee0

080030fc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80030fc:	b480      	push	{r7}
 80030fe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003100:	4b06      	ldr	r3, [pc, #24]	; (800311c <SystemInit+0x20>)
 8003102:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003106:	4a05      	ldr	r2, [pc, #20]	; (800311c <SystemInit+0x20>)
 8003108:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800310c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003110:	bf00      	nop
 8003112:	46bd      	mov	sp, r7
 8003114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003118:	4770      	bx	lr
 800311a:	bf00      	nop
 800311c:	e000ed00 	.word	0xe000ed00

08003120 <StartLedControlTask>:

#include "tasks/LedControl.h"

void StartLedControlTask(void *argument){
 8003120:	b580      	push	{r7, lr}
 8003122:	b082      	sub	sp, #8
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
	  ARGB_Init();  // Initialization
 8003128:	f7fe fb16 	bl	8001758 <ARGB_Init>
	  ARGB_Clear();
 800312c:	f7fe fb8c 	bl	8001848 <ARGB_Clear>
	  while (ARGB_Show() != ARGB_OK);
 8003130:	bf00      	nop
 8003132:	f7fe fc37 	bl	80019a4 <ARGB_Show>
 8003136:	4603      	mov	r3, r0
 8003138:	2b02      	cmp	r3, #2
 800313a:	d1fa      	bne.n	8003132 <StartLedControlTask+0x12>
	  ARGB_SetBrightness(100);
 800313c:	2064      	movs	r0, #100	; 0x64
 800313e:	f7fe fb8d 	bl	800185c <ARGB_SetBrightness>
	  ARGB_Clear(); // Clear stirp
 8003142:	f7fe fb81 	bl	8001848 <ARGB_Clear>
	  while (ARGB_Show() != ARGB_OK);
 8003146:	bf00      	nop
 8003148:	f7fe fc2c 	bl	80019a4 <ARGB_Show>
 800314c:	4603      	mov	r3, r0
 800314e:	2b02      	cmp	r3, #2
 8003150:	d1fa      	bne.n	8003148 <StartLedControlTask+0x28>
		ARGB_SetRGB(1, 0, 50, 0); // Set LED 1 with 255 Green
 8003152:	2300      	movs	r3, #0
 8003154:	2232      	movs	r2, #50	; 0x32
 8003156:	2100      	movs	r1, #0
 8003158:	2001      	movs	r0, #1
 800315a:	f7fe fb8f 	bl	800187c <ARGB_SetRGB>
		ARGB_SetRGB(2, 50, 0, 0); // Set LED 2 with 255 Green
 800315e:	2300      	movs	r3, #0
 8003160:	2200      	movs	r2, #0
 8003162:	2132      	movs	r1, #50	; 0x32
 8003164:	2002      	movs	r0, #2
 8003166:	f7fe fb89 	bl	800187c <ARGB_SetRGB>
		ARGB_SetRGB(3, 0, 0, 50); // Set LED 3 with 255 Green
 800316a:	2332      	movs	r3, #50	; 0x32
 800316c:	2200      	movs	r2, #0
 800316e:	2100      	movs	r1, #0
 8003170:	2003      	movs	r0, #3
 8003172:	f7fe fb83 	bl	800187c <ARGB_SetRGB>
	  while (ARGB_Show() != ARGB_OK);
 8003176:	bf00      	nop
 8003178:	f7fe fc14 	bl	80019a4 <ARGB_Show>
 800317c:	4603      	mov	r3, r0
 800317e:	2b02      	cmp	r3, #2
 8003180:	d1fa      	bne.n	8003178 <StartLedControlTask+0x58>

	for(;;){

		osDelay(25);
 8003182:	2019      	movs	r0, #25
 8003184:	f009 f9c8 	bl	800c518 <osDelay>
 8003188:	e7fb      	b.n	8003182 <StartLedControlTask+0x62>

0800318a <StartOledMenuTask>:

#include "tasks/OledMenu.h"

void StartOledMenuTask(void *argument){
 800318a:	b580      	push	{r7, lr}
 800318c:	b082      	sub	sp, #8
 800318e:	af00      	add	r7, sp, #0
 8003190:	6078      	str	r0, [r7, #4]
	for(;;){
		if(buttonEn() == ON){
 8003192:	f7ff f8bf 	bl	8002314 <buttonEn>
 8003196:	4603      	mov	r3, r0
 8003198:	2b01      	cmp	r3, #1
 800319a:	d101      	bne.n	80031a0 <StartOledMenuTask+0x16>
			drawMainMenu();
 800319c:	f7fe ffe4 	bl	8002168 <drawMainMenu>
		}
	osDelay(100);
 80031a0:	2064      	movs	r0, #100	; 0x64
 80031a2:	f009 f9b9 	bl	800c518 <osDelay>
		if(buttonEn() == ON){
 80031a6:	e7f4      	b.n	8003192 <StartOledMenuTask+0x8>

080031a8 <StartSensOutTask>:

osStatus_t statusMutexI2C;
extern uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len);
uint8_t command_CMD[10] = {0};
//     ADC  
void StartSensOutTask(void *argument){
 80031a8:	b5b0      	push	{r4, r5, r7, lr}
 80031aa:	b088      	sub	sp, #32
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
	initAllChanelADC();
 80031b0:	f000 f8d0 	bl	8003354 <initAllChanelADC>
    pADS = ADS1115_init(&hi2c1, ADS1115_ADR, configChanel1);
 80031b4:	4b24      	ldr	r3, [pc, #144]	; (8003248 <StartSensOutTask+0xa0>)
 80031b6:	cb0c      	ldmia	r3, {r2, r3}
 80031b8:	2148      	movs	r1, #72	; 0x48
 80031ba:	4824      	ldr	r0, [pc, #144]	; (800324c <StartSensOutTask+0xa4>)
 80031bc:	f7fd fd80 	bl	8000cc0 <ADS1115_init>
 80031c0:	4603      	mov	r3, r0
 80031c2:	4a23      	ldr	r2, [pc, #140]	; (8003250 <StartSensOutTask+0xa8>)
 80031c4:	6013      	str	r3, [r2, #0]
    ADS1115_updateConfig(pADS, configChanel1);
 80031c6:	4b22      	ldr	r3, [pc, #136]	; (8003250 <StartSensOutTask+0xa8>)
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	4a1f      	ldr	r2, [pc, #124]	; (8003248 <StartSensOutTask+0xa0>)
 80031cc:	ca06      	ldmia	r2, {r1, r2}
 80031ce:	4618      	mov	r0, r3
 80031d0:	f7fd fd96 	bl	8000d00 <ADS1115_updateConfig>
    ADS1115_startContinousMode(pADS);
 80031d4:	4b1e      	ldr	r3, [pc, #120]	; (8003250 <StartSensOutTask+0xa8>)
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	4618      	mov	r0, r3
 80031da:	f7fd fdc3 	bl	8000d64 <ADS1115_startContinousMode>
    uint8_t buffer[] = "i'm not a robo !";
 80031de:	4b1d      	ldr	r3, [pc, #116]	; (8003254 <StartSensOutTask+0xac>)
 80031e0:	f107 040c 	add.w	r4, r7, #12
 80031e4:	461d      	mov	r5, r3
 80031e6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80031e8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80031ea:	682b      	ldr	r3, [r5, #0]
 80031ec:	7023      	strb	r3, [r4, #0]
	for(;;){
				if(command_CMD[0] != 0){
 80031ee:	4b1a      	ldr	r3, [pc, #104]	; (8003258 <StartSensOutTask+0xb0>)
 80031f0:	781b      	ldrb	r3, [r3, #0]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d008      	beq.n	8003208 <StartSensOutTask+0x60>
					command_CMD[0] = 0;
 80031f6:	4b18      	ldr	r3, [pc, #96]	; (8003258 <StartSensOutTask+0xb0>)
 80031f8:	2200      	movs	r2, #0
 80031fa:	701a      	strb	r2, [r3, #0]
				  CDC_Transmit_FS(buffer, sizeof(buffer));
 80031fc:	f107 030c 	add.w	r3, r7, #12
 8003200:	2111      	movs	r1, #17
 8003202:	4618      	mov	r0, r3
 8003204:	f00c fb1a 	bl	800f83c <CDC_Transmit_FS>
				}
		//      1000 
		statusMutexI2C = osMutexAcquire(BlockI2CHandle, 1000);
 8003208:	4b14      	ldr	r3, [pc, #80]	; (800325c <StartSensOutTask+0xb4>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003210:	4618      	mov	r0, r3
 8003212:	f009 fa22 	bl	800c65a <osMutexAcquire>
 8003216:	4603      	mov	r3, r0
 8003218:	4a11      	ldr	r2, [pc, #68]	; (8003260 <StartSensOutTask+0xb8>)
 800321a:	6013      	str	r3, [r2, #0]
		if(statusMutexI2C == osOK){
 800321c:	4b10      	ldr	r3, [pc, #64]	; (8003260 <StartSensOutTask+0xb8>)
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	2b00      	cmp	r3, #0
 8003222:	d10b      	bne.n	800323c <StartSensOutTask+0x94>
			calcDeltaAngle((int16_t)getEncoderData()); //   
 8003224:	f000 f878 	bl	8003318 <getEncoderData>
 8003228:	4603      	mov	r3, r0
 800322a:	b21b      	sxth	r3, r3
 800322c:	4618      	mov	r0, r3
 800322e:	f000 f819 	bl	8003264 <calcDeltaAngle>
			osMutexRelease(BlockI2CHandle);//  
 8003232:	4b0a      	ldr	r3, [pc, #40]	; (800325c <StartSensOutTask+0xb4>)
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	4618      	mov	r0, r3
 8003238:	f009 fa5a 	bl	800c6f0 <osMutexRelease>
		}
		longButton();
 800323c:	f000 f84a 	bl	80032d4 <longButton>
		osDelay(50);
 8003240:	2032      	movs	r0, #50	; 0x32
 8003242:	f009 f969 	bl	800c518 <osDelay>
				if(command_CMD[0] != 0){
 8003246:	e7d2      	b.n	80031ee <StartSensOutTask+0x46>
 8003248:	2000086c 	.word	0x2000086c
 800324c:	200006bc 	.word	0x200006bc
 8003250:	2000088c 	.word	0x2000088c
 8003254:	080106e4 	.word	0x080106e4
 8003258:	20000894 	.word	0x20000894
 800325c:	20000814 	.word	0x20000814
 8003260:	20000890 	.word	0x20000890

08003264 <calcDeltaAngle>:
	}
}

void calcDeltaAngle(int16_t current_encoder_data){
 8003264:	b580      	push	{r7, lr}
 8003266:	b082      	sub	sp, #8
 8003268:	af00      	add	r7, sp, #0
 800326a:	4603      	mov	r3, r0
 800326c:	80fb      	strh	r3, [r7, #6]
	delta_encoder = current_encoder_data - old_encoder_data;
 800326e:	88fa      	ldrh	r2, [r7, #6]
 8003270:	4b16      	ldr	r3, [pc, #88]	; (80032cc <calcDeltaAngle+0x68>)
 8003272:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003276:	b29b      	uxth	r3, r3
 8003278:	1ad3      	subs	r3, r2, r3
 800327a:	b29b      	uxth	r3, r3
 800327c:	b21a      	sxth	r2, r3
 800327e:	4b14      	ldr	r3, [pc, #80]	; (80032d0 <calcDeltaAngle+0x6c>)
 8003280:	801a      	strh	r2, [r3, #0]
	old_encoder_data = current_encoder_data;
 8003282:	4a12      	ldr	r2, [pc, #72]	; (80032cc <calcDeltaAngle+0x68>)
 8003284:	88fb      	ldrh	r3, [r7, #6]
 8003286:	8013      	strh	r3, [r2, #0]
	if(delta_encoder > MAX_ANGLE || delta_encoder < (-1)*MAX_ANGLE){
 8003288:	4b11      	ldr	r3, [pc, #68]	; (80032d0 <calcDeltaAngle+0x6c>)
 800328a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800328e:	2bb4      	cmp	r3, #180	; 0xb4
 8003290:	dc05      	bgt.n	800329e <calcDeltaAngle+0x3a>
 8003292:	4b0f      	ldr	r3, [pc, #60]	; (80032d0 <calcDeltaAngle+0x6c>)
 8003294:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003298:	f113 0fb4 	cmn.w	r3, #180	; 0xb4
 800329c:	da02      	bge.n	80032a4 <calcDeltaAngle+0x40>
		delta_encoder = 0;
 800329e:	4b0c      	ldr	r3, [pc, #48]	; (80032d0 <calcDeltaAngle+0x6c>)
 80032a0:	2200      	movs	r2, #0
 80032a2:	801a      	strh	r2, [r3, #0]
	}
	if(delta_encoder > MIN_ANGLE )
 80032a4:	4b0a      	ldr	r3, [pc, #40]	; (80032d0 <calcDeltaAngle+0x6c>)
 80032a6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80032aa:	2b05      	cmp	r3, #5
 80032ac:	dd01      	ble.n	80032b2 <calcDeltaAngle+0x4e>
		encoderSetUp();
 80032ae:	f7ff f8ad 	bl	800240c <encoderSetUp>
	if(delta_encoder < (-1)*MIN_ANGLE)
 80032b2:	4b07      	ldr	r3, [pc, #28]	; (80032d0 <calcDeltaAngle+0x6c>)
 80032b4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80032b8:	f113 0f05 	cmn.w	r3, #5
 80032bc:	da01      	bge.n	80032c2 <calcDeltaAngle+0x5e>
		encoderSetDown();
 80032be:	f7ff f8b1 	bl	8002424 <encoderSetDown>
}
 80032c2:	bf00      	nop
 80032c4:	3708      	adds	r7, #8
 80032c6:	46bd      	mov	sp, r7
 80032c8:	bd80      	pop	{r7, pc}
 80032ca:	bf00      	nop
 80032cc:	20000866 	.word	0x20000866
 80032d0:	20000868 	.word	0x20000868

080032d4 <longButton>:
void longButton(){
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b082      	sub	sp, #8
 80032d8:	af00      	add	r7, sp, #0
	GPIO_PinState pinState = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14);
 80032da:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80032de:	480d      	ldr	r0, [pc, #52]	; (8003314 <longButton+0x40>)
 80032e0:	f000 ff44 	bl	800416c <HAL_GPIO_ReadPin>
 80032e4:	4603      	mov	r3, r0
 80032e6:	71fb      	strb	r3, [r7, #7]
	if(pinState == GPIO_PIN_RESET){
 80032e8:	79fb      	ldrb	r3, [r7, #7]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d102      	bne.n	80032f4 <longButton+0x20>
		buttonCounterSet();
 80032ee:	f7ff f841 	bl	8002374 <buttonCounterSet>
 80032f2:	e001      	b.n	80032f8 <longButton+0x24>
	}
	else{
		buttonCounterReset();
 80032f4:	f7ff f84e 	bl	8002394 <buttonCounterReset>
	}

	if(buttonCounter() > 50){
 80032f8:	f7ff f830 	bl	800235c <buttonCounter>
 80032fc:	4603      	mov	r3, r0
 80032fe:	2b32      	cmp	r3, #50	; 0x32
 8003300:	d903      	bls.n	800330a <longButton+0x36>
		buttonLongSet();
 8003302:	f7ff f85f 	bl	80023c4 <buttonLongSet>
		buttonCounterReset();
 8003306:	f7ff f845 	bl	8002394 <buttonCounterReset>
	}
}
 800330a:	bf00      	nop
 800330c:	3708      	adds	r7, #8
 800330e:	46bd      	mov	sp, r7
 8003310:	bd80      	pop	{r7, pc}
 8003312:	bf00      	nop
 8003314:	40020400 	.word	0x40020400

08003318 <getEncoderData>:

u_magnituda magnituda;
uint16_t getEncoderData(){
 8003318:	b580      	push	{r7, lr}
 800331a:	af00      	add	r7, sp, #0
	magnituda.data = AS5600_GetStatus();
 800331c:	f7fe ff18 	bl	8002150 <AS5600_GetStatus>
 8003320:	4603      	mov	r3, r0
 8003322:	b2da      	uxtb	r2, r3
 8003324:	4b09      	ldr	r3, [pc, #36]	; (800334c <getEncoderData+0x34>)
 8003326:	701a      	strb	r2, [r3, #0]
	if(magnituda.state_magnit.MD == ON)
 8003328:	4b08      	ldr	r3, [pc, #32]	; (800334c <getEncoderData+0x34>)
 800332a:	781b      	ldrb	r3, [r3, #0]
 800332c:	f003 0320 	and.w	r3, r3, #32
 8003330:	b2db      	uxtb	r3, r3
 8003332:	2b00      	cmp	r3, #0
 8003334:	d005      	beq.n	8003342 <getEncoderData+0x2a>
		raw_angle = AS5600_GetRawAngle();
 8003336:	f7fe fef5 	bl	8002124 <AS5600_GetRawAngle>
 800333a:	4603      	mov	r3, r0
 800333c:	b29a      	uxth	r2, r3
 800333e:	4b04      	ldr	r3, [pc, #16]	; (8003350 <getEncoderData+0x38>)
 8003340:	801a      	strh	r2, [r3, #0]
	return 	raw_angle;
 8003342:	4b03      	ldr	r3, [pc, #12]	; (8003350 <getEncoderData+0x38>)
 8003344:	881b      	ldrh	r3, [r3, #0]
}
 8003346:	4618      	mov	r0, r3
 8003348:	bd80      	pop	{r7, pc}
 800334a:	bf00      	nop
 800334c:	200008a0 	.word	0x200008a0
 8003350:	20000864 	.word	0x20000864

08003354 <initAllChanelADC>:

void initAllChanelADC(){
 8003354:	b580      	push	{r7, lr}
 8003356:	af00      	add	r7, sp, #0
	initADC(&configChanel1);
 8003358:	480e      	ldr	r0, [pc, #56]	; (8003394 <initAllChanelADC+0x40>)
 800335a:	f000 f823 	bl	80033a4 <initADC>
	initADC(&configChanel2);
 800335e:	480e      	ldr	r0, [pc, #56]	; (8003398 <initAllChanelADC+0x44>)
 8003360:	f000 f820 	bl	80033a4 <initADC>
	initADC(&configChanel3);
 8003364:	480d      	ldr	r0, [pc, #52]	; (800339c <initAllChanelADC+0x48>)
 8003366:	f000 f81d 	bl	80033a4 <initADC>
	initADC(&configChanel4);
 800336a:	480d      	ldr	r0, [pc, #52]	; (80033a0 <initAllChanelADC+0x4c>)
 800336c:	f000 f81a 	bl	80033a4 <initADC>

	initChanelADC(&configChanel1, CHANNEL_AIN0_GND);
 8003370:	2104      	movs	r1, #4
 8003372:	4808      	ldr	r0, [pc, #32]	; (8003394 <initAllChanelADC+0x40>)
 8003374:	f000 f835 	bl	80033e2 <initChanelADC>
	initChanelADC(&configChanel2, CHANNEL_AIN1_GND);
 8003378:	2105      	movs	r1, #5
 800337a:	4807      	ldr	r0, [pc, #28]	; (8003398 <initAllChanelADC+0x44>)
 800337c:	f000 f831 	bl	80033e2 <initChanelADC>
	initChanelADC(&configChanel3, CHANNEL_AIN2_GND);
 8003380:	2106      	movs	r1, #6
 8003382:	4806      	ldr	r0, [pc, #24]	; (800339c <initAllChanelADC+0x48>)
 8003384:	f000 f82d 	bl	80033e2 <initChanelADC>
	initChanelADC(&configChanel4, CHANNEL_AIN3_GND);
 8003388:	2107      	movs	r1, #7
 800338a:	4805      	ldr	r0, [pc, #20]	; (80033a0 <initAllChanelADC+0x4c>)
 800338c:	f000 f829 	bl	80033e2 <initChanelADC>
}
 8003390:	bf00      	nop
 8003392:	bd80      	pop	{r7, pc}
 8003394:	2000086c 	.word	0x2000086c
 8003398:	20000874 	.word	0x20000874
 800339c:	2000087c 	.word	0x2000087c
 80033a0:	20000884 	.word	0x20000884

080033a4 <initADC>:

void initADC(ADS1115_Config_t* configReg){
 80033a4:	b480      	push	{r7}
 80033a6:	b083      	sub	sp, #12
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
	configReg->pgaConfig 		= PGA_4_096;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2201      	movs	r2, #1
 80033b0:	705a      	strb	r2, [r3, #1]
	configReg->operatingMode 	= MODE_CONTINOUS;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	2200      	movs	r2, #0
 80033b6:	709a      	strb	r2, [r3, #2]
	configReg->dataRate 		= DRATE_250;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2205      	movs	r2, #5
 80033bc:	70da      	strb	r2, [r3, #3]
	configReg->compareMode 		= COMP_HYSTERESIS;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	2200      	movs	r2, #0
 80033c2:	711a      	strb	r2, [r3, #4]
	configReg->polarityMode 	= POLARITY_ACTIVE_LOW;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	2200      	movs	r2, #0
 80033c8:	715a      	strb	r2, [r3, #5]
	configReg->latchingMode  	= LATCHING_NONE;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2200      	movs	r2, #0
 80033ce:	719a      	strb	r2, [r3, #6]
	configReg->queueComparator 	= QUEUE_ONE; 			//     
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2200      	movs	r2, #0
 80033d4:	71da      	strb	r2, [r3, #7]
}
 80033d6:	bf00      	nop
 80033d8:	370c      	adds	r7, #12
 80033da:	46bd      	mov	sp, r7
 80033dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e0:	4770      	bx	lr

080033e2 <initChanelADC>:

void initChanelADC(ADS1115_Config_t* configReg, MultiplexerConfig_t chanel){
 80033e2:	b480      	push	{r7}
 80033e4:	b083      	sub	sp, #12
 80033e6:	af00      	add	r7, sp, #0
 80033e8:	6078      	str	r0, [r7, #4]
 80033ea:	460b      	mov	r3, r1
 80033ec:	70fb      	strb	r3, [r7, #3]
	configReg->channel = chanel;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	78fa      	ldrb	r2, [r7, #3]
 80033f2:	701a      	strb	r2, [r3, #0]
}
 80033f4:	bf00      	nop
 80033f6:	370c      	adds	r7, #12
 80033f8:	46bd      	mov	sp, r7
 80033fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fe:	4770      	bx	lr

08003400 <initUserTasks>:
  .name = "SensOutTask",
  .stack_size = 256 * 4,
  .priority = (osPriority_t) osPriorityNormal,
};

void initUserTasks(){
 8003400:	b580      	push	{r7, lr}
 8003402:	af00      	add	r7, sp, #0
	OledMenuTaskHandle   = osThreadNew(StartOledMenuTask,   NULL, &OledMenuTask_attributes);
 8003404:	4a0c      	ldr	r2, [pc, #48]	; (8003438 <initUserTasks+0x38>)
 8003406:	2100      	movs	r1, #0
 8003408:	480c      	ldr	r0, [pc, #48]	; (800343c <initUserTasks+0x3c>)
 800340a:	f008 fff3 	bl	800c3f4 <osThreadNew>
 800340e:	4603      	mov	r3, r0
 8003410:	4a0b      	ldr	r2, [pc, #44]	; (8003440 <initUserTasks+0x40>)
 8003412:	6013      	str	r3, [r2, #0]
	LedControlTaskHandle = osThreadNew(StartLedControlTask, NULL, &LedControlTask_attributes);
 8003414:	4a0b      	ldr	r2, [pc, #44]	; (8003444 <initUserTasks+0x44>)
 8003416:	2100      	movs	r1, #0
 8003418:	480b      	ldr	r0, [pc, #44]	; (8003448 <initUserTasks+0x48>)
 800341a:	f008 ffeb 	bl	800c3f4 <osThreadNew>
 800341e:	4603      	mov	r3, r0
 8003420:	4a0a      	ldr	r2, [pc, #40]	; (800344c <initUserTasks+0x4c>)
 8003422:	6013      	str	r3, [r2, #0]
	SensOutTaskHandle    = osThreadNew(StartSensOutTask,    NULL, &SensOutTask_attributes);
 8003424:	4a0a      	ldr	r2, [pc, #40]	; (8003450 <initUserTasks+0x50>)
 8003426:	2100      	movs	r1, #0
 8003428:	480a      	ldr	r0, [pc, #40]	; (8003454 <initUserTasks+0x54>)
 800342a:	f008 ffe3 	bl	800c3f4 <osThreadNew>
 800342e:	4603      	mov	r3, r0
 8003430:	4a09      	ldr	r2, [pc, #36]	; (8003458 <initUserTasks+0x58>)
 8003432:	6013      	str	r3, [r2, #0]
};
 8003434:	bf00      	nop
 8003436:	bd80      	pop	{r7, pc}
 8003438:	0801152c 	.word	0x0801152c
 800343c:	0800318b 	.word	0x0800318b
 8003440:	200008a4 	.word	0x200008a4
 8003444:	08011550 	.word	0x08011550
 8003448:	08003121 	.word	0x08003121
 800344c:	200008a8 	.word	0x200008a8
 8003450:	08011574 	.word	0x08011574
 8003454:	080031a9 	.word	0x080031a9
 8003458:	200008ac 	.word	0x200008ac

0800345c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800345c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003494 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003460:	480d      	ldr	r0, [pc, #52]	; (8003498 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003462:	490e      	ldr	r1, [pc, #56]	; (800349c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003464:	4a0e      	ldr	r2, [pc, #56]	; (80034a0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003466:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003468:	e002      	b.n	8003470 <LoopCopyDataInit>

0800346a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800346a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800346c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800346e:	3304      	adds	r3, #4

08003470 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003470:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003472:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003474:	d3f9      	bcc.n	800346a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003476:	4a0b      	ldr	r2, [pc, #44]	; (80034a4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003478:	4c0b      	ldr	r4, [pc, #44]	; (80034a8 <LoopFillZerobss+0x26>)
  movs r3, #0
 800347a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800347c:	e001      	b.n	8003482 <LoopFillZerobss>

0800347e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800347e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003480:	3204      	adds	r2, #4

08003482 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003482:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003484:	d3fb      	bcc.n	800347e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003486:	f7ff fe39 	bl	80030fc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800348a:	f00c fe2f 	bl	80100ec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800348e:	f7ff f8e5 	bl	800265c <main>
  bx  lr    
 8003492:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8003494:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003498:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800349c:	2000019c 	.word	0x2000019c
  ldr r2, =_sidata
 80034a0:	08011638 	.word	0x08011638
  ldr r2, =_sbss
 80034a4:	2000019c 	.word	0x2000019c
  ldr r4, =_ebss
 80034a8:	20006ee0 	.word	0x20006ee0

080034ac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80034ac:	e7fe      	b.n	80034ac <ADC_IRQHandler>
	...

080034b0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80034b4:	4b0e      	ldr	r3, [pc, #56]	; (80034f0 <HAL_Init+0x40>)
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	4a0d      	ldr	r2, [pc, #52]	; (80034f0 <HAL_Init+0x40>)
 80034ba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80034be:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80034c0:	4b0b      	ldr	r3, [pc, #44]	; (80034f0 <HAL_Init+0x40>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	4a0a      	ldr	r2, [pc, #40]	; (80034f0 <HAL_Init+0x40>)
 80034c6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80034ca:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80034cc:	4b08      	ldr	r3, [pc, #32]	; (80034f0 <HAL_Init+0x40>)
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4a07      	ldr	r2, [pc, #28]	; (80034f0 <HAL_Init+0x40>)
 80034d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80034d6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80034d8:	2003      	movs	r0, #3
 80034da:	f000 f8fc 	bl	80036d6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80034de:	2000      	movs	r0, #0
 80034e0:	f7ff fd28 	bl	8002f34 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80034e4:	f7ff fbd2 	bl	8002c8c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80034e8:	2300      	movs	r3, #0
}
 80034ea:	4618      	mov	r0, r3
 80034ec:	bd80      	pop	{r7, pc}
 80034ee:	bf00      	nop
 80034f0:	40023c00 	.word	0x40023c00

080034f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80034f4:	b480      	push	{r7}
 80034f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80034f8:	4b06      	ldr	r3, [pc, #24]	; (8003514 <HAL_IncTick+0x20>)
 80034fa:	781b      	ldrb	r3, [r3, #0]
 80034fc:	461a      	mov	r2, r3
 80034fe:	4b06      	ldr	r3, [pc, #24]	; (8003518 <HAL_IncTick+0x24>)
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	4413      	add	r3, r2
 8003504:	4a04      	ldr	r2, [pc, #16]	; (8003518 <HAL_IncTick+0x24>)
 8003506:	6013      	str	r3, [r2, #0]
}
 8003508:	bf00      	nop
 800350a:	46bd      	mov	sp, r7
 800350c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003510:	4770      	bx	lr
 8003512:	bf00      	nop
 8003514:	20000040 	.word	0x20000040
 8003518:	200008b0 	.word	0x200008b0

0800351c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800351c:	b480      	push	{r7}
 800351e:	af00      	add	r7, sp, #0
  return uwTick;
 8003520:	4b03      	ldr	r3, [pc, #12]	; (8003530 <HAL_GetTick+0x14>)
 8003522:	681b      	ldr	r3, [r3, #0]
}
 8003524:	4618      	mov	r0, r3
 8003526:	46bd      	mov	sp, r7
 8003528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352c:	4770      	bx	lr
 800352e:	bf00      	nop
 8003530:	200008b0 	.word	0x200008b0

08003534 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b084      	sub	sp, #16
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800353c:	f7ff ffee 	bl	800351c <HAL_GetTick>
 8003540:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	f1b3 3fff 	cmp.w	r3, #4294967295
 800354c:	d005      	beq.n	800355a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800354e:	4b0a      	ldr	r3, [pc, #40]	; (8003578 <HAL_Delay+0x44>)
 8003550:	781b      	ldrb	r3, [r3, #0]
 8003552:	461a      	mov	r2, r3
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	4413      	add	r3, r2
 8003558:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800355a:	bf00      	nop
 800355c:	f7ff ffde 	bl	800351c <HAL_GetTick>
 8003560:	4602      	mov	r2, r0
 8003562:	68bb      	ldr	r3, [r7, #8]
 8003564:	1ad3      	subs	r3, r2, r3
 8003566:	68fa      	ldr	r2, [r7, #12]
 8003568:	429a      	cmp	r2, r3
 800356a:	d8f7      	bhi.n	800355c <HAL_Delay+0x28>
  {
  }
}
 800356c:	bf00      	nop
 800356e:	bf00      	nop
 8003570:	3710      	adds	r7, #16
 8003572:	46bd      	mov	sp, r7
 8003574:	bd80      	pop	{r7, pc}
 8003576:	bf00      	nop
 8003578:	20000040 	.word	0x20000040

0800357c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800357c:	b480      	push	{r7}
 800357e:	b085      	sub	sp, #20
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	f003 0307 	and.w	r3, r3, #7
 800358a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800358c:	4b0c      	ldr	r3, [pc, #48]	; (80035c0 <__NVIC_SetPriorityGrouping+0x44>)
 800358e:	68db      	ldr	r3, [r3, #12]
 8003590:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003592:	68ba      	ldr	r2, [r7, #8]
 8003594:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003598:	4013      	ands	r3, r2
 800359a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80035a0:	68bb      	ldr	r3, [r7, #8]
 80035a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80035a4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80035a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80035ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80035ae:	4a04      	ldr	r2, [pc, #16]	; (80035c0 <__NVIC_SetPriorityGrouping+0x44>)
 80035b0:	68bb      	ldr	r3, [r7, #8]
 80035b2:	60d3      	str	r3, [r2, #12]
}
 80035b4:	bf00      	nop
 80035b6:	3714      	adds	r7, #20
 80035b8:	46bd      	mov	sp, r7
 80035ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035be:	4770      	bx	lr
 80035c0:	e000ed00 	.word	0xe000ed00

080035c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80035c4:	b480      	push	{r7}
 80035c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80035c8:	4b04      	ldr	r3, [pc, #16]	; (80035dc <__NVIC_GetPriorityGrouping+0x18>)
 80035ca:	68db      	ldr	r3, [r3, #12]
 80035cc:	0a1b      	lsrs	r3, r3, #8
 80035ce:	f003 0307 	and.w	r3, r3, #7
}
 80035d2:	4618      	mov	r0, r3
 80035d4:	46bd      	mov	sp, r7
 80035d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035da:	4770      	bx	lr
 80035dc:	e000ed00 	.word	0xe000ed00

080035e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80035e0:	b480      	push	{r7}
 80035e2:	b083      	sub	sp, #12
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	4603      	mov	r3, r0
 80035e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	db0b      	blt.n	800360a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80035f2:	79fb      	ldrb	r3, [r7, #7]
 80035f4:	f003 021f 	and.w	r2, r3, #31
 80035f8:	4907      	ldr	r1, [pc, #28]	; (8003618 <__NVIC_EnableIRQ+0x38>)
 80035fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035fe:	095b      	lsrs	r3, r3, #5
 8003600:	2001      	movs	r0, #1
 8003602:	fa00 f202 	lsl.w	r2, r0, r2
 8003606:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800360a:	bf00      	nop
 800360c:	370c      	adds	r7, #12
 800360e:	46bd      	mov	sp, r7
 8003610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003614:	4770      	bx	lr
 8003616:	bf00      	nop
 8003618:	e000e100 	.word	0xe000e100

0800361c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800361c:	b480      	push	{r7}
 800361e:	b083      	sub	sp, #12
 8003620:	af00      	add	r7, sp, #0
 8003622:	4603      	mov	r3, r0
 8003624:	6039      	str	r1, [r7, #0]
 8003626:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003628:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800362c:	2b00      	cmp	r3, #0
 800362e:	db0a      	blt.n	8003646 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	b2da      	uxtb	r2, r3
 8003634:	490c      	ldr	r1, [pc, #48]	; (8003668 <__NVIC_SetPriority+0x4c>)
 8003636:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800363a:	0112      	lsls	r2, r2, #4
 800363c:	b2d2      	uxtb	r2, r2
 800363e:	440b      	add	r3, r1
 8003640:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003644:	e00a      	b.n	800365c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003646:	683b      	ldr	r3, [r7, #0]
 8003648:	b2da      	uxtb	r2, r3
 800364a:	4908      	ldr	r1, [pc, #32]	; (800366c <__NVIC_SetPriority+0x50>)
 800364c:	79fb      	ldrb	r3, [r7, #7]
 800364e:	f003 030f 	and.w	r3, r3, #15
 8003652:	3b04      	subs	r3, #4
 8003654:	0112      	lsls	r2, r2, #4
 8003656:	b2d2      	uxtb	r2, r2
 8003658:	440b      	add	r3, r1
 800365a:	761a      	strb	r2, [r3, #24]
}
 800365c:	bf00      	nop
 800365e:	370c      	adds	r7, #12
 8003660:	46bd      	mov	sp, r7
 8003662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003666:	4770      	bx	lr
 8003668:	e000e100 	.word	0xe000e100
 800366c:	e000ed00 	.word	0xe000ed00

08003670 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003670:	b480      	push	{r7}
 8003672:	b089      	sub	sp, #36	; 0x24
 8003674:	af00      	add	r7, sp, #0
 8003676:	60f8      	str	r0, [r7, #12]
 8003678:	60b9      	str	r1, [r7, #8]
 800367a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	f003 0307 	and.w	r3, r3, #7
 8003682:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003684:	69fb      	ldr	r3, [r7, #28]
 8003686:	f1c3 0307 	rsb	r3, r3, #7
 800368a:	2b04      	cmp	r3, #4
 800368c:	bf28      	it	cs
 800368e:	2304      	movcs	r3, #4
 8003690:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003692:	69fb      	ldr	r3, [r7, #28]
 8003694:	3304      	adds	r3, #4
 8003696:	2b06      	cmp	r3, #6
 8003698:	d902      	bls.n	80036a0 <NVIC_EncodePriority+0x30>
 800369a:	69fb      	ldr	r3, [r7, #28]
 800369c:	3b03      	subs	r3, #3
 800369e:	e000      	b.n	80036a2 <NVIC_EncodePriority+0x32>
 80036a0:	2300      	movs	r3, #0
 80036a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80036a4:	f04f 32ff 	mov.w	r2, #4294967295
 80036a8:	69bb      	ldr	r3, [r7, #24]
 80036aa:	fa02 f303 	lsl.w	r3, r2, r3
 80036ae:	43da      	mvns	r2, r3
 80036b0:	68bb      	ldr	r3, [r7, #8]
 80036b2:	401a      	ands	r2, r3
 80036b4:	697b      	ldr	r3, [r7, #20]
 80036b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80036b8:	f04f 31ff 	mov.w	r1, #4294967295
 80036bc:	697b      	ldr	r3, [r7, #20]
 80036be:	fa01 f303 	lsl.w	r3, r1, r3
 80036c2:	43d9      	mvns	r1, r3
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80036c8:	4313      	orrs	r3, r2
         );
}
 80036ca:	4618      	mov	r0, r3
 80036cc:	3724      	adds	r7, #36	; 0x24
 80036ce:	46bd      	mov	sp, r7
 80036d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d4:	4770      	bx	lr

080036d6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80036d6:	b580      	push	{r7, lr}
 80036d8:	b082      	sub	sp, #8
 80036da:	af00      	add	r7, sp, #0
 80036dc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80036de:	6878      	ldr	r0, [r7, #4]
 80036e0:	f7ff ff4c 	bl	800357c <__NVIC_SetPriorityGrouping>
}
 80036e4:	bf00      	nop
 80036e6:	3708      	adds	r7, #8
 80036e8:	46bd      	mov	sp, r7
 80036ea:	bd80      	pop	{r7, pc}

080036ec <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b086      	sub	sp, #24
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	4603      	mov	r3, r0
 80036f4:	60b9      	str	r1, [r7, #8]
 80036f6:	607a      	str	r2, [r7, #4]
 80036f8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80036fa:	2300      	movs	r3, #0
 80036fc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80036fe:	f7ff ff61 	bl	80035c4 <__NVIC_GetPriorityGrouping>
 8003702:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003704:	687a      	ldr	r2, [r7, #4]
 8003706:	68b9      	ldr	r1, [r7, #8]
 8003708:	6978      	ldr	r0, [r7, #20]
 800370a:	f7ff ffb1 	bl	8003670 <NVIC_EncodePriority>
 800370e:	4602      	mov	r2, r0
 8003710:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003714:	4611      	mov	r1, r2
 8003716:	4618      	mov	r0, r3
 8003718:	f7ff ff80 	bl	800361c <__NVIC_SetPriority>
}
 800371c:	bf00      	nop
 800371e:	3718      	adds	r7, #24
 8003720:	46bd      	mov	sp, r7
 8003722:	bd80      	pop	{r7, pc}

08003724 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	b082      	sub	sp, #8
 8003728:	af00      	add	r7, sp, #0
 800372a:	4603      	mov	r3, r0
 800372c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800372e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003732:	4618      	mov	r0, r3
 8003734:	f7ff ff54 	bl	80035e0 <__NVIC_EnableIRQ>
}
 8003738:	bf00      	nop
 800373a:	3708      	adds	r7, #8
 800373c:	46bd      	mov	sp, r7
 800373e:	bd80      	pop	{r7, pc}

08003740 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b086      	sub	sp, #24
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003748:	2300      	movs	r3, #0
 800374a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800374c:	f7ff fee6 	bl	800351c <HAL_GetTick>
 8003750:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	2b00      	cmp	r3, #0
 8003756:	d101      	bne.n	800375c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003758:	2301      	movs	r3, #1
 800375a:	e099      	b.n	8003890 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2202      	movs	r2, #2
 8003760:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2200      	movs	r2, #0
 8003768:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	681a      	ldr	r2, [r3, #0]
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f022 0201 	bic.w	r2, r2, #1
 800377a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800377c:	e00f      	b.n	800379e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800377e:	f7ff fecd 	bl	800351c <HAL_GetTick>
 8003782:	4602      	mov	r2, r0
 8003784:	693b      	ldr	r3, [r7, #16]
 8003786:	1ad3      	subs	r3, r2, r3
 8003788:	2b05      	cmp	r3, #5
 800378a:	d908      	bls.n	800379e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2220      	movs	r2, #32
 8003790:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	2203      	movs	r2, #3
 8003796:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800379a:	2303      	movs	r3, #3
 800379c:	e078      	b.n	8003890 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f003 0301 	and.w	r3, r3, #1
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d1e8      	bne.n	800377e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80037b4:	697a      	ldr	r2, [r7, #20]
 80037b6:	4b38      	ldr	r3, [pc, #224]	; (8003898 <HAL_DMA_Init+0x158>)
 80037b8:	4013      	ands	r3, r2
 80037ba:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	685a      	ldr	r2, [r3, #4]
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	689b      	ldr	r3, [r3, #8]
 80037c4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80037ca:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	691b      	ldr	r3, [r3, #16]
 80037d0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80037d6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	699b      	ldr	r3, [r3, #24]
 80037dc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80037e2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	6a1b      	ldr	r3, [r3, #32]
 80037e8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80037ea:	697a      	ldr	r2, [r7, #20]
 80037ec:	4313      	orrs	r3, r2
 80037ee:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037f4:	2b04      	cmp	r3, #4
 80037f6:	d107      	bne.n	8003808 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003800:	4313      	orrs	r3, r2
 8003802:	697a      	ldr	r2, [r7, #20]
 8003804:	4313      	orrs	r3, r2
 8003806:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	697a      	ldr	r2, [r7, #20]
 800380e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	695b      	ldr	r3, [r3, #20]
 8003816:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003818:	697b      	ldr	r3, [r7, #20]
 800381a:	f023 0307 	bic.w	r3, r3, #7
 800381e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003824:	697a      	ldr	r2, [r7, #20]
 8003826:	4313      	orrs	r3, r2
 8003828:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800382e:	2b04      	cmp	r3, #4
 8003830:	d117      	bne.n	8003862 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003836:	697a      	ldr	r2, [r7, #20]
 8003838:	4313      	orrs	r3, r2
 800383a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003840:	2b00      	cmp	r3, #0
 8003842:	d00e      	beq.n	8003862 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003844:	6878      	ldr	r0, [r7, #4]
 8003846:	f000 fa91 	bl	8003d6c <DMA_CheckFifoParam>
 800384a:	4603      	mov	r3, r0
 800384c:	2b00      	cmp	r3, #0
 800384e:	d008      	beq.n	8003862 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2240      	movs	r2, #64	; 0x40
 8003854:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	2201      	movs	r2, #1
 800385a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800385e:	2301      	movs	r3, #1
 8003860:	e016      	b.n	8003890 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	697a      	ldr	r2, [r7, #20]
 8003868:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800386a:	6878      	ldr	r0, [r7, #4]
 800386c:	f000 fa48 	bl	8003d00 <DMA_CalcBaseAndBitshift>
 8003870:	4603      	mov	r3, r0
 8003872:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003878:	223f      	movs	r2, #63	; 0x3f
 800387a:	409a      	lsls	r2, r3
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2200      	movs	r2, #0
 8003884:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2201      	movs	r2, #1
 800388a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800388e:	2300      	movs	r3, #0
}
 8003890:	4618      	mov	r0, r3
 8003892:	3718      	adds	r7, #24
 8003894:	46bd      	mov	sp, r7
 8003896:	bd80      	pop	{r7, pc}
 8003898:	f010803f 	.word	0xf010803f

0800389c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800389c:	b580      	push	{r7, lr}
 800389e:	b086      	sub	sp, #24
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	60f8      	str	r0, [r7, #12]
 80038a4:	60b9      	str	r1, [r7, #8]
 80038a6:	607a      	str	r2, [r7, #4]
 80038a8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80038aa:	2300      	movs	r3, #0
 80038ac:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038b2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80038ba:	2b01      	cmp	r3, #1
 80038bc:	d101      	bne.n	80038c2 <HAL_DMA_Start_IT+0x26>
 80038be:	2302      	movs	r3, #2
 80038c0:	e040      	b.n	8003944 <HAL_DMA_Start_IT+0xa8>
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	2201      	movs	r2, #1
 80038c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80038d0:	b2db      	uxtb	r3, r3
 80038d2:	2b01      	cmp	r3, #1
 80038d4:	d12f      	bne.n	8003936 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	2202      	movs	r2, #2
 80038da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	2200      	movs	r2, #0
 80038e2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80038e4:	683b      	ldr	r3, [r7, #0]
 80038e6:	687a      	ldr	r2, [r7, #4]
 80038e8:	68b9      	ldr	r1, [r7, #8]
 80038ea:	68f8      	ldr	r0, [r7, #12]
 80038ec:	f000 f9da 	bl	8003ca4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038f4:	223f      	movs	r2, #63	; 0x3f
 80038f6:	409a      	lsls	r2, r3
 80038f8:	693b      	ldr	r3, [r7, #16]
 80038fa:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	681a      	ldr	r2, [r3, #0]
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f042 0216 	orr.w	r2, r2, #22
 800390a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003910:	2b00      	cmp	r3, #0
 8003912:	d007      	beq.n	8003924 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	681a      	ldr	r2, [r3, #0]
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f042 0208 	orr.w	r2, r2, #8
 8003922:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	681a      	ldr	r2, [r3, #0]
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f042 0201 	orr.w	r2, r2, #1
 8003932:	601a      	str	r2, [r3, #0]
 8003934:	e005      	b.n	8003942 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	2200      	movs	r2, #0
 800393a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800393e:	2302      	movs	r3, #2
 8003940:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003942:	7dfb      	ldrb	r3, [r7, #23]
}
 8003944:	4618      	mov	r0, r3
 8003946:	3718      	adds	r7, #24
 8003948:	46bd      	mov	sp, r7
 800394a:	bd80      	pop	{r7, pc}

0800394c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800394c:	b480      	push	{r7}
 800394e:	b083      	sub	sp, #12
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800395a:	b2db      	uxtb	r3, r3
 800395c:	2b02      	cmp	r3, #2
 800395e:	d004      	beq.n	800396a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2280      	movs	r2, #128	; 0x80
 8003964:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003966:	2301      	movs	r3, #1
 8003968:	e00c      	b.n	8003984 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	2205      	movs	r2, #5
 800396e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	681a      	ldr	r2, [r3, #0]
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f022 0201 	bic.w	r2, r2, #1
 8003980:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003982:	2300      	movs	r3, #0
}
 8003984:	4618      	mov	r0, r3
 8003986:	370c      	adds	r7, #12
 8003988:	46bd      	mov	sp, r7
 800398a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398e:	4770      	bx	lr

08003990 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	b086      	sub	sp, #24
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003998:	2300      	movs	r3, #0
 800399a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800399c:	4b8e      	ldr	r3, [pc, #568]	; (8003bd8 <HAL_DMA_IRQHandler+0x248>)
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	4a8e      	ldr	r2, [pc, #568]	; (8003bdc <HAL_DMA_IRQHandler+0x24c>)
 80039a2:	fba2 2303 	umull	r2, r3, r2, r3
 80039a6:	0a9b      	lsrs	r3, r3, #10
 80039a8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039ae:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80039b0:	693b      	ldr	r3, [r7, #16]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039ba:	2208      	movs	r2, #8
 80039bc:	409a      	lsls	r2, r3
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	4013      	ands	r3, r2
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d01a      	beq.n	80039fc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f003 0304 	and.w	r3, r3, #4
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d013      	beq.n	80039fc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	681a      	ldr	r2, [r3, #0]
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f022 0204 	bic.w	r2, r2, #4
 80039e2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039e8:	2208      	movs	r2, #8
 80039ea:	409a      	lsls	r2, r3
 80039ec:	693b      	ldr	r3, [r7, #16]
 80039ee:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039f4:	f043 0201 	orr.w	r2, r3, #1
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a00:	2201      	movs	r2, #1
 8003a02:	409a      	lsls	r2, r3
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	4013      	ands	r3, r2
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d012      	beq.n	8003a32 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	695b      	ldr	r3, [r3, #20]
 8003a12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d00b      	beq.n	8003a32 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a1e:	2201      	movs	r2, #1
 8003a20:	409a      	lsls	r2, r3
 8003a22:	693b      	ldr	r3, [r7, #16]
 8003a24:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a2a:	f043 0202 	orr.w	r2, r3, #2
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a36:	2204      	movs	r2, #4
 8003a38:	409a      	lsls	r2, r3
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	4013      	ands	r3, r2
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d012      	beq.n	8003a68 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f003 0302 	and.w	r3, r3, #2
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d00b      	beq.n	8003a68 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a54:	2204      	movs	r2, #4
 8003a56:	409a      	lsls	r2, r3
 8003a58:	693b      	ldr	r3, [r7, #16]
 8003a5a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a60:	f043 0204 	orr.w	r2, r3, #4
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a6c:	2210      	movs	r2, #16
 8003a6e:	409a      	lsls	r2, r3
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	4013      	ands	r3, r2
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d043      	beq.n	8003b00 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f003 0308 	and.w	r3, r3, #8
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d03c      	beq.n	8003b00 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a8a:	2210      	movs	r2, #16
 8003a8c:	409a      	lsls	r2, r3
 8003a8e:	693b      	ldr	r3, [r7, #16]
 8003a90:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d018      	beq.n	8003ad2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d108      	bne.n	8003ac0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d024      	beq.n	8003b00 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aba:	6878      	ldr	r0, [r7, #4]
 8003abc:	4798      	blx	r3
 8003abe:	e01f      	b.n	8003b00 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d01b      	beq.n	8003b00 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003acc:	6878      	ldr	r0, [r7, #4]
 8003ace:	4798      	blx	r3
 8003ad0:	e016      	b.n	8003b00 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d107      	bne.n	8003af0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	681a      	ldr	r2, [r3, #0]
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f022 0208 	bic.w	r2, r2, #8
 8003aee:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d003      	beq.n	8003b00 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003afc:	6878      	ldr	r0, [r7, #4]
 8003afe:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b04:	2220      	movs	r2, #32
 8003b06:	409a      	lsls	r2, r3
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	4013      	ands	r3, r2
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	f000 808f 	beq.w	8003c30 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f003 0310 	and.w	r3, r3, #16
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	f000 8087 	beq.w	8003c30 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b26:	2220      	movs	r2, #32
 8003b28:	409a      	lsls	r2, r3
 8003b2a:	693b      	ldr	r3, [r7, #16]
 8003b2c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003b34:	b2db      	uxtb	r3, r3
 8003b36:	2b05      	cmp	r3, #5
 8003b38:	d136      	bne.n	8003ba8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	681a      	ldr	r2, [r3, #0]
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f022 0216 	bic.w	r2, r2, #22
 8003b48:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	695a      	ldr	r2, [r3, #20]
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003b58:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d103      	bne.n	8003b6a <HAL_DMA_IRQHandler+0x1da>
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d007      	beq.n	8003b7a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	681a      	ldr	r2, [r3, #0]
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f022 0208 	bic.w	r2, r2, #8
 8003b78:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b7e:	223f      	movs	r2, #63	; 0x3f
 8003b80:	409a      	lsls	r2, r3
 8003b82:	693b      	ldr	r3, [r7, #16]
 8003b84:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	2201      	movs	r2, #1
 8003b8a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	2200      	movs	r2, #0
 8003b92:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d07e      	beq.n	8003c9c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ba2:	6878      	ldr	r0, [r7, #4]
 8003ba4:	4798      	blx	r3
        }
        return;
 8003ba6:	e079      	b.n	8003c9c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d01d      	beq.n	8003bf2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d10d      	bne.n	8003be0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d031      	beq.n	8003c30 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bd0:	6878      	ldr	r0, [r7, #4]
 8003bd2:	4798      	blx	r3
 8003bd4:	e02c      	b.n	8003c30 <HAL_DMA_IRQHandler+0x2a0>
 8003bd6:	bf00      	nop
 8003bd8:	20000038 	.word	0x20000038
 8003bdc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d023      	beq.n	8003c30 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bec:	6878      	ldr	r0, [r7, #4]
 8003bee:	4798      	blx	r3
 8003bf0:	e01e      	b.n	8003c30 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d10f      	bne.n	8003c20 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	681a      	ldr	r2, [r3, #0]
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f022 0210 	bic.w	r2, r2, #16
 8003c0e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2201      	movs	r2, #1
 8003c14:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d003      	beq.n	8003c30 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c2c:	6878      	ldr	r0, [r7, #4]
 8003c2e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d032      	beq.n	8003c9e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c3c:	f003 0301 	and.w	r3, r3, #1
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d022      	beq.n	8003c8a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2205      	movs	r2, #5
 8003c48:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	681a      	ldr	r2, [r3, #0]
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f022 0201 	bic.w	r2, r2, #1
 8003c5a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003c5c:	68bb      	ldr	r3, [r7, #8]
 8003c5e:	3301      	adds	r3, #1
 8003c60:	60bb      	str	r3, [r7, #8]
 8003c62:	697a      	ldr	r2, [r7, #20]
 8003c64:	429a      	cmp	r2, r3
 8003c66:	d307      	bcc.n	8003c78 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f003 0301 	and.w	r3, r3, #1
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d1f2      	bne.n	8003c5c <HAL_DMA_IRQHandler+0x2cc>
 8003c76:	e000      	b.n	8003c7a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003c78:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	2201      	movs	r2, #1
 8003c7e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2200      	movs	r2, #0
 8003c86:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d005      	beq.n	8003c9e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c96:	6878      	ldr	r0, [r7, #4]
 8003c98:	4798      	blx	r3
 8003c9a:	e000      	b.n	8003c9e <HAL_DMA_IRQHandler+0x30e>
        return;
 8003c9c:	bf00      	nop
    }
  }
}
 8003c9e:	3718      	adds	r7, #24
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	bd80      	pop	{r7, pc}

08003ca4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003ca4:	b480      	push	{r7}
 8003ca6:	b085      	sub	sp, #20
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	60f8      	str	r0, [r7, #12]
 8003cac:	60b9      	str	r1, [r7, #8]
 8003cae:	607a      	str	r2, [r7, #4]
 8003cb0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	681a      	ldr	r2, [r3, #0]
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003cc0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	683a      	ldr	r2, [r7, #0]
 8003cc8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	689b      	ldr	r3, [r3, #8]
 8003cce:	2b40      	cmp	r3, #64	; 0x40
 8003cd0:	d108      	bne.n	8003ce4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	687a      	ldr	r2, [r7, #4]
 8003cd8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	68ba      	ldr	r2, [r7, #8]
 8003ce0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003ce2:	e007      	b.n	8003cf4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	68ba      	ldr	r2, [r7, #8]
 8003cea:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	687a      	ldr	r2, [r7, #4]
 8003cf2:	60da      	str	r2, [r3, #12]
}
 8003cf4:	bf00      	nop
 8003cf6:	3714      	adds	r7, #20
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfe:	4770      	bx	lr

08003d00 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003d00:	b480      	push	{r7}
 8003d02:	b085      	sub	sp, #20
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	b2db      	uxtb	r3, r3
 8003d0e:	3b10      	subs	r3, #16
 8003d10:	4a14      	ldr	r2, [pc, #80]	; (8003d64 <DMA_CalcBaseAndBitshift+0x64>)
 8003d12:	fba2 2303 	umull	r2, r3, r2, r3
 8003d16:	091b      	lsrs	r3, r3, #4
 8003d18:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003d1a:	4a13      	ldr	r2, [pc, #76]	; (8003d68 <DMA_CalcBaseAndBitshift+0x68>)
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	4413      	add	r3, r2
 8003d20:	781b      	ldrb	r3, [r3, #0]
 8003d22:	461a      	mov	r2, r3
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	2b03      	cmp	r3, #3
 8003d2c:	d909      	bls.n	8003d42 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003d36:	f023 0303 	bic.w	r3, r3, #3
 8003d3a:	1d1a      	adds	r2, r3, #4
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	659a      	str	r2, [r3, #88]	; 0x58
 8003d40:	e007      	b.n	8003d52 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003d4a:	f023 0303 	bic.w	r3, r3, #3
 8003d4e:	687a      	ldr	r2, [r7, #4]
 8003d50:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003d56:	4618      	mov	r0, r3
 8003d58:	3714      	adds	r7, #20
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d60:	4770      	bx	lr
 8003d62:	bf00      	nop
 8003d64:	aaaaaaab 	.word	0xaaaaaaab
 8003d68:	08011598 	.word	0x08011598

08003d6c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003d6c:	b480      	push	{r7}
 8003d6e:	b085      	sub	sp, #20
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003d74:	2300      	movs	r3, #0
 8003d76:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d7c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	699b      	ldr	r3, [r3, #24]
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d11f      	bne.n	8003dc6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003d86:	68bb      	ldr	r3, [r7, #8]
 8003d88:	2b03      	cmp	r3, #3
 8003d8a:	d856      	bhi.n	8003e3a <DMA_CheckFifoParam+0xce>
 8003d8c:	a201      	add	r2, pc, #4	; (adr r2, 8003d94 <DMA_CheckFifoParam+0x28>)
 8003d8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d92:	bf00      	nop
 8003d94:	08003da5 	.word	0x08003da5
 8003d98:	08003db7 	.word	0x08003db7
 8003d9c:	08003da5 	.word	0x08003da5
 8003da0:	08003e3b 	.word	0x08003e3b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003da8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d046      	beq.n	8003e3e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003db0:	2301      	movs	r3, #1
 8003db2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003db4:	e043      	b.n	8003e3e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dba:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003dbe:	d140      	bne.n	8003e42 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003dc0:	2301      	movs	r3, #1
 8003dc2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003dc4:	e03d      	b.n	8003e42 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	699b      	ldr	r3, [r3, #24]
 8003dca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003dce:	d121      	bne.n	8003e14 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003dd0:	68bb      	ldr	r3, [r7, #8]
 8003dd2:	2b03      	cmp	r3, #3
 8003dd4:	d837      	bhi.n	8003e46 <DMA_CheckFifoParam+0xda>
 8003dd6:	a201      	add	r2, pc, #4	; (adr r2, 8003ddc <DMA_CheckFifoParam+0x70>)
 8003dd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ddc:	08003ded 	.word	0x08003ded
 8003de0:	08003df3 	.word	0x08003df3
 8003de4:	08003ded 	.word	0x08003ded
 8003de8:	08003e05 	.word	0x08003e05
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003dec:	2301      	movs	r3, #1
 8003dee:	73fb      	strb	r3, [r7, #15]
      break;
 8003df0:	e030      	b.n	8003e54 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003df6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d025      	beq.n	8003e4a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003dfe:	2301      	movs	r3, #1
 8003e00:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e02:	e022      	b.n	8003e4a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e08:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003e0c:	d11f      	bne.n	8003e4e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003e0e:	2301      	movs	r3, #1
 8003e10:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003e12:	e01c      	b.n	8003e4e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003e14:	68bb      	ldr	r3, [r7, #8]
 8003e16:	2b02      	cmp	r3, #2
 8003e18:	d903      	bls.n	8003e22 <DMA_CheckFifoParam+0xb6>
 8003e1a:	68bb      	ldr	r3, [r7, #8]
 8003e1c:	2b03      	cmp	r3, #3
 8003e1e:	d003      	beq.n	8003e28 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003e20:	e018      	b.n	8003e54 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003e22:	2301      	movs	r3, #1
 8003e24:	73fb      	strb	r3, [r7, #15]
      break;
 8003e26:	e015      	b.n	8003e54 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e2c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d00e      	beq.n	8003e52 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003e34:	2301      	movs	r3, #1
 8003e36:	73fb      	strb	r3, [r7, #15]
      break;
 8003e38:	e00b      	b.n	8003e52 <DMA_CheckFifoParam+0xe6>
      break;
 8003e3a:	bf00      	nop
 8003e3c:	e00a      	b.n	8003e54 <DMA_CheckFifoParam+0xe8>
      break;
 8003e3e:	bf00      	nop
 8003e40:	e008      	b.n	8003e54 <DMA_CheckFifoParam+0xe8>
      break;
 8003e42:	bf00      	nop
 8003e44:	e006      	b.n	8003e54 <DMA_CheckFifoParam+0xe8>
      break;
 8003e46:	bf00      	nop
 8003e48:	e004      	b.n	8003e54 <DMA_CheckFifoParam+0xe8>
      break;
 8003e4a:	bf00      	nop
 8003e4c:	e002      	b.n	8003e54 <DMA_CheckFifoParam+0xe8>
      break;   
 8003e4e:	bf00      	nop
 8003e50:	e000      	b.n	8003e54 <DMA_CheckFifoParam+0xe8>
      break;
 8003e52:	bf00      	nop
    }
  } 
  
  return status; 
 8003e54:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e56:	4618      	mov	r0, r3
 8003e58:	3714      	adds	r7, #20
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e60:	4770      	bx	lr
 8003e62:	bf00      	nop

08003e64 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003e64:	b480      	push	{r7}
 8003e66:	b089      	sub	sp, #36	; 0x24
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]
 8003e6c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003e6e:	2300      	movs	r3, #0
 8003e70:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003e72:	2300      	movs	r3, #0
 8003e74:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003e76:	2300      	movs	r3, #0
 8003e78:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003e7a:	2300      	movs	r3, #0
 8003e7c:	61fb      	str	r3, [r7, #28]
 8003e7e:	e159      	b.n	8004134 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003e80:	2201      	movs	r2, #1
 8003e82:	69fb      	ldr	r3, [r7, #28]
 8003e84:	fa02 f303 	lsl.w	r3, r2, r3
 8003e88:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003e8a:	683b      	ldr	r3, [r7, #0]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	697a      	ldr	r2, [r7, #20]
 8003e90:	4013      	ands	r3, r2
 8003e92:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003e94:	693a      	ldr	r2, [r7, #16]
 8003e96:	697b      	ldr	r3, [r7, #20]
 8003e98:	429a      	cmp	r2, r3
 8003e9a:	f040 8148 	bne.w	800412e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003e9e:	683b      	ldr	r3, [r7, #0]
 8003ea0:	685b      	ldr	r3, [r3, #4]
 8003ea2:	f003 0303 	and.w	r3, r3, #3
 8003ea6:	2b01      	cmp	r3, #1
 8003ea8:	d005      	beq.n	8003eb6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003eaa:	683b      	ldr	r3, [r7, #0]
 8003eac:	685b      	ldr	r3, [r3, #4]
 8003eae:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003eb2:	2b02      	cmp	r3, #2
 8003eb4:	d130      	bne.n	8003f18 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	689b      	ldr	r3, [r3, #8]
 8003eba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003ebc:	69fb      	ldr	r3, [r7, #28]
 8003ebe:	005b      	lsls	r3, r3, #1
 8003ec0:	2203      	movs	r2, #3
 8003ec2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ec6:	43db      	mvns	r3, r3
 8003ec8:	69ba      	ldr	r2, [r7, #24]
 8003eca:	4013      	ands	r3, r2
 8003ecc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003ece:	683b      	ldr	r3, [r7, #0]
 8003ed0:	68da      	ldr	r2, [r3, #12]
 8003ed2:	69fb      	ldr	r3, [r7, #28]
 8003ed4:	005b      	lsls	r3, r3, #1
 8003ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8003eda:	69ba      	ldr	r2, [r7, #24]
 8003edc:	4313      	orrs	r3, r2
 8003ede:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	69ba      	ldr	r2, [r7, #24]
 8003ee4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	685b      	ldr	r3, [r3, #4]
 8003eea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003eec:	2201      	movs	r2, #1
 8003eee:	69fb      	ldr	r3, [r7, #28]
 8003ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ef4:	43db      	mvns	r3, r3
 8003ef6:	69ba      	ldr	r2, [r7, #24]
 8003ef8:	4013      	ands	r3, r2
 8003efa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003efc:	683b      	ldr	r3, [r7, #0]
 8003efe:	685b      	ldr	r3, [r3, #4]
 8003f00:	091b      	lsrs	r3, r3, #4
 8003f02:	f003 0201 	and.w	r2, r3, #1
 8003f06:	69fb      	ldr	r3, [r7, #28]
 8003f08:	fa02 f303 	lsl.w	r3, r2, r3
 8003f0c:	69ba      	ldr	r2, [r7, #24]
 8003f0e:	4313      	orrs	r3, r2
 8003f10:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	69ba      	ldr	r2, [r7, #24]
 8003f16:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	685b      	ldr	r3, [r3, #4]
 8003f1c:	f003 0303 	and.w	r3, r3, #3
 8003f20:	2b03      	cmp	r3, #3
 8003f22:	d017      	beq.n	8003f54 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	68db      	ldr	r3, [r3, #12]
 8003f28:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003f2a:	69fb      	ldr	r3, [r7, #28]
 8003f2c:	005b      	lsls	r3, r3, #1
 8003f2e:	2203      	movs	r2, #3
 8003f30:	fa02 f303 	lsl.w	r3, r2, r3
 8003f34:	43db      	mvns	r3, r3
 8003f36:	69ba      	ldr	r2, [r7, #24]
 8003f38:	4013      	ands	r3, r2
 8003f3a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003f3c:	683b      	ldr	r3, [r7, #0]
 8003f3e:	689a      	ldr	r2, [r3, #8]
 8003f40:	69fb      	ldr	r3, [r7, #28]
 8003f42:	005b      	lsls	r3, r3, #1
 8003f44:	fa02 f303 	lsl.w	r3, r2, r3
 8003f48:	69ba      	ldr	r2, [r7, #24]
 8003f4a:	4313      	orrs	r3, r2
 8003f4c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	69ba      	ldr	r2, [r7, #24]
 8003f52:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	685b      	ldr	r3, [r3, #4]
 8003f58:	f003 0303 	and.w	r3, r3, #3
 8003f5c:	2b02      	cmp	r3, #2
 8003f5e:	d123      	bne.n	8003fa8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003f60:	69fb      	ldr	r3, [r7, #28]
 8003f62:	08da      	lsrs	r2, r3, #3
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	3208      	adds	r2, #8
 8003f68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f6c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003f6e:	69fb      	ldr	r3, [r7, #28]
 8003f70:	f003 0307 	and.w	r3, r3, #7
 8003f74:	009b      	lsls	r3, r3, #2
 8003f76:	220f      	movs	r2, #15
 8003f78:	fa02 f303 	lsl.w	r3, r2, r3
 8003f7c:	43db      	mvns	r3, r3
 8003f7e:	69ba      	ldr	r2, [r7, #24]
 8003f80:	4013      	ands	r3, r2
 8003f82:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	691a      	ldr	r2, [r3, #16]
 8003f88:	69fb      	ldr	r3, [r7, #28]
 8003f8a:	f003 0307 	and.w	r3, r3, #7
 8003f8e:	009b      	lsls	r3, r3, #2
 8003f90:	fa02 f303 	lsl.w	r3, r2, r3
 8003f94:	69ba      	ldr	r2, [r7, #24]
 8003f96:	4313      	orrs	r3, r2
 8003f98:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003f9a:	69fb      	ldr	r3, [r7, #28]
 8003f9c:	08da      	lsrs	r2, r3, #3
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	3208      	adds	r2, #8
 8003fa2:	69b9      	ldr	r1, [r7, #24]
 8003fa4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003fae:	69fb      	ldr	r3, [r7, #28]
 8003fb0:	005b      	lsls	r3, r3, #1
 8003fb2:	2203      	movs	r2, #3
 8003fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8003fb8:	43db      	mvns	r3, r3
 8003fba:	69ba      	ldr	r2, [r7, #24]
 8003fbc:	4013      	ands	r3, r2
 8003fbe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003fc0:	683b      	ldr	r3, [r7, #0]
 8003fc2:	685b      	ldr	r3, [r3, #4]
 8003fc4:	f003 0203 	and.w	r2, r3, #3
 8003fc8:	69fb      	ldr	r3, [r7, #28]
 8003fca:	005b      	lsls	r3, r3, #1
 8003fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8003fd0:	69ba      	ldr	r2, [r7, #24]
 8003fd2:	4313      	orrs	r3, r2
 8003fd4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	69ba      	ldr	r2, [r7, #24]
 8003fda:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003fdc:	683b      	ldr	r3, [r7, #0]
 8003fde:	685b      	ldr	r3, [r3, #4]
 8003fe0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	f000 80a2 	beq.w	800412e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003fea:	2300      	movs	r3, #0
 8003fec:	60fb      	str	r3, [r7, #12]
 8003fee:	4b57      	ldr	r3, [pc, #348]	; (800414c <HAL_GPIO_Init+0x2e8>)
 8003ff0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ff2:	4a56      	ldr	r2, [pc, #344]	; (800414c <HAL_GPIO_Init+0x2e8>)
 8003ff4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003ff8:	6453      	str	r3, [r2, #68]	; 0x44
 8003ffa:	4b54      	ldr	r3, [pc, #336]	; (800414c <HAL_GPIO_Init+0x2e8>)
 8003ffc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ffe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004002:	60fb      	str	r3, [r7, #12]
 8004004:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004006:	4a52      	ldr	r2, [pc, #328]	; (8004150 <HAL_GPIO_Init+0x2ec>)
 8004008:	69fb      	ldr	r3, [r7, #28]
 800400a:	089b      	lsrs	r3, r3, #2
 800400c:	3302      	adds	r3, #2
 800400e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004012:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004014:	69fb      	ldr	r3, [r7, #28]
 8004016:	f003 0303 	and.w	r3, r3, #3
 800401a:	009b      	lsls	r3, r3, #2
 800401c:	220f      	movs	r2, #15
 800401e:	fa02 f303 	lsl.w	r3, r2, r3
 8004022:	43db      	mvns	r3, r3
 8004024:	69ba      	ldr	r2, [r7, #24]
 8004026:	4013      	ands	r3, r2
 8004028:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	4a49      	ldr	r2, [pc, #292]	; (8004154 <HAL_GPIO_Init+0x2f0>)
 800402e:	4293      	cmp	r3, r2
 8004030:	d019      	beq.n	8004066 <HAL_GPIO_Init+0x202>
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	4a48      	ldr	r2, [pc, #288]	; (8004158 <HAL_GPIO_Init+0x2f4>)
 8004036:	4293      	cmp	r3, r2
 8004038:	d013      	beq.n	8004062 <HAL_GPIO_Init+0x1fe>
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	4a47      	ldr	r2, [pc, #284]	; (800415c <HAL_GPIO_Init+0x2f8>)
 800403e:	4293      	cmp	r3, r2
 8004040:	d00d      	beq.n	800405e <HAL_GPIO_Init+0x1fa>
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	4a46      	ldr	r2, [pc, #280]	; (8004160 <HAL_GPIO_Init+0x2fc>)
 8004046:	4293      	cmp	r3, r2
 8004048:	d007      	beq.n	800405a <HAL_GPIO_Init+0x1f6>
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	4a45      	ldr	r2, [pc, #276]	; (8004164 <HAL_GPIO_Init+0x300>)
 800404e:	4293      	cmp	r3, r2
 8004050:	d101      	bne.n	8004056 <HAL_GPIO_Init+0x1f2>
 8004052:	2304      	movs	r3, #4
 8004054:	e008      	b.n	8004068 <HAL_GPIO_Init+0x204>
 8004056:	2307      	movs	r3, #7
 8004058:	e006      	b.n	8004068 <HAL_GPIO_Init+0x204>
 800405a:	2303      	movs	r3, #3
 800405c:	e004      	b.n	8004068 <HAL_GPIO_Init+0x204>
 800405e:	2302      	movs	r3, #2
 8004060:	e002      	b.n	8004068 <HAL_GPIO_Init+0x204>
 8004062:	2301      	movs	r3, #1
 8004064:	e000      	b.n	8004068 <HAL_GPIO_Init+0x204>
 8004066:	2300      	movs	r3, #0
 8004068:	69fa      	ldr	r2, [r7, #28]
 800406a:	f002 0203 	and.w	r2, r2, #3
 800406e:	0092      	lsls	r2, r2, #2
 8004070:	4093      	lsls	r3, r2
 8004072:	69ba      	ldr	r2, [r7, #24]
 8004074:	4313      	orrs	r3, r2
 8004076:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004078:	4935      	ldr	r1, [pc, #212]	; (8004150 <HAL_GPIO_Init+0x2ec>)
 800407a:	69fb      	ldr	r3, [r7, #28]
 800407c:	089b      	lsrs	r3, r3, #2
 800407e:	3302      	adds	r3, #2
 8004080:	69ba      	ldr	r2, [r7, #24]
 8004082:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004086:	4b38      	ldr	r3, [pc, #224]	; (8004168 <HAL_GPIO_Init+0x304>)
 8004088:	689b      	ldr	r3, [r3, #8]
 800408a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800408c:	693b      	ldr	r3, [r7, #16]
 800408e:	43db      	mvns	r3, r3
 8004090:	69ba      	ldr	r2, [r7, #24]
 8004092:	4013      	ands	r3, r2
 8004094:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004096:	683b      	ldr	r3, [r7, #0]
 8004098:	685b      	ldr	r3, [r3, #4]
 800409a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d003      	beq.n	80040aa <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80040a2:	69ba      	ldr	r2, [r7, #24]
 80040a4:	693b      	ldr	r3, [r7, #16]
 80040a6:	4313      	orrs	r3, r2
 80040a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80040aa:	4a2f      	ldr	r2, [pc, #188]	; (8004168 <HAL_GPIO_Init+0x304>)
 80040ac:	69bb      	ldr	r3, [r7, #24]
 80040ae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80040b0:	4b2d      	ldr	r3, [pc, #180]	; (8004168 <HAL_GPIO_Init+0x304>)
 80040b2:	68db      	ldr	r3, [r3, #12]
 80040b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040b6:	693b      	ldr	r3, [r7, #16]
 80040b8:	43db      	mvns	r3, r3
 80040ba:	69ba      	ldr	r2, [r7, #24]
 80040bc:	4013      	ands	r3, r2
 80040be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80040c0:	683b      	ldr	r3, [r7, #0]
 80040c2:	685b      	ldr	r3, [r3, #4]
 80040c4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d003      	beq.n	80040d4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80040cc:	69ba      	ldr	r2, [r7, #24]
 80040ce:	693b      	ldr	r3, [r7, #16]
 80040d0:	4313      	orrs	r3, r2
 80040d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80040d4:	4a24      	ldr	r2, [pc, #144]	; (8004168 <HAL_GPIO_Init+0x304>)
 80040d6:	69bb      	ldr	r3, [r7, #24]
 80040d8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80040da:	4b23      	ldr	r3, [pc, #140]	; (8004168 <HAL_GPIO_Init+0x304>)
 80040dc:	685b      	ldr	r3, [r3, #4]
 80040de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040e0:	693b      	ldr	r3, [r7, #16]
 80040e2:	43db      	mvns	r3, r3
 80040e4:	69ba      	ldr	r2, [r7, #24]
 80040e6:	4013      	ands	r3, r2
 80040e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80040ea:	683b      	ldr	r3, [r7, #0]
 80040ec:	685b      	ldr	r3, [r3, #4]
 80040ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d003      	beq.n	80040fe <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80040f6:	69ba      	ldr	r2, [r7, #24]
 80040f8:	693b      	ldr	r3, [r7, #16]
 80040fa:	4313      	orrs	r3, r2
 80040fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80040fe:	4a1a      	ldr	r2, [pc, #104]	; (8004168 <HAL_GPIO_Init+0x304>)
 8004100:	69bb      	ldr	r3, [r7, #24]
 8004102:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004104:	4b18      	ldr	r3, [pc, #96]	; (8004168 <HAL_GPIO_Init+0x304>)
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800410a:	693b      	ldr	r3, [r7, #16]
 800410c:	43db      	mvns	r3, r3
 800410e:	69ba      	ldr	r2, [r7, #24]
 8004110:	4013      	ands	r3, r2
 8004112:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004114:	683b      	ldr	r3, [r7, #0]
 8004116:	685b      	ldr	r3, [r3, #4]
 8004118:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800411c:	2b00      	cmp	r3, #0
 800411e:	d003      	beq.n	8004128 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004120:	69ba      	ldr	r2, [r7, #24]
 8004122:	693b      	ldr	r3, [r7, #16]
 8004124:	4313      	orrs	r3, r2
 8004126:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004128:	4a0f      	ldr	r2, [pc, #60]	; (8004168 <HAL_GPIO_Init+0x304>)
 800412a:	69bb      	ldr	r3, [r7, #24]
 800412c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800412e:	69fb      	ldr	r3, [r7, #28]
 8004130:	3301      	adds	r3, #1
 8004132:	61fb      	str	r3, [r7, #28]
 8004134:	69fb      	ldr	r3, [r7, #28]
 8004136:	2b0f      	cmp	r3, #15
 8004138:	f67f aea2 	bls.w	8003e80 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800413c:	bf00      	nop
 800413e:	bf00      	nop
 8004140:	3724      	adds	r7, #36	; 0x24
 8004142:	46bd      	mov	sp, r7
 8004144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004148:	4770      	bx	lr
 800414a:	bf00      	nop
 800414c:	40023800 	.word	0x40023800
 8004150:	40013800 	.word	0x40013800
 8004154:	40020000 	.word	0x40020000
 8004158:	40020400 	.word	0x40020400
 800415c:	40020800 	.word	0x40020800
 8004160:	40020c00 	.word	0x40020c00
 8004164:	40021000 	.word	0x40021000
 8004168:	40013c00 	.word	0x40013c00

0800416c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800416c:	b480      	push	{r7}
 800416e:	b085      	sub	sp, #20
 8004170:	af00      	add	r7, sp, #0
 8004172:	6078      	str	r0, [r7, #4]
 8004174:	460b      	mov	r3, r1
 8004176:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	691a      	ldr	r2, [r3, #16]
 800417c:	887b      	ldrh	r3, [r7, #2]
 800417e:	4013      	ands	r3, r2
 8004180:	2b00      	cmp	r3, #0
 8004182:	d002      	beq.n	800418a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004184:	2301      	movs	r3, #1
 8004186:	73fb      	strb	r3, [r7, #15]
 8004188:	e001      	b.n	800418e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800418a:	2300      	movs	r3, #0
 800418c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800418e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004190:	4618      	mov	r0, r3
 8004192:	3714      	adds	r7, #20
 8004194:	46bd      	mov	sp, r7
 8004196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419a:	4770      	bx	lr

0800419c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800419c:	b480      	push	{r7}
 800419e:	b083      	sub	sp, #12
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	6078      	str	r0, [r7, #4]
 80041a4:	460b      	mov	r3, r1
 80041a6:	807b      	strh	r3, [r7, #2]
 80041a8:	4613      	mov	r3, r2
 80041aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80041ac:	787b      	ldrb	r3, [r7, #1]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d003      	beq.n	80041ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80041b2:	887a      	ldrh	r2, [r7, #2]
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80041b8:	e003      	b.n	80041c2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80041ba:	887b      	ldrh	r3, [r7, #2]
 80041bc:	041a      	lsls	r2, r3, #16
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	619a      	str	r2, [r3, #24]
}
 80041c2:	bf00      	nop
 80041c4:	370c      	adds	r7, #12
 80041c6:	46bd      	mov	sp, r7
 80041c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041cc:	4770      	bx	lr
	...

080041d0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b082      	sub	sp, #8
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	4603      	mov	r3, r0
 80041d8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80041da:	4b08      	ldr	r3, [pc, #32]	; (80041fc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80041dc:	695a      	ldr	r2, [r3, #20]
 80041de:	88fb      	ldrh	r3, [r7, #6]
 80041e0:	4013      	ands	r3, r2
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d006      	beq.n	80041f4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80041e6:	4a05      	ldr	r2, [pc, #20]	; (80041fc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80041e8:	88fb      	ldrh	r3, [r7, #6]
 80041ea:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80041ec:	88fb      	ldrh	r3, [r7, #6]
 80041ee:	4618      	mov	r0, r3
 80041f0:	f7fe fc7c 	bl	8002aec <HAL_GPIO_EXTI_Callback>
  }
}
 80041f4:	bf00      	nop
 80041f6:	3708      	adds	r7, #8
 80041f8:	46bd      	mov	sp, r7
 80041fa:	bd80      	pop	{r7, pc}
 80041fc:	40013c00 	.word	0x40013c00

08004200 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004200:	b580      	push	{r7, lr}
 8004202:	b084      	sub	sp, #16
 8004204:	af00      	add	r7, sp, #0
 8004206:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2b00      	cmp	r3, #0
 800420c:	d101      	bne.n	8004212 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800420e:	2301      	movs	r3, #1
 8004210:	e12b      	b.n	800446a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004218:	b2db      	uxtb	r3, r3
 800421a:	2b00      	cmp	r3, #0
 800421c:	d106      	bne.n	800422c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	2200      	movs	r2, #0
 8004222:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004226:	6878      	ldr	r0, [r7, #4]
 8004228:	f7fe fd5c 	bl	8002ce4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2224      	movs	r2, #36	; 0x24
 8004230:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	681a      	ldr	r2, [r3, #0]
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f022 0201 	bic.w	r2, r2, #1
 8004242:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	681a      	ldr	r2, [r3, #0]
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004252:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	681a      	ldr	r2, [r3, #0]
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004262:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004264:	f003 fbda 	bl	8007a1c <HAL_RCC_GetPCLK1Freq>
 8004268:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	685b      	ldr	r3, [r3, #4]
 800426e:	4a81      	ldr	r2, [pc, #516]	; (8004474 <HAL_I2C_Init+0x274>)
 8004270:	4293      	cmp	r3, r2
 8004272:	d807      	bhi.n	8004284 <HAL_I2C_Init+0x84>
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	4a80      	ldr	r2, [pc, #512]	; (8004478 <HAL_I2C_Init+0x278>)
 8004278:	4293      	cmp	r3, r2
 800427a:	bf94      	ite	ls
 800427c:	2301      	movls	r3, #1
 800427e:	2300      	movhi	r3, #0
 8004280:	b2db      	uxtb	r3, r3
 8004282:	e006      	b.n	8004292 <HAL_I2C_Init+0x92>
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	4a7d      	ldr	r2, [pc, #500]	; (800447c <HAL_I2C_Init+0x27c>)
 8004288:	4293      	cmp	r3, r2
 800428a:	bf94      	ite	ls
 800428c:	2301      	movls	r3, #1
 800428e:	2300      	movhi	r3, #0
 8004290:	b2db      	uxtb	r3, r3
 8004292:	2b00      	cmp	r3, #0
 8004294:	d001      	beq.n	800429a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004296:	2301      	movs	r3, #1
 8004298:	e0e7      	b.n	800446a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	4a78      	ldr	r2, [pc, #480]	; (8004480 <HAL_I2C_Init+0x280>)
 800429e:	fba2 2303 	umull	r2, r3, r2, r3
 80042a2:	0c9b      	lsrs	r3, r3, #18
 80042a4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	685b      	ldr	r3, [r3, #4]
 80042ac:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	68ba      	ldr	r2, [r7, #8]
 80042b6:	430a      	orrs	r2, r1
 80042b8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	6a1b      	ldr	r3, [r3, #32]
 80042c0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	685b      	ldr	r3, [r3, #4]
 80042c8:	4a6a      	ldr	r2, [pc, #424]	; (8004474 <HAL_I2C_Init+0x274>)
 80042ca:	4293      	cmp	r3, r2
 80042cc:	d802      	bhi.n	80042d4 <HAL_I2C_Init+0xd4>
 80042ce:	68bb      	ldr	r3, [r7, #8]
 80042d0:	3301      	adds	r3, #1
 80042d2:	e009      	b.n	80042e8 <HAL_I2C_Init+0xe8>
 80042d4:	68bb      	ldr	r3, [r7, #8]
 80042d6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80042da:	fb02 f303 	mul.w	r3, r2, r3
 80042de:	4a69      	ldr	r2, [pc, #420]	; (8004484 <HAL_I2C_Init+0x284>)
 80042e0:	fba2 2303 	umull	r2, r3, r2, r3
 80042e4:	099b      	lsrs	r3, r3, #6
 80042e6:	3301      	adds	r3, #1
 80042e8:	687a      	ldr	r2, [r7, #4]
 80042ea:	6812      	ldr	r2, [r2, #0]
 80042ec:	430b      	orrs	r3, r1
 80042ee:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	69db      	ldr	r3, [r3, #28]
 80042f6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80042fa:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	685b      	ldr	r3, [r3, #4]
 8004302:	495c      	ldr	r1, [pc, #368]	; (8004474 <HAL_I2C_Init+0x274>)
 8004304:	428b      	cmp	r3, r1
 8004306:	d819      	bhi.n	800433c <HAL_I2C_Init+0x13c>
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	1e59      	subs	r1, r3, #1
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	685b      	ldr	r3, [r3, #4]
 8004310:	005b      	lsls	r3, r3, #1
 8004312:	fbb1 f3f3 	udiv	r3, r1, r3
 8004316:	1c59      	adds	r1, r3, #1
 8004318:	f640 73fc 	movw	r3, #4092	; 0xffc
 800431c:	400b      	ands	r3, r1
 800431e:	2b00      	cmp	r3, #0
 8004320:	d00a      	beq.n	8004338 <HAL_I2C_Init+0x138>
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	1e59      	subs	r1, r3, #1
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	685b      	ldr	r3, [r3, #4]
 800432a:	005b      	lsls	r3, r3, #1
 800432c:	fbb1 f3f3 	udiv	r3, r1, r3
 8004330:	3301      	adds	r3, #1
 8004332:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004336:	e051      	b.n	80043dc <HAL_I2C_Init+0x1dc>
 8004338:	2304      	movs	r3, #4
 800433a:	e04f      	b.n	80043dc <HAL_I2C_Init+0x1dc>
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	689b      	ldr	r3, [r3, #8]
 8004340:	2b00      	cmp	r3, #0
 8004342:	d111      	bne.n	8004368 <HAL_I2C_Init+0x168>
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	1e58      	subs	r0, r3, #1
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	6859      	ldr	r1, [r3, #4]
 800434c:	460b      	mov	r3, r1
 800434e:	005b      	lsls	r3, r3, #1
 8004350:	440b      	add	r3, r1
 8004352:	fbb0 f3f3 	udiv	r3, r0, r3
 8004356:	3301      	adds	r3, #1
 8004358:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800435c:	2b00      	cmp	r3, #0
 800435e:	bf0c      	ite	eq
 8004360:	2301      	moveq	r3, #1
 8004362:	2300      	movne	r3, #0
 8004364:	b2db      	uxtb	r3, r3
 8004366:	e012      	b.n	800438e <HAL_I2C_Init+0x18e>
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	1e58      	subs	r0, r3, #1
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6859      	ldr	r1, [r3, #4]
 8004370:	460b      	mov	r3, r1
 8004372:	009b      	lsls	r3, r3, #2
 8004374:	440b      	add	r3, r1
 8004376:	0099      	lsls	r1, r3, #2
 8004378:	440b      	add	r3, r1
 800437a:	fbb0 f3f3 	udiv	r3, r0, r3
 800437e:	3301      	adds	r3, #1
 8004380:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004384:	2b00      	cmp	r3, #0
 8004386:	bf0c      	ite	eq
 8004388:	2301      	moveq	r3, #1
 800438a:	2300      	movne	r3, #0
 800438c:	b2db      	uxtb	r3, r3
 800438e:	2b00      	cmp	r3, #0
 8004390:	d001      	beq.n	8004396 <HAL_I2C_Init+0x196>
 8004392:	2301      	movs	r3, #1
 8004394:	e022      	b.n	80043dc <HAL_I2C_Init+0x1dc>
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	689b      	ldr	r3, [r3, #8]
 800439a:	2b00      	cmp	r3, #0
 800439c:	d10e      	bne.n	80043bc <HAL_I2C_Init+0x1bc>
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	1e58      	subs	r0, r3, #1
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	6859      	ldr	r1, [r3, #4]
 80043a6:	460b      	mov	r3, r1
 80043a8:	005b      	lsls	r3, r3, #1
 80043aa:	440b      	add	r3, r1
 80043ac:	fbb0 f3f3 	udiv	r3, r0, r3
 80043b0:	3301      	adds	r3, #1
 80043b2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80043b6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80043ba:	e00f      	b.n	80043dc <HAL_I2C_Init+0x1dc>
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	1e58      	subs	r0, r3, #1
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	6859      	ldr	r1, [r3, #4]
 80043c4:	460b      	mov	r3, r1
 80043c6:	009b      	lsls	r3, r3, #2
 80043c8:	440b      	add	r3, r1
 80043ca:	0099      	lsls	r1, r3, #2
 80043cc:	440b      	add	r3, r1
 80043ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80043d2:	3301      	adds	r3, #1
 80043d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80043d8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80043dc:	6879      	ldr	r1, [r7, #4]
 80043de:	6809      	ldr	r1, [r1, #0]
 80043e0:	4313      	orrs	r3, r2
 80043e2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	69da      	ldr	r2, [r3, #28]
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6a1b      	ldr	r3, [r3, #32]
 80043f6:	431a      	orrs	r2, r3
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	430a      	orrs	r2, r1
 80043fe:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	689b      	ldr	r3, [r3, #8]
 8004406:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800440a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800440e:	687a      	ldr	r2, [r7, #4]
 8004410:	6911      	ldr	r1, [r2, #16]
 8004412:	687a      	ldr	r2, [r7, #4]
 8004414:	68d2      	ldr	r2, [r2, #12]
 8004416:	4311      	orrs	r1, r2
 8004418:	687a      	ldr	r2, [r7, #4]
 800441a:	6812      	ldr	r2, [r2, #0]
 800441c:	430b      	orrs	r3, r1
 800441e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	68db      	ldr	r3, [r3, #12]
 8004426:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	695a      	ldr	r2, [r3, #20]
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	699b      	ldr	r3, [r3, #24]
 8004432:	431a      	orrs	r2, r3
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	430a      	orrs	r2, r1
 800443a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	681a      	ldr	r2, [r3, #0]
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f042 0201 	orr.w	r2, r2, #1
 800444a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2200      	movs	r2, #0
 8004450:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	2220      	movs	r2, #32
 8004456:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	2200      	movs	r2, #0
 800445e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2200      	movs	r2, #0
 8004464:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004468:	2300      	movs	r3, #0
}
 800446a:	4618      	mov	r0, r3
 800446c:	3710      	adds	r7, #16
 800446e:	46bd      	mov	sp, r7
 8004470:	bd80      	pop	{r7, pc}
 8004472:	bf00      	nop
 8004474:	000186a0 	.word	0x000186a0
 8004478:	001e847f 	.word	0x001e847f
 800447c:	003d08ff 	.word	0x003d08ff
 8004480:	431bde83 	.word	0x431bde83
 8004484:	10624dd3 	.word	0x10624dd3

08004488 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004488:	b580      	push	{r7, lr}
 800448a:	b088      	sub	sp, #32
 800448c:	af02      	add	r7, sp, #8
 800448e:	60f8      	str	r0, [r7, #12]
 8004490:	607a      	str	r2, [r7, #4]
 8004492:	461a      	mov	r2, r3
 8004494:	460b      	mov	r3, r1
 8004496:	817b      	strh	r3, [r7, #10]
 8004498:	4613      	mov	r3, r2
 800449a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800449c:	f7ff f83e 	bl	800351c <HAL_GetTick>
 80044a0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044a8:	b2db      	uxtb	r3, r3
 80044aa:	2b20      	cmp	r3, #32
 80044ac:	f040 80e0 	bne.w	8004670 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80044b0:	697b      	ldr	r3, [r7, #20]
 80044b2:	9300      	str	r3, [sp, #0]
 80044b4:	2319      	movs	r3, #25
 80044b6:	2201      	movs	r2, #1
 80044b8:	4970      	ldr	r1, [pc, #448]	; (800467c <HAL_I2C_Master_Transmit+0x1f4>)
 80044ba:	68f8      	ldr	r0, [r7, #12]
 80044bc:	f001 fa24 	bl	8005908 <I2C_WaitOnFlagUntilTimeout>
 80044c0:	4603      	mov	r3, r0
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d001      	beq.n	80044ca <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80044c6:	2302      	movs	r3, #2
 80044c8:	e0d3      	b.n	8004672 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80044d0:	2b01      	cmp	r3, #1
 80044d2:	d101      	bne.n	80044d8 <HAL_I2C_Master_Transmit+0x50>
 80044d4:	2302      	movs	r3, #2
 80044d6:	e0cc      	b.n	8004672 <HAL_I2C_Master_Transmit+0x1ea>
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	2201      	movs	r2, #1
 80044dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f003 0301 	and.w	r3, r3, #1
 80044ea:	2b01      	cmp	r3, #1
 80044ec:	d007      	beq.n	80044fe <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	681a      	ldr	r2, [r3, #0]
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f042 0201 	orr.w	r2, r2, #1
 80044fc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	681a      	ldr	r2, [r3, #0]
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800450c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	2221      	movs	r2, #33	; 0x21
 8004512:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	2210      	movs	r2, #16
 800451a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	2200      	movs	r2, #0
 8004522:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	687a      	ldr	r2, [r7, #4]
 8004528:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	893a      	ldrh	r2, [r7, #8]
 800452e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004534:	b29a      	uxth	r2, r3
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	4a50      	ldr	r2, [pc, #320]	; (8004680 <HAL_I2C_Master_Transmit+0x1f8>)
 800453e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004540:	8979      	ldrh	r1, [r7, #10]
 8004542:	697b      	ldr	r3, [r7, #20]
 8004544:	6a3a      	ldr	r2, [r7, #32]
 8004546:	68f8      	ldr	r0, [r7, #12]
 8004548:	f000 ff10 	bl	800536c <I2C_MasterRequestWrite>
 800454c:	4603      	mov	r3, r0
 800454e:	2b00      	cmp	r3, #0
 8004550:	d001      	beq.n	8004556 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004552:	2301      	movs	r3, #1
 8004554:	e08d      	b.n	8004672 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004556:	2300      	movs	r3, #0
 8004558:	613b      	str	r3, [r7, #16]
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	695b      	ldr	r3, [r3, #20]
 8004560:	613b      	str	r3, [r7, #16]
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	699b      	ldr	r3, [r3, #24]
 8004568:	613b      	str	r3, [r7, #16]
 800456a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800456c:	e066      	b.n	800463c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800456e:	697a      	ldr	r2, [r7, #20]
 8004570:	6a39      	ldr	r1, [r7, #32]
 8004572:	68f8      	ldr	r0, [r7, #12]
 8004574:	f001 fa9e 	bl	8005ab4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004578:	4603      	mov	r3, r0
 800457a:	2b00      	cmp	r3, #0
 800457c:	d00d      	beq.n	800459a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004582:	2b04      	cmp	r3, #4
 8004584:	d107      	bne.n	8004596 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	681a      	ldr	r2, [r3, #0]
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004594:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004596:	2301      	movs	r3, #1
 8004598:	e06b      	b.n	8004672 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800459e:	781a      	ldrb	r2, [r3, #0]
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045aa:	1c5a      	adds	r2, r3, #1
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045b4:	b29b      	uxth	r3, r3
 80045b6:	3b01      	subs	r3, #1
 80045b8:	b29a      	uxth	r2, r3
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045c2:	3b01      	subs	r3, #1
 80045c4:	b29a      	uxth	r2, r3
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	695b      	ldr	r3, [r3, #20]
 80045d0:	f003 0304 	and.w	r3, r3, #4
 80045d4:	2b04      	cmp	r3, #4
 80045d6:	d11b      	bne.n	8004610 <HAL_I2C_Master_Transmit+0x188>
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d017      	beq.n	8004610 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045e4:	781a      	ldrb	r2, [r3, #0]
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045f0:	1c5a      	adds	r2, r3, #1
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045fa:	b29b      	uxth	r3, r3
 80045fc:	3b01      	subs	r3, #1
 80045fe:	b29a      	uxth	r2, r3
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004608:	3b01      	subs	r3, #1
 800460a:	b29a      	uxth	r2, r3
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004610:	697a      	ldr	r2, [r7, #20]
 8004612:	6a39      	ldr	r1, [r7, #32]
 8004614:	68f8      	ldr	r0, [r7, #12]
 8004616:	f001 fa8e 	bl	8005b36 <I2C_WaitOnBTFFlagUntilTimeout>
 800461a:	4603      	mov	r3, r0
 800461c:	2b00      	cmp	r3, #0
 800461e:	d00d      	beq.n	800463c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004624:	2b04      	cmp	r3, #4
 8004626:	d107      	bne.n	8004638 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	681a      	ldr	r2, [r3, #0]
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004636:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004638:	2301      	movs	r3, #1
 800463a:	e01a      	b.n	8004672 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004640:	2b00      	cmp	r3, #0
 8004642:	d194      	bne.n	800456e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	681a      	ldr	r2, [r3, #0]
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004652:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	2220      	movs	r2, #32
 8004658:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	2200      	movs	r2, #0
 8004660:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	2200      	movs	r2, #0
 8004668:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800466c:	2300      	movs	r3, #0
 800466e:	e000      	b.n	8004672 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004670:	2302      	movs	r3, #2
  }
}
 8004672:	4618      	mov	r0, r3
 8004674:	3718      	adds	r7, #24
 8004676:	46bd      	mov	sp, r7
 8004678:	bd80      	pop	{r7, pc}
 800467a:	bf00      	nop
 800467c:	00100002 	.word	0x00100002
 8004680:	ffff0000 	.word	0xffff0000

08004684 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004684:	b580      	push	{r7, lr}
 8004686:	b08c      	sub	sp, #48	; 0x30
 8004688:	af02      	add	r7, sp, #8
 800468a:	60f8      	str	r0, [r7, #12]
 800468c:	607a      	str	r2, [r7, #4]
 800468e:	461a      	mov	r2, r3
 8004690:	460b      	mov	r3, r1
 8004692:	817b      	strh	r3, [r7, #10]
 8004694:	4613      	mov	r3, r2
 8004696:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004698:	f7fe ff40 	bl	800351c <HAL_GetTick>
 800469c:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80046a4:	b2db      	uxtb	r3, r3
 80046a6:	2b20      	cmp	r3, #32
 80046a8:	f040 820b 	bne.w	8004ac2 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80046ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046ae:	9300      	str	r3, [sp, #0]
 80046b0:	2319      	movs	r3, #25
 80046b2:	2201      	movs	r2, #1
 80046b4:	497c      	ldr	r1, [pc, #496]	; (80048a8 <HAL_I2C_Master_Receive+0x224>)
 80046b6:	68f8      	ldr	r0, [r7, #12]
 80046b8:	f001 f926 	bl	8005908 <I2C_WaitOnFlagUntilTimeout>
 80046bc:	4603      	mov	r3, r0
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d001      	beq.n	80046c6 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80046c2:	2302      	movs	r3, #2
 80046c4:	e1fe      	b.n	8004ac4 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80046cc:	2b01      	cmp	r3, #1
 80046ce:	d101      	bne.n	80046d4 <HAL_I2C_Master_Receive+0x50>
 80046d0:	2302      	movs	r3, #2
 80046d2:	e1f7      	b.n	8004ac4 <HAL_I2C_Master_Receive+0x440>
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	2201      	movs	r2, #1
 80046d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f003 0301 	and.w	r3, r3, #1
 80046e6:	2b01      	cmp	r3, #1
 80046e8:	d007      	beq.n	80046fa <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	681a      	ldr	r2, [r3, #0]
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f042 0201 	orr.w	r2, r2, #1
 80046f8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	681a      	ldr	r2, [r3, #0]
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004708:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	2222      	movs	r2, #34	; 0x22
 800470e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	2210      	movs	r2, #16
 8004716:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	2200      	movs	r2, #0
 800471e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	687a      	ldr	r2, [r7, #4]
 8004724:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	893a      	ldrh	r2, [r7, #8]
 800472a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004730:	b29a      	uxth	r2, r3
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	4a5c      	ldr	r2, [pc, #368]	; (80048ac <HAL_I2C_Master_Receive+0x228>)
 800473a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800473c:	8979      	ldrh	r1, [r7, #10]
 800473e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004740:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004742:	68f8      	ldr	r0, [r7, #12]
 8004744:	f000 fe94 	bl	8005470 <I2C_MasterRequestRead>
 8004748:	4603      	mov	r3, r0
 800474a:	2b00      	cmp	r3, #0
 800474c:	d001      	beq.n	8004752 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 800474e:	2301      	movs	r3, #1
 8004750:	e1b8      	b.n	8004ac4 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004756:	2b00      	cmp	r3, #0
 8004758:	d113      	bne.n	8004782 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800475a:	2300      	movs	r3, #0
 800475c:	623b      	str	r3, [r7, #32]
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	695b      	ldr	r3, [r3, #20]
 8004764:	623b      	str	r3, [r7, #32]
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	699b      	ldr	r3, [r3, #24]
 800476c:	623b      	str	r3, [r7, #32]
 800476e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	681a      	ldr	r2, [r3, #0]
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800477e:	601a      	str	r2, [r3, #0]
 8004780:	e18c      	b.n	8004a9c <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004786:	2b01      	cmp	r3, #1
 8004788:	d11b      	bne.n	80047c2 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	681a      	ldr	r2, [r3, #0]
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004798:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800479a:	2300      	movs	r3, #0
 800479c:	61fb      	str	r3, [r7, #28]
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	695b      	ldr	r3, [r3, #20]
 80047a4:	61fb      	str	r3, [r7, #28]
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	699b      	ldr	r3, [r3, #24]
 80047ac:	61fb      	str	r3, [r7, #28]
 80047ae:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	681a      	ldr	r2, [r3, #0]
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80047be:	601a      	str	r2, [r3, #0]
 80047c0:	e16c      	b.n	8004a9c <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047c6:	2b02      	cmp	r3, #2
 80047c8:	d11b      	bne.n	8004802 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	681a      	ldr	r2, [r3, #0]
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80047d8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	681a      	ldr	r2, [r3, #0]
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80047e8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80047ea:	2300      	movs	r3, #0
 80047ec:	61bb      	str	r3, [r7, #24]
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	695b      	ldr	r3, [r3, #20]
 80047f4:	61bb      	str	r3, [r7, #24]
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	699b      	ldr	r3, [r3, #24]
 80047fc:	61bb      	str	r3, [r7, #24]
 80047fe:	69bb      	ldr	r3, [r7, #24]
 8004800:	e14c      	b.n	8004a9c <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	681a      	ldr	r2, [r3, #0]
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004810:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004812:	2300      	movs	r3, #0
 8004814:	617b      	str	r3, [r7, #20]
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	695b      	ldr	r3, [r3, #20]
 800481c:	617b      	str	r3, [r7, #20]
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	699b      	ldr	r3, [r3, #24]
 8004824:	617b      	str	r3, [r7, #20]
 8004826:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004828:	e138      	b.n	8004a9c <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800482e:	2b03      	cmp	r3, #3
 8004830:	f200 80f1 	bhi.w	8004a16 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004838:	2b01      	cmp	r3, #1
 800483a:	d123      	bne.n	8004884 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800483c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800483e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004840:	68f8      	ldr	r0, [r7, #12]
 8004842:	f001 f9b9 	bl	8005bb8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004846:	4603      	mov	r3, r0
 8004848:	2b00      	cmp	r3, #0
 800484a:	d001      	beq.n	8004850 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 800484c:	2301      	movs	r3, #1
 800484e:	e139      	b.n	8004ac4 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	691a      	ldr	r2, [r3, #16]
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800485a:	b2d2      	uxtb	r2, r2
 800485c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004862:	1c5a      	adds	r2, r3, #1
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800486c:	3b01      	subs	r3, #1
 800486e:	b29a      	uxth	r2, r3
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004878:	b29b      	uxth	r3, r3
 800487a:	3b01      	subs	r3, #1
 800487c:	b29a      	uxth	r2, r3
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004882:	e10b      	b.n	8004a9c <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004888:	2b02      	cmp	r3, #2
 800488a:	d14e      	bne.n	800492a <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800488c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800488e:	9300      	str	r3, [sp, #0]
 8004890:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004892:	2200      	movs	r2, #0
 8004894:	4906      	ldr	r1, [pc, #24]	; (80048b0 <HAL_I2C_Master_Receive+0x22c>)
 8004896:	68f8      	ldr	r0, [r7, #12]
 8004898:	f001 f836 	bl	8005908 <I2C_WaitOnFlagUntilTimeout>
 800489c:	4603      	mov	r3, r0
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d008      	beq.n	80048b4 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80048a2:	2301      	movs	r3, #1
 80048a4:	e10e      	b.n	8004ac4 <HAL_I2C_Master_Receive+0x440>
 80048a6:	bf00      	nop
 80048a8:	00100002 	.word	0x00100002
 80048ac:	ffff0000 	.word	0xffff0000
 80048b0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	681a      	ldr	r2, [r3, #0]
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80048c2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	691a      	ldr	r2, [r3, #16]
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048ce:	b2d2      	uxtb	r2, r2
 80048d0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048d6:	1c5a      	adds	r2, r3, #1
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048e0:	3b01      	subs	r3, #1
 80048e2:	b29a      	uxth	r2, r3
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048ec:	b29b      	uxth	r3, r3
 80048ee:	3b01      	subs	r3, #1
 80048f0:	b29a      	uxth	r2, r3
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	691a      	ldr	r2, [r3, #16]
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004900:	b2d2      	uxtb	r2, r2
 8004902:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004908:	1c5a      	adds	r2, r3, #1
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004912:	3b01      	subs	r3, #1
 8004914:	b29a      	uxth	r2, r3
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800491e:	b29b      	uxth	r3, r3
 8004920:	3b01      	subs	r3, #1
 8004922:	b29a      	uxth	r2, r3
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004928:	e0b8      	b.n	8004a9c <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800492a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800492c:	9300      	str	r3, [sp, #0]
 800492e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004930:	2200      	movs	r2, #0
 8004932:	4966      	ldr	r1, [pc, #408]	; (8004acc <HAL_I2C_Master_Receive+0x448>)
 8004934:	68f8      	ldr	r0, [r7, #12]
 8004936:	f000 ffe7 	bl	8005908 <I2C_WaitOnFlagUntilTimeout>
 800493a:	4603      	mov	r3, r0
 800493c:	2b00      	cmp	r3, #0
 800493e:	d001      	beq.n	8004944 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8004940:	2301      	movs	r3, #1
 8004942:	e0bf      	b.n	8004ac4 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	681a      	ldr	r2, [r3, #0]
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004952:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	691a      	ldr	r2, [r3, #16]
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800495e:	b2d2      	uxtb	r2, r2
 8004960:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004966:	1c5a      	adds	r2, r3, #1
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004970:	3b01      	subs	r3, #1
 8004972:	b29a      	uxth	r2, r3
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800497c:	b29b      	uxth	r3, r3
 800497e:	3b01      	subs	r3, #1
 8004980:	b29a      	uxth	r2, r3
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004986:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004988:	9300      	str	r3, [sp, #0]
 800498a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800498c:	2200      	movs	r2, #0
 800498e:	494f      	ldr	r1, [pc, #316]	; (8004acc <HAL_I2C_Master_Receive+0x448>)
 8004990:	68f8      	ldr	r0, [r7, #12]
 8004992:	f000 ffb9 	bl	8005908 <I2C_WaitOnFlagUntilTimeout>
 8004996:	4603      	mov	r3, r0
 8004998:	2b00      	cmp	r3, #0
 800499a:	d001      	beq.n	80049a0 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 800499c:	2301      	movs	r3, #1
 800499e:	e091      	b.n	8004ac4 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	681a      	ldr	r2, [r3, #0]
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80049ae:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	691a      	ldr	r2, [r3, #16]
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049ba:	b2d2      	uxtb	r2, r2
 80049bc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049c2:	1c5a      	adds	r2, r3, #1
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049cc:	3b01      	subs	r3, #1
 80049ce:	b29a      	uxth	r2, r3
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049d8:	b29b      	uxth	r3, r3
 80049da:	3b01      	subs	r3, #1
 80049dc:	b29a      	uxth	r2, r3
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	691a      	ldr	r2, [r3, #16]
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049ec:	b2d2      	uxtb	r2, r2
 80049ee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049f4:	1c5a      	adds	r2, r3, #1
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049fe:	3b01      	subs	r3, #1
 8004a00:	b29a      	uxth	r2, r3
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a0a:	b29b      	uxth	r3, r3
 8004a0c:	3b01      	subs	r3, #1
 8004a0e:	b29a      	uxth	r2, r3
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004a14:	e042      	b.n	8004a9c <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a16:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a18:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004a1a:	68f8      	ldr	r0, [r7, #12]
 8004a1c:	f001 f8cc 	bl	8005bb8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004a20:	4603      	mov	r3, r0
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d001      	beq.n	8004a2a <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8004a26:	2301      	movs	r3, #1
 8004a28:	e04c      	b.n	8004ac4 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	691a      	ldr	r2, [r3, #16]
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a34:	b2d2      	uxtb	r2, r2
 8004a36:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a3c:	1c5a      	adds	r2, r3, #1
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a46:	3b01      	subs	r3, #1
 8004a48:	b29a      	uxth	r2, r3
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a52:	b29b      	uxth	r3, r3
 8004a54:	3b01      	subs	r3, #1
 8004a56:	b29a      	uxth	r2, r3
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	695b      	ldr	r3, [r3, #20]
 8004a62:	f003 0304 	and.w	r3, r3, #4
 8004a66:	2b04      	cmp	r3, #4
 8004a68:	d118      	bne.n	8004a9c <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	691a      	ldr	r2, [r3, #16]
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a74:	b2d2      	uxtb	r2, r2
 8004a76:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a7c:	1c5a      	adds	r2, r3, #1
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a86:	3b01      	subs	r3, #1
 8004a88:	b29a      	uxth	r2, r3
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a92:	b29b      	uxth	r3, r3
 8004a94:	3b01      	subs	r3, #1
 8004a96:	b29a      	uxth	r2, r3
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	f47f aec2 	bne.w	800482a <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	2220      	movs	r2, #32
 8004aaa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	2200      	movs	r2, #0
 8004ab2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	2200      	movs	r2, #0
 8004aba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004abe:	2300      	movs	r3, #0
 8004ac0:	e000      	b.n	8004ac4 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8004ac2:	2302      	movs	r3, #2
  }
}
 8004ac4:	4618      	mov	r0, r3
 8004ac6:	3728      	adds	r7, #40	; 0x28
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	bd80      	pop	{r7, pc}
 8004acc:	00010004 	.word	0x00010004

08004ad0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	b088      	sub	sp, #32
 8004ad4:	af02      	add	r7, sp, #8
 8004ad6:	60f8      	str	r0, [r7, #12]
 8004ad8:	4608      	mov	r0, r1
 8004ada:	4611      	mov	r1, r2
 8004adc:	461a      	mov	r2, r3
 8004ade:	4603      	mov	r3, r0
 8004ae0:	817b      	strh	r3, [r7, #10]
 8004ae2:	460b      	mov	r3, r1
 8004ae4:	813b      	strh	r3, [r7, #8]
 8004ae6:	4613      	mov	r3, r2
 8004ae8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004aea:	f7fe fd17 	bl	800351c <HAL_GetTick>
 8004aee:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004af6:	b2db      	uxtb	r3, r3
 8004af8:	2b20      	cmp	r3, #32
 8004afa:	f040 80d9 	bne.w	8004cb0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004afe:	697b      	ldr	r3, [r7, #20]
 8004b00:	9300      	str	r3, [sp, #0]
 8004b02:	2319      	movs	r3, #25
 8004b04:	2201      	movs	r2, #1
 8004b06:	496d      	ldr	r1, [pc, #436]	; (8004cbc <HAL_I2C_Mem_Write+0x1ec>)
 8004b08:	68f8      	ldr	r0, [r7, #12]
 8004b0a:	f000 fefd 	bl	8005908 <I2C_WaitOnFlagUntilTimeout>
 8004b0e:	4603      	mov	r3, r0
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d001      	beq.n	8004b18 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004b14:	2302      	movs	r3, #2
 8004b16:	e0cc      	b.n	8004cb2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b1e:	2b01      	cmp	r3, #1
 8004b20:	d101      	bne.n	8004b26 <HAL_I2C_Mem_Write+0x56>
 8004b22:	2302      	movs	r3, #2
 8004b24:	e0c5      	b.n	8004cb2 <HAL_I2C_Mem_Write+0x1e2>
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	2201      	movs	r2, #1
 8004b2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f003 0301 	and.w	r3, r3, #1
 8004b38:	2b01      	cmp	r3, #1
 8004b3a:	d007      	beq.n	8004b4c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	681a      	ldr	r2, [r3, #0]
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f042 0201 	orr.w	r2, r2, #1
 8004b4a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	681a      	ldr	r2, [r3, #0]
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004b5a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	2221      	movs	r2, #33	; 0x21
 8004b60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	2240      	movs	r2, #64	; 0x40
 8004b68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	2200      	movs	r2, #0
 8004b70:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	6a3a      	ldr	r2, [r7, #32]
 8004b76:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004b7c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b82:	b29a      	uxth	r2, r3
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	4a4d      	ldr	r2, [pc, #308]	; (8004cc0 <HAL_I2C_Mem_Write+0x1f0>)
 8004b8c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004b8e:	88f8      	ldrh	r0, [r7, #6]
 8004b90:	893a      	ldrh	r2, [r7, #8]
 8004b92:	8979      	ldrh	r1, [r7, #10]
 8004b94:	697b      	ldr	r3, [r7, #20]
 8004b96:	9301      	str	r3, [sp, #4]
 8004b98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b9a:	9300      	str	r3, [sp, #0]
 8004b9c:	4603      	mov	r3, r0
 8004b9e:	68f8      	ldr	r0, [r7, #12]
 8004ba0:	f000 fd34 	bl	800560c <I2C_RequestMemoryWrite>
 8004ba4:	4603      	mov	r3, r0
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d052      	beq.n	8004c50 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004baa:	2301      	movs	r3, #1
 8004bac:	e081      	b.n	8004cb2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004bae:	697a      	ldr	r2, [r7, #20]
 8004bb0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004bb2:	68f8      	ldr	r0, [r7, #12]
 8004bb4:	f000 ff7e 	bl	8005ab4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004bb8:	4603      	mov	r3, r0
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d00d      	beq.n	8004bda <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bc2:	2b04      	cmp	r3, #4
 8004bc4:	d107      	bne.n	8004bd6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	681a      	ldr	r2, [r3, #0]
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004bd4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004bd6:	2301      	movs	r3, #1
 8004bd8:	e06b      	b.n	8004cb2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bde:	781a      	ldrb	r2, [r3, #0]
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bea:	1c5a      	adds	r2, r3, #1
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004bf4:	3b01      	subs	r3, #1
 8004bf6:	b29a      	uxth	r2, r3
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c00:	b29b      	uxth	r3, r3
 8004c02:	3b01      	subs	r3, #1
 8004c04:	b29a      	uxth	r2, r3
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	695b      	ldr	r3, [r3, #20]
 8004c10:	f003 0304 	and.w	r3, r3, #4
 8004c14:	2b04      	cmp	r3, #4
 8004c16:	d11b      	bne.n	8004c50 <HAL_I2C_Mem_Write+0x180>
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d017      	beq.n	8004c50 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c24:	781a      	ldrb	r2, [r3, #0]
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c30:	1c5a      	adds	r2, r3, #1
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c3a:	3b01      	subs	r3, #1
 8004c3c:	b29a      	uxth	r2, r3
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c46:	b29b      	uxth	r3, r3
 8004c48:	3b01      	subs	r3, #1
 8004c4a:	b29a      	uxth	r2, r3
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d1aa      	bne.n	8004bae <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004c58:	697a      	ldr	r2, [r7, #20]
 8004c5a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004c5c:	68f8      	ldr	r0, [r7, #12]
 8004c5e:	f000 ff6a 	bl	8005b36 <I2C_WaitOnBTFFlagUntilTimeout>
 8004c62:	4603      	mov	r3, r0
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d00d      	beq.n	8004c84 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c6c:	2b04      	cmp	r3, #4
 8004c6e:	d107      	bne.n	8004c80 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	681a      	ldr	r2, [r3, #0]
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004c7e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004c80:	2301      	movs	r3, #1
 8004c82:	e016      	b.n	8004cb2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	681a      	ldr	r2, [r3, #0]
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004c92:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	2220      	movs	r2, #32
 8004c98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004cac:	2300      	movs	r3, #0
 8004cae:	e000      	b.n	8004cb2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004cb0:	2302      	movs	r3, #2
  }
}
 8004cb2:	4618      	mov	r0, r3
 8004cb4:	3718      	adds	r7, #24
 8004cb6:	46bd      	mov	sp, r7
 8004cb8:	bd80      	pop	{r7, pc}
 8004cba:	bf00      	nop
 8004cbc:	00100002 	.word	0x00100002
 8004cc0:	ffff0000 	.word	0xffff0000

08004cc4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	b08c      	sub	sp, #48	; 0x30
 8004cc8:	af02      	add	r7, sp, #8
 8004cca:	60f8      	str	r0, [r7, #12]
 8004ccc:	4608      	mov	r0, r1
 8004cce:	4611      	mov	r1, r2
 8004cd0:	461a      	mov	r2, r3
 8004cd2:	4603      	mov	r3, r0
 8004cd4:	817b      	strh	r3, [r7, #10]
 8004cd6:	460b      	mov	r3, r1
 8004cd8:	813b      	strh	r3, [r7, #8]
 8004cda:	4613      	mov	r3, r2
 8004cdc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004cde:	f7fe fc1d 	bl	800351c <HAL_GetTick>
 8004ce2:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004cea:	b2db      	uxtb	r3, r3
 8004cec:	2b20      	cmp	r3, #32
 8004cee:	f040 8208 	bne.w	8005102 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004cf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cf4:	9300      	str	r3, [sp, #0]
 8004cf6:	2319      	movs	r3, #25
 8004cf8:	2201      	movs	r2, #1
 8004cfa:	497b      	ldr	r1, [pc, #492]	; (8004ee8 <HAL_I2C_Mem_Read+0x224>)
 8004cfc:	68f8      	ldr	r0, [r7, #12]
 8004cfe:	f000 fe03 	bl	8005908 <I2C_WaitOnFlagUntilTimeout>
 8004d02:	4603      	mov	r3, r0
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d001      	beq.n	8004d0c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004d08:	2302      	movs	r3, #2
 8004d0a:	e1fb      	b.n	8005104 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d12:	2b01      	cmp	r3, #1
 8004d14:	d101      	bne.n	8004d1a <HAL_I2C_Mem_Read+0x56>
 8004d16:	2302      	movs	r3, #2
 8004d18:	e1f4      	b.n	8005104 <HAL_I2C_Mem_Read+0x440>
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	2201      	movs	r2, #1
 8004d1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f003 0301 	and.w	r3, r3, #1
 8004d2c:	2b01      	cmp	r3, #1
 8004d2e:	d007      	beq.n	8004d40 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	681a      	ldr	r2, [r3, #0]
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f042 0201 	orr.w	r2, r2, #1
 8004d3e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	681a      	ldr	r2, [r3, #0]
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004d4e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	2222      	movs	r2, #34	; 0x22
 8004d54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	2240      	movs	r2, #64	; 0x40
 8004d5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	2200      	movs	r2, #0
 8004d64:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004d6a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8004d70:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d76:	b29a      	uxth	r2, r3
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	4a5b      	ldr	r2, [pc, #364]	; (8004eec <HAL_I2C_Mem_Read+0x228>)
 8004d80:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004d82:	88f8      	ldrh	r0, [r7, #6]
 8004d84:	893a      	ldrh	r2, [r7, #8]
 8004d86:	8979      	ldrh	r1, [r7, #10]
 8004d88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d8a:	9301      	str	r3, [sp, #4]
 8004d8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d8e:	9300      	str	r3, [sp, #0]
 8004d90:	4603      	mov	r3, r0
 8004d92:	68f8      	ldr	r0, [r7, #12]
 8004d94:	f000 fcd0 	bl	8005738 <I2C_RequestMemoryRead>
 8004d98:	4603      	mov	r3, r0
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d001      	beq.n	8004da2 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8004d9e:	2301      	movs	r3, #1
 8004da0:	e1b0      	b.n	8005104 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d113      	bne.n	8004dd2 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004daa:	2300      	movs	r3, #0
 8004dac:	623b      	str	r3, [r7, #32]
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	695b      	ldr	r3, [r3, #20]
 8004db4:	623b      	str	r3, [r7, #32]
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	699b      	ldr	r3, [r3, #24]
 8004dbc:	623b      	str	r3, [r7, #32]
 8004dbe:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	681a      	ldr	r2, [r3, #0]
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004dce:	601a      	str	r2, [r3, #0]
 8004dd0:	e184      	b.n	80050dc <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004dd6:	2b01      	cmp	r3, #1
 8004dd8:	d11b      	bne.n	8004e12 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	681a      	ldr	r2, [r3, #0]
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004de8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004dea:	2300      	movs	r3, #0
 8004dec:	61fb      	str	r3, [r7, #28]
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	695b      	ldr	r3, [r3, #20]
 8004df4:	61fb      	str	r3, [r7, #28]
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	699b      	ldr	r3, [r3, #24]
 8004dfc:	61fb      	str	r3, [r7, #28]
 8004dfe:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	681a      	ldr	r2, [r3, #0]
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e0e:	601a      	str	r2, [r3, #0]
 8004e10:	e164      	b.n	80050dc <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e16:	2b02      	cmp	r3, #2
 8004e18:	d11b      	bne.n	8004e52 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	681a      	ldr	r2, [r3, #0]
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e28:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	681a      	ldr	r2, [r3, #0]
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004e38:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e3a:	2300      	movs	r3, #0
 8004e3c:	61bb      	str	r3, [r7, #24]
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	695b      	ldr	r3, [r3, #20]
 8004e44:	61bb      	str	r3, [r7, #24]
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	699b      	ldr	r3, [r3, #24]
 8004e4c:	61bb      	str	r3, [r7, #24]
 8004e4e:	69bb      	ldr	r3, [r7, #24]
 8004e50:	e144      	b.n	80050dc <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e52:	2300      	movs	r3, #0
 8004e54:	617b      	str	r3, [r7, #20]
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	695b      	ldr	r3, [r3, #20]
 8004e5c:	617b      	str	r3, [r7, #20]
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	699b      	ldr	r3, [r3, #24]
 8004e64:	617b      	str	r3, [r7, #20]
 8004e66:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004e68:	e138      	b.n	80050dc <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e6e:	2b03      	cmp	r3, #3
 8004e70:	f200 80f1 	bhi.w	8005056 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e78:	2b01      	cmp	r3, #1
 8004e7a:	d123      	bne.n	8004ec4 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004e7c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e7e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004e80:	68f8      	ldr	r0, [r7, #12]
 8004e82:	f000 fe99 	bl	8005bb8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004e86:	4603      	mov	r3, r0
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d001      	beq.n	8004e90 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004e8c:	2301      	movs	r3, #1
 8004e8e:	e139      	b.n	8005104 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	691a      	ldr	r2, [r3, #16]
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e9a:	b2d2      	uxtb	r2, r2
 8004e9c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ea2:	1c5a      	adds	r2, r3, #1
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004eac:	3b01      	subs	r3, #1
 8004eae:	b29a      	uxth	r2, r3
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004eb8:	b29b      	uxth	r3, r3
 8004eba:	3b01      	subs	r3, #1
 8004ebc:	b29a      	uxth	r2, r3
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004ec2:	e10b      	b.n	80050dc <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ec8:	2b02      	cmp	r3, #2
 8004eca:	d14e      	bne.n	8004f6a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004ecc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ece:	9300      	str	r3, [sp, #0]
 8004ed0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ed2:	2200      	movs	r2, #0
 8004ed4:	4906      	ldr	r1, [pc, #24]	; (8004ef0 <HAL_I2C_Mem_Read+0x22c>)
 8004ed6:	68f8      	ldr	r0, [r7, #12]
 8004ed8:	f000 fd16 	bl	8005908 <I2C_WaitOnFlagUntilTimeout>
 8004edc:	4603      	mov	r3, r0
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d008      	beq.n	8004ef4 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8004ee2:	2301      	movs	r3, #1
 8004ee4:	e10e      	b.n	8005104 <HAL_I2C_Mem_Read+0x440>
 8004ee6:	bf00      	nop
 8004ee8:	00100002 	.word	0x00100002
 8004eec:	ffff0000 	.word	0xffff0000
 8004ef0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	681a      	ldr	r2, [r3, #0]
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f02:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	691a      	ldr	r2, [r3, #16]
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f0e:	b2d2      	uxtb	r2, r2
 8004f10:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f16:	1c5a      	adds	r2, r3, #1
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f20:	3b01      	subs	r3, #1
 8004f22:	b29a      	uxth	r2, r3
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f2c:	b29b      	uxth	r3, r3
 8004f2e:	3b01      	subs	r3, #1
 8004f30:	b29a      	uxth	r2, r3
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	691a      	ldr	r2, [r3, #16]
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f40:	b2d2      	uxtb	r2, r2
 8004f42:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f48:	1c5a      	adds	r2, r3, #1
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f52:	3b01      	subs	r3, #1
 8004f54:	b29a      	uxth	r2, r3
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f5e:	b29b      	uxth	r3, r3
 8004f60:	3b01      	subs	r3, #1
 8004f62:	b29a      	uxth	r2, r3
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004f68:	e0b8      	b.n	80050dc <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004f6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f6c:	9300      	str	r3, [sp, #0]
 8004f6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f70:	2200      	movs	r2, #0
 8004f72:	4966      	ldr	r1, [pc, #408]	; (800510c <HAL_I2C_Mem_Read+0x448>)
 8004f74:	68f8      	ldr	r0, [r7, #12]
 8004f76:	f000 fcc7 	bl	8005908 <I2C_WaitOnFlagUntilTimeout>
 8004f7a:	4603      	mov	r3, r0
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d001      	beq.n	8004f84 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004f80:	2301      	movs	r3, #1
 8004f82:	e0bf      	b.n	8005104 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	681a      	ldr	r2, [r3, #0]
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004f92:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	691a      	ldr	r2, [r3, #16]
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f9e:	b2d2      	uxtb	r2, r2
 8004fa0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fa6:	1c5a      	adds	r2, r3, #1
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004fb0:	3b01      	subs	r3, #1
 8004fb2:	b29a      	uxth	r2, r3
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fbc:	b29b      	uxth	r3, r3
 8004fbe:	3b01      	subs	r3, #1
 8004fc0:	b29a      	uxth	r2, r3
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004fc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fc8:	9300      	str	r3, [sp, #0]
 8004fca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004fcc:	2200      	movs	r2, #0
 8004fce:	494f      	ldr	r1, [pc, #316]	; (800510c <HAL_I2C_Mem_Read+0x448>)
 8004fd0:	68f8      	ldr	r0, [r7, #12]
 8004fd2:	f000 fc99 	bl	8005908 <I2C_WaitOnFlagUntilTimeout>
 8004fd6:	4603      	mov	r3, r0
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d001      	beq.n	8004fe0 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004fdc:	2301      	movs	r3, #1
 8004fde:	e091      	b.n	8005104 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	681a      	ldr	r2, [r3, #0]
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004fee:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	691a      	ldr	r2, [r3, #16]
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ffa:	b2d2      	uxtb	r2, r2
 8004ffc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005002:	1c5a      	adds	r2, r3, #1
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800500c:	3b01      	subs	r3, #1
 800500e:	b29a      	uxth	r2, r3
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005018:	b29b      	uxth	r3, r3
 800501a:	3b01      	subs	r3, #1
 800501c:	b29a      	uxth	r2, r3
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	691a      	ldr	r2, [r3, #16]
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800502c:	b2d2      	uxtb	r2, r2
 800502e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005034:	1c5a      	adds	r2, r3, #1
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800503e:	3b01      	subs	r3, #1
 8005040:	b29a      	uxth	r2, r3
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800504a:	b29b      	uxth	r3, r3
 800504c:	3b01      	subs	r3, #1
 800504e:	b29a      	uxth	r2, r3
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005054:	e042      	b.n	80050dc <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005056:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005058:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800505a:	68f8      	ldr	r0, [r7, #12]
 800505c:	f000 fdac 	bl	8005bb8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005060:	4603      	mov	r3, r0
 8005062:	2b00      	cmp	r3, #0
 8005064:	d001      	beq.n	800506a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8005066:	2301      	movs	r3, #1
 8005068:	e04c      	b.n	8005104 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	691a      	ldr	r2, [r3, #16]
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005074:	b2d2      	uxtb	r2, r2
 8005076:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800507c:	1c5a      	adds	r2, r3, #1
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005086:	3b01      	subs	r3, #1
 8005088:	b29a      	uxth	r2, r3
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005092:	b29b      	uxth	r3, r3
 8005094:	3b01      	subs	r3, #1
 8005096:	b29a      	uxth	r2, r3
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	695b      	ldr	r3, [r3, #20]
 80050a2:	f003 0304 	and.w	r3, r3, #4
 80050a6:	2b04      	cmp	r3, #4
 80050a8:	d118      	bne.n	80050dc <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	691a      	ldr	r2, [r3, #16]
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050b4:	b2d2      	uxtb	r2, r2
 80050b6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050bc:	1c5a      	adds	r2, r3, #1
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050c6:	3b01      	subs	r3, #1
 80050c8:	b29a      	uxth	r2, r3
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050d2:	b29b      	uxth	r3, r3
 80050d4:	3b01      	subs	r3, #1
 80050d6:	b29a      	uxth	r2, r3
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	f47f aec2 	bne.w	8004e6a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	2220      	movs	r2, #32
 80050ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	2200      	movs	r2, #0
 80050f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	2200      	movs	r2, #0
 80050fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80050fe:	2300      	movs	r3, #0
 8005100:	e000      	b.n	8005104 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8005102:	2302      	movs	r3, #2
  }
}
 8005104:	4618      	mov	r0, r3
 8005106:	3728      	adds	r7, #40	; 0x28
 8005108:	46bd      	mov	sp, r7
 800510a:	bd80      	pop	{r7, pc}
 800510c:	00010004 	.word	0x00010004

08005110 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8005110:	b580      	push	{r7, lr}
 8005112:	b08a      	sub	sp, #40	; 0x28
 8005114:	af02      	add	r7, sp, #8
 8005116:	60f8      	str	r0, [r7, #12]
 8005118:	607a      	str	r2, [r7, #4]
 800511a:	603b      	str	r3, [r7, #0]
 800511c:	460b      	mov	r3, r1
 800511e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8005120:	f7fe f9fc 	bl	800351c <HAL_GetTick>
 8005124:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8005126:	2300      	movs	r3, #0
 8005128:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005130:	b2db      	uxtb	r3, r3
 8005132:	2b20      	cmp	r3, #32
 8005134:	f040 8111 	bne.w	800535a <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005138:	69fb      	ldr	r3, [r7, #28]
 800513a:	9300      	str	r3, [sp, #0]
 800513c:	2319      	movs	r3, #25
 800513e:	2201      	movs	r2, #1
 8005140:	4988      	ldr	r1, [pc, #544]	; (8005364 <HAL_I2C_IsDeviceReady+0x254>)
 8005142:	68f8      	ldr	r0, [r7, #12]
 8005144:	f000 fbe0 	bl	8005908 <I2C_WaitOnFlagUntilTimeout>
 8005148:	4603      	mov	r3, r0
 800514a:	2b00      	cmp	r3, #0
 800514c:	d001      	beq.n	8005152 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800514e:	2302      	movs	r3, #2
 8005150:	e104      	b.n	800535c <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005158:	2b01      	cmp	r3, #1
 800515a:	d101      	bne.n	8005160 <HAL_I2C_IsDeviceReady+0x50>
 800515c:	2302      	movs	r3, #2
 800515e:	e0fd      	b.n	800535c <HAL_I2C_IsDeviceReady+0x24c>
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	2201      	movs	r2, #1
 8005164:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	f003 0301 	and.w	r3, r3, #1
 8005172:	2b01      	cmp	r3, #1
 8005174:	d007      	beq.n	8005186 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	681a      	ldr	r2, [r3, #0]
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	f042 0201 	orr.w	r2, r2, #1
 8005184:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	681a      	ldr	r2, [r3, #0]
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005194:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	2224      	movs	r2, #36	; 0x24
 800519a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	2200      	movs	r2, #0
 80051a2:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	4a70      	ldr	r2, [pc, #448]	; (8005368 <HAL_I2C_IsDeviceReady+0x258>)
 80051a8:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	681a      	ldr	r2, [r3, #0]
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80051b8:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80051ba:	69fb      	ldr	r3, [r7, #28]
 80051bc:	9300      	str	r3, [sp, #0]
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	2200      	movs	r2, #0
 80051c2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80051c6:	68f8      	ldr	r0, [r7, #12]
 80051c8:	f000 fb9e 	bl	8005908 <I2C_WaitOnFlagUntilTimeout>
 80051cc:	4603      	mov	r3, r0
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d00d      	beq.n	80051ee <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051dc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80051e0:	d103      	bne.n	80051ea <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80051e8:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 80051ea:	2303      	movs	r3, #3
 80051ec:	e0b6      	b.n	800535c <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80051ee:	897b      	ldrh	r3, [r7, #10]
 80051f0:	b2db      	uxtb	r3, r3
 80051f2:	461a      	mov	r2, r3
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80051fc:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80051fe:	f7fe f98d 	bl	800351c <HAL_GetTick>
 8005202:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	695b      	ldr	r3, [r3, #20]
 800520a:	f003 0302 	and.w	r3, r3, #2
 800520e:	2b02      	cmp	r3, #2
 8005210:	bf0c      	ite	eq
 8005212:	2301      	moveq	r3, #1
 8005214:	2300      	movne	r3, #0
 8005216:	b2db      	uxtb	r3, r3
 8005218:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	695b      	ldr	r3, [r3, #20]
 8005220:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005224:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005228:	bf0c      	ite	eq
 800522a:	2301      	moveq	r3, #1
 800522c:	2300      	movne	r3, #0
 800522e:	b2db      	uxtb	r3, r3
 8005230:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005232:	e025      	b.n	8005280 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005234:	f7fe f972 	bl	800351c <HAL_GetTick>
 8005238:	4602      	mov	r2, r0
 800523a:	69fb      	ldr	r3, [r7, #28]
 800523c:	1ad3      	subs	r3, r2, r3
 800523e:	683a      	ldr	r2, [r7, #0]
 8005240:	429a      	cmp	r2, r3
 8005242:	d302      	bcc.n	800524a <HAL_I2C_IsDeviceReady+0x13a>
 8005244:	683b      	ldr	r3, [r7, #0]
 8005246:	2b00      	cmp	r3, #0
 8005248:	d103      	bne.n	8005252 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	22a0      	movs	r2, #160	; 0xa0
 800524e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	695b      	ldr	r3, [r3, #20]
 8005258:	f003 0302 	and.w	r3, r3, #2
 800525c:	2b02      	cmp	r3, #2
 800525e:	bf0c      	ite	eq
 8005260:	2301      	moveq	r3, #1
 8005262:	2300      	movne	r3, #0
 8005264:	b2db      	uxtb	r3, r3
 8005266:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	695b      	ldr	r3, [r3, #20]
 800526e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005272:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005276:	bf0c      	ite	eq
 8005278:	2301      	moveq	r3, #1
 800527a:	2300      	movne	r3, #0
 800527c:	b2db      	uxtb	r3, r3
 800527e:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005286:	b2db      	uxtb	r3, r3
 8005288:	2ba0      	cmp	r3, #160	; 0xa0
 800528a:	d005      	beq.n	8005298 <HAL_I2C_IsDeviceReady+0x188>
 800528c:	7dfb      	ldrb	r3, [r7, #23]
 800528e:	2b00      	cmp	r3, #0
 8005290:	d102      	bne.n	8005298 <HAL_I2C_IsDeviceReady+0x188>
 8005292:	7dbb      	ldrb	r3, [r7, #22]
 8005294:	2b00      	cmp	r3, #0
 8005296:	d0cd      	beq.n	8005234 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	2220      	movs	r2, #32
 800529c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	695b      	ldr	r3, [r3, #20]
 80052a6:	f003 0302 	and.w	r3, r3, #2
 80052aa:	2b02      	cmp	r3, #2
 80052ac:	d129      	bne.n	8005302 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	681a      	ldr	r2, [r3, #0]
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80052bc:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80052be:	2300      	movs	r3, #0
 80052c0:	613b      	str	r3, [r7, #16]
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	695b      	ldr	r3, [r3, #20]
 80052c8:	613b      	str	r3, [r7, #16]
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	699b      	ldr	r3, [r3, #24]
 80052d0:	613b      	str	r3, [r7, #16]
 80052d2:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80052d4:	69fb      	ldr	r3, [r7, #28]
 80052d6:	9300      	str	r3, [sp, #0]
 80052d8:	2319      	movs	r3, #25
 80052da:	2201      	movs	r2, #1
 80052dc:	4921      	ldr	r1, [pc, #132]	; (8005364 <HAL_I2C_IsDeviceReady+0x254>)
 80052de:	68f8      	ldr	r0, [r7, #12]
 80052e0:	f000 fb12 	bl	8005908 <I2C_WaitOnFlagUntilTimeout>
 80052e4:	4603      	mov	r3, r0
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d001      	beq.n	80052ee <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80052ea:	2301      	movs	r3, #1
 80052ec:	e036      	b.n	800535c <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	2220      	movs	r2, #32
 80052f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	2200      	movs	r2, #0
 80052fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 80052fe:	2300      	movs	r3, #0
 8005300:	e02c      	b.n	800535c <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	681a      	ldr	r2, [r3, #0]
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005310:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800531a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800531c:	69fb      	ldr	r3, [r7, #28]
 800531e:	9300      	str	r3, [sp, #0]
 8005320:	2319      	movs	r3, #25
 8005322:	2201      	movs	r2, #1
 8005324:	490f      	ldr	r1, [pc, #60]	; (8005364 <HAL_I2C_IsDeviceReady+0x254>)
 8005326:	68f8      	ldr	r0, [r7, #12]
 8005328:	f000 faee 	bl	8005908 <I2C_WaitOnFlagUntilTimeout>
 800532c:	4603      	mov	r3, r0
 800532e:	2b00      	cmp	r3, #0
 8005330:	d001      	beq.n	8005336 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8005332:	2301      	movs	r3, #1
 8005334:	e012      	b.n	800535c <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8005336:	69bb      	ldr	r3, [r7, #24]
 8005338:	3301      	adds	r3, #1
 800533a:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 800533c:	69ba      	ldr	r2, [r7, #24]
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	429a      	cmp	r2, r3
 8005342:	f4ff af32 	bcc.w	80051aa <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	2220      	movs	r2, #32
 800534a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	2200      	movs	r2, #0
 8005352:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005356:	2301      	movs	r3, #1
 8005358:	e000      	b.n	800535c <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800535a:	2302      	movs	r3, #2
  }
}
 800535c:	4618      	mov	r0, r3
 800535e:	3720      	adds	r7, #32
 8005360:	46bd      	mov	sp, r7
 8005362:	bd80      	pop	{r7, pc}
 8005364:	00100002 	.word	0x00100002
 8005368:	ffff0000 	.word	0xffff0000

0800536c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800536c:	b580      	push	{r7, lr}
 800536e:	b088      	sub	sp, #32
 8005370:	af02      	add	r7, sp, #8
 8005372:	60f8      	str	r0, [r7, #12]
 8005374:	607a      	str	r2, [r7, #4]
 8005376:	603b      	str	r3, [r7, #0]
 8005378:	460b      	mov	r3, r1
 800537a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005380:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005382:	697b      	ldr	r3, [r7, #20]
 8005384:	2b08      	cmp	r3, #8
 8005386:	d006      	beq.n	8005396 <I2C_MasterRequestWrite+0x2a>
 8005388:	697b      	ldr	r3, [r7, #20]
 800538a:	2b01      	cmp	r3, #1
 800538c:	d003      	beq.n	8005396 <I2C_MasterRequestWrite+0x2a>
 800538e:	697b      	ldr	r3, [r7, #20]
 8005390:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005394:	d108      	bne.n	80053a8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	681a      	ldr	r2, [r3, #0]
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80053a4:	601a      	str	r2, [r3, #0]
 80053a6:	e00b      	b.n	80053c0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053ac:	2b12      	cmp	r3, #18
 80053ae:	d107      	bne.n	80053c0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	681a      	ldr	r2, [r3, #0]
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80053be:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80053c0:	683b      	ldr	r3, [r7, #0]
 80053c2:	9300      	str	r3, [sp, #0]
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	2200      	movs	r2, #0
 80053c8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80053cc:	68f8      	ldr	r0, [r7, #12]
 80053ce:	f000 fa9b 	bl	8005908 <I2C_WaitOnFlagUntilTimeout>
 80053d2:	4603      	mov	r3, r0
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d00d      	beq.n	80053f4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80053e6:	d103      	bne.n	80053f0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	f44f 7200 	mov.w	r2, #512	; 0x200
 80053ee:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80053f0:	2303      	movs	r3, #3
 80053f2:	e035      	b.n	8005460 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	691b      	ldr	r3, [r3, #16]
 80053f8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80053fc:	d108      	bne.n	8005410 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80053fe:	897b      	ldrh	r3, [r7, #10]
 8005400:	b2db      	uxtb	r3, r3
 8005402:	461a      	mov	r2, r3
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800540c:	611a      	str	r2, [r3, #16]
 800540e:	e01b      	b.n	8005448 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005410:	897b      	ldrh	r3, [r7, #10]
 8005412:	11db      	asrs	r3, r3, #7
 8005414:	b2db      	uxtb	r3, r3
 8005416:	f003 0306 	and.w	r3, r3, #6
 800541a:	b2db      	uxtb	r3, r3
 800541c:	f063 030f 	orn	r3, r3, #15
 8005420:	b2da      	uxtb	r2, r3
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005428:	683b      	ldr	r3, [r7, #0]
 800542a:	687a      	ldr	r2, [r7, #4]
 800542c:	490e      	ldr	r1, [pc, #56]	; (8005468 <I2C_MasterRequestWrite+0xfc>)
 800542e:	68f8      	ldr	r0, [r7, #12]
 8005430:	f000 fac1 	bl	80059b6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005434:	4603      	mov	r3, r0
 8005436:	2b00      	cmp	r3, #0
 8005438:	d001      	beq.n	800543e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800543a:	2301      	movs	r3, #1
 800543c:	e010      	b.n	8005460 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800543e:	897b      	ldrh	r3, [r7, #10]
 8005440:	b2da      	uxtb	r2, r3
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005448:	683b      	ldr	r3, [r7, #0]
 800544a:	687a      	ldr	r2, [r7, #4]
 800544c:	4907      	ldr	r1, [pc, #28]	; (800546c <I2C_MasterRequestWrite+0x100>)
 800544e:	68f8      	ldr	r0, [r7, #12]
 8005450:	f000 fab1 	bl	80059b6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005454:	4603      	mov	r3, r0
 8005456:	2b00      	cmp	r3, #0
 8005458:	d001      	beq.n	800545e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800545a:	2301      	movs	r3, #1
 800545c:	e000      	b.n	8005460 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800545e:	2300      	movs	r3, #0
}
 8005460:	4618      	mov	r0, r3
 8005462:	3718      	adds	r7, #24
 8005464:	46bd      	mov	sp, r7
 8005466:	bd80      	pop	{r7, pc}
 8005468:	00010008 	.word	0x00010008
 800546c:	00010002 	.word	0x00010002

08005470 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005470:	b580      	push	{r7, lr}
 8005472:	b088      	sub	sp, #32
 8005474:	af02      	add	r7, sp, #8
 8005476:	60f8      	str	r0, [r7, #12]
 8005478:	607a      	str	r2, [r7, #4]
 800547a:	603b      	str	r3, [r7, #0]
 800547c:	460b      	mov	r3, r1
 800547e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005484:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	681a      	ldr	r2, [r3, #0]
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005494:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005496:	697b      	ldr	r3, [r7, #20]
 8005498:	2b08      	cmp	r3, #8
 800549a:	d006      	beq.n	80054aa <I2C_MasterRequestRead+0x3a>
 800549c:	697b      	ldr	r3, [r7, #20]
 800549e:	2b01      	cmp	r3, #1
 80054a0:	d003      	beq.n	80054aa <I2C_MasterRequestRead+0x3a>
 80054a2:	697b      	ldr	r3, [r7, #20]
 80054a4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80054a8:	d108      	bne.n	80054bc <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	681a      	ldr	r2, [r3, #0]
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80054b8:	601a      	str	r2, [r3, #0]
 80054ba:	e00b      	b.n	80054d4 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054c0:	2b11      	cmp	r3, #17
 80054c2:	d107      	bne.n	80054d4 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	681a      	ldr	r2, [r3, #0]
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80054d2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80054d4:	683b      	ldr	r3, [r7, #0]
 80054d6:	9300      	str	r3, [sp, #0]
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2200      	movs	r2, #0
 80054dc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80054e0:	68f8      	ldr	r0, [r7, #12]
 80054e2:	f000 fa11 	bl	8005908 <I2C_WaitOnFlagUntilTimeout>
 80054e6:	4603      	mov	r3, r0
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d00d      	beq.n	8005508 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054f6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80054fa:	d103      	bne.n	8005504 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005502:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005504:	2303      	movs	r3, #3
 8005506:	e079      	b.n	80055fc <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	691b      	ldr	r3, [r3, #16]
 800550c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005510:	d108      	bne.n	8005524 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005512:	897b      	ldrh	r3, [r7, #10]
 8005514:	b2db      	uxtb	r3, r3
 8005516:	f043 0301 	orr.w	r3, r3, #1
 800551a:	b2da      	uxtb	r2, r3
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	611a      	str	r2, [r3, #16]
 8005522:	e05f      	b.n	80055e4 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005524:	897b      	ldrh	r3, [r7, #10]
 8005526:	11db      	asrs	r3, r3, #7
 8005528:	b2db      	uxtb	r3, r3
 800552a:	f003 0306 	and.w	r3, r3, #6
 800552e:	b2db      	uxtb	r3, r3
 8005530:	f063 030f 	orn	r3, r3, #15
 8005534:	b2da      	uxtb	r2, r3
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800553c:	683b      	ldr	r3, [r7, #0]
 800553e:	687a      	ldr	r2, [r7, #4]
 8005540:	4930      	ldr	r1, [pc, #192]	; (8005604 <I2C_MasterRequestRead+0x194>)
 8005542:	68f8      	ldr	r0, [r7, #12]
 8005544:	f000 fa37 	bl	80059b6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005548:	4603      	mov	r3, r0
 800554a:	2b00      	cmp	r3, #0
 800554c:	d001      	beq.n	8005552 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800554e:	2301      	movs	r3, #1
 8005550:	e054      	b.n	80055fc <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005552:	897b      	ldrh	r3, [r7, #10]
 8005554:	b2da      	uxtb	r2, r3
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800555c:	683b      	ldr	r3, [r7, #0]
 800555e:	687a      	ldr	r2, [r7, #4]
 8005560:	4929      	ldr	r1, [pc, #164]	; (8005608 <I2C_MasterRequestRead+0x198>)
 8005562:	68f8      	ldr	r0, [r7, #12]
 8005564:	f000 fa27 	bl	80059b6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005568:	4603      	mov	r3, r0
 800556a:	2b00      	cmp	r3, #0
 800556c:	d001      	beq.n	8005572 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800556e:	2301      	movs	r3, #1
 8005570:	e044      	b.n	80055fc <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005572:	2300      	movs	r3, #0
 8005574:	613b      	str	r3, [r7, #16]
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	695b      	ldr	r3, [r3, #20]
 800557c:	613b      	str	r3, [r7, #16]
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	699b      	ldr	r3, [r3, #24]
 8005584:	613b      	str	r3, [r7, #16]
 8005586:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	681a      	ldr	r2, [r3, #0]
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005596:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005598:	683b      	ldr	r3, [r7, #0]
 800559a:	9300      	str	r3, [sp, #0]
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2200      	movs	r2, #0
 80055a0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80055a4:	68f8      	ldr	r0, [r7, #12]
 80055a6:	f000 f9af 	bl	8005908 <I2C_WaitOnFlagUntilTimeout>
 80055aa:	4603      	mov	r3, r0
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d00d      	beq.n	80055cc <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055ba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80055be:	d103      	bne.n	80055c8 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80055c6:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 80055c8:	2303      	movs	r3, #3
 80055ca:	e017      	b.n	80055fc <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80055cc:	897b      	ldrh	r3, [r7, #10]
 80055ce:	11db      	asrs	r3, r3, #7
 80055d0:	b2db      	uxtb	r3, r3
 80055d2:	f003 0306 	and.w	r3, r3, #6
 80055d6:	b2db      	uxtb	r3, r3
 80055d8:	f063 030e 	orn	r3, r3, #14
 80055dc:	b2da      	uxtb	r2, r3
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80055e4:	683b      	ldr	r3, [r7, #0]
 80055e6:	687a      	ldr	r2, [r7, #4]
 80055e8:	4907      	ldr	r1, [pc, #28]	; (8005608 <I2C_MasterRequestRead+0x198>)
 80055ea:	68f8      	ldr	r0, [r7, #12]
 80055ec:	f000 f9e3 	bl	80059b6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80055f0:	4603      	mov	r3, r0
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d001      	beq.n	80055fa <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80055f6:	2301      	movs	r3, #1
 80055f8:	e000      	b.n	80055fc <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80055fa:	2300      	movs	r3, #0
}
 80055fc:	4618      	mov	r0, r3
 80055fe:	3718      	adds	r7, #24
 8005600:	46bd      	mov	sp, r7
 8005602:	bd80      	pop	{r7, pc}
 8005604:	00010008 	.word	0x00010008
 8005608:	00010002 	.word	0x00010002

0800560c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800560c:	b580      	push	{r7, lr}
 800560e:	b088      	sub	sp, #32
 8005610:	af02      	add	r7, sp, #8
 8005612:	60f8      	str	r0, [r7, #12]
 8005614:	4608      	mov	r0, r1
 8005616:	4611      	mov	r1, r2
 8005618:	461a      	mov	r2, r3
 800561a:	4603      	mov	r3, r0
 800561c:	817b      	strh	r3, [r7, #10]
 800561e:	460b      	mov	r3, r1
 8005620:	813b      	strh	r3, [r7, #8]
 8005622:	4613      	mov	r3, r2
 8005624:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	681a      	ldr	r2, [r3, #0]
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005634:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005636:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005638:	9300      	str	r3, [sp, #0]
 800563a:	6a3b      	ldr	r3, [r7, #32]
 800563c:	2200      	movs	r2, #0
 800563e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005642:	68f8      	ldr	r0, [r7, #12]
 8005644:	f000 f960 	bl	8005908 <I2C_WaitOnFlagUntilTimeout>
 8005648:	4603      	mov	r3, r0
 800564a:	2b00      	cmp	r3, #0
 800564c:	d00d      	beq.n	800566a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005658:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800565c:	d103      	bne.n	8005666 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005664:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005666:	2303      	movs	r3, #3
 8005668:	e05f      	b.n	800572a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800566a:	897b      	ldrh	r3, [r7, #10]
 800566c:	b2db      	uxtb	r3, r3
 800566e:	461a      	mov	r2, r3
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005678:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800567a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800567c:	6a3a      	ldr	r2, [r7, #32]
 800567e:	492d      	ldr	r1, [pc, #180]	; (8005734 <I2C_RequestMemoryWrite+0x128>)
 8005680:	68f8      	ldr	r0, [r7, #12]
 8005682:	f000 f998 	bl	80059b6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005686:	4603      	mov	r3, r0
 8005688:	2b00      	cmp	r3, #0
 800568a:	d001      	beq.n	8005690 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800568c:	2301      	movs	r3, #1
 800568e:	e04c      	b.n	800572a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005690:	2300      	movs	r3, #0
 8005692:	617b      	str	r3, [r7, #20]
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	695b      	ldr	r3, [r3, #20]
 800569a:	617b      	str	r3, [r7, #20]
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	699b      	ldr	r3, [r3, #24]
 80056a2:	617b      	str	r3, [r7, #20]
 80056a4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80056a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80056a8:	6a39      	ldr	r1, [r7, #32]
 80056aa:	68f8      	ldr	r0, [r7, #12]
 80056ac:	f000 fa02 	bl	8005ab4 <I2C_WaitOnTXEFlagUntilTimeout>
 80056b0:	4603      	mov	r3, r0
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d00d      	beq.n	80056d2 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056ba:	2b04      	cmp	r3, #4
 80056bc:	d107      	bne.n	80056ce <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	681a      	ldr	r2, [r3, #0]
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80056cc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80056ce:	2301      	movs	r3, #1
 80056d0:	e02b      	b.n	800572a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80056d2:	88fb      	ldrh	r3, [r7, #6]
 80056d4:	2b01      	cmp	r3, #1
 80056d6:	d105      	bne.n	80056e4 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80056d8:	893b      	ldrh	r3, [r7, #8]
 80056da:	b2da      	uxtb	r2, r3
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	611a      	str	r2, [r3, #16]
 80056e2:	e021      	b.n	8005728 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80056e4:	893b      	ldrh	r3, [r7, #8]
 80056e6:	0a1b      	lsrs	r3, r3, #8
 80056e8:	b29b      	uxth	r3, r3
 80056ea:	b2da      	uxtb	r2, r3
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80056f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80056f4:	6a39      	ldr	r1, [r7, #32]
 80056f6:	68f8      	ldr	r0, [r7, #12]
 80056f8:	f000 f9dc 	bl	8005ab4 <I2C_WaitOnTXEFlagUntilTimeout>
 80056fc:	4603      	mov	r3, r0
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d00d      	beq.n	800571e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005706:	2b04      	cmp	r3, #4
 8005708:	d107      	bne.n	800571a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	681a      	ldr	r2, [r3, #0]
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005718:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800571a:	2301      	movs	r3, #1
 800571c:	e005      	b.n	800572a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800571e:	893b      	ldrh	r3, [r7, #8]
 8005720:	b2da      	uxtb	r2, r3
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005728:	2300      	movs	r3, #0
}
 800572a:	4618      	mov	r0, r3
 800572c:	3718      	adds	r7, #24
 800572e:	46bd      	mov	sp, r7
 8005730:	bd80      	pop	{r7, pc}
 8005732:	bf00      	nop
 8005734:	00010002 	.word	0x00010002

08005738 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005738:	b580      	push	{r7, lr}
 800573a:	b088      	sub	sp, #32
 800573c:	af02      	add	r7, sp, #8
 800573e:	60f8      	str	r0, [r7, #12]
 8005740:	4608      	mov	r0, r1
 8005742:	4611      	mov	r1, r2
 8005744:	461a      	mov	r2, r3
 8005746:	4603      	mov	r3, r0
 8005748:	817b      	strh	r3, [r7, #10]
 800574a:	460b      	mov	r3, r1
 800574c:	813b      	strh	r3, [r7, #8]
 800574e:	4613      	mov	r3, r2
 8005750:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	681a      	ldr	r2, [r3, #0]
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005760:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	681a      	ldr	r2, [r3, #0]
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005770:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005772:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005774:	9300      	str	r3, [sp, #0]
 8005776:	6a3b      	ldr	r3, [r7, #32]
 8005778:	2200      	movs	r2, #0
 800577a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800577e:	68f8      	ldr	r0, [r7, #12]
 8005780:	f000 f8c2 	bl	8005908 <I2C_WaitOnFlagUntilTimeout>
 8005784:	4603      	mov	r3, r0
 8005786:	2b00      	cmp	r3, #0
 8005788:	d00d      	beq.n	80057a6 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005794:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005798:	d103      	bne.n	80057a2 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	f44f 7200 	mov.w	r2, #512	; 0x200
 80057a0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80057a2:	2303      	movs	r3, #3
 80057a4:	e0aa      	b.n	80058fc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80057a6:	897b      	ldrh	r3, [r7, #10]
 80057a8:	b2db      	uxtb	r3, r3
 80057aa:	461a      	mov	r2, r3
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80057b4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80057b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057b8:	6a3a      	ldr	r2, [r7, #32]
 80057ba:	4952      	ldr	r1, [pc, #328]	; (8005904 <I2C_RequestMemoryRead+0x1cc>)
 80057bc:	68f8      	ldr	r0, [r7, #12]
 80057be:	f000 f8fa 	bl	80059b6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80057c2:	4603      	mov	r3, r0
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d001      	beq.n	80057cc <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80057c8:	2301      	movs	r3, #1
 80057ca:	e097      	b.n	80058fc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80057cc:	2300      	movs	r3, #0
 80057ce:	617b      	str	r3, [r7, #20]
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	695b      	ldr	r3, [r3, #20]
 80057d6:	617b      	str	r3, [r7, #20]
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	699b      	ldr	r3, [r3, #24]
 80057de:	617b      	str	r3, [r7, #20]
 80057e0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80057e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80057e4:	6a39      	ldr	r1, [r7, #32]
 80057e6:	68f8      	ldr	r0, [r7, #12]
 80057e8:	f000 f964 	bl	8005ab4 <I2C_WaitOnTXEFlagUntilTimeout>
 80057ec:	4603      	mov	r3, r0
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d00d      	beq.n	800580e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057f6:	2b04      	cmp	r3, #4
 80057f8:	d107      	bne.n	800580a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	681a      	ldr	r2, [r3, #0]
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005808:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800580a:	2301      	movs	r3, #1
 800580c:	e076      	b.n	80058fc <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800580e:	88fb      	ldrh	r3, [r7, #6]
 8005810:	2b01      	cmp	r3, #1
 8005812:	d105      	bne.n	8005820 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005814:	893b      	ldrh	r3, [r7, #8]
 8005816:	b2da      	uxtb	r2, r3
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	611a      	str	r2, [r3, #16]
 800581e:	e021      	b.n	8005864 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005820:	893b      	ldrh	r3, [r7, #8]
 8005822:	0a1b      	lsrs	r3, r3, #8
 8005824:	b29b      	uxth	r3, r3
 8005826:	b2da      	uxtb	r2, r3
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800582e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005830:	6a39      	ldr	r1, [r7, #32]
 8005832:	68f8      	ldr	r0, [r7, #12]
 8005834:	f000 f93e 	bl	8005ab4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005838:	4603      	mov	r3, r0
 800583a:	2b00      	cmp	r3, #0
 800583c:	d00d      	beq.n	800585a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005842:	2b04      	cmp	r3, #4
 8005844:	d107      	bne.n	8005856 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	681a      	ldr	r2, [r3, #0]
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005854:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005856:	2301      	movs	r3, #1
 8005858:	e050      	b.n	80058fc <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800585a:	893b      	ldrh	r3, [r7, #8]
 800585c:	b2da      	uxtb	r2, r3
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005864:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005866:	6a39      	ldr	r1, [r7, #32]
 8005868:	68f8      	ldr	r0, [r7, #12]
 800586a:	f000 f923 	bl	8005ab4 <I2C_WaitOnTXEFlagUntilTimeout>
 800586e:	4603      	mov	r3, r0
 8005870:	2b00      	cmp	r3, #0
 8005872:	d00d      	beq.n	8005890 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005878:	2b04      	cmp	r3, #4
 800587a:	d107      	bne.n	800588c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	681a      	ldr	r2, [r3, #0]
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800588a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800588c:	2301      	movs	r3, #1
 800588e:	e035      	b.n	80058fc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	681a      	ldr	r2, [r3, #0]
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800589e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80058a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058a2:	9300      	str	r3, [sp, #0]
 80058a4:	6a3b      	ldr	r3, [r7, #32]
 80058a6:	2200      	movs	r2, #0
 80058a8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80058ac:	68f8      	ldr	r0, [r7, #12]
 80058ae:	f000 f82b 	bl	8005908 <I2C_WaitOnFlagUntilTimeout>
 80058b2:	4603      	mov	r3, r0
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d00d      	beq.n	80058d4 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058c2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80058c6:	d103      	bne.n	80058d0 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	f44f 7200 	mov.w	r2, #512	; 0x200
 80058ce:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80058d0:	2303      	movs	r3, #3
 80058d2:	e013      	b.n	80058fc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80058d4:	897b      	ldrh	r3, [r7, #10]
 80058d6:	b2db      	uxtb	r3, r3
 80058d8:	f043 0301 	orr.w	r3, r3, #1
 80058dc:	b2da      	uxtb	r2, r3
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80058e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058e6:	6a3a      	ldr	r2, [r7, #32]
 80058e8:	4906      	ldr	r1, [pc, #24]	; (8005904 <I2C_RequestMemoryRead+0x1cc>)
 80058ea:	68f8      	ldr	r0, [r7, #12]
 80058ec:	f000 f863 	bl	80059b6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80058f0:	4603      	mov	r3, r0
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d001      	beq.n	80058fa <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80058f6:	2301      	movs	r3, #1
 80058f8:	e000      	b.n	80058fc <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80058fa:	2300      	movs	r3, #0
}
 80058fc:	4618      	mov	r0, r3
 80058fe:	3718      	adds	r7, #24
 8005900:	46bd      	mov	sp, r7
 8005902:	bd80      	pop	{r7, pc}
 8005904:	00010002 	.word	0x00010002

08005908 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005908:	b580      	push	{r7, lr}
 800590a:	b084      	sub	sp, #16
 800590c:	af00      	add	r7, sp, #0
 800590e:	60f8      	str	r0, [r7, #12]
 8005910:	60b9      	str	r1, [r7, #8]
 8005912:	603b      	str	r3, [r7, #0]
 8005914:	4613      	mov	r3, r2
 8005916:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005918:	e025      	b.n	8005966 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800591a:	683b      	ldr	r3, [r7, #0]
 800591c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005920:	d021      	beq.n	8005966 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005922:	f7fd fdfb 	bl	800351c <HAL_GetTick>
 8005926:	4602      	mov	r2, r0
 8005928:	69bb      	ldr	r3, [r7, #24]
 800592a:	1ad3      	subs	r3, r2, r3
 800592c:	683a      	ldr	r2, [r7, #0]
 800592e:	429a      	cmp	r2, r3
 8005930:	d302      	bcc.n	8005938 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005932:	683b      	ldr	r3, [r7, #0]
 8005934:	2b00      	cmp	r3, #0
 8005936:	d116      	bne.n	8005966 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	2200      	movs	r2, #0
 800593c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	2220      	movs	r2, #32
 8005942:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	2200      	movs	r2, #0
 800594a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005952:	f043 0220 	orr.w	r2, r3, #32
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	2200      	movs	r2, #0
 800595e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005962:	2301      	movs	r3, #1
 8005964:	e023      	b.n	80059ae <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005966:	68bb      	ldr	r3, [r7, #8]
 8005968:	0c1b      	lsrs	r3, r3, #16
 800596a:	b2db      	uxtb	r3, r3
 800596c:	2b01      	cmp	r3, #1
 800596e:	d10d      	bne.n	800598c <I2C_WaitOnFlagUntilTimeout+0x84>
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	695b      	ldr	r3, [r3, #20]
 8005976:	43da      	mvns	r2, r3
 8005978:	68bb      	ldr	r3, [r7, #8]
 800597a:	4013      	ands	r3, r2
 800597c:	b29b      	uxth	r3, r3
 800597e:	2b00      	cmp	r3, #0
 8005980:	bf0c      	ite	eq
 8005982:	2301      	moveq	r3, #1
 8005984:	2300      	movne	r3, #0
 8005986:	b2db      	uxtb	r3, r3
 8005988:	461a      	mov	r2, r3
 800598a:	e00c      	b.n	80059a6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	699b      	ldr	r3, [r3, #24]
 8005992:	43da      	mvns	r2, r3
 8005994:	68bb      	ldr	r3, [r7, #8]
 8005996:	4013      	ands	r3, r2
 8005998:	b29b      	uxth	r3, r3
 800599a:	2b00      	cmp	r3, #0
 800599c:	bf0c      	ite	eq
 800599e:	2301      	moveq	r3, #1
 80059a0:	2300      	movne	r3, #0
 80059a2:	b2db      	uxtb	r3, r3
 80059a4:	461a      	mov	r2, r3
 80059a6:	79fb      	ldrb	r3, [r7, #7]
 80059a8:	429a      	cmp	r2, r3
 80059aa:	d0b6      	beq.n	800591a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80059ac:	2300      	movs	r3, #0
}
 80059ae:	4618      	mov	r0, r3
 80059b0:	3710      	adds	r7, #16
 80059b2:	46bd      	mov	sp, r7
 80059b4:	bd80      	pop	{r7, pc}

080059b6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80059b6:	b580      	push	{r7, lr}
 80059b8:	b084      	sub	sp, #16
 80059ba:	af00      	add	r7, sp, #0
 80059bc:	60f8      	str	r0, [r7, #12]
 80059be:	60b9      	str	r1, [r7, #8]
 80059c0:	607a      	str	r2, [r7, #4]
 80059c2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80059c4:	e051      	b.n	8005a6a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	695b      	ldr	r3, [r3, #20]
 80059cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80059d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80059d4:	d123      	bne.n	8005a1e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	681a      	ldr	r2, [r3, #0]
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80059e4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80059ee:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	2200      	movs	r2, #0
 80059f4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	2220      	movs	r2, #32
 80059fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	2200      	movs	r2, #0
 8005a02:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a0a:	f043 0204 	orr.w	r2, r3, #4
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	2200      	movs	r2, #0
 8005a16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005a1a:	2301      	movs	r3, #1
 8005a1c:	e046      	b.n	8005aac <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a24:	d021      	beq.n	8005a6a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a26:	f7fd fd79 	bl	800351c <HAL_GetTick>
 8005a2a:	4602      	mov	r2, r0
 8005a2c:	683b      	ldr	r3, [r7, #0]
 8005a2e:	1ad3      	subs	r3, r2, r3
 8005a30:	687a      	ldr	r2, [r7, #4]
 8005a32:	429a      	cmp	r2, r3
 8005a34:	d302      	bcc.n	8005a3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d116      	bne.n	8005a6a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	2200      	movs	r2, #0
 8005a40:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	2220      	movs	r2, #32
 8005a46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	2200      	movs	r2, #0
 8005a4e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a56:	f043 0220 	orr.w	r2, r3, #32
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	2200      	movs	r2, #0
 8005a62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005a66:	2301      	movs	r3, #1
 8005a68:	e020      	b.n	8005aac <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005a6a:	68bb      	ldr	r3, [r7, #8]
 8005a6c:	0c1b      	lsrs	r3, r3, #16
 8005a6e:	b2db      	uxtb	r3, r3
 8005a70:	2b01      	cmp	r3, #1
 8005a72:	d10c      	bne.n	8005a8e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	695b      	ldr	r3, [r3, #20]
 8005a7a:	43da      	mvns	r2, r3
 8005a7c:	68bb      	ldr	r3, [r7, #8]
 8005a7e:	4013      	ands	r3, r2
 8005a80:	b29b      	uxth	r3, r3
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	bf14      	ite	ne
 8005a86:	2301      	movne	r3, #1
 8005a88:	2300      	moveq	r3, #0
 8005a8a:	b2db      	uxtb	r3, r3
 8005a8c:	e00b      	b.n	8005aa6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	699b      	ldr	r3, [r3, #24]
 8005a94:	43da      	mvns	r2, r3
 8005a96:	68bb      	ldr	r3, [r7, #8]
 8005a98:	4013      	ands	r3, r2
 8005a9a:	b29b      	uxth	r3, r3
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	bf14      	ite	ne
 8005aa0:	2301      	movne	r3, #1
 8005aa2:	2300      	moveq	r3, #0
 8005aa4:	b2db      	uxtb	r3, r3
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d18d      	bne.n	80059c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005aaa:	2300      	movs	r3, #0
}
 8005aac:	4618      	mov	r0, r3
 8005aae:	3710      	adds	r7, #16
 8005ab0:	46bd      	mov	sp, r7
 8005ab2:	bd80      	pop	{r7, pc}

08005ab4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005ab4:	b580      	push	{r7, lr}
 8005ab6:	b084      	sub	sp, #16
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	60f8      	str	r0, [r7, #12]
 8005abc:	60b9      	str	r1, [r7, #8]
 8005abe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005ac0:	e02d      	b.n	8005b1e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005ac2:	68f8      	ldr	r0, [r7, #12]
 8005ac4:	f000 f8ce 	bl	8005c64 <I2C_IsAcknowledgeFailed>
 8005ac8:	4603      	mov	r3, r0
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d001      	beq.n	8005ad2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005ace:	2301      	movs	r3, #1
 8005ad0:	e02d      	b.n	8005b2e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ad2:	68bb      	ldr	r3, [r7, #8]
 8005ad4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ad8:	d021      	beq.n	8005b1e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ada:	f7fd fd1f 	bl	800351c <HAL_GetTick>
 8005ade:	4602      	mov	r2, r0
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	1ad3      	subs	r3, r2, r3
 8005ae4:	68ba      	ldr	r2, [r7, #8]
 8005ae6:	429a      	cmp	r2, r3
 8005ae8:	d302      	bcc.n	8005af0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005aea:	68bb      	ldr	r3, [r7, #8]
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d116      	bne.n	8005b1e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	2200      	movs	r2, #0
 8005af4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	2220      	movs	r2, #32
 8005afa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	2200      	movs	r2, #0
 8005b02:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b0a:	f043 0220 	orr.w	r2, r3, #32
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	2200      	movs	r2, #0
 8005b16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005b1a:	2301      	movs	r3, #1
 8005b1c:	e007      	b.n	8005b2e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	695b      	ldr	r3, [r3, #20]
 8005b24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b28:	2b80      	cmp	r3, #128	; 0x80
 8005b2a:	d1ca      	bne.n	8005ac2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005b2c:	2300      	movs	r3, #0
}
 8005b2e:	4618      	mov	r0, r3
 8005b30:	3710      	adds	r7, #16
 8005b32:	46bd      	mov	sp, r7
 8005b34:	bd80      	pop	{r7, pc}

08005b36 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005b36:	b580      	push	{r7, lr}
 8005b38:	b084      	sub	sp, #16
 8005b3a:	af00      	add	r7, sp, #0
 8005b3c:	60f8      	str	r0, [r7, #12]
 8005b3e:	60b9      	str	r1, [r7, #8]
 8005b40:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005b42:	e02d      	b.n	8005ba0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005b44:	68f8      	ldr	r0, [r7, #12]
 8005b46:	f000 f88d 	bl	8005c64 <I2C_IsAcknowledgeFailed>
 8005b4a:	4603      	mov	r3, r0
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d001      	beq.n	8005b54 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005b50:	2301      	movs	r3, #1
 8005b52:	e02d      	b.n	8005bb0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b54:	68bb      	ldr	r3, [r7, #8]
 8005b56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b5a:	d021      	beq.n	8005ba0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b5c:	f7fd fcde 	bl	800351c <HAL_GetTick>
 8005b60:	4602      	mov	r2, r0
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	1ad3      	subs	r3, r2, r3
 8005b66:	68ba      	ldr	r2, [r7, #8]
 8005b68:	429a      	cmp	r2, r3
 8005b6a:	d302      	bcc.n	8005b72 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005b6c:	68bb      	ldr	r3, [r7, #8]
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d116      	bne.n	8005ba0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	2200      	movs	r2, #0
 8005b76:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	2220      	movs	r2, #32
 8005b7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	2200      	movs	r2, #0
 8005b84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b8c:	f043 0220 	orr.w	r2, r3, #32
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	2200      	movs	r2, #0
 8005b98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005b9c:	2301      	movs	r3, #1
 8005b9e:	e007      	b.n	8005bb0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	695b      	ldr	r3, [r3, #20]
 8005ba6:	f003 0304 	and.w	r3, r3, #4
 8005baa:	2b04      	cmp	r3, #4
 8005bac:	d1ca      	bne.n	8005b44 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005bae:	2300      	movs	r3, #0
}
 8005bb0:	4618      	mov	r0, r3
 8005bb2:	3710      	adds	r7, #16
 8005bb4:	46bd      	mov	sp, r7
 8005bb6:	bd80      	pop	{r7, pc}

08005bb8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005bb8:	b580      	push	{r7, lr}
 8005bba:	b084      	sub	sp, #16
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	60f8      	str	r0, [r7, #12]
 8005bc0:	60b9      	str	r1, [r7, #8]
 8005bc2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005bc4:	e042      	b.n	8005c4c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	695b      	ldr	r3, [r3, #20]
 8005bcc:	f003 0310 	and.w	r3, r3, #16
 8005bd0:	2b10      	cmp	r3, #16
 8005bd2:	d119      	bne.n	8005c08 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	f06f 0210 	mvn.w	r2, #16
 8005bdc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	2200      	movs	r2, #0
 8005be2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	2220      	movs	r2, #32
 8005be8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	2200      	movs	r2, #0
 8005bf0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	2200      	movs	r2, #0
 8005c00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005c04:	2301      	movs	r3, #1
 8005c06:	e029      	b.n	8005c5c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c08:	f7fd fc88 	bl	800351c <HAL_GetTick>
 8005c0c:	4602      	mov	r2, r0
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	1ad3      	subs	r3, r2, r3
 8005c12:	68ba      	ldr	r2, [r7, #8]
 8005c14:	429a      	cmp	r2, r3
 8005c16:	d302      	bcc.n	8005c1e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005c18:	68bb      	ldr	r3, [r7, #8]
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d116      	bne.n	8005c4c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	2200      	movs	r2, #0
 8005c22:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	2220      	movs	r2, #32
 8005c28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	2200      	movs	r2, #0
 8005c30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c38:	f043 0220 	orr.w	r2, r3, #32
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	2200      	movs	r2, #0
 8005c44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005c48:	2301      	movs	r3, #1
 8005c4a:	e007      	b.n	8005c5c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	695b      	ldr	r3, [r3, #20]
 8005c52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c56:	2b40      	cmp	r3, #64	; 0x40
 8005c58:	d1b5      	bne.n	8005bc6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005c5a:	2300      	movs	r3, #0
}
 8005c5c:	4618      	mov	r0, r3
 8005c5e:	3710      	adds	r7, #16
 8005c60:	46bd      	mov	sp, r7
 8005c62:	bd80      	pop	{r7, pc}

08005c64 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005c64:	b480      	push	{r7}
 8005c66:	b083      	sub	sp, #12
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	695b      	ldr	r3, [r3, #20]
 8005c72:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c76:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c7a:	d11b      	bne.n	8005cb4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005c84:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	2200      	movs	r2, #0
 8005c8a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	2220      	movs	r2, #32
 8005c90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	2200      	movs	r2, #0
 8005c98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ca0:	f043 0204 	orr.w	r2, r3, #4
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2200      	movs	r2, #0
 8005cac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005cb0:	2301      	movs	r3, #1
 8005cb2:	e000      	b.n	8005cb6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005cb4:	2300      	movs	r3, #0
}
 8005cb6:	4618      	mov	r0, r3
 8005cb8:	370c      	adds	r7, #12
 8005cba:	46bd      	mov	sp, r7
 8005cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc0:	4770      	bx	lr

08005cc2 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005cc2:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005cc4:	b08f      	sub	sp, #60	; 0x3c
 8005cc6:	af0a      	add	r7, sp, #40	; 0x28
 8005cc8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d101      	bne.n	8005cd4 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005cd0:	2301      	movs	r3, #1
 8005cd2:	e10f      	b.n	8005ef4 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8005ce0:	b2db      	uxtb	r3, r3
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d106      	bne.n	8005cf4 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	2200      	movs	r2, #0
 8005cea:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005cee:	6878      	ldr	r0, [r7, #4]
 8005cf0:	f009 feec 	bl	800facc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	2203      	movs	r2, #3
 8005cf8:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8005cfc:	68bb      	ldr	r3, [r7, #8]
 8005cfe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d00:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d102      	bne.n	8005d0e <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	2200      	movs	r2, #0
 8005d0c:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	4618      	mov	r0, r3
 8005d14:	f002 ffdf 	bl	8008cd6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	603b      	str	r3, [r7, #0]
 8005d1e:	687e      	ldr	r6, [r7, #4]
 8005d20:	466d      	mov	r5, sp
 8005d22:	f106 0410 	add.w	r4, r6, #16
 8005d26:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005d28:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005d2a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005d2c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005d2e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005d32:	e885 0003 	stmia.w	r5, {r0, r1}
 8005d36:	1d33      	adds	r3, r6, #4
 8005d38:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005d3a:	6838      	ldr	r0, [r7, #0]
 8005d3c:	f002 feb6 	bl	8008aac <USB_CoreInit>
 8005d40:	4603      	mov	r3, r0
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d005      	beq.n	8005d52 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	2202      	movs	r2, #2
 8005d4a:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8005d4e:	2301      	movs	r3, #1
 8005d50:	e0d0      	b.n	8005ef4 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	2100      	movs	r1, #0
 8005d58:	4618      	mov	r0, r3
 8005d5a:	f002 ffcd 	bl	8008cf8 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005d5e:	2300      	movs	r3, #0
 8005d60:	73fb      	strb	r3, [r7, #15]
 8005d62:	e04a      	b.n	8005dfa <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005d64:	7bfa      	ldrb	r2, [r7, #15]
 8005d66:	6879      	ldr	r1, [r7, #4]
 8005d68:	4613      	mov	r3, r2
 8005d6a:	00db      	lsls	r3, r3, #3
 8005d6c:	4413      	add	r3, r2
 8005d6e:	009b      	lsls	r3, r3, #2
 8005d70:	440b      	add	r3, r1
 8005d72:	333d      	adds	r3, #61	; 0x3d
 8005d74:	2201      	movs	r2, #1
 8005d76:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005d78:	7bfa      	ldrb	r2, [r7, #15]
 8005d7a:	6879      	ldr	r1, [r7, #4]
 8005d7c:	4613      	mov	r3, r2
 8005d7e:	00db      	lsls	r3, r3, #3
 8005d80:	4413      	add	r3, r2
 8005d82:	009b      	lsls	r3, r3, #2
 8005d84:	440b      	add	r3, r1
 8005d86:	333c      	adds	r3, #60	; 0x3c
 8005d88:	7bfa      	ldrb	r2, [r7, #15]
 8005d8a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005d8c:	7bfa      	ldrb	r2, [r7, #15]
 8005d8e:	7bfb      	ldrb	r3, [r7, #15]
 8005d90:	b298      	uxth	r0, r3
 8005d92:	6879      	ldr	r1, [r7, #4]
 8005d94:	4613      	mov	r3, r2
 8005d96:	00db      	lsls	r3, r3, #3
 8005d98:	4413      	add	r3, r2
 8005d9a:	009b      	lsls	r3, r3, #2
 8005d9c:	440b      	add	r3, r1
 8005d9e:	3344      	adds	r3, #68	; 0x44
 8005da0:	4602      	mov	r2, r0
 8005da2:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005da4:	7bfa      	ldrb	r2, [r7, #15]
 8005da6:	6879      	ldr	r1, [r7, #4]
 8005da8:	4613      	mov	r3, r2
 8005daa:	00db      	lsls	r3, r3, #3
 8005dac:	4413      	add	r3, r2
 8005dae:	009b      	lsls	r3, r3, #2
 8005db0:	440b      	add	r3, r1
 8005db2:	3340      	adds	r3, #64	; 0x40
 8005db4:	2200      	movs	r2, #0
 8005db6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005db8:	7bfa      	ldrb	r2, [r7, #15]
 8005dba:	6879      	ldr	r1, [r7, #4]
 8005dbc:	4613      	mov	r3, r2
 8005dbe:	00db      	lsls	r3, r3, #3
 8005dc0:	4413      	add	r3, r2
 8005dc2:	009b      	lsls	r3, r3, #2
 8005dc4:	440b      	add	r3, r1
 8005dc6:	3348      	adds	r3, #72	; 0x48
 8005dc8:	2200      	movs	r2, #0
 8005dca:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005dcc:	7bfa      	ldrb	r2, [r7, #15]
 8005dce:	6879      	ldr	r1, [r7, #4]
 8005dd0:	4613      	mov	r3, r2
 8005dd2:	00db      	lsls	r3, r3, #3
 8005dd4:	4413      	add	r3, r2
 8005dd6:	009b      	lsls	r3, r3, #2
 8005dd8:	440b      	add	r3, r1
 8005dda:	334c      	adds	r3, #76	; 0x4c
 8005ddc:	2200      	movs	r2, #0
 8005dde:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005de0:	7bfa      	ldrb	r2, [r7, #15]
 8005de2:	6879      	ldr	r1, [r7, #4]
 8005de4:	4613      	mov	r3, r2
 8005de6:	00db      	lsls	r3, r3, #3
 8005de8:	4413      	add	r3, r2
 8005dea:	009b      	lsls	r3, r3, #2
 8005dec:	440b      	add	r3, r1
 8005dee:	3354      	adds	r3, #84	; 0x54
 8005df0:	2200      	movs	r2, #0
 8005df2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005df4:	7bfb      	ldrb	r3, [r7, #15]
 8005df6:	3301      	adds	r3, #1
 8005df8:	73fb      	strb	r3, [r7, #15]
 8005dfa:	7bfa      	ldrb	r2, [r7, #15]
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	685b      	ldr	r3, [r3, #4]
 8005e00:	429a      	cmp	r2, r3
 8005e02:	d3af      	bcc.n	8005d64 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005e04:	2300      	movs	r3, #0
 8005e06:	73fb      	strb	r3, [r7, #15]
 8005e08:	e044      	b.n	8005e94 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005e0a:	7bfa      	ldrb	r2, [r7, #15]
 8005e0c:	6879      	ldr	r1, [r7, #4]
 8005e0e:	4613      	mov	r3, r2
 8005e10:	00db      	lsls	r3, r3, #3
 8005e12:	4413      	add	r3, r2
 8005e14:	009b      	lsls	r3, r3, #2
 8005e16:	440b      	add	r3, r1
 8005e18:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8005e1c:	2200      	movs	r2, #0
 8005e1e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005e20:	7bfa      	ldrb	r2, [r7, #15]
 8005e22:	6879      	ldr	r1, [r7, #4]
 8005e24:	4613      	mov	r3, r2
 8005e26:	00db      	lsls	r3, r3, #3
 8005e28:	4413      	add	r3, r2
 8005e2a:	009b      	lsls	r3, r3, #2
 8005e2c:	440b      	add	r3, r1
 8005e2e:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8005e32:	7bfa      	ldrb	r2, [r7, #15]
 8005e34:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005e36:	7bfa      	ldrb	r2, [r7, #15]
 8005e38:	6879      	ldr	r1, [r7, #4]
 8005e3a:	4613      	mov	r3, r2
 8005e3c:	00db      	lsls	r3, r3, #3
 8005e3e:	4413      	add	r3, r2
 8005e40:	009b      	lsls	r3, r3, #2
 8005e42:	440b      	add	r3, r1
 8005e44:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8005e48:	2200      	movs	r2, #0
 8005e4a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005e4c:	7bfa      	ldrb	r2, [r7, #15]
 8005e4e:	6879      	ldr	r1, [r7, #4]
 8005e50:	4613      	mov	r3, r2
 8005e52:	00db      	lsls	r3, r3, #3
 8005e54:	4413      	add	r3, r2
 8005e56:	009b      	lsls	r3, r3, #2
 8005e58:	440b      	add	r3, r1
 8005e5a:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8005e5e:	2200      	movs	r2, #0
 8005e60:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005e62:	7bfa      	ldrb	r2, [r7, #15]
 8005e64:	6879      	ldr	r1, [r7, #4]
 8005e66:	4613      	mov	r3, r2
 8005e68:	00db      	lsls	r3, r3, #3
 8005e6a:	4413      	add	r3, r2
 8005e6c:	009b      	lsls	r3, r3, #2
 8005e6e:	440b      	add	r3, r1
 8005e70:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8005e74:	2200      	movs	r2, #0
 8005e76:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005e78:	7bfa      	ldrb	r2, [r7, #15]
 8005e7a:	6879      	ldr	r1, [r7, #4]
 8005e7c:	4613      	mov	r3, r2
 8005e7e:	00db      	lsls	r3, r3, #3
 8005e80:	4413      	add	r3, r2
 8005e82:	009b      	lsls	r3, r3, #2
 8005e84:	440b      	add	r3, r1
 8005e86:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005e8e:	7bfb      	ldrb	r3, [r7, #15]
 8005e90:	3301      	adds	r3, #1
 8005e92:	73fb      	strb	r3, [r7, #15]
 8005e94:	7bfa      	ldrb	r2, [r7, #15]
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	685b      	ldr	r3, [r3, #4]
 8005e9a:	429a      	cmp	r2, r3
 8005e9c:	d3b5      	bcc.n	8005e0a <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	603b      	str	r3, [r7, #0]
 8005ea4:	687e      	ldr	r6, [r7, #4]
 8005ea6:	466d      	mov	r5, sp
 8005ea8:	f106 0410 	add.w	r4, r6, #16
 8005eac:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005eae:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005eb0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005eb2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005eb4:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005eb8:	e885 0003 	stmia.w	r5, {r0, r1}
 8005ebc:	1d33      	adds	r3, r6, #4
 8005ebe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005ec0:	6838      	ldr	r0, [r7, #0]
 8005ec2:	f002 ff65 	bl	8008d90 <USB_DevInit>
 8005ec6:	4603      	mov	r3, r0
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d005      	beq.n	8005ed8 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2202      	movs	r2, #2
 8005ed0:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8005ed4:	2301      	movs	r3, #1
 8005ed6:	e00d      	b.n	8005ef4 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2200      	movs	r2, #0
 8005edc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	2201      	movs	r2, #1
 8005ee4:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	4618      	mov	r0, r3
 8005eee:	f004 f8b4 	bl	800a05a <USB_DevDisconnect>

  return HAL_OK;
 8005ef2:	2300      	movs	r3, #0
}
 8005ef4:	4618      	mov	r0, r3
 8005ef6:	3714      	adds	r7, #20
 8005ef8:	46bd      	mov	sp, r7
 8005efa:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005efc <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8005efc:	b580      	push	{r7, lr}
 8005efe:	b084      	sub	sp, #16
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8005f10:	2b01      	cmp	r3, #1
 8005f12:	d101      	bne.n	8005f18 <HAL_PCD_Start+0x1c>
 8005f14:	2302      	movs	r3, #2
 8005f16:	e020      	b.n	8005f5a <HAL_PCD_Start+0x5e>
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	2201      	movs	r2, #1
 8005f1c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f24:	2b01      	cmp	r3, #1
 8005f26:	d109      	bne.n	8005f3c <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8005f2c:	2b01      	cmp	r3, #1
 8005f2e:	d005      	beq.n	8005f3c <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f34:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	4618      	mov	r0, r3
 8005f42:	f002 feb7 	bl	8008cb4 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	4618      	mov	r0, r3
 8005f4c:	f004 f864 	bl	800a018 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	2200      	movs	r2, #0
 8005f54:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8005f58:	2300      	movs	r3, #0
}
 8005f5a:	4618      	mov	r0, r3
 8005f5c:	3710      	adds	r7, #16
 8005f5e:	46bd      	mov	sp, r7
 8005f60:	bd80      	pop	{r7, pc}

08005f62 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8005f62:	b590      	push	{r4, r7, lr}
 8005f64:	b08d      	sub	sp, #52	; 0x34
 8005f66:	af00      	add	r7, sp, #0
 8005f68:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f70:	6a3b      	ldr	r3, [r7, #32]
 8005f72:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	4618      	mov	r0, r3
 8005f7a:	f004 f922 	bl	800a1c2 <USB_GetMode>
 8005f7e:	4603      	mov	r3, r0
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	f040 848a 	bne.w	800689a <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	4618      	mov	r0, r3
 8005f8c:	f004 f886 	bl	800a09c <USB_ReadInterrupts>
 8005f90:	4603      	mov	r3, r0
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	f000 8480 	beq.w	8006898 <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8005f98:	69fb      	ldr	r3, [r7, #28]
 8005f9a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005f9e:	689b      	ldr	r3, [r3, #8]
 8005fa0:	0a1b      	lsrs	r3, r3, #8
 8005fa2:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	4618      	mov	r0, r3
 8005fb2:	f004 f873 	bl	800a09c <USB_ReadInterrupts>
 8005fb6:	4603      	mov	r3, r0
 8005fb8:	f003 0302 	and.w	r3, r3, #2
 8005fbc:	2b02      	cmp	r3, #2
 8005fbe:	d107      	bne.n	8005fd0 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	695a      	ldr	r2, [r3, #20]
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f002 0202 	and.w	r2, r2, #2
 8005fce:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	4618      	mov	r0, r3
 8005fd6:	f004 f861 	bl	800a09c <USB_ReadInterrupts>
 8005fda:	4603      	mov	r3, r0
 8005fdc:	f003 0310 	and.w	r3, r3, #16
 8005fe0:	2b10      	cmp	r3, #16
 8005fe2:	d161      	bne.n	80060a8 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	699a      	ldr	r2, [r3, #24]
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	f022 0210 	bic.w	r2, r2, #16
 8005ff2:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8005ff4:	6a3b      	ldr	r3, [r7, #32]
 8005ff6:	6a1b      	ldr	r3, [r3, #32]
 8005ff8:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8005ffa:	69bb      	ldr	r3, [r7, #24]
 8005ffc:	f003 020f 	and.w	r2, r3, #15
 8006000:	4613      	mov	r3, r2
 8006002:	00db      	lsls	r3, r3, #3
 8006004:	4413      	add	r3, r2
 8006006:	009b      	lsls	r3, r3, #2
 8006008:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800600c:	687a      	ldr	r2, [r7, #4]
 800600e:	4413      	add	r3, r2
 8006010:	3304      	adds	r3, #4
 8006012:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8006014:	69bb      	ldr	r3, [r7, #24]
 8006016:	0c5b      	lsrs	r3, r3, #17
 8006018:	f003 030f 	and.w	r3, r3, #15
 800601c:	2b02      	cmp	r3, #2
 800601e:	d124      	bne.n	800606a <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8006020:	69ba      	ldr	r2, [r7, #24]
 8006022:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8006026:	4013      	ands	r3, r2
 8006028:	2b00      	cmp	r3, #0
 800602a:	d035      	beq.n	8006098 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800602c:	697b      	ldr	r3, [r7, #20]
 800602e:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8006030:	69bb      	ldr	r3, [r7, #24]
 8006032:	091b      	lsrs	r3, r3, #4
 8006034:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8006036:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800603a:	b29b      	uxth	r3, r3
 800603c:	461a      	mov	r2, r3
 800603e:	6a38      	ldr	r0, [r7, #32]
 8006040:	f003 fe98 	bl	8009d74 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006044:	697b      	ldr	r3, [r7, #20]
 8006046:	691a      	ldr	r2, [r3, #16]
 8006048:	69bb      	ldr	r3, [r7, #24]
 800604a:	091b      	lsrs	r3, r3, #4
 800604c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006050:	441a      	add	r2, r3
 8006052:	697b      	ldr	r3, [r7, #20]
 8006054:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006056:	697b      	ldr	r3, [r7, #20]
 8006058:	6a1a      	ldr	r2, [r3, #32]
 800605a:	69bb      	ldr	r3, [r7, #24]
 800605c:	091b      	lsrs	r3, r3, #4
 800605e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006062:	441a      	add	r2, r3
 8006064:	697b      	ldr	r3, [r7, #20]
 8006066:	621a      	str	r2, [r3, #32]
 8006068:	e016      	b.n	8006098 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800606a:	69bb      	ldr	r3, [r7, #24]
 800606c:	0c5b      	lsrs	r3, r3, #17
 800606e:	f003 030f 	and.w	r3, r3, #15
 8006072:	2b06      	cmp	r3, #6
 8006074:	d110      	bne.n	8006098 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800607c:	2208      	movs	r2, #8
 800607e:	4619      	mov	r1, r3
 8006080:	6a38      	ldr	r0, [r7, #32]
 8006082:	f003 fe77 	bl	8009d74 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006086:	697b      	ldr	r3, [r7, #20]
 8006088:	6a1a      	ldr	r2, [r3, #32]
 800608a:	69bb      	ldr	r3, [r7, #24]
 800608c:	091b      	lsrs	r3, r3, #4
 800608e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006092:	441a      	add	r2, r3
 8006094:	697b      	ldr	r3, [r7, #20]
 8006096:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	699a      	ldr	r2, [r3, #24]
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	f042 0210 	orr.w	r2, r2, #16
 80060a6:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	4618      	mov	r0, r3
 80060ae:	f003 fff5 	bl	800a09c <USB_ReadInterrupts>
 80060b2:	4603      	mov	r3, r0
 80060b4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80060b8:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80060bc:	f040 80a7 	bne.w	800620e <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80060c0:	2300      	movs	r3, #0
 80060c2:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	4618      	mov	r0, r3
 80060ca:	f003 fffa 	bl	800a0c2 <USB_ReadDevAllOutEpInterrupt>
 80060ce:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 80060d0:	e099      	b.n	8006206 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80060d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060d4:	f003 0301 	and.w	r3, r3, #1
 80060d8:	2b00      	cmp	r3, #0
 80060da:	f000 808e 	beq.w	80061fa <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80060e4:	b2d2      	uxtb	r2, r2
 80060e6:	4611      	mov	r1, r2
 80060e8:	4618      	mov	r0, r3
 80060ea:	f004 f81e 	bl	800a12a <USB_ReadDevOutEPInterrupt>
 80060ee:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80060f0:	693b      	ldr	r3, [r7, #16]
 80060f2:	f003 0301 	and.w	r3, r3, #1
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d00c      	beq.n	8006114 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80060fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060fc:	015a      	lsls	r2, r3, #5
 80060fe:	69fb      	ldr	r3, [r7, #28]
 8006100:	4413      	add	r3, r2
 8006102:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006106:	461a      	mov	r2, r3
 8006108:	2301      	movs	r3, #1
 800610a:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800610c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800610e:	6878      	ldr	r0, [r7, #4]
 8006110:	f000 fec2 	bl	8006e98 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8006114:	693b      	ldr	r3, [r7, #16]
 8006116:	f003 0308 	and.w	r3, r3, #8
 800611a:	2b00      	cmp	r3, #0
 800611c:	d00c      	beq.n	8006138 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800611e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006120:	015a      	lsls	r2, r3, #5
 8006122:	69fb      	ldr	r3, [r7, #28]
 8006124:	4413      	add	r3, r2
 8006126:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800612a:	461a      	mov	r2, r3
 800612c:	2308      	movs	r3, #8
 800612e:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8006130:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006132:	6878      	ldr	r0, [r7, #4]
 8006134:	f000 ff98 	bl	8007068 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8006138:	693b      	ldr	r3, [r7, #16]
 800613a:	f003 0310 	and.w	r3, r3, #16
 800613e:	2b00      	cmp	r3, #0
 8006140:	d008      	beq.n	8006154 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8006142:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006144:	015a      	lsls	r2, r3, #5
 8006146:	69fb      	ldr	r3, [r7, #28]
 8006148:	4413      	add	r3, r2
 800614a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800614e:	461a      	mov	r2, r3
 8006150:	2310      	movs	r3, #16
 8006152:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8006154:	693b      	ldr	r3, [r7, #16]
 8006156:	f003 0302 	and.w	r3, r3, #2
 800615a:	2b00      	cmp	r3, #0
 800615c:	d030      	beq.n	80061c0 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800615e:	6a3b      	ldr	r3, [r7, #32]
 8006160:	695b      	ldr	r3, [r3, #20]
 8006162:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006166:	2b80      	cmp	r3, #128	; 0x80
 8006168:	d109      	bne.n	800617e <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800616a:	69fb      	ldr	r3, [r7, #28]
 800616c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006170:	685b      	ldr	r3, [r3, #4]
 8006172:	69fa      	ldr	r2, [r7, #28]
 8006174:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006178:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800617c:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800617e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006180:	4613      	mov	r3, r2
 8006182:	00db      	lsls	r3, r3, #3
 8006184:	4413      	add	r3, r2
 8006186:	009b      	lsls	r3, r3, #2
 8006188:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800618c:	687a      	ldr	r2, [r7, #4]
 800618e:	4413      	add	r3, r2
 8006190:	3304      	adds	r3, #4
 8006192:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8006194:	697b      	ldr	r3, [r7, #20]
 8006196:	78db      	ldrb	r3, [r3, #3]
 8006198:	2b01      	cmp	r3, #1
 800619a:	d108      	bne.n	80061ae <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800619c:	697b      	ldr	r3, [r7, #20]
 800619e:	2200      	movs	r2, #0
 80061a0:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80061a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061a4:	b2db      	uxtb	r3, r3
 80061a6:	4619      	mov	r1, r3
 80061a8:	6878      	ldr	r0, [r7, #4]
 80061aa:	f009 fd8b 	bl	800fcc4 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80061ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061b0:	015a      	lsls	r2, r3, #5
 80061b2:	69fb      	ldr	r3, [r7, #28]
 80061b4:	4413      	add	r3, r2
 80061b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80061ba:	461a      	mov	r2, r3
 80061bc:	2302      	movs	r3, #2
 80061be:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80061c0:	693b      	ldr	r3, [r7, #16]
 80061c2:	f003 0320 	and.w	r3, r3, #32
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d008      	beq.n	80061dc <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80061ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061cc:	015a      	lsls	r2, r3, #5
 80061ce:	69fb      	ldr	r3, [r7, #28]
 80061d0:	4413      	add	r3, r2
 80061d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80061d6:	461a      	mov	r2, r3
 80061d8:	2320      	movs	r3, #32
 80061da:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80061dc:	693b      	ldr	r3, [r7, #16]
 80061de:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d009      	beq.n	80061fa <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80061e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061e8:	015a      	lsls	r2, r3, #5
 80061ea:	69fb      	ldr	r3, [r7, #28]
 80061ec:	4413      	add	r3, r2
 80061ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80061f2:	461a      	mov	r2, r3
 80061f4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80061f8:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80061fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061fc:	3301      	adds	r3, #1
 80061fe:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8006200:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006202:	085b      	lsrs	r3, r3, #1
 8006204:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8006206:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006208:	2b00      	cmp	r3, #0
 800620a:	f47f af62 	bne.w	80060d2 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	4618      	mov	r0, r3
 8006214:	f003 ff42 	bl	800a09c <USB_ReadInterrupts>
 8006218:	4603      	mov	r3, r0
 800621a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800621e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006222:	f040 80db 	bne.w	80063dc <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	4618      	mov	r0, r3
 800622c:	f003 ff63 	bl	800a0f6 <USB_ReadDevAllInEpInterrupt>
 8006230:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8006232:	2300      	movs	r3, #0
 8006234:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8006236:	e0cd      	b.n	80063d4 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8006238:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800623a:	f003 0301 	and.w	r3, r3, #1
 800623e:	2b00      	cmp	r3, #0
 8006240:	f000 80c2 	beq.w	80063c8 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800624a:	b2d2      	uxtb	r2, r2
 800624c:	4611      	mov	r1, r2
 800624e:	4618      	mov	r0, r3
 8006250:	f003 ff89 	bl	800a166 <USB_ReadDevInEPInterrupt>
 8006254:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8006256:	693b      	ldr	r3, [r7, #16]
 8006258:	f003 0301 	and.w	r3, r3, #1
 800625c:	2b00      	cmp	r3, #0
 800625e:	d057      	beq.n	8006310 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006260:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006262:	f003 030f 	and.w	r3, r3, #15
 8006266:	2201      	movs	r2, #1
 8006268:	fa02 f303 	lsl.w	r3, r2, r3
 800626c:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800626e:	69fb      	ldr	r3, [r7, #28]
 8006270:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006274:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	43db      	mvns	r3, r3
 800627a:	69f9      	ldr	r1, [r7, #28]
 800627c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006280:	4013      	ands	r3, r2
 8006282:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8006284:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006286:	015a      	lsls	r2, r3, #5
 8006288:	69fb      	ldr	r3, [r7, #28]
 800628a:	4413      	add	r3, r2
 800628c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006290:	461a      	mov	r2, r3
 8006292:	2301      	movs	r3, #1
 8006294:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	691b      	ldr	r3, [r3, #16]
 800629a:	2b01      	cmp	r3, #1
 800629c:	d132      	bne.n	8006304 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800629e:	6879      	ldr	r1, [r7, #4]
 80062a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80062a2:	4613      	mov	r3, r2
 80062a4:	00db      	lsls	r3, r3, #3
 80062a6:	4413      	add	r3, r2
 80062a8:	009b      	lsls	r3, r3, #2
 80062aa:	440b      	add	r3, r1
 80062ac:	334c      	adds	r3, #76	; 0x4c
 80062ae:	6819      	ldr	r1, [r3, #0]
 80062b0:	6878      	ldr	r0, [r7, #4]
 80062b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80062b4:	4613      	mov	r3, r2
 80062b6:	00db      	lsls	r3, r3, #3
 80062b8:	4413      	add	r3, r2
 80062ba:	009b      	lsls	r3, r3, #2
 80062bc:	4403      	add	r3, r0
 80062be:	3348      	adds	r3, #72	; 0x48
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	4419      	add	r1, r3
 80062c4:	6878      	ldr	r0, [r7, #4]
 80062c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80062c8:	4613      	mov	r3, r2
 80062ca:	00db      	lsls	r3, r3, #3
 80062cc:	4413      	add	r3, r2
 80062ce:	009b      	lsls	r3, r3, #2
 80062d0:	4403      	add	r3, r0
 80062d2:	334c      	adds	r3, #76	; 0x4c
 80062d4:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80062d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d113      	bne.n	8006304 <HAL_PCD_IRQHandler+0x3a2>
 80062dc:	6879      	ldr	r1, [r7, #4]
 80062de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80062e0:	4613      	mov	r3, r2
 80062e2:	00db      	lsls	r3, r3, #3
 80062e4:	4413      	add	r3, r2
 80062e6:	009b      	lsls	r3, r3, #2
 80062e8:	440b      	add	r3, r1
 80062ea:	3354      	adds	r3, #84	; 0x54
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d108      	bne.n	8006304 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	6818      	ldr	r0, [r3, #0]
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80062fc:	461a      	mov	r2, r3
 80062fe:	2101      	movs	r1, #1
 8006300:	f003 ff90 	bl	800a224 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8006304:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006306:	b2db      	uxtb	r3, r3
 8006308:	4619      	mov	r1, r3
 800630a:	6878      	ldr	r0, [r7, #4]
 800630c:	f009 fc5f 	bl	800fbce <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8006310:	693b      	ldr	r3, [r7, #16]
 8006312:	f003 0308 	and.w	r3, r3, #8
 8006316:	2b00      	cmp	r3, #0
 8006318:	d008      	beq.n	800632c <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800631a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800631c:	015a      	lsls	r2, r3, #5
 800631e:	69fb      	ldr	r3, [r7, #28]
 8006320:	4413      	add	r3, r2
 8006322:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006326:	461a      	mov	r2, r3
 8006328:	2308      	movs	r3, #8
 800632a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800632c:	693b      	ldr	r3, [r7, #16]
 800632e:	f003 0310 	and.w	r3, r3, #16
 8006332:	2b00      	cmp	r3, #0
 8006334:	d008      	beq.n	8006348 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8006336:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006338:	015a      	lsls	r2, r3, #5
 800633a:	69fb      	ldr	r3, [r7, #28]
 800633c:	4413      	add	r3, r2
 800633e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006342:	461a      	mov	r2, r3
 8006344:	2310      	movs	r3, #16
 8006346:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8006348:	693b      	ldr	r3, [r7, #16]
 800634a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800634e:	2b00      	cmp	r3, #0
 8006350:	d008      	beq.n	8006364 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8006352:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006354:	015a      	lsls	r2, r3, #5
 8006356:	69fb      	ldr	r3, [r7, #28]
 8006358:	4413      	add	r3, r2
 800635a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800635e:	461a      	mov	r2, r3
 8006360:	2340      	movs	r3, #64	; 0x40
 8006362:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8006364:	693b      	ldr	r3, [r7, #16]
 8006366:	f003 0302 	and.w	r3, r3, #2
 800636a:	2b00      	cmp	r3, #0
 800636c:	d023      	beq.n	80063b6 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800636e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006370:	6a38      	ldr	r0, [r7, #32]
 8006372:	f002 fe71 	bl	8009058 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8006376:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006378:	4613      	mov	r3, r2
 800637a:	00db      	lsls	r3, r3, #3
 800637c:	4413      	add	r3, r2
 800637e:	009b      	lsls	r3, r3, #2
 8006380:	3338      	adds	r3, #56	; 0x38
 8006382:	687a      	ldr	r2, [r7, #4]
 8006384:	4413      	add	r3, r2
 8006386:	3304      	adds	r3, #4
 8006388:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800638a:	697b      	ldr	r3, [r7, #20]
 800638c:	78db      	ldrb	r3, [r3, #3]
 800638e:	2b01      	cmp	r3, #1
 8006390:	d108      	bne.n	80063a4 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8006392:	697b      	ldr	r3, [r7, #20]
 8006394:	2200      	movs	r2, #0
 8006396:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8006398:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800639a:	b2db      	uxtb	r3, r3
 800639c:	4619      	mov	r1, r3
 800639e:	6878      	ldr	r0, [r7, #4]
 80063a0:	f009 fca2 	bl	800fce8 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80063a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063a6:	015a      	lsls	r2, r3, #5
 80063a8:	69fb      	ldr	r3, [r7, #28]
 80063aa:	4413      	add	r3, r2
 80063ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80063b0:	461a      	mov	r2, r3
 80063b2:	2302      	movs	r3, #2
 80063b4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80063b6:	693b      	ldr	r3, [r7, #16]
 80063b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d003      	beq.n	80063c8 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80063c0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80063c2:	6878      	ldr	r0, [r7, #4]
 80063c4:	f000 fcdb 	bl	8006d7e <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80063c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063ca:	3301      	adds	r3, #1
 80063cc:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80063ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063d0:	085b      	lsrs	r3, r3, #1
 80063d2:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80063d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	f47f af2e 	bne.w	8006238 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	4618      	mov	r0, r3
 80063e2:	f003 fe5b 	bl	800a09c <USB_ReadInterrupts>
 80063e6:	4603      	mov	r3, r0
 80063e8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80063ec:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80063f0:	d122      	bne.n	8006438 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80063f2:	69fb      	ldr	r3, [r7, #28]
 80063f4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80063f8:	685b      	ldr	r3, [r3, #4]
 80063fa:	69fa      	ldr	r2, [r7, #28]
 80063fc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006400:	f023 0301 	bic.w	r3, r3, #1
 8006404:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 800640c:	2b01      	cmp	r3, #1
 800640e:	d108      	bne.n	8006422 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2200      	movs	r2, #0
 8006414:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8006418:	2100      	movs	r1, #0
 800641a:	6878      	ldr	r0, [r7, #4]
 800641c:	f000 fec2 	bl	80071a4 <HAL_PCDEx_LPM_Callback>
 8006420:	e002      	b.n	8006428 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8006422:	6878      	ldr	r0, [r7, #4]
 8006424:	f009 fc40 	bl	800fca8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	695a      	ldr	r2, [r3, #20]
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8006436:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	4618      	mov	r0, r3
 800643e:	f003 fe2d 	bl	800a09c <USB_ReadInterrupts>
 8006442:	4603      	mov	r3, r0
 8006444:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006448:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800644c:	d112      	bne.n	8006474 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800644e:	69fb      	ldr	r3, [r7, #28]
 8006450:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006454:	689b      	ldr	r3, [r3, #8]
 8006456:	f003 0301 	and.w	r3, r3, #1
 800645a:	2b01      	cmp	r3, #1
 800645c:	d102      	bne.n	8006464 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800645e:	6878      	ldr	r0, [r7, #4]
 8006460:	f009 fbfc 	bl	800fc5c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	695a      	ldr	r2, [r3, #20]
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8006472:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	4618      	mov	r0, r3
 800647a:	f003 fe0f 	bl	800a09c <USB_ReadInterrupts>
 800647e:	4603      	mov	r3, r0
 8006480:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006484:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006488:	f040 80b7 	bne.w	80065fa <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800648c:	69fb      	ldr	r3, [r7, #28]
 800648e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006492:	685b      	ldr	r3, [r3, #4]
 8006494:	69fa      	ldr	r2, [r7, #28]
 8006496:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800649a:	f023 0301 	bic.w	r3, r3, #1
 800649e:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	2110      	movs	r1, #16
 80064a6:	4618      	mov	r0, r3
 80064a8:	f002 fdd6 	bl	8009058 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80064ac:	2300      	movs	r3, #0
 80064ae:	62fb      	str	r3, [r7, #44]	; 0x2c
 80064b0:	e046      	b.n	8006540 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80064b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064b4:	015a      	lsls	r2, r3, #5
 80064b6:	69fb      	ldr	r3, [r7, #28]
 80064b8:	4413      	add	r3, r2
 80064ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80064be:	461a      	mov	r2, r3
 80064c0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80064c4:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80064c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064c8:	015a      	lsls	r2, r3, #5
 80064ca:	69fb      	ldr	r3, [r7, #28]
 80064cc:	4413      	add	r3, r2
 80064ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80064d6:	0151      	lsls	r1, r2, #5
 80064d8:	69fa      	ldr	r2, [r7, #28]
 80064da:	440a      	add	r2, r1
 80064dc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80064e0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80064e4:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80064e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064e8:	015a      	lsls	r2, r3, #5
 80064ea:	69fb      	ldr	r3, [r7, #28]
 80064ec:	4413      	add	r3, r2
 80064ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80064f2:	461a      	mov	r2, r3
 80064f4:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80064f8:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80064fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064fc:	015a      	lsls	r2, r3, #5
 80064fe:	69fb      	ldr	r3, [r7, #28]
 8006500:	4413      	add	r3, r2
 8006502:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800650a:	0151      	lsls	r1, r2, #5
 800650c:	69fa      	ldr	r2, [r7, #28]
 800650e:	440a      	add	r2, r1
 8006510:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006514:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006518:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800651a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800651c:	015a      	lsls	r2, r3, #5
 800651e:	69fb      	ldr	r3, [r7, #28]
 8006520:	4413      	add	r3, r2
 8006522:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800652a:	0151      	lsls	r1, r2, #5
 800652c:	69fa      	ldr	r2, [r7, #28]
 800652e:	440a      	add	r2, r1
 8006530:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006534:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006538:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800653a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800653c:	3301      	adds	r3, #1
 800653e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	685b      	ldr	r3, [r3, #4]
 8006544:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006546:	429a      	cmp	r2, r3
 8006548:	d3b3      	bcc.n	80064b2 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800654a:	69fb      	ldr	r3, [r7, #28]
 800654c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006550:	69db      	ldr	r3, [r3, #28]
 8006552:	69fa      	ldr	r2, [r7, #28]
 8006554:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006558:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 800655c:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006562:	2b00      	cmp	r3, #0
 8006564:	d016      	beq.n	8006594 <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8006566:	69fb      	ldr	r3, [r7, #28]
 8006568:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800656c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006570:	69fa      	ldr	r2, [r7, #28]
 8006572:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006576:	f043 030b 	orr.w	r3, r3, #11
 800657a:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800657e:	69fb      	ldr	r3, [r7, #28]
 8006580:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006584:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006586:	69fa      	ldr	r2, [r7, #28]
 8006588:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800658c:	f043 030b 	orr.w	r3, r3, #11
 8006590:	6453      	str	r3, [r2, #68]	; 0x44
 8006592:	e015      	b.n	80065c0 <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8006594:	69fb      	ldr	r3, [r7, #28]
 8006596:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800659a:	695b      	ldr	r3, [r3, #20]
 800659c:	69fa      	ldr	r2, [r7, #28]
 800659e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80065a2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80065a6:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 80065aa:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80065ac:	69fb      	ldr	r3, [r7, #28]
 80065ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80065b2:	691b      	ldr	r3, [r3, #16]
 80065b4:	69fa      	ldr	r2, [r7, #28]
 80065b6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80065ba:	f043 030b 	orr.w	r3, r3, #11
 80065be:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80065c0:	69fb      	ldr	r3, [r7, #28]
 80065c2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	69fa      	ldr	r2, [r7, #28]
 80065ca:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80065ce:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80065d2:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	6818      	ldr	r0, [r3, #0]
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	691b      	ldr	r3, [r3, #16]
 80065dc:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80065e4:	461a      	mov	r2, r3
 80065e6:	f003 fe1d 	bl	800a224 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	695a      	ldr	r2, [r3, #20]
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80065f8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	4618      	mov	r0, r3
 8006600:	f003 fd4c 	bl	800a09c <USB_ReadInterrupts>
 8006604:	4603      	mov	r3, r0
 8006606:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800660a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800660e:	d124      	bne.n	800665a <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	4618      	mov	r0, r3
 8006616:	f003 fde2 	bl	800a1de <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	4618      	mov	r0, r3
 8006620:	f002 fd97 	bl	8009152 <USB_GetDevSpeed>
 8006624:	4603      	mov	r3, r0
 8006626:	461a      	mov	r2, r3
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681c      	ldr	r4, [r3, #0]
 8006630:	f001 f9e8 	bl	8007a04 <HAL_RCC_GetHCLKFreq>
 8006634:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800663a:	b2db      	uxtb	r3, r3
 800663c:	461a      	mov	r2, r3
 800663e:	4620      	mov	r0, r4
 8006640:	f002 fa96 	bl	8008b70 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8006644:	6878      	ldr	r0, [r7, #4]
 8006646:	f009 faea 	bl	800fc1e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	695a      	ldr	r2, [r3, #20]
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8006658:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	4618      	mov	r0, r3
 8006660:	f003 fd1c 	bl	800a09c <USB_ReadInterrupts>
 8006664:	4603      	mov	r3, r0
 8006666:	f003 0308 	and.w	r3, r3, #8
 800666a:	2b08      	cmp	r3, #8
 800666c:	d10a      	bne.n	8006684 <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800666e:	6878      	ldr	r0, [r7, #4]
 8006670:	f009 fac7 	bl	800fc02 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	695a      	ldr	r2, [r3, #20]
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	f002 0208 	and.w	r2, r2, #8
 8006682:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	4618      	mov	r0, r3
 800668a:	f003 fd07 	bl	800a09c <USB_ReadInterrupts>
 800668e:	4603      	mov	r3, r0
 8006690:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006694:	2b80      	cmp	r3, #128	; 0x80
 8006696:	d122      	bne.n	80066de <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8006698:	6a3b      	ldr	r3, [r7, #32]
 800669a:	699b      	ldr	r3, [r3, #24]
 800669c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80066a0:	6a3b      	ldr	r3, [r7, #32]
 80066a2:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80066a4:	2301      	movs	r3, #1
 80066a6:	627b      	str	r3, [r7, #36]	; 0x24
 80066a8:	e014      	b.n	80066d4 <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80066aa:	6879      	ldr	r1, [r7, #4]
 80066ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80066ae:	4613      	mov	r3, r2
 80066b0:	00db      	lsls	r3, r3, #3
 80066b2:	4413      	add	r3, r2
 80066b4:	009b      	lsls	r3, r3, #2
 80066b6:	440b      	add	r3, r1
 80066b8:	f203 237f 	addw	r3, r3, #639	; 0x27f
 80066bc:	781b      	ldrb	r3, [r3, #0]
 80066be:	2b01      	cmp	r3, #1
 80066c0:	d105      	bne.n	80066ce <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80066c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066c4:	b2db      	uxtb	r3, r3
 80066c6:	4619      	mov	r1, r3
 80066c8:	6878      	ldr	r0, [r7, #4]
 80066ca:	f000 fb27 	bl	8006d1c <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80066ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066d0:	3301      	adds	r3, #1
 80066d2:	627b      	str	r3, [r7, #36]	; 0x24
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	685b      	ldr	r3, [r3, #4]
 80066d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80066da:	429a      	cmp	r2, r3
 80066dc:	d3e5      	bcc.n	80066aa <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	4618      	mov	r0, r3
 80066e4:	f003 fcda 	bl	800a09c <USB_ReadInterrupts>
 80066e8:	4603      	mov	r3, r0
 80066ea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80066ee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80066f2:	d13b      	bne.n	800676c <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80066f4:	2301      	movs	r3, #1
 80066f6:	627b      	str	r3, [r7, #36]	; 0x24
 80066f8:	e02b      	b.n	8006752 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80066fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066fc:	015a      	lsls	r2, r3, #5
 80066fe:	69fb      	ldr	r3, [r7, #28]
 8006700:	4413      	add	r3, r2
 8006702:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800670a:	6879      	ldr	r1, [r7, #4]
 800670c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800670e:	4613      	mov	r3, r2
 8006710:	00db      	lsls	r3, r3, #3
 8006712:	4413      	add	r3, r2
 8006714:	009b      	lsls	r3, r3, #2
 8006716:	440b      	add	r3, r1
 8006718:	3340      	adds	r3, #64	; 0x40
 800671a:	781b      	ldrb	r3, [r3, #0]
 800671c:	2b01      	cmp	r3, #1
 800671e:	d115      	bne.n	800674c <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8006720:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8006722:	2b00      	cmp	r3, #0
 8006724:	da12      	bge.n	800674c <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8006726:	6879      	ldr	r1, [r7, #4]
 8006728:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800672a:	4613      	mov	r3, r2
 800672c:	00db      	lsls	r3, r3, #3
 800672e:	4413      	add	r3, r2
 8006730:	009b      	lsls	r3, r3, #2
 8006732:	440b      	add	r3, r1
 8006734:	333f      	adds	r3, #63	; 0x3f
 8006736:	2201      	movs	r2, #1
 8006738:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800673a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800673c:	b2db      	uxtb	r3, r3
 800673e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8006742:	b2db      	uxtb	r3, r3
 8006744:	4619      	mov	r1, r3
 8006746:	6878      	ldr	r0, [r7, #4]
 8006748:	f000 fae8 	bl	8006d1c <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800674c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800674e:	3301      	adds	r3, #1
 8006750:	627b      	str	r3, [r7, #36]	; 0x24
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	685b      	ldr	r3, [r3, #4]
 8006756:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006758:	429a      	cmp	r2, r3
 800675a:	d3ce      	bcc.n	80066fa <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	695a      	ldr	r2, [r3, #20]
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 800676a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	4618      	mov	r0, r3
 8006772:	f003 fc93 	bl	800a09c <USB_ReadInterrupts>
 8006776:	4603      	mov	r3, r0
 8006778:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800677c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006780:	d155      	bne.n	800682e <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006782:	2301      	movs	r3, #1
 8006784:	627b      	str	r3, [r7, #36]	; 0x24
 8006786:	e045      	b.n	8006814 <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8006788:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800678a:	015a      	lsls	r2, r3, #5
 800678c:	69fb      	ldr	r3, [r7, #28]
 800678e:	4413      	add	r3, r2
 8006790:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8006798:	6879      	ldr	r1, [r7, #4]
 800679a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800679c:	4613      	mov	r3, r2
 800679e:	00db      	lsls	r3, r3, #3
 80067a0:	4413      	add	r3, r2
 80067a2:	009b      	lsls	r3, r3, #2
 80067a4:	440b      	add	r3, r1
 80067a6:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80067aa:	781b      	ldrb	r3, [r3, #0]
 80067ac:	2b01      	cmp	r3, #1
 80067ae:	d12e      	bne.n	800680e <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80067b0:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	da2b      	bge.n	800680e <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 80067b6:	69bb      	ldr	r3, [r7, #24]
 80067b8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 80067c2:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80067c6:	429a      	cmp	r2, r3
 80067c8:	d121      	bne.n	800680e <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80067ca:	6879      	ldr	r1, [r7, #4]
 80067cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80067ce:	4613      	mov	r3, r2
 80067d0:	00db      	lsls	r3, r3, #3
 80067d2:	4413      	add	r3, r2
 80067d4:	009b      	lsls	r3, r3, #2
 80067d6:	440b      	add	r3, r1
 80067d8:	f203 237f 	addw	r3, r3, #639	; 0x27f
 80067dc:	2201      	movs	r2, #1
 80067de:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80067e0:	6a3b      	ldr	r3, [r7, #32]
 80067e2:	699b      	ldr	r3, [r3, #24]
 80067e4:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80067e8:	6a3b      	ldr	r3, [r7, #32]
 80067ea:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80067ec:	6a3b      	ldr	r3, [r7, #32]
 80067ee:	695b      	ldr	r3, [r3, #20]
 80067f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d10a      	bne.n	800680e <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80067f8:	69fb      	ldr	r3, [r7, #28]
 80067fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80067fe:	685b      	ldr	r3, [r3, #4]
 8006800:	69fa      	ldr	r2, [r7, #28]
 8006802:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006806:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800680a:	6053      	str	r3, [r2, #4]
            break;
 800680c:	e007      	b.n	800681e <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800680e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006810:	3301      	adds	r3, #1
 8006812:	627b      	str	r3, [r7, #36]	; 0x24
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	685b      	ldr	r3, [r3, #4]
 8006818:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800681a:	429a      	cmp	r2, r3
 800681c:	d3b4      	bcc.n	8006788 <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	695a      	ldr	r2, [r3, #20]
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 800682c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	4618      	mov	r0, r3
 8006834:	f003 fc32 	bl	800a09c <USB_ReadInterrupts>
 8006838:	4603      	mov	r3, r0
 800683a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800683e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006842:	d10a      	bne.n	800685a <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8006844:	6878      	ldr	r0, [r7, #4]
 8006846:	f009 fa61 	bl	800fd0c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	695a      	ldr	r2, [r3, #20]
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8006858:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	4618      	mov	r0, r3
 8006860:	f003 fc1c 	bl	800a09c <USB_ReadInterrupts>
 8006864:	4603      	mov	r3, r0
 8006866:	f003 0304 	and.w	r3, r3, #4
 800686a:	2b04      	cmp	r3, #4
 800686c:	d115      	bne.n	800689a <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	685b      	ldr	r3, [r3, #4]
 8006874:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8006876:	69bb      	ldr	r3, [r7, #24]
 8006878:	f003 0304 	and.w	r3, r3, #4
 800687c:	2b00      	cmp	r3, #0
 800687e:	d002      	beq.n	8006886 <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8006880:	6878      	ldr	r0, [r7, #4]
 8006882:	f009 fa51 	bl	800fd28 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	6859      	ldr	r1, [r3, #4]
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	69ba      	ldr	r2, [r7, #24]
 8006892:	430a      	orrs	r2, r1
 8006894:	605a      	str	r2, [r3, #4]
 8006896:	e000      	b.n	800689a <HAL_PCD_IRQHandler+0x938>
      return;
 8006898:	bf00      	nop
    }
  }
}
 800689a:	3734      	adds	r7, #52	; 0x34
 800689c:	46bd      	mov	sp, r7
 800689e:	bd90      	pop	{r4, r7, pc}

080068a0 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80068a0:	b580      	push	{r7, lr}
 80068a2:	b082      	sub	sp, #8
 80068a4:	af00      	add	r7, sp, #0
 80068a6:	6078      	str	r0, [r7, #4]
 80068a8:	460b      	mov	r3, r1
 80068aa:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80068b2:	2b01      	cmp	r3, #1
 80068b4:	d101      	bne.n	80068ba <HAL_PCD_SetAddress+0x1a>
 80068b6:	2302      	movs	r3, #2
 80068b8:	e013      	b.n	80068e2 <HAL_PCD_SetAddress+0x42>
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	2201      	movs	r2, #1
 80068be:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	78fa      	ldrb	r2, [r7, #3]
 80068c6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	78fa      	ldrb	r2, [r7, #3]
 80068d0:	4611      	mov	r1, r2
 80068d2:	4618      	mov	r0, r3
 80068d4:	f003 fb7a 	bl	8009fcc <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	2200      	movs	r2, #0
 80068dc:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80068e0:	2300      	movs	r3, #0
}
 80068e2:	4618      	mov	r0, r3
 80068e4:	3708      	adds	r7, #8
 80068e6:	46bd      	mov	sp, r7
 80068e8:	bd80      	pop	{r7, pc}

080068ea <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80068ea:	b580      	push	{r7, lr}
 80068ec:	b084      	sub	sp, #16
 80068ee:	af00      	add	r7, sp, #0
 80068f0:	6078      	str	r0, [r7, #4]
 80068f2:	4608      	mov	r0, r1
 80068f4:	4611      	mov	r1, r2
 80068f6:	461a      	mov	r2, r3
 80068f8:	4603      	mov	r3, r0
 80068fa:	70fb      	strb	r3, [r7, #3]
 80068fc:	460b      	mov	r3, r1
 80068fe:	803b      	strh	r3, [r7, #0]
 8006900:	4613      	mov	r3, r2
 8006902:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8006904:	2300      	movs	r3, #0
 8006906:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006908:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800690c:	2b00      	cmp	r3, #0
 800690e:	da0f      	bge.n	8006930 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006910:	78fb      	ldrb	r3, [r7, #3]
 8006912:	f003 020f 	and.w	r2, r3, #15
 8006916:	4613      	mov	r3, r2
 8006918:	00db      	lsls	r3, r3, #3
 800691a:	4413      	add	r3, r2
 800691c:	009b      	lsls	r3, r3, #2
 800691e:	3338      	adds	r3, #56	; 0x38
 8006920:	687a      	ldr	r2, [r7, #4]
 8006922:	4413      	add	r3, r2
 8006924:	3304      	adds	r3, #4
 8006926:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	2201      	movs	r2, #1
 800692c:	705a      	strb	r2, [r3, #1]
 800692e:	e00f      	b.n	8006950 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006930:	78fb      	ldrb	r3, [r7, #3]
 8006932:	f003 020f 	and.w	r2, r3, #15
 8006936:	4613      	mov	r3, r2
 8006938:	00db      	lsls	r3, r3, #3
 800693a:	4413      	add	r3, r2
 800693c:	009b      	lsls	r3, r3, #2
 800693e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8006942:	687a      	ldr	r2, [r7, #4]
 8006944:	4413      	add	r3, r2
 8006946:	3304      	adds	r3, #4
 8006948:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	2200      	movs	r2, #0
 800694e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8006950:	78fb      	ldrb	r3, [r7, #3]
 8006952:	f003 030f 	and.w	r3, r3, #15
 8006956:	b2da      	uxtb	r2, r3
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800695c:	883a      	ldrh	r2, [r7, #0]
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	78ba      	ldrb	r2, [r7, #2]
 8006966:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	785b      	ldrb	r3, [r3, #1]
 800696c:	2b00      	cmp	r3, #0
 800696e:	d004      	beq.n	800697a <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	781b      	ldrb	r3, [r3, #0]
 8006974:	b29a      	uxth	r2, r3
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800697a:	78bb      	ldrb	r3, [r7, #2]
 800697c:	2b02      	cmp	r3, #2
 800697e:	d102      	bne.n	8006986 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	2200      	movs	r2, #0
 8006984:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800698c:	2b01      	cmp	r3, #1
 800698e:	d101      	bne.n	8006994 <HAL_PCD_EP_Open+0xaa>
 8006990:	2302      	movs	r3, #2
 8006992:	e00e      	b.n	80069b2 <HAL_PCD_EP_Open+0xc8>
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	2201      	movs	r2, #1
 8006998:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	68f9      	ldr	r1, [r7, #12]
 80069a2:	4618      	mov	r0, r3
 80069a4:	f002 fbfa 	bl	800919c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	2200      	movs	r2, #0
 80069ac:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 80069b0:	7afb      	ldrb	r3, [r7, #11]
}
 80069b2:	4618      	mov	r0, r3
 80069b4:	3710      	adds	r7, #16
 80069b6:	46bd      	mov	sp, r7
 80069b8:	bd80      	pop	{r7, pc}

080069ba <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80069ba:	b580      	push	{r7, lr}
 80069bc:	b084      	sub	sp, #16
 80069be:	af00      	add	r7, sp, #0
 80069c0:	6078      	str	r0, [r7, #4]
 80069c2:	460b      	mov	r3, r1
 80069c4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80069c6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	da0f      	bge.n	80069ee <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80069ce:	78fb      	ldrb	r3, [r7, #3]
 80069d0:	f003 020f 	and.w	r2, r3, #15
 80069d4:	4613      	mov	r3, r2
 80069d6:	00db      	lsls	r3, r3, #3
 80069d8:	4413      	add	r3, r2
 80069da:	009b      	lsls	r3, r3, #2
 80069dc:	3338      	adds	r3, #56	; 0x38
 80069de:	687a      	ldr	r2, [r7, #4]
 80069e0:	4413      	add	r3, r2
 80069e2:	3304      	adds	r3, #4
 80069e4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	2201      	movs	r2, #1
 80069ea:	705a      	strb	r2, [r3, #1]
 80069ec:	e00f      	b.n	8006a0e <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80069ee:	78fb      	ldrb	r3, [r7, #3]
 80069f0:	f003 020f 	and.w	r2, r3, #15
 80069f4:	4613      	mov	r3, r2
 80069f6:	00db      	lsls	r3, r3, #3
 80069f8:	4413      	add	r3, r2
 80069fa:	009b      	lsls	r3, r3, #2
 80069fc:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8006a00:	687a      	ldr	r2, [r7, #4]
 8006a02:	4413      	add	r3, r2
 8006a04:	3304      	adds	r3, #4
 8006a06:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	2200      	movs	r2, #0
 8006a0c:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8006a0e:	78fb      	ldrb	r3, [r7, #3]
 8006a10:	f003 030f 	and.w	r3, r3, #15
 8006a14:	b2da      	uxtb	r2, r3
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8006a20:	2b01      	cmp	r3, #1
 8006a22:	d101      	bne.n	8006a28 <HAL_PCD_EP_Close+0x6e>
 8006a24:	2302      	movs	r3, #2
 8006a26:	e00e      	b.n	8006a46 <HAL_PCD_EP_Close+0x8c>
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	2201      	movs	r2, #1
 8006a2c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	68f9      	ldr	r1, [r7, #12]
 8006a36:	4618      	mov	r0, r3
 8006a38:	f002 fc38 	bl	80092ac <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	2200      	movs	r2, #0
 8006a40:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 8006a44:	2300      	movs	r3, #0
}
 8006a46:	4618      	mov	r0, r3
 8006a48:	3710      	adds	r7, #16
 8006a4a:	46bd      	mov	sp, r7
 8006a4c:	bd80      	pop	{r7, pc}

08006a4e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006a4e:	b580      	push	{r7, lr}
 8006a50:	b086      	sub	sp, #24
 8006a52:	af00      	add	r7, sp, #0
 8006a54:	60f8      	str	r0, [r7, #12]
 8006a56:	607a      	str	r2, [r7, #4]
 8006a58:	603b      	str	r3, [r7, #0]
 8006a5a:	460b      	mov	r3, r1
 8006a5c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006a5e:	7afb      	ldrb	r3, [r7, #11]
 8006a60:	f003 020f 	and.w	r2, r3, #15
 8006a64:	4613      	mov	r3, r2
 8006a66:	00db      	lsls	r3, r3, #3
 8006a68:	4413      	add	r3, r2
 8006a6a:	009b      	lsls	r3, r3, #2
 8006a6c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8006a70:	68fa      	ldr	r2, [r7, #12]
 8006a72:	4413      	add	r3, r2
 8006a74:	3304      	adds	r3, #4
 8006a76:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006a78:	697b      	ldr	r3, [r7, #20]
 8006a7a:	687a      	ldr	r2, [r7, #4]
 8006a7c:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8006a7e:	697b      	ldr	r3, [r7, #20]
 8006a80:	683a      	ldr	r2, [r7, #0]
 8006a82:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8006a84:	697b      	ldr	r3, [r7, #20]
 8006a86:	2200      	movs	r2, #0
 8006a88:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 8006a8a:	697b      	ldr	r3, [r7, #20]
 8006a8c:	2200      	movs	r2, #0
 8006a8e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006a90:	7afb      	ldrb	r3, [r7, #11]
 8006a92:	f003 030f 	and.w	r3, r3, #15
 8006a96:	b2da      	uxtb	r2, r3
 8006a98:	697b      	ldr	r3, [r7, #20]
 8006a9a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	691b      	ldr	r3, [r3, #16]
 8006aa0:	2b01      	cmp	r3, #1
 8006aa2:	d102      	bne.n	8006aaa <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006aa4:	687a      	ldr	r2, [r7, #4]
 8006aa6:	697b      	ldr	r3, [r7, #20]
 8006aa8:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006aaa:	7afb      	ldrb	r3, [r7, #11]
 8006aac:	f003 030f 	and.w	r3, r3, #15
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d109      	bne.n	8006ac8 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	6818      	ldr	r0, [r3, #0]
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	691b      	ldr	r3, [r3, #16]
 8006abc:	b2db      	uxtb	r3, r3
 8006abe:	461a      	mov	r2, r3
 8006ac0:	6979      	ldr	r1, [r7, #20]
 8006ac2:	f002 ff17 	bl	80098f4 <USB_EP0StartXfer>
 8006ac6:	e008      	b.n	8006ada <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	6818      	ldr	r0, [r3, #0]
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	691b      	ldr	r3, [r3, #16]
 8006ad0:	b2db      	uxtb	r3, r3
 8006ad2:	461a      	mov	r2, r3
 8006ad4:	6979      	ldr	r1, [r7, #20]
 8006ad6:	f002 fcc5 	bl	8009464 <USB_EPStartXfer>
  }

  return HAL_OK;
 8006ada:	2300      	movs	r3, #0
}
 8006adc:	4618      	mov	r0, r3
 8006ade:	3718      	adds	r7, #24
 8006ae0:	46bd      	mov	sp, r7
 8006ae2:	bd80      	pop	{r7, pc}

08006ae4 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006ae4:	b480      	push	{r7}
 8006ae6:	b083      	sub	sp, #12
 8006ae8:	af00      	add	r7, sp, #0
 8006aea:	6078      	str	r0, [r7, #4]
 8006aec:	460b      	mov	r3, r1
 8006aee:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8006af0:	78fb      	ldrb	r3, [r7, #3]
 8006af2:	f003 020f 	and.w	r2, r3, #15
 8006af6:	6879      	ldr	r1, [r7, #4]
 8006af8:	4613      	mov	r3, r2
 8006afa:	00db      	lsls	r3, r3, #3
 8006afc:	4413      	add	r3, r2
 8006afe:	009b      	lsls	r3, r3, #2
 8006b00:	440b      	add	r3, r1
 8006b02:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 8006b06:	681b      	ldr	r3, [r3, #0]
}
 8006b08:	4618      	mov	r0, r3
 8006b0a:	370c      	adds	r7, #12
 8006b0c:	46bd      	mov	sp, r7
 8006b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b12:	4770      	bx	lr

08006b14 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006b14:	b580      	push	{r7, lr}
 8006b16:	b086      	sub	sp, #24
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	60f8      	str	r0, [r7, #12]
 8006b1c:	607a      	str	r2, [r7, #4]
 8006b1e:	603b      	str	r3, [r7, #0]
 8006b20:	460b      	mov	r3, r1
 8006b22:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006b24:	7afb      	ldrb	r3, [r7, #11]
 8006b26:	f003 020f 	and.w	r2, r3, #15
 8006b2a:	4613      	mov	r3, r2
 8006b2c:	00db      	lsls	r3, r3, #3
 8006b2e:	4413      	add	r3, r2
 8006b30:	009b      	lsls	r3, r3, #2
 8006b32:	3338      	adds	r3, #56	; 0x38
 8006b34:	68fa      	ldr	r2, [r7, #12]
 8006b36:	4413      	add	r3, r2
 8006b38:	3304      	adds	r3, #4
 8006b3a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006b3c:	697b      	ldr	r3, [r7, #20]
 8006b3e:	687a      	ldr	r2, [r7, #4]
 8006b40:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8006b42:	697b      	ldr	r3, [r7, #20]
 8006b44:	683a      	ldr	r2, [r7, #0]
 8006b46:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8006b48:	697b      	ldr	r3, [r7, #20]
 8006b4a:	2200      	movs	r2, #0
 8006b4c:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 8006b4e:	697b      	ldr	r3, [r7, #20]
 8006b50:	2201      	movs	r2, #1
 8006b52:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006b54:	7afb      	ldrb	r3, [r7, #11]
 8006b56:	f003 030f 	and.w	r3, r3, #15
 8006b5a:	b2da      	uxtb	r2, r3
 8006b5c:	697b      	ldr	r3, [r7, #20]
 8006b5e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	691b      	ldr	r3, [r3, #16]
 8006b64:	2b01      	cmp	r3, #1
 8006b66:	d102      	bne.n	8006b6e <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006b68:	687a      	ldr	r2, [r7, #4]
 8006b6a:	697b      	ldr	r3, [r7, #20]
 8006b6c:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006b6e:	7afb      	ldrb	r3, [r7, #11]
 8006b70:	f003 030f 	and.w	r3, r3, #15
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d109      	bne.n	8006b8c <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	6818      	ldr	r0, [r3, #0]
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	691b      	ldr	r3, [r3, #16]
 8006b80:	b2db      	uxtb	r3, r3
 8006b82:	461a      	mov	r2, r3
 8006b84:	6979      	ldr	r1, [r7, #20]
 8006b86:	f002 feb5 	bl	80098f4 <USB_EP0StartXfer>
 8006b8a:	e008      	b.n	8006b9e <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	6818      	ldr	r0, [r3, #0]
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	691b      	ldr	r3, [r3, #16]
 8006b94:	b2db      	uxtb	r3, r3
 8006b96:	461a      	mov	r2, r3
 8006b98:	6979      	ldr	r1, [r7, #20]
 8006b9a:	f002 fc63 	bl	8009464 <USB_EPStartXfer>
  }

  return HAL_OK;
 8006b9e:	2300      	movs	r3, #0
}
 8006ba0:	4618      	mov	r0, r3
 8006ba2:	3718      	adds	r7, #24
 8006ba4:	46bd      	mov	sp, r7
 8006ba6:	bd80      	pop	{r7, pc}

08006ba8 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006ba8:	b580      	push	{r7, lr}
 8006baa:	b084      	sub	sp, #16
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	6078      	str	r0, [r7, #4]
 8006bb0:	460b      	mov	r3, r1
 8006bb2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8006bb4:	78fb      	ldrb	r3, [r7, #3]
 8006bb6:	f003 020f 	and.w	r2, r3, #15
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	685b      	ldr	r3, [r3, #4]
 8006bbe:	429a      	cmp	r2, r3
 8006bc0:	d901      	bls.n	8006bc6 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8006bc2:	2301      	movs	r3, #1
 8006bc4:	e050      	b.n	8006c68 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006bc6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	da0f      	bge.n	8006bee <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006bce:	78fb      	ldrb	r3, [r7, #3]
 8006bd0:	f003 020f 	and.w	r2, r3, #15
 8006bd4:	4613      	mov	r3, r2
 8006bd6:	00db      	lsls	r3, r3, #3
 8006bd8:	4413      	add	r3, r2
 8006bda:	009b      	lsls	r3, r3, #2
 8006bdc:	3338      	adds	r3, #56	; 0x38
 8006bde:	687a      	ldr	r2, [r7, #4]
 8006be0:	4413      	add	r3, r2
 8006be2:	3304      	adds	r3, #4
 8006be4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	2201      	movs	r2, #1
 8006bea:	705a      	strb	r2, [r3, #1]
 8006bec:	e00d      	b.n	8006c0a <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8006bee:	78fa      	ldrb	r2, [r7, #3]
 8006bf0:	4613      	mov	r3, r2
 8006bf2:	00db      	lsls	r3, r3, #3
 8006bf4:	4413      	add	r3, r2
 8006bf6:	009b      	lsls	r3, r3, #2
 8006bf8:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8006bfc:	687a      	ldr	r2, [r7, #4]
 8006bfe:	4413      	add	r3, r2
 8006c00:	3304      	adds	r3, #4
 8006c02:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	2200      	movs	r2, #0
 8006c08:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	2201      	movs	r2, #1
 8006c0e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006c10:	78fb      	ldrb	r3, [r7, #3]
 8006c12:	f003 030f 	and.w	r3, r3, #15
 8006c16:	b2da      	uxtb	r2, r3
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8006c22:	2b01      	cmp	r3, #1
 8006c24:	d101      	bne.n	8006c2a <HAL_PCD_EP_SetStall+0x82>
 8006c26:	2302      	movs	r3, #2
 8006c28:	e01e      	b.n	8006c68 <HAL_PCD_EP_SetStall+0xc0>
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	2201      	movs	r2, #1
 8006c2e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	68f9      	ldr	r1, [r7, #12]
 8006c38:	4618      	mov	r0, r3
 8006c3a:	f003 f8f3 	bl	8009e24 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006c3e:	78fb      	ldrb	r3, [r7, #3]
 8006c40:	f003 030f 	and.w	r3, r3, #15
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d10a      	bne.n	8006c5e <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	6818      	ldr	r0, [r3, #0]
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	691b      	ldr	r3, [r3, #16]
 8006c50:	b2d9      	uxtb	r1, r3
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8006c58:	461a      	mov	r2, r3
 8006c5a:	f003 fae3 	bl	800a224 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	2200      	movs	r2, #0
 8006c62:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8006c66:	2300      	movs	r3, #0
}
 8006c68:	4618      	mov	r0, r3
 8006c6a:	3710      	adds	r7, #16
 8006c6c:	46bd      	mov	sp, r7
 8006c6e:	bd80      	pop	{r7, pc}

08006c70 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006c70:	b580      	push	{r7, lr}
 8006c72:	b084      	sub	sp, #16
 8006c74:	af00      	add	r7, sp, #0
 8006c76:	6078      	str	r0, [r7, #4]
 8006c78:	460b      	mov	r3, r1
 8006c7a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8006c7c:	78fb      	ldrb	r3, [r7, #3]
 8006c7e:	f003 020f 	and.w	r2, r3, #15
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	685b      	ldr	r3, [r3, #4]
 8006c86:	429a      	cmp	r2, r3
 8006c88:	d901      	bls.n	8006c8e <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8006c8a:	2301      	movs	r3, #1
 8006c8c:	e042      	b.n	8006d14 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006c8e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	da0f      	bge.n	8006cb6 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006c96:	78fb      	ldrb	r3, [r7, #3]
 8006c98:	f003 020f 	and.w	r2, r3, #15
 8006c9c:	4613      	mov	r3, r2
 8006c9e:	00db      	lsls	r3, r3, #3
 8006ca0:	4413      	add	r3, r2
 8006ca2:	009b      	lsls	r3, r3, #2
 8006ca4:	3338      	adds	r3, #56	; 0x38
 8006ca6:	687a      	ldr	r2, [r7, #4]
 8006ca8:	4413      	add	r3, r2
 8006caa:	3304      	adds	r3, #4
 8006cac:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	2201      	movs	r2, #1
 8006cb2:	705a      	strb	r2, [r3, #1]
 8006cb4:	e00f      	b.n	8006cd6 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006cb6:	78fb      	ldrb	r3, [r7, #3]
 8006cb8:	f003 020f 	and.w	r2, r3, #15
 8006cbc:	4613      	mov	r3, r2
 8006cbe:	00db      	lsls	r3, r3, #3
 8006cc0:	4413      	add	r3, r2
 8006cc2:	009b      	lsls	r3, r3, #2
 8006cc4:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8006cc8:	687a      	ldr	r2, [r7, #4]
 8006cca:	4413      	add	r3, r2
 8006ccc:	3304      	adds	r3, #4
 8006cce:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	2200      	movs	r2, #0
 8006cd4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	2200      	movs	r2, #0
 8006cda:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006cdc:	78fb      	ldrb	r3, [r7, #3]
 8006cde:	f003 030f 	and.w	r3, r3, #15
 8006ce2:	b2da      	uxtb	r2, r3
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8006cee:	2b01      	cmp	r3, #1
 8006cf0:	d101      	bne.n	8006cf6 <HAL_PCD_EP_ClrStall+0x86>
 8006cf2:	2302      	movs	r3, #2
 8006cf4:	e00e      	b.n	8006d14 <HAL_PCD_EP_ClrStall+0xa4>
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	2201      	movs	r2, #1
 8006cfa:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	68f9      	ldr	r1, [r7, #12]
 8006d04:	4618      	mov	r0, r3
 8006d06:	f003 f8fb 	bl	8009f00 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	2200      	movs	r2, #0
 8006d0e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8006d12:	2300      	movs	r3, #0
}
 8006d14:	4618      	mov	r0, r3
 8006d16:	3710      	adds	r7, #16
 8006d18:	46bd      	mov	sp, r7
 8006d1a:	bd80      	pop	{r7, pc}

08006d1c <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006d1c:	b580      	push	{r7, lr}
 8006d1e:	b084      	sub	sp, #16
 8006d20:	af00      	add	r7, sp, #0
 8006d22:	6078      	str	r0, [r7, #4]
 8006d24:	460b      	mov	r3, r1
 8006d26:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8006d28:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	da0c      	bge.n	8006d4a <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006d30:	78fb      	ldrb	r3, [r7, #3]
 8006d32:	f003 020f 	and.w	r2, r3, #15
 8006d36:	4613      	mov	r3, r2
 8006d38:	00db      	lsls	r3, r3, #3
 8006d3a:	4413      	add	r3, r2
 8006d3c:	009b      	lsls	r3, r3, #2
 8006d3e:	3338      	adds	r3, #56	; 0x38
 8006d40:	687a      	ldr	r2, [r7, #4]
 8006d42:	4413      	add	r3, r2
 8006d44:	3304      	adds	r3, #4
 8006d46:	60fb      	str	r3, [r7, #12]
 8006d48:	e00c      	b.n	8006d64 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006d4a:	78fb      	ldrb	r3, [r7, #3]
 8006d4c:	f003 020f 	and.w	r2, r3, #15
 8006d50:	4613      	mov	r3, r2
 8006d52:	00db      	lsls	r3, r3, #3
 8006d54:	4413      	add	r3, r2
 8006d56:	009b      	lsls	r3, r3, #2
 8006d58:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8006d5c:	687a      	ldr	r2, [r7, #4]
 8006d5e:	4413      	add	r3, r2
 8006d60:	3304      	adds	r3, #4
 8006d62:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	68f9      	ldr	r1, [r7, #12]
 8006d6a:	4618      	mov	r0, r3
 8006d6c:	f002 ff1a 	bl	8009ba4 <USB_EPStopXfer>
 8006d70:	4603      	mov	r3, r0
 8006d72:	72fb      	strb	r3, [r7, #11]

  return ret;
 8006d74:	7afb      	ldrb	r3, [r7, #11]
}
 8006d76:	4618      	mov	r0, r3
 8006d78:	3710      	adds	r7, #16
 8006d7a:	46bd      	mov	sp, r7
 8006d7c:	bd80      	pop	{r7, pc}

08006d7e <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006d7e:	b580      	push	{r7, lr}
 8006d80:	b08a      	sub	sp, #40	; 0x28
 8006d82:	af02      	add	r7, sp, #8
 8006d84:	6078      	str	r0, [r7, #4]
 8006d86:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d8e:	697b      	ldr	r3, [r7, #20]
 8006d90:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8006d92:	683a      	ldr	r2, [r7, #0]
 8006d94:	4613      	mov	r3, r2
 8006d96:	00db      	lsls	r3, r3, #3
 8006d98:	4413      	add	r3, r2
 8006d9a:	009b      	lsls	r3, r3, #2
 8006d9c:	3338      	adds	r3, #56	; 0x38
 8006d9e:	687a      	ldr	r2, [r7, #4]
 8006da0:	4413      	add	r3, r2
 8006da2:	3304      	adds	r3, #4
 8006da4:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	6a1a      	ldr	r2, [r3, #32]
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	699b      	ldr	r3, [r3, #24]
 8006dae:	429a      	cmp	r2, r3
 8006db0:	d901      	bls.n	8006db6 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8006db2:	2301      	movs	r3, #1
 8006db4:	e06c      	b.n	8006e90 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	699a      	ldr	r2, [r3, #24]
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	6a1b      	ldr	r3, [r3, #32]
 8006dbe:	1ad3      	subs	r3, r2, r3
 8006dc0:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	68db      	ldr	r3, [r3, #12]
 8006dc6:	69fa      	ldr	r2, [r7, #28]
 8006dc8:	429a      	cmp	r2, r3
 8006dca:	d902      	bls.n	8006dd2 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	68db      	ldr	r3, [r3, #12]
 8006dd0:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8006dd2:	69fb      	ldr	r3, [r7, #28]
 8006dd4:	3303      	adds	r3, #3
 8006dd6:	089b      	lsrs	r3, r3, #2
 8006dd8:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006dda:	e02b      	b.n	8006e34 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	699a      	ldr	r2, [r3, #24]
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	6a1b      	ldr	r3, [r3, #32]
 8006de4:	1ad3      	subs	r3, r2, r3
 8006de6:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	68db      	ldr	r3, [r3, #12]
 8006dec:	69fa      	ldr	r2, [r7, #28]
 8006dee:	429a      	cmp	r2, r3
 8006df0:	d902      	bls.n	8006df8 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	68db      	ldr	r3, [r3, #12]
 8006df6:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8006df8:	69fb      	ldr	r3, [r7, #28]
 8006dfa:	3303      	adds	r3, #3
 8006dfc:	089b      	lsrs	r3, r3, #2
 8006dfe:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	6919      	ldr	r1, [r3, #16]
 8006e04:	683b      	ldr	r3, [r7, #0]
 8006e06:	b2da      	uxtb	r2, r3
 8006e08:	69fb      	ldr	r3, [r7, #28]
 8006e0a:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006e10:	b2db      	uxtb	r3, r3
 8006e12:	9300      	str	r3, [sp, #0]
 8006e14:	4603      	mov	r3, r0
 8006e16:	6978      	ldr	r0, [r7, #20]
 8006e18:	f002 ff6e 	bl	8009cf8 <USB_WritePacket>

    ep->xfer_buff  += len;
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	691a      	ldr	r2, [r3, #16]
 8006e20:	69fb      	ldr	r3, [r7, #28]
 8006e22:	441a      	add	r2, r3
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	6a1a      	ldr	r2, [r3, #32]
 8006e2c:	69fb      	ldr	r3, [r7, #28]
 8006e2e:	441a      	add	r2, r3
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006e34:	683b      	ldr	r3, [r7, #0]
 8006e36:	015a      	lsls	r2, r3, #5
 8006e38:	693b      	ldr	r3, [r7, #16]
 8006e3a:	4413      	add	r3, r2
 8006e3c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006e40:	699b      	ldr	r3, [r3, #24]
 8006e42:	b29b      	uxth	r3, r3
 8006e44:	69ba      	ldr	r2, [r7, #24]
 8006e46:	429a      	cmp	r2, r3
 8006e48:	d809      	bhi.n	8006e5e <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	6a1a      	ldr	r2, [r3, #32]
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006e52:	429a      	cmp	r2, r3
 8006e54:	d203      	bcs.n	8006e5e <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	699b      	ldr	r3, [r3, #24]
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d1be      	bne.n	8006ddc <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	699a      	ldr	r2, [r3, #24]
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	6a1b      	ldr	r3, [r3, #32]
 8006e66:	429a      	cmp	r2, r3
 8006e68:	d811      	bhi.n	8006e8e <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006e6a:	683b      	ldr	r3, [r7, #0]
 8006e6c:	f003 030f 	and.w	r3, r3, #15
 8006e70:	2201      	movs	r2, #1
 8006e72:	fa02 f303 	lsl.w	r3, r2, r3
 8006e76:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006e78:	693b      	ldr	r3, [r7, #16]
 8006e7a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006e7e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006e80:	68bb      	ldr	r3, [r7, #8]
 8006e82:	43db      	mvns	r3, r3
 8006e84:	6939      	ldr	r1, [r7, #16]
 8006e86:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006e8a:	4013      	ands	r3, r2
 8006e8c:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8006e8e:	2300      	movs	r3, #0
}
 8006e90:	4618      	mov	r0, r3
 8006e92:	3720      	adds	r7, #32
 8006e94:	46bd      	mov	sp, r7
 8006e96:	bd80      	pop	{r7, pc}

08006e98 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006e98:	b580      	push	{r7, lr}
 8006e9a:	b088      	sub	sp, #32
 8006e9c:	af00      	add	r7, sp, #0
 8006e9e:	6078      	str	r0, [r7, #4]
 8006ea0:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006ea8:	69fb      	ldr	r3, [r7, #28]
 8006eaa:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8006eac:	69fb      	ldr	r3, [r7, #28]
 8006eae:	333c      	adds	r3, #60	; 0x3c
 8006eb0:	3304      	adds	r3, #4
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006eb6:	683b      	ldr	r3, [r7, #0]
 8006eb8:	015a      	lsls	r2, r3, #5
 8006eba:	69bb      	ldr	r3, [r7, #24]
 8006ebc:	4413      	add	r3, r2
 8006ebe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006ec2:	689b      	ldr	r3, [r3, #8]
 8006ec4:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	691b      	ldr	r3, [r3, #16]
 8006eca:	2b01      	cmp	r3, #1
 8006ecc:	d17b      	bne.n	8006fc6 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8006ece:	693b      	ldr	r3, [r7, #16]
 8006ed0:	f003 0308 	and.w	r3, r3, #8
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d015      	beq.n	8006f04 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006ed8:	697b      	ldr	r3, [r7, #20]
 8006eda:	4a61      	ldr	r2, [pc, #388]	; (8007060 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8006edc:	4293      	cmp	r3, r2
 8006ede:	f240 80b9 	bls.w	8007054 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006ee2:	693b      	ldr	r3, [r7, #16]
 8006ee4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	f000 80b3 	beq.w	8007054 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006eee:	683b      	ldr	r3, [r7, #0]
 8006ef0:	015a      	lsls	r2, r3, #5
 8006ef2:	69bb      	ldr	r3, [r7, #24]
 8006ef4:	4413      	add	r3, r2
 8006ef6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006efa:	461a      	mov	r2, r3
 8006efc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006f00:	6093      	str	r3, [r2, #8]
 8006f02:	e0a7      	b.n	8007054 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8006f04:	693b      	ldr	r3, [r7, #16]
 8006f06:	f003 0320 	and.w	r3, r3, #32
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d009      	beq.n	8006f22 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006f0e:	683b      	ldr	r3, [r7, #0]
 8006f10:	015a      	lsls	r2, r3, #5
 8006f12:	69bb      	ldr	r3, [r7, #24]
 8006f14:	4413      	add	r3, r2
 8006f16:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f1a:	461a      	mov	r2, r3
 8006f1c:	2320      	movs	r3, #32
 8006f1e:	6093      	str	r3, [r2, #8]
 8006f20:	e098      	b.n	8007054 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8006f22:	693b      	ldr	r3, [r7, #16]
 8006f24:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	f040 8093 	bne.w	8007054 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006f2e:	697b      	ldr	r3, [r7, #20]
 8006f30:	4a4b      	ldr	r2, [pc, #300]	; (8007060 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8006f32:	4293      	cmp	r3, r2
 8006f34:	d90f      	bls.n	8006f56 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006f36:	693b      	ldr	r3, [r7, #16]
 8006f38:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d00a      	beq.n	8006f56 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006f40:	683b      	ldr	r3, [r7, #0]
 8006f42:	015a      	lsls	r2, r3, #5
 8006f44:	69bb      	ldr	r3, [r7, #24]
 8006f46:	4413      	add	r3, r2
 8006f48:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f4c:	461a      	mov	r2, r3
 8006f4e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006f52:	6093      	str	r3, [r2, #8]
 8006f54:	e07e      	b.n	8007054 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8006f56:	683a      	ldr	r2, [r7, #0]
 8006f58:	4613      	mov	r3, r2
 8006f5a:	00db      	lsls	r3, r3, #3
 8006f5c:	4413      	add	r3, r2
 8006f5e:	009b      	lsls	r3, r3, #2
 8006f60:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8006f64:	687a      	ldr	r2, [r7, #4]
 8006f66:	4413      	add	r3, r2
 8006f68:	3304      	adds	r3, #4
 8006f6a:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	69da      	ldr	r2, [r3, #28]
 8006f70:	683b      	ldr	r3, [r7, #0]
 8006f72:	0159      	lsls	r1, r3, #5
 8006f74:	69bb      	ldr	r3, [r7, #24]
 8006f76:	440b      	add	r3, r1
 8006f78:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f7c:	691b      	ldr	r3, [r3, #16]
 8006f7e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006f82:	1ad2      	subs	r2, r2, r3
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 8006f88:	683b      	ldr	r3, [r7, #0]
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d114      	bne.n	8006fb8 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	699b      	ldr	r3, [r3, #24]
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d109      	bne.n	8006faa <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	6818      	ldr	r0, [r3, #0]
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8006fa0:	461a      	mov	r2, r3
 8006fa2:	2101      	movs	r1, #1
 8006fa4:	f003 f93e 	bl	800a224 <USB_EP0_OutStart>
 8006fa8:	e006      	b.n	8006fb8 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	691a      	ldr	r2, [r3, #16]
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	6a1b      	ldr	r3, [r3, #32]
 8006fb2:	441a      	add	r2, r3
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006fb8:	683b      	ldr	r3, [r7, #0]
 8006fba:	b2db      	uxtb	r3, r3
 8006fbc:	4619      	mov	r1, r3
 8006fbe:	6878      	ldr	r0, [r7, #4]
 8006fc0:	f008 fdea 	bl	800fb98 <HAL_PCD_DataOutStageCallback>
 8006fc4:	e046      	b.n	8007054 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8006fc6:	697b      	ldr	r3, [r7, #20]
 8006fc8:	4a26      	ldr	r2, [pc, #152]	; (8007064 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8006fca:	4293      	cmp	r3, r2
 8006fcc:	d124      	bne.n	8007018 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8006fce:	693b      	ldr	r3, [r7, #16]
 8006fd0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d00a      	beq.n	8006fee <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006fd8:	683b      	ldr	r3, [r7, #0]
 8006fda:	015a      	lsls	r2, r3, #5
 8006fdc:	69bb      	ldr	r3, [r7, #24]
 8006fde:	4413      	add	r3, r2
 8006fe0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006fe4:	461a      	mov	r2, r3
 8006fe6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006fea:	6093      	str	r3, [r2, #8]
 8006fec:	e032      	b.n	8007054 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8006fee:	693b      	ldr	r3, [r7, #16]
 8006ff0:	f003 0320 	and.w	r3, r3, #32
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d008      	beq.n	800700a <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006ff8:	683b      	ldr	r3, [r7, #0]
 8006ffa:	015a      	lsls	r2, r3, #5
 8006ffc:	69bb      	ldr	r3, [r7, #24]
 8006ffe:	4413      	add	r3, r2
 8007000:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007004:	461a      	mov	r2, r3
 8007006:	2320      	movs	r3, #32
 8007008:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800700a:	683b      	ldr	r3, [r7, #0]
 800700c:	b2db      	uxtb	r3, r3
 800700e:	4619      	mov	r1, r3
 8007010:	6878      	ldr	r0, [r7, #4]
 8007012:	f008 fdc1 	bl	800fb98 <HAL_PCD_DataOutStageCallback>
 8007016:	e01d      	b.n	8007054 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8007018:	683b      	ldr	r3, [r7, #0]
 800701a:	2b00      	cmp	r3, #0
 800701c:	d114      	bne.n	8007048 <PCD_EP_OutXfrComplete_int+0x1b0>
 800701e:	6879      	ldr	r1, [r7, #4]
 8007020:	683a      	ldr	r2, [r7, #0]
 8007022:	4613      	mov	r3, r2
 8007024:	00db      	lsls	r3, r3, #3
 8007026:	4413      	add	r3, r2
 8007028:	009b      	lsls	r3, r3, #2
 800702a:	440b      	add	r3, r1
 800702c:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	2b00      	cmp	r3, #0
 8007034:	d108      	bne.n	8007048 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	6818      	ldr	r0, [r3, #0]
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8007040:	461a      	mov	r2, r3
 8007042:	2100      	movs	r1, #0
 8007044:	f003 f8ee 	bl	800a224 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007048:	683b      	ldr	r3, [r7, #0]
 800704a:	b2db      	uxtb	r3, r3
 800704c:	4619      	mov	r1, r3
 800704e:	6878      	ldr	r0, [r7, #4]
 8007050:	f008 fda2 	bl	800fb98 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8007054:	2300      	movs	r3, #0
}
 8007056:	4618      	mov	r0, r3
 8007058:	3720      	adds	r7, #32
 800705a:	46bd      	mov	sp, r7
 800705c:	bd80      	pop	{r7, pc}
 800705e:	bf00      	nop
 8007060:	4f54300a 	.word	0x4f54300a
 8007064:	4f54310a 	.word	0x4f54310a

08007068 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8007068:	b580      	push	{r7, lr}
 800706a:	b086      	sub	sp, #24
 800706c:	af00      	add	r7, sp, #0
 800706e:	6078      	str	r0, [r7, #4]
 8007070:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007078:	697b      	ldr	r3, [r7, #20]
 800707a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800707c:	697b      	ldr	r3, [r7, #20]
 800707e:	333c      	adds	r3, #60	; 0x3c
 8007080:	3304      	adds	r3, #4
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8007086:	683b      	ldr	r3, [r7, #0]
 8007088:	015a      	lsls	r2, r3, #5
 800708a:	693b      	ldr	r3, [r7, #16]
 800708c:	4413      	add	r3, r2
 800708e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007092:	689b      	ldr	r3, [r3, #8]
 8007094:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	4a15      	ldr	r2, [pc, #84]	; (80070f0 <PCD_EP_OutSetupPacket_int+0x88>)
 800709a:	4293      	cmp	r3, r2
 800709c:	d90e      	bls.n	80070bc <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800709e:	68bb      	ldr	r3, [r7, #8]
 80070a0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d009      	beq.n	80070bc <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80070a8:	683b      	ldr	r3, [r7, #0]
 80070aa:	015a      	lsls	r2, r3, #5
 80070ac:	693b      	ldr	r3, [r7, #16]
 80070ae:	4413      	add	r3, r2
 80070b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80070b4:	461a      	mov	r2, r3
 80070b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80070ba:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80070bc:	6878      	ldr	r0, [r7, #4]
 80070be:	f008 fd59 	bl	800fb74 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	4a0a      	ldr	r2, [pc, #40]	; (80070f0 <PCD_EP_OutSetupPacket_int+0x88>)
 80070c6:	4293      	cmp	r3, r2
 80070c8:	d90c      	bls.n	80070e4 <PCD_EP_OutSetupPacket_int+0x7c>
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	691b      	ldr	r3, [r3, #16]
 80070ce:	2b01      	cmp	r3, #1
 80070d0:	d108      	bne.n	80070e4 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	6818      	ldr	r0, [r3, #0]
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80070dc:	461a      	mov	r2, r3
 80070de:	2101      	movs	r1, #1
 80070e0:	f003 f8a0 	bl	800a224 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80070e4:	2300      	movs	r3, #0
}
 80070e6:	4618      	mov	r0, r3
 80070e8:	3718      	adds	r7, #24
 80070ea:	46bd      	mov	sp, r7
 80070ec:	bd80      	pop	{r7, pc}
 80070ee:	bf00      	nop
 80070f0:	4f54300a 	.word	0x4f54300a

080070f4 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80070f4:	b480      	push	{r7}
 80070f6:	b085      	sub	sp, #20
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	6078      	str	r0, [r7, #4]
 80070fc:	460b      	mov	r3, r1
 80070fe:	70fb      	strb	r3, [r7, #3]
 8007100:	4613      	mov	r3, r2
 8007102:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800710a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800710c:	78fb      	ldrb	r3, [r7, #3]
 800710e:	2b00      	cmp	r3, #0
 8007110:	d107      	bne.n	8007122 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8007112:	883b      	ldrh	r3, [r7, #0]
 8007114:	0419      	lsls	r1, r3, #16
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	68ba      	ldr	r2, [r7, #8]
 800711c:	430a      	orrs	r2, r1
 800711e:	629a      	str	r2, [r3, #40]	; 0x28
 8007120:	e028      	b.n	8007174 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007128:	0c1b      	lsrs	r3, r3, #16
 800712a:	68ba      	ldr	r2, [r7, #8]
 800712c:	4413      	add	r3, r2
 800712e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8007130:	2300      	movs	r3, #0
 8007132:	73fb      	strb	r3, [r7, #15]
 8007134:	e00d      	b.n	8007152 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681a      	ldr	r2, [r3, #0]
 800713a:	7bfb      	ldrb	r3, [r7, #15]
 800713c:	3340      	adds	r3, #64	; 0x40
 800713e:	009b      	lsls	r3, r3, #2
 8007140:	4413      	add	r3, r2
 8007142:	685b      	ldr	r3, [r3, #4]
 8007144:	0c1b      	lsrs	r3, r3, #16
 8007146:	68ba      	ldr	r2, [r7, #8]
 8007148:	4413      	add	r3, r2
 800714a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800714c:	7bfb      	ldrb	r3, [r7, #15]
 800714e:	3301      	adds	r3, #1
 8007150:	73fb      	strb	r3, [r7, #15]
 8007152:	7bfa      	ldrb	r2, [r7, #15]
 8007154:	78fb      	ldrb	r3, [r7, #3]
 8007156:	3b01      	subs	r3, #1
 8007158:	429a      	cmp	r2, r3
 800715a:	d3ec      	bcc.n	8007136 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800715c:	883b      	ldrh	r3, [r7, #0]
 800715e:	0418      	lsls	r0, r3, #16
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	6819      	ldr	r1, [r3, #0]
 8007164:	78fb      	ldrb	r3, [r7, #3]
 8007166:	3b01      	subs	r3, #1
 8007168:	68ba      	ldr	r2, [r7, #8]
 800716a:	4302      	orrs	r2, r0
 800716c:	3340      	adds	r3, #64	; 0x40
 800716e:	009b      	lsls	r3, r3, #2
 8007170:	440b      	add	r3, r1
 8007172:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8007174:	2300      	movs	r3, #0
}
 8007176:	4618      	mov	r0, r3
 8007178:	3714      	adds	r7, #20
 800717a:	46bd      	mov	sp, r7
 800717c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007180:	4770      	bx	lr

08007182 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8007182:	b480      	push	{r7}
 8007184:	b083      	sub	sp, #12
 8007186:	af00      	add	r7, sp, #0
 8007188:	6078      	str	r0, [r7, #4]
 800718a:	460b      	mov	r3, r1
 800718c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	887a      	ldrh	r2, [r7, #2]
 8007194:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8007196:	2300      	movs	r3, #0
}
 8007198:	4618      	mov	r0, r3
 800719a:	370c      	adds	r7, #12
 800719c:	46bd      	mov	sp, r7
 800719e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a2:	4770      	bx	lr

080071a4 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80071a4:	b480      	push	{r7}
 80071a6:	b083      	sub	sp, #12
 80071a8:	af00      	add	r7, sp, #0
 80071aa:	6078      	str	r0, [r7, #4]
 80071ac:	460b      	mov	r3, r1
 80071ae:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80071b0:	bf00      	nop
 80071b2:	370c      	adds	r7, #12
 80071b4:	46bd      	mov	sp, r7
 80071b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ba:	4770      	bx	lr

080071bc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80071bc:	b580      	push	{r7, lr}
 80071be:	b086      	sub	sp, #24
 80071c0:	af00      	add	r7, sp, #0
 80071c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d101      	bne.n	80071ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80071ca:	2301      	movs	r3, #1
 80071cc:	e267      	b.n	800769e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	f003 0301 	and.w	r3, r3, #1
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d075      	beq.n	80072c6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80071da:	4b88      	ldr	r3, [pc, #544]	; (80073fc <HAL_RCC_OscConfig+0x240>)
 80071dc:	689b      	ldr	r3, [r3, #8]
 80071de:	f003 030c 	and.w	r3, r3, #12
 80071e2:	2b04      	cmp	r3, #4
 80071e4:	d00c      	beq.n	8007200 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80071e6:	4b85      	ldr	r3, [pc, #532]	; (80073fc <HAL_RCC_OscConfig+0x240>)
 80071e8:	689b      	ldr	r3, [r3, #8]
 80071ea:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80071ee:	2b08      	cmp	r3, #8
 80071f0:	d112      	bne.n	8007218 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80071f2:	4b82      	ldr	r3, [pc, #520]	; (80073fc <HAL_RCC_OscConfig+0x240>)
 80071f4:	685b      	ldr	r3, [r3, #4]
 80071f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80071fa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80071fe:	d10b      	bne.n	8007218 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007200:	4b7e      	ldr	r3, [pc, #504]	; (80073fc <HAL_RCC_OscConfig+0x240>)
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007208:	2b00      	cmp	r3, #0
 800720a:	d05b      	beq.n	80072c4 <HAL_RCC_OscConfig+0x108>
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	685b      	ldr	r3, [r3, #4]
 8007210:	2b00      	cmp	r3, #0
 8007212:	d157      	bne.n	80072c4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007214:	2301      	movs	r3, #1
 8007216:	e242      	b.n	800769e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	685b      	ldr	r3, [r3, #4]
 800721c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007220:	d106      	bne.n	8007230 <HAL_RCC_OscConfig+0x74>
 8007222:	4b76      	ldr	r3, [pc, #472]	; (80073fc <HAL_RCC_OscConfig+0x240>)
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	4a75      	ldr	r2, [pc, #468]	; (80073fc <HAL_RCC_OscConfig+0x240>)
 8007228:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800722c:	6013      	str	r3, [r2, #0]
 800722e:	e01d      	b.n	800726c <HAL_RCC_OscConfig+0xb0>
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	685b      	ldr	r3, [r3, #4]
 8007234:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007238:	d10c      	bne.n	8007254 <HAL_RCC_OscConfig+0x98>
 800723a:	4b70      	ldr	r3, [pc, #448]	; (80073fc <HAL_RCC_OscConfig+0x240>)
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	4a6f      	ldr	r2, [pc, #444]	; (80073fc <HAL_RCC_OscConfig+0x240>)
 8007240:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007244:	6013      	str	r3, [r2, #0]
 8007246:	4b6d      	ldr	r3, [pc, #436]	; (80073fc <HAL_RCC_OscConfig+0x240>)
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	4a6c      	ldr	r2, [pc, #432]	; (80073fc <HAL_RCC_OscConfig+0x240>)
 800724c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007250:	6013      	str	r3, [r2, #0]
 8007252:	e00b      	b.n	800726c <HAL_RCC_OscConfig+0xb0>
 8007254:	4b69      	ldr	r3, [pc, #420]	; (80073fc <HAL_RCC_OscConfig+0x240>)
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	4a68      	ldr	r2, [pc, #416]	; (80073fc <HAL_RCC_OscConfig+0x240>)
 800725a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800725e:	6013      	str	r3, [r2, #0]
 8007260:	4b66      	ldr	r3, [pc, #408]	; (80073fc <HAL_RCC_OscConfig+0x240>)
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	4a65      	ldr	r2, [pc, #404]	; (80073fc <HAL_RCC_OscConfig+0x240>)
 8007266:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800726a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	685b      	ldr	r3, [r3, #4]
 8007270:	2b00      	cmp	r3, #0
 8007272:	d013      	beq.n	800729c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007274:	f7fc f952 	bl	800351c <HAL_GetTick>
 8007278:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800727a:	e008      	b.n	800728e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800727c:	f7fc f94e 	bl	800351c <HAL_GetTick>
 8007280:	4602      	mov	r2, r0
 8007282:	693b      	ldr	r3, [r7, #16]
 8007284:	1ad3      	subs	r3, r2, r3
 8007286:	2b64      	cmp	r3, #100	; 0x64
 8007288:	d901      	bls.n	800728e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800728a:	2303      	movs	r3, #3
 800728c:	e207      	b.n	800769e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800728e:	4b5b      	ldr	r3, [pc, #364]	; (80073fc <HAL_RCC_OscConfig+0x240>)
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007296:	2b00      	cmp	r3, #0
 8007298:	d0f0      	beq.n	800727c <HAL_RCC_OscConfig+0xc0>
 800729a:	e014      	b.n	80072c6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800729c:	f7fc f93e 	bl	800351c <HAL_GetTick>
 80072a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80072a2:	e008      	b.n	80072b6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80072a4:	f7fc f93a 	bl	800351c <HAL_GetTick>
 80072a8:	4602      	mov	r2, r0
 80072aa:	693b      	ldr	r3, [r7, #16]
 80072ac:	1ad3      	subs	r3, r2, r3
 80072ae:	2b64      	cmp	r3, #100	; 0x64
 80072b0:	d901      	bls.n	80072b6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80072b2:	2303      	movs	r3, #3
 80072b4:	e1f3      	b.n	800769e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80072b6:	4b51      	ldr	r3, [pc, #324]	; (80073fc <HAL_RCC_OscConfig+0x240>)
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d1f0      	bne.n	80072a4 <HAL_RCC_OscConfig+0xe8>
 80072c2:	e000      	b.n	80072c6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80072c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	f003 0302 	and.w	r3, r3, #2
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d063      	beq.n	800739a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80072d2:	4b4a      	ldr	r3, [pc, #296]	; (80073fc <HAL_RCC_OscConfig+0x240>)
 80072d4:	689b      	ldr	r3, [r3, #8]
 80072d6:	f003 030c 	and.w	r3, r3, #12
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d00b      	beq.n	80072f6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80072de:	4b47      	ldr	r3, [pc, #284]	; (80073fc <HAL_RCC_OscConfig+0x240>)
 80072e0:	689b      	ldr	r3, [r3, #8]
 80072e2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80072e6:	2b08      	cmp	r3, #8
 80072e8:	d11c      	bne.n	8007324 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80072ea:	4b44      	ldr	r3, [pc, #272]	; (80073fc <HAL_RCC_OscConfig+0x240>)
 80072ec:	685b      	ldr	r3, [r3, #4]
 80072ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d116      	bne.n	8007324 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80072f6:	4b41      	ldr	r3, [pc, #260]	; (80073fc <HAL_RCC_OscConfig+0x240>)
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	f003 0302 	and.w	r3, r3, #2
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d005      	beq.n	800730e <HAL_RCC_OscConfig+0x152>
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	68db      	ldr	r3, [r3, #12]
 8007306:	2b01      	cmp	r3, #1
 8007308:	d001      	beq.n	800730e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800730a:	2301      	movs	r3, #1
 800730c:	e1c7      	b.n	800769e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800730e:	4b3b      	ldr	r3, [pc, #236]	; (80073fc <HAL_RCC_OscConfig+0x240>)
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	691b      	ldr	r3, [r3, #16]
 800731a:	00db      	lsls	r3, r3, #3
 800731c:	4937      	ldr	r1, [pc, #220]	; (80073fc <HAL_RCC_OscConfig+0x240>)
 800731e:	4313      	orrs	r3, r2
 8007320:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007322:	e03a      	b.n	800739a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	68db      	ldr	r3, [r3, #12]
 8007328:	2b00      	cmp	r3, #0
 800732a:	d020      	beq.n	800736e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800732c:	4b34      	ldr	r3, [pc, #208]	; (8007400 <HAL_RCC_OscConfig+0x244>)
 800732e:	2201      	movs	r2, #1
 8007330:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007332:	f7fc f8f3 	bl	800351c <HAL_GetTick>
 8007336:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007338:	e008      	b.n	800734c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800733a:	f7fc f8ef 	bl	800351c <HAL_GetTick>
 800733e:	4602      	mov	r2, r0
 8007340:	693b      	ldr	r3, [r7, #16]
 8007342:	1ad3      	subs	r3, r2, r3
 8007344:	2b02      	cmp	r3, #2
 8007346:	d901      	bls.n	800734c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007348:	2303      	movs	r3, #3
 800734a:	e1a8      	b.n	800769e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800734c:	4b2b      	ldr	r3, [pc, #172]	; (80073fc <HAL_RCC_OscConfig+0x240>)
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	f003 0302 	and.w	r3, r3, #2
 8007354:	2b00      	cmp	r3, #0
 8007356:	d0f0      	beq.n	800733a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007358:	4b28      	ldr	r3, [pc, #160]	; (80073fc <HAL_RCC_OscConfig+0x240>)
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	691b      	ldr	r3, [r3, #16]
 8007364:	00db      	lsls	r3, r3, #3
 8007366:	4925      	ldr	r1, [pc, #148]	; (80073fc <HAL_RCC_OscConfig+0x240>)
 8007368:	4313      	orrs	r3, r2
 800736a:	600b      	str	r3, [r1, #0]
 800736c:	e015      	b.n	800739a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800736e:	4b24      	ldr	r3, [pc, #144]	; (8007400 <HAL_RCC_OscConfig+0x244>)
 8007370:	2200      	movs	r2, #0
 8007372:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007374:	f7fc f8d2 	bl	800351c <HAL_GetTick>
 8007378:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800737a:	e008      	b.n	800738e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800737c:	f7fc f8ce 	bl	800351c <HAL_GetTick>
 8007380:	4602      	mov	r2, r0
 8007382:	693b      	ldr	r3, [r7, #16]
 8007384:	1ad3      	subs	r3, r2, r3
 8007386:	2b02      	cmp	r3, #2
 8007388:	d901      	bls.n	800738e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800738a:	2303      	movs	r3, #3
 800738c:	e187      	b.n	800769e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800738e:	4b1b      	ldr	r3, [pc, #108]	; (80073fc <HAL_RCC_OscConfig+0x240>)
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	f003 0302 	and.w	r3, r3, #2
 8007396:	2b00      	cmp	r3, #0
 8007398:	d1f0      	bne.n	800737c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	f003 0308 	and.w	r3, r3, #8
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d036      	beq.n	8007414 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	695b      	ldr	r3, [r3, #20]
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d016      	beq.n	80073dc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80073ae:	4b15      	ldr	r3, [pc, #84]	; (8007404 <HAL_RCC_OscConfig+0x248>)
 80073b0:	2201      	movs	r2, #1
 80073b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80073b4:	f7fc f8b2 	bl	800351c <HAL_GetTick>
 80073b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80073ba:	e008      	b.n	80073ce <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80073bc:	f7fc f8ae 	bl	800351c <HAL_GetTick>
 80073c0:	4602      	mov	r2, r0
 80073c2:	693b      	ldr	r3, [r7, #16]
 80073c4:	1ad3      	subs	r3, r2, r3
 80073c6:	2b02      	cmp	r3, #2
 80073c8:	d901      	bls.n	80073ce <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80073ca:	2303      	movs	r3, #3
 80073cc:	e167      	b.n	800769e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80073ce:	4b0b      	ldr	r3, [pc, #44]	; (80073fc <HAL_RCC_OscConfig+0x240>)
 80073d0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80073d2:	f003 0302 	and.w	r3, r3, #2
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d0f0      	beq.n	80073bc <HAL_RCC_OscConfig+0x200>
 80073da:	e01b      	b.n	8007414 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80073dc:	4b09      	ldr	r3, [pc, #36]	; (8007404 <HAL_RCC_OscConfig+0x248>)
 80073de:	2200      	movs	r2, #0
 80073e0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80073e2:	f7fc f89b 	bl	800351c <HAL_GetTick>
 80073e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80073e8:	e00e      	b.n	8007408 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80073ea:	f7fc f897 	bl	800351c <HAL_GetTick>
 80073ee:	4602      	mov	r2, r0
 80073f0:	693b      	ldr	r3, [r7, #16]
 80073f2:	1ad3      	subs	r3, r2, r3
 80073f4:	2b02      	cmp	r3, #2
 80073f6:	d907      	bls.n	8007408 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80073f8:	2303      	movs	r3, #3
 80073fa:	e150      	b.n	800769e <HAL_RCC_OscConfig+0x4e2>
 80073fc:	40023800 	.word	0x40023800
 8007400:	42470000 	.word	0x42470000
 8007404:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007408:	4b88      	ldr	r3, [pc, #544]	; (800762c <HAL_RCC_OscConfig+0x470>)
 800740a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800740c:	f003 0302 	and.w	r3, r3, #2
 8007410:	2b00      	cmp	r3, #0
 8007412:	d1ea      	bne.n	80073ea <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	f003 0304 	and.w	r3, r3, #4
 800741c:	2b00      	cmp	r3, #0
 800741e:	f000 8097 	beq.w	8007550 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007422:	2300      	movs	r3, #0
 8007424:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007426:	4b81      	ldr	r3, [pc, #516]	; (800762c <HAL_RCC_OscConfig+0x470>)
 8007428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800742a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800742e:	2b00      	cmp	r3, #0
 8007430:	d10f      	bne.n	8007452 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007432:	2300      	movs	r3, #0
 8007434:	60bb      	str	r3, [r7, #8]
 8007436:	4b7d      	ldr	r3, [pc, #500]	; (800762c <HAL_RCC_OscConfig+0x470>)
 8007438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800743a:	4a7c      	ldr	r2, [pc, #496]	; (800762c <HAL_RCC_OscConfig+0x470>)
 800743c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007440:	6413      	str	r3, [r2, #64]	; 0x40
 8007442:	4b7a      	ldr	r3, [pc, #488]	; (800762c <HAL_RCC_OscConfig+0x470>)
 8007444:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007446:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800744a:	60bb      	str	r3, [r7, #8]
 800744c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800744e:	2301      	movs	r3, #1
 8007450:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007452:	4b77      	ldr	r3, [pc, #476]	; (8007630 <HAL_RCC_OscConfig+0x474>)
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800745a:	2b00      	cmp	r3, #0
 800745c:	d118      	bne.n	8007490 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800745e:	4b74      	ldr	r3, [pc, #464]	; (8007630 <HAL_RCC_OscConfig+0x474>)
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	4a73      	ldr	r2, [pc, #460]	; (8007630 <HAL_RCC_OscConfig+0x474>)
 8007464:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007468:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800746a:	f7fc f857 	bl	800351c <HAL_GetTick>
 800746e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007470:	e008      	b.n	8007484 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007472:	f7fc f853 	bl	800351c <HAL_GetTick>
 8007476:	4602      	mov	r2, r0
 8007478:	693b      	ldr	r3, [r7, #16]
 800747a:	1ad3      	subs	r3, r2, r3
 800747c:	2b02      	cmp	r3, #2
 800747e:	d901      	bls.n	8007484 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8007480:	2303      	movs	r3, #3
 8007482:	e10c      	b.n	800769e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007484:	4b6a      	ldr	r3, [pc, #424]	; (8007630 <HAL_RCC_OscConfig+0x474>)
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800748c:	2b00      	cmp	r3, #0
 800748e:	d0f0      	beq.n	8007472 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	689b      	ldr	r3, [r3, #8]
 8007494:	2b01      	cmp	r3, #1
 8007496:	d106      	bne.n	80074a6 <HAL_RCC_OscConfig+0x2ea>
 8007498:	4b64      	ldr	r3, [pc, #400]	; (800762c <HAL_RCC_OscConfig+0x470>)
 800749a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800749c:	4a63      	ldr	r2, [pc, #396]	; (800762c <HAL_RCC_OscConfig+0x470>)
 800749e:	f043 0301 	orr.w	r3, r3, #1
 80074a2:	6713      	str	r3, [r2, #112]	; 0x70
 80074a4:	e01c      	b.n	80074e0 <HAL_RCC_OscConfig+0x324>
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	689b      	ldr	r3, [r3, #8]
 80074aa:	2b05      	cmp	r3, #5
 80074ac:	d10c      	bne.n	80074c8 <HAL_RCC_OscConfig+0x30c>
 80074ae:	4b5f      	ldr	r3, [pc, #380]	; (800762c <HAL_RCC_OscConfig+0x470>)
 80074b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80074b2:	4a5e      	ldr	r2, [pc, #376]	; (800762c <HAL_RCC_OscConfig+0x470>)
 80074b4:	f043 0304 	orr.w	r3, r3, #4
 80074b8:	6713      	str	r3, [r2, #112]	; 0x70
 80074ba:	4b5c      	ldr	r3, [pc, #368]	; (800762c <HAL_RCC_OscConfig+0x470>)
 80074bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80074be:	4a5b      	ldr	r2, [pc, #364]	; (800762c <HAL_RCC_OscConfig+0x470>)
 80074c0:	f043 0301 	orr.w	r3, r3, #1
 80074c4:	6713      	str	r3, [r2, #112]	; 0x70
 80074c6:	e00b      	b.n	80074e0 <HAL_RCC_OscConfig+0x324>
 80074c8:	4b58      	ldr	r3, [pc, #352]	; (800762c <HAL_RCC_OscConfig+0x470>)
 80074ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80074cc:	4a57      	ldr	r2, [pc, #348]	; (800762c <HAL_RCC_OscConfig+0x470>)
 80074ce:	f023 0301 	bic.w	r3, r3, #1
 80074d2:	6713      	str	r3, [r2, #112]	; 0x70
 80074d4:	4b55      	ldr	r3, [pc, #340]	; (800762c <HAL_RCC_OscConfig+0x470>)
 80074d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80074d8:	4a54      	ldr	r2, [pc, #336]	; (800762c <HAL_RCC_OscConfig+0x470>)
 80074da:	f023 0304 	bic.w	r3, r3, #4
 80074de:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	689b      	ldr	r3, [r3, #8]
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d015      	beq.n	8007514 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80074e8:	f7fc f818 	bl	800351c <HAL_GetTick>
 80074ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80074ee:	e00a      	b.n	8007506 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80074f0:	f7fc f814 	bl	800351c <HAL_GetTick>
 80074f4:	4602      	mov	r2, r0
 80074f6:	693b      	ldr	r3, [r7, #16]
 80074f8:	1ad3      	subs	r3, r2, r3
 80074fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80074fe:	4293      	cmp	r3, r2
 8007500:	d901      	bls.n	8007506 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8007502:	2303      	movs	r3, #3
 8007504:	e0cb      	b.n	800769e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007506:	4b49      	ldr	r3, [pc, #292]	; (800762c <HAL_RCC_OscConfig+0x470>)
 8007508:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800750a:	f003 0302 	and.w	r3, r3, #2
 800750e:	2b00      	cmp	r3, #0
 8007510:	d0ee      	beq.n	80074f0 <HAL_RCC_OscConfig+0x334>
 8007512:	e014      	b.n	800753e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007514:	f7fc f802 	bl	800351c <HAL_GetTick>
 8007518:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800751a:	e00a      	b.n	8007532 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800751c:	f7fb fffe 	bl	800351c <HAL_GetTick>
 8007520:	4602      	mov	r2, r0
 8007522:	693b      	ldr	r3, [r7, #16]
 8007524:	1ad3      	subs	r3, r2, r3
 8007526:	f241 3288 	movw	r2, #5000	; 0x1388
 800752a:	4293      	cmp	r3, r2
 800752c:	d901      	bls.n	8007532 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800752e:	2303      	movs	r3, #3
 8007530:	e0b5      	b.n	800769e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007532:	4b3e      	ldr	r3, [pc, #248]	; (800762c <HAL_RCC_OscConfig+0x470>)
 8007534:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007536:	f003 0302 	and.w	r3, r3, #2
 800753a:	2b00      	cmp	r3, #0
 800753c:	d1ee      	bne.n	800751c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800753e:	7dfb      	ldrb	r3, [r7, #23]
 8007540:	2b01      	cmp	r3, #1
 8007542:	d105      	bne.n	8007550 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007544:	4b39      	ldr	r3, [pc, #228]	; (800762c <HAL_RCC_OscConfig+0x470>)
 8007546:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007548:	4a38      	ldr	r2, [pc, #224]	; (800762c <HAL_RCC_OscConfig+0x470>)
 800754a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800754e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	699b      	ldr	r3, [r3, #24]
 8007554:	2b00      	cmp	r3, #0
 8007556:	f000 80a1 	beq.w	800769c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800755a:	4b34      	ldr	r3, [pc, #208]	; (800762c <HAL_RCC_OscConfig+0x470>)
 800755c:	689b      	ldr	r3, [r3, #8]
 800755e:	f003 030c 	and.w	r3, r3, #12
 8007562:	2b08      	cmp	r3, #8
 8007564:	d05c      	beq.n	8007620 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	699b      	ldr	r3, [r3, #24]
 800756a:	2b02      	cmp	r3, #2
 800756c:	d141      	bne.n	80075f2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800756e:	4b31      	ldr	r3, [pc, #196]	; (8007634 <HAL_RCC_OscConfig+0x478>)
 8007570:	2200      	movs	r2, #0
 8007572:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007574:	f7fb ffd2 	bl	800351c <HAL_GetTick>
 8007578:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800757a:	e008      	b.n	800758e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800757c:	f7fb ffce 	bl	800351c <HAL_GetTick>
 8007580:	4602      	mov	r2, r0
 8007582:	693b      	ldr	r3, [r7, #16]
 8007584:	1ad3      	subs	r3, r2, r3
 8007586:	2b02      	cmp	r3, #2
 8007588:	d901      	bls.n	800758e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800758a:	2303      	movs	r3, #3
 800758c:	e087      	b.n	800769e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800758e:	4b27      	ldr	r3, [pc, #156]	; (800762c <HAL_RCC_OscConfig+0x470>)
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007596:	2b00      	cmp	r3, #0
 8007598:	d1f0      	bne.n	800757c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	69da      	ldr	r2, [r3, #28]
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	6a1b      	ldr	r3, [r3, #32]
 80075a2:	431a      	orrs	r2, r3
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075a8:	019b      	lsls	r3, r3, #6
 80075aa:	431a      	orrs	r2, r3
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075b0:	085b      	lsrs	r3, r3, #1
 80075b2:	3b01      	subs	r3, #1
 80075b4:	041b      	lsls	r3, r3, #16
 80075b6:	431a      	orrs	r2, r3
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075bc:	061b      	lsls	r3, r3, #24
 80075be:	491b      	ldr	r1, [pc, #108]	; (800762c <HAL_RCC_OscConfig+0x470>)
 80075c0:	4313      	orrs	r3, r2
 80075c2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80075c4:	4b1b      	ldr	r3, [pc, #108]	; (8007634 <HAL_RCC_OscConfig+0x478>)
 80075c6:	2201      	movs	r2, #1
 80075c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80075ca:	f7fb ffa7 	bl	800351c <HAL_GetTick>
 80075ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80075d0:	e008      	b.n	80075e4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80075d2:	f7fb ffa3 	bl	800351c <HAL_GetTick>
 80075d6:	4602      	mov	r2, r0
 80075d8:	693b      	ldr	r3, [r7, #16]
 80075da:	1ad3      	subs	r3, r2, r3
 80075dc:	2b02      	cmp	r3, #2
 80075de:	d901      	bls.n	80075e4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80075e0:	2303      	movs	r3, #3
 80075e2:	e05c      	b.n	800769e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80075e4:	4b11      	ldr	r3, [pc, #68]	; (800762c <HAL_RCC_OscConfig+0x470>)
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d0f0      	beq.n	80075d2 <HAL_RCC_OscConfig+0x416>
 80075f0:	e054      	b.n	800769c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80075f2:	4b10      	ldr	r3, [pc, #64]	; (8007634 <HAL_RCC_OscConfig+0x478>)
 80075f4:	2200      	movs	r2, #0
 80075f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80075f8:	f7fb ff90 	bl	800351c <HAL_GetTick>
 80075fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80075fe:	e008      	b.n	8007612 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007600:	f7fb ff8c 	bl	800351c <HAL_GetTick>
 8007604:	4602      	mov	r2, r0
 8007606:	693b      	ldr	r3, [r7, #16]
 8007608:	1ad3      	subs	r3, r2, r3
 800760a:	2b02      	cmp	r3, #2
 800760c:	d901      	bls.n	8007612 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800760e:	2303      	movs	r3, #3
 8007610:	e045      	b.n	800769e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007612:	4b06      	ldr	r3, [pc, #24]	; (800762c <HAL_RCC_OscConfig+0x470>)
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800761a:	2b00      	cmp	r3, #0
 800761c:	d1f0      	bne.n	8007600 <HAL_RCC_OscConfig+0x444>
 800761e:	e03d      	b.n	800769c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	699b      	ldr	r3, [r3, #24]
 8007624:	2b01      	cmp	r3, #1
 8007626:	d107      	bne.n	8007638 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8007628:	2301      	movs	r3, #1
 800762a:	e038      	b.n	800769e <HAL_RCC_OscConfig+0x4e2>
 800762c:	40023800 	.word	0x40023800
 8007630:	40007000 	.word	0x40007000
 8007634:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007638:	4b1b      	ldr	r3, [pc, #108]	; (80076a8 <HAL_RCC_OscConfig+0x4ec>)
 800763a:	685b      	ldr	r3, [r3, #4]
 800763c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	699b      	ldr	r3, [r3, #24]
 8007642:	2b01      	cmp	r3, #1
 8007644:	d028      	beq.n	8007698 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007650:	429a      	cmp	r2, r3
 8007652:	d121      	bne.n	8007698 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800765e:	429a      	cmp	r2, r3
 8007660:	d11a      	bne.n	8007698 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007662:	68fa      	ldr	r2, [r7, #12]
 8007664:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007668:	4013      	ands	r3, r2
 800766a:	687a      	ldr	r2, [r7, #4]
 800766c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800766e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007670:	4293      	cmp	r3, r2
 8007672:	d111      	bne.n	8007698 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800767e:	085b      	lsrs	r3, r3, #1
 8007680:	3b01      	subs	r3, #1
 8007682:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007684:	429a      	cmp	r2, r3
 8007686:	d107      	bne.n	8007698 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007692:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007694:	429a      	cmp	r2, r3
 8007696:	d001      	beq.n	800769c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8007698:	2301      	movs	r3, #1
 800769a:	e000      	b.n	800769e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800769c:	2300      	movs	r3, #0
}
 800769e:	4618      	mov	r0, r3
 80076a0:	3718      	adds	r7, #24
 80076a2:	46bd      	mov	sp, r7
 80076a4:	bd80      	pop	{r7, pc}
 80076a6:	bf00      	nop
 80076a8:	40023800 	.word	0x40023800

080076ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80076ac:	b580      	push	{r7, lr}
 80076ae:	b084      	sub	sp, #16
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	6078      	str	r0, [r7, #4]
 80076b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d101      	bne.n	80076c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80076bc:	2301      	movs	r3, #1
 80076be:	e0cc      	b.n	800785a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80076c0:	4b68      	ldr	r3, [pc, #416]	; (8007864 <HAL_RCC_ClockConfig+0x1b8>)
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	f003 0307 	and.w	r3, r3, #7
 80076c8:	683a      	ldr	r2, [r7, #0]
 80076ca:	429a      	cmp	r2, r3
 80076cc:	d90c      	bls.n	80076e8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80076ce:	4b65      	ldr	r3, [pc, #404]	; (8007864 <HAL_RCC_ClockConfig+0x1b8>)
 80076d0:	683a      	ldr	r2, [r7, #0]
 80076d2:	b2d2      	uxtb	r2, r2
 80076d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80076d6:	4b63      	ldr	r3, [pc, #396]	; (8007864 <HAL_RCC_ClockConfig+0x1b8>)
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	f003 0307 	and.w	r3, r3, #7
 80076de:	683a      	ldr	r2, [r7, #0]
 80076e0:	429a      	cmp	r2, r3
 80076e2:	d001      	beq.n	80076e8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80076e4:	2301      	movs	r3, #1
 80076e6:	e0b8      	b.n	800785a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	f003 0302 	and.w	r3, r3, #2
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d020      	beq.n	8007736 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	f003 0304 	and.w	r3, r3, #4
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d005      	beq.n	800770c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007700:	4b59      	ldr	r3, [pc, #356]	; (8007868 <HAL_RCC_ClockConfig+0x1bc>)
 8007702:	689b      	ldr	r3, [r3, #8]
 8007704:	4a58      	ldr	r2, [pc, #352]	; (8007868 <HAL_RCC_ClockConfig+0x1bc>)
 8007706:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800770a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	f003 0308 	and.w	r3, r3, #8
 8007714:	2b00      	cmp	r3, #0
 8007716:	d005      	beq.n	8007724 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007718:	4b53      	ldr	r3, [pc, #332]	; (8007868 <HAL_RCC_ClockConfig+0x1bc>)
 800771a:	689b      	ldr	r3, [r3, #8]
 800771c:	4a52      	ldr	r2, [pc, #328]	; (8007868 <HAL_RCC_ClockConfig+0x1bc>)
 800771e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8007722:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007724:	4b50      	ldr	r3, [pc, #320]	; (8007868 <HAL_RCC_ClockConfig+0x1bc>)
 8007726:	689b      	ldr	r3, [r3, #8]
 8007728:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	689b      	ldr	r3, [r3, #8]
 8007730:	494d      	ldr	r1, [pc, #308]	; (8007868 <HAL_RCC_ClockConfig+0x1bc>)
 8007732:	4313      	orrs	r3, r2
 8007734:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	f003 0301 	and.w	r3, r3, #1
 800773e:	2b00      	cmp	r3, #0
 8007740:	d044      	beq.n	80077cc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	685b      	ldr	r3, [r3, #4]
 8007746:	2b01      	cmp	r3, #1
 8007748:	d107      	bne.n	800775a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800774a:	4b47      	ldr	r3, [pc, #284]	; (8007868 <HAL_RCC_ClockConfig+0x1bc>)
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007752:	2b00      	cmp	r3, #0
 8007754:	d119      	bne.n	800778a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007756:	2301      	movs	r3, #1
 8007758:	e07f      	b.n	800785a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	685b      	ldr	r3, [r3, #4]
 800775e:	2b02      	cmp	r3, #2
 8007760:	d003      	beq.n	800776a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007766:	2b03      	cmp	r3, #3
 8007768:	d107      	bne.n	800777a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800776a:	4b3f      	ldr	r3, [pc, #252]	; (8007868 <HAL_RCC_ClockConfig+0x1bc>)
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007772:	2b00      	cmp	r3, #0
 8007774:	d109      	bne.n	800778a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007776:	2301      	movs	r3, #1
 8007778:	e06f      	b.n	800785a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800777a:	4b3b      	ldr	r3, [pc, #236]	; (8007868 <HAL_RCC_ClockConfig+0x1bc>)
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	f003 0302 	and.w	r3, r3, #2
 8007782:	2b00      	cmp	r3, #0
 8007784:	d101      	bne.n	800778a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007786:	2301      	movs	r3, #1
 8007788:	e067      	b.n	800785a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800778a:	4b37      	ldr	r3, [pc, #220]	; (8007868 <HAL_RCC_ClockConfig+0x1bc>)
 800778c:	689b      	ldr	r3, [r3, #8]
 800778e:	f023 0203 	bic.w	r2, r3, #3
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	685b      	ldr	r3, [r3, #4]
 8007796:	4934      	ldr	r1, [pc, #208]	; (8007868 <HAL_RCC_ClockConfig+0x1bc>)
 8007798:	4313      	orrs	r3, r2
 800779a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800779c:	f7fb febe 	bl	800351c <HAL_GetTick>
 80077a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80077a2:	e00a      	b.n	80077ba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80077a4:	f7fb feba 	bl	800351c <HAL_GetTick>
 80077a8:	4602      	mov	r2, r0
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	1ad3      	subs	r3, r2, r3
 80077ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80077b2:	4293      	cmp	r3, r2
 80077b4:	d901      	bls.n	80077ba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80077b6:	2303      	movs	r3, #3
 80077b8:	e04f      	b.n	800785a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80077ba:	4b2b      	ldr	r3, [pc, #172]	; (8007868 <HAL_RCC_ClockConfig+0x1bc>)
 80077bc:	689b      	ldr	r3, [r3, #8]
 80077be:	f003 020c 	and.w	r2, r3, #12
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	685b      	ldr	r3, [r3, #4]
 80077c6:	009b      	lsls	r3, r3, #2
 80077c8:	429a      	cmp	r2, r3
 80077ca:	d1eb      	bne.n	80077a4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80077cc:	4b25      	ldr	r3, [pc, #148]	; (8007864 <HAL_RCC_ClockConfig+0x1b8>)
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	f003 0307 	and.w	r3, r3, #7
 80077d4:	683a      	ldr	r2, [r7, #0]
 80077d6:	429a      	cmp	r2, r3
 80077d8:	d20c      	bcs.n	80077f4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80077da:	4b22      	ldr	r3, [pc, #136]	; (8007864 <HAL_RCC_ClockConfig+0x1b8>)
 80077dc:	683a      	ldr	r2, [r7, #0]
 80077de:	b2d2      	uxtb	r2, r2
 80077e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80077e2:	4b20      	ldr	r3, [pc, #128]	; (8007864 <HAL_RCC_ClockConfig+0x1b8>)
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	f003 0307 	and.w	r3, r3, #7
 80077ea:	683a      	ldr	r2, [r7, #0]
 80077ec:	429a      	cmp	r2, r3
 80077ee:	d001      	beq.n	80077f4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80077f0:	2301      	movs	r3, #1
 80077f2:	e032      	b.n	800785a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	f003 0304 	and.w	r3, r3, #4
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d008      	beq.n	8007812 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007800:	4b19      	ldr	r3, [pc, #100]	; (8007868 <HAL_RCC_ClockConfig+0x1bc>)
 8007802:	689b      	ldr	r3, [r3, #8]
 8007804:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	68db      	ldr	r3, [r3, #12]
 800780c:	4916      	ldr	r1, [pc, #88]	; (8007868 <HAL_RCC_ClockConfig+0x1bc>)
 800780e:	4313      	orrs	r3, r2
 8007810:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	f003 0308 	and.w	r3, r3, #8
 800781a:	2b00      	cmp	r3, #0
 800781c:	d009      	beq.n	8007832 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800781e:	4b12      	ldr	r3, [pc, #72]	; (8007868 <HAL_RCC_ClockConfig+0x1bc>)
 8007820:	689b      	ldr	r3, [r3, #8]
 8007822:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	691b      	ldr	r3, [r3, #16]
 800782a:	00db      	lsls	r3, r3, #3
 800782c:	490e      	ldr	r1, [pc, #56]	; (8007868 <HAL_RCC_ClockConfig+0x1bc>)
 800782e:	4313      	orrs	r3, r2
 8007830:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007832:	f000 f821 	bl	8007878 <HAL_RCC_GetSysClockFreq>
 8007836:	4602      	mov	r2, r0
 8007838:	4b0b      	ldr	r3, [pc, #44]	; (8007868 <HAL_RCC_ClockConfig+0x1bc>)
 800783a:	689b      	ldr	r3, [r3, #8]
 800783c:	091b      	lsrs	r3, r3, #4
 800783e:	f003 030f 	and.w	r3, r3, #15
 8007842:	490a      	ldr	r1, [pc, #40]	; (800786c <HAL_RCC_ClockConfig+0x1c0>)
 8007844:	5ccb      	ldrb	r3, [r1, r3]
 8007846:	fa22 f303 	lsr.w	r3, r2, r3
 800784a:	4a09      	ldr	r2, [pc, #36]	; (8007870 <HAL_RCC_ClockConfig+0x1c4>)
 800784c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800784e:	4b09      	ldr	r3, [pc, #36]	; (8007874 <HAL_RCC_ClockConfig+0x1c8>)
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	4618      	mov	r0, r3
 8007854:	f7fb fb6e 	bl	8002f34 <HAL_InitTick>

  return HAL_OK;
 8007858:	2300      	movs	r3, #0
}
 800785a:	4618      	mov	r0, r3
 800785c:	3710      	adds	r7, #16
 800785e:	46bd      	mov	sp, r7
 8007860:	bd80      	pop	{r7, pc}
 8007862:	bf00      	nop
 8007864:	40023c00 	.word	0x40023c00
 8007868:	40023800 	.word	0x40023800
 800786c:	08011514 	.word	0x08011514
 8007870:	20000038 	.word	0x20000038
 8007874:	2000003c 	.word	0x2000003c

08007878 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007878:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800787c:	b090      	sub	sp, #64	; 0x40
 800787e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8007880:	2300      	movs	r3, #0
 8007882:	637b      	str	r3, [r7, #52]	; 0x34
 8007884:	2300      	movs	r3, #0
 8007886:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007888:	2300      	movs	r3, #0
 800788a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 800788c:	2300      	movs	r3, #0
 800788e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007890:	4b59      	ldr	r3, [pc, #356]	; (80079f8 <HAL_RCC_GetSysClockFreq+0x180>)
 8007892:	689b      	ldr	r3, [r3, #8]
 8007894:	f003 030c 	and.w	r3, r3, #12
 8007898:	2b08      	cmp	r3, #8
 800789a:	d00d      	beq.n	80078b8 <HAL_RCC_GetSysClockFreq+0x40>
 800789c:	2b08      	cmp	r3, #8
 800789e:	f200 80a1 	bhi.w	80079e4 <HAL_RCC_GetSysClockFreq+0x16c>
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d002      	beq.n	80078ac <HAL_RCC_GetSysClockFreq+0x34>
 80078a6:	2b04      	cmp	r3, #4
 80078a8:	d003      	beq.n	80078b2 <HAL_RCC_GetSysClockFreq+0x3a>
 80078aa:	e09b      	b.n	80079e4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80078ac:	4b53      	ldr	r3, [pc, #332]	; (80079fc <HAL_RCC_GetSysClockFreq+0x184>)
 80078ae:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 80078b0:	e09b      	b.n	80079ea <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80078b2:	4b53      	ldr	r3, [pc, #332]	; (8007a00 <HAL_RCC_GetSysClockFreq+0x188>)
 80078b4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80078b6:	e098      	b.n	80079ea <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80078b8:	4b4f      	ldr	r3, [pc, #316]	; (80079f8 <HAL_RCC_GetSysClockFreq+0x180>)
 80078ba:	685b      	ldr	r3, [r3, #4]
 80078bc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80078c0:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80078c2:	4b4d      	ldr	r3, [pc, #308]	; (80079f8 <HAL_RCC_GetSysClockFreq+0x180>)
 80078c4:	685b      	ldr	r3, [r3, #4]
 80078c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d028      	beq.n	8007920 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80078ce:	4b4a      	ldr	r3, [pc, #296]	; (80079f8 <HAL_RCC_GetSysClockFreq+0x180>)
 80078d0:	685b      	ldr	r3, [r3, #4]
 80078d2:	099b      	lsrs	r3, r3, #6
 80078d4:	2200      	movs	r2, #0
 80078d6:	623b      	str	r3, [r7, #32]
 80078d8:	627a      	str	r2, [r7, #36]	; 0x24
 80078da:	6a3b      	ldr	r3, [r7, #32]
 80078dc:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80078e0:	2100      	movs	r1, #0
 80078e2:	4b47      	ldr	r3, [pc, #284]	; (8007a00 <HAL_RCC_GetSysClockFreq+0x188>)
 80078e4:	fb03 f201 	mul.w	r2, r3, r1
 80078e8:	2300      	movs	r3, #0
 80078ea:	fb00 f303 	mul.w	r3, r0, r3
 80078ee:	4413      	add	r3, r2
 80078f0:	4a43      	ldr	r2, [pc, #268]	; (8007a00 <HAL_RCC_GetSysClockFreq+0x188>)
 80078f2:	fba0 1202 	umull	r1, r2, r0, r2
 80078f6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80078f8:	460a      	mov	r2, r1
 80078fa:	62ba      	str	r2, [r7, #40]	; 0x28
 80078fc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80078fe:	4413      	add	r3, r2
 8007900:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007902:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007904:	2200      	movs	r2, #0
 8007906:	61bb      	str	r3, [r7, #24]
 8007908:	61fa      	str	r2, [r7, #28]
 800790a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800790e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8007912:	f7f9 f853 	bl	80009bc <__aeabi_uldivmod>
 8007916:	4602      	mov	r2, r0
 8007918:	460b      	mov	r3, r1
 800791a:	4613      	mov	r3, r2
 800791c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800791e:	e053      	b.n	80079c8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007920:	4b35      	ldr	r3, [pc, #212]	; (80079f8 <HAL_RCC_GetSysClockFreq+0x180>)
 8007922:	685b      	ldr	r3, [r3, #4]
 8007924:	099b      	lsrs	r3, r3, #6
 8007926:	2200      	movs	r2, #0
 8007928:	613b      	str	r3, [r7, #16]
 800792a:	617a      	str	r2, [r7, #20]
 800792c:	693b      	ldr	r3, [r7, #16]
 800792e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8007932:	f04f 0b00 	mov.w	fp, #0
 8007936:	4652      	mov	r2, sl
 8007938:	465b      	mov	r3, fp
 800793a:	f04f 0000 	mov.w	r0, #0
 800793e:	f04f 0100 	mov.w	r1, #0
 8007942:	0159      	lsls	r1, r3, #5
 8007944:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007948:	0150      	lsls	r0, r2, #5
 800794a:	4602      	mov	r2, r0
 800794c:	460b      	mov	r3, r1
 800794e:	ebb2 080a 	subs.w	r8, r2, sl
 8007952:	eb63 090b 	sbc.w	r9, r3, fp
 8007956:	f04f 0200 	mov.w	r2, #0
 800795a:	f04f 0300 	mov.w	r3, #0
 800795e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8007962:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8007966:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800796a:	ebb2 0408 	subs.w	r4, r2, r8
 800796e:	eb63 0509 	sbc.w	r5, r3, r9
 8007972:	f04f 0200 	mov.w	r2, #0
 8007976:	f04f 0300 	mov.w	r3, #0
 800797a:	00eb      	lsls	r3, r5, #3
 800797c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007980:	00e2      	lsls	r2, r4, #3
 8007982:	4614      	mov	r4, r2
 8007984:	461d      	mov	r5, r3
 8007986:	eb14 030a 	adds.w	r3, r4, sl
 800798a:	603b      	str	r3, [r7, #0]
 800798c:	eb45 030b 	adc.w	r3, r5, fp
 8007990:	607b      	str	r3, [r7, #4]
 8007992:	f04f 0200 	mov.w	r2, #0
 8007996:	f04f 0300 	mov.w	r3, #0
 800799a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800799e:	4629      	mov	r1, r5
 80079a0:	028b      	lsls	r3, r1, #10
 80079a2:	4621      	mov	r1, r4
 80079a4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80079a8:	4621      	mov	r1, r4
 80079aa:	028a      	lsls	r2, r1, #10
 80079ac:	4610      	mov	r0, r2
 80079ae:	4619      	mov	r1, r3
 80079b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80079b2:	2200      	movs	r2, #0
 80079b4:	60bb      	str	r3, [r7, #8]
 80079b6:	60fa      	str	r2, [r7, #12]
 80079b8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80079bc:	f7f8 fffe 	bl	80009bc <__aeabi_uldivmod>
 80079c0:	4602      	mov	r2, r0
 80079c2:	460b      	mov	r3, r1
 80079c4:	4613      	mov	r3, r2
 80079c6:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80079c8:	4b0b      	ldr	r3, [pc, #44]	; (80079f8 <HAL_RCC_GetSysClockFreq+0x180>)
 80079ca:	685b      	ldr	r3, [r3, #4]
 80079cc:	0c1b      	lsrs	r3, r3, #16
 80079ce:	f003 0303 	and.w	r3, r3, #3
 80079d2:	3301      	adds	r3, #1
 80079d4:	005b      	lsls	r3, r3, #1
 80079d6:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80079d8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80079da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80079e0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80079e2:	e002      	b.n	80079ea <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80079e4:	4b05      	ldr	r3, [pc, #20]	; (80079fc <HAL_RCC_GetSysClockFreq+0x184>)
 80079e6:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80079e8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80079ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80079ec:	4618      	mov	r0, r3
 80079ee:	3740      	adds	r7, #64	; 0x40
 80079f0:	46bd      	mov	sp, r7
 80079f2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80079f6:	bf00      	nop
 80079f8:	40023800 	.word	0x40023800
 80079fc:	00f42400 	.word	0x00f42400
 8007a00:	017d7840 	.word	0x017d7840

08007a04 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007a04:	b480      	push	{r7}
 8007a06:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007a08:	4b03      	ldr	r3, [pc, #12]	; (8007a18 <HAL_RCC_GetHCLKFreq+0x14>)
 8007a0a:	681b      	ldr	r3, [r3, #0]
}
 8007a0c:	4618      	mov	r0, r3
 8007a0e:	46bd      	mov	sp, r7
 8007a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a14:	4770      	bx	lr
 8007a16:	bf00      	nop
 8007a18:	20000038 	.word	0x20000038

08007a1c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007a1c:	b580      	push	{r7, lr}
 8007a1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007a20:	f7ff fff0 	bl	8007a04 <HAL_RCC_GetHCLKFreq>
 8007a24:	4602      	mov	r2, r0
 8007a26:	4b05      	ldr	r3, [pc, #20]	; (8007a3c <HAL_RCC_GetPCLK1Freq+0x20>)
 8007a28:	689b      	ldr	r3, [r3, #8]
 8007a2a:	0a9b      	lsrs	r3, r3, #10
 8007a2c:	f003 0307 	and.w	r3, r3, #7
 8007a30:	4903      	ldr	r1, [pc, #12]	; (8007a40 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007a32:	5ccb      	ldrb	r3, [r1, r3]
 8007a34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007a38:	4618      	mov	r0, r3
 8007a3a:	bd80      	pop	{r7, pc}
 8007a3c:	40023800 	.word	0x40023800
 8007a40:	08011524 	.word	0x08011524

08007a44 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007a44:	b580      	push	{r7, lr}
 8007a46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8007a48:	f7ff ffdc 	bl	8007a04 <HAL_RCC_GetHCLKFreq>
 8007a4c:	4602      	mov	r2, r0
 8007a4e:	4b05      	ldr	r3, [pc, #20]	; (8007a64 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007a50:	689b      	ldr	r3, [r3, #8]
 8007a52:	0b5b      	lsrs	r3, r3, #13
 8007a54:	f003 0307 	and.w	r3, r3, #7
 8007a58:	4903      	ldr	r1, [pc, #12]	; (8007a68 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007a5a:	5ccb      	ldrb	r3, [r1, r3]
 8007a5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007a60:	4618      	mov	r0, r3
 8007a62:	bd80      	pop	{r7, pc}
 8007a64:	40023800 	.word	0x40023800
 8007a68:	08011524 	.word	0x08011524

08007a6c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007a6c:	b480      	push	{r7}
 8007a6e:	b083      	sub	sp, #12
 8007a70:	af00      	add	r7, sp, #0
 8007a72:	6078      	str	r0, [r7, #4]
 8007a74:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	220f      	movs	r2, #15
 8007a7a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8007a7c:	4b12      	ldr	r3, [pc, #72]	; (8007ac8 <HAL_RCC_GetClockConfig+0x5c>)
 8007a7e:	689b      	ldr	r3, [r3, #8]
 8007a80:	f003 0203 	and.w	r2, r3, #3
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8007a88:	4b0f      	ldr	r3, [pc, #60]	; (8007ac8 <HAL_RCC_GetClockConfig+0x5c>)
 8007a8a:	689b      	ldr	r3, [r3, #8]
 8007a8c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8007a94:	4b0c      	ldr	r3, [pc, #48]	; (8007ac8 <HAL_RCC_GetClockConfig+0x5c>)
 8007a96:	689b      	ldr	r3, [r3, #8]
 8007a98:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8007aa0:	4b09      	ldr	r3, [pc, #36]	; (8007ac8 <HAL_RCC_GetClockConfig+0x5c>)
 8007aa2:	689b      	ldr	r3, [r3, #8]
 8007aa4:	08db      	lsrs	r3, r3, #3
 8007aa6:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8007aae:	4b07      	ldr	r3, [pc, #28]	; (8007acc <HAL_RCC_GetClockConfig+0x60>)
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	f003 0207 	and.w	r2, r3, #7
 8007ab6:	683b      	ldr	r3, [r7, #0]
 8007ab8:	601a      	str	r2, [r3, #0]
}
 8007aba:	bf00      	nop
 8007abc:	370c      	adds	r7, #12
 8007abe:	46bd      	mov	sp, r7
 8007ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac4:	4770      	bx	lr
 8007ac6:	bf00      	nop
 8007ac8:	40023800 	.word	0x40023800
 8007acc:	40023c00 	.word	0x40023c00

08007ad0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007ad0:	b580      	push	{r7, lr}
 8007ad2:	b082      	sub	sp, #8
 8007ad4:	af00      	add	r7, sp, #0
 8007ad6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d101      	bne.n	8007ae2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007ade:	2301      	movs	r3, #1
 8007ae0:	e07b      	b.n	8007bda <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d108      	bne.n	8007afc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	685b      	ldr	r3, [r3, #4]
 8007aee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007af2:	d009      	beq.n	8007b08 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	2200      	movs	r2, #0
 8007af8:	61da      	str	r2, [r3, #28]
 8007afa:	e005      	b.n	8007b08 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	2200      	movs	r2, #0
 8007b00:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	2200      	movs	r2, #0
 8007b06:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	2200      	movs	r2, #0
 8007b0c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007b14:	b2db      	uxtb	r3, r3
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d106      	bne.n	8007b28 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	2200      	movs	r2, #0
 8007b1e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007b22:	6878      	ldr	r0, [r7, #4]
 8007b24:	f7fb f926 	bl	8002d74 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	2202      	movs	r2, #2
 8007b2c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	681a      	ldr	r2, [r3, #0]
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007b3e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	685b      	ldr	r3, [r3, #4]
 8007b44:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	689b      	ldr	r3, [r3, #8]
 8007b4c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8007b50:	431a      	orrs	r2, r3
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	68db      	ldr	r3, [r3, #12]
 8007b56:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007b5a:	431a      	orrs	r2, r3
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	691b      	ldr	r3, [r3, #16]
 8007b60:	f003 0302 	and.w	r3, r3, #2
 8007b64:	431a      	orrs	r2, r3
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	695b      	ldr	r3, [r3, #20]
 8007b6a:	f003 0301 	and.w	r3, r3, #1
 8007b6e:	431a      	orrs	r2, r3
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	699b      	ldr	r3, [r3, #24]
 8007b74:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007b78:	431a      	orrs	r2, r3
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	69db      	ldr	r3, [r3, #28]
 8007b7e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007b82:	431a      	orrs	r2, r3
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	6a1b      	ldr	r3, [r3, #32]
 8007b88:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007b8c:	ea42 0103 	orr.w	r1, r2, r3
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b94:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	430a      	orrs	r2, r1
 8007b9e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	699b      	ldr	r3, [r3, #24]
 8007ba4:	0c1b      	lsrs	r3, r3, #16
 8007ba6:	f003 0104 	and.w	r1, r3, #4
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bae:	f003 0210 	and.w	r2, r3, #16
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	430a      	orrs	r2, r1
 8007bb8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	69da      	ldr	r2, [r3, #28]
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007bc8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	2200      	movs	r2, #0
 8007bce:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	2201      	movs	r2, #1
 8007bd4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8007bd8:	2300      	movs	r3, #0
}
 8007bda:	4618      	mov	r0, r3
 8007bdc:	3708      	adds	r7, #8
 8007bde:	46bd      	mov	sp, r7
 8007be0:	bd80      	pop	{r7, pc}

08007be2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007be2:	b580      	push	{r7, lr}
 8007be4:	b082      	sub	sp, #8
 8007be6:	af00      	add	r7, sp, #0
 8007be8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d101      	bne.n	8007bf4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007bf0:	2301      	movs	r3, #1
 8007bf2:	e041      	b.n	8007c78 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007bfa:	b2db      	uxtb	r3, r3
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d106      	bne.n	8007c0e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	2200      	movs	r2, #0
 8007c04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007c08:	6878      	ldr	r0, [r7, #4]
 8007c0a:	f7fb f8fb 	bl	8002e04 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	2202      	movs	r2, #2
 8007c12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	681a      	ldr	r2, [r3, #0]
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	3304      	adds	r3, #4
 8007c1e:	4619      	mov	r1, r3
 8007c20:	4610      	mov	r0, r2
 8007c22:	f000 fbf5 	bl	8008410 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	2201      	movs	r2, #1
 8007c2a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	2201      	movs	r2, #1
 8007c32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	2201      	movs	r2, #1
 8007c3a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	2201      	movs	r2, #1
 8007c42:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	2201      	movs	r2, #1
 8007c4a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	2201      	movs	r2, #1
 8007c52:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	2201      	movs	r2, #1
 8007c5a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	2201      	movs	r2, #1
 8007c62:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	2201      	movs	r2, #1
 8007c6a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	2201      	movs	r2, #1
 8007c72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007c76:	2300      	movs	r3, #0
}
 8007c78:	4618      	mov	r0, r3
 8007c7a:	3708      	adds	r7, #8
 8007c7c:	46bd      	mov	sp, r7
 8007c7e:	bd80      	pop	{r7, pc}

08007c80 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007c80:	b480      	push	{r7}
 8007c82:	b085      	sub	sp, #20
 8007c84:	af00      	add	r7, sp, #0
 8007c86:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007c8e:	b2db      	uxtb	r3, r3
 8007c90:	2b01      	cmp	r3, #1
 8007c92:	d001      	beq.n	8007c98 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007c94:	2301      	movs	r3, #1
 8007c96:	e044      	b.n	8007d22 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	2202      	movs	r2, #2
 8007c9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	68da      	ldr	r2, [r3, #12]
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	f042 0201 	orr.w	r2, r2, #1
 8007cae:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	4a1e      	ldr	r2, [pc, #120]	; (8007d30 <HAL_TIM_Base_Start_IT+0xb0>)
 8007cb6:	4293      	cmp	r3, r2
 8007cb8:	d018      	beq.n	8007cec <HAL_TIM_Base_Start_IT+0x6c>
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007cc2:	d013      	beq.n	8007cec <HAL_TIM_Base_Start_IT+0x6c>
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	4a1a      	ldr	r2, [pc, #104]	; (8007d34 <HAL_TIM_Base_Start_IT+0xb4>)
 8007cca:	4293      	cmp	r3, r2
 8007ccc:	d00e      	beq.n	8007cec <HAL_TIM_Base_Start_IT+0x6c>
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	4a19      	ldr	r2, [pc, #100]	; (8007d38 <HAL_TIM_Base_Start_IT+0xb8>)
 8007cd4:	4293      	cmp	r3, r2
 8007cd6:	d009      	beq.n	8007cec <HAL_TIM_Base_Start_IT+0x6c>
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	4a17      	ldr	r2, [pc, #92]	; (8007d3c <HAL_TIM_Base_Start_IT+0xbc>)
 8007cde:	4293      	cmp	r3, r2
 8007ce0:	d004      	beq.n	8007cec <HAL_TIM_Base_Start_IT+0x6c>
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	4a16      	ldr	r2, [pc, #88]	; (8007d40 <HAL_TIM_Base_Start_IT+0xc0>)
 8007ce8:	4293      	cmp	r3, r2
 8007cea:	d111      	bne.n	8007d10 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	689b      	ldr	r3, [r3, #8]
 8007cf2:	f003 0307 	and.w	r3, r3, #7
 8007cf6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	2b06      	cmp	r3, #6
 8007cfc:	d010      	beq.n	8007d20 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	681a      	ldr	r2, [r3, #0]
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	f042 0201 	orr.w	r2, r2, #1
 8007d0c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d0e:	e007      	b.n	8007d20 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	681a      	ldr	r2, [r3, #0]
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	f042 0201 	orr.w	r2, r2, #1
 8007d1e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007d20:	2300      	movs	r3, #0
}
 8007d22:	4618      	mov	r0, r3
 8007d24:	3714      	adds	r7, #20
 8007d26:	46bd      	mov	sp, r7
 8007d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d2c:	4770      	bx	lr
 8007d2e:	bf00      	nop
 8007d30:	40010000 	.word	0x40010000
 8007d34:	40000400 	.word	0x40000400
 8007d38:	40000800 	.word	0x40000800
 8007d3c:	40000c00 	.word	0x40000c00
 8007d40:	40014000 	.word	0x40014000

08007d44 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007d44:	b580      	push	{r7, lr}
 8007d46:	b082      	sub	sp, #8
 8007d48:	af00      	add	r7, sp, #0
 8007d4a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d101      	bne.n	8007d56 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007d52:	2301      	movs	r3, #1
 8007d54:	e041      	b.n	8007dda <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007d5c:	b2db      	uxtb	r3, r3
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d106      	bne.n	8007d70 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	2200      	movs	r2, #0
 8007d66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007d6a:	6878      	ldr	r0, [r7, #4]
 8007d6c:	f000 f839 	bl	8007de2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	2202      	movs	r2, #2
 8007d74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681a      	ldr	r2, [r3, #0]
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	3304      	adds	r3, #4
 8007d80:	4619      	mov	r1, r3
 8007d82:	4610      	mov	r0, r2
 8007d84:	f000 fb44 	bl	8008410 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	2201      	movs	r2, #1
 8007d8c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	2201      	movs	r2, #1
 8007d94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	2201      	movs	r2, #1
 8007d9c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	2201      	movs	r2, #1
 8007da4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	2201      	movs	r2, #1
 8007dac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	2201      	movs	r2, #1
 8007db4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	2201      	movs	r2, #1
 8007dbc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	2201      	movs	r2, #1
 8007dc4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	2201      	movs	r2, #1
 8007dcc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	2201      	movs	r2, #1
 8007dd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007dd8:	2300      	movs	r3, #0
}
 8007dda:	4618      	mov	r0, r3
 8007ddc:	3708      	adds	r7, #8
 8007dde:	46bd      	mov	sp, r7
 8007de0:	bd80      	pop	{r7, pc}

08007de2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007de2:	b480      	push	{r7}
 8007de4:	b083      	sub	sp, #12
 8007de6:	af00      	add	r7, sp, #0
 8007de8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007dea:	bf00      	nop
 8007dec:	370c      	adds	r7, #12
 8007dee:	46bd      	mov	sp, r7
 8007df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007df4:	4770      	bx	lr

08007df6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007df6:	b580      	push	{r7, lr}
 8007df8:	b082      	sub	sp, #8
 8007dfa:	af00      	add	r7, sp, #0
 8007dfc:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	691b      	ldr	r3, [r3, #16]
 8007e04:	f003 0302 	and.w	r3, r3, #2
 8007e08:	2b02      	cmp	r3, #2
 8007e0a:	d122      	bne.n	8007e52 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	68db      	ldr	r3, [r3, #12]
 8007e12:	f003 0302 	and.w	r3, r3, #2
 8007e16:	2b02      	cmp	r3, #2
 8007e18:	d11b      	bne.n	8007e52 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	f06f 0202 	mvn.w	r2, #2
 8007e22:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	2201      	movs	r2, #1
 8007e28:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	699b      	ldr	r3, [r3, #24]
 8007e30:	f003 0303 	and.w	r3, r3, #3
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d003      	beq.n	8007e40 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007e38:	6878      	ldr	r0, [r7, #4]
 8007e3a:	f000 fa78 	bl	800832e <HAL_TIM_IC_CaptureCallback>
 8007e3e:	e005      	b.n	8007e4c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007e40:	6878      	ldr	r0, [r7, #4]
 8007e42:	f000 fa6a 	bl	800831a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007e46:	6878      	ldr	r0, [r7, #4]
 8007e48:	f000 fa7b 	bl	8008342 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	2200      	movs	r2, #0
 8007e50:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	691b      	ldr	r3, [r3, #16]
 8007e58:	f003 0304 	and.w	r3, r3, #4
 8007e5c:	2b04      	cmp	r3, #4
 8007e5e:	d122      	bne.n	8007ea6 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	68db      	ldr	r3, [r3, #12]
 8007e66:	f003 0304 	and.w	r3, r3, #4
 8007e6a:	2b04      	cmp	r3, #4
 8007e6c:	d11b      	bne.n	8007ea6 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	f06f 0204 	mvn.w	r2, #4
 8007e76:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	2202      	movs	r2, #2
 8007e7c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	699b      	ldr	r3, [r3, #24]
 8007e84:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d003      	beq.n	8007e94 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007e8c:	6878      	ldr	r0, [r7, #4]
 8007e8e:	f000 fa4e 	bl	800832e <HAL_TIM_IC_CaptureCallback>
 8007e92:	e005      	b.n	8007ea0 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007e94:	6878      	ldr	r0, [r7, #4]
 8007e96:	f000 fa40 	bl	800831a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007e9a:	6878      	ldr	r0, [r7, #4]
 8007e9c:	f000 fa51 	bl	8008342 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	2200      	movs	r2, #0
 8007ea4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	691b      	ldr	r3, [r3, #16]
 8007eac:	f003 0308 	and.w	r3, r3, #8
 8007eb0:	2b08      	cmp	r3, #8
 8007eb2:	d122      	bne.n	8007efa <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	68db      	ldr	r3, [r3, #12]
 8007eba:	f003 0308 	and.w	r3, r3, #8
 8007ebe:	2b08      	cmp	r3, #8
 8007ec0:	d11b      	bne.n	8007efa <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	f06f 0208 	mvn.w	r2, #8
 8007eca:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	2204      	movs	r2, #4
 8007ed0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	69db      	ldr	r3, [r3, #28]
 8007ed8:	f003 0303 	and.w	r3, r3, #3
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d003      	beq.n	8007ee8 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007ee0:	6878      	ldr	r0, [r7, #4]
 8007ee2:	f000 fa24 	bl	800832e <HAL_TIM_IC_CaptureCallback>
 8007ee6:	e005      	b.n	8007ef4 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007ee8:	6878      	ldr	r0, [r7, #4]
 8007eea:	f000 fa16 	bl	800831a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007eee:	6878      	ldr	r0, [r7, #4]
 8007ef0:	f000 fa27 	bl	8008342 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	2200      	movs	r2, #0
 8007ef8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	691b      	ldr	r3, [r3, #16]
 8007f00:	f003 0310 	and.w	r3, r3, #16
 8007f04:	2b10      	cmp	r3, #16
 8007f06:	d122      	bne.n	8007f4e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	68db      	ldr	r3, [r3, #12]
 8007f0e:	f003 0310 	and.w	r3, r3, #16
 8007f12:	2b10      	cmp	r3, #16
 8007f14:	d11b      	bne.n	8007f4e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	f06f 0210 	mvn.w	r2, #16
 8007f1e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	2208      	movs	r2, #8
 8007f24:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	69db      	ldr	r3, [r3, #28]
 8007f2c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d003      	beq.n	8007f3c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007f34:	6878      	ldr	r0, [r7, #4]
 8007f36:	f000 f9fa 	bl	800832e <HAL_TIM_IC_CaptureCallback>
 8007f3a:	e005      	b.n	8007f48 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007f3c:	6878      	ldr	r0, [r7, #4]
 8007f3e:	f000 f9ec 	bl	800831a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007f42:	6878      	ldr	r0, [r7, #4]
 8007f44:	f000 f9fd 	bl	8008342 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	2200      	movs	r2, #0
 8007f4c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	691b      	ldr	r3, [r3, #16]
 8007f54:	f003 0301 	and.w	r3, r3, #1
 8007f58:	2b01      	cmp	r3, #1
 8007f5a:	d10e      	bne.n	8007f7a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	68db      	ldr	r3, [r3, #12]
 8007f62:	f003 0301 	and.w	r3, r3, #1
 8007f66:	2b01      	cmp	r3, #1
 8007f68:	d107      	bne.n	8007f7a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	f06f 0201 	mvn.w	r2, #1
 8007f72:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007f74:	6878      	ldr	r0, [r7, #4]
 8007f76:	f7fa fe71 	bl	8002c5c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	691b      	ldr	r3, [r3, #16]
 8007f80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007f84:	2b80      	cmp	r3, #128	; 0x80
 8007f86:	d10e      	bne.n	8007fa6 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	68db      	ldr	r3, [r3, #12]
 8007f8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007f92:	2b80      	cmp	r3, #128	; 0x80
 8007f94:	d107      	bne.n	8007fa6 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007f9e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007fa0:	6878      	ldr	r0, [r7, #4]
 8007fa2:	f000 fd79 	bl	8008a98 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	691b      	ldr	r3, [r3, #16]
 8007fac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007fb0:	2b40      	cmp	r3, #64	; 0x40
 8007fb2:	d10e      	bne.n	8007fd2 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	68db      	ldr	r3, [r3, #12]
 8007fba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007fbe:	2b40      	cmp	r3, #64	; 0x40
 8007fc0:	d107      	bne.n	8007fd2 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007fca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007fcc:	6878      	ldr	r0, [r7, #4]
 8007fce:	f000 f9c2 	bl	8008356 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	691b      	ldr	r3, [r3, #16]
 8007fd8:	f003 0320 	and.w	r3, r3, #32
 8007fdc:	2b20      	cmp	r3, #32
 8007fde:	d10e      	bne.n	8007ffe <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	68db      	ldr	r3, [r3, #12]
 8007fe6:	f003 0320 	and.w	r3, r3, #32
 8007fea:	2b20      	cmp	r3, #32
 8007fec:	d107      	bne.n	8007ffe <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	f06f 0220 	mvn.w	r2, #32
 8007ff6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007ff8:	6878      	ldr	r0, [r7, #4]
 8007ffa:	f000 fd43 	bl	8008a84 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007ffe:	bf00      	nop
 8008000:	3708      	adds	r7, #8
 8008002:	46bd      	mov	sp, r7
 8008004:	bd80      	pop	{r7, pc}
	...

08008008 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008008:	b580      	push	{r7, lr}
 800800a:	b086      	sub	sp, #24
 800800c:	af00      	add	r7, sp, #0
 800800e:	60f8      	str	r0, [r7, #12]
 8008010:	60b9      	str	r1, [r7, #8]
 8008012:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008014:	2300      	movs	r3, #0
 8008016:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800801e:	2b01      	cmp	r3, #1
 8008020:	d101      	bne.n	8008026 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008022:	2302      	movs	r3, #2
 8008024:	e0ae      	b.n	8008184 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	2201      	movs	r2, #1
 800802a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	2b0c      	cmp	r3, #12
 8008032:	f200 809f 	bhi.w	8008174 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8008036:	a201      	add	r2, pc, #4	; (adr r2, 800803c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008038:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800803c:	08008071 	.word	0x08008071
 8008040:	08008175 	.word	0x08008175
 8008044:	08008175 	.word	0x08008175
 8008048:	08008175 	.word	0x08008175
 800804c:	080080b1 	.word	0x080080b1
 8008050:	08008175 	.word	0x08008175
 8008054:	08008175 	.word	0x08008175
 8008058:	08008175 	.word	0x08008175
 800805c:	080080f3 	.word	0x080080f3
 8008060:	08008175 	.word	0x08008175
 8008064:	08008175 	.word	0x08008175
 8008068:	08008175 	.word	0x08008175
 800806c:	08008133 	.word	0x08008133
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	68b9      	ldr	r1, [r7, #8]
 8008076:	4618      	mov	r0, r3
 8008078:	f000 fa4a 	bl	8008510 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	699a      	ldr	r2, [r3, #24]
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	f042 0208 	orr.w	r2, r2, #8
 800808a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	699a      	ldr	r2, [r3, #24]
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	f022 0204 	bic.w	r2, r2, #4
 800809a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	6999      	ldr	r1, [r3, #24]
 80080a2:	68bb      	ldr	r3, [r7, #8]
 80080a4:	691a      	ldr	r2, [r3, #16]
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	430a      	orrs	r2, r1
 80080ac:	619a      	str	r2, [r3, #24]
      break;
 80080ae:	e064      	b.n	800817a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	68b9      	ldr	r1, [r7, #8]
 80080b6:	4618      	mov	r0, r3
 80080b8:	f000 fa90 	bl	80085dc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	699a      	ldr	r2, [r3, #24]
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80080ca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	699a      	ldr	r2, [r3, #24]
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80080da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	6999      	ldr	r1, [r3, #24]
 80080e2:	68bb      	ldr	r3, [r7, #8]
 80080e4:	691b      	ldr	r3, [r3, #16]
 80080e6:	021a      	lsls	r2, r3, #8
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	430a      	orrs	r2, r1
 80080ee:	619a      	str	r2, [r3, #24]
      break;
 80080f0:	e043      	b.n	800817a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	68b9      	ldr	r1, [r7, #8]
 80080f8:	4618      	mov	r0, r3
 80080fa:	f000 fadb 	bl	80086b4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	69da      	ldr	r2, [r3, #28]
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	f042 0208 	orr.w	r2, r2, #8
 800810c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	69da      	ldr	r2, [r3, #28]
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	f022 0204 	bic.w	r2, r2, #4
 800811c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	69d9      	ldr	r1, [r3, #28]
 8008124:	68bb      	ldr	r3, [r7, #8]
 8008126:	691a      	ldr	r2, [r3, #16]
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	430a      	orrs	r2, r1
 800812e:	61da      	str	r2, [r3, #28]
      break;
 8008130:	e023      	b.n	800817a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	68b9      	ldr	r1, [r7, #8]
 8008138:	4618      	mov	r0, r3
 800813a:	f000 fb25 	bl	8008788 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	69da      	ldr	r2, [r3, #28]
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800814c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	69da      	ldr	r2, [r3, #28]
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800815c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	69d9      	ldr	r1, [r3, #28]
 8008164:	68bb      	ldr	r3, [r7, #8]
 8008166:	691b      	ldr	r3, [r3, #16]
 8008168:	021a      	lsls	r2, r3, #8
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	430a      	orrs	r2, r1
 8008170:	61da      	str	r2, [r3, #28]
      break;
 8008172:	e002      	b.n	800817a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8008174:	2301      	movs	r3, #1
 8008176:	75fb      	strb	r3, [r7, #23]
      break;
 8008178:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	2200      	movs	r2, #0
 800817e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008182:	7dfb      	ldrb	r3, [r7, #23]
}
 8008184:	4618      	mov	r0, r3
 8008186:	3718      	adds	r7, #24
 8008188:	46bd      	mov	sp, r7
 800818a:	bd80      	pop	{r7, pc}

0800818c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800818c:	b580      	push	{r7, lr}
 800818e:	b084      	sub	sp, #16
 8008190:	af00      	add	r7, sp, #0
 8008192:	6078      	str	r0, [r7, #4]
 8008194:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008196:	2300      	movs	r3, #0
 8008198:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80081a0:	2b01      	cmp	r3, #1
 80081a2:	d101      	bne.n	80081a8 <HAL_TIM_ConfigClockSource+0x1c>
 80081a4:	2302      	movs	r3, #2
 80081a6:	e0b4      	b.n	8008312 <HAL_TIM_ConfigClockSource+0x186>
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	2201      	movs	r2, #1
 80081ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	2202      	movs	r2, #2
 80081b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	689b      	ldr	r3, [r3, #8]
 80081be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80081c0:	68bb      	ldr	r3, [r7, #8]
 80081c2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80081c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80081c8:	68bb      	ldr	r3, [r7, #8]
 80081ca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80081ce:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	68ba      	ldr	r2, [r7, #8]
 80081d6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80081d8:	683b      	ldr	r3, [r7, #0]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80081e0:	d03e      	beq.n	8008260 <HAL_TIM_ConfigClockSource+0xd4>
 80081e2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80081e6:	f200 8087 	bhi.w	80082f8 <HAL_TIM_ConfigClockSource+0x16c>
 80081ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80081ee:	f000 8086 	beq.w	80082fe <HAL_TIM_ConfigClockSource+0x172>
 80081f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80081f6:	d87f      	bhi.n	80082f8 <HAL_TIM_ConfigClockSource+0x16c>
 80081f8:	2b70      	cmp	r3, #112	; 0x70
 80081fa:	d01a      	beq.n	8008232 <HAL_TIM_ConfigClockSource+0xa6>
 80081fc:	2b70      	cmp	r3, #112	; 0x70
 80081fe:	d87b      	bhi.n	80082f8 <HAL_TIM_ConfigClockSource+0x16c>
 8008200:	2b60      	cmp	r3, #96	; 0x60
 8008202:	d050      	beq.n	80082a6 <HAL_TIM_ConfigClockSource+0x11a>
 8008204:	2b60      	cmp	r3, #96	; 0x60
 8008206:	d877      	bhi.n	80082f8 <HAL_TIM_ConfigClockSource+0x16c>
 8008208:	2b50      	cmp	r3, #80	; 0x50
 800820a:	d03c      	beq.n	8008286 <HAL_TIM_ConfigClockSource+0xfa>
 800820c:	2b50      	cmp	r3, #80	; 0x50
 800820e:	d873      	bhi.n	80082f8 <HAL_TIM_ConfigClockSource+0x16c>
 8008210:	2b40      	cmp	r3, #64	; 0x40
 8008212:	d058      	beq.n	80082c6 <HAL_TIM_ConfigClockSource+0x13a>
 8008214:	2b40      	cmp	r3, #64	; 0x40
 8008216:	d86f      	bhi.n	80082f8 <HAL_TIM_ConfigClockSource+0x16c>
 8008218:	2b30      	cmp	r3, #48	; 0x30
 800821a:	d064      	beq.n	80082e6 <HAL_TIM_ConfigClockSource+0x15a>
 800821c:	2b30      	cmp	r3, #48	; 0x30
 800821e:	d86b      	bhi.n	80082f8 <HAL_TIM_ConfigClockSource+0x16c>
 8008220:	2b20      	cmp	r3, #32
 8008222:	d060      	beq.n	80082e6 <HAL_TIM_ConfigClockSource+0x15a>
 8008224:	2b20      	cmp	r3, #32
 8008226:	d867      	bhi.n	80082f8 <HAL_TIM_ConfigClockSource+0x16c>
 8008228:	2b00      	cmp	r3, #0
 800822a:	d05c      	beq.n	80082e6 <HAL_TIM_ConfigClockSource+0x15a>
 800822c:	2b10      	cmp	r3, #16
 800822e:	d05a      	beq.n	80082e6 <HAL_TIM_ConfigClockSource+0x15a>
 8008230:	e062      	b.n	80082f8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	6818      	ldr	r0, [r3, #0]
 8008236:	683b      	ldr	r3, [r7, #0]
 8008238:	6899      	ldr	r1, [r3, #8]
 800823a:	683b      	ldr	r3, [r7, #0]
 800823c:	685a      	ldr	r2, [r3, #4]
 800823e:	683b      	ldr	r3, [r7, #0]
 8008240:	68db      	ldr	r3, [r3, #12]
 8008242:	f000 fb6b 	bl	800891c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	689b      	ldr	r3, [r3, #8]
 800824c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800824e:	68bb      	ldr	r3, [r7, #8]
 8008250:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008254:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	68ba      	ldr	r2, [r7, #8]
 800825c:	609a      	str	r2, [r3, #8]
      break;
 800825e:	e04f      	b.n	8008300 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	6818      	ldr	r0, [r3, #0]
 8008264:	683b      	ldr	r3, [r7, #0]
 8008266:	6899      	ldr	r1, [r3, #8]
 8008268:	683b      	ldr	r3, [r7, #0]
 800826a:	685a      	ldr	r2, [r3, #4]
 800826c:	683b      	ldr	r3, [r7, #0]
 800826e:	68db      	ldr	r3, [r3, #12]
 8008270:	f000 fb54 	bl	800891c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	689a      	ldr	r2, [r3, #8]
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008282:	609a      	str	r2, [r3, #8]
      break;
 8008284:	e03c      	b.n	8008300 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	6818      	ldr	r0, [r3, #0]
 800828a:	683b      	ldr	r3, [r7, #0]
 800828c:	6859      	ldr	r1, [r3, #4]
 800828e:	683b      	ldr	r3, [r7, #0]
 8008290:	68db      	ldr	r3, [r3, #12]
 8008292:	461a      	mov	r2, r3
 8008294:	f000 fac8 	bl	8008828 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	2150      	movs	r1, #80	; 0x50
 800829e:	4618      	mov	r0, r3
 80082a0:	f000 fb21 	bl	80088e6 <TIM_ITRx_SetConfig>
      break;
 80082a4:	e02c      	b.n	8008300 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	6818      	ldr	r0, [r3, #0]
 80082aa:	683b      	ldr	r3, [r7, #0]
 80082ac:	6859      	ldr	r1, [r3, #4]
 80082ae:	683b      	ldr	r3, [r7, #0]
 80082b0:	68db      	ldr	r3, [r3, #12]
 80082b2:	461a      	mov	r2, r3
 80082b4:	f000 fae7 	bl	8008886 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	2160      	movs	r1, #96	; 0x60
 80082be:	4618      	mov	r0, r3
 80082c0:	f000 fb11 	bl	80088e6 <TIM_ITRx_SetConfig>
      break;
 80082c4:	e01c      	b.n	8008300 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	6818      	ldr	r0, [r3, #0]
 80082ca:	683b      	ldr	r3, [r7, #0]
 80082cc:	6859      	ldr	r1, [r3, #4]
 80082ce:	683b      	ldr	r3, [r7, #0]
 80082d0:	68db      	ldr	r3, [r3, #12]
 80082d2:	461a      	mov	r2, r3
 80082d4:	f000 faa8 	bl	8008828 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	2140      	movs	r1, #64	; 0x40
 80082de:	4618      	mov	r0, r3
 80082e0:	f000 fb01 	bl	80088e6 <TIM_ITRx_SetConfig>
      break;
 80082e4:	e00c      	b.n	8008300 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	681a      	ldr	r2, [r3, #0]
 80082ea:	683b      	ldr	r3, [r7, #0]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	4619      	mov	r1, r3
 80082f0:	4610      	mov	r0, r2
 80082f2:	f000 faf8 	bl	80088e6 <TIM_ITRx_SetConfig>
      break;
 80082f6:	e003      	b.n	8008300 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80082f8:	2301      	movs	r3, #1
 80082fa:	73fb      	strb	r3, [r7, #15]
      break;
 80082fc:	e000      	b.n	8008300 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80082fe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	2201      	movs	r2, #1
 8008304:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	2200      	movs	r2, #0
 800830c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008310:	7bfb      	ldrb	r3, [r7, #15]
}
 8008312:	4618      	mov	r0, r3
 8008314:	3710      	adds	r7, #16
 8008316:	46bd      	mov	sp, r7
 8008318:	bd80      	pop	{r7, pc}

0800831a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800831a:	b480      	push	{r7}
 800831c:	b083      	sub	sp, #12
 800831e:	af00      	add	r7, sp, #0
 8008320:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008322:	bf00      	nop
 8008324:	370c      	adds	r7, #12
 8008326:	46bd      	mov	sp, r7
 8008328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800832c:	4770      	bx	lr

0800832e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800832e:	b480      	push	{r7}
 8008330:	b083      	sub	sp, #12
 8008332:	af00      	add	r7, sp, #0
 8008334:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008336:	bf00      	nop
 8008338:	370c      	adds	r7, #12
 800833a:	46bd      	mov	sp, r7
 800833c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008340:	4770      	bx	lr

08008342 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008342:	b480      	push	{r7}
 8008344:	b083      	sub	sp, #12
 8008346:	af00      	add	r7, sp, #0
 8008348:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800834a:	bf00      	nop
 800834c:	370c      	adds	r7, #12
 800834e:	46bd      	mov	sp, r7
 8008350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008354:	4770      	bx	lr

08008356 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008356:	b480      	push	{r7}
 8008358:	b083      	sub	sp, #12
 800835a:	af00      	add	r7, sp, #0
 800835c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800835e:	bf00      	nop
 8008360:	370c      	adds	r7, #12
 8008362:	46bd      	mov	sp, r7
 8008364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008368:	4770      	bx	lr

0800836a <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800836a:	b480      	push	{r7}
 800836c:	b083      	sub	sp, #12
 800836e:	af00      	add	r7, sp, #0
 8008370:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8008372:	bf00      	nop
 8008374:	370c      	adds	r7, #12
 8008376:	46bd      	mov	sp, r7
 8008378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800837c:	4770      	bx	lr

0800837e <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 800837e:	b580      	push	{r7, lr}
 8008380:	b084      	sub	sp, #16
 8008382:	af00      	add	r7, sp, #0
 8008384:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800838a:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008390:	687a      	ldr	r2, [r7, #4]
 8008392:	429a      	cmp	r2, r3
 8008394:	d107      	bne.n	80083a6 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	2201      	movs	r2, #1
 800839a:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	2201      	movs	r2, #1
 80083a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80083a4:	e02a      	b.n	80083fc <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083aa:	687a      	ldr	r2, [r7, #4]
 80083ac:	429a      	cmp	r2, r3
 80083ae:	d107      	bne.n	80083c0 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	2202      	movs	r2, #2
 80083b4:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	2201      	movs	r2, #1
 80083ba:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80083be:	e01d      	b.n	80083fc <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083c4:	687a      	ldr	r2, [r7, #4]
 80083c6:	429a      	cmp	r2, r3
 80083c8:	d107      	bne.n	80083da <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	2204      	movs	r2, #4
 80083ce:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	2201      	movs	r2, #1
 80083d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80083d8:	e010      	b.n	80083fc <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80083de:	687a      	ldr	r2, [r7, #4]
 80083e0:	429a      	cmp	r2, r3
 80083e2:	d107      	bne.n	80083f4 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	2208      	movs	r2, #8
 80083e8:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	2201      	movs	r2, #1
 80083ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80083f2:	e003      	b.n	80083fc <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	2201      	movs	r2, #1
 80083f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 80083fc:	68f8      	ldr	r0, [r7, #12]
 80083fe:	f7ff ffb4 	bl	800836a <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	2200      	movs	r2, #0
 8008406:	771a      	strb	r2, [r3, #28]
}
 8008408:	bf00      	nop
 800840a:	3710      	adds	r7, #16
 800840c:	46bd      	mov	sp, r7
 800840e:	bd80      	pop	{r7, pc}

08008410 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008410:	b480      	push	{r7}
 8008412:	b085      	sub	sp, #20
 8008414:	af00      	add	r7, sp, #0
 8008416:	6078      	str	r0, [r7, #4]
 8008418:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	4a34      	ldr	r2, [pc, #208]	; (80084f4 <TIM_Base_SetConfig+0xe4>)
 8008424:	4293      	cmp	r3, r2
 8008426:	d00f      	beq.n	8008448 <TIM_Base_SetConfig+0x38>
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800842e:	d00b      	beq.n	8008448 <TIM_Base_SetConfig+0x38>
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	4a31      	ldr	r2, [pc, #196]	; (80084f8 <TIM_Base_SetConfig+0xe8>)
 8008434:	4293      	cmp	r3, r2
 8008436:	d007      	beq.n	8008448 <TIM_Base_SetConfig+0x38>
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	4a30      	ldr	r2, [pc, #192]	; (80084fc <TIM_Base_SetConfig+0xec>)
 800843c:	4293      	cmp	r3, r2
 800843e:	d003      	beq.n	8008448 <TIM_Base_SetConfig+0x38>
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	4a2f      	ldr	r2, [pc, #188]	; (8008500 <TIM_Base_SetConfig+0xf0>)
 8008444:	4293      	cmp	r3, r2
 8008446:	d108      	bne.n	800845a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800844e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008450:	683b      	ldr	r3, [r7, #0]
 8008452:	685b      	ldr	r3, [r3, #4]
 8008454:	68fa      	ldr	r2, [r7, #12]
 8008456:	4313      	orrs	r3, r2
 8008458:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	4a25      	ldr	r2, [pc, #148]	; (80084f4 <TIM_Base_SetConfig+0xe4>)
 800845e:	4293      	cmp	r3, r2
 8008460:	d01b      	beq.n	800849a <TIM_Base_SetConfig+0x8a>
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008468:	d017      	beq.n	800849a <TIM_Base_SetConfig+0x8a>
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	4a22      	ldr	r2, [pc, #136]	; (80084f8 <TIM_Base_SetConfig+0xe8>)
 800846e:	4293      	cmp	r3, r2
 8008470:	d013      	beq.n	800849a <TIM_Base_SetConfig+0x8a>
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	4a21      	ldr	r2, [pc, #132]	; (80084fc <TIM_Base_SetConfig+0xec>)
 8008476:	4293      	cmp	r3, r2
 8008478:	d00f      	beq.n	800849a <TIM_Base_SetConfig+0x8a>
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	4a20      	ldr	r2, [pc, #128]	; (8008500 <TIM_Base_SetConfig+0xf0>)
 800847e:	4293      	cmp	r3, r2
 8008480:	d00b      	beq.n	800849a <TIM_Base_SetConfig+0x8a>
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	4a1f      	ldr	r2, [pc, #124]	; (8008504 <TIM_Base_SetConfig+0xf4>)
 8008486:	4293      	cmp	r3, r2
 8008488:	d007      	beq.n	800849a <TIM_Base_SetConfig+0x8a>
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	4a1e      	ldr	r2, [pc, #120]	; (8008508 <TIM_Base_SetConfig+0xf8>)
 800848e:	4293      	cmp	r3, r2
 8008490:	d003      	beq.n	800849a <TIM_Base_SetConfig+0x8a>
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	4a1d      	ldr	r2, [pc, #116]	; (800850c <TIM_Base_SetConfig+0xfc>)
 8008496:	4293      	cmp	r3, r2
 8008498:	d108      	bne.n	80084ac <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80084a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80084a2:	683b      	ldr	r3, [r7, #0]
 80084a4:	68db      	ldr	r3, [r3, #12]
 80084a6:	68fa      	ldr	r2, [r7, #12]
 80084a8:	4313      	orrs	r3, r2
 80084aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80084b2:	683b      	ldr	r3, [r7, #0]
 80084b4:	695b      	ldr	r3, [r3, #20]
 80084b6:	4313      	orrs	r3, r2
 80084b8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	68fa      	ldr	r2, [r7, #12]
 80084be:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80084c0:	683b      	ldr	r3, [r7, #0]
 80084c2:	689a      	ldr	r2, [r3, #8]
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80084c8:	683b      	ldr	r3, [r7, #0]
 80084ca:	681a      	ldr	r2, [r3, #0]
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	4a08      	ldr	r2, [pc, #32]	; (80084f4 <TIM_Base_SetConfig+0xe4>)
 80084d4:	4293      	cmp	r3, r2
 80084d6:	d103      	bne.n	80084e0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80084d8:	683b      	ldr	r3, [r7, #0]
 80084da:	691a      	ldr	r2, [r3, #16]
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	2201      	movs	r2, #1
 80084e4:	615a      	str	r2, [r3, #20]
}
 80084e6:	bf00      	nop
 80084e8:	3714      	adds	r7, #20
 80084ea:	46bd      	mov	sp, r7
 80084ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f0:	4770      	bx	lr
 80084f2:	bf00      	nop
 80084f4:	40010000 	.word	0x40010000
 80084f8:	40000400 	.word	0x40000400
 80084fc:	40000800 	.word	0x40000800
 8008500:	40000c00 	.word	0x40000c00
 8008504:	40014000 	.word	0x40014000
 8008508:	40014400 	.word	0x40014400
 800850c:	40014800 	.word	0x40014800

08008510 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008510:	b480      	push	{r7}
 8008512:	b087      	sub	sp, #28
 8008514:	af00      	add	r7, sp, #0
 8008516:	6078      	str	r0, [r7, #4]
 8008518:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	6a1b      	ldr	r3, [r3, #32]
 800851e:	f023 0201 	bic.w	r2, r3, #1
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	6a1b      	ldr	r3, [r3, #32]
 800852a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	685b      	ldr	r3, [r3, #4]
 8008530:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	699b      	ldr	r3, [r3, #24]
 8008536:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800853e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	f023 0303 	bic.w	r3, r3, #3
 8008546:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008548:	683b      	ldr	r3, [r7, #0]
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	68fa      	ldr	r2, [r7, #12]
 800854e:	4313      	orrs	r3, r2
 8008550:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008552:	697b      	ldr	r3, [r7, #20]
 8008554:	f023 0302 	bic.w	r3, r3, #2
 8008558:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800855a:	683b      	ldr	r3, [r7, #0]
 800855c:	689b      	ldr	r3, [r3, #8]
 800855e:	697a      	ldr	r2, [r7, #20]
 8008560:	4313      	orrs	r3, r2
 8008562:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	4a1c      	ldr	r2, [pc, #112]	; (80085d8 <TIM_OC1_SetConfig+0xc8>)
 8008568:	4293      	cmp	r3, r2
 800856a:	d10c      	bne.n	8008586 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800856c:	697b      	ldr	r3, [r7, #20]
 800856e:	f023 0308 	bic.w	r3, r3, #8
 8008572:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008574:	683b      	ldr	r3, [r7, #0]
 8008576:	68db      	ldr	r3, [r3, #12]
 8008578:	697a      	ldr	r2, [r7, #20]
 800857a:	4313      	orrs	r3, r2
 800857c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800857e:	697b      	ldr	r3, [r7, #20]
 8008580:	f023 0304 	bic.w	r3, r3, #4
 8008584:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	4a13      	ldr	r2, [pc, #76]	; (80085d8 <TIM_OC1_SetConfig+0xc8>)
 800858a:	4293      	cmp	r3, r2
 800858c:	d111      	bne.n	80085b2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800858e:	693b      	ldr	r3, [r7, #16]
 8008590:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008594:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008596:	693b      	ldr	r3, [r7, #16]
 8008598:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800859c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800859e:	683b      	ldr	r3, [r7, #0]
 80085a0:	695b      	ldr	r3, [r3, #20]
 80085a2:	693a      	ldr	r2, [r7, #16]
 80085a4:	4313      	orrs	r3, r2
 80085a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80085a8:	683b      	ldr	r3, [r7, #0]
 80085aa:	699b      	ldr	r3, [r3, #24]
 80085ac:	693a      	ldr	r2, [r7, #16]
 80085ae:	4313      	orrs	r3, r2
 80085b0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	693a      	ldr	r2, [r7, #16]
 80085b6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	68fa      	ldr	r2, [r7, #12]
 80085bc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80085be:	683b      	ldr	r3, [r7, #0]
 80085c0:	685a      	ldr	r2, [r3, #4]
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	697a      	ldr	r2, [r7, #20]
 80085ca:	621a      	str	r2, [r3, #32]
}
 80085cc:	bf00      	nop
 80085ce:	371c      	adds	r7, #28
 80085d0:	46bd      	mov	sp, r7
 80085d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085d6:	4770      	bx	lr
 80085d8:	40010000 	.word	0x40010000

080085dc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80085dc:	b480      	push	{r7}
 80085de:	b087      	sub	sp, #28
 80085e0:	af00      	add	r7, sp, #0
 80085e2:	6078      	str	r0, [r7, #4]
 80085e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	6a1b      	ldr	r3, [r3, #32]
 80085ea:	f023 0210 	bic.w	r2, r3, #16
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	6a1b      	ldr	r3, [r3, #32]
 80085f6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	685b      	ldr	r3, [r3, #4]
 80085fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	699b      	ldr	r3, [r3, #24]
 8008602:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800860a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008612:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008614:	683b      	ldr	r3, [r7, #0]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	021b      	lsls	r3, r3, #8
 800861a:	68fa      	ldr	r2, [r7, #12]
 800861c:	4313      	orrs	r3, r2
 800861e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008620:	697b      	ldr	r3, [r7, #20]
 8008622:	f023 0320 	bic.w	r3, r3, #32
 8008626:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008628:	683b      	ldr	r3, [r7, #0]
 800862a:	689b      	ldr	r3, [r3, #8]
 800862c:	011b      	lsls	r3, r3, #4
 800862e:	697a      	ldr	r2, [r7, #20]
 8008630:	4313      	orrs	r3, r2
 8008632:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	4a1e      	ldr	r2, [pc, #120]	; (80086b0 <TIM_OC2_SetConfig+0xd4>)
 8008638:	4293      	cmp	r3, r2
 800863a:	d10d      	bne.n	8008658 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800863c:	697b      	ldr	r3, [r7, #20]
 800863e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008642:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008644:	683b      	ldr	r3, [r7, #0]
 8008646:	68db      	ldr	r3, [r3, #12]
 8008648:	011b      	lsls	r3, r3, #4
 800864a:	697a      	ldr	r2, [r7, #20]
 800864c:	4313      	orrs	r3, r2
 800864e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008650:	697b      	ldr	r3, [r7, #20]
 8008652:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008656:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	4a15      	ldr	r2, [pc, #84]	; (80086b0 <TIM_OC2_SetConfig+0xd4>)
 800865c:	4293      	cmp	r3, r2
 800865e:	d113      	bne.n	8008688 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008660:	693b      	ldr	r3, [r7, #16]
 8008662:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008666:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008668:	693b      	ldr	r3, [r7, #16]
 800866a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800866e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008670:	683b      	ldr	r3, [r7, #0]
 8008672:	695b      	ldr	r3, [r3, #20]
 8008674:	009b      	lsls	r3, r3, #2
 8008676:	693a      	ldr	r2, [r7, #16]
 8008678:	4313      	orrs	r3, r2
 800867a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800867c:	683b      	ldr	r3, [r7, #0]
 800867e:	699b      	ldr	r3, [r3, #24]
 8008680:	009b      	lsls	r3, r3, #2
 8008682:	693a      	ldr	r2, [r7, #16]
 8008684:	4313      	orrs	r3, r2
 8008686:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	693a      	ldr	r2, [r7, #16]
 800868c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	68fa      	ldr	r2, [r7, #12]
 8008692:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008694:	683b      	ldr	r3, [r7, #0]
 8008696:	685a      	ldr	r2, [r3, #4]
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	697a      	ldr	r2, [r7, #20]
 80086a0:	621a      	str	r2, [r3, #32]
}
 80086a2:	bf00      	nop
 80086a4:	371c      	adds	r7, #28
 80086a6:	46bd      	mov	sp, r7
 80086a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ac:	4770      	bx	lr
 80086ae:	bf00      	nop
 80086b0:	40010000 	.word	0x40010000

080086b4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80086b4:	b480      	push	{r7}
 80086b6:	b087      	sub	sp, #28
 80086b8:	af00      	add	r7, sp, #0
 80086ba:	6078      	str	r0, [r7, #4]
 80086bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	6a1b      	ldr	r3, [r3, #32]
 80086c2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	6a1b      	ldr	r3, [r3, #32]
 80086ce:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	685b      	ldr	r3, [r3, #4]
 80086d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	69db      	ldr	r3, [r3, #28]
 80086da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80086e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	f023 0303 	bic.w	r3, r3, #3
 80086ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80086ec:	683b      	ldr	r3, [r7, #0]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	68fa      	ldr	r2, [r7, #12]
 80086f2:	4313      	orrs	r3, r2
 80086f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80086f6:	697b      	ldr	r3, [r7, #20]
 80086f8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80086fc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80086fe:	683b      	ldr	r3, [r7, #0]
 8008700:	689b      	ldr	r3, [r3, #8]
 8008702:	021b      	lsls	r3, r3, #8
 8008704:	697a      	ldr	r2, [r7, #20]
 8008706:	4313      	orrs	r3, r2
 8008708:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	4a1d      	ldr	r2, [pc, #116]	; (8008784 <TIM_OC3_SetConfig+0xd0>)
 800870e:	4293      	cmp	r3, r2
 8008710:	d10d      	bne.n	800872e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008712:	697b      	ldr	r3, [r7, #20]
 8008714:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008718:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800871a:	683b      	ldr	r3, [r7, #0]
 800871c:	68db      	ldr	r3, [r3, #12]
 800871e:	021b      	lsls	r3, r3, #8
 8008720:	697a      	ldr	r2, [r7, #20]
 8008722:	4313      	orrs	r3, r2
 8008724:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008726:	697b      	ldr	r3, [r7, #20]
 8008728:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800872c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	4a14      	ldr	r2, [pc, #80]	; (8008784 <TIM_OC3_SetConfig+0xd0>)
 8008732:	4293      	cmp	r3, r2
 8008734:	d113      	bne.n	800875e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008736:	693b      	ldr	r3, [r7, #16]
 8008738:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800873c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800873e:	693b      	ldr	r3, [r7, #16]
 8008740:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008744:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008746:	683b      	ldr	r3, [r7, #0]
 8008748:	695b      	ldr	r3, [r3, #20]
 800874a:	011b      	lsls	r3, r3, #4
 800874c:	693a      	ldr	r2, [r7, #16]
 800874e:	4313      	orrs	r3, r2
 8008750:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008752:	683b      	ldr	r3, [r7, #0]
 8008754:	699b      	ldr	r3, [r3, #24]
 8008756:	011b      	lsls	r3, r3, #4
 8008758:	693a      	ldr	r2, [r7, #16]
 800875a:	4313      	orrs	r3, r2
 800875c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	693a      	ldr	r2, [r7, #16]
 8008762:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	68fa      	ldr	r2, [r7, #12]
 8008768:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800876a:	683b      	ldr	r3, [r7, #0]
 800876c:	685a      	ldr	r2, [r3, #4]
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	697a      	ldr	r2, [r7, #20]
 8008776:	621a      	str	r2, [r3, #32]
}
 8008778:	bf00      	nop
 800877a:	371c      	adds	r7, #28
 800877c:	46bd      	mov	sp, r7
 800877e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008782:	4770      	bx	lr
 8008784:	40010000 	.word	0x40010000

08008788 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008788:	b480      	push	{r7}
 800878a:	b087      	sub	sp, #28
 800878c:	af00      	add	r7, sp, #0
 800878e:	6078      	str	r0, [r7, #4]
 8008790:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	6a1b      	ldr	r3, [r3, #32]
 8008796:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	6a1b      	ldr	r3, [r3, #32]
 80087a2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	685b      	ldr	r3, [r3, #4]
 80087a8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	69db      	ldr	r3, [r3, #28]
 80087ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80087b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80087be:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80087c0:	683b      	ldr	r3, [r7, #0]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	021b      	lsls	r3, r3, #8
 80087c6:	68fa      	ldr	r2, [r7, #12]
 80087c8:	4313      	orrs	r3, r2
 80087ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80087cc:	693b      	ldr	r3, [r7, #16]
 80087ce:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80087d2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80087d4:	683b      	ldr	r3, [r7, #0]
 80087d6:	689b      	ldr	r3, [r3, #8]
 80087d8:	031b      	lsls	r3, r3, #12
 80087da:	693a      	ldr	r2, [r7, #16]
 80087dc:	4313      	orrs	r3, r2
 80087de:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	4a10      	ldr	r2, [pc, #64]	; (8008824 <TIM_OC4_SetConfig+0x9c>)
 80087e4:	4293      	cmp	r3, r2
 80087e6:	d109      	bne.n	80087fc <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80087e8:	697b      	ldr	r3, [r7, #20]
 80087ea:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80087ee:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80087f0:	683b      	ldr	r3, [r7, #0]
 80087f2:	695b      	ldr	r3, [r3, #20]
 80087f4:	019b      	lsls	r3, r3, #6
 80087f6:	697a      	ldr	r2, [r7, #20]
 80087f8:	4313      	orrs	r3, r2
 80087fa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	697a      	ldr	r2, [r7, #20]
 8008800:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	68fa      	ldr	r2, [r7, #12]
 8008806:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008808:	683b      	ldr	r3, [r7, #0]
 800880a:	685a      	ldr	r2, [r3, #4]
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	693a      	ldr	r2, [r7, #16]
 8008814:	621a      	str	r2, [r3, #32]
}
 8008816:	bf00      	nop
 8008818:	371c      	adds	r7, #28
 800881a:	46bd      	mov	sp, r7
 800881c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008820:	4770      	bx	lr
 8008822:	bf00      	nop
 8008824:	40010000 	.word	0x40010000

08008828 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008828:	b480      	push	{r7}
 800882a:	b087      	sub	sp, #28
 800882c:	af00      	add	r7, sp, #0
 800882e:	60f8      	str	r0, [r7, #12]
 8008830:	60b9      	str	r1, [r7, #8]
 8008832:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	6a1b      	ldr	r3, [r3, #32]
 8008838:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	6a1b      	ldr	r3, [r3, #32]
 800883e:	f023 0201 	bic.w	r2, r3, #1
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	699b      	ldr	r3, [r3, #24]
 800884a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800884c:	693b      	ldr	r3, [r7, #16]
 800884e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008852:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	011b      	lsls	r3, r3, #4
 8008858:	693a      	ldr	r2, [r7, #16]
 800885a:	4313      	orrs	r3, r2
 800885c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800885e:	697b      	ldr	r3, [r7, #20]
 8008860:	f023 030a 	bic.w	r3, r3, #10
 8008864:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008866:	697a      	ldr	r2, [r7, #20]
 8008868:	68bb      	ldr	r3, [r7, #8]
 800886a:	4313      	orrs	r3, r2
 800886c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	693a      	ldr	r2, [r7, #16]
 8008872:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	697a      	ldr	r2, [r7, #20]
 8008878:	621a      	str	r2, [r3, #32]
}
 800887a:	bf00      	nop
 800887c:	371c      	adds	r7, #28
 800887e:	46bd      	mov	sp, r7
 8008880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008884:	4770      	bx	lr

08008886 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008886:	b480      	push	{r7}
 8008888:	b087      	sub	sp, #28
 800888a:	af00      	add	r7, sp, #0
 800888c:	60f8      	str	r0, [r7, #12]
 800888e:	60b9      	str	r1, [r7, #8]
 8008890:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	6a1b      	ldr	r3, [r3, #32]
 8008896:	f023 0210 	bic.w	r2, r3, #16
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	699b      	ldr	r3, [r3, #24]
 80088a2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	6a1b      	ldr	r3, [r3, #32]
 80088a8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80088aa:	697b      	ldr	r3, [r7, #20]
 80088ac:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80088b0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	031b      	lsls	r3, r3, #12
 80088b6:	697a      	ldr	r2, [r7, #20]
 80088b8:	4313      	orrs	r3, r2
 80088ba:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80088bc:	693b      	ldr	r3, [r7, #16]
 80088be:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80088c2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80088c4:	68bb      	ldr	r3, [r7, #8]
 80088c6:	011b      	lsls	r3, r3, #4
 80088c8:	693a      	ldr	r2, [r7, #16]
 80088ca:	4313      	orrs	r3, r2
 80088cc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	697a      	ldr	r2, [r7, #20]
 80088d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	693a      	ldr	r2, [r7, #16]
 80088d8:	621a      	str	r2, [r3, #32]
}
 80088da:	bf00      	nop
 80088dc:	371c      	adds	r7, #28
 80088de:	46bd      	mov	sp, r7
 80088e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088e4:	4770      	bx	lr

080088e6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80088e6:	b480      	push	{r7}
 80088e8:	b085      	sub	sp, #20
 80088ea:	af00      	add	r7, sp, #0
 80088ec:	6078      	str	r0, [r7, #4]
 80088ee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	689b      	ldr	r3, [r3, #8]
 80088f4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80088fc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80088fe:	683a      	ldr	r2, [r7, #0]
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	4313      	orrs	r3, r2
 8008904:	f043 0307 	orr.w	r3, r3, #7
 8008908:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	68fa      	ldr	r2, [r7, #12]
 800890e:	609a      	str	r2, [r3, #8]
}
 8008910:	bf00      	nop
 8008912:	3714      	adds	r7, #20
 8008914:	46bd      	mov	sp, r7
 8008916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800891a:	4770      	bx	lr

0800891c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800891c:	b480      	push	{r7}
 800891e:	b087      	sub	sp, #28
 8008920:	af00      	add	r7, sp, #0
 8008922:	60f8      	str	r0, [r7, #12]
 8008924:	60b9      	str	r1, [r7, #8]
 8008926:	607a      	str	r2, [r7, #4]
 8008928:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	689b      	ldr	r3, [r3, #8]
 800892e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008930:	697b      	ldr	r3, [r7, #20]
 8008932:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008936:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008938:	683b      	ldr	r3, [r7, #0]
 800893a:	021a      	lsls	r2, r3, #8
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	431a      	orrs	r2, r3
 8008940:	68bb      	ldr	r3, [r7, #8]
 8008942:	4313      	orrs	r3, r2
 8008944:	697a      	ldr	r2, [r7, #20]
 8008946:	4313      	orrs	r3, r2
 8008948:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	697a      	ldr	r2, [r7, #20]
 800894e:	609a      	str	r2, [r3, #8]
}
 8008950:	bf00      	nop
 8008952:	371c      	adds	r7, #28
 8008954:	46bd      	mov	sp, r7
 8008956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800895a:	4770      	bx	lr

0800895c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800895c:	b480      	push	{r7}
 800895e:	b087      	sub	sp, #28
 8008960:	af00      	add	r7, sp, #0
 8008962:	60f8      	str	r0, [r7, #12]
 8008964:	60b9      	str	r1, [r7, #8]
 8008966:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008968:	68bb      	ldr	r3, [r7, #8]
 800896a:	f003 031f 	and.w	r3, r3, #31
 800896e:	2201      	movs	r2, #1
 8008970:	fa02 f303 	lsl.w	r3, r2, r3
 8008974:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	6a1a      	ldr	r2, [r3, #32]
 800897a:	697b      	ldr	r3, [r7, #20]
 800897c:	43db      	mvns	r3, r3
 800897e:	401a      	ands	r2, r3
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	6a1a      	ldr	r2, [r3, #32]
 8008988:	68bb      	ldr	r3, [r7, #8]
 800898a:	f003 031f 	and.w	r3, r3, #31
 800898e:	6879      	ldr	r1, [r7, #4]
 8008990:	fa01 f303 	lsl.w	r3, r1, r3
 8008994:	431a      	orrs	r2, r3
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	621a      	str	r2, [r3, #32]
}
 800899a:	bf00      	nop
 800899c:	371c      	adds	r7, #28
 800899e:	46bd      	mov	sp, r7
 80089a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089a4:	4770      	bx	lr
	...

080089a8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80089a8:	b480      	push	{r7}
 80089aa:	b085      	sub	sp, #20
 80089ac:	af00      	add	r7, sp, #0
 80089ae:	6078      	str	r0, [r7, #4]
 80089b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80089b8:	2b01      	cmp	r3, #1
 80089ba:	d101      	bne.n	80089c0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80089bc:	2302      	movs	r3, #2
 80089be:	e050      	b.n	8008a62 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	2201      	movs	r2, #1
 80089c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	2202      	movs	r2, #2
 80089cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	685b      	ldr	r3, [r3, #4]
 80089d6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	689b      	ldr	r3, [r3, #8]
 80089de:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80089e6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80089e8:	683b      	ldr	r3, [r7, #0]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	68fa      	ldr	r2, [r7, #12]
 80089ee:	4313      	orrs	r3, r2
 80089f0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	68fa      	ldr	r2, [r7, #12]
 80089f8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	4a1c      	ldr	r2, [pc, #112]	; (8008a70 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8008a00:	4293      	cmp	r3, r2
 8008a02:	d018      	beq.n	8008a36 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008a0c:	d013      	beq.n	8008a36 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	4a18      	ldr	r2, [pc, #96]	; (8008a74 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8008a14:	4293      	cmp	r3, r2
 8008a16:	d00e      	beq.n	8008a36 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	4a16      	ldr	r2, [pc, #88]	; (8008a78 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8008a1e:	4293      	cmp	r3, r2
 8008a20:	d009      	beq.n	8008a36 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	4a15      	ldr	r2, [pc, #84]	; (8008a7c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8008a28:	4293      	cmp	r3, r2
 8008a2a:	d004      	beq.n	8008a36 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	4a13      	ldr	r2, [pc, #76]	; (8008a80 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8008a32:	4293      	cmp	r3, r2
 8008a34:	d10c      	bne.n	8008a50 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008a36:	68bb      	ldr	r3, [r7, #8]
 8008a38:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008a3c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008a3e:	683b      	ldr	r3, [r7, #0]
 8008a40:	685b      	ldr	r3, [r3, #4]
 8008a42:	68ba      	ldr	r2, [r7, #8]
 8008a44:	4313      	orrs	r3, r2
 8008a46:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	68ba      	ldr	r2, [r7, #8]
 8008a4e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	2201      	movs	r2, #1
 8008a54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	2200      	movs	r2, #0
 8008a5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008a60:	2300      	movs	r3, #0
}
 8008a62:	4618      	mov	r0, r3
 8008a64:	3714      	adds	r7, #20
 8008a66:	46bd      	mov	sp, r7
 8008a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a6c:	4770      	bx	lr
 8008a6e:	bf00      	nop
 8008a70:	40010000 	.word	0x40010000
 8008a74:	40000400 	.word	0x40000400
 8008a78:	40000800 	.word	0x40000800
 8008a7c:	40000c00 	.word	0x40000c00
 8008a80:	40014000 	.word	0x40014000

08008a84 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008a84:	b480      	push	{r7}
 8008a86:	b083      	sub	sp, #12
 8008a88:	af00      	add	r7, sp, #0
 8008a8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008a8c:	bf00      	nop
 8008a8e:	370c      	adds	r7, #12
 8008a90:	46bd      	mov	sp, r7
 8008a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a96:	4770      	bx	lr

08008a98 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008a98:	b480      	push	{r7}
 8008a9a:	b083      	sub	sp, #12
 8008a9c:	af00      	add	r7, sp, #0
 8008a9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008aa0:	bf00      	nop
 8008aa2:	370c      	adds	r7, #12
 8008aa4:	46bd      	mov	sp, r7
 8008aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aaa:	4770      	bx	lr

08008aac <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008aac:	b084      	sub	sp, #16
 8008aae:	b580      	push	{r7, lr}
 8008ab0:	b084      	sub	sp, #16
 8008ab2:	af00      	add	r7, sp, #0
 8008ab4:	6078      	str	r0, [r7, #4]
 8008ab6:	f107 001c 	add.w	r0, r7, #28
 8008aba:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008abe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ac0:	2b01      	cmp	r3, #1
 8008ac2:	d122      	bne.n	8008b0a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ac8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	68db      	ldr	r3, [r3, #12]
 8008ad4:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8008ad8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008adc:	687a      	ldr	r2, [r7, #4]
 8008ade:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	68db      	ldr	r3, [r3, #12]
 8008ae4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8008aec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008aee:	2b01      	cmp	r3, #1
 8008af0:	d105      	bne.n	8008afe <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	68db      	ldr	r3, [r3, #12]
 8008af6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008afe:	6878      	ldr	r0, [r7, #4]
 8008b00:	f001 fbee 	bl	800a2e0 <USB_CoreReset>
 8008b04:	4603      	mov	r3, r0
 8008b06:	73fb      	strb	r3, [r7, #15]
 8008b08:	e01a      	b.n	8008b40 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	68db      	ldr	r3, [r3, #12]
 8008b0e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008b16:	6878      	ldr	r0, [r7, #4]
 8008b18:	f001 fbe2 	bl	800a2e0 <USB_CoreReset>
 8008b1c:	4603      	mov	r3, r0
 8008b1e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8008b20:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d106      	bne.n	8008b34 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b2a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	639a      	str	r2, [r3, #56]	; 0x38
 8008b32:	e005      	b.n	8008b40 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b38:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8008b40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b42:	2b01      	cmp	r3, #1
 8008b44:	d10b      	bne.n	8008b5e <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	689b      	ldr	r3, [r3, #8]
 8008b4a:	f043 0206 	orr.w	r2, r3, #6
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	689b      	ldr	r3, [r3, #8]
 8008b56:	f043 0220 	orr.w	r2, r3, #32
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8008b5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b60:	4618      	mov	r0, r3
 8008b62:	3710      	adds	r7, #16
 8008b64:	46bd      	mov	sp, r7
 8008b66:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008b6a:	b004      	add	sp, #16
 8008b6c:	4770      	bx	lr
	...

08008b70 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8008b70:	b480      	push	{r7}
 8008b72:	b087      	sub	sp, #28
 8008b74:	af00      	add	r7, sp, #0
 8008b76:	60f8      	str	r0, [r7, #12]
 8008b78:	60b9      	str	r1, [r7, #8]
 8008b7a:	4613      	mov	r3, r2
 8008b7c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8008b7e:	79fb      	ldrb	r3, [r7, #7]
 8008b80:	2b02      	cmp	r3, #2
 8008b82:	d165      	bne.n	8008c50 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8008b84:	68bb      	ldr	r3, [r7, #8]
 8008b86:	4a41      	ldr	r2, [pc, #260]	; (8008c8c <USB_SetTurnaroundTime+0x11c>)
 8008b88:	4293      	cmp	r3, r2
 8008b8a:	d906      	bls.n	8008b9a <USB_SetTurnaroundTime+0x2a>
 8008b8c:	68bb      	ldr	r3, [r7, #8]
 8008b8e:	4a40      	ldr	r2, [pc, #256]	; (8008c90 <USB_SetTurnaroundTime+0x120>)
 8008b90:	4293      	cmp	r3, r2
 8008b92:	d202      	bcs.n	8008b9a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8008b94:	230f      	movs	r3, #15
 8008b96:	617b      	str	r3, [r7, #20]
 8008b98:	e062      	b.n	8008c60 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8008b9a:	68bb      	ldr	r3, [r7, #8]
 8008b9c:	4a3c      	ldr	r2, [pc, #240]	; (8008c90 <USB_SetTurnaroundTime+0x120>)
 8008b9e:	4293      	cmp	r3, r2
 8008ba0:	d306      	bcc.n	8008bb0 <USB_SetTurnaroundTime+0x40>
 8008ba2:	68bb      	ldr	r3, [r7, #8]
 8008ba4:	4a3b      	ldr	r2, [pc, #236]	; (8008c94 <USB_SetTurnaroundTime+0x124>)
 8008ba6:	4293      	cmp	r3, r2
 8008ba8:	d202      	bcs.n	8008bb0 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8008baa:	230e      	movs	r3, #14
 8008bac:	617b      	str	r3, [r7, #20]
 8008bae:	e057      	b.n	8008c60 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8008bb0:	68bb      	ldr	r3, [r7, #8]
 8008bb2:	4a38      	ldr	r2, [pc, #224]	; (8008c94 <USB_SetTurnaroundTime+0x124>)
 8008bb4:	4293      	cmp	r3, r2
 8008bb6:	d306      	bcc.n	8008bc6 <USB_SetTurnaroundTime+0x56>
 8008bb8:	68bb      	ldr	r3, [r7, #8]
 8008bba:	4a37      	ldr	r2, [pc, #220]	; (8008c98 <USB_SetTurnaroundTime+0x128>)
 8008bbc:	4293      	cmp	r3, r2
 8008bbe:	d202      	bcs.n	8008bc6 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8008bc0:	230d      	movs	r3, #13
 8008bc2:	617b      	str	r3, [r7, #20]
 8008bc4:	e04c      	b.n	8008c60 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8008bc6:	68bb      	ldr	r3, [r7, #8]
 8008bc8:	4a33      	ldr	r2, [pc, #204]	; (8008c98 <USB_SetTurnaroundTime+0x128>)
 8008bca:	4293      	cmp	r3, r2
 8008bcc:	d306      	bcc.n	8008bdc <USB_SetTurnaroundTime+0x6c>
 8008bce:	68bb      	ldr	r3, [r7, #8]
 8008bd0:	4a32      	ldr	r2, [pc, #200]	; (8008c9c <USB_SetTurnaroundTime+0x12c>)
 8008bd2:	4293      	cmp	r3, r2
 8008bd4:	d802      	bhi.n	8008bdc <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8008bd6:	230c      	movs	r3, #12
 8008bd8:	617b      	str	r3, [r7, #20]
 8008bda:	e041      	b.n	8008c60 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8008bdc:	68bb      	ldr	r3, [r7, #8]
 8008bde:	4a2f      	ldr	r2, [pc, #188]	; (8008c9c <USB_SetTurnaroundTime+0x12c>)
 8008be0:	4293      	cmp	r3, r2
 8008be2:	d906      	bls.n	8008bf2 <USB_SetTurnaroundTime+0x82>
 8008be4:	68bb      	ldr	r3, [r7, #8]
 8008be6:	4a2e      	ldr	r2, [pc, #184]	; (8008ca0 <USB_SetTurnaroundTime+0x130>)
 8008be8:	4293      	cmp	r3, r2
 8008bea:	d802      	bhi.n	8008bf2 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8008bec:	230b      	movs	r3, #11
 8008bee:	617b      	str	r3, [r7, #20]
 8008bf0:	e036      	b.n	8008c60 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8008bf2:	68bb      	ldr	r3, [r7, #8]
 8008bf4:	4a2a      	ldr	r2, [pc, #168]	; (8008ca0 <USB_SetTurnaroundTime+0x130>)
 8008bf6:	4293      	cmp	r3, r2
 8008bf8:	d906      	bls.n	8008c08 <USB_SetTurnaroundTime+0x98>
 8008bfa:	68bb      	ldr	r3, [r7, #8]
 8008bfc:	4a29      	ldr	r2, [pc, #164]	; (8008ca4 <USB_SetTurnaroundTime+0x134>)
 8008bfe:	4293      	cmp	r3, r2
 8008c00:	d802      	bhi.n	8008c08 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8008c02:	230a      	movs	r3, #10
 8008c04:	617b      	str	r3, [r7, #20]
 8008c06:	e02b      	b.n	8008c60 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8008c08:	68bb      	ldr	r3, [r7, #8]
 8008c0a:	4a26      	ldr	r2, [pc, #152]	; (8008ca4 <USB_SetTurnaroundTime+0x134>)
 8008c0c:	4293      	cmp	r3, r2
 8008c0e:	d906      	bls.n	8008c1e <USB_SetTurnaroundTime+0xae>
 8008c10:	68bb      	ldr	r3, [r7, #8]
 8008c12:	4a25      	ldr	r2, [pc, #148]	; (8008ca8 <USB_SetTurnaroundTime+0x138>)
 8008c14:	4293      	cmp	r3, r2
 8008c16:	d202      	bcs.n	8008c1e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8008c18:	2309      	movs	r3, #9
 8008c1a:	617b      	str	r3, [r7, #20]
 8008c1c:	e020      	b.n	8008c60 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8008c1e:	68bb      	ldr	r3, [r7, #8]
 8008c20:	4a21      	ldr	r2, [pc, #132]	; (8008ca8 <USB_SetTurnaroundTime+0x138>)
 8008c22:	4293      	cmp	r3, r2
 8008c24:	d306      	bcc.n	8008c34 <USB_SetTurnaroundTime+0xc4>
 8008c26:	68bb      	ldr	r3, [r7, #8]
 8008c28:	4a20      	ldr	r2, [pc, #128]	; (8008cac <USB_SetTurnaroundTime+0x13c>)
 8008c2a:	4293      	cmp	r3, r2
 8008c2c:	d802      	bhi.n	8008c34 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8008c2e:	2308      	movs	r3, #8
 8008c30:	617b      	str	r3, [r7, #20]
 8008c32:	e015      	b.n	8008c60 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8008c34:	68bb      	ldr	r3, [r7, #8]
 8008c36:	4a1d      	ldr	r2, [pc, #116]	; (8008cac <USB_SetTurnaroundTime+0x13c>)
 8008c38:	4293      	cmp	r3, r2
 8008c3a:	d906      	bls.n	8008c4a <USB_SetTurnaroundTime+0xda>
 8008c3c:	68bb      	ldr	r3, [r7, #8]
 8008c3e:	4a1c      	ldr	r2, [pc, #112]	; (8008cb0 <USB_SetTurnaroundTime+0x140>)
 8008c40:	4293      	cmp	r3, r2
 8008c42:	d202      	bcs.n	8008c4a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8008c44:	2307      	movs	r3, #7
 8008c46:	617b      	str	r3, [r7, #20]
 8008c48:	e00a      	b.n	8008c60 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8008c4a:	2306      	movs	r3, #6
 8008c4c:	617b      	str	r3, [r7, #20]
 8008c4e:	e007      	b.n	8008c60 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8008c50:	79fb      	ldrb	r3, [r7, #7]
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d102      	bne.n	8008c5c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8008c56:	2309      	movs	r3, #9
 8008c58:	617b      	str	r3, [r7, #20]
 8008c5a:	e001      	b.n	8008c60 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8008c5c:	2309      	movs	r3, #9
 8008c5e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	68db      	ldr	r3, [r3, #12]
 8008c64:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	68da      	ldr	r2, [r3, #12]
 8008c70:	697b      	ldr	r3, [r7, #20]
 8008c72:	029b      	lsls	r3, r3, #10
 8008c74:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8008c78:	431a      	orrs	r2, r3
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008c7e:	2300      	movs	r3, #0
}
 8008c80:	4618      	mov	r0, r3
 8008c82:	371c      	adds	r7, #28
 8008c84:	46bd      	mov	sp, r7
 8008c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c8a:	4770      	bx	lr
 8008c8c:	00d8acbf 	.word	0x00d8acbf
 8008c90:	00e4e1c0 	.word	0x00e4e1c0
 8008c94:	00f42400 	.word	0x00f42400
 8008c98:	01067380 	.word	0x01067380
 8008c9c:	011a499f 	.word	0x011a499f
 8008ca0:	01312cff 	.word	0x01312cff
 8008ca4:	014ca43f 	.word	0x014ca43f
 8008ca8:	016e3600 	.word	0x016e3600
 8008cac:	01a6ab1f 	.word	0x01a6ab1f
 8008cb0:	01e84800 	.word	0x01e84800

08008cb4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008cb4:	b480      	push	{r7}
 8008cb6:	b083      	sub	sp, #12
 8008cb8:	af00      	add	r7, sp, #0
 8008cba:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	689b      	ldr	r3, [r3, #8]
 8008cc0:	f043 0201 	orr.w	r2, r3, #1
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008cc8:	2300      	movs	r3, #0
}
 8008cca:	4618      	mov	r0, r3
 8008ccc:	370c      	adds	r7, #12
 8008cce:	46bd      	mov	sp, r7
 8008cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cd4:	4770      	bx	lr

08008cd6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008cd6:	b480      	push	{r7}
 8008cd8:	b083      	sub	sp, #12
 8008cda:	af00      	add	r7, sp, #0
 8008cdc:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	689b      	ldr	r3, [r3, #8]
 8008ce2:	f023 0201 	bic.w	r2, r3, #1
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008cea:	2300      	movs	r3, #0
}
 8008cec:	4618      	mov	r0, r3
 8008cee:	370c      	adds	r7, #12
 8008cf0:	46bd      	mov	sp, r7
 8008cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cf6:	4770      	bx	lr

08008cf8 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8008cf8:	b580      	push	{r7, lr}
 8008cfa:	b084      	sub	sp, #16
 8008cfc:	af00      	add	r7, sp, #0
 8008cfe:	6078      	str	r0, [r7, #4]
 8008d00:	460b      	mov	r3, r1
 8008d02:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8008d04:	2300      	movs	r3, #0
 8008d06:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	68db      	ldr	r3, [r3, #12]
 8008d0c:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008d14:	78fb      	ldrb	r3, [r7, #3]
 8008d16:	2b01      	cmp	r3, #1
 8008d18:	d115      	bne.n	8008d46 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	68db      	ldr	r3, [r3, #12]
 8008d1e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8008d26:	2001      	movs	r0, #1
 8008d28:	f7fa fc04 	bl	8003534 <HAL_Delay>
      ms++;
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	3301      	adds	r3, #1
 8008d30:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8008d32:	6878      	ldr	r0, [r7, #4]
 8008d34:	f001 fa45 	bl	800a1c2 <USB_GetMode>
 8008d38:	4603      	mov	r3, r0
 8008d3a:	2b01      	cmp	r3, #1
 8008d3c:	d01e      	beq.n	8008d7c <USB_SetCurrentMode+0x84>
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	2b31      	cmp	r3, #49	; 0x31
 8008d42:	d9f0      	bls.n	8008d26 <USB_SetCurrentMode+0x2e>
 8008d44:	e01a      	b.n	8008d7c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8008d46:	78fb      	ldrb	r3, [r7, #3]
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d115      	bne.n	8008d78 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	68db      	ldr	r3, [r3, #12]
 8008d50:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8008d58:	2001      	movs	r0, #1
 8008d5a:	f7fa fbeb 	bl	8003534 <HAL_Delay>
      ms++;
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	3301      	adds	r3, #1
 8008d62:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8008d64:	6878      	ldr	r0, [r7, #4]
 8008d66:	f001 fa2c 	bl	800a1c2 <USB_GetMode>
 8008d6a:	4603      	mov	r3, r0
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	d005      	beq.n	8008d7c <USB_SetCurrentMode+0x84>
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	2b31      	cmp	r3, #49	; 0x31
 8008d74:	d9f0      	bls.n	8008d58 <USB_SetCurrentMode+0x60>
 8008d76:	e001      	b.n	8008d7c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8008d78:	2301      	movs	r3, #1
 8008d7a:	e005      	b.n	8008d88 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	2b32      	cmp	r3, #50	; 0x32
 8008d80:	d101      	bne.n	8008d86 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8008d82:	2301      	movs	r3, #1
 8008d84:	e000      	b.n	8008d88 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8008d86:	2300      	movs	r3, #0
}
 8008d88:	4618      	mov	r0, r3
 8008d8a:	3710      	adds	r7, #16
 8008d8c:	46bd      	mov	sp, r7
 8008d8e:	bd80      	pop	{r7, pc}

08008d90 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008d90:	b084      	sub	sp, #16
 8008d92:	b580      	push	{r7, lr}
 8008d94:	b086      	sub	sp, #24
 8008d96:	af00      	add	r7, sp, #0
 8008d98:	6078      	str	r0, [r7, #4]
 8008d9a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8008d9e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8008da2:	2300      	movs	r3, #0
 8008da4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8008daa:	2300      	movs	r3, #0
 8008dac:	613b      	str	r3, [r7, #16]
 8008dae:	e009      	b.n	8008dc4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8008db0:	687a      	ldr	r2, [r7, #4]
 8008db2:	693b      	ldr	r3, [r7, #16]
 8008db4:	3340      	adds	r3, #64	; 0x40
 8008db6:	009b      	lsls	r3, r3, #2
 8008db8:	4413      	add	r3, r2
 8008dba:	2200      	movs	r2, #0
 8008dbc:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8008dbe:	693b      	ldr	r3, [r7, #16]
 8008dc0:	3301      	adds	r3, #1
 8008dc2:	613b      	str	r3, [r7, #16]
 8008dc4:	693b      	ldr	r3, [r7, #16]
 8008dc6:	2b0e      	cmp	r3, #14
 8008dc8:	d9f2      	bls.n	8008db0 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8008dca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d11c      	bne.n	8008e0a <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008dd6:	685b      	ldr	r3, [r3, #4]
 8008dd8:	68fa      	ldr	r2, [r7, #12]
 8008dda:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008dde:	f043 0302 	orr.w	r3, r3, #2
 8008de2:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008de8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008df4:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e00:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	639a      	str	r2, [r3, #56]	; 0x38
 8008e08:	e00b      	b.n	8008e22 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e0e:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e1a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008e28:	461a      	mov	r2, r3
 8008e2a:	2300      	movs	r3, #0
 8008e2c:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008e34:	4619      	mov	r1, r3
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008e3c:	461a      	mov	r2, r3
 8008e3e:	680b      	ldr	r3, [r1, #0]
 8008e40:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008e42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e44:	2b01      	cmp	r3, #1
 8008e46:	d10c      	bne.n	8008e62 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8008e48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d104      	bne.n	8008e58 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8008e4e:	2100      	movs	r1, #0
 8008e50:	6878      	ldr	r0, [r7, #4]
 8008e52:	f000 f965 	bl	8009120 <USB_SetDevSpeed>
 8008e56:	e008      	b.n	8008e6a <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8008e58:	2101      	movs	r1, #1
 8008e5a:	6878      	ldr	r0, [r7, #4]
 8008e5c:	f000 f960 	bl	8009120 <USB_SetDevSpeed>
 8008e60:	e003      	b.n	8008e6a <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8008e62:	2103      	movs	r1, #3
 8008e64:	6878      	ldr	r0, [r7, #4]
 8008e66:	f000 f95b 	bl	8009120 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008e6a:	2110      	movs	r1, #16
 8008e6c:	6878      	ldr	r0, [r7, #4]
 8008e6e:	f000 f8f3 	bl	8009058 <USB_FlushTxFifo>
 8008e72:	4603      	mov	r3, r0
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d001      	beq.n	8008e7c <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8008e78:	2301      	movs	r3, #1
 8008e7a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008e7c:	6878      	ldr	r0, [r7, #4]
 8008e7e:	f000 f91f 	bl	80090c0 <USB_FlushRxFifo>
 8008e82:	4603      	mov	r3, r0
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d001      	beq.n	8008e8c <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8008e88:	2301      	movs	r3, #1
 8008e8a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008e92:	461a      	mov	r2, r3
 8008e94:	2300      	movs	r3, #0
 8008e96:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008e9e:	461a      	mov	r2, r3
 8008ea0:	2300      	movs	r3, #0
 8008ea2:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008eaa:	461a      	mov	r2, r3
 8008eac:	2300      	movs	r3, #0
 8008eae:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008eb0:	2300      	movs	r3, #0
 8008eb2:	613b      	str	r3, [r7, #16]
 8008eb4:	e043      	b.n	8008f3e <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008eb6:	693b      	ldr	r3, [r7, #16]
 8008eb8:	015a      	lsls	r2, r3, #5
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	4413      	add	r3, r2
 8008ebe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008ec8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008ecc:	d118      	bne.n	8008f00 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8008ece:	693b      	ldr	r3, [r7, #16]
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d10a      	bne.n	8008eea <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8008ed4:	693b      	ldr	r3, [r7, #16]
 8008ed6:	015a      	lsls	r2, r3, #5
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	4413      	add	r3, r2
 8008edc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008ee0:	461a      	mov	r2, r3
 8008ee2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008ee6:	6013      	str	r3, [r2, #0]
 8008ee8:	e013      	b.n	8008f12 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008eea:	693b      	ldr	r3, [r7, #16]
 8008eec:	015a      	lsls	r2, r3, #5
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	4413      	add	r3, r2
 8008ef2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008ef6:	461a      	mov	r2, r3
 8008ef8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008efc:	6013      	str	r3, [r2, #0]
 8008efe:	e008      	b.n	8008f12 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008f00:	693b      	ldr	r3, [r7, #16]
 8008f02:	015a      	lsls	r2, r3, #5
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	4413      	add	r3, r2
 8008f08:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008f0c:	461a      	mov	r2, r3
 8008f0e:	2300      	movs	r3, #0
 8008f10:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008f12:	693b      	ldr	r3, [r7, #16]
 8008f14:	015a      	lsls	r2, r3, #5
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	4413      	add	r3, r2
 8008f1a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008f1e:	461a      	mov	r2, r3
 8008f20:	2300      	movs	r3, #0
 8008f22:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8008f24:	693b      	ldr	r3, [r7, #16]
 8008f26:	015a      	lsls	r2, r3, #5
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	4413      	add	r3, r2
 8008f2c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008f30:	461a      	mov	r2, r3
 8008f32:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008f36:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008f38:	693b      	ldr	r3, [r7, #16]
 8008f3a:	3301      	adds	r3, #1
 8008f3c:	613b      	str	r3, [r7, #16]
 8008f3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f40:	693a      	ldr	r2, [r7, #16]
 8008f42:	429a      	cmp	r2, r3
 8008f44:	d3b7      	bcc.n	8008eb6 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008f46:	2300      	movs	r3, #0
 8008f48:	613b      	str	r3, [r7, #16]
 8008f4a:	e043      	b.n	8008fd4 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008f4c:	693b      	ldr	r3, [r7, #16]
 8008f4e:	015a      	lsls	r2, r3, #5
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	4413      	add	r3, r2
 8008f54:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008f5e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008f62:	d118      	bne.n	8008f96 <USB_DevInit+0x206>
    {
      if (i == 0U)
 8008f64:	693b      	ldr	r3, [r7, #16]
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d10a      	bne.n	8008f80 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8008f6a:	693b      	ldr	r3, [r7, #16]
 8008f6c:	015a      	lsls	r2, r3, #5
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	4413      	add	r3, r2
 8008f72:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008f76:	461a      	mov	r2, r3
 8008f78:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008f7c:	6013      	str	r3, [r2, #0]
 8008f7e:	e013      	b.n	8008fa8 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8008f80:	693b      	ldr	r3, [r7, #16]
 8008f82:	015a      	lsls	r2, r3, #5
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	4413      	add	r3, r2
 8008f88:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008f8c:	461a      	mov	r2, r3
 8008f8e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008f92:	6013      	str	r3, [r2, #0]
 8008f94:	e008      	b.n	8008fa8 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8008f96:	693b      	ldr	r3, [r7, #16]
 8008f98:	015a      	lsls	r2, r3, #5
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	4413      	add	r3, r2
 8008f9e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008fa2:	461a      	mov	r2, r3
 8008fa4:	2300      	movs	r3, #0
 8008fa6:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8008fa8:	693b      	ldr	r3, [r7, #16]
 8008faa:	015a      	lsls	r2, r3, #5
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	4413      	add	r3, r2
 8008fb0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008fb4:	461a      	mov	r2, r3
 8008fb6:	2300      	movs	r3, #0
 8008fb8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8008fba:	693b      	ldr	r3, [r7, #16]
 8008fbc:	015a      	lsls	r2, r3, #5
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	4413      	add	r3, r2
 8008fc2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008fc6:	461a      	mov	r2, r3
 8008fc8:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008fcc:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008fce:	693b      	ldr	r3, [r7, #16]
 8008fd0:	3301      	adds	r3, #1
 8008fd2:	613b      	str	r3, [r7, #16]
 8008fd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fd6:	693a      	ldr	r2, [r7, #16]
 8008fd8:	429a      	cmp	r2, r3
 8008fda:	d3b7      	bcc.n	8008f4c <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008fe2:	691b      	ldr	r3, [r3, #16]
 8008fe4:	68fa      	ldr	r2, [r7, #12]
 8008fe6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008fea:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008fee:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	2200      	movs	r2, #0
 8008ff4:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8008ffc:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008ffe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009000:	2b00      	cmp	r3, #0
 8009002:	d105      	bne.n	8009010 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	699b      	ldr	r3, [r3, #24]
 8009008:	f043 0210 	orr.w	r2, r3, #16
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	699a      	ldr	r2, [r3, #24]
 8009014:	4b0f      	ldr	r3, [pc, #60]	; (8009054 <USB_DevInit+0x2c4>)
 8009016:	4313      	orrs	r3, r2
 8009018:	687a      	ldr	r2, [r7, #4]
 800901a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800901c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800901e:	2b00      	cmp	r3, #0
 8009020:	d005      	beq.n	800902e <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	699b      	ldr	r3, [r3, #24]
 8009026:	f043 0208 	orr.w	r2, r3, #8
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800902e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009030:	2b01      	cmp	r3, #1
 8009032:	d107      	bne.n	8009044 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	699b      	ldr	r3, [r3, #24]
 8009038:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800903c:	f043 0304 	orr.w	r3, r3, #4
 8009040:	687a      	ldr	r2, [r7, #4]
 8009042:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8009044:	7dfb      	ldrb	r3, [r7, #23]
}
 8009046:	4618      	mov	r0, r3
 8009048:	3718      	adds	r7, #24
 800904a:	46bd      	mov	sp, r7
 800904c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009050:	b004      	add	sp, #16
 8009052:	4770      	bx	lr
 8009054:	803c3800 	.word	0x803c3800

08009058 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009058:	b480      	push	{r7}
 800905a:	b085      	sub	sp, #20
 800905c:	af00      	add	r7, sp, #0
 800905e:	6078      	str	r0, [r7, #4]
 8009060:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8009062:	2300      	movs	r3, #0
 8009064:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	3301      	adds	r3, #1
 800906a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	4a13      	ldr	r2, [pc, #76]	; (80090bc <USB_FlushTxFifo+0x64>)
 8009070:	4293      	cmp	r3, r2
 8009072:	d901      	bls.n	8009078 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8009074:	2303      	movs	r3, #3
 8009076:	e01b      	b.n	80090b0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	691b      	ldr	r3, [r3, #16]
 800907c:	2b00      	cmp	r3, #0
 800907e:	daf2      	bge.n	8009066 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8009080:	2300      	movs	r3, #0
 8009082:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8009084:	683b      	ldr	r3, [r7, #0]
 8009086:	019b      	lsls	r3, r3, #6
 8009088:	f043 0220 	orr.w	r2, r3, #32
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	3301      	adds	r3, #1
 8009094:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	4a08      	ldr	r2, [pc, #32]	; (80090bc <USB_FlushTxFifo+0x64>)
 800909a:	4293      	cmp	r3, r2
 800909c:	d901      	bls.n	80090a2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800909e:	2303      	movs	r3, #3
 80090a0:	e006      	b.n	80090b0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	691b      	ldr	r3, [r3, #16]
 80090a6:	f003 0320 	and.w	r3, r3, #32
 80090aa:	2b20      	cmp	r3, #32
 80090ac:	d0f0      	beq.n	8009090 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80090ae:	2300      	movs	r3, #0
}
 80090b0:	4618      	mov	r0, r3
 80090b2:	3714      	adds	r7, #20
 80090b4:	46bd      	mov	sp, r7
 80090b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ba:	4770      	bx	lr
 80090bc:	00030d40 	.word	0x00030d40

080090c0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80090c0:	b480      	push	{r7}
 80090c2:	b085      	sub	sp, #20
 80090c4:	af00      	add	r7, sp, #0
 80090c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80090c8:	2300      	movs	r3, #0
 80090ca:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	3301      	adds	r3, #1
 80090d0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	4a11      	ldr	r2, [pc, #68]	; (800911c <USB_FlushRxFifo+0x5c>)
 80090d6:	4293      	cmp	r3, r2
 80090d8:	d901      	bls.n	80090de <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80090da:	2303      	movs	r3, #3
 80090dc:	e018      	b.n	8009110 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	691b      	ldr	r3, [r3, #16]
 80090e2:	2b00      	cmp	r3, #0
 80090e4:	daf2      	bge.n	80090cc <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80090e6:	2300      	movs	r3, #0
 80090e8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	2210      	movs	r2, #16
 80090ee:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	3301      	adds	r3, #1
 80090f4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	4a08      	ldr	r2, [pc, #32]	; (800911c <USB_FlushRxFifo+0x5c>)
 80090fa:	4293      	cmp	r3, r2
 80090fc:	d901      	bls.n	8009102 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80090fe:	2303      	movs	r3, #3
 8009100:	e006      	b.n	8009110 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	691b      	ldr	r3, [r3, #16]
 8009106:	f003 0310 	and.w	r3, r3, #16
 800910a:	2b10      	cmp	r3, #16
 800910c:	d0f0      	beq.n	80090f0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800910e:	2300      	movs	r3, #0
}
 8009110:	4618      	mov	r0, r3
 8009112:	3714      	adds	r7, #20
 8009114:	46bd      	mov	sp, r7
 8009116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800911a:	4770      	bx	lr
 800911c:	00030d40 	.word	0x00030d40

08009120 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8009120:	b480      	push	{r7}
 8009122:	b085      	sub	sp, #20
 8009124:	af00      	add	r7, sp, #0
 8009126:	6078      	str	r0, [r7, #4]
 8009128:	460b      	mov	r3, r1
 800912a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009136:	681a      	ldr	r2, [r3, #0]
 8009138:	78fb      	ldrb	r3, [r7, #3]
 800913a:	68f9      	ldr	r1, [r7, #12]
 800913c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009140:	4313      	orrs	r3, r2
 8009142:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8009144:	2300      	movs	r3, #0
}
 8009146:	4618      	mov	r0, r3
 8009148:	3714      	adds	r7, #20
 800914a:	46bd      	mov	sp, r7
 800914c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009150:	4770      	bx	lr

08009152 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8009152:	b480      	push	{r7}
 8009154:	b087      	sub	sp, #28
 8009156:	af00      	add	r7, sp, #0
 8009158:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800915e:	693b      	ldr	r3, [r7, #16]
 8009160:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009164:	689b      	ldr	r3, [r3, #8]
 8009166:	f003 0306 	and.w	r3, r3, #6
 800916a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	2b00      	cmp	r3, #0
 8009170:	d102      	bne.n	8009178 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8009172:	2300      	movs	r3, #0
 8009174:	75fb      	strb	r3, [r7, #23]
 8009176:	e00a      	b.n	800918e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	2b02      	cmp	r3, #2
 800917c:	d002      	beq.n	8009184 <USB_GetDevSpeed+0x32>
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	2b06      	cmp	r3, #6
 8009182:	d102      	bne.n	800918a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8009184:	2302      	movs	r3, #2
 8009186:	75fb      	strb	r3, [r7, #23]
 8009188:	e001      	b.n	800918e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800918a:	230f      	movs	r3, #15
 800918c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800918e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009190:	4618      	mov	r0, r3
 8009192:	371c      	adds	r7, #28
 8009194:	46bd      	mov	sp, r7
 8009196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800919a:	4770      	bx	lr

0800919c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800919c:	b480      	push	{r7}
 800919e:	b085      	sub	sp, #20
 80091a0:	af00      	add	r7, sp, #0
 80091a2:	6078      	str	r0, [r7, #4]
 80091a4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80091aa:	683b      	ldr	r3, [r7, #0]
 80091ac:	781b      	ldrb	r3, [r3, #0]
 80091ae:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80091b0:	683b      	ldr	r3, [r7, #0]
 80091b2:	785b      	ldrb	r3, [r3, #1]
 80091b4:	2b01      	cmp	r3, #1
 80091b6:	d13a      	bne.n	800922e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80091be:	69da      	ldr	r2, [r3, #28]
 80091c0:	683b      	ldr	r3, [r7, #0]
 80091c2:	781b      	ldrb	r3, [r3, #0]
 80091c4:	f003 030f 	and.w	r3, r3, #15
 80091c8:	2101      	movs	r1, #1
 80091ca:	fa01 f303 	lsl.w	r3, r1, r3
 80091ce:	b29b      	uxth	r3, r3
 80091d0:	68f9      	ldr	r1, [r7, #12]
 80091d2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80091d6:	4313      	orrs	r3, r2
 80091d8:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80091da:	68bb      	ldr	r3, [r7, #8]
 80091dc:	015a      	lsls	r2, r3, #5
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	4413      	add	r3, r2
 80091e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d155      	bne.n	800929c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80091f0:	68bb      	ldr	r3, [r7, #8]
 80091f2:	015a      	lsls	r2, r3, #5
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	4413      	add	r3, r2
 80091f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80091fc:	681a      	ldr	r2, [r3, #0]
 80091fe:	683b      	ldr	r3, [r7, #0]
 8009200:	68db      	ldr	r3, [r3, #12]
 8009202:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8009206:	683b      	ldr	r3, [r7, #0]
 8009208:	791b      	ldrb	r3, [r3, #4]
 800920a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800920c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800920e:	68bb      	ldr	r3, [r7, #8]
 8009210:	059b      	lsls	r3, r3, #22
 8009212:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009214:	4313      	orrs	r3, r2
 8009216:	68ba      	ldr	r2, [r7, #8]
 8009218:	0151      	lsls	r1, r2, #5
 800921a:	68fa      	ldr	r2, [r7, #12]
 800921c:	440a      	add	r2, r1
 800921e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009222:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009226:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800922a:	6013      	str	r3, [r2, #0]
 800922c:	e036      	b.n	800929c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009234:	69da      	ldr	r2, [r3, #28]
 8009236:	683b      	ldr	r3, [r7, #0]
 8009238:	781b      	ldrb	r3, [r3, #0]
 800923a:	f003 030f 	and.w	r3, r3, #15
 800923e:	2101      	movs	r1, #1
 8009240:	fa01 f303 	lsl.w	r3, r1, r3
 8009244:	041b      	lsls	r3, r3, #16
 8009246:	68f9      	ldr	r1, [r7, #12]
 8009248:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800924c:	4313      	orrs	r3, r2
 800924e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8009250:	68bb      	ldr	r3, [r7, #8]
 8009252:	015a      	lsls	r2, r3, #5
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	4413      	add	r3, r2
 8009258:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009262:	2b00      	cmp	r3, #0
 8009264:	d11a      	bne.n	800929c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8009266:	68bb      	ldr	r3, [r7, #8]
 8009268:	015a      	lsls	r2, r3, #5
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	4413      	add	r3, r2
 800926e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009272:	681a      	ldr	r2, [r3, #0]
 8009274:	683b      	ldr	r3, [r7, #0]
 8009276:	68db      	ldr	r3, [r3, #12]
 8009278:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800927c:	683b      	ldr	r3, [r7, #0]
 800927e:	791b      	ldrb	r3, [r3, #4]
 8009280:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8009282:	430b      	orrs	r3, r1
 8009284:	4313      	orrs	r3, r2
 8009286:	68ba      	ldr	r2, [r7, #8]
 8009288:	0151      	lsls	r1, r2, #5
 800928a:	68fa      	ldr	r2, [r7, #12]
 800928c:	440a      	add	r2, r1
 800928e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009292:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009296:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800929a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800929c:	2300      	movs	r3, #0
}
 800929e:	4618      	mov	r0, r3
 80092a0:	3714      	adds	r7, #20
 80092a2:	46bd      	mov	sp, r7
 80092a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092a8:	4770      	bx	lr
	...

080092ac <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80092ac:	b480      	push	{r7}
 80092ae:	b085      	sub	sp, #20
 80092b0:	af00      	add	r7, sp, #0
 80092b2:	6078      	str	r0, [r7, #4]
 80092b4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80092ba:	683b      	ldr	r3, [r7, #0]
 80092bc:	781b      	ldrb	r3, [r3, #0]
 80092be:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80092c0:	683b      	ldr	r3, [r7, #0]
 80092c2:	785b      	ldrb	r3, [r3, #1]
 80092c4:	2b01      	cmp	r3, #1
 80092c6:	d161      	bne.n	800938c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80092c8:	68bb      	ldr	r3, [r7, #8]
 80092ca:	015a      	lsls	r2, r3, #5
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	4413      	add	r3, r2
 80092d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80092da:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80092de:	d11f      	bne.n	8009320 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80092e0:	68bb      	ldr	r3, [r7, #8]
 80092e2:	015a      	lsls	r2, r3, #5
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	4413      	add	r3, r2
 80092e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	68ba      	ldr	r2, [r7, #8]
 80092f0:	0151      	lsls	r1, r2, #5
 80092f2:	68fa      	ldr	r2, [r7, #12]
 80092f4:	440a      	add	r2, r1
 80092f6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80092fa:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80092fe:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8009300:	68bb      	ldr	r3, [r7, #8]
 8009302:	015a      	lsls	r2, r3, #5
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	4413      	add	r3, r2
 8009308:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	68ba      	ldr	r2, [r7, #8]
 8009310:	0151      	lsls	r1, r2, #5
 8009312:	68fa      	ldr	r2, [r7, #12]
 8009314:	440a      	add	r2, r1
 8009316:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800931a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800931e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009326:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009328:	683b      	ldr	r3, [r7, #0]
 800932a:	781b      	ldrb	r3, [r3, #0]
 800932c:	f003 030f 	and.w	r3, r3, #15
 8009330:	2101      	movs	r1, #1
 8009332:	fa01 f303 	lsl.w	r3, r1, r3
 8009336:	b29b      	uxth	r3, r3
 8009338:	43db      	mvns	r3, r3
 800933a:	68f9      	ldr	r1, [r7, #12]
 800933c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009340:	4013      	ands	r3, r2
 8009342:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800934a:	69da      	ldr	r2, [r3, #28]
 800934c:	683b      	ldr	r3, [r7, #0]
 800934e:	781b      	ldrb	r3, [r3, #0]
 8009350:	f003 030f 	and.w	r3, r3, #15
 8009354:	2101      	movs	r1, #1
 8009356:	fa01 f303 	lsl.w	r3, r1, r3
 800935a:	b29b      	uxth	r3, r3
 800935c:	43db      	mvns	r3, r3
 800935e:	68f9      	ldr	r1, [r7, #12]
 8009360:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009364:	4013      	ands	r3, r2
 8009366:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8009368:	68bb      	ldr	r3, [r7, #8]
 800936a:	015a      	lsls	r2, r3, #5
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	4413      	add	r3, r2
 8009370:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009374:	681a      	ldr	r2, [r3, #0]
 8009376:	68bb      	ldr	r3, [r7, #8]
 8009378:	0159      	lsls	r1, r3, #5
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	440b      	add	r3, r1
 800937e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009382:	4619      	mov	r1, r3
 8009384:	4b35      	ldr	r3, [pc, #212]	; (800945c <USB_DeactivateEndpoint+0x1b0>)
 8009386:	4013      	ands	r3, r2
 8009388:	600b      	str	r3, [r1, #0]
 800938a:	e060      	b.n	800944e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800938c:	68bb      	ldr	r3, [r7, #8]
 800938e:	015a      	lsls	r2, r3, #5
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	4413      	add	r3, r2
 8009394:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800939e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80093a2:	d11f      	bne.n	80093e4 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80093a4:	68bb      	ldr	r3, [r7, #8]
 80093a6:	015a      	lsls	r2, r3, #5
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	4413      	add	r3, r2
 80093ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	68ba      	ldr	r2, [r7, #8]
 80093b4:	0151      	lsls	r1, r2, #5
 80093b6:	68fa      	ldr	r2, [r7, #12]
 80093b8:	440a      	add	r2, r1
 80093ba:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80093be:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80093c2:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80093c4:	68bb      	ldr	r3, [r7, #8]
 80093c6:	015a      	lsls	r2, r3, #5
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	4413      	add	r3, r2
 80093cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	68ba      	ldr	r2, [r7, #8]
 80093d4:	0151      	lsls	r1, r2, #5
 80093d6:	68fa      	ldr	r2, [r7, #12]
 80093d8:	440a      	add	r2, r1
 80093da:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80093de:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80093e2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80093ea:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80093ec:	683b      	ldr	r3, [r7, #0]
 80093ee:	781b      	ldrb	r3, [r3, #0]
 80093f0:	f003 030f 	and.w	r3, r3, #15
 80093f4:	2101      	movs	r1, #1
 80093f6:	fa01 f303 	lsl.w	r3, r1, r3
 80093fa:	041b      	lsls	r3, r3, #16
 80093fc:	43db      	mvns	r3, r3
 80093fe:	68f9      	ldr	r1, [r7, #12]
 8009400:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009404:	4013      	ands	r3, r2
 8009406:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800940e:	69da      	ldr	r2, [r3, #28]
 8009410:	683b      	ldr	r3, [r7, #0]
 8009412:	781b      	ldrb	r3, [r3, #0]
 8009414:	f003 030f 	and.w	r3, r3, #15
 8009418:	2101      	movs	r1, #1
 800941a:	fa01 f303 	lsl.w	r3, r1, r3
 800941e:	041b      	lsls	r3, r3, #16
 8009420:	43db      	mvns	r3, r3
 8009422:	68f9      	ldr	r1, [r7, #12]
 8009424:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009428:	4013      	ands	r3, r2
 800942a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800942c:	68bb      	ldr	r3, [r7, #8]
 800942e:	015a      	lsls	r2, r3, #5
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	4413      	add	r3, r2
 8009434:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009438:	681a      	ldr	r2, [r3, #0]
 800943a:	68bb      	ldr	r3, [r7, #8]
 800943c:	0159      	lsls	r1, r3, #5
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	440b      	add	r3, r1
 8009442:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009446:	4619      	mov	r1, r3
 8009448:	4b05      	ldr	r3, [pc, #20]	; (8009460 <USB_DeactivateEndpoint+0x1b4>)
 800944a:	4013      	ands	r3, r2
 800944c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800944e:	2300      	movs	r3, #0
}
 8009450:	4618      	mov	r0, r3
 8009452:	3714      	adds	r7, #20
 8009454:	46bd      	mov	sp, r7
 8009456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800945a:	4770      	bx	lr
 800945c:	ec337800 	.word	0xec337800
 8009460:	eff37800 	.word	0xeff37800

08009464 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8009464:	b580      	push	{r7, lr}
 8009466:	b08a      	sub	sp, #40	; 0x28
 8009468:	af02      	add	r7, sp, #8
 800946a:	60f8      	str	r0, [r7, #12]
 800946c:	60b9      	str	r1, [r7, #8]
 800946e:	4613      	mov	r3, r2
 8009470:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8009476:	68bb      	ldr	r3, [r7, #8]
 8009478:	781b      	ldrb	r3, [r3, #0]
 800947a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800947c:	68bb      	ldr	r3, [r7, #8]
 800947e:	785b      	ldrb	r3, [r3, #1]
 8009480:	2b01      	cmp	r3, #1
 8009482:	f040 815c 	bne.w	800973e <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8009486:	68bb      	ldr	r3, [r7, #8]
 8009488:	699b      	ldr	r3, [r3, #24]
 800948a:	2b00      	cmp	r3, #0
 800948c:	d132      	bne.n	80094f4 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800948e:	69bb      	ldr	r3, [r7, #24]
 8009490:	015a      	lsls	r2, r3, #5
 8009492:	69fb      	ldr	r3, [r7, #28]
 8009494:	4413      	add	r3, r2
 8009496:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800949a:	691b      	ldr	r3, [r3, #16]
 800949c:	69ba      	ldr	r2, [r7, #24]
 800949e:	0151      	lsls	r1, r2, #5
 80094a0:	69fa      	ldr	r2, [r7, #28]
 80094a2:	440a      	add	r2, r1
 80094a4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80094a8:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80094ac:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80094b0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80094b2:	69bb      	ldr	r3, [r7, #24]
 80094b4:	015a      	lsls	r2, r3, #5
 80094b6:	69fb      	ldr	r3, [r7, #28]
 80094b8:	4413      	add	r3, r2
 80094ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80094be:	691b      	ldr	r3, [r3, #16]
 80094c0:	69ba      	ldr	r2, [r7, #24]
 80094c2:	0151      	lsls	r1, r2, #5
 80094c4:	69fa      	ldr	r2, [r7, #28]
 80094c6:	440a      	add	r2, r1
 80094c8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80094cc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80094d0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80094d2:	69bb      	ldr	r3, [r7, #24]
 80094d4:	015a      	lsls	r2, r3, #5
 80094d6:	69fb      	ldr	r3, [r7, #28]
 80094d8:	4413      	add	r3, r2
 80094da:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80094de:	691b      	ldr	r3, [r3, #16]
 80094e0:	69ba      	ldr	r2, [r7, #24]
 80094e2:	0151      	lsls	r1, r2, #5
 80094e4:	69fa      	ldr	r2, [r7, #28]
 80094e6:	440a      	add	r2, r1
 80094e8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80094ec:	0cdb      	lsrs	r3, r3, #19
 80094ee:	04db      	lsls	r3, r3, #19
 80094f0:	6113      	str	r3, [r2, #16]
 80094f2:	e074      	b.n	80095de <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80094f4:	69bb      	ldr	r3, [r7, #24]
 80094f6:	015a      	lsls	r2, r3, #5
 80094f8:	69fb      	ldr	r3, [r7, #28]
 80094fa:	4413      	add	r3, r2
 80094fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009500:	691b      	ldr	r3, [r3, #16]
 8009502:	69ba      	ldr	r2, [r7, #24]
 8009504:	0151      	lsls	r1, r2, #5
 8009506:	69fa      	ldr	r2, [r7, #28]
 8009508:	440a      	add	r2, r1
 800950a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800950e:	0cdb      	lsrs	r3, r3, #19
 8009510:	04db      	lsls	r3, r3, #19
 8009512:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009514:	69bb      	ldr	r3, [r7, #24]
 8009516:	015a      	lsls	r2, r3, #5
 8009518:	69fb      	ldr	r3, [r7, #28]
 800951a:	4413      	add	r3, r2
 800951c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009520:	691b      	ldr	r3, [r3, #16]
 8009522:	69ba      	ldr	r2, [r7, #24]
 8009524:	0151      	lsls	r1, r2, #5
 8009526:	69fa      	ldr	r2, [r7, #28]
 8009528:	440a      	add	r2, r1
 800952a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800952e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009532:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009536:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8009538:	69bb      	ldr	r3, [r7, #24]
 800953a:	015a      	lsls	r2, r3, #5
 800953c:	69fb      	ldr	r3, [r7, #28]
 800953e:	4413      	add	r3, r2
 8009540:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009544:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8009546:	68bb      	ldr	r3, [r7, #8]
 8009548:	6999      	ldr	r1, [r3, #24]
 800954a:	68bb      	ldr	r3, [r7, #8]
 800954c:	68db      	ldr	r3, [r3, #12]
 800954e:	440b      	add	r3, r1
 8009550:	1e59      	subs	r1, r3, #1
 8009552:	68bb      	ldr	r3, [r7, #8]
 8009554:	68db      	ldr	r3, [r3, #12]
 8009556:	fbb1 f3f3 	udiv	r3, r1, r3
 800955a:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800955c:	4b9d      	ldr	r3, [pc, #628]	; (80097d4 <USB_EPStartXfer+0x370>)
 800955e:	400b      	ands	r3, r1
 8009560:	69b9      	ldr	r1, [r7, #24]
 8009562:	0148      	lsls	r0, r1, #5
 8009564:	69f9      	ldr	r1, [r7, #28]
 8009566:	4401      	add	r1, r0
 8009568:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800956c:	4313      	orrs	r3, r2
 800956e:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8009570:	69bb      	ldr	r3, [r7, #24]
 8009572:	015a      	lsls	r2, r3, #5
 8009574:	69fb      	ldr	r3, [r7, #28]
 8009576:	4413      	add	r3, r2
 8009578:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800957c:	691a      	ldr	r2, [r3, #16]
 800957e:	68bb      	ldr	r3, [r7, #8]
 8009580:	699b      	ldr	r3, [r3, #24]
 8009582:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009586:	69b9      	ldr	r1, [r7, #24]
 8009588:	0148      	lsls	r0, r1, #5
 800958a:	69f9      	ldr	r1, [r7, #28]
 800958c:	4401      	add	r1, r0
 800958e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8009592:	4313      	orrs	r3, r2
 8009594:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8009596:	68bb      	ldr	r3, [r7, #8]
 8009598:	791b      	ldrb	r3, [r3, #4]
 800959a:	2b01      	cmp	r3, #1
 800959c:	d11f      	bne.n	80095de <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800959e:	69bb      	ldr	r3, [r7, #24]
 80095a0:	015a      	lsls	r2, r3, #5
 80095a2:	69fb      	ldr	r3, [r7, #28]
 80095a4:	4413      	add	r3, r2
 80095a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80095aa:	691b      	ldr	r3, [r3, #16]
 80095ac:	69ba      	ldr	r2, [r7, #24]
 80095ae:	0151      	lsls	r1, r2, #5
 80095b0:	69fa      	ldr	r2, [r7, #28]
 80095b2:	440a      	add	r2, r1
 80095b4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80095b8:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 80095bc:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 80095be:	69bb      	ldr	r3, [r7, #24]
 80095c0:	015a      	lsls	r2, r3, #5
 80095c2:	69fb      	ldr	r3, [r7, #28]
 80095c4:	4413      	add	r3, r2
 80095c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80095ca:	691b      	ldr	r3, [r3, #16]
 80095cc:	69ba      	ldr	r2, [r7, #24]
 80095ce:	0151      	lsls	r1, r2, #5
 80095d0:	69fa      	ldr	r2, [r7, #28]
 80095d2:	440a      	add	r2, r1
 80095d4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80095d8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80095dc:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 80095de:	79fb      	ldrb	r3, [r7, #7]
 80095e0:	2b01      	cmp	r3, #1
 80095e2:	d14b      	bne.n	800967c <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80095e4:	68bb      	ldr	r3, [r7, #8]
 80095e6:	695b      	ldr	r3, [r3, #20]
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	d009      	beq.n	8009600 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80095ec:	69bb      	ldr	r3, [r7, #24]
 80095ee:	015a      	lsls	r2, r3, #5
 80095f0:	69fb      	ldr	r3, [r7, #28]
 80095f2:	4413      	add	r3, r2
 80095f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80095f8:	461a      	mov	r2, r3
 80095fa:	68bb      	ldr	r3, [r7, #8]
 80095fc:	695b      	ldr	r3, [r3, #20]
 80095fe:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8009600:	68bb      	ldr	r3, [r7, #8]
 8009602:	791b      	ldrb	r3, [r3, #4]
 8009604:	2b01      	cmp	r3, #1
 8009606:	d128      	bne.n	800965a <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009608:	69fb      	ldr	r3, [r7, #28]
 800960a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800960e:	689b      	ldr	r3, [r3, #8]
 8009610:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009614:	2b00      	cmp	r3, #0
 8009616:	d110      	bne.n	800963a <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8009618:	69bb      	ldr	r3, [r7, #24]
 800961a:	015a      	lsls	r2, r3, #5
 800961c:	69fb      	ldr	r3, [r7, #28]
 800961e:	4413      	add	r3, r2
 8009620:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	69ba      	ldr	r2, [r7, #24]
 8009628:	0151      	lsls	r1, r2, #5
 800962a:	69fa      	ldr	r2, [r7, #28]
 800962c:	440a      	add	r2, r1
 800962e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009632:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009636:	6013      	str	r3, [r2, #0]
 8009638:	e00f      	b.n	800965a <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800963a:	69bb      	ldr	r3, [r7, #24]
 800963c:	015a      	lsls	r2, r3, #5
 800963e:	69fb      	ldr	r3, [r7, #28]
 8009640:	4413      	add	r3, r2
 8009642:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	69ba      	ldr	r2, [r7, #24]
 800964a:	0151      	lsls	r1, r2, #5
 800964c:	69fa      	ldr	r2, [r7, #28]
 800964e:	440a      	add	r2, r1
 8009650:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009654:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009658:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800965a:	69bb      	ldr	r3, [r7, #24]
 800965c:	015a      	lsls	r2, r3, #5
 800965e:	69fb      	ldr	r3, [r7, #28]
 8009660:	4413      	add	r3, r2
 8009662:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	69ba      	ldr	r2, [r7, #24]
 800966a:	0151      	lsls	r1, r2, #5
 800966c:	69fa      	ldr	r2, [r7, #28]
 800966e:	440a      	add	r2, r1
 8009670:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009674:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009678:	6013      	str	r3, [r2, #0]
 800967a:	e133      	b.n	80098e4 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800967c:	69bb      	ldr	r3, [r7, #24]
 800967e:	015a      	lsls	r2, r3, #5
 8009680:	69fb      	ldr	r3, [r7, #28]
 8009682:	4413      	add	r3, r2
 8009684:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	69ba      	ldr	r2, [r7, #24]
 800968c:	0151      	lsls	r1, r2, #5
 800968e:	69fa      	ldr	r2, [r7, #28]
 8009690:	440a      	add	r2, r1
 8009692:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009696:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800969a:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800969c:	68bb      	ldr	r3, [r7, #8]
 800969e:	791b      	ldrb	r3, [r3, #4]
 80096a0:	2b01      	cmp	r3, #1
 80096a2:	d015      	beq.n	80096d0 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80096a4:	68bb      	ldr	r3, [r7, #8]
 80096a6:	699b      	ldr	r3, [r3, #24]
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	f000 811b 	beq.w	80098e4 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80096ae:	69fb      	ldr	r3, [r7, #28]
 80096b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80096b4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80096b6:	68bb      	ldr	r3, [r7, #8]
 80096b8:	781b      	ldrb	r3, [r3, #0]
 80096ba:	f003 030f 	and.w	r3, r3, #15
 80096be:	2101      	movs	r1, #1
 80096c0:	fa01 f303 	lsl.w	r3, r1, r3
 80096c4:	69f9      	ldr	r1, [r7, #28]
 80096c6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80096ca:	4313      	orrs	r3, r2
 80096cc:	634b      	str	r3, [r1, #52]	; 0x34
 80096ce:	e109      	b.n	80098e4 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80096d0:	69fb      	ldr	r3, [r7, #28]
 80096d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80096d6:	689b      	ldr	r3, [r3, #8]
 80096d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d110      	bne.n	8009702 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80096e0:	69bb      	ldr	r3, [r7, #24]
 80096e2:	015a      	lsls	r2, r3, #5
 80096e4:	69fb      	ldr	r3, [r7, #28]
 80096e6:	4413      	add	r3, r2
 80096e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	69ba      	ldr	r2, [r7, #24]
 80096f0:	0151      	lsls	r1, r2, #5
 80096f2:	69fa      	ldr	r2, [r7, #28]
 80096f4:	440a      	add	r2, r1
 80096f6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80096fa:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80096fe:	6013      	str	r3, [r2, #0]
 8009700:	e00f      	b.n	8009722 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8009702:	69bb      	ldr	r3, [r7, #24]
 8009704:	015a      	lsls	r2, r3, #5
 8009706:	69fb      	ldr	r3, [r7, #28]
 8009708:	4413      	add	r3, r2
 800970a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	69ba      	ldr	r2, [r7, #24]
 8009712:	0151      	lsls	r1, r2, #5
 8009714:	69fa      	ldr	r2, [r7, #28]
 8009716:	440a      	add	r2, r1
 8009718:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800971c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009720:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8009722:	68bb      	ldr	r3, [r7, #8]
 8009724:	6919      	ldr	r1, [r3, #16]
 8009726:	68bb      	ldr	r3, [r7, #8]
 8009728:	781a      	ldrb	r2, [r3, #0]
 800972a:	68bb      	ldr	r3, [r7, #8]
 800972c:	699b      	ldr	r3, [r3, #24]
 800972e:	b298      	uxth	r0, r3
 8009730:	79fb      	ldrb	r3, [r7, #7]
 8009732:	9300      	str	r3, [sp, #0]
 8009734:	4603      	mov	r3, r0
 8009736:	68f8      	ldr	r0, [r7, #12]
 8009738:	f000 fade 	bl	8009cf8 <USB_WritePacket>
 800973c:	e0d2      	b.n	80098e4 <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800973e:	69bb      	ldr	r3, [r7, #24]
 8009740:	015a      	lsls	r2, r3, #5
 8009742:	69fb      	ldr	r3, [r7, #28]
 8009744:	4413      	add	r3, r2
 8009746:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800974a:	691b      	ldr	r3, [r3, #16]
 800974c:	69ba      	ldr	r2, [r7, #24]
 800974e:	0151      	lsls	r1, r2, #5
 8009750:	69fa      	ldr	r2, [r7, #28]
 8009752:	440a      	add	r2, r1
 8009754:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009758:	0cdb      	lsrs	r3, r3, #19
 800975a:	04db      	lsls	r3, r3, #19
 800975c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800975e:	69bb      	ldr	r3, [r7, #24]
 8009760:	015a      	lsls	r2, r3, #5
 8009762:	69fb      	ldr	r3, [r7, #28]
 8009764:	4413      	add	r3, r2
 8009766:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800976a:	691b      	ldr	r3, [r3, #16]
 800976c:	69ba      	ldr	r2, [r7, #24]
 800976e:	0151      	lsls	r1, r2, #5
 8009770:	69fa      	ldr	r2, [r7, #28]
 8009772:	440a      	add	r2, r1
 8009774:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009778:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800977c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009780:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8009782:	68bb      	ldr	r3, [r7, #8]
 8009784:	699b      	ldr	r3, [r3, #24]
 8009786:	2b00      	cmp	r3, #0
 8009788:	d126      	bne.n	80097d8 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800978a:	69bb      	ldr	r3, [r7, #24]
 800978c:	015a      	lsls	r2, r3, #5
 800978e:	69fb      	ldr	r3, [r7, #28]
 8009790:	4413      	add	r3, r2
 8009792:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009796:	691a      	ldr	r2, [r3, #16]
 8009798:	68bb      	ldr	r3, [r7, #8]
 800979a:	68db      	ldr	r3, [r3, #12]
 800979c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80097a0:	69b9      	ldr	r1, [r7, #24]
 80097a2:	0148      	lsls	r0, r1, #5
 80097a4:	69f9      	ldr	r1, [r7, #28]
 80097a6:	4401      	add	r1, r0
 80097a8:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80097ac:	4313      	orrs	r3, r2
 80097ae:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80097b0:	69bb      	ldr	r3, [r7, #24]
 80097b2:	015a      	lsls	r2, r3, #5
 80097b4:	69fb      	ldr	r3, [r7, #28]
 80097b6:	4413      	add	r3, r2
 80097b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80097bc:	691b      	ldr	r3, [r3, #16]
 80097be:	69ba      	ldr	r2, [r7, #24]
 80097c0:	0151      	lsls	r1, r2, #5
 80097c2:	69fa      	ldr	r2, [r7, #28]
 80097c4:	440a      	add	r2, r1
 80097c6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80097ca:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80097ce:	6113      	str	r3, [r2, #16]
 80097d0:	e03a      	b.n	8009848 <USB_EPStartXfer+0x3e4>
 80097d2:	bf00      	nop
 80097d4:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80097d8:	68bb      	ldr	r3, [r7, #8]
 80097da:	699a      	ldr	r2, [r3, #24]
 80097dc:	68bb      	ldr	r3, [r7, #8]
 80097de:	68db      	ldr	r3, [r3, #12]
 80097e0:	4413      	add	r3, r2
 80097e2:	1e5a      	subs	r2, r3, #1
 80097e4:	68bb      	ldr	r3, [r7, #8]
 80097e6:	68db      	ldr	r3, [r3, #12]
 80097e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80097ec:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 80097ee:	68bb      	ldr	r3, [r7, #8]
 80097f0:	68db      	ldr	r3, [r3, #12]
 80097f2:	8afa      	ldrh	r2, [r7, #22]
 80097f4:	fb03 f202 	mul.w	r2, r3, r2
 80097f8:	68bb      	ldr	r3, [r7, #8]
 80097fa:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80097fc:	69bb      	ldr	r3, [r7, #24]
 80097fe:	015a      	lsls	r2, r3, #5
 8009800:	69fb      	ldr	r3, [r7, #28]
 8009802:	4413      	add	r3, r2
 8009804:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009808:	691a      	ldr	r2, [r3, #16]
 800980a:	8afb      	ldrh	r3, [r7, #22]
 800980c:	04d9      	lsls	r1, r3, #19
 800980e:	4b38      	ldr	r3, [pc, #224]	; (80098f0 <USB_EPStartXfer+0x48c>)
 8009810:	400b      	ands	r3, r1
 8009812:	69b9      	ldr	r1, [r7, #24]
 8009814:	0148      	lsls	r0, r1, #5
 8009816:	69f9      	ldr	r1, [r7, #28]
 8009818:	4401      	add	r1, r0
 800981a:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800981e:	4313      	orrs	r3, r2
 8009820:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8009822:	69bb      	ldr	r3, [r7, #24]
 8009824:	015a      	lsls	r2, r3, #5
 8009826:	69fb      	ldr	r3, [r7, #28]
 8009828:	4413      	add	r3, r2
 800982a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800982e:	691a      	ldr	r2, [r3, #16]
 8009830:	68bb      	ldr	r3, [r7, #8]
 8009832:	69db      	ldr	r3, [r3, #28]
 8009834:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009838:	69b9      	ldr	r1, [r7, #24]
 800983a:	0148      	lsls	r0, r1, #5
 800983c:	69f9      	ldr	r1, [r7, #28]
 800983e:	4401      	add	r1, r0
 8009840:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8009844:	4313      	orrs	r3, r2
 8009846:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8009848:	79fb      	ldrb	r3, [r7, #7]
 800984a:	2b01      	cmp	r3, #1
 800984c:	d10d      	bne.n	800986a <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800984e:	68bb      	ldr	r3, [r7, #8]
 8009850:	691b      	ldr	r3, [r3, #16]
 8009852:	2b00      	cmp	r3, #0
 8009854:	d009      	beq.n	800986a <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8009856:	68bb      	ldr	r3, [r7, #8]
 8009858:	6919      	ldr	r1, [r3, #16]
 800985a:	69bb      	ldr	r3, [r7, #24]
 800985c:	015a      	lsls	r2, r3, #5
 800985e:	69fb      	ldr	r3, [r7, #28]
 8009860:	4413      	add	r3, r2
 8009862:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009866:	460a      	mov	r2, r1
 8009868:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800986a:	68bb      	ldr	r3, [r7, #8]
 800986c:	791b      	ldrb	r3, [r3, #4]
 800986e:	2b01      	cmp	r3, #1
 8009870:	d128      	bne.n	80098c4 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009872:	69fb      	ldr	r3, [r7, #28]
 8009874:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009878:	689b      	ldr	r3, [r3, #8]
 800987a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800987e:	2b00      	cmp	r3, #0
 8009880:	d110      	bne.n	80098a4 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8009882:	69bb      	ldr	r3, [r7, #24]
 8009884:	015a      	lsls	r2, r3, #5
 8009886:	69fb      	ldr	r3, [r7, #28]
 8009888:	4413      	add	r3, r2
 800988a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	69ba      	ldr	r2, [r7, #24]
 8009892:	0151      	lsls	r1, r2, #5
 8009894:	69fa      	ldr	r2, [r7, #28]
 8009896:	440a      	add	r2, r1
 8009898:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800989c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80098a0:	6013      	str	r3, [r2, #0]
 80098a2:	e00f      	b.n	80098c4 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80098a4:	69bb      	ldr	r3, [r7, #24]
 80098a6:	015a      	lsls	r2, r3, #5
 80098a8:	69fb      	ldr	r3, [r7, #28]
 80098aa:	4413      	add	r3, r2
 80098ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	69ba      	ldr	r2, [r7, #24]
 80098b4:	0151      	lsls	r1, r2, #5
 80098b6:	69fa      	ldr	r2, [r7, #28]
 80098b8:	440a      	add	r2, r1
 80098ba:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80098be:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80098c2:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80098c4:	69bb      	ldr	r3, [r7, #24]
 80098c6:	015a      	lsls	r2, r3, #5
 80098c8:	69fb      	ldr	r3, [r7, #28]
 80098ca:	4413      	add	r3, r2
 80098cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	69ba      	ldr	r2, [r7, #24]
 80098d4:	0151      	lsls	r1, r2, #5
 80098d6:	69fa      	ldr	r2, [r7, #28]
 80098d8:	440a      	add	r2, r1
 80098da:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80098de:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80098e2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80098e4:	2300      	movs	r3, #0
}
 80098e6:	4618      	mov	r0, r3
 80098e8:	3720      	adds	r7, #32
 80098ea:	46bd      	mov	sp, r7
 80098ec:	bd80      	pop	{r7, pc}
 80098ee:	bf00      	nop
 80098f0:	1ff80000 	.word	0x1ff80000

080098f4 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80098f4:	b480      	push	{r7}
 80098f6:	b087      	sub	sp, #28
 80098f8:	af00      	add	r7, sp, #0
 80098fa:	60f8      	str	r0, [r7, #12]
 80098fc:	60b9      	str	r1, [r7, #8]
 80098fe:	4613      	mov	r3, r2
 8009900:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8009906:	68bb      	ldr	r3, [r7, #8]
 8009908:	781b      	ldrb	r3, [r3, #0]
 800990a:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800990c:	68bb      	ldr	r3, [r7, #8]
 800990e:	785b      	ldrb	r3, [r3, #1]
 8009910:	2b01      	cmp	r3, #1
 8009912:	f040 80ce 	bne.w	8009ab2 <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8009916:	68bb      	ldr	r3, [r7, #8]
 8009918:	699b      	ldr	r3, [r3, #24]
 800991a:	2b00      	cmp	r3, #0
 800991c:	d132      	bne.n	8009984 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800991e:	693b      	ldr	r3, [r7, #16]
 8009920:	015a      	lsls	r2, r3, #5
 8009922:	697b      	ldr	r3, [r7, #20]
 8009924:	4413      	add	r3, r2
 8009926:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800992a:	691b      	ldr	r3, [r3, #16]
 800992c:	693a      	ldr	r2, [r7, #16]
 800992e:	0151      	lsls	r1, r2, #5
 8009930:	697a      	ldr	r2, [r7, #20]
 8009932:	440a      	add	r2, r1
 8009934:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009938:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800993c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009940:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009942:	693b      	ldr	r3, [r7, #16]
 8009944:	015a      	lsls	r2, r3, #5
 8009946:	697b      	ldr	r3, [r7, #20]
 8009948:	4413      	add	r3, r2
 800994a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800994e:	691b      	ldr	r3, [r3, #16]
 8009950:	693a      	ldr	r2, [r7, #16]
 8009952:	0151      	lsls	r1, r2, #5
 8009954:	697a      	ldr	r2, [r7, #20]
 8009956:	440a      	add	r2, r1
 8009958:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800995c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009960:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009962:	693b      	ldr	r3, [r7, #16]
 8009964:	015a      	lsls	r2, r3, #5
 8009966:	697b      	ldr	r3, [r7, #20]
 8009968:	4413      	add	r3, r2
 800996a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800996e:	691b      	ldr	r3, [r3, #16]
 8009970:	693a      	ldr	r2, [r7, #16]
 8009972:	0151      	lsls	r1, r2, #5
 8009974:	697a      	ldr	r2, [r7, #20]
 8009976:	440a      	add	r2, r1
 8009978:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800997c:	0cdb      	lsrs	r3, r3, #19
 800997e:	04db      	lsls	r3, r3, #19
 8009980:	6113      	str	r3, [r2, #16]
 8009982:	e04e      	b.n	8009a22 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009984:	693b      	ldr	r3, [r7, #16]
 8009986:	015a      	lsls	r2, r3, #5
 8009988:	697b      	ldr	r3, [r7, #20]
 800998a:	4413      	add	r3, r2
 800998c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009990:	691b      	ldr	r3, [r3, #16]
 8009992:	693a      	ldr	r2, [r7, #16]
 8009994:	0151      	lsls	r1, r2, #5
 8009996:	697a      	ldr	r2, [r7, #20]
 8009998:	440a      	add	r2, r1
 800999a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800999e:	0cdb      	lsrs	r3, r3, #19
 80099a0:	04db      	lsls	r3, r3, #19
 80099a2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80099a4:	693b      	ldr	r3, [r7, #16]
 80099a6:	015a      	lsls	r2, r3, #5
 80099a8:	697b      	ldr	r3, [r7, #20]
 80099aa:	4413      	add	r3, r2
 80099ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80099b0:	691b      	ldr	r3, [r3, #16]
 80099b2:	693a      	ldr	r2, [r7, #16]
 80099b4:	0151      	lsls	r1, r2, #5
 80099b6:	697a      	ldr	r2, [r7, #20]
 80099b8:	440a      	add	r2, r1
 80099ba:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80099be:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80099c2:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80099c6:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 80099c8:	68bb      	ldr	r3, [r7, #8]
 80099ca:	699a      	ldr	r2, [r3, #24]
 80099cc:	68bb      	ldr	r3, [r7, #8]
 80099ce:	68db      	ldr	r3, [r3, #12]
 80099d0:	429a      	cmp	r2, r3
 80099d2:	d903      	bls.n	80099dc <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 80099d4:	68bb      	ldr	r3, [r7, #8]
 80099d6:	68da      	ldr	r2, [r3, #12]
 80099d8:	68bb      	ldr	r3, [r7, #8]
 80099da:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80099dc:	693b      	ldr	r3, [r7, #16]
 80099de:	015a      	lsls	r2, r3, #5
 80099e0:	697b      	ldr	r3, [r7, #20]
 80099e2:	4413      	add	r3, r2
 80099e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80099e8:	691b      	ldr	r3, [r3, #16]
 80099ea:	693a      	ldr	r2, [r7, #16]
 80099ec:	0151      	lsls	r1, r2, #5
 80099ee:	697a      	ldr	r2, [r7, #20]
 80099f0:	440a      	add	r2, r1
 80099f2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80099f6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80099fa:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80099fc:	693b      	ldr	r3, [r7, #16]
 80099fe:	015a      	lsls	r2, r3, #5
 8009a00:	697b      	ldr	r3, [r7, #20]
 8009a02:	4413      	add	r3, r2
 8009a04:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009a08:	691a      	ldr	r2, [r3, #16]
 8009a0a:	68bb      	ldr	r3, [r7, #8]
 8009a0c:	699b      	ldr	r3, [r3, #24]
 8009a0e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009a12:	6939      	ldr	r1, [r7, #16]
 8009a14:	0148      	lsls	r0, r1, #5
 8009a16:	6979      	ldr	r1, [r7, #20]
 8009a18:	4401      	add	r1, r0
 8009a1a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8009a1e:	4313      	orrs	r3, r2
 8009a20:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8009a22:	79fb      	ldrb	r3, [r7, #7]
 8009a24:	2b01      	cmp	r3, #1
 8009a26:	d11e      	bne.n	8009a66 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8009a28:	68bb      	ldr	r3, [r7, #8]
 8009a2a:	695b      	ldr	r3, [r3, #20]
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	d009      	beq.n	8009a44 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8009a30:	693b      	ldr	r3, [r7, #16]
 8009a32:	015a      	lsls	r2, r3, #5
 8009a34:	697b      	ldr	r3, [r7, #20]
 8009a36:	4413      	add	r3, r2
 8009a38:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009a3c:	461a      	mov	r2, r3
 8009a3e:	68bb      	ldr	r3, [r7, #8]
 8009a40:	695b      	ldr	r3, [r3, #20]
 8009a42:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009a44:	693b      	ldr	r3, [r7, #16]
 8009a46:	015a      	lsls	r2, r3, #5
 8009a48:	697b      	ldr	r3, [r7, #20]
 8009a4a:	4413      	add	r3, r2
 8009a4c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	693a      	ldr	r2, [r7, #16]
 8009a54:	0151      	lsls	r1, r2, #5
 8009a56:	697a      	ldr	r2, [r7, #20]
 8009a58:	440a      	add	r2, r1
 8009a5a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009a5e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009a62:	6013      	str	r3, [r2, #0]
 8009a64:	e097      	b.n	8009b96 <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009a66:	693b      	ldr	r3, [r7, #16]
 8009a68:	015a      	lsls	r2, r3, #5
 8009a6a:	697b      	ldr	r3, [r7, #20]
 8009a6c:	4413      	add	r3, r2
 8009a6e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	693a      	ldr	r2, [r7, #16]
 8009a76:	0151      	lsls	r1, r2, #5
 8009a78:	697a      	ldr	r2, [r7, #20]
 8009a7a:	440a      	add	r2, r1
 8009a7c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009a80:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009a84:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8009a86:	68bb      	ldr	r3, [r7, #8]
 8009a88:	699b      	ldr	r3, [r3, #24]
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	f000 8083 	beq.w	8009b96 <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8009a90:	697b      	ldr	r3, [r7, #20]
 8009a92:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009a96:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009a98:	68bb      	ldr	r3, [r7, #8]
 8009a9a:	781b      	ldrb	r3, [r3, #0]
 8009a9c:	f003 030f 	and.w	r3, r3, #15
 8009aa0:	2101      	movs	r1, #1
 8009aa2:	fa01 f303 	lsl.w	r3, r1, r3
 8009aa6:	6979      	ldr	r1, [r7, #20]
 8009aa8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009aac:	4313      	orrs	r3, r2
 8009aae:	634b      	str	r3, [r1, #52]	; 0x34
 8009ab0:	e071      	b.n	8009b96 <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8009ab2:	693b      	ldr	r3, [r7, #16]
 8009ab4:	015a      	lsls	r2, r3, #5
 8009ab6:	697b      	ldr	r3, [r7, #20]
 8009ab8:	4413      	add	r3, r2
 8009aba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009abe:	691b      	ldr	r3, [r3, #16]
 8009ac0:	693a      	ldr	r2, [r7, #16]
 8009ac2:	0151      	lsls	r1, r2, #5
 8009ac4:	697a      	ldr	r2, [r7, #20]
 8009ac6:	440a      	add	r2, r1
 8009ac8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009acc:	0cdb      	lsrs	r3, r3, #19
 8009ace:	04db      	lsls	r3, r3, #19
 8009ad0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8009ad2:	693b      	ldr	r3, [r7, #16]
 8009ad4:	015a      	lsls	r2, r3, #5
 8009ad6:	697b      	ldr	r3, [r7, #20]
 8009ad8:	4413      	add	r3, r2
 8009ada:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009ade:	691b      	ldr	r3, [r3, #16]
 8009ae0:	693a      	ldr	r2, [r7, #16]
 8009ae2:	0151      	lsls	r1, r2, #5
 8009ae4:	697a      	ldr	r2, [r7, #20]
 8009ae6:	440a      	add	r2, r1
 8009ae8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009aec:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009af0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009af4:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8009af6:	68bb      	ldr	r3, [r7, #8]
 8009af8:	699b      	ldr	r3, [r3, #24]
 8009afa:	2b00      	cmp	r3, #0
 8009afc:	d003      	beq.n	8009b06 <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 8009afe:	68bb      	ldr	r3, [r7, #8]
 8009b00:	68da      	ldr	r2, [r3, #12]
 8009b02:	68bb      	ldr	r3, [r7, #8]
 8009b04:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 8009b06:	68bb      	ldr	r3, [r7, #8]
 8009b08:	68da      	ldr	r2, [r3, #12]
 8009b0a:	68bb      	ldr	r3, [r7, #8]
 8009b0c:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009b0e:	693b      	ldr	r3, [r7, #16]
 8009b10:	015a      	lsls	r2, r3, #5
 8009b12:	697b      	ldr	r3, [r7, #20]
 8009b14:	4413      	add	r3, r2
 8009b16:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009b1a:	691b      	ldr	r3, [r3, #16]
 8009b1c:	693a      	ldr	r2, [r7, #16]
 8009b1e:	0151      	lsls	r1, r2, #5
 8009b20:	697a      	ldr	r2, [r7, #20]
 8009b22:	440a      	add	r2, r1
 8009b24:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009b28:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009b2c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8009b2e:	693b      	ldr	r3, [r7, #16]
 8009b30:	015a      	lsls	r2, r3, #5
 8009b32:	697b      	ldr	r3, [r7, #20]
 8009b34:	4413      	add	r3, r2
 8009b36:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009b3a:	691a      	ldr	r2, [r3, #16]
 8009b3c:	68bb      	ldr	r3, [r7, #8]
 8009b3e:	69db      	ldr	r3, [r3, #28]
 8009b40:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009b44:	6939      	ldr	r1, [r7, #16]
 8009b46:	0148      	lsls	r0, r1, #5
 8009b48:	6979      	ldr	r1, [r7, #20]
 8009b4a:	4401      	add	r1, r0
 8009b4c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8009b50:	4313      	orrs	r3, r2
 8009b52:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8009b54:	79fb      	ldrb	r3, [r7, #7]
 8009b56:	2b01      	cmp	r3, #1
 8009b58:	d10d      	bne.n	8009b76 <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8009b5a:	68bb      	ldr	r3, [r7, #8]
 8009b5c:	691b      	ldr	r3, [r3, #16]
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	d009      	beq.n	8009b76 <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8009b62:	68bb      	ldr	r3, [r7, #8]
 8009b64:	6919      	ldr	r1, [r3, #16]
 8009b66:	693b      	ldr	r3, [r7, #16]
 8009b68:	015a      	lsls	r2, r3, #5
 8009b6a:	697b      	ldr	r3, [r7, #20]
 8009b6c:	4413      	add	r3, r2
 8009b6e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009b72:	460a      	mov	r2, r1
 8009b74:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8009b76:	693b      	ldr	r3, [r7, #16]
 8009b78:	015a      	lsls	r2, r3, #5
 8009b7a:	697b      	ldr	r3, [r7, #20]
 8009b7c:	4413      	add	r3, r2
 8009b7e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	693a      	ldr	r2, [r7, #16]
 8009b86:	0151      	lsls	r1, r2, #5
 8009b88:	697a      	ldr	r2, [r7, #20]
 8009b8a:	440a      	add	r2, r1
 8009b8c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009b90:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009b94:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009b96:	2300      	movs	r3, #0
}
 8009b98:	4618      	mov	r0, r3
 8009b9a:	371c      	adds	r7, #28
 8009b9c:	46bd      	mov	sp, r7
 8009b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ba2:	4770      	bx	lr

08009ba4 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009ba4:	b480      	push	{r7}
 8009ba6:	b087      	sub	sp, #28
 8009ba8:	af00      	add	r7, sp, #0
 8009baa:	6078      	str	r0, [r7, #4]
 8009bac:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8009bae:	2300      	movs	r3, #0
 8009bb0:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8009bb2:	2300      	movs	r3, #0
 8009bb4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009bba:	683b      	ldr	r3, [r7, #0]
 8009bbc:	785b      	ldrb	r3, [r3, #1]
 8009bbe:	2b01      	cmp	r3, #1
 8009bc0:	d14a      	bne.n	8009c58 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009bc2:	683b      	ldr	r3, [r7, #0]
 8009bc4:	781b      	ldrb	r3, [r3, #0]
 8009bc6:	015a      	lsls	r2, r3, #5
 8009bc8:	693b      	ldr	r3, [r7, #16]
 8009bca:	4413      	add	r3, r2
 8009bcc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009bd6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009bda:	f040 8086 	bne.w	8009cea <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8009bde:	683b      	ldr	r3, [r7, #0]
 8009be0:	781b      	ldrb	r3, [r3, #0]
 8009be2:	015a      	lsls	r2, r3, #5
 8009be4:	693b      	ldr	r3, [r7, #16]
 8009be6:	4413      	add	r3, r2
 8009be8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	683a      	ldr	r2, [r7, #0]
 8009bf0:	7812      	ldrb	r2, [r2, #0]
 8009bf2:	0151      	lsls	r1, r2, #5
 8009bf4:	693a      	ldr	r2, [r7, #16]
 8009bf6:	440a      	add	r2, r1
 8009bf8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009bfc:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8009c00:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8009c02:	683b      	ldr	r3, [r7, #0]
 8009c04:	781b      	ldrb	r3, [r3, #0]
 8009c06:	015a      	lsls	r2, r3, #5
 8009c08:	693b      	ldr	r3, [r7, #16]
 8009c0a:	4413      	add	r3, r2
 8009c0c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	683a      	ldr	r2, [r7, #0]
 8009c14:	7812      	ldrb	r2, [r2, #0]
 8009c16:	0151      	lsls	r1, r2, #5
 8009c18:	693a      	ldr	r2, [r7, #16]
 8009c1a:	440a      	add	r2, r1
 8009c1c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009c20:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009c24:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	3301      	adds	r3, #1
 8009c2a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	f242 7210 	movw	r2, #10000	; 0x2710
 8009c32:	4293      	cmp	r3, r2
 8009c34:	d902      	bls.n	8009c3c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8009c36:	2301      	movs	r3, #1
 8009c38:	75fb      	strb	r3, [r7, #23]
          break;
 8009c3a:	e056      	b.n	8009cea <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8009c3c:	683b      	ldr	r3, [r7, #0]
 8009c3e:	781b      	ldrb	r3, [r3, #0]
 8009c40:	015a      	lsls	r2, r3, #5
 8009c42:	693b      	ldr	r3, [r7, #16]
 8009c44:	4413      	add	r3, r2
 8009c46:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009c50:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009c54:	d0e7      	beq.n	8009c26 <USB_EPStopXfer+0x82>
 8009c56:	e048      	b.n	8009cea <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009c58:	683b      	ldr	r3, [r7, #0]
 8009c5a:	781b      	ldrb	r3, [r3, #0]
 8009c5c:	015a      	lsls	r2, r3, #5
 8009c5e:	693b      	ldr	r3, [r7, #16]
 8009c60:	4413      	add	r3, r2
 8009c62:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009c6c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009c70:	d13b      	bne.n	8009cea <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8009c72:	683b      	ldr	r3, [r7, #0]
 8009c74:	781b      	ldrb	r3, [r3, #0]
 8009c76:	015a      	lsls	r2, r3, #5
 8009c78:	693b      	ldr	r3, [r7, #16]
 8009c7a:	4413      	add	r3, r2
 8009c7c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	683a      	ldr	r2, [r7, #0]
 8009c84:	7812      	ldrb	r2, [r2, #0]
 8009c86:	0151      	lsls	r1, r2, #5
 8009c88:	693a      	ldr	r2, [r7, #16]
 8009c8a:	440a      	add	r2, r1
 8009c8c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009c90:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8009c94:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8009c96:	683b      	ldr	r3, [r7, #0]
 8009c98:	781b      	ldrb	r3, [r3, #0]
 8009c9a:	015a      	lsls	r2, r3, #5
 8009c9c:	693b      	ldr	r3, [r7, #16]
 8009c9e:	4413      	add	r3, r2
 8009ca0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	683a      	ldr	r2, [r7, #0]
 8009ca8:	7812      	ldrb	r2, [r2, #0]
 8009caa:	0151      	lsls	r1, r2, #5
 8009cac:	693a      	ldr	r2, [r7, #16]
 8009cae:	440a      	add	r2, r1
 8009cb0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009cb4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009cb8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	3301      	adds	r3, #1
 8009cbe:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8009cc0:	68fb      	ldr	r3, [r7, #12]
 8009cc2:	f242 7210 	movw	r2, #10000	; 0x2710
 8009cc6:	4293      	cmp	r3, r2
 8009cc8:	d902      	bls.n	8009cd0 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8009cca:	2301      	movs	r3, #1
 8009ccc:	75fb      	strb	r3, [r7, #23]
          break;
 8009cce:	e00c      	b.n	8009cea <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8009cd0:	683b      	ldr	r3, [r7, #0]
 8009cd2:	781b      	ldrb	r3, [r3, #0]
 8009cd4:	015a      	lsls	r2, r3, #5
 8009cd6:	693b      	ldr	r3, [r7, #16]
 8009cd8:	4413      	add	r3, r2
 8009cda:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009ce4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009ce8:	d0e7      	beq.n	8009cba <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8009cea:	7dfb      	ldrb	r3, [r7, #23]
}
 8009cec:	4618      	mov	r0, r3
 8009cee:	371c      	adds	r7, #28
 8009cf0:	46bd      	mov	sp, r7
 8009cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cf6:	4770      	bx	lr

08009cf8 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8009cf8:	b480      	push	{r7}
 8009cfa:	b089      	sub	sp, #36	; 0x24
 8009cfc:	af00      	add	r7, sp, #0
 8009cfe:	60f8      	str	r0, [r7, #12]
 8009d00:	60b9      	str	r1, [r7, #8]
 8009d02:	4611      	mov	r1, r2
 8009d04:	461a      	mov	r2, r3
 8009d06:	460b      	mov	r3, r1
 8009d08:	71fb      	strb	r3, [r7, #7]
 8009d0a:	4613      	mov	r3, r2
 8009d0c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8009d12:	68bb      	ldr	r3, [r7, #8]
 8009d14:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8009d16:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	d123      	bne.n	8009d66 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8009d1e:	88bb      	ldrh	r3, [r7, #4]
 8009d20:	3303      	adds	r3, #3
 8009d22:	089b      	lsrs	r3, r3, #2
 8009d24:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8009d26:	2300      	movs	r3, #0
 8009d28:	61bb      	str	r3, [r7, #24]
 8009d2a:	e018      	b.n	8009d5e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8009d2c:	79fb      	ldrb	r3, [r7, #7]
 8009d2e:	031a      	lsls	r2, r3, #12
 8009d30:	697b      	ldr	r3, [r7, #20]
 8009d32:	4413      	add	r3, r2
 8009d34:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009d38:	461a      	mov	r2, r3
 8009d3a:	69fb      	ldr	r3, [r7, #28]
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8009d40:	69fb      	ldr	r3, [r7, #28]
 8009d42:	3301      	adds	r3, #1
 8009d44:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009d46:	69fb      	ldr	r3, [r7, #28]
 8009d48:	3301      	adds	r3, #1
 8009d4a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009d4c:	69fb      	ldr	r3, [r7, #28]
 8009d4e:	3301      	adds	r3, #1
 8009d50:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009d52:	69fb      	ldr	r3, [r7, #28]
 8009d54:	3301      	adds	r3, #1
 8009d56:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8009d58:	69bb      	ldr	r3, [r7, #24]
 8009d5a:	3301      	adds	r3, #1
 8009d5c:	61bb      	str	r3, [r7, #24]
 8009d5e:	69ba      	ldr	r2, [r7, #24]
 8009d60:	693b      	ldr	r3, [r7, #16]
 8009d62:	429a      	cmp	r2, r3
 8009d64:	d3e2      	bcc.n	8009d2c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8009d66:	2300      	movs	r3, #0
}
 8009d68:	4618      	mov	r0, r3
 8009d6a:	3724      	adds	r7, #36	; 0x24
 8009d6c:	46bd      	mov	sp, r7
 8009d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d72:	4770      	bx	lr

08009d74 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8009d74:	b480      	push	{r7}
 8009d76:	b08b      	sub	sp, #44	; 0x2c
 8009d78:	af00      	add	r7, sp, #0
 8009d7a:	60f8      	str	r0, [r7, #12]
 8009d7c:	60b9      	str	r1, [r7, #8]
 8009d7e:	4613      	mov	r3, r2
 8009d80:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8009d86:	68bb      	ldr	r3, [r7, #8]
 8009d88:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8009d8a:	88fb      	ldrh	r3, [r7, #6]
 8009d8c:	089b      	lsrs	r3, r3, #2
 8009d8e:	b29b      	uxth	r3, r3
 8009d90:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8009d92:	88fb      	ldrh	r3, [r7, #6]
 8009d94:	f003 0303 	and.w	r3, r3, #3
 8009d98:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8009d9a:	2300      	movs	r3, #0
 8009d9c:	623b      	str	r3, [r7, #32]
 8009d9e:	e014      	b.n	8009dca <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8009da0:	69bb      	ldr	r3, [r7, #24]
 8009da2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009da6:	681a      	ldr	r2, [r3, #0]
 8009da8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009daa:	601a      	str	r2, [r3, #0]
    pDest++;
 8009dac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dae:	3301      	adds	r3, #1
 8009db0:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8009db2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009db4:	3301      	adds	r3, #1
 8009db6:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8009db8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dba:	3301      	adds	r3, #1
 8009dbc:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8009dbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dc0:	3301      	adds	r3, #1
 8009dc2:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8009dc4:	6a3b      	ldr	r3, [r7, #32]
 8009dc6:	3301      	adds	r3, #1
 8009dc8:	623b      	str	r3, [r7, #32]
 8009dca:	6a3a      	ldr	r2, [r7, #32]
 8009dcc:	697b      	ldr	r3, [r7, #20]
 8009dce:	429a      	cmp	r2, r3
 8009dd0:	d3e6      	bcc.n	8009da0 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8009dd2:	8bfb      	ldrh	r3, [r7, #30]
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	d01e      	beq.n	8009e16 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8009dd8:	2300      	movs	r3, #0
 8009dda:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8009ddc:	69bb      	ldr	r3, [r7, #24]
 8009dde:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009de2:	461a      	mov	r2, r3
 8009de4:	f107 0310 	add.w	r3, r7, #16
 8009de8:	6812      	ldr	r2, [r2, #0]
 8009dea:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8009dec:	693a      	ldr	r2, [r7, #16]
 8009dee:	6a3b      	ldr	r3, [r7, #32]
 8009df0:	b2db      	uxtb	r3, r3
 8009df2:	00db      	lsls	r3, r3, #3
 8009df4:	fa22 f303 	lsr.w	r3, r2, r3
 8009df8:	b2da      	uxtb	r2, r3
 8009dfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dfc:	701a      	strb	r2, [r3, #0]
      i++;
 8009dfe:	6a3b      	ldr	r3, [r7, #32]
 8009e00:	3301      	adds	r3, #1
 8009e02:	623b      	str	r3, [r7, #32]
      pDest++;
 8009e04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e06:	3301      	adds	r3, #1
 8009e08:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8009e0a:	8bfb      	ldrh	r3, [r7, #30]
 8009e0c:	3b01      	subs	r3, #1
 8009e0e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8009e10:	8bfb      	ldrh	r3, [r7, #30]
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d1ea      	bne.n	8009dec <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8009e16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009e18:	4618      	mov	r0, r3
 8009e1a:	372c      	adds	r7, #44	; 0x2c
 8009e1c:	46bd      	mov	sp, r7
 8009e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e22:	4770      	bx	lr

08009e24 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009e24:	b480      	push	{r7}
 8009e26:	b085      	sub	sp, #20
 8009e28:	af00      	add	r7, sp, #0
 8009e2a:	6078      	str	r0, [r7, #4]
 8009e2c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009e32:	683b      	ldr	r3, [r7, #0]
 8009e34:	781b      	ldrb	r3, [r3, #0]
 8009e36:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009e38:	683b      	ldr	r3, [r7, #0]
 8009e3a:	785b      	ldrb	r3, [r3, #1]
 8009e3c:	2b01      	cmp	r3, #1
 8009e3e:	d12c      	bne.n	8009e9a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009e40:	68bb      	ldr	r3, [r7, #8]
 8009e42:	015a      	lsls	r2, r3, #5
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	4413      	add	r3, r2
 8009e48:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009e4c:	681b      	ldr	r3, [r3, #0]
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	db12      	blt.n	8009e78 <USB_EPSetStall+0x54>
 8009e52:	68bb      	ldr	r3, [r7, #8]
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d00f      	beq.n	8009e78 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8009e58:	68bb      	ldr	r3, [r7, #8]
 8009e5a:	015a      	lsls	r2, r3, #5
 8009e5c:	68fb      	ldr	r3, [r7, #12]
 8009e5e:	4413      	add	r3, r2
 8009e60:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	68ba      	ldr	r2, [r7, #8]
 8009e68:	0151      	lsls	r1, r2, #5
 8009e6a:	68fa      	ldr	r2, [r7, #12]
 8009e6c:	440a      	add	r2, r1
 8009e6e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009e72:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8009e76:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8009e78:	68bb      	ldr	r3, [r7, #8]
 8009e7a:	015a      	lsls	r2, r3, #5
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	4413      	add	r3, r2
 8009e80:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	68ba      	ldr	r2, [r7, #8]
 8009e88:	0151      	lsls	r1, r2, #5
 8009e8a:	68fa      	ldr	r2, [r7, #12]
 8009e8c:	440a      	add	r2, r1
 8009e8e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009e92:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009e96:	6013      	str	r3, [r2, #0]
 8009e98:	e02b      	b.n	8009ef2 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009e9a:	68bb      	ldr	r3, [r7, #8]
 8009e9c:	015a      	lsls	r2, r3, #5
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	4413      	add	r3, r2
 8009ea2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	db12      	blt.n	8009ed2 <USB_EPSetStall+0xae>
 8009eac:	68bb      	ldr	r3, [r7, #8]
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	d00f      	beq.n	8009ed2 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8009eb2:	68bb      	ldr	r3, [r7, #8]
 8009eb4:	015a      	lsls	r2, r3, #5
 8009eb6:	68fb      	ldr	r3, [r7, #12]
 8009eb8:	4413      	add	r3, r2
 8009eba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	68ba      	ldr	r2, [r7, #8]
 8009ec2:	0151      	lsls	r1, r2, #5
 8009ec4:	68fa      	ldr	r2, [r7, #12]
 8009ec6:	440a      	add	r2, r1
 8009ec8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009ecc:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8009ed0:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8009ed2:	68bb      	ldr	r3, [r7, #8]
 8009ed4:	015a      	lsls	r2, r3, #5
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	4413      	add	r3, r2
 8009eda:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	68ba      	ldr	r2, [r7, #8]
 8009ee2:	0151      	lsls	r1, r2, #5
 8009ee4:	68fa      	ldr	r2, [r7, #12]
 8009ee6:	440a      	add	r2, r1
 8009ee8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009eec:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009ef0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009ef2:	2300      	movs	r3, #0
}
 8009ef4:	4618      	mov	r0, r3
 8009ef6:	3714      	adds	r7, #20
 8009ef8:	46bd      	mov	sp, r7
 8009efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009efe:	4770      	bx	lr

08009f00 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009f00:	b480      	push	{r7}
 8009f02:	b085      	sub	sp, #20
 8009f04:	af00      	add	r7, sp, #0
 8009f06:	6078      	str	r0, [r7, #4]
 8009f08:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009f0e:	683b      	ldr	r3, [r7, #0]
 8009f10:	781b      	ldrb	r3, [r3, #0]
 8009f12:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009f14:	683b      	ldr	r3, [r7, #0]
 8009f16:	785b      	ldrb	r3, [r3, #1]
 8009f18:	2b01      	cmp	r3, #1
 8009f1a:	d128      	bne.n	8009f6e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009f1c:	68bb      	ldr	r3, [r7, #8]
 8009f1e:	015a      	lsls	r2, r3, #5
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	4413      	add	r3, r2
 8009f24:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	68ba      	ldr	r2, [r7, #8]
 8009f2c:	0151      	lsls	r1, r2, #5
 8009f2e:	68fa      	ldr	r2, [r7, #12]
 8009f30:	440a      	add	r2, r1
 8009f32:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009f36:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009f3a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009f3c:	683b      	ldr	r3, [r7, #0]
 8009f3e:	791b      	ldrb	r3, [r3, #4]
 8009f40:	2b03      	cmp	r3, #3
 8009f42:	d003      	beq.n	8009f4c <USB_EPClearStall+0x4c>
 8009f44:	683b      	ldr	r3, [r7, #0]
 8009f46:	791b      	ldrb	r3, [r3, #4]
 8009f48:	2b02      	cmp	r3, #2
 8009f4a:	d138      	bne.n	8009fbe <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009f4c:	68bb      	ldr	r3, [r7, #8]
 8009f4e:	015a      	lsls	r2, r3, #5
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	4413      	add	r3, r2
 8009f54:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	68ba      	ldr	r2, [r7, #8]
 8009f5c:	0151      	lsls	r1, r2, #5
 8009f5e:	68fa      	ldr	r2, [r7, #12]
 8009f60:	440a      	add	r2, r1
 8009f62:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009f66:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009f6a:	6013      	str	r3, [r2, #0]
 8009f6c:	e027      	b.n	8009fbe <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8009f6e:	68bb      	ldr	r3, [r7, #8]
 8009f70:	015a      	lsls	r2, r3, #5
 8009f72:	68fb      	ldr	r3, [r7, #12]
 8009f74:	4413      	add	r3, r2
 8009f76:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	68ba      	ldr	r2, [r7, #8]
 8009f7e:	0151      	lsls	r1, r2, #5
 8009f80:	68fa      	ldr	r2, [r7, #12]
 8009f82:	440a      	add	r2, r1
 8009f84:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009f88:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009f8c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009f8e:	683b      	ldr	r3, [r7, #0]
 8009f90:	791b      	ldrb	r3, [r3, #4]
 8009f92:	2b03      	cmp	r3, #3
 8009f94:	d003      	beq.n	8009f9e <USB_EPClearStall+0x9e>
 8009f96:	683b      	ldr	r3, [r7, #0]
 8009f98:	791b      	ldrb	r3, [r3, #4]
 8009f9a:	2b02      	cmp	r3, #2
 8009f9c:	d10f      	bne.n	8009fbe <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009f9e:	68bb      	ldr	r3, [r7, #8]
 8009fa0:	015a      	lsls	r2, r3, #5
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	4413      	add	r3, r2
 8009fa6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	68ba      	ldr	r2, [r7, #8]
 8009fae:	0151      	lsls	r1, r2, #5
 8009fb0:	68fa      	ldr	r2, [r7, #12]
 8009fb2:	440a      	add	r2, r1
 8009fb4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009fb8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009fbc:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8009fbe:	2300      	movs	r3, #0
}
 8009fc0:	4618      	mov	r0, r3
 8009fc2:	3714      	adds	r7, #20
 8009fc4:	46bd      	mov	sp, r7
 8009fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fca:	4770      	bx	lr

08009fcc <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8009fcc:	b480      	push	{r7}
 8009fce:	b085      	sub	sp, #20
 8009fd0:	af00      	add	r7, sp, #0
 8009fd2:	6078      	str	r0, [r7, #4]
 8009fd4:	460b      	mov	r3, r1
 8009fd6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8009fdc:	68fb      	ldr	r3, [r7, #12]
 8009fde:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	68fa      	ldr	r2, [r7, #12]
 8009fe6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009fea:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8009fee:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8009ff0:	68fb      	ldr	r3, [r7, #12]
 8009ff2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009ff6:	681a      	ldr	r2, [r3, #0]
 8009ff8:	78fb      	ldrb	r3, [r7, #3]
 8009ffa:	011b      	lsls	r3, r3, #4
 8009ffc:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800a000:	68f9      	ldr	r1, [r7, #12]
 800a002:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a006:	4313      	orrs	r3, r2
 800a008:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800a00a:	2300      	movs	r3, #0
}
 800a00c:	4618      	mov	r0, r3
 800a00e:	3714      	adds	r7, #20
 800a010:	46bd      	mov	sp, r7
 800a012:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a016:	4770      	bx	lr

0800a018 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800a018:	b480      	push	{r7}
 800a01a:	b085      	sub	sp, #20
 800a01c:	af00      	add	r7, sp, #0
 800a01e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	68fa      	ldr	r2, [r7, #12]
 800a02e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800a032:	f023 0303 	bic.w	r3, r3, #3
 800a036:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a03e:	685b      	ldr	r3, [r3, #4]
 800a040:	68fa      	ldr	r2, [r7, #12]
 800a042:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a046:	f023 0302 	bic.w	r3, r3, #2
 800a04a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a04c:	2300      	movs	r3, #0
}
 800a04e:	4618      	mov	r0, r3
 800a050:	3714      	adds	r7, #20
 800a052:	46bd      	mov	sp, r7
 800a054:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a058:	4770      	bx	lr

0800a05a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800a05a:	b480      	push	{r7}
 800a05c:	b085      	sub	sp, #20
 800a05e:	af00      	add	r7, sp, #0
 800a060:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800a066:	68fb      	ldr	r3, [r7, #12]
 800a068:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a06c:	681b      	ldr	r3, [r3, #0]
 800a06e:	68fa      	ldr	r2, [r7, #12]
 800a070:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800a074:	f023 0303 	bic.w	r3, r3, #3
 800a078:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a080:	685b      	ldr	r3, [r3, #4]
 800a082:	68fa      	ldr	r2, [r7, #12]
 800a084:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a088:	f043 0302 	orr.w	r3, r3, #2
 800a08c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a08e:	2300      	movs	r3, #0
}
 800a090:	4618      	mov	r0, r3
 800a092:	3714      	adds	r7, #20
 800a094:	46bd      	mov	sp, r7
 800a096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a09a:	4770      	bx	lr

0800a09c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800a09c:	b480      	push	{r7}
 800a09e:	b085      	sub	sp, #20
 800a0a0:	af00      	add	r7, sp, #0
 800a0a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	695b      	ldr	r3, [r3, #20]
 800a0a8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	699b      	ldr	r3, [r3, #24]
 800a0ae:	68fa      	ldr	r2, [r7, #12]
 800a0b0:	4013      	ands	r3, r2
 800a0b2:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800a0b4:	68fb      	ldr	r3, [r7, #12]
}
 800a0b6:	4618      	mov	r0, r3
 800a0b8:	3714      	adds	r7, #20
 800a0ba:	46bd      	mov	sp, r7
 800a0bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0c0:	4770      	bx	lr

0800a0c2 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800a0c2:	b480      	push	{r7}
 800a0c4:	b085      	sub	sp, #20
 800a0c6:	af00      	add	r7, sp, #0
 800a0c8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800a0ce:	68fb      	ldr	r3, [r7, #12]
 800a0d0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a0d4:	699b      	ldr	r3, [r3, #24]
 800a0d6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a0de:	69db      	ldr	r3, [r3, #28]
 800a0e0:	68ba      	ldr	r2, [r7, #8]
 800a0e2:	4013      	ands	r3, r2
 800a0e4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800a0e6:	68bb      	ldr	r3, [r7, #8]
 800a0e8:	0c1b      	lsrs	r3, r3, #16
}
 800a0ea:	4618      	mov	r0, r3
 800a0ec:	3714      	adds	r7, #20
 800a0ee:	46bd      	mov	sp, r7
 800a0f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0f4:	4770      	bx	lr

0800a0f6 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800a0f6:	b480      	push	{r7}
 800a0f8:	b085      	sub	sp, #20
 800a0fa:	af00      	add	r7, sp, #0
 800a0fc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a108:	699b      	ldr	r3, [r3, #24]
 800a10a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800a10c:	68fb      	ldr	r3, [r7, #12]
 800a10e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a112:	69db      	ldr	r3, [r3, #28]
 800a114:	68ba      	ldr	r2, [r7, #8]
 800a116:	4013      	ands	r3, r2
 800a118:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800a11a:	68bb      	ldr	r3, [r7, #8]
 800a11c:	b29b      	uxth	r3, r3
}
 800a11e:	4618      	mov	r0, r3
 800a120:	3714      	adds	r7, #20
 800a122:	46bd      	mov	sp, r7
 800a124:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a128:	4770      	bx	lr

0800a12a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800a12a:	b480      	push	{r7}
 800a12c:	b085      	sub	sp, #20
 800a12e:	af00      	add	r7, sp, #0
 800a130:	6078      	str	r0, [r7, #4]
 800a132:	460b      	mov	r3, r1
 800a134:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800a13a:	78fb      	ldrb	r3, [r7, #3]
 800a13c:	015a      	lsls	r2, r3, #5
 800a13e:	68fb      	ldr	r3, [r7, #12]
 800a140:	4413      	add	r3, r2
 800a142:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a146:	689b      	ldr	r3, [r3, #8]
 800a148:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800a14a:	68fb      	ldr	r3, [r7, #12]
 800a14c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a150:	695b      	ldr	r3, [r3, #20]
 800a152:	68ba      	ldr	r2, [r7, #8]
 800a154:	4013      	ands	r3, r2
 800a156:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a158:	68bb      	ldr	r3, [r7, #8]
}
 800a15a:	4618      	mov	r0, r3
 800a15c:	3714      	adds	r7, #20
 800a15e:	46bd      	mov	sp, r7
 800a160:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a164:	4770      	bx	lr

0800a166 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800a166:	b480      	push	{r7}
 800a168:	b087      	sub	sp, #28
 800a16a:	af00      	add	r7, sp, #0
 800a16c:	6078      	str	r0, [r7, #4]
 800a16e:	460b      	mov	r3, r1
 800a170:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800a176:	697b      	ldr	r3, [r7, #20]
 800a178:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a17c:	691b      	ldr	r3, [r3, #16]
 800a17e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800a180:	697b      	ldr	r3, [r7, #20]
 800a182:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a186:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a188:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800a18a:	78fb      	ldrb	r3, [r7, #3]
 800a18c:	f003 030f 	and.w	r3, r3, #15
 800a190:	68fa      	ldr	r2, [r7, #12]
 800a192:	fa22 f303 	lsr.w	r3, r2, r3
 800a196:	01db      	lsls	r3, r3, #7
 800a198:	b2db      	uxtb	r3, r3
 800a19a:	693a      	ldr	r2, [r7, #16]
 800a19c:	4313      	orrs	r3, r2
 800a19e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800a1a0:	78fb      	ldrb	r3, [r7, #3]
 800a1a2:	015a      	lsls	r2, r3, #5
 800a1a4:	697b      	ldr	r3, [r7, #20]
 800a1a6:	4413      	add	r3, r2
 800a1a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a1ac:	689b      	ldr	r3, [r3, #8]
 800a1ae:	693a      	ldr	r2, [r7, #16]
 800a1b0:	4013      	ands	r3, r2
 800a1b2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a1b4:	68bb      	ldr	r3, [r7, #8]
}
 800a1b6:	4618      	mov	r0, r3
 800a1b8:	371c      	adds	r7, #28
 800a1ba:	46bd      	mov	sp, r7
 800a1bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1c0:	4770      	bx	lr

0800a1c2 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800a1c2:	b480      	push	{r7}
 800a1c4:	b083      	sub	sp, #12
 800a1c6:	af00      	add	r7, sp, #0
 800a1c8:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	695b      	ldr	r3, [r3, #20]
 800a1ce:	f003 0301 	and.w	r3, r3, #1
}
 800a1d2:	4618      	mov	r0, r3
 800a1d4:	370c      	adds	r7, #12
 800a1d6:	46bd      	mov	sp, r7
 800a1d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1dc:	4770      	bx	lr

0800a1de <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800a1de:	b480      	push	{r7}
 800a1e0:	b085      	sub	sp, #20
 800a1e2:	af00      	add	r7, sp, #0
 800a1e4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800a1ea:	68fb      	ldr	r3, [r7, #12]
 800a1ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	68fa      	ldr	r2, [r7, #12]
 800a1f4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a1f8:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800a1fc:	f023 0307 	bic.w	r3, r3, #7
 800a200:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800a202:	68fb      	ldr	r3, [r7, #12]
 800a204:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a208:	685b      	ldr	r3, [r3, #4]
 800a20a:	68fa      	ldr	r2, [r7, #12]
 800a20c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a210:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a214:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a216:	2300      	movs	r3, #0
}
 800a218:	4618      	mov	r0, r3
 800a21a:	3714      	adds	r7, #20
 800a21c:	46bd      	mov	sp, r7
 800a21e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a222:	4770      	bx	lr

0800a224 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800a224:	b480      	push	{r7}
 800a226:	b087      	sub	sp, #28
 800a228:	af00      	add	r7, sp, #0
 800a22a:	60f8      	str	r0, [r7, #12]
 800a22c:	460b      	mov	r3, r1
 800a22e:	607a      	str	r2, [r7, #4]
 800a230:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a232:	68fb      	ldr	r3, [r7, #12]
 800a234:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800a236:	68fb      	ldr	r3, [r7, #12]
 800a238:	333c      	adds	r3, #60	; 0x3c
 800a23a:	3304      	adds	r3, #4
 800a23c:	681b      	ldr	r3, [r3, #0]
 800a23e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800a240:	693b      	ldr	r3, [r7, #16]
 800a242:	4a26      	ldr	r2, [pc, #152]	; (800a2dc <USB_EP0_OutStart+0xb8>)
 800a244:	4293      	cmp	r3, r2
 800a246:	d90a      	bls.n	800a25e <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a248:	697b      	ldr	r3, [r7, #20]
 800a24a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a254:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a258:	d101      	bne.n	800a25e <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800a25a:	2300      	movs	r3, #0
 800a25c:	e037      	b.n	800a2ce <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800a25e:	697b      	ldr	r3, [r7, #20]
 800a260:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a264:	461a      	mov	r2, r3
 800a266:	2300      	movs	r3, #0
 800a268:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a26a:	697b      	ldr	r3, [r7, #20]
 800a26c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a270:	691b      	ldr	r3, [r3, #16]
 800a272:	697a      	ldr	r2, [r7, #20]
 800a274:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a278:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a27c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800a27e:	697b      	ldr	r3, [r7, #20]
 800a280:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a284:	691b      	ldr	r3, [r3, #16]
 800a286:	697a      	ldr	r2, [r7, #20]
 800a288:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a28c:	f043 0318 	orr.w	r3, r3, #24
 800a290:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800a292:	697b      	ldr	r3, [r7, #20]
 800a294:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a298:	691b      	ldr	r3, [r3, #16]
 800a29a:	697a      	ldr	r2, [r7, #20]
 800a29c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a2a0:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800a2a4:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800a2a6:	7afb      	ldrb	r3, [r7, #11]
 800a2a8:	2b01      	cmp	r3, #1
 800a2aa:	d10f      	bne.n	800a2cc <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800a2ac:	697b      	ldr	r3, [r7, #20]
 800a2ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a2b2:	461a      	mov	r2, r3
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800a2b8:	697b      	ldr	r3, [r7, #20]
 800a2ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a2be:	681b      	ldr	r3, [r3, #0]
 800a2c0:	697a      	ldr	r2, [r7, #20]
 800a2c2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a2c6:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800a2ca:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a2cc:	2300      	movs	r3, #0
}
 800a2ce:	4618      	mov	r0, r3
 800a2d0:	371c      	adds	r7, #28
 800a2d2:	46bd      	mov	sp, r7
 800a2d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2d8:	4770      	bx	lr
 800a2da:	bf00      	nop
 800a2dc:	4f54300a 	.word	0x4f54300a

0800a2e0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a2e0:	b480      	push	{r7}
 800a2e2:	b085      	sub	sp, #20
 800a2e4:	af00      	add	r7, sp, #0
 800a2e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a2e8:	2300      	movs	r3, #0
 800a2ea:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a2ec:	68fb      	ldr	r3, [r7, #12]
 800a2ee:	3301      	adds	r3, #1
 800a2f0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	4a13      	ldr	r2, [pc, #76]	; (800a344 <USB_CoreReset+0x64>)
 800a2f6:	4293      	cmp	r3, r2
 800a2f8:	d901      	bls.n	800a2fe <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800a2fa:	2303      	movs	r3, #3
 800a2fc:	e01b      	b.n	800a336 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	691b      	ldr	r3, [r3, #16]
 800a302:	2b00      	cmp	r3, #0
 800a304:	daf2      	bge.n	800a2ec <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800a306:	2300      	movs	r3, #0
 800a308:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	691b      	ldr	r3, [r3, #16]
 800a30e:	f043 0201 	orr.w	r2, r3, #1
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	3301      	adds	r3, #1
 800a31a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800a31c:	68fb      	ldr	r3, [r7, #12]
 800a31e:	4a09      	ldr	r2, [pc, #36]	; (800a344 <USB_CoreReset+0x64>)
 800a320:	4293      	cmp	r3, r2
 800a322:	d901      	bls.n	800a328 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800a324:	2303      	movs	r3, #3
 800a326:	e006      	b.n	800a336 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	691b      	ldr	r3, [r3, #16]
 800a32c:	f003 0301 	and.w	r3, r3, #1
 800a330:	2b01      	cmp	r3, #1
 800a332:	d0f0      	beq.n	800a316 <USB_CoreReset+0x36>

  return HAL_OK;
 800a334:	2300      	movs	r3, #0
}
 800a336:	4618      	mov	r0, r3
 800a338:	3714      	adds	r7, #20
 800a33a:	46bd      	mov	sp, r7
 800a33c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a340:	4770      	bx	lr
 800a342:	bf00      	nop
 800a344:	00030d40 	.word	0x00030d40

0800a348 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a348:	b580      	push	{r7, lr}
 800a34a:	b084      	sub	sp, #16
 800a34c:	af00      	add	r7, sp, #0
 800a34e:	6078      	str	r0, [r7, #4]
 800a350:	460b      	mov	r3, r1
 800a352:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800a354:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800a358:	f005 fe7e 	bl	8010058 <USBD_static_malloc>
 800a35c:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800a35e:	68fb      	ldr	r3, [r7, #12]
 800a360:	2b00      	cmp	r3, #0
 800a362:	d109      	bne.n	800a378 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	32b0      	adds	r2, #176	; 0xb0
 800a36e:	2100      	movs	r1, #0
 800a370:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800a374:	2302      	movs	r3, #2
 800a376:	e0d4      	b.n	800a522 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800a378:	f44f 7207 	mov.w	r2, #540	; 0x21c
 800a37c:	2100      	movs	r1, #0
 800a37e:	68f8      	ldr	r0, [r7, #12]
 800a380:	f005 ff0a 	bl	8010198 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	32b0      	adds	r2, #176	; 0xb0
 800a38e:	68f9      	ldr	r1, [r7, #12]
 800a390:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	32b0      	adds	r2, #176	; 0xb0
 800a39e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	7c1b      	ldrb	r3, [r3, #16]
 800a3ac:	2b00      	cmp	r3, #0
 800a3ae:	d138      	bne.n	800a422 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800a3b0:	4b5e      	ldr	r3, [pc, #376]	; (800a52c <USBD_CDC_Init+0x1e4>)
 800a3b2:	7819      	ldrb	r1, [r3, #0]
 800a3b4:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a3b8:	2202      	movs	r2, #2
 800a3ba:	6878      	ldr	r0, [r7, #4]
 800a3bc:	f005 fd29 	bl	800fe12 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800a3c0:	4b5a      	ldr	r3, [pc, #360]	; (800a52c <USBD_CDC_Init+0x1e4>)
 800a3c2:	781b      	ldrb	r3, [r3, #0]
 800a3c4:	f003 020f 	and.w	r2, r3, #15
 800a3c8:	6879      	ldr	r1, [r7, #4]
 800a3ca:	4613      	mov	r3, r2
 800a3cc:	009b      	lsls	r3, r3, #2
 800a3ce:	4413      	add	r3, r2
 800a3d0:	009b      	lsls	r3, r3, #2
 800a3d2:	440b      	add	r3, r1
 800a3d4:	3324      	adds	r3, #36	; 0x24
 800a3d6:	2201      	movs	r2, #1
 800a3d8:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800a3da:	4b55      	ldr	r3, [pc, #340]	; (800a530 <USBD_CDC_Init+0x1e8>)
 800a3dc:	7819      	ldrb	r1, [r3, #0]
 800a3de:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a3e2:	2202      	movs	r2, #2
 800a3e4:	6878      	ldr	r0, [r7, #4]
 800a3e6:	f005 fd14 	bl	800fe12 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800a3ea:	4b51      	ldr	r3, [pc, #324]	; (800a530 <USBD_CDC_Init+0x1e8>)
 800a3ec:	781b      	ldrb	r3, [r3, #0]
 800a3ee:	f003 020f 	and.w	r2, r3, #15
 800a3f2:	6879      	ldr	r1, [r7, #4]
 800a3f4:	4613      	mov	r3, r2
 800a3f6:	009b      	lsls	r3, r3, #2
 800a3f8:	4413      	add	r3, r2
 800a3fa:	009b      	lsls	r3, r3, #2
 800a3fc:	440b      	add	r3, r1
 800a3fe:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800a402:	2201      	movs	r2, #1
 800a404:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800a406:	4b4b      	ldr	r3, [pc, #300]	; (800a534 <USBD_CDC_Init+0x1ec>)
 800a408:	781b      	ldrb	r3, [r3, #0]
 800a40a:	f003 020f 	and.w	r2, r3, #15
 800a40e:	6879      	ldr	r1, [r7, #4]
 800a410:	4613      	mov	r3, r2
 800a412:	009b      	lsls	r3, r3, #2
 800a414:	4413      	add	r3, r2
 800a416:	009b      	lsls	r3, r3, #2
 800a418:	440b      	add	r3, r1
 800a41a:	3326      	adds	r3, #38	; 0x26
 800a41c:	2210      	movs	r2, #16
 800a41e:	801a      	strh	r2, [r3, #0]
 800a420:	e035      	b.n	800a48e <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800a422:	4b42      	ldr	r3, [pc, #264]	; (800a52c <USBD_CDC_Init+0x1e4>)
 800a424:	7819      	ldrb	r1, [r3, #0]
 800a426:	2340      	movs	r3, #64	; 0x40
 800a428:	2202      	movs	r2, #2
 800a42a:	6878      	ldr	r0, [r7, #4]
 800a42c:	f005 fcf1 	bl	800fe12 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800a430:	4b3e      	ldr	r3, [pc, #248]	; (800a52c <USBD_CDC_Init+0x1e4>)
 800a432:	781b      	ldrb	r3, [r3, #0]
 800a434:	f003 020f 	and.w	r2, r3, #15
 800a438:	6879      	ldr	r1, [r7, #4]
 800a43a:	4613      	mov	r3, r2
 800a43c:	009b      	lsls	r3, r3, #2
 800a43e:	4413      	add	r3, r2
 800a440:	009b      	lsls	r3, r3, #2
 800a442:	440b      	add	r3, r1
 800a444:	3324      	adds	r3, #36	; 0x24
 800a446:	2201      	movs	r2, #1
 800a448:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800a44a:	4b39      	ldr	r3, [pc, #228]	; (800a530 <USBD_CDC_Init+0x1e8>)
 800a44c:	7819      	ldrb	r1, [r3, #0]
 800a44e:	2340      	movs	r3, #64	; 0x40
 800a450:	2202      	movs	r2, #2
 800a452:	6878      	ldr	r0, [r7, #4]
 800a454:	f005 fcdd 	bl	800fe12 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800a458:	4b35      	ldr	r3, [pc, #212]	; (800a530 <USBD_CDC_Init+0x1e8>)
 800a45a:	781b      	ldrb	r3, [r3, #0]
 800a45c:	f003 020f 	and.w	r2, r3, #15
 800a460:	6879      	ldr	r1, [r7, #4]
 800a462:	4613      	mov	r3, r2
 800a464:	009b      	lsls	r3, r3, #2
 800a466:	4413      	add	r3, r2
 800a468:	009b      	lsls	r3, r3, #2
 800a46a:	440b      	add	r3, r1
 800a46c:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800a470:	2201      	movs	r2, #1
 800a472:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800a474:	4b2f      	ldr	r3, [pc, #188]	; (800a534 <USBD_CDC_Init+0x1ec>)
 800a476:	781b      	ldrb	r3, [r3, #0]
 800a478:	f003 020f 	and.w	r2, r3, #15
 800a47c:	6879      	ldr	r1, [r7, #4]
 800a47e:	4613      	mov	r3, r2
 800a480:	009b      	lsls	r3, r3, #2
 800a482:	4413      	add	r3, r2
 800a484:	009b      	lsls	r3, r3, #2
 800a486:	440b      	add	r3, r1
 800a488:	3326      	adds	r3, #38	; 0x26
 800a48a:	2210      	movs	r2, #16
 800a48c:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800a48e:	4b29      	ldr	r3, [pc, #164]	; (800a534 <USBD_CDC_Init+0x1ec>)
 800a490:	7819      	ldrb	r1, [r3, #0]
 800a492:	2308      	movs	r3, #8
 800a494:	2203      	movs	r2, #3
 800a496:	6878      	ldr	r0, [r7, #4]
 800a498:	f005 fcbb 	bl	800fe12 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800a49c:	4b25      	ldr	r3, [pc, #148]	; (800a534 <USBD_CDC_Init+0x1ec>)
 800a49e:	781b      	ldrb	r3, [r3, #0]
 800a4a0:	f003 020f 	and.w	r2, r3, #15
 800a4a4:	6879      	ldr	r1, [r7, #4]
 800a4a6:	4613      	mov	r3, r2
 800a4a8:	009b      	lsls	r3, r3, #2
 800a4aa:	4413      	add	r3, r2
 800a4ac:	009b      	lsls	r3, r3, #2
 800a4ae:	440b      	add	r3, r1
 800a4b0:	3324      	adds	r3, #36	; 0x24
 800a4b2:	2201      	movs	r2, #1
 800a4b4:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800a4b6:	68fb      	ldr	r3, [r7, #12]
 800a4b8:	2200      	movs	r2, #0
 800a4ba:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800a4c4:	687a      	ldr	r2, [r7, #4]
 800a4c6:	33b0      	adds	r3, #176	; 0xb0
 800a4c8:	009b      	lsls	r3, r3, #2
 800a4ca:	4413      	add	r3, r2
 800a4cc:	685b      	ldr	r3, [r3, #4]
 800a4ce:	681b      	ldr	r3, [r3, #0]
 800a4d0:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800a4d2:	68fb      	ldr	r3, [r7, #12]
 800a4d4:	2200      	movs	r2, #0
 800a4d6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800a4da:	68fb      	ldr	r3, [r7, #12]
 800a4dc:	2200      	movs	r2, #0
 800a4de:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 800a4e2:	68fb      	ldr	r3, [r7, #12]
 800a4e4:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800a4e8:	2b00      	cmp	r3, #0
 800a4ea:	d101      	bne.n	800a4f0 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800a4ec:	2302      	movs	r3, #2
 800a4ee:	e018      	b.n	800a522 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	7c1b      	ldrb	r3, [r3, #16]
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	d10a      	bne.n	800a50e <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a4f8:	4b0d      	ldr	r3, [pc, #52]	; (800a530 <USBD_CDC_Init+0x1e8>)
 800a4fa:	7819      	ldrb	r1, [r3, #0]
 800a4fc:	68fb      	ldr	r3, [r7, #12]
 800a4fe:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a502:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a506:	6878      	ldr	r0, [r7, #4]
 800a508:	f005 fd72 	bl	800fff0 <USBD_LL_PrepareReceive>
 800a50c:	e008      	b.n	800a520 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a50e:	4b08      	ldr	r3, [pc, #32]	; (800a530 <USBD_CDC_Init+0x1e8>)
 800a510:	7819      	ldrb	r1, [r3, #0]
 800a512:	68fb      	ldr	r3, [r7, #12]
 800a514:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a518:	2340      	movs	r3, #64	; 0x40
 800a51a:	6878      	ldr	r0, [r7, #4]
 800a51c:	f005 fd68 	bl	800fff0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800a520:	2300      	movs	r3, #0
}
 800a522:	4618      	mov	r0, r3
 800a524:	3710      	adds	r7, #16
 800a526:	46bd      	mov	sp, r7
 800a528:	bd80      	pop	{r7, pc}
 800a52a:	bf00      	nop
 800a52c:	200000cb 	.word	0x200000cb
 800a530:	200000cc 	.word	0x200000cc
 800a534:	200000cd 	.word	0x200000cd

0800a538 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a538:	b580      	push	{r7, lr}
 800a53a:	b082      	sub	sp, #8
 800a53c:	af00      	add	r7, sp, #0
 800a53e:	6078      	str	r0, [r7, #4]
 800a540:	460b      	mov	r3, r1
 800a542:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800a544:	4b3a      	ldr	r3, [pc, #232]	; (800a630 <USBD_CDC_DeInit+0xf8>)
 800a546:	781b      	ldrb	r3, [r3, #0]
 800a548:	4619      	mov	r1, r3
 800a54a:	6878      	ldr	r0, [r7, #4]
 800a54c:	f005 fc87 	bl	800fe5e <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800a550:	4b37      	ldr	r3, [pc, #220]	; (800a630 <USBD_CDC_DeInit+0xf8>)
 800a552:	781b      	ldrb	r3, [r3, #0]
 800a554:	f003 020f 	and.w	r2, r3, #15
 800a558:	6879      	ldr	r1, [r7, #4]
 800a55a:	4613      	mov	r3, r2
 800a55c:	009b      	lsls	r3, r3, #2
 800a55e:	4413      	add	r3, r2
 800a560:	009b      	lsls	r3, r3, #2
 800a562:	440b      	add	r3, r1
 800a564:	3324      	adds	r3, #36	; 0x24
 800a566:	2200      	movs	r2, #0
 800a568:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800a56a:	4b32      	ldr	r3, [pc, #200]	; (800a634 <USBD_CDC_DeInit+0xfc>)
 800a56c:	781b      	ldrb	r3, [r3, #0]
 800a56e:	4619      	mov	r1, r3
 800a570:	6878      	ldr	r0, [r7, #4]
 800a572:	f005 fc74 	bl	800fe5e <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800a576:	4b2f      	ldr	r3, [pc, #188]	; (800a634 <USBD_CDC_DeInit+0xfc>)
 800a578:	781b      	ldrb	r3, [r3, #0]
 800a57a:	f003 020f 	and.w	r2, r3, #15
 800a57e:	6879      	ldr	r1, [r7, #4]
 800a580:	4613      	mov	r3, r2
 800a582:	009b      	lsls	r3, r3, #2
 800a584:	4413      	add	r3, r2
 800a586:	009b      	lsls	r3, r3, #2
 800a588:	440b      	add	r3, r1
 800a58a:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800a58e:	2200      	movs	r2, #0
 800a590:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800a592:	4b29      	ldr	r3, [pc, #164]	; (800a638 <USBD_CDC_DeInit+0x100>)
 800a594:	781b      	ldrb	r3, [r3, #0]
 800a596:	4619      	mov	r1, r3
 800a598:	6878      	ldr	r0, [r7, #4]
 800a59a:	f005 fc60 	bl	800fe5e <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800a59e:	4b26      	ldr	r3, [pc, #152]	; (800a638 <USBD_CDC_DeInit+0x100>)
 800a5a0:	781b      	ldrb	r3, [r3, #0]
 800a5a2:	f003 020f 	and.w	r2, r3, #15
 800a5a6:	6879      	ldr	r1, [r7, #4]
 800a5a8:	4613      	mov	r3, r2
 800a5aa:	009b      	lsls	r3, r3, #2
 800a5ac:	4413      	add	r3, r2
 800a5ae:	009b      	lsls	r3, r3, #2
 800a5b0:	440b      	add	r3, r1
 800a5b2:	3324      	adds	r3, #36	; 0x24
 800a5b4:	2200      	movs	r2, #0
 800a5b6:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800a5b8:	4b1f      	ldr	r3, [pc, #124]	; (800a638 <USBD_CDC_DeInit+0x100>)
 800a5ba:	781b      	ldrb	r3, [r3, #0]
 800a5bc:	f003 020f 	and.w	r2, r3, #15
 800a5c0:	6879      	ldr	r1, [r7, #4]
 800a5c2:	4613      	mov	r3, r2
 800a5c4:	009b      	lsls	r3, r3, #2
 800a5c6:	4413      	add	r3, r2
 800a5c8:	009b      	lsls	r3, r3, #2
 800a5ca:	440b      	add	r3, r1
 800a5cc:	3326      	adds	r3, #38	; 0x26
 800a5ce:	2200      	movs	r2, #0
 800a5d0:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	32b0      	adds	r2, #176	; 0xb0
 800a5dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	d01f      	beq.n	800a624 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800a5ea:	687a      	ldr	r2, [r7, #4]
 800a5ec:	33b0      	adds	r3, #176	; 0xb0
 800a5ee:	009b      	lsls	r3, r3, #2
 800a5f0:	4413      	add	r3, r2
 800a5f2:	685b      	ldr	r3, [r3, #4]
 800a5f4:	685b      	ldr	r3, [r3, #4]
 800a5f6:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	32b0      	adds	r2, #176	; 0xb0
 800a602:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a606:	4618      	mov	r0, r3
 800a608:	f005 fd34 	bl	8010074 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	32b0      	adds	r2, #176	; 0xb0
 800a616:	2100      	movs	r1, #0
 800a618:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	2200      	movs	r2, #0
 800a620:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 800a624:	2300      	movs	r3, #0
}
 800a626:	4618      	mov	r0, r3
 800a628:	3708      	adds	r7, #8
 800a62a:	46bd      	mov	sp, r7
 800a62c:	bd80      	pop	{r7, pc}
 800a62e:	bf00      	nop
 800a630:	200000cb 	.word	0x200000cb
 800a634:	200000cc 	.word	0x200000cc
 800a638:	200000cd 	.word	0x200000cd

0800a63c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800a63c:	b580      	push	{r7, lr}
 800a63e:	b086      	sub	sp, #24
 800a640:	af00      	add	r7, sp, #0
 800a642:	6078      	str	r0, [r7, #4]
 800a644:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	32b0      	adds	r2, #176	; 0xb0
 800a650:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a654:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800a656:	2300      	movs	r3, #0
 800a658:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800a65a:	2300      	movs	r3, #0
 800a65c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800a65e:	2300      	movs	r3, #0
 800a660:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800a662:	693b      	ldr	r3, [r7, #16]
 800a664:	2b00      	cmp	r3, #0
 800a666:	d101      	bne.n	800a66c <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800a668:	2303      	movs	r3, #3
 800a66a:	e0bf      	b.n	800a7ec <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a66c:	683b      	ldr	r3, [r7, #0]
 800a66e:	781b      	ldrb	r3, [r3, #0]
 800a670:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a674:	2b00      	cmp	r3, #0
 800a676:	d050      	beq.n	800a71a <USBD_CDC_Setup+0xde>
 800a678:	2b20      	cmp	r3, #32
 800a67a:	f040 80af 	bne.w	800a7dc <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800a67e:	683b      	ldr	r3, [r7, #0]
 800a680:	88db      	ldrh	r3, [r3, #6]
 800a682:	2b00      	cmp	r3, #0
 800a684:	d03a      	beq.n	800a6fc <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800a686:	683b      	ldr	r3, [r7, #0]
 800a688:	781b      	ldrb	r3, [r3, #0]
 800a68a:	b25b      	sxtb	r3, r3
 800a68c:	2b00      	cmp	r3, #0
 800a68e:	da1b      	bge.n	800a6c8 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800a696:	687a      	ldr	r2, [r7, #4]
 800a698:	33b0      	adds	r3, #176	; 0xb0
 800a69a:	009b      	lsls	r3, r3, #2
 800a69c:	4413      	add	r3, r2
 800a69e:	685b      	ldr	r3, [r3, #4]
 800a6a0:	689b      	ldr	r3, [r3, #8]
 800a6a2:	683a      	ldr	r2, [r7, #0]
 800a6a4:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800a6a6:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800a6a8:	683a      	ldr	r2, [r7, #0]
 800a6aa:	88d2      	ldrh	r2, [r2, #6]
 800a6ac:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800a6ae:	683b      	ldr	r3, [r7, #0]
 800a6b0:	88db      	ldrh	r3, [r3, #6]
 800a6b2:	2b07      	cmp	r3, #7
 800a6b4:	bf28      	it	cs
 800a6b6:	2307      	movcs	r3, #7
 800a6b8:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800a6ba:	693b      	ldr	r3, [r7, #16]
 800a6bc:	89fa      	ldrh	r2, [r7, #14]
 800a6be:	4619      	mov	r1, r3
 800a6c0:	6878      	ldr	r0, [r7, #4]
 800a6c2:	f001 fd89 	bl	800c1d8 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800a6c6:	e090      	b.n	800a7ea <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800a6c8:	683b      	ldr	r3, [r7, #0]
 800a6ca:	785a      	ldrb	r2, [r3, #1]
 800a6cc:	693b      	ldr	r3, [r7, #16]
 800a6ce:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800a6d2:	683b      	ldr	r3, [r7, #0]
 800a6d4:	88db      	ldrh	r3, [r3, #6]
 800a6d6:	2b3f      	cmp	r3, #63	; 0x3f
 800a6d8:	d803      	bhi.n	800a6e2 <USBD_CDC_Setup+0xa6>
 800a6da:	683b      	ldr	r3, [r7, #0]
 800a6dc:	88db      	ldrh	r3, [r3, #6]
 800a6de:	b2da      	uxtb	r2, r3
 800a6e0:	e000      	b.n	800a6e4 <USBD_CDC_Setup+0xa8>
 800a6e2:	2240      	movs	r2, #64	; 0x40
 800a6e4:	693b      	ldr	r3, [r7, #16]
 800a6e6:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800a6ea:	6939      	ldr	r1, [r7, #16]
 800a6ec:	693b      	ldr	r3, [r7, #16]
 800a6ee:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 800a6f2:	461a      	mov	r2, r3
 800a6f4:	6878      	ldr	r0, [r7, #4]
 800a6f6:	f001 fd9b 	bl	800c230 <USBD_CtlPrepareRx>
      break;
 800a6fa:	e076      	b.n	800a7ea <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800a702:	687a      	ldr	r2, [r7, #4]
 800a704:	33b0      	adds	r3, #176	; 0xb0
 800a706:	009b      	lsls	r3, r3, #2
 800a708:	4413      	add	r3, r2
 800a70a:	685b      	ldr	r3, [r3, #4]
 800a70c:	689b      	ldr	r3, [r3, #8]
 800a70e:	683a      	ldr	r2, [r7, #0]
 800a710:	7850      	ldrb	r0, [r2, #1]
 800a712:	2200      	movs	r2, #0
 800a714:	6839      	ldr	r1, [r7, #0]
 800a716:	4798      	blx	r3
      break;
 800a718:	e067      	b.n	800a7ea <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a71a:	683b      	ldr	r3, [r7, #0]
 800a71c:	785b      	ldrb	r3, [r3, #1]
 800a71e:	2b0b      	cmp	r3, #11
 800a720:	d851      	bhi.n	800a7c6 <USBD_CDC_Setup+0x18a>
 800a722:	a201      	add	r2, pc, #4	; (adr r2, 800a728 <USBD_CDC_Setup+0xec>)
 800a724:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a728:	0800a759 	.word	0x0800a759
 800a72c:	0800a7d5 	.word	0x0800a7d5
 800a730:	0800a7c7 	.word	0x0800a7c7
 800a734:	0800a7c7 	.word	0x0800a7c7
 800a738:	0800a7c7 	.word	0x0800a7c7
 800a73c:	0800a7c7 	.word	0x0800a7c7
 800a740:	0800a7c7 	.word	0x0800a7c7
 800a744:	0800a7c7 	.word	0x0800a7c7
 800a748:	0800a7c7 	.word	0x0800a7c7
 800a74c:	0800a7c7 	.word	0x0800a7c7
 800a750:	0800a783 	.word	0x0800a783
 800a754:	0800a7ad 	.word	0x0800a7ad
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a75e:	b2db      	uxtb	r3, r3
 800a760:	2b03      	cmp	r3, #3
 800a762:	d107      	bne.n	800a774 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800a764:	f107 030a 	add.w	r3, r7, #10
 800a768:	2202      	movs	r2, #2
 800a76a:	4619      	mov	r1, r3
 800a76c:	6878      	ldr	r0, [r7, #4]
 800a76e:	f001 fd33 	bl	800c1d8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a772:	e032      	b.n	800a7da <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800a774:	6839      	ldr	r1, [r7, #0]
 800a776:	6878      	ldr	r0, [r7, #4]
 800a778:	f001 fcbd 	bl	800c0f6 <USBD_CtlError>
            ret = USBD_FAIL;
 800a77c:	2303      	movs	r3, #3
 800a77e:	75fb      	strb	r3, [r7, #23]
          break;
 800a780:	e02b      	b.n	800a7da <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a788:	b2db      	uxtb	r3, r3
 800a78a:	2b03      	cmp	r3, #3
 800a78c:	d107      	bne.n	800a79e <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800a78e:	f107 030d 	add.w	r3, r7, #13
 800a792:	2201      	movs	r2, #1
 800a794:	4619      	mov	r1, r3
 800a796:	6878      	ldr	r0, [r7, #4]
 800a798:	f001 fd1e 	bl	800c1d8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a79c:	e01d      	b.n	800a7da <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800a79e:	6839      	ldr	r1, [r7, #0]
 800a7a0:	6878      	ldr	r0, [r7, #4]
 800a7a2:	f001 fca8 	bl	800c0f6 <USBD_CtlError>
            ret = USBD_FAIL;
 800a7a6:	2303      	movs	r3, #3
 800a7a8:	75fb      	strb	r3, [r7, #23]
          break;
 800a7aa:	e016      	b.n	800a7da <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a7b2:	b2db      	uxtb	r3, r3
 800a7b4:	2b03      	cmp	r3, #3
 800a7b6:	d00f      	beq.n	800a7d8 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800a7b8:	6839      	ldr	r1, [r7, #0]
 800a7ba:	6878      	ldr	r0, [r7, #4]
 800a7bc:	f001 fc9b 	bl	800c0f6 <USBD_CtlError>
            ret = USBD_FAIL;
 800a7c0:	2303      	movs	r3, #3
 800a7c2:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800a7c4:	e008      	b.n	800a7d8 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800a7c6:	6839      	ldr	r1, [r7, #0]
 800a7c8:	6878      	ldr	r0, [r7, #4]
 800a7ca:	f001 fc94 	bl	800c0f6 <USBD_CtlError>
          ret = USBD_FAIL;
 800a7ce:	2303      	movs	r3, #3
 800a7d0:	75fb      	strb	r3, [r7, #23]
          break;
 800a7d2:	e002      	b.n	800a7da <USBD_CDC_Setup+0x19e>
          break;
 800a7d4:	bf00      	nop
 800a7d6:	e008      	b.n	800a7ea <USBD_CDC_Setup+0x1ae>
          break;
 800a7d8:	bf00      	nop
      }
      break;
 800a7da:	e006      	b.n	800a7ea <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800a7dc:	6839      	ldr	r1, [r7, #0]
 800a7de:	6878      	ldr	r0, [r7, #4]
 800a7e0:	f001 fc89 	bl	800c0f6 <USBD_CtlError>
      ret = USBD_FAIL;
 800a7e4:	2303      	movs	r3, #3
 800a7e6:	75fb      	strb	r3, [r7, #23]
      break;
 800a7e8:	bf00      	nop
  }

  return (uint8_t)ret;
 800a7ea:	7dfb      	ldrb	r3, [r7, #23]
}
 800a7ec:	4618      	mov	r0, r3
 800a7ee:	3718      	adds	r7, #24
 800a7f0:	46bd      	mov	sp, r7
 800a7f2:	bd80      	pop	{r7, pc}

0800a7f4 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a7f4:	b580      	push	{r7, lr}
 800a7f6:	b084      	sub	sp, #16
 800a7f8:	af00      	add	r7, sp, #0
 800a7fa:	6078      	str	r0, [r7, #4]
 800a7fc:	460b      	mov	r3, r1
 800a7fe:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800a806:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	32b0      	adds	r2, #176	; 0xb0
 800a812:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a816:	2b00      	cmp	r3, #0
 800a818:	d101      	bne.n	800a81e <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800a81a:	2303      	movs	r3, #3
 800a81c:	e065      	b.n	800a8ea <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	32b0      	adds	r2, #176	; 0xb0
 800a828:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a82c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800a82e:	78fb      	ldrb	r3, [r7, #3]
 800a830:	f003 020f 	and.w	r2, r3, #15
 800a834:	6879      	ldr	r1, [r7, #4]
 800a836:	4613      	mov	r3, r2
 800a838:	009b      	lsls	r3, r3, #2
 800a83a:	4413      	add	r3, r2
 800a83c:	009b      	lsls	r3, r3, #2
 800a83e:	440b      	add	r3, r1
 800a840:	3318      	adds	r3, #24
 800a842:	681b      	ldr	r3, [r3, #0]
 800a844:	2b00      	cmp	r3, #0
 800a846:	d02f      	beq.n	800a8a8 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800a848:	78fb      	ldrb	r3, [r7, #3]
 800a84a:	f003 020f 	and.w	r2, r3, #15
 800a84e:	6879      	ldr	r1, [r7, #4]
 800a850:	4613      	mov	r3, r2
 800a852:	009b      	lsls	r3, r3, #2
 800a854:	4413      	add	r3, r2
 800a856:	009b      	lsls	r3, r3, #2
 800a858:	440b      	add	r3, r1
 800a85a:	3318      	adds	r3, #24
 800a85c:	681a      	ldr	r2, [r3, #0]
 800a85e:	78fb      	ldrb	r3, [r7, #3]
 800a860:	f003 010f 	and.w	r1, r3, #15
 800a864:	68f8      	ldr	r0, [r7, #12]
 800a866:	460b      	mov	r3, r1
 800a868:	00db      	lsls	r3, r3, #3
 800a86a:	440b      	add	r3, r1
 800a86c:	009b      	lsls	r3, r3, #2
 800a86e:	4403      	add	r3, r0
 800a870:	3348      	adds	r3, #72	; 0x48
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	fbb2 f1f3 	udiv	r1, r2, r3
 800a878:	fb01 f303 	mul.w	r3, r1, r3
 800a87c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d112      	bne.n	800a8a8 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800a882:	78fb      	ldrb	r3, [r7, #3]
 800a884:	f003 020f 	and.w	r2, r3, #15
 800a888:	6879      	ldr	r1, [r7, #4]
 800a88a:	4613      	mov	r3, r2
 800a88c:	009b      	lsls	r3, r3, #2
 800a88e:	4413      	add	r3, r2
 800a890:	009b      	lsls	r3, r3, #2
 800a892:	440b      	add	r3, r1
 800a894:	3318      	adds	r3, #24
 800a896:	2200      	movs	r2, #0
 800a898:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800a89a:	78f9      	ldrb	r1, [r7, #3]
 800a89c:	2300      	movs	r3, #0
 800a89e:	2200      	movs	r2, #0
 800a8a0:	6878      	ldr	r0, [r7, #4]
 800a8a2:	f005 fb84 	bl	800ffae <USBD_LL_Transmit>
 800a8a6:	e01f      	b.n	800a8e8 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800a8a8:	68bb      	ldr	r3, [r7, #8]
 800a8aa:	2200      	movs	r2, #0
 800a8ac:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800a8b6:	687a      	ldr	r2, [r7, #4]
 800a8b8:	33b0      	adds	r3, #176	; 0xb0
 800a8ba:	009b      	lsls	r3, r3, #2
 800a8bc:	4413      	add	r3, r2
 800a8be:	685b      	ldr	r3, [r3, #4]
 800a8c0:	691b      	ldr	r3, [r3, #16]
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	d010      	beq.n	800a8e8 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800a8cc:	687a      	ldr	r2, [r7, #4]
 800a8ce:	33b0      	adds	r3, #176	; 0xb0
 800a8d0:	009b      	lsls	r3, r3, #2
 800a8d2:	4413      	add	r3, r2
 800a8d4:	685b      	ldr	r3, [r3, #4]
 800a8d6:	691b      	ldr	r3, [r3, #16]
 800a8d8:	68ba      	ldr	r2, [r7, #8]
 800a8da:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800a8de:	68ba      	ldr	r2, [r7, #8]
 800a8e0:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800a8e4:	78fa      	ldrb	r2, [r7, #3]
 800a8e6:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800a8e8:	2300      	movs	r3, #0
}
 800a8ea:	4618      	mov	r0, r3
 800a8ec:	3710      	adds	r7, #16
 800a8ee:	46bd      	mov	sp, r7
 800a8f0:	bd80      	pop	{r7, pc}

0800a8f2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a8f2:	b580      	push	{r7, lr}
 800a8f4:	b084      	sub	sp, #16
 800a8f6:	af00      	add	r7, sp, #0
 800a8f8:	6078      	str	r0, [r7, #4]
 800a8fa:	460b      	mov	r3, r1
 800a8fc:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	32b0      	adds	r2, #176	; 0xb0
 800a908:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a90c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	32b0      	adds	r2, #176	; 0xb0
 800a918:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	d101      	bne.n	800a924 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800a920:	2303      	movs	r3, #3
 800a922:	e01a      	b.n	800a95a <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800a924:	78fb      	ldrb	r3, [r7, #3]
 800a926:	4619      	mov	r1, r3
 800a928:	6878      	ldr	r0, [r7, #4]
 800a92a:	f005 fb82 	bl	8010032 <USBD_LL_GetRxDataSize>
 800a92e:	4602      	mov	r2, r0
 800a930:	68fb      	ldr	r3, [r7, #12]
 800a932:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800a93c:	687a      	ldr	r2, [r7, #4]
 800a93e:	33b0      	adds	r3, #176	; 0xb0
 800a940:	009b      	lsls	r3, r3, #2
 800a942:	4413      	add	r3, r2
 800a944:	685b      	ldr	r3, [r3, #4]
 800a946:	68db      	ldr	r3, [r3, #12]
 800a948:	68fa      	ldr	r2, [r7, #12]
 800a94a:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800a94e:	68fa      	ldr	r2, [r7, #12]
 800a950:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800a954:	4611      	mov	r1, r2
 800a956:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800a958:	2300      	movs	r3, #0
}
 800a95a:	4618      	mov	r0, r3
 800a95c:	3710      	adds	r7, #16
 800a95e:	46bd      	mov	sp, r7
 800a960:	bd80      	pop	{r7, pc}

0800a962 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800a962:	b580      	push	{r7, lr}
 800a964:	b084      	sub	sp, #16
 800a966:	af00      	add	r7, sp, #0
 800a968:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	32b0      	adds	r2, #176	; 0xb0
 800a974:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a978:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800a97a:	68fb      	ldr	r3, [r7, #12]
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	d101      	bne.n	800a984 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800a980:	2303      	movs	r3, #3
 800a982:	e025      	b.n	800a9d0 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800a98a:	687a      	ldr	r2, [r7, #4]
 800a98c:	33b0      	adds	r3, #176	; 0xb0
 800a98e:	009b      	lsls	r3, r3, #2
 800a990:	4413      	add	r3, r2
 800a992:	685b      	ldr	r3, [r3, #4]
 800a994:	2b00      	cmp	r3, #0
 800a996:	d01a      	beq.n	800a9ce <USBD_CDC_EP0_RxReady+0x6c>
 800a998:	68fb      	ldr	r3, [r7, #12]
 800a99a:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800a99e:	2bff      	cmp	r3, #255	; 0xff
 800a9a0:	d015      	beq.n	800a9ce <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800a9a8:	687a      	ldr	r2, [r7, #4]
 800a9aa:	33b0      	adds	r3, #176	; 0xb0
 800a9ac:	009b      	lsls	r3, r3, #2
 800a9ae:	4413      	add	r3, r2
 800a9b0:	685b      	ldr	r3, [r3, #4]
 800a9b2:	689b      	ldr	r3, [r3, #8]
 800a9b4:	68fa      	ldr	r2, [r7, #12]
 800a9b6:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 800a9ba:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800a9bc:	68fa      	ldr	r2, [r7, #12]
 800a9be:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800a9c2:	b292      	uxth	r2, r2
 800a9c4:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800a9c6:	68fb      	ldr	r3, [r7, #12]
 800a9c8:	22ff      	movs	r2, #255	; 0xff
 800a9ca:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 800a9ce:	2300      	movs	r3, #0
}
 800a9d0:	4618      	mov	r0, r3
 800a9d2:	3710      	adds	r7, #16
 800a9d4:	46bd      	mov	sp, r7
 800a9d6:	bd80      	pop	{r7, pc}

0800a9d8 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800a9d8:	b580      	push	{r7, lr}
 800a9da:	b086      	sub	sp, #24
 800a9dc:	af00      	add	r7, sp, #0
 800a9de:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800a9e0:	2182      	movs	r1, #130	; 0x82
 800a9e2:	4818      	ldr	r0, [pc, #96]	; (800aa44 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800a9e4:	f000 fd4f 	bl	800b486 <USBD_GetEpDesc>
 800a9e8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800a9ea:	2101      	movs	r1, #1
 800a9ec:	4815      	ldr	r0, [pc, #84]	; (800aa44 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800a9ee:	f000 fd4a 	bl	800b486 <USBD_GetEpDesc>
 800a9f2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800a9f4:	2181      	movs	r1, #129	; 0x81
 800a9f6:	4813      	ldr	r0, [pc, #76]	; (800aa44 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800a9f8:	f000 fd45 	bl	800b486 <USBD_GetEpDesc>
 800a9fc:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800a9fe:	697b      	ldr	r3, [r7, #20]
 800aa00:	2b00      	cmp	r3, #0
 800aa02:	d002      	beq.n	800aa0a <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800aa04:	697b      	ldr	r3, [r7, #20]
 800aa06:	2210      	movs	r2, #16
 800aa08:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800aa0a:	693b      	ldr	r3, [r7, #16]
 800aa0c:	2b00      	cmp	r3, #0
 800aa0e:	d006      	beq.n	800aa1e <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800aa10:	693b      	ldr	r3, [r7, #16]
 800aa12:	2200      	movs	r2, #0
 800aa14:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800aa18:	711a      	strb	r2, [r3, #4]
 800aa1a:	2200      	movs	r2, #0
 800aa1c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	2b00      	cmp	r3, #0
 800aa22:	d006      	beq.n	800aa32 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800aa24:	68fb      	ldr	r3, [r7, #12]
 800aa26:	2200      	movs	r2, #0
 800aa28:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800aa2c:	711a      	strb	r2, [r3, #4]
 800aa2e:	2200      	movs	r2, #0
 800aa30:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	2243      	movs	r2, #67	; 0x43
 800aa36:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800aa38:	4b02      	ldr	r3, [pc, #8]	; (800aa44 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800aa3a:	4618      	mov	r0, r3
 800aa3c:	3718      	adds	r7, #24
 800aa3e:	46bd      	mov	sp, r7
 800aa40:	bd80      	pop	{r7, pc}
 800aa42:	bf00      	nop
 800aa44:	20000088 	.word	0x20000088

0800aa48 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800aa48:	b580      	push	{r7, lr}
 800aa4a:	b086      	sub	sp, #24
 800aa4c:	af00      	add	r7, sp, #0
 800aa4e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800aa50:	2182      	movs	r1, #130	; 0x82
 800aa52:	4818      	ldr	r0, [pc, #96]	; (800aab4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800aa54:	f000 fd17 	bl	800b486 <USBD_GetEpDesc>
 800aa58:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800aa5a:	2101      	movs	r1, #1
 800aa5c:	4815      	ldr	r0, [pc, #84]	; (800aab4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800aa5e:	f000 fd12 	bl	800b486 <USBD_GetEpDesc>
 800aa62:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800aa64:	2181      	movs	r1, #129	; 0x81
 800aa66:	4813      	ldr	r0, [pc, #76]	; (800aab4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800aa68:	f000 fd0d 	bl	800b486 <USBD_GetEpDesc>
 800aa6c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800aa6e:	697b      	ldr	r3, [r7, #20]
 800aa70:	2b00      	cmp	r3, #0
 800aa72:	d002      	beq.n	800aa7a <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800aa74:	697b      	ldr	r3, [r7, #20]
 800aa76:	2210      	movs	r2, #16
 800aa78:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800aa7a:	693b      	ldr	r3, [r7, #16]
 800aa7c:	2b00      	cmp	r3, #0
 800aa7e:	d006      	beq.n	800aa8e <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800aa80:	693b      	ldr	r3, [r7, #16]
 800aa82:	2200      	movs	r2, #0
 800aa84:	711a      	strb	r2, [r3, #4]
 800aa86:	2200      	movs	r2, #0
 800aa88:	f042 0202 	orr.w	r2, r2, #2
 800aa8c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800aa8e:	68fb      	ldr	r3, [r7, #12]
 800aa90:	2b00      	cmp	r3, #0
 800aa92:	d006      	beq.n	800aaa2 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800aa94:	68fb      	ldr	r3, [r7, #12]
 800aa96:	2200      	movs	r2, #0
 800aa98:	711a      	strb	r2, [r3, #4]
 800aa9a:	2200      	movs	r2, #0
 800aa9c:	f042 0202 	orr.w	r2, r2, #2
 800aaa0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	2243      	movs	r2, #67	; 0x43
 800aaa6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800aaa8:	4b02      	ldr	r3, [pc, #8]	; (800aab4 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800aaaa:	4618      	mov	r0, r3
 800aaac:	3718      	adds	r7, #24
 800aaae:	46bd      	mov	sp, r7
 800aab0:	bd80      	pop	{r7, pc}
 800aab2:	bf00      	nop
 800aab4:	20000088 	.word	0x20000088

0800aab8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800aab8:	b580      	push	{r7, lr}
 800aaba:	b086      	sub	sp, #24
 800aabc:	af00      	add	r7, sp, #0
 800aabe:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800aac0:	2182      	movs	r1, #130	; 0x82
 800aac2:	4818      	ldr	r0, [pc, #96]	; (800ab24 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800aac4:	f000 fcdf 	bl	800b486 <USBD_GetEpDesc>
 800aac8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800aaca:	2101      	movs	r1, #1
 800aacc:	4815      	ldr	r0, [pc, #84]	; (800ab24 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800aace:	f000 fcda 	bl	800b486 <USBD_GetEpDesc>
 800aad2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800aad4:	2181      	movs	r1, #129	; 0x81
 800aad6:	4813      	ldr	r0, [pc, #76]	; (800ab24 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800aad8:	f000 fcd5 	bl	800b486 <USBD_GetEpDesc>
 800aadc:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800aade:	697b      	ldr	r3, [r7, #20]
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	d002      	beq.n	800aaea <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800aae4:	697b      	ldr	r3, [r7, #20]
 800aae6:	2210      	movs	r2, #16
 800aae8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800aaea:	693b      	ldr	r3, [r7, #16]
 800aaec:	2b00      	cmp	r3, #0
 800aaee:	d006      	beq.n	800aafe <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800aaf0:	693b      	ldr	r3, [r7, #16]
 800aaf2:	2200      	movs	r2, #0
 800aaf4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800aaf8:	711a      	strb	r2, [r3, #4]
 800aafa:	2200      	movs	r2, #0
 800aafc:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800aafe:	68fb      	ldr	r3, [r7, #12]
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	d006      	beq.n	800ab12 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800ab04:	68fb      	ldr	r3, [r7, #12]
 800ab06:	2200      	movs	r2, #0
 800ab08:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ab0c:	711a      	strb	r2, [r3, #4]
 800ab0e:	2200      	movs	r2, #0
 800ab10:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	2243      	movs	r2, #67	; 0x43
 800ab16:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800ab18:	4b02      	ldr	r3, [pc, #8]	; (800ab24 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800ab1a:	4618      	mov	r0, r3
 800ab1c:	3718      	adds	r7, #24
 800ab1e:	46bd      	mov	sp, r7
 800ab20:	bd80      	pop	{r7, pc}
 800ab22:	bf00      	nop
 800ab24:	20000088 	.word	0x20000088

0800ab28 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800ab28:	b480      	push	{r7}
 800ab2a:	b083      	sub	sp, #12
 800ab2c:	af00      	add	r7, sp, #0
 800ab2e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	220a      	movs	r2, #10
 800ab34:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800ab36:	4b03      	ldr	r3, [pc, #12]	; (800ab44 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800ab38:	4618      	mov	r0, r3
 800ab3a:	370c      	adds	r7, #12
 800ab3c:	46bd      	mov	sp, r7
 800ab3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab42:	4770      	bx	lr
 800ab44:	20000044 	.word	0x20000044

0800ab48 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800ab48:	b480      	push	{r7}
 800ab4a:	b083      	sub	sp, #12
 800ab4c:	af00      	add	r7, sp, #0
 800ab4e:	6078      	str	r0, [r7, #4]
 800ab50:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800ab52:	683b      	ldr	r3, [r7, #0]
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	d101      	bne.n	800ab5c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800ab58:	2303      	movs	r3, #3
 800ab5a:	e009      	b.n	800ab70 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800ab62:	687a      	ldr	r2, [r7, #4]
 800ab64:	33b0      	adds	r3, #176	; 0xb0
 800ab66:	009b      	lsls	r3, r3, #2
 800ab68:	4413      	add	r3, r2
 800ab6a:	683a      	ldr	r2, [r7, #0]
 800ab6c:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800ab6e:	2300      	movs	r3, #0
}
 800ab70:	4618      	mov	r0, r3
 800ab72:	370c      	adds	r7, #12
 800ab74:	46bd      	mov	sp, r7
 800ab76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab7a:	4770      	bx	lr

0800ab7c <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800ab7c:	b480      	push	{r7}
 800ab7e:	b087      	sub	sp, #28
 800ab80:	af00      	add	r7, sp, #0
 800ab82:	60f8      	str	r0, [r7, #12]
 800ab84:	60b9      	str	r1, [r7, #8]
 800ab86:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ab88:	68fb      	ldr	r3, [r7, #12]
 800ab8a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ab8e:	68fb      	ldr	r3, [r7, #12]
 800ab90:	32b0      	adds	r2, #176	; 0xb0
 800ab92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ab96:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800ab98:	697b      	ldr	r3, [r7, #20]
 800ab9a:	2b00      	cmp	r3, #0
 800ab9c:	d101      	bne.n	800aba2 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800ab9e:	2303      	movs	r3, #3
 800aba0:	e008      	b.n	800abb4 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800aba2:	697b      	ldr	r3, [r7, #20]
 800aba4:	68ba      	ldr	r2, [r7, #8]
 800aba6:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800abaa:	697b      	ldr	r3, [r7, #20]
 800abac:	687a      	ldr	r2, [r7, #4]
 800abae:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800abb2:	2300      	movs	r3, #0
}
 800abb4:	4618      	mov	r0, r3
 800abb6:	371c      	adds	r7, #28
 800abb8:	46bd      	mov	sp, r7
 800abba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abbe:	4770      	bx	lr

0800abc0 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800abc0:	b480      	push	{r7}
 800abc2:	b085      	sub	sp, #20
 800abc4:	af00      	add	r7, sp, #0
 800abc6:	6078      	str	r0, [r7, #4]
 800abc8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	32b0      	adds	r2, #176	; 0xb0
 800abd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800abd8:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800abda:	68fb      	ldr	r3, [r7, #12]
 800abdc:	2b00      	cmp	r3, #0
 800abde:	d101      	bne.n	800abe4 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800abe0:	2303      	movs	r3, #3
 800abe2:	e004      	b.n	800abee <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800abe4:	68fb      	ldr	r3, [r7, #12]
 800abe6:	683a      	ldr	r2, [r7, #0]
 800abe8:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800abec:	2300      	movs	r3, #0
}
 800abee:	4618      	mov	r0, r3
 800abf0:	3714      	adds	r7, #20
 800abf2:	46bd      	mov	sp, r7
 800abf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abf8:	4770      	bx	lr
	...

0800abfc <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800abfc:	b580      	push	{r7, lr}
 800abfe:	b084      	sub	sp, #16
 800ac00:	af00      	add	r7, sp, #0
 800ac02:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	32b0      	adds	r2, #176	; 0xb0
 800ac0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ac12:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800ac14:	2301      	movs	r3, #1
 800ac16:	73fb      	strb	r3, [r7, #15]

#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	32b0      	adds	r2, #176	; 0xb0
 800ac22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ac26:	2b00      	cmp	r3, #0
 800ac28:	d101      	bne.n	800ac2e <USBD_CDC_TransmitPacket+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800ac2a:	2303      	movs	r3, #3
 800ac2c:	e025      	b.n	800ac7a <USBD_CDC_TransmitPacket+0x7e>
  }

  if (hcdc->TxState == 0U)
 800ac2e:	68bb      	ldr	r3, [r7, #8]
 800ac30:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	d11f      	bne.n	800ac78 <USBD_CDC_TransmitPacket+0x7c>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800ac38:	68bb      	ldr	r3, [r7, #8]
 800ac3a:	2201      	movs	r2, #1
 800ac3c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800ac40:	4b10      	ldr	r3, [pc, #64]	; (800ac84 <USBD_CDC_TransmitPacket+0x88>)
 800ac42:	781b      	ldrb	r3, [r3, #0]
 800ac44:	f003 020f 	and.w	r2, r3, #15
 800ac48:	68bb      	ldr	r3, [r7, #8]
 800ac4a:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 800ac4e:	6878      	ldr	r0, [r7, #4]
 800ac50:	4613      	mov	r3, r2
 800ac52:	009b      	lsls	r3, r3, #2
 800ac54:	4413      	add	r3, r2
 800ac56:	009b      	lsls	r3, r3, #2
 800ac58:	4403      	add	r3, r0
 800ac5a:	3318      	adds	r3, #24
 800ac5c:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800ac5e:	4b09      	ldr	r3, [pc, #36]	; (800ac84 <USBD_CDC_TransmitPacket+0x88>)
 800ac60:	7819      	ldrb	r1, [r3, #0]
 800ac62:	68bb      	ldr	r3, [r7, #8]
 800ac64:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800ac68:	68bb      	ldr	r3, [r7, #8]
 800ac6a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800ac6e:	6878      	ldr	r0, [r7, #4]
 800ac70:	f005 f99d 	bl	800ffae <USBD_LL_Transmit>

    ret = USBD_OK;
 800ac74:	2300      	movs	r3, #0
 800ac76:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800ac78:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac7a:	4618      	mov	r0, r3
 800ac7c:	3710      	adds	r7, #16
 800ac7e:	46bd      	mov	sp, r7
 800ac80:	bd80      	pop	{r7, pc}
 800ac82:	bf00      	nop
 800ac84:	200000cb 	.word	0x200000cb

0800ac88 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800ac88:	b580      	push	{r7, lr}
 800ac8a:	b084      	sub	sp, #16
 800ac8c:	af00      	add	r7, sp, #0
 800ac8e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	32b0      	adds	r2, #176	; 0xb0
 800ac9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ac9e:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	32b0      	adds	r2, #176	; 0xb0
 800acaa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800acae:	2b00      	cmp	r3, #0
 800acb0:	d101      	bne.n	800acb6 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800acb2:	2303      	movs	r3, #3
 800acb4:	e018      	b.n	800ace8 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	7c1b      	ldrb	r3, [r3, #16]
 800acba:	2b00      	cmp	r3, #0
 800acbc:	d10a      	bne.n	800acd4 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800acbe:	4b0c      	ldr	r3, [pc, #48]	; (800acf0 <USBD_CDC_ReceivePacket+0x68>)
 800acc0:	7819      	ldrb	r1, [r3, #0]
 800acc2:	68fb      	ldr	r3, [r7, #12]
 800acc4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800acc8:	f44f 7300 	mov.w	r3, #512	; 0x200
 800accc:	6878      	ldr	r0, [r7, #4]
 800acce:	f005 f98f 	bl	800fff0 <USBD_LL_PrepareReceive>
 800acd2:	e008      	b.n	800ace6 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800acd4:	4b06      	ldr	r3, [pc, #24]	; (800acf0 <USBD_CDC_ReceivePacket+0x68>)
 800acd6:	7819      	ldrb	r1, [r3, #0]
 800acd8:	68fb      	ldr	r3, [r7, #12]
 800acda:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800acde:	2340      	movs	r3, #64	; 0x40
 800ace0:	6878      	ldr	r0, [r7, #4]
 800ace2:	f005 f985 	bl	800fff0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800ace6:	2300      	movs	r3, #0
}
 800ace8:	4618      	mov	r0, r3
 800acea:	3710      	adds	r7, #16
 800acec:	46bd      	mov	sp, r7
 800acee:	bd80      	pop	{r7, pc}
 800acf0:	200000cc 	.word	0x200000cc

0800acf4 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800acf4:	b580      	push	{r7, lr}
 800acf6:	b086      	sub	sp, #24
 800acf8:	af00      	add	r7, sp, #0
 800acfa:	60f8      	str	r0, [r7, #12]
 800acfc:	60b9      	str	r1, [r7, #8]
 800acfe:	4613      	mov	r3, r2
 800ad00:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800ad02:	68fb      	ldr	r3, [r7, #12]
 800ad04:	2b00      	cmp	r3, #0
 800ad06:	d101      	bne.n	800ad0c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800ad08:	2303      	movs	r3, #3
 800ad0a:	e01f      	b.n	800ad4c <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800ad0c:	68fb      	ldr	r3, [r7, #12]
 800ad0e:	2200      	movs	r2, #0
 800ad10:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 800ad14:	68fb      	ldr	r3, [r7, #12]
 800ad16:	2200      	movs	r2, #0
 800ad18:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800ad1c:	68fb      	ldr	r3, [r7, #12]
 800ad1e:	2200      	movs	r2, #0
 800ad20:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800ad24:	68bb      	ldr	r3, [r7, #8]
 800ad26:	2b00      	cmp	r3, #0
 800ad28:	d003      	beq.n	800ad32 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800ad2a:	68fb      	ldr	r3, [r7, #12]
 800ad2c:	68ba      	ldr	r2, [r7, #8]
 800ad2e:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ad32:	68fb      	ldr	r3, [r7, #12]
 800ad34:	2201      	movs	r2, #1
 800ad36:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800ad3a:	68fb      	ldr	r3, [r7, #12]
 800ad3c:	79fa      	ldrb	r2, [r7, #7]
 800ad3e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800ad40:	68f8      	ldr	r0, [r7, #12]
 800ad42:	f004 ffff 	bl	800fd44 <USBD_LL_Init>
 800ad46:	4603      	mov	r3, r0
 800ad48:	75fb      	strb	r3, [r7, #23]

  return ret;
 800ad4a:	7dfb      	ldrb	r3, [r7, #23]
}
 800ad4c:	4618      	mov	r0, r3
 800ad4e:	3718      	adds	r7, #24
 800ad50:	46bd      	mov	sp, r7
 800ad52:	bd80      	pop	{r7, pc}

0800ad54 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800ad54:	b580      	push	{r7, lr}
 800ad56:	b084      	sub	sp, #16
 800ad58:	af00      	add	r7, sp, #0
 800ad5a:	6078      	str	r0, [r7, #4]
 800ad5c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ad5e:	2300      	movs	r3, #0
 800ad60:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800ad62:	683b      	ldr	r3, [r7, #0]
 800ad64:	2b00      	cmp	r3, #0
 800ad66:	d101      	bne.n	800ad6c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800ad68:	2303      	movs	r3, #3
 800ad6a:	e025      	b.n	800adb8 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	683a      	ldr	r2, [r7, #0]
 800ad70:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	32ae      	adds	r2, #174	; 0xae
 800ad7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ad82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	d00f      	beq.n	800ada8 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	32ae      	adds	r2, #174	; 0xae
 800ad92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ad96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad98:	f107 020e 	add.w	r2, r7, #14
 800ad9c:	4610      	mov	r0, r2
 800ad9e:	4798      	blx	r3
 800ada0:	4602      	mov	r2, r0
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 800adae:	1c5a      	adds	r2, r3, #1
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 800adb6:	2300      	movs	r3, #0
}
 800adb8:	4618      	mov	r0, r3
 800adba:	3710      	adds	r7, #16
 800adbc:	46bd      	mov	sp, r7
 800adbe:	bd80      	pop	{r7, pc}

0800adc0 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800adc0:	b580      	push	{r7, lr}
 800adc2:	b082      	sub	sp, #8
 800adc4:	af00      	add	r7, sp, #0
 800adc6:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800adc8:	6878      	ldr	r0, [r7, #4]
 800adca:	f005 f807 	bl	800fddc <USBD_LL_Start>
 800adce:	4603      	mov	r3, r0
}
 800add0:	4618      	mov	r0, r3
 800add2:	3708      	adds	r7, #8
 800add4:	46bd      	mov	sp, r7
 800add6:	bd80      	pop	{r7, pc}

0800add8 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800add8:	b480      	push	{r7}
 800adda:	b083      	sub	sp, #12
 800addc:	af00      	add	r7, sp, #0
 800adde:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800ade0:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800ade2:	4618      	mov	r0, r3
 800ade4:	370c      	adds	r7, #12
 800ade6:	46bd      	mov	sp, r7
 800ade8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adec:	4770      	bx	lr

0800adee <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800adee:	b580      	push	{r7, lr}
 800adf0:	b084      	sub	sp, #16
 800adf2:	af00      	add	r7, sp, #0
 800adf4:	6078      	str	r0, [r7, #4]
 800adf6:	460b      	mov	r3, r1
 800adf8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800adfa:	2300      	movs	r3, #0
 800adfc:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	d009      	beq.n	800ae1c <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	78fa      	ldrb	r2, [r7, #3]
 800ae12:	4611      	mov	r1, r2
 800ae14:	6878      	ldr	r0, [r7, #4]
 800ae16:	4798      	blx	r3
 800ae18:	4603      	mov	r3, r0
 800ae1a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800ae1c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ae1e:	4618      	mov	r0, r3
 800ae20:	3710      	adds	r7, #16
 800ae22:	46bd      	mov	sp, r7
 800ae24:	bd80      	pop	{r7, pc}

0800ae26 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ae26:	b580      	push	{r7, lr}
 800ae28:	b084      	sub	sp, #16
 800ae2a:	af00      	add	r7, sp, #0
 800ae2c:	6078      	str	r0, [r7, #4]
 800ae2e:	460b      	mov	r3, r1
 800ae30:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800ae32:	2300      	movs	r3, #0
 800ae34:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ae3c:	685b      	ldr	r3, [r3, #4]
 800ae3e:	78fa      	ldrb	r2, [r7, #3]
 800ae40:	4611      	mov	r1, r2
 800ae42:	6878      	ldr	r0, [r7, #4]
 800ae44:	4798      	blx	r3
 800ae46:	4603      	mov	r3, r0
 800ae48:	2b00      	cmp	r3, #0
 800ae4a:	d001      	beq.n	800ae50 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800ae4c:	2303      	movs	r3, #3
 800ae4e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800ae50:	7bfb      	ldrb	r3, [r7, #15]
}
 800ae52:	4618      	mov	r0, r3
 800ae54:	3710      	adds	r7, #16
 800ae56:	46bd      	mov	sp, r7
 800ae58:	bd80      	pop	{r7, pc}

0800ae5a <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800ae5a:	b580      	push	{r7, lr}
 800ae5c:	b084      	sub	sp, #16
 800ae5e:	af00      	add	r7, sp, #0
 800ae60:	6078      	str	r0, [r7, #4]
 800ae62:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800ae6a:	6839      	ldr	r1, [r7, #0]
 800ae6c:	4618      	mov	r0, r3
 800ae6e:	f001 f908 	bl	800c082 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	2201      	movs	r2, #1
 800ae76:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800ae80:	461a      	mov	r2, r3
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800ae8e:	f003 031f 	and.w	r3, r3, #31
 800ae92:	2b02      	cmp	r3, #2
 800ae94:	d01a      	beq.n	800aecc <USBD_LL_SetupStage+0x72>
 800ae96:	2b02      	cmp	r3, #2
 800ae98:	d822      	bhi.n	800aee0 <USBD_LL_SetupStage+0x86>
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d002      	beq.n	800aea4 <USBD_LL_SetupStage+0x4a>
 800ae9e:	2b01      	cmp	r3, #1
 800aea0:	d00a      	beq.n	800aeb8 <USBD_LL_SetupStage+0x5e>
 800aea2:	e01d      	b.n	800aee0 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800aeaa:	4619      	mov	r1, r3
 800aeac:	6878      	ldr	r0, [r7, #4]
 800aeae:	f000 fb5f 	bl	800b570 <USBD_StdDevReq>
 800aeb2:	4603      	mov	r3, r0
 800aeb4:	73fb      	strb	r3, [r7, #15]
      break;
 800aeb6:	e020      	b.n	800aefa <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800aebe:	4619      	mov	r1, r3
 800aec0:	6878      	ldr	r0, [r7, #4]
 800aec2:	f000 fbc7 	bl	800b654 <USBD_StdItfReq>
 800aec6:	4603      	mov	r3, r0
 800aec8:	73fb      	strb	r3, [r7, #15]
      break;
 800aeca:	e016      	b.n	800aefa <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800aed2:	4619      	mov	r1, r3
 800aed4:	6878      	ldr	r0, [r7, #4]
 800aed6:	f000 fc29 	bl	800b72c <USBD_StdEPReq>
 800aeda:	4603      	mov	r3, r0
 800aedc:	73fb      	strb	r3, [r7, #15]
      break;
 800aede:	e00c      	b.n	800aefa <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800aee6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800aeea:	b2db      	uxtb	r3, r3
 800aeec:	4619      	mov	r1, r3
 800aeee:	6878      	ldr	r0, [r7, #4]
 800aef0:	f004 ffd4 	bl	800fe9c <USBD_LL_StallEP>
 800aef4:	4603      	mov	r3, r0
 800aef6:	73fb      	strb	r3, [r7, #15]
      break;
 800aef8:	bf00      	nop
  }

  return ret;
 800aefa:	7bfb      	ldrb	r3, [r7, #15]
}
 800aefc:	4618      	mov	r0, r3
 800aefe:	3710      	adds	r7, #16
 800af00:	46bd      	mov	sp, r7
 800af02:	bd80      	pop	{r7, pc}

0800af04 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800af04:	b580      	push	{r7, lr}
 800af06:	b086      	sub	sp, #24
 800af08:	af00      	add	r7, sp, #0
 800af0a:	60f8      	str	r0, [r7, #12]
 800af0c:	460b      	mov	r3, r1
 800af0e:	607a      	str	r2, [r7, #4]
 800af10:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800af12:	2300      	movs	r3, #0
 800af14:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800af16:	7afb      	ldrb	r3, [r7, #11]
 800af18:	2b00      	cmp	r3, #0
 800af1a:	d16e      	bne.n	800affa <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800af1c:	68fb      	ldr	r3, [r7, #12]
 800af1e:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800af22:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800af24:	68fb      	ldr	r3, [r7, #12]
 800af26:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800af2a:	2b03      	cmp	r3, #3
 800af2c:	f040 8098 	bne.w	800b060 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800af30:	693b      	ldr	r3, [r7, #16]
 800af32:	689a      	ldr	r2, [r3, #8]
 800af34:	693b      	ldr	r3, [r7, #16]
 800af36:	68db      	ldr	r3, [r3, #12]
 800af38:	429a      	cmp	r2, r3
 800af3a:	d913      	bls.n	800af64 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800af3c:	693b      	ldr	r3, [r7, #16]
 800af3e:	689a      	ldr	r2, [r3, #8]
 800af40:	693b      	ldr	r3, [r7, #16]
 800af42:	68db      	ldr	r3, [r3, #12]
 800af44:	1ad2      	subs	r2, r2, r3
 800af46:	693b      	ldr	r3, [r7, #16]
 800af48:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800af4a:	693b      	ldr	r3, [r7, #16]
 800af4c:	68da      	ldr	r2, [r3, #12]
 800af4e:	693b      	ldr	r3, [r7, #16]
 800af50:	689b      	ldr	r3, [r3, #8]
 800af52:	4293      	cmp	r3, r2
 800af54:	bf28      	it	cs
 800af56:	4613      	movcs	r3, r2
 800af58:	461a      	mov	r2, r3
 800af5a:	6879      	ldr	r1, [r7, #4]
 800af5c:	68f8      	ldr	r0, [r7, #12]
 800af5e:	f001 f984 	bl	800c26a <USBD_CtlContinueRx>
 800af62:	e07d      	b.n	800b060 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800af64:	68fb      	ldr	r3, [r7, #12]
 800af66:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800af6a:	f003 031f 	and.w	r3, r3, #31
 800af6e:	2b02      	cmp	r3, #2
 800af70:	d014      	beq.n	800af9c <USBD_LL_DataOutStage+0x98>
 800af72:	2b02      	cmp	r3, #2
 800af74:	d81d      	bhi.n	800afb2 <USBD_LL_DataOutStage+0xae>
 800af76:	2b00      	cmp	r3, #0
 800af78:	d002      	beq.n	800af80 <USBD_LL_DataOutStage+0x7c>
 800af7a:	2b01      	cmp	r3, #1
 800af7c:	d003      	beq.n	800af86 <USBD_LL_DataOutStage+0x82>
 800af7e:	e018      	b.n	800afb2 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800af80:	2300      	movs	r3, #0
 800af82:	75bb      	strb	r3, [r7, #22]
            break;
 800af84:	e018      	b.n	800afb8 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800af86:	68fb      	ldr	r3, [r7, #12]
 800af88:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800af8c:	b2db      	uxtb	r3, r3
 800af8e:	4619      	mov	r1, r3
 800af90:	68f8      	ldr	r0, [r7, #12]
 800af92:	f000 fa5e 	bl	800b452 <USBD_CoreFindIF>
 800af96:	4603      	mov	r3, r0
 800af98:	75bb      	strb	r3, [r7, #22]
            break;
 800af9a:	e00d      	b.n	800afb8 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800af9c:	68fb      	ldr	r3, [r7, #12]
 800af9e:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800afa2:	b2db      	uxtb	r3, r3
 800afa4:	4619      	mov	r1, r3
 800afa6:	68f8      	ldr	r0, [r7, #12]
 800afa8:	f000 fa60 	bl	800b46c <USBD_CoreFindEP>
 800afac:	4603      	mov	r3, r0
 800afae:	75bb      	strb	r3, [r7, #22]
            break;
 800afb0:	e002      	b.n	800afb8 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800afb2:	2300      	movs	r3, #0
 800afb4:	75bb      	strb	r3, [r7, #22]
            break;
 800afb6:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800afb8:	7dbb      	ldrb	r3, [r7, #22]
 800afba:	2b00      	cmp	r3, #0
 800afbc:	d119      	bne.n	800aff2 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800afbe:	68fb      	ldr	r3, [r7, #12]
 800afc0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800afc4:	b2db      	uxtb	r3, r3
 800afc6:	2b03      	cmp	r3, #3
 800afc8:	d113      	bne.n	800aff2 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800afca:	7dba      	ldrb	r2, [r7, #22]
 800afcc:	68fb      	ldr	r3, [r7, #12]
 800afce:	32ae      	adds	r2, #174	; 0xae
 800afd0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800afd4:	691b      	ldr	r3, [r3, #16]
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	d00b      	beq.n	800aff2 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800afda:	7dba      	ldrb	r2, [r7, #22]
 800afdc:	68fb      	ldr	r3, [r7, #12]
 800afde:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800afe2:	7dba      	ldrb	r2, [r7, #22]
 800afe4:	68fb      	ldr	r3, [r7, #12]
 800afe6:	32ae      	adds	r2, #174	; 0xae
 800afe8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800afec:	691b      	ldr	r3, [r3, #16]
 800afee:	68f8      	ldr	r0, [r7, #12]
 800aff0:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800aff2:	68f8      	ldr	r0, [r7, #12]
 800aff4:	f001 f94a 	bl	800c28c <USBD_CtlSendStatus>
 800aff8:	e032      	b.n	800b060 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800affa:	7afb      	ldrb	r3, [r7, #11]
 800affc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b000:	b2db      	uxtb	r3, r3
 800b002:	4619      	mov	r1, r3
 800b004:	68f8      	ldr	r0, [r7, #12]
 800b006:	f000 fa31 	bl	800b46c <USBD_CoreFindEP>
 800b00a:	4603      	mov	r3, r0
 800b00c:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b00e:	7dbb      	ldrb	r3, [r7, #22]
 800b010:	2bff      	cmp	r3, #255	; 0xff
 800b012:	d025      	beq.n	800b060 <USBD_LL_DataOutStage+0x15c>
 800b014:	7dbb      	ldrb	r3, [r7, #22]
 800b016:	2b00      	cmp	r3, #0
 800b018:	d122      	bne.n	800b060 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b01a:	68fb      	ldr	r3, [r7, #12]
 800b01c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b020:	b2db      	uxtb	r3, r3
 800b022:	2b03      	cmp	r3, #3
 800b024:	d117      	bne.n	800b056 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800b026:	7dba      	ldrb	r2, [r7, #22]
 800b028:	68fb      	ldr	r3, [r7, #12]
 800b02a:	32ae      	adds	r2, #174	; 0xae
 800b02c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b030:	699b      	ldr	r3, [r3, #24]
 800b032:	2b00      	cmp	r3, #0
 800b034:	d00f      	beq.n	800b056 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800b036:	7dba      	ldrb	r2, [r7, #22]
 800b038:	68fb      	ldr	r3, [r7, #12]
 800b03a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800b03e:	7dba      	ldrb	r2, [r7, #22]
 800b040:	68fb      	ldr	r3, [r7, #12]
 800b042:	32ae      	adds	r2, #174	; 0xae
 800b044:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b048:	699b      	ldr	r3, [r3, #24]
 800b04a:	7afa      	ldrb	r2, [r7, #11]
 800b04c:	4611      	mov	r1, r2
 800b04e:	68f8      	ldr	r0, [r7, #12]
 800b050:	4798      	blx	r3
 800b052:	4603      	mov	r3, r0
 800b054:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800b056:	7dfb      	ldrb	r3, [r7, #23]
 800b058:	2b00      	cmp	r3, #0
 800b05a:	d001      	beq.n	800b060 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800b05c:	7dfb      	ldrb	r3, [r7, #23]
 800b05e:	e000      	b.n	800b062 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800b060:	2300      	movs	r3, #0
}
 800b062:	4618      	mov	r0, r3
 800b064:	3718      	adds	r7, #24
 800b066:	46bd      	mov	sp, r7
 800b068:	bd80      	pop	{r7, pc}

0800b06a <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800b06a:	b580      	push	{r7, lr}
 800b06c:	b086      	sub	sp, #24
 800b06e:	af00      	add	r7, sp, #0
 800b070:	60f8      	str	r0, [r7, #12]
 800b072:	460b      	mov	r3, r1
 800b074:	607a      	str	r2, [r7, #4]
 800b076:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800b078:	7afb      	ldrb	r3, [r7, #11]
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	d16f      	bne.n	800b15e <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800b07e:	68fb      	ldr	r3, [r7, #12]
 800b080:	3314      	adds	r3, #20
 800b082:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800b084:	68fb      	ldr	r3, [r7, #12]
 800b086:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800b08a:	2b02      	cmp	r3, #2
 800b08c:	d15a      	bne.n	800b144 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800b08e:	693b      	ldr	r3, [r7, #16]
 800b090:	689a      	ldr	r2, [r3, #8]
 800b092:	693b      	ldr	r3, [r7, #16]
 800b094:	68db      	ldr	r3, [r3, #12]
 800b096:	429a      	cmp	r2, r3
 800b098:	d914      	bls.n	800b0c4 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800b09a:	693b      	ldr	r3, [r7, #16]
 800b09c:	689a      	ldr	r2, [r3, #8]
 800b09e:	693b      	ldr	r3, [r7, #16]
 800b0a0:	68db      	ldr	r3, [r3, #12]
 800b0a2:	1ad2      	subs	r2, r2, r3
 800b0a4:	693b      	ldr	r3, [r7, #16]
 800b0a6:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800b0a8:	693b      	ldr	r3, [r7, #16]
 800b0aa:	689b      	ldr	r3, [r3, #8]
 800b0ac:	461a      	mov	r2, r3
 800b0ae:	6879      	ldr	r1, [r7, #4]
 800b0b0:	68f8      	ldr	r0, [r7, #12]
 800b0b2:	f001 f8ac 	bl	800c20e <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b0b6:	2300      	movs	r3, #0
 800b0b8:	2200      	movs	r2, #0
 800b0ba:	2100      	movs	r1, #0
 800b0bc:	68f8      	ldr	r0, [r7, #12]
 800b0be:	f004 ff97 	bl	800fff0 <USBD_LL_PrepareReceive>
 800b0c2:	e03f      	b.n	800b144 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800b0c4:	693b      	ldr	r3, [r7, #16]
 800b0c6:	68da      	ldr	r2, [r3, #12]
 800b0c8:	693b      	ldr	r3, [r7, #16]
 800b0ca:	689b      	ldr	r3, [r3, #8]
 800b0cc:	429a      	cmp	r2, r3
 800b0ce:	d11c      	bne.n	800b10a <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800b0d0:	693b      	ldr	r3, [r7, #16]
 800b0d2:	685a      	ldr	r2, [r3, #4]
 800b0d4:	693b      	ldr	r3, [r7, #16]
 800b0d6:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800b0d8:	429a      	cmp	r2, r3
 800b0da:	d316      	bcc.n	800b10a <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800b0dc:	693b      	ldr	r3, [r7, #16]
 800b0de:	685a      	ldr	r2, [r3, #4]
 800b0e0:	68fb      	ldr	r3, [r7, #12]
 800b0e2:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800b0e6:	429a      	cmp	r2, r3
 800b0e8:	d20f      	bcs.n	800b10a <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800b0ea:	2200      	movs	r2, #0
 800b0ec:	2100      	movs	r1, #0
 800b0ee:	68f8      	ldr	r0, [r7, #12]
 800b0f0:	f001 f88d 	bl	800c20e <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800b0f4:	68fb      	ldr	r3, [r7, #12]
 800b0f6:	2200      	movs	r2, #0
 800b0f8:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b0fc:	2300      	movs	r3, #0
 800b0fe:	2200      	movs	r2, #0
 800b100:	2100      	movs	r1, #0
 800b102:	68f8      	ldr	r0, [r7, #12]
 800b104:	f004 ff74 	bl	800fff0 <USBD_LL_PrepareReceive>
 800b108:	e01c      	b.n	800b144 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b10a:	68fb      	ldr	r3, [r7, #12]
 800b10c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b110:	b2db      	uxtb	r3, r3
 800b112:	2b03      	cmp	r3, #3
 800b114:	d10f      	bne.n	800b136 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800b116:	68fb      	ldr	r3, [r7, #12]
 800b118:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b11c:	68db      	ldr	r3, [r3, #12]
 800b11e:	2b00      	cmp	r3, #0
 800b120:	d009      	beq.n	800b136 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800b122:	68fb      	ldr	r3, [r7, #12]
 800b124:	2200      	movs	r2, #0
 800b126:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800b12a:	68fb      	ldr	r3, [r7, #12]
 800b12c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b130:	68db      	ldr	r3, [r3, #12]
 800b132:	68f8      	ldr	r0, [r7, #12]
 800b134:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800b136:	2180      	movs	r1, #128	; 0x80
 800b138:	68f8      	ldr	r0, [r7, #12]
 800b13a:	f004 feaf 	bl	800fe9c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800b13e:	68f8      	ldr	r0, [r7, #12]
 800b140:	f001 f8b7 	bl	800c2b2 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 800b144:	68fb      	ldr	r3, [r7, #12]
 800b146:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	d03a      	beq.n	800b1c4 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800b14e:	68f8      	ldr	r0, [r7, #12]
 800b150:	f7ff fe42 	bl	800add8 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800b154:	68fb      	ldr	r3, [r7, #12]
 800b156:	2200      	movs	r2, #0
 800b158:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800b15c:	e032      	b.n	800b1c4 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800b15e:	7afb      	ldrb	r3, [r7, #11]
 800b160:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800b164:	b2db      	uxtb	r3, r3
 800b166:	4619      	mov	r1, r3
 800b168:	68f8      	ldr	r0, [r7, #12]
 800b16a:	f000 f97f 	bl	800b46c <USBD_CoreFindEP>
 800b16e:	4603      	mov	r3, r0
 800b170:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b172:	7dfb      	ldrb	r3, [r7, #23]
 800b174:	2bff      	cmp	r3, #255	; 0xff
 800b176:	d025      	beq.n	800b1c4 <USBD_LL_DataInStage+0x15a>
 800b178:	7dfb      	ldrb	r3, [r7, #23]
 800b17a:	2b00      	cmp	r3, #0
 800b17c:	d122      	bne.n	800b1c4 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b17e:	68fb      	ldr	r3, [r7, #12]
 800b180:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b184:	b2db      	uxtb	r3, r3
 800b186:	2b03      	cmp	r3, #3
 800b188:	d11c      	bne.n	800b1c4 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800b18a:	7dfa      	ldrb	r2, [r7, #23]
 800b18c:	68fb      	ldr	r3, [r7, #12]
 800b18e:	32ae      	adds	r2, #174	; 0xae
 800b190:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b194:	695b      	ldr	r3, [r3, #20]
 800b196:	2b00      	cmp	r3, #0
 800b198:	d014      	beq.n	800b1c4 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800b19a:	7dfa      	ldrb	r2, [r7, #23]
 800b19c:	68fb      	ldr	r3, [r7, #12]
 800b19e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800b1a2:	7dfa      	ldrb	r2, [r7, #23]
 800b1a4:	68fb      	ldr	r3, [r7, #12]
 800b1a6:	32ae      	adds	r2, #174	; 0xae
 800b1a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b1ac:	695b      	ldr	r3, [r3, #20]
 800b1ae:	7afa      	ldrb	r2, [r7, #11]
 800b1b0:	4611      	mov	r1, r2
 800b1b2:	68f8      	ldr	r0, [r7, #12]
 800b1b4:	4798      	blx	r3
 800b1b6:	4603      	mov	r3, r0
 800b1b8:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800b1ba:	7dbb      	ldrb	r3, [r7, #22]
 800b1bc:	2b00      	cmp	r3, #0
 800b1be:	d001      	beq.n	800b1c4 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800b1c0:	7dbb      	ldrb	r3, [r7, #22]
 800b1c2:	e000      	b.n	800b1c6 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800b1c4:	2300      	movs	r3, #0
}
 800b1c6:	4618      	mov	r0, r3
 800b1c8:	3718      	adds	r7, #24
 800b1ca:	46bd      	mov	sp, r7
 800b1cc:	bd80      	pop	{r7, pc}

0800b1ce <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800b1ce:	b580      	push	{r7, lr}
 800b1d0:	b084      	sub	sp, #16
 800b1d2:	af00      	add	r7, sp, #0
 800b1d4:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800b1d6:	2300      	movs	r3, #0
 800b1d8:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	2201      	movs	r2, #1
 800b1de:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	2200      	movs	r2, #0
 800b1e6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	2200      	movs	r2, #0
 800b1ee:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	2200      	movs	r2, #0
 800b1f4:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	2200      	movs	r2, #0
 800b1fc:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b206:	2b00      	cmp	r3, #0
 800b208:	d014      	beq.n	800b234 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b210:	685b      	ldr	r3, [r3, #4]
 800b212:	2b00      	cmp	r3, #0
 800b214:	d00e      	beq.n	800b234 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b21c:	685b      	ldr	r3, [r3, #4]
 800b21e:	687a      	ldr	r2, [r7, #4]
 800b220:	6852      	ldr	r2, [r2, #4]
 800b222:	b2d2      	uxtb	r2, r2
 800b224:	4611      	mov	r1, r2
 800b226:	6878      	ldr	r0, [r7, #4]
 800b228:	4798      	blx	r3
 800b22a:	4603      	mov	r3, r0
 800b22c:	2b00      	cmp	r3, #0
 800b22e:	d001      	beq.n	800b234 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800b230:	2303      	movs	r3, #3
 800b232:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b234:	2340      	movs	r3, #64	; 0x40
 800b236:	2200      	movs	r2, #0
 800b238:	2100      	movs	r1, #0
 800b23a:	6878      	ldr	r0, [r7, #4]
 800b23c:	f004 fde9 	bl	800fe12 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	2201      	movs	r2, #1
 800b244:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	2240      	movs	r2, #64	; 0x40
 800b24c:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b250:	2340      	movs	r3, #64	; 0x40
 800b252:	2200      	movs	r2, #0
 800b254:	2180      	movs	r1, #128	; 0x80
 800b256:	6878      	ldr	r0, [r7, #4]
 800b258:	f004 fddb 	bl	800fe12 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	2201      	movs	r2, #1
 800b260:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	2240      	movs	r2, #64	; 0x40
 800b266:	621a      	str	r2, [r3, #32]

  return ret;
 800b268:	7bfb      	ldrb	r3, [r7, #15]
}
 800b26a:	4618      	mov	r0, r3
 800b26c:	3710      	adds	r7, #16
 800b26e:	46bd      	mov	sp, r7
 800b270:	bd80      	pop	{r7, pc}

0800b272 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800b272:	b480      	push	{r7}
 800b274:	b083      	sub	sp, #12
 800b276:	af00      	add	r7, sp, #0
 800b278:	6078      	str	r0, [r7, #4]
 800b27a:	460b      	mov	r3, r1
 800b27c:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	78fa      	ldrb	r2, [r7, #3]
 800b282:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800b284:	2300      	movs	r3, #0
}
 800b286:	4618      	mov	r0, r3
 800b288:	370c      	adds	r7, #12
 800b28a:	46bd      	mov	sp, r7
 800b28c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b290:	4770      	bx	lr

0800b292 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800b292:	b480      	push	{r7}
 800b294:	b083      	sub	sp, #12
 800b296:	af00      	add	r7, sp, #0
 800b298:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b2a0:	b2da      	uxtb	r2, r3
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	2204      	movs	r2, #4
 800b2ac:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800b2b0:	2300      	movs	r3, #0
}
 800b2b2:	4618      	mov	r0, r3
 800b2b4:	370c      	adds	r7, #12
 800b2b6:	46bd      	mov	sp, r7
 800b2b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2bc:	4770      	bx	lr

0800b2be <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800b2be:	b480      	push	{r7}
 800b2c0:	b083      	sub	sp, #12
 800b2c2:	af00      	add	r7, sp, #0
 800b2c4:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b2cc:	b2db      	uxtb	r3, r3
 800b2ce:	2b04      	cmp	r3, #4
 800b2d0:	d106      	bne.n	800b2e0 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800b2d8:	b2da      	uxtb	r2, r3
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800b2e0:	2300      	movs	r3, #0
}
 800b2e2:	4618      	mov	r0, r3
 800b2e4:	370c      	adds	r7, #12
 800b2e6:	46bd      	mov	sp, r7
 800b2e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ec:	4770      	bx	lr

0800b2ee <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800b2ee:	b580      	push	{r7, lr}
 800b2f0:	b082      	sub	sp, #8
 800b2f2:	af00      	add	r7, sp, #0
 800b2f4:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b2fc:	b2db      	uxtb	r3, r3
 800b2fe:	2b03      	cmp	r3, #3
 800b300:	d110      	bne.n	800b324 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b308:	2b00      	cmp	r3, #0
 800b30a:	d00b      	beq.n	800b324 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b312:	69db      	ldr	r3, [r3, #28]
 800b314:	2b00      	cmp	r3, #0
 800b316:	d005      	beq.n	800b324 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b31e:	69db      	ldr	r3, [r3, #28]
 800b320:	6878      	ldr	r0, [r7, #4]
 800b322:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800b324:	2300      	movs	r3, #0
}
 800b326:	4618      	mov	r0, r3
 800b328:	3708      	adds	r7, #8
 800b32a:	46bd      	mov	sp, r7
 800b32c:	bd80      	pop	{r7, pc}

0800b32e <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800b32e:	b580      	push	{r7, lr}
 800b330:	b082      	sub	sp, #8
 800b332:	af00      	add	r7, sp, #0
 800b334:	6078      	str	r0, [r7, #4]
 800b336:	460b      	mov	r3, r1
 800b338:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	32ae      	adds	r2, #174	; 0xae
 800b344:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b348:	2b00      	cmp	r3, #0
 800b34a:	d101      	bne.n	800b350 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800b34c:	2303      	movs	r3, #3
 800b34e:	e01c      	b.n	800b38a <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b356:	b2db      	uxtb	r3, r3
 800b358:	2b03      	cmp	r3, #3
 800b35a:	d115      	bne.n	800b388 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	32ae      	adds	r2, #174	; 0xae
 800b366:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b36a:	6a1b      	ldr	r3, [r3, #32]
 800b36c:	2b00      	cmp	r3, #0
 800b36e:	d00b      	beq.n	800b388 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	32ae      	adds	r2, #174	; 0xae
 800b37a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b37e:	6a1b      	ldr	r3, [r3, #32]
 800b380:	78fa      	ldrb	r2, [r7, #3]
 800b382:	4611      	mov	r1, r2
 800b384:	6878      	ldr	r0, [r7, #4]
 800b386:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800b388:	2300      	movs	r3, #0
}
 800b38a:	4618      	mov	r0, r3
 800b38c:	3708      	adds	r7, #8
 800b38e:	46bd      	mov	sp, r7
 800b390:	bd80      	pop	{r7, pc}

0800b392 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800b392:	b580      	push	{r7, lr}
 800b394:	b082      	sub	sp, #8
 800b396:	af00      	add	r7, sp, #0
 800b398:	6078      	str	r0, [r7, #4]
 800b39a:	460b      	mov	r3, r1
 800b39c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	32ae      	adds	r2, #174	; 0xae
 800b3a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b3ac:	2b00      	cmp	r3, #0
 800b3ae:	d101      	bne.n	800b3b4 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800b3b0:	2303      	movs	r3, #3
 800b3b2:	e01c      	b.n	800b3ee <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b3ba:	b2db      	uxtb	r3, r3
 800b3bc:	2b03      	cmp	r3, #3
 800b3be:	d115      	bne.n	800b3ec <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	32ae      	adds	r2, #174	; 0xae
 800b3ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b3ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b3d0:	2b00      	cmp	r3, #0
 800b3d2:	d00b      	beq.n	800b3ec <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	32ae      	adds	r2, #174	; 0xae
 800b3de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b3e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b3e4:	78fa      	ldrb	r2, [r7, #3]
 800b3e6:	4611      	mov	r1, r2
 800b3e8:	6878      	ldr	r0, [r7, #4]
 800b3ea:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800b3ec:	2300      	movs	r3, #0
}
 800b3ee:	4618      	mov	r0, r3
 800b3f0:	3708      	adds	r7, #8
 800b3f2:	46bd      	mov	sp, r7
 800b3f4:	bd80      	pop	{r7, pc}

0800b3f6 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800b3f6:	b480      	push	{r7}
 800b3f8:	b083      	sub	sp, #12
 800b3fa:	af00      	add	r7, sp, #0
 800b3fc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800b3fe:	2300      	movs	r3, #0
}
 800b400:	4618      	mov	r0, r3
 800b402:	370c      	adds	r7, #12
 800b404:	46bd      	mov	sp, r7
 800b406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b40a:	4770      	bx	lr

0800b40c <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800b40c:	b580      	push	{r7, lr}
 800b40e:	b084      	sub	sp, #16
 800b410:	af00      	add	r7, sp, #0
 800b412:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800b414:	2300      	movs	r3, #0
 800b416:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	2201      	movs	r2, #1
 800b41c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b426:	2b00      	cmp	r3, #0
 800b428:	d00e      	beq.n	800b448 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b430:	685b      	ldr	r3, [r3, #4]
 800b432:	687a      	ldr	r2, [r7, #4]
 800b434:	6852      	ldr	r2, [r2, #4]
 800b436:	b2d2      	uxtb	r2, r2
 800b438:	4611      	mov	r1, r2
 800b43a:	6878      	ldr	r0, [r7, #4]
 800b43c:	4798      	blx	r3
 800b43e:	4603      	mov	r3, r0
 800b440:	2b00      	cmp	r3, #0
 800b442:	d001      	beq.n	800b448 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800b444:	2303      	movs	r3, #3
 800b446:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800b448:	7bfb      	ldrb	r3, [r7, #15]
}
 800b44a:	4618      	mov	r0, r3
 800b44c:	3710      	adds	r7, #16
 800b44e:	46bd      	mov	sp, r7
 800b450:	bd80      	pop	{r7, pc}

0800b452 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800b452:	b480      	push	{r7}
 800b454:	b083      	sub	sp, #12
 800b456:	af00      	add	r7, sp, #0
 800b458:	6078      	str	r0, [r7, #4]
 800b45a:	460b      	mov	r3, r1
 800b45c:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800b45e:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800b460:	4618      	mov	r0, r3
 800b462:	370c      	adds	r7, #12
 800b464:	46bd      	mov	sp, r7
 800b466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b46a:	4770      	bx	lr

0800b46c <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800b46c:	b480      	push	{r7}
 800b46e:	b083      	sub	sp, #12
 800b470:	af00      	add	r7, sp, #0
 800b472:	6078      	str	r0, [r7, #4]
 800b474:	460b      	mov	r3, r1
 800b476:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800b478:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800b47a:	4618      	mov	r0, r3
 800b47c:	370c      	adds	r7, #12
 800b47e:	46bd      	mov	sp, r7
 800b480:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b484:	4770      	bx	lr

0800b486 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800b486:	b580      	push	{r7, lr}
 800b488:	b086      	sub	sp, #24
 800b48a:	af00      	add	r7, sp, #0
 800b48c:	6078      	str	r0, [r7, #4]
 800b48e:	460b      	mov	r3, r1
 800b490:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800b49a:	2300      	movs	r3, #0
 800b49c:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800b49e:	68fb      	ldr	r3, [r7, #12]
 800b4a0:	885b      	ldrh	r3, [r3, #2]
 800b4a2:	b29a      	uxth	r2, r3
 800b4a4:	68fb      	ldr	r3, [r7, #12]
 800b4a6:	781b      	ldrb	r3, [r3, #0]
 800b4a8:	b29b      	uxth	r3, r3
 800b4aa:	429a      	cmp	r2, r3
 800b4ac:	d920      	bls.n	800b4f0 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 800b4ae:	68fb      	ldr	r3, [r7, #12]
 800b4b0:	781b      	ldrb	r3, [r3, #0]
 800b4b2:	b29b      	uxth	r3, r3
 800b4b4:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800b4b6:	e013      	b.n	800b4e0 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800b4b8:	f107 030a 	add.w	r3, r7, #10
 800b4bc:	4619      	mov	r1, r3
 800b4be:	6978      	ldr	r0, [r7, #20]
 800b4c0:	f000 f81b 	bl	800b4fa <USBD_GetNextDesc>
 800b4c4:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800b4c6:	697b      	ldr	r3, [r7, #20]
 800b4c8:	785b      	ldrb	r3, [r3, #1]
 800b4ca:	2b05      	cmp	r3, #5
 800b4cc:	d108      	bne.n	800b4e0 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800b4ce:	697b      	ldr	r3, [r7, #20]
 800b4d0:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800b4d2:	693b      	ldr	r3, [r7, #16]
 800b4d4:	789b      	ldrb	r3, [r3, #2]
 800b4d6:	78fa      	ldrb	r2, [r7, #3]
 800b4d8:	429a      	cmp	r2, r3
 800b4da:	d008      	beq.n	800b4ee <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800b4dc:	2300      	movs	r3, #0
 800b4de:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800b4e0:	68fb      	ldr	r3, [r7, #12]
 800b4e2:	885b      	ldrh	r3, [r3, #2]
 800b4e4:	b29a      	uxth	r2, r3
 800b4e6:	897b      	ldrh	r3, [r7, #10]
 800b4e8:	429a      	cmp	r2, r3
 800b4ea:	d8e5      	bhi.n	800b4b8 <USBD_GetEpDesc+0x32>
 800b4ec:	e000      	b.n	800b4f0 <USBD_GetEpDesc+0x6a>
          break;
 800b4ee:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800b4f0:	693b      	ldr	r3, [r7, #16]
}
 800b4f2:	4618      	mov	r0, r3
 800b4f4:	3718      	adds	r7, #24
 800b4f6:	46bd      	mov	sp, r7
 800b4f8:	bd80      	pop	{r7, pc}

0800b4fa <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800b4fa:	b480      	push	{r7}
 800b4fc:	b085      	sub	sp, #20
 800b4fe:	af00      	add	r7, sp, #0
 800b500:	6078      	str	r0, [r7, #4]
 800b502:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800b508:	683b      	ldr	r3, [r7, #0]
 800b50a:	881a      	ldrh	r2, [r3, #0]
 800b50c:	68fb      	ldr	r3, [r7, #12]
 800b50e:	781b      	ldrb	r3, [r3, #0]
 800b510:	b29b      	uxth	r3, r3
 800b512:	4413      	add	r3, r2
 800b514:	b29a      	uxth	r2, r3
 800b516:	683b      	ldr	r3, [r7, #0]
 800b518:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800b51a:	68fb      	ldr	r3, [r7, #12]
 800b51c:	781b      	ldrb	r3, [r3, #0]
 800b51e:	461a      	mov	r2, r3
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	4413      	add	r3, r2
 800b524:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800b526:	68fb      	ldr	r3, [r7, #12]
}
 800b528:	4618      	mov	r0, r3
 800b52a:	3714      	adds	r7, #20
 800b52c:	46bd      	mov	sp, r7
 800b52e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b532:	4770      	bx	lr

0800b534 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800b534:	b480      	push	{r7}
 800b536:	b087      	sub	sp, #28
 800b538:	af00      	add	r7, sp, #0
 800b53a:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800b540:	697b      	ldr	r3, [r7, #20]
 800b542:	781b      	ldrb	r3, [r3, #0]
 800b544:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800b546:	697b      	ldr	r3, [r7, #20]
 800b548:	3301      	adds	r3, #1
 800b54a:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800b54c:	697b      	ldr	r3, [r7, #20]
 800b54e:	781b      	ldrb	r3, [r3, #0]
 800b550:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800b552:	8a3b      	ldrh	r3, [r7, #16]
 800b554:	021b      	lsls	r3, r3, #8
 800b556:	b21a      	sxth	r2, r3
 800b558:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800b55c:	4313      	orrs	r3, r2
 800b55e:	b21b      	sxth	r3, r3
 800b560:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800b562:	89fb      	ldrh	r3, [r7, #14]
}
 800b564:	4618      	mov	r0, r3
 800b566:	371c      	adds	r7, #28
 800b568:	46bd      	mov	sp, r7
 800b56a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b56e:	4770      	bx	lr

0800b570 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b570:	b580      	push	{r7, lr}
 800b572:	b084      	sub	sp, #16
 800b574:	af00      	add	r7, sp, #0
 800b576:	6078      	str	r0, [r7, #4]
 800b578:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b57a:	2300      	movs	r3, #0
 800b57c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b57e:	683b      	ldr	r3, [r7, #0]
 800b580:	781b      	ldrb	r3, [r3, #0]
 800b582:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800b586:	2b40      	cmp	r3, #64	; 0x40
 800b588:	d005      	beq.n	800b596 <USBD_StdDevReq+0x26>
 800b58a:	2b40      	cmp	r3, #64	; 0x40
 800b58c:	d857      	bhi.n	800b63e <USBD_StdDevReq+0xce>
 800b58e:	2b00      	cmp	r3, #0
 800b590:	d00f      	beq.n	800b5b2 <USBD_StdDevReq+0x42>
 800b592:	2b20      	cmp	r3, #32
 800b594:	d153      	bne.n	800b63e <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	32ae      	adds	r2, #174	; 0xae
 800b5a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b5a4:	689b      	ldr	r3, [r3, #8]
 800b5a6:	6839      	ldr	r1, [r7, #0]
 800b5a8:	6878      	ldr	r0, [r7, #4]
 800b5aa:	4798      	blx	r3
 800b5ac:	4603      	mov	r3, r0
 800b5ae:	73fb      	strb	r3, [r7, #15]
      break;
 800b5b0:	e04a      	b.n	800b648 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b5b2:	683b      	ldr	r3, [r7, #0]
 800b5b4:	785b      	ldrb	r3, [r3, #1]
 800b5b6:	2b09      	cmp	r3, #9
 800b5b8:	d83b      	bhi.n	800b632 <USBD_StdDevReq+0xc2>
 800b5ba:	a201      	add	r2, pc, #4	; (adr r2, 800b5c0 <USBD_StdDevReq+0x50>)
 800b5bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b5c0:	0800b615 	.word	0x0800b615
 800b5c4:	0800b629 	.word	0x0800b629
 800b5c8:	0800b633 	.word	0x0800b633
 800b5cc:	0800b61f 	.word	0x0800b61f
 800b5d0:	0800b633 	.word	0x0800b633
 800b5d4:	0800b5f3 	.word	0x0800b5f3
 800b5d8:	0800b5e9 	.word	0x0800b5e9
 800b5dc:	0800b633 	.word	0x0800b633
 800b5e0:	0800b60b 	.word	0x0800b60b
 800b5e4:	0800b5fd 	.word	0x0800b5fd
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800b5e8:	6839      	ldr	r1, [r7, #0]
 800b5ea:	6878      	ldr	r0, [r7, #4]
 800b5ec:	f000 fa3c 	bl	800ba68 <USBD_GetDescriptor>
          break;
 800b5f0:	e024      	b.n	800b63c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800b5f2:	6839      	ldr	r1, [r7, #0]
 800b5f4:	6878      	ldr	r0, [r7, #4]
 800b5f6:	f000 fba1 	bl	800bd3c <USBD_SetAddress>
          break;
 800b5fa:	e01f      	b.n	800b63c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800b5fc:	6839      	ldr	r1, [r7, #0]
 800b5fe:	6878      	ldr	r0, [r7, #4]
 800b600:	f000 fbe0 	bl	800bdc4 <USBD_SetConfig>
 800b604:	4603      	mov	r3, r0
 800b606:	73fb      	strb	r3, [r7, #15]
          break;
 800b608:	e018      	b.n	800b63c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800b60a:	6839      	ldr	r1, [r7, #0]
 800b60c:	6878      	ldr	r0, [r7, #4]
 800b60e:	f000 fc83 	bl	800bf18 <USBD_GetConfig>
          break;
 800b612:	e013      	b.n	800b63c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800b614:	6839      	ldr	r1, [r7, #0]
 800b616:	6878      	ldr	r0, [r7, #4]
 800b618:	f000 fcb4 	bl	800bf84 <USBD_GetStatus>
          break;
 800b61c:	e00e      	b.n	800b63c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800b61e:	6839      	ldr	r1, [r7, #0]
 800b620:	6878      	ldr	r0, [r7, #4]
 800b622:	f000 fce3 	bl	800bfec <USBD_SetFeature>
          break;
 800b626:	e009      	b.n	800b63c <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800b628:	6839      	ldr	r1, [r7, #0]
 800b62a:	6878      	ldr	r0, [r7, #4]
 800b62c:	f000 fd07 	bl	800c03e <USBD_ClrFeature>
          break;
 800b630:	e004      	b.n	800b63c <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800b632:	6839      	ldr	r1, [r7, #0]
 800b634:	6878      	ldr	r0, [r7, #4]
 800b636:	f000 fd5e 	bl	800c0f6 <USBD_CtlError>
          break;
 800b63a:	bf00      	nop
      }
      break;
 800b63c:	e004      	b.n	800b648 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800b63e:	6839      	ldr	r1, [r7, #0]
 800b640:	6878      	ldr	r0, [r7, #4]
 800b642:	f000 fd58 	bl	800c0f6 <USBD_CtlError>
      break;
 800b646:	bf00      	nop
  }

  return ret;
 800b648:	7bfb      	ldrb	r3, [r7, #15]
}
 800b64a:	4618      	mov	r0, r3
 800b64c:	3710      	adds	r7, #16
 800b64e:	46bd      	mov	sp, r7
 800b650:	bd80      	pop	{r7, pc}
 800b652:	bf00      	nop

0800b654 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b654:	b580      	push	{r7, lr}
 800b656:	b084      	sub	sp, #16
 800b658:	af00      	add	r7, sp, #0
 800b65a:	6078      	str	r0, [r7, #4]
 800b65c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b65e:	2300      	movs	r3, #0
 800b660:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b662:	683b      	ldr	r3, [r7, #0]
 800b664:	781b      	ldrb	r3, [r3, #0]
 800b666:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800b66a:	2b40      	cmp	r3, #64	; 0x40
 800b66c:	d005      	beq.n	800b67a <USBD_StdItfReq+0x26>
 800b66e:	2b40      	cmp	r3, #64	; 0x40
 800b670:	d852      	bhi.n	800b718 <USBD_StdItfReq+0xc4>
 800b672:	2b00      	cmp	r3, #0
 800b674:	d001      	beq.n	800b67a <USBD_StdItfReq+0x26>
 800b676:	2b20      	cmp	r3, #32
 800b678:	d14e      	bne.n	800b718 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b680:	b2db      	uxtb	r3, r3
 800b682:	3b01      	subs	r3, #1
 800b684:	2b02      	cmp	r3, #2
 800b686:	d840      	bhi.n	800b70a <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800b688:	683b      	ldr	r3, [r7, #0]
 800b68a:	889b      	ldrh	r3, [r3, #4]
 800b68c:	b2db      	uxtb	r3, r3
 800b68e:	2b01      	cmp	r3, #1
 800b690:	d836      	bhi.n	800b700 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800b692:	683b      	ldr	r3, [r7, #0]
 800b694:	889b      	ldrh	r3, [r3, #4]
 800b696:	b2db      	uxtb	r3, r3
 800b698:	4619      	mov	r1, r3
 800b69a:	6878      	ldr	r0, [r7, #4]
 800b69c:	f7ff fed9 	bl	800b452 <USBD_CoreFindIF>
 800b6a0:	4603      	mov	r3, r0
 800b6a2:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b6a4:	7bbb      	ldrb	r3, [r7, #14]
 800b6a6:	2bff      	cmp	r3, #255	; 0xff
 800b6a8:	d01d      	beq.n	800b6e6 <USBD_StdItfReq+0x92>
 800b6aa:	7bbb      	ldrb	r3, [r7, #14]
 800b6ac:	2b00      	cmp	r3, #0
 800b6ae:	d11a      	bne.n	800b6e6 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800b6b0:	7bba      	ldrb	r2, [r7, #14]
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	32ae      	adds	r2, #174	; 0xae
 800b6b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b6ba:	689b      	ldr	r3, [r3, #8]
 800b6bc:	2b00      	cmp	r3, #0
 800b6be:	d00f      	beq.n	800b6e0 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800b6c0:	7bba      	ldrb	r2, [r7, #14]
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800b6c8:	7bba      	ldrb	r2, [r7, #14]
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	32ae      	adds	r2, #174	; 0xae
 800b6ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b6d2:	689b      	ldr	r3, [r3, #8]
 800b6d4:	6839      	ldr	r1, [r7, #0]
 800b6d6:	6878      	ldr	r0, [r7, #4]
 800b6d8:	4798      	blx	r3
 800b6da:	4603      	mov	r3, r0
 800b6dc:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800b6de:	e004      	b.n	800b6ea <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800b6e0:	2303      	movs	r3, #3
 800b6e2:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800b6e4:	e001      	b.n	800b6ea <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800b6e6:	2303      	movs	r3, #3
 800b6e8:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800b6ea:	683b      	ldr	r3, [r7, #0]
 800b6ec:	88db      	ldrh	r3, [r3, #6]
 800b6ee:	2b00      	cmp	r3, #0
 800b6f0:	d110      	bne.n	800b714 <USBD_StdItfReq+0xc0>
 800b6f2:	7bfb      	ldrb	r3, [r7, #15]
 800b6f4:	2b00      	cmp	r3, #0
 800b6f6:	d10d      	bne.n	800b714 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800b6f8:	6878      	ldr	r0, [r7, #4]
 800b6fa:	f000 fdc7 	bl	800c28c <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800b6fe:	e009      	b.n	800b714 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800b700:	6839      	ldr	r1, [r7, #0]
 800b702:	6878      	ldr	r0, [r7, #4]
 800b704:	f000 fcf7 	bl	800c0f6 <USBD_CtlError>
          break;
 800b708:	e004      	b.n	800b714 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800b70a:	6839      	ldr	r1, [r7, #0]
 800b70c:	6878      	ldr	r0, [r7, #4]
 800b70e:	f000 fcf2 	bl	800c0f6 <USBD_CtlError>
          break;
 800b712:	e000      	b.n	800b716 <USBD_StdItfReq+0xc2>
          break;
 800b714:	bf00      	nop
      }
      break;
 800b716:	e004      	b.n	800b722 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800b718:	6839      	ldr	r1, [r7, #0]
 800b71a:	6878      	ldr	r0, [r7, #4]
 800b71c:	f000 fceb 	bl	800c0f6 <USBD_CtlError>
      break;
 800b720:	bf00      	nop
  }

  return ret;
 800b722:	7bfb      	ldrb	r3, [r7, #15]
}
 800b724:	4618      	mov	r0, r3
 800b726:	3710      	adds	r7, #16
 800b728:	46bd      	mov	sp, r7
 800b72a:	bd80      	pop	{r7, pc}

0800b72c <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b72c:	b580      	push	{r7, lr}
 800b72e:	b084      	sub	sp, #16
 800b730:	af00      	add	r7, sp, #0
 800b732:	6078      	str	r0, [r7, #4]
 800b734:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800b736:	2300      	movs	r3, #0
 800b738:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800b73a:	683b      	ldr	r3, [r7, #0]
 800b73c:	889b      	ldrh	r3, [r3, #4]
 800b73e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b740:	683b      	ldr	r3, [r7, #0]
 800b742:	781b      	ldrb	r3, [r3, #0]
 800b744:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800b748:	2b40      	cmp	r3, #64	; 0x40
 800b74a:	d007      	beq.n	800b75c <USBD_StdEPReq+0x30>
 800b74c:	2b40      	cmp	r3, #64	; 0x40
 800b74e:	f200 817f 	bhi.w	800ba50 <USBD_StdEPReq+0x324>
 800b752:	2b00      	cmp	r3, #0
 800b754:	d02a      	beq.n	800b7ac <USBD_StdEPReq+0x80>
 800b756:	2b20      	cmp	r3, #32
 800b758:	f040 817a 	bne.w	800ba50 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800b75c:	7bbb      	ldrb	r3, [r7, #14]
 800b75e:	4619      	mov	r1, r3
 800b760:	6878      	ldr	r0, [r7, #4]
 800b762:	f7ff fe83 	bl	800b46c <USBD_CoreFindEP>
 800b766:	4603      	mov	r3, r0
 800b768:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b76a:	7b7b      	ldrb	r3, [r7, #13]
 800b76c:	2bff      	cmp	r3, #255	; 0xff
 800b76e:	f000 8174 	beq.w	800ba5a <USBD_StdEPReq+0x32e>
 800b772:	7b7b      	ldrb	r3, [r7, #13]
 800b774:	2b00      	cmp	r3, #0
 800b776:	f040 8170 	bne.w	800ba5a <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800b77a:	7b7a      	ldrb	r2, [r7, #13]
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800b782:	7b7a      	ldrb	r2, [r7, #13]
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	32ae      	adds	r2, #174	; 0xae
 800b788:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b78c:	689b      	ldr	r3, [r3, #8]
 800b78e:	2b00      	cmp	r3, #0
 800b790:	f000 8163 	beq.w	800ba5a <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800b794:	7b7a      	ldrb	r2, [r7, #13]
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	32ae      	adds	r2, #174	; 0xae
 800b79a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b79e:	689b      	ldr	r3, [r3, #8]
 800b7a0:	6839      	ldr	r1, [r7, #0]
 800b7a2:	6878      	ldr	r0, [r7, #4]
 800b7a4:	4798      	blx	r3
 800b7a6:	4603      	mov	r3, r0
 800b7a8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800b7aa:	e156      	b.n	800ba5a <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b7ac:	683b      	ldr	r3, [r7, #0]
 800b7ae:	785b      	ldrb	r3, [r3, #1]
 800b7b0:	2b03      	cmp	r3, #3
 800b7b2:	d008      	beq.n	800b7c6 <USBD_StdEPReq+0x9a>
 800b7b4:	2b03      	cmp	r3, #3
 800b7b6:	f300 8145 	bgt.w	800ba44 <USBD_StdEPReq+0x318>
 800b7ba:	2b00      	cmp	r3, #0
 800b7bc:	f000 809b 	beq.w	800b8f6 <USBD_StdEPReq+0x1ca>
 800b7c0:	2b01      	cmp	r3, #1
 800b7c2:	d03c      	beq.n	800b83e <USBD_StdEPReq+0x112>
 800b7c4:	e13e      	b.n	800ba44 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b7cc:	b2db      	uxtb	r3, r3
 800b7ce:	2b02      	cmp	r3, #2
 800b7d0:	d002      	beq.n	800b7d8 <USBD_StdEPReq+0xac>
 800b7d2:	2b03      	cmp	r3, #3
 800b7d4:	d016      	beq.n	800b804 <USBD_StdEPReq+0xd8>
 800b7d6:	e02c      	b.n	800b832 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b7d8:	7bbb      	ldrb	r3, [r7, #14]
 800b7da:	2b00      	cmp	r3, #0
 800b7dc:	d00d      	beq.n	800b7fa <USBD_StdEPReq+0xce>
 800b7de:	7bbb      	ldrb	r3, [r7, #14]
 800b7e0:	2b80      	cmp	r3, #128	; 0x80
 800b7e2:	d00a      	beq.n	800b7fa <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b7e4:	7bbb      	ldrb	r3, [r7, #14]
 800b7e6:	4619      	mov	r1, r3
 800b7e8:	6878      	ldr	r0, [r7, #4]
 800b7ea:	f004 fb57 	bl	800fe9c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b7ee:	2180      	movs	r1, #128	; 0x80
 800b7f0:	6878      	ldr	r0, [r7, #4]
 800b7f2:	f004 fb53 	bl	800fe9c <USBD_LL_StallEP>
 800b7f6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b7f8:	e020      	b.n	800b83c <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800b7fa:	6839      	ldr	r1, [r7, #0]
 800b7fc:	6878      	ldr	r0, [r7, #4]
 800b7fe:	f000 fc7a 	bl	800c0f6 <USBD_CtlError>
              break;
 800b802:	e01b      	b.n	800b83c <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b804:	683b      	ldr	r3, [r7, #0]
 800b806:	885b      	ldrh	r3, [r3, #2]
 800b808:	2b00      	cmp	r3, #0
 800b80a:	d10e      	bne.n	800b82a <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800b80c:	7bbb      	ldrb	r3, [r7, #14]
 800b80e:	2b00      	cmp	r3, #0
 800b810:	d00b      	beq.n	800b82a <USBD_StdEPReq+0xfe>
 800b812:	7bbb      	ldrb	r3, [r7, #14]
 800b814:	2b80      	cmp	r3, #128	; 0x80
 800b816:	d008      	beq.n	800b82a <USBD_StdEPReq+0xfe>
 800b818:	683b      	ldr	r3, [r7, #0]
 800b81a:	88db      	ldrh	r3, [r3, #6]
 800b81c:	2b00      	cmp	r3, #0
 800b81e:	d104      	bne.n	800b82a <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800b820:	7bbb      	ldrb	r3, [r7, #14]
 800b822:	4619      	mov	r1, r3
 800b824:	6878      	ldr	r0, [r7, #4]
 800b826:	f004 fb39 	bl	800fe9c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800b82a:	6878      	ldr	r0, [r7, #4]
 800b82c:	f000 fd2e 	bl	800c28c <USBD_CtlSendStatus>

              break;
 800b830:	e004      	b.n	800b83c <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800b832:	6839      	ldr	r1, [r7, #0]
 800b834:	6878      	ldr	r0, [r7, #4]
 800b836:	f000 fc5e 	bl	800c0f6 <USBD_CtlError>
              break;
 800b83a:	bf00      	nop
          }
          break;
 800b83c:	e107      	b.n	800ba4e <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b844:	b2db      	uxtb	r3, r3
 800b846:	2b02      	cmp	r3, #2
 800b848:	d002      	beq.n	800b850 <USBD_StdEPReq+0x124>
 800b84a:	2b03      	cmp	r3, #3
 800b84c:	d016      	beq.n	800b87c <USBD_StdEPReq+0x150>
 800b84e:	e04b      	b.n	800b8e8 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b850:	7bbb      	ldrb	r3, [r7, #14]
 800b852:	2b00      	cmp	r3, #0
 800b854:	d00d      	beq.n	800b872 <USBD_StdEPReq+0x146>
 800b856:	7bbb      	ldrb	r3, [r7, #14]
 800b858:	2b80      	cmp	r3, #128	; 0x80
 800b85a:	d00a      	beq.n	800b872 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b85c:	7bbb      	ldrb	r3, [r7, #14]
 800b85e:	4619      	mov	r1, r3
 800b860:	6878      	ldr	r0, [r7, #4]
 800b862:	f004 fb1b 	bl	800fe9c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b866:	2180      	movs	r1, #128	; 0x80
 800b868:	6878      	ldr	r0, [r7, #4]
 800b86a:	f004 fb17 	bl	800fe9c <USBD_LL_StallEP>
 800b86e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b870:	e040      	b.n	800b8f4 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800b872:	6839      	ldr	r1, [r7, #0]
 800b874:	6878      	ldr	r0, [r7, #4]
 800b876:	f000 fc3e 	bl	800c0f6 <USBD_CtlError>
              break;
 800b87a:	e03b      	b.n	800b8f4 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b87c:	683b      	ldr	r3, [r7, #0]
 800b87e:	885b      	ldrh	r3, [r3, #2]
 800b880:	2b00      	cmp	r3, #0
 800b882:	d136      	bne.n	800b8f2 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800b884:	7bbb      	ldrb	r3, [r7, #14]
 800b886:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b88a:	2b00      	cmp	r3, #0
 800b88c:	d004      	beq.n	800b898 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800b88e:	7bbb      	ldrb	r3, [r7, #14]
 800b890:	4619      	mov	r1, r3
 800b892:	6878      	ldr	r0, [r7, #4]
 800b894:	f004 fb21 	bl	800feda <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800b898:	6878      	ldr	r0, [r7, #4]
 800b89a:	f000 fcf7 	bl	800c28c <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800b89e:	7bbb      	ldrb	r3, [r7, #14]
 800b8a0:	4619      	mov	r1, r3
 800b8a2:	6878      	ldr	r0, [r7, #4]
 800b8a4:	f7ff fde2 	bl	800b46c <USBD_CoreFindEP>
 800b8a8:	4603      	mov	r3, r0
 800b8aa:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b8ac:	7b7b      	ldrb	r3, [r7, #13]
 800b8ae:	2bff      	cmp	r3, #255	; 0xff
 800b8b0:	d01f      	beq.n	800b8f2 <USBD_StdEPReq+0x1c6>
 800b8b2:	7b7b      	ldrb	r3, [r7, #13]
 800b8b4:	2b00      	cmp	r3, #0
 800b8b6:	d11c      	bne.n	800b8f2 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800b8b8:	7b7a      	ldrb	r2, [r7, #13]
 800b8ba:	687b      	ldr	r3, [r7, #4]
 800b8bc:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800b8c0:	7b7a      	ldrb	r2, [r7, #13]
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	32ae      	adds	r2, #174	; 0xae
 800b8c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b8ca:	689b      	ldr	r3, [r3, #8]
 800b8cc:	2b00      	cmp	r3, #0
 800b8ce:	d010      	beq.n	800b8f2 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800b8d0:	7b7a      	ldrb	r2, [r7, #13]
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	32ae      	adds	r2, #174	; 0xae
 800b8d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b8da:	689b      	ldr	r3, [r3, #8]
 800b8dc:	6839      	ldr	r1, [r7, #0]
 800b8de:	6878      	ldr	r0, [r7, #4]
 800b8e0:	4798      	blx	r3
 800b8e2:	4603      	mov	r3, r0
 800b8e4:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800b8e6:	e004      	b.n	800b8f2 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800b8e8:	6839      	ldr	r1, [r7, #0]
 800b8ea:	6878      	ldr	r0, [r7, #4]
 800b8ec:	f000 fc03 	bl	800c0f6 <USBD_CtlError>
              break;
 800b8f0:	e000      	b.n	800b8f4 <USBD_StdEPReq+0x1c8>
              break;
 800b8f2:	bf00      	nop
          }
          break;
 800b8f4:	e0ab      	b.n	800ba4e <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b8fc:	b2db      	uxtb	r3, r3
 800b8fe:	2b02      	cmp	r3, #2
 800b900:	d002      	beq.n	800b908 <USBD_StdEPReq+0x1dc>
 800b902:	2b03      	cmp	r3, #3
 800b904:	d032      	beq.n	800b96c <USBD_StdEPReq+0x240>
 800b906:	e097      	b.n	800ba38 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b908:	7bbb      	ldrb	r3, [r7, #14]
 800b90a:	2b00      	cmp	r3, #0
 800b90c:	d007      	beq.n	800b91e <USBD_StdEPReq+0x1f2>
 800b90e:	7bbb      	ldrb	r3, [r7, #14]
 800b910:	2b80      	cmp	r3, #128	; 0x80
 800b912:	d004      	beq.n	800b91e <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800b914:	6839      	ldr	r1, [r7, #0]
 800b916:	6878      	ldr	r0, [r7, #4]
 800b918:	f000 fbed 	bl	800c0f6 <USBD_CtlError>
                break;
 800b91c:	e091      	b.n	800ba42 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b91e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b922:	2b00      	cmp	r3, #0
 800b924:	da0b      	bge.n	800b93e <USBD_StdEPReq+0x212>
 800b926:	7bbb      	ldrb	r3, [r7, #14]
 800b928:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b92c:	4613      	mov	r3, r2
 800b92e:	009b      	lsls	r3, r3, #2
 800b930:	4413      	add	r3, r2
 800b932:	009b      	lsls	r3, r3, #2
 800b934:	3310      	adds	r3, #16
 800b936:	687a      	ldr	r2, [r7, #4]
 800b938:	4413      	add	r3, r2
 800b93a:	3304      	adds	r3, #4
 800b93c:	e00b      	b.n	800b956 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b93e:	7bbb      	ldrb	r3, [r7, #14]
 800b940:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b944:	4613      	mov	r3, r2
 800b946:	009b      	lsls	r3, r3, #2
 800b948:	4413      	add	r3, r2
 800b94a:	009b      	lsls	r3, r3, #2
 800b94c:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800b950:	687a      	ldr	r2, [r7, #4]
 800b952:	4413      	add	r3, r2
 800b954:	3304      	adds	r3, #4
 800b956:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800b958:	68bb      	ldr	r3, [r7, #8]
 800b95a:	2200      	movs	r2, #0
 800b95c:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b95e:	68bb      	ldr	r3, [r7, #8]
 800b960:	2202      	movs	r2, #2
 800b962:	4619      	mov	r1, r3
 800b964:	6878      	ldr	r0, [r7, #4]
 800b966:	f000 fc37 	bl	800c1d8 <USBD_CtlSendData>
              break;
 800b96a:	e06a      	b.n	800ba42 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800b96c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b970:	2b00      	cmp	r3, #0
 800b972:	da11      	bge.n	800b998 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800b974:	7bbb      	ldrb	r3, [r7, #14]
 800b976:	f003 020f 	and.w	r2, r3, #15
 800b97a:	6879      	ldr	r1, [r7, #4]
 800b97c:	4613      	mov	r3, r2
 800b97e:	009b      	lsls	r3, r3, #2
 800b980:	4413      	add	r3, r2
 800b982:	009b      	lsls	r3, r3, #2
 800b984:	440b      	add	r3, r1
 800b986:	3324      	adds	r3, #36	; 0x24
 800b988:	881b      	ldrh	r3, [r3, #0]
 800b98a:	2b00      	cmp	r3, #0
 800b98c:	d117      	bne.n	800b9be <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800b98e:	6839      	ldr	r1, [r7, #0]
 800b990:	6878      	ldr	r0, [r7, #4]
 800b992:	f000 fbb0 	bl	800c0f6 <USBD_CtlError>
                  break;
 800b996:	e054      	b.n	800ba42 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800b998:	7bbb      	ldrb	r3, [r7, #14]
 800b99a:	f003 020f 	and.w	r2, r3, #15
 800b99e:	6879      	ldr	r1, [r7, #4]
 800b9a0:	4613      	mov	r3, r2
 800b9a2:	009b      	lsls	r3, r3, #2
 800b9a4:	4413      	add	r3, r2
 800b9a6:	009b      	lsls	r3, r3, #2
 800b9a8:	440b      	add	r3, r1
 800b9aa:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800b9ae:	881b      	ldrh	r3, [r3, #0]
 800b9b0:	2b00      	cmp	r3, #0
 800b9b2:	d104      	bne.n	800b9be <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800b9b4:	6839      	ldr	r1, [r7, #0]
 800b9b6:	6878      	ldr	r0, [r7, #4]
 800b9b8:	f000 fb9d 	bl	800c0f6 <USBD_CtlError>
                  break;
 800b9bc:	e041      	b.n	800ba42 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b9be:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b9c2:	2b00      	cmp	r3, #0
 800b9c4:	da0b      	bge.n	800b9de <USBD_StdEPReq+0x2b2>
 800b9c6:	7bbb      	ldrb	r3, [r7, #14]
 800b9c8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b9cc:	4613      	mov	r3, r2
 800b9ce:	009b      	lsls	r3, r3, #2
 800b9d0:	4413      	add	r3, r2
 800b9d2:	009b      	lsls	r3, r3, #2
 800b9d4:	3310      	adds	r3, #16
 800b9d6:	687a      	ldr	r2, [r7, #4]
 800b9d8:	4413      	add	r3, r2
 800b9da:	3304      	adds	r3, #4
 800b9dc:	e00b      	b.n	800b9f6 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b9de:	7bbb      	ldrb	r3, [r7, #14]
 800b9e0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b9e4:	4613      	mov	r3, r2
 800b9e6:	009b      	lsls	r3, r3, #2
 800b9e8:	4413      	add	r3, r2
 800b9ea:	009b      	lsls	r3, r3, #2
 800b9ec:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800b9f0:	687a      	ldr	r2, [r7, #4]
 800b9f2:	4413      	add	r3, r2
 800b9f4:	3304      	adds	r3, #4
 800b9f6:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800b9f8:	7bbb      	ldrb	r3, [r7, #14]
 800b9fa:	2b00      	cmp	r3, #0
 800b9fc:	d002      	beq.n	800ba04 <USBD_StdEPReq+0x2d8>
 800b9fe:	7bbb      	ldrb	r3, [r7, #14]
 800ba00:	2b80      	cmp	r3, #128	; 0x80
 800ba02:	d103      	bne.n	800ba0c <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800ba04:	68bb      	ldr	r3, [r7, #8]
 800ba06:	2200      	movs	r2, #0
 800ba08:	601a      	str	r2, [r3, #0]
 800ba0a:	e00e      	b.n	800ba2a <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800ba0c:	7bbb      	ldrb	r3, [r7, #14]
 800ba0e:	4619      	mov	r1, r3
 800ba10:	6878      	ldr	r0, [r7, #4]
 800ba12:	f004 fa81 	bl	800ff18 <USBD_LL_IsStallEP>
 800ba16:	4603      	mov	r3, r0
 800ba18:	2b00      	cmp	r3, #0
 800ba1a:	d003      	beq.n	800ba24 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800ba1c:	68bb      	ldr	r3, [r7, #8]
 800ba1e:	2201      	movs	r2, #1
 800ba20:	601a      	str	r2, [r3, #0]
 800ba22:	e002      	b.n	800ba2a <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800ba24:	68bb      	ldr	r3, [r7, #8]
 800ba26:	2200      	movs	r2, #0
 800ba28:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800ba2a:	68bb      	ldr	r3, [r7, #8]
 800ba2c:	2202      	movs	r2, #2
 800ba2e:	4619      	mov	r1, r3
 800ba30:	6878      	ldr	r0, [r7, #4]
 800ba32:	f000 fbd1 	bl	800c1d8 <USBD_CtlSendData>
              break;
 800ba36:	e004      	b.n	800ba42 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800ba38:	6839      	ldr	r1, [r7, #0]
 800ba3a:	6878      	ldr	r0, [r7, #4]
 800ba3c:	f000 fb5b 	bl	800c0f6 <USBD_CtlError>
              break;
 800ba40:	bf00      	nop
          }
          break;
 800ba42:	e004      	b.n	800ba4e <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800ba44:	6839      	ldr	r1, [r7, #0]
 800ba46:	6878      	ldr	r0, [r7, #4]
 800ba48:	f000 fb55 	bl	800c0f6 <USBD_CtlError>
          break;
 800ba4c:	bf00      	nop
      }
      break;
 800ba4e:	e005      	b.n	800ba5c <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800ba50:	6839      	ldr	r1, [r7, #0]
 800ba52:	6878      	ldr	r0, [r7, #4]
 800ba54:	f000 fb4f 	bl	800c0f6 <USBD_CtlError>
      break;
 800ba58:	e000      	b.n	800ba5c <USBD_StdEPReq+0x330>
      break;
 800ba5a:	bf00      	nop
  }

  return ret;
 800ba5c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ba5e:	4618      	mov	r0, r3
 800ba60:	3710      	adds	r7, #16
 800ba62:	46bd      	mov	sp, r7
 800ba64:	bd80      	pop	{r7, pc}
	...

0800ba68 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ba68:	b580      	push	{r7, lr}
 800ba6a:	b084      	sub	sp, #16
 800ba6c:	af00      	add	r7, sp, #0
 800ba6e:	6078      	str	r0, [r7, #4]
 800ba70:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ba72:	2300      	movs	r3, #0
 800ba74:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800ba76:	2300      	movs	r3, #0
 800ba78:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800ba7a:	2300      	movs	r3, #0
 800ba7c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800ba7e:	683b      	ldr	r3, [r7, #0]
 800ba80:	885b      	ldrh	r3, [r3, #2]
 800ba82:	0a1b      	lsrs	r3, r3, #8
 800ba84:	b29b      	uxth	r3, r3
 800ba86:	3b01      	subs	r3, #1
 800ba88:	2b06      	cmp	r3, #6
 800ba8a:	f200 8128 	bhi.w	800bcde <USBD_GetDescriptor+0x276>
 800ba8e:	a201      	add	r2, pc, #4	; (adr r2, 800ba94 <USBD_GetDescriptor+0x2c>)
 800ba90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba94:	0800bab1 	.word	0x0800bab1
 800ba98:	0800bac9 	.word	0x0800bac9
 800ba9c:	0800bb09 	.word	0x0800bb09
 800baa0:	0800bcdf 	.word	0x0800bcdf
 800baa4:	0800bcdf 	.word	0x0800bcdf
 800baa8:	0800bc7f 	.word	0x0800bc7f
 800baac:	0800bcab 	.word	0x0800bcab
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bab6:	681b      	ldr	r3, [r3, #0]
 800bab8:	687a      	ldr	r2, [r7, #4]
 800baba:	7c12      	ldrb	r2, [r2, #16]
 800babc:	f107 0108 	add.w	r1, r7, #8
 800bac0:	4610      	mov	r0, r2
 800bac2:	4798      	blx	r3
 800bac4:	60f8      	str	r0, [r7, #12]
      break;
 800bac6:	e112      	b.n	800bcee <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	7c1b      	ldrb	r3, [r3, #16]
 800bacc:	2b00      	cmp	r3, #0
 800bace:	d10d      	bne.n	800baec <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800bad0:	687b      	ldr	r3, [r7, #4]
 800bad2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bad6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bad8:	f107 0208 	add.w	r2, r7, #8
 800badc:	4610      	mov	r0, r2
 800bade:	4798      	blx	r3
 800bae0:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800bae2:	68fb      	ldr	r3, [r7, #12]
 800bae4:	3301      	adds	r3, #1
 800bae6:	2202      	movs	r2, #2
 800bae8:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800baea:	e100      	b.n	800bcee <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800baf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800baf4:	f107 0208 	add.w	r2, r7, #8
 800baf8:	4610      	mov	r0, r2
 800bafa:	4798      	blx	r3
 800bafc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800bafe:	68fb      	ldr	r3, [r7, #12]
 800bb00:	3301      	adds	r3, #1
 800bb02:	2202      	movs	r2, #2
 800bb04:	701a      	strb	r2, [r3, #0]
      break;
 800bb06:	e0f2      	b.n	800bcee <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800bb08:	683b      	ldr	r3, [r7, #0]
 800bb0a:	885b      	ldrh	r3, [r3, #2]
 800bb0c:	b2db      	uxtb	r3, r3
 800bb0e:	2b05      	cmp	r3, #5
 800bb10:	f200 80ac 	bhi.w	800bc6c <USBD_GetDescriptor+0x204>
 800bb14:	a201      	add	r2, pc, #4	; (adr r2, 800bb1c <USBD_GetDescriptor+0xb4>)
 800bb16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb1a:	bf00      	nop
 800bb1c:	0800bb35 	.word	0x0800bb35
 800bb20:	0800bb69 	.word	0x0800bb69
 800bb24:	0800bb9d 	.word	0x0800bb9d
 800bb28:	0800bbd1 	.word	0x0800bbd1
 800bb2c:	0800bc05 	.word	0x0800bc05
 800bb30:	0800bc39 	.word	0x0800bc39
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bb3a:	685b      	ldr	r3, [r3, #4]
 800bb3c:	2b00      	cmp	r3, #0
 800bb3e:	d00b      	beq.n	800bb58 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bb46:	685b      	ldr	r3, [r3, #4]
 800bb48:	687a      	ldr	r2, [r7, #4]
 800bb4a:	7c12      	ldrb	r2, [r2, #16]
 800bb4c:	f107 0108 	add.w	r1, r7, #8
 800bb50:	4610      	mov	r0, r2
 800bb52:	4798      	blx	r3
 800bb54:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bb56:	e091      	b.n	800bc7c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bb58:	6839      	ldr	r1, [r7, #0]
 800bb5a:	6878      	ldr	r0, [r7, #4]
 800bb5c:	f000 facb 	bl	800c0f6 <USBD_CtlError>
            err++;
 800bb60:	7afb      	ldrb	r3, [r7, #11]
 800bb62:	3301      	adds	r3, #1
 800bb64:	72fb      	strb	r3, [r7, #11]
          break;
 800bb66:	e089      	b.n	800bc7c <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bb6e:	689b      	ldr	r3, [r3, #8]
 800bb70:	2b00      	cmp	r3, #0
 800bb72:	d00b      	beq.n	800bb8c <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bb7a:	689b      	ldr	r3, [r3, #8]
 800bb7c:	687a      	ldr	r2, [r7, #4]
 800bb7e:	7c12      	ldrb	r2, [r2, #16]
 800bb80:	f107 0108 	add.w	r1, r7, #8
 800bb84:	4610      	mov	r0, r2
 800bb86:	4798      	blx	r3
 800bb88:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bb8a:	e077      	b.n	800bc7c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bb8c:	6839      	ldr	r1, [r7, #0]
 800bb8e:	6878      	ldr	r0, [r7, #4]
 800bb90:	f000 fab1 	bl	800c0f6 <USBD_CtlError>
            err++;
 800bb94:	7afb      	ldrb	r3, [r7, #11]
 800bb96:	3301      	adds	r3, #1
 800bb98:	72fb      	strb	r3, [r7, #11]
          break;
 800bb9a:	e06f      	b.n	800bc7c <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bba2:	68db      	ldr	r3, [r3, #12]
 800bba4:	2b00      	cmp	r3, #0
 800bba6:	d00b      	beq.n	800bbc0 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bbae:	68db      	ldr	r3, [r3, #12]
 800bbb0:	687a      	ldr	r2, [r7, #4]
 800bbb2:	7c12      	ldrb	r2, [r2, #16]
 800bbb4:	f107 0108 	add.w	r1, r7, #8
 800bbb8:	4610      	mov	r0, r2
 800bbba:	4798      	blx	r3
 800bbbc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bbbe:	e05d      	b.n	800bc7c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bbc0:	6839      	ldr	r1, [r7, #0]
 800bbc2:	6878      	ldr	r0, [r7, #4]
 800bbc4:	f000 fa97 	bl	800c0f6 <USBD_CtlError>
            err++;
 800bbc8:	7afb      	ldrb	r3, [r7, #11]
 800bbca:	3301      	adds	r3, #1
 800bbcc:	72fb      	strb	r3, [r7, #11]
          break;
 800bbce:	e055      	b.n	800bc7c <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bbd6:	691b      	ldr	r3, [r3, #16]
 800bbd8:	2b00      	cmp	r3, #0
 800bbda:	d00b      	beq.n	800bbf4 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bbe2:	691b      	ldr	r3, [r3, #16]
 800bbe4:	687a      	ldr	r2, [r7, #4]
 800bbe6:	7c12      	ldrb	r2, [r2, #16]
 800bbe8:	f107 0108 	add.w	r1, r7, #8
 800bbec:	4610      	mov	r0, r2
 800bbee:	4798      	blx	r3
 800bbf0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bbf2:	e043      	b.n	800bc7c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bbf4:	6839      	ldr	r1, [r7, #0]
 800bbf6:	6878      	ldr	r0, [r7, #4]
 800bbf8:	f000 fa7d 	bl	800c0f6 <USBD_CtlError>
            err++;
 800bbfc:	7afb      	ldrb	r3, [r7, #11]
 800bbfe:	3301      	adds	r3, #1
 800bc00:	72fb      	strb	r3, [r7, #11]
          break;
 800bc02:	e03b      	b.n	800bc7c <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bc0a:	695b      	ldr	r3, [r3, #20]
 800bc0c:	2b00      	cmp	r3, #0
 800bc0e:	d00b      	beq.n	800bc28 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bc16:	695b      	ldr	r3, [r3, #20]
 800bc18:	687a      	ldr	r2, [r7, #4]
 800bc1a:	7c12      	ldrb	r2, [r2, #16]
 800bc1c:	f107 0108 	add.w	r1, r7, #8
 800bc20:	4610      	mov	r0, r2
 800bc22:	4798      	blx	r3
 800bc24:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bc26:	e029      	b.n	800bc7c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bc28:	6839      	ldr	r1, [r7, #0]
 800bc2a:	6878      	ldr	r0, [r7, #4]
 800bc2c:	f000 fa63 	bl	800c0f6 <USBD_CtlError>
            err++;
 800bc30:	7afb      	ldrb	r3, [r7, #11]
 800bc32:	3301      	adds	r3, #1
 800bc34:	72fb      	strb	r3, [r7, #11]
          break;
 800bc36:	e021      	b.n	800bc7c <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bc3e:	699b      	ldr	r3, [r3, #24]
 800bc40:	2b00      	cmp	r3, #0
 800bc42:	d00b      	beq.n	800bc5c <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bc4a:	699b      	ldr	r3, [r3, #24]
 800bc4c:	687a      	ldr	r2, [r7, #4]
 800bc4e:	7c12      	ldrb	r2, [r2, #16]
 800bc50:	f107 0108 	add.w	r1, r7, #8
 800bc54:	4610      	mov	r0, r2
 800bc56:	4798      	blx	r3
 800bc58:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bc5a:	e00f      	b.n	800bc7c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bc5c:	6839      	ldr	r1, [r7, #0]
 800bc5e:	6878      	ldr	r0, [r7, #4]
 800bc60:	f000 fa49 	bl	800c0f6 <USBD_CtlError>
            err++;
 800bc64:	7afb      	ldrb	r3, [r7, #11]
 800bc66:	3301      	adds	r3, #1
 800bc68:	72fb      	strb	r3, [r7, #11]
          break;
 800bc6a:	e007      	b.n	800bc7c <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800bc6c:	6839      	ldr	r1, [r7, #0]
 800bc6e:	6878      	ldr	r0, [r7, #4]
 800bc70:	f000 fa41 	bl	800c0f6 <USBD_CtlError>
          err++;
 800bc74:	7afb      	ldrb	r3, [r7, #11]
 800bc76:	3301      	adds	r3, #1
 800bc78:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800bc7a:	bf00      	nop
      }
      break;
 800bc7c:	e037      	b.n	800bcee <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	7c1b      	ldrb	r3, [r3, #16]
 800bc82:	2b00      	cmp	r3, #0
 800bc84:	d109      	bne.n	800bc9a <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bc8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bc8e:	f107 0208 	add.w	r2, r7, #8
 800bc92:	4610      	mov	r0, r2
 800bc94:	4798      	blx	r3
 800bc96:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800bc98:	e029      	b.n	800bcee <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800bc9a:	6839      	ldr	r1, [r7, #0]
 800bc9c:	6878      	ldr	r0, [r7, #4]
 800bc9e:	f000 fa2a 	bl	800c0f6 <USBD_CtlError>
        err++;
 800bca2:	7afb      	ldrb	r3, [r7, #11]
 800bca4:	3301      	adds	r3, #1
 800bca6:	72fb      	strb	r3, [r7, #11]
      break;
 800bca8:	e021      	b.n	800bcee <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	7c1b      	ldrb	r3, [r3, #16]
 800bcae:	2b00      	cmp	r3, #0
 800bcb0:	d10d      	bne.n	800bcce <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bcb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bcba:	f107 0208 	add.w	r2, r7, #8
 800bcbe:	4610      	mov	r0, r2
 800bcc0:	4798      	blx	r3
 800bcc2:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800bcc4:	68fb      	ldr	r3, [r7, #12]
 800bcc6:	3301      	adds	r3, #1
 800bcc8:	2207      	movs	r2, #7
 800bcca:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800bccc:	e00f      	b.n	800bcee <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800bcce:	6839      	ldr	r1, [r7, #0]
 800bcd0:	6878      	ldr	r0, [r7, #4]
 800bcd2:	f000 fa10 	bl	800c0f6 <USBD_CtlError>
        err++;
 800bcd6:	7afb      	ldrb	r3, [r7, #11]
 800bcd8:	3301      	adds	r3, #1
 800bcda:	72fb      	strb	r3, [r7, #11]
      break;
 800bcdc:	e007      	b.n	800bcee <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800bcde:	6839      	ldr	r1, [r7, #0]
 800bce0:	6878      	ldr	r0, [r7, #4]
 800bce2:	f000 fa08 	bl	800c0f6 <USBD_CtlError>
      err++;
 800bce6:	7afb      	ldrb	r3, [r7, #11]
 800bce8:	3301      	adds	r3, #1
 800bcea:	72fb      	strb	r3, [r7, #11]
      break;
 800bcec:	bf00      	nop
  }

  if (err != 0U)
 800bcee:	7afb      	ldrb	r3, [r7, #11]
 800bcf0:	2b00      	cmp	r3, #0
 800bcf2:	d11e      	bne.n	800bd32 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800bcf4:	683b      	ldr	r3, [r7, #0]
 800bcf6:	88db      	ldrh	r3, [r3, #6]
 800bcf8:	2b00      	cmp	r3, #0
 800bcfa:	d016      	beq.n	800bd2a <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800bcfc:	893b      	ldrh	r3, [r7, #8]
 800bcfe:	2b00      	cmp	r3, #0
 800bd00:	d00e      	beq.n	800bd20 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800bd02:	683b      	ldr	r3, [r7, #0]
 800bd04:	88da      	ldrh	r2, [r3, #6]
 800bd06:	893b      	ldrh	r3, [r7, #8]
 800bd08:	4293      	cmp	r3, r2
 800bd0a:	bf28      	it	cs
 800bd0c:	4613      	movcs	r3, r2
 800bd0e:	b29b      	uxth	r3, r3
 800bd10:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800bd12:	893b      	ldrh	r3, [r7, #8]
 800bd14:	461a      	mov	r2, r3
 800bd16:	68f9      	ldr	r1, [r7, #12]
 800bd18:	6878      	ldr	r0, [r7, #4]
 800bd1a:	f000 fa5d 	bl	800c1d8 <USBD_CtlSendData>
 800bd1e:	e009      	b.n	800bd34 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800bd20:	6839      	ldr	r1, [r7, #0]
 800bd22:	6878      	ldr	r0, [r7, #4]
 800bd24:	f000 f9e7 	bl	800c0f6 <USBD_CtlError>
 800bd28:	e004      	b.n	800bd34 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800bd2a:	6878      	ldr	r0, [r7, #4]
 800bd2c:	f000 faae 	bl	800c28c <USBD_CtlSendStatus>
 800bd30:	e000      	b.n	800bd34 <USBD_GetDescriptor+0x2cc>
    return;
 800bd32:	bf00      	nop
  }
}
 800bd34:	3710      	adds	r7, #16
 800bd36:	46bd      	mov	sp, r7
 800bd38:	bd80      	pop	{r7, pc}
 800bd3a:	bf00      	nop

0800bd3c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bd3c:	b580      	push	{r7, lr}
 800bd3e:	b084      	sub	sp, #16
 800bd40:	af00      	add	r7, sp, #0
 800bd42:	6078      	str	r0, [r7, #4]
 800bd44:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800bd46:	683b      	ldr	r3, [r7, #0]
 800bd48:	889b      	ldrh	r3, [r3, #4]
 800bd4a:	2b00      	cmp	r3, #0
 800bd4c:	d131      	bne.n	800bdb2 <USBD_SetAddress+0x76>
 800bd4e:	683b      	ldr	r3, [r7, #0]
 800bd50:	88db      	ldrh	r3, [r3, #6]
 800bd52:	2b00      	cmp	r3, #0
 800bd54:	d12d      	bne.n	800bdb2 <USBD_SetAddress+0x76>
 800bd56:	683b      	ldr	r3, [r7, #0]
 800bd58:	885b      	ldrh	r3, [r3, #2]
 800bd5a:	2b7f      	cmp	r3, #127	; 0x7f
 800bd5c:	d829      	bhi.n	800bdb2 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800bd5e:	683b      	ldr	r3, [r7, #0]
 800bd60:	885b      	ldrh	r3, [r3, #2]
 800bd62:	b2db      	uxtb	r3, r3
 800bd64:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bd68:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bd70:	b2db      	uxtb	r3, r3
 800bd72:	2b03      	cmp	r3, #3
 800bd74:	d104      	bne.n	800bd80 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800bd76:	6839      	ldr	r1, [r7, #0]
 800bd78:	6878      	ldr	r0, [r7, #4]
 800bd7a:	f000 f9bc 	bl	800c0f6 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bd7e:	e01d      	b.n	800bdbc <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	7bfa      	ldrb	r2, [r7, #15]
 800bd84:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800bd88:	7bfb      	ldrb	r3, [r7, #15]
 800bd8a:	4619      	mov	r1, r3
 800bd8c:	6878      	ldr	r0, [r7, #4]
 800bd8e:	f004 f8ef 	bl	800ff70 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800bd92:	6878      	ldr	r0, [r7, #4]
 800bd94:	f000 fa7a 	bl	800c28c <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800bd98:	7bfb      	ldrb	r3, [r7, #15]
 800bd9a:	2b00      	cmp	r3, #0
 800bd9c:	d004      	beq.n	800bda8 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	2202      	movs	r2, #2
 800bda2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bda6:	e009      	b.n	800bdbc <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800bda8:	687b      	ldr	r3, [r7, #4]
 800bdaa:	2201      	movs	r2, #1
 800bdac:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bdb0:	e004      	b.n	800bdbc <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800bdb2:	6839      	ldr	r1, [r7, #0]
 800bdb4:	6878      	ldr	r0, [r7, #4]
 800bdb6:	f000 f99e 	bl	800c0f6 <USBD_CtlError>
  }
}
 800bdba:	bf00      	nop
 800bdbc:	bf00      	nop
 800bdbe:	3710      	adds	r7, #16
 800bdc0:	46bd      	mov	sp, r7
 800bdc2:	bd80      	pop	{r7, pc}

0800bdc4 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bdc4:	b580      	push	{r7, lr}
 800bdc6:	b084      	sub	sp, #16
 800bdc8:	af00      	add	r7, sp, #0
 800bdca:	6078      	str	r0, [r7, #4]
 800bdcc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800bdce:	2300      	movs	r3, #0
 800bdd0:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800bdd2:	683b      	ldr	r3, [r7, #0]
 800bdd4:	885b      	ldrh	r3, [r3, #2]
 800bdd6:	b2da      	uxtb	r2, r3
 800bdd8:	4b4e      	ldr	r3, [pc, #312]	; (800bf14 <USBD_SetConfig+0x150>)
 800bdda:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800bddc:	4b4d      	ldr	r3, [pc, #308]	; (800bf14 <USBD_SetConfig+0x150>)
 800bdde:	781b      	ldrb	r3, [r3, #0]
 800bde0:	2b01      	cmp	r3, #1
 800bde2:	d905      	bls.n	800bdf0 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800bde4:	6839      	ldr	r1, [r7, #0]
 800bde6:	6878      	ldr	r0, [r7, #4]
 800bde8:	f000 f985 	bl	800c0f6 <USBD_CtlError>
    return USBD_FAIL;
 800bdec:	2303      	movs	r3, #3
 800bdee:	e08c      	b.n	800bf0a <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bdf6:	b2db      	uxtb	r3, r3
 800bdf8:	2b02      	cmp	r3, #2
 800bdfa:	d002      	beq.n	800be02 <USBD_SetConfig+0x3e>
 800bdfc:	2b03      	cmp	r3, #3
 800bdfe:	d029      	beq.n	800be54 <USBD_SetConfig+0x90>
 800be00:	e075      	b.n	800beee <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800be02:	4b44      	ldr	r3, [pc, #272]	; (800bf14 <USBD_SetConfig+0x150>)
 800be04:	781b      	ldrb	r3, [r3, #0]
 800be06:	2b00      	cmp	r3, #0
 800be08:	d020      	beq.n	800be4c <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800be0a:	4b42      	ldr	r3, [pc, #264]	; (800bf14 <USBD_SetConfig+0x150>)
 800be0c:	781b      	ldrb	r3, [r3, #0]
 800be0e:	461a      	mov	r2, r3
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800be14:	4b3f      	ldr	r3, [pc, #252]	; (800bf14 <USBD_SetConfig+0x150>)
 800be16:	781b      	ldrb	r3, [r3, #0]
 800be18:	4619      	mov	r1, r3
 800be1a:	6878      	ldr	r0, [r7, #4]
 800be1c:	f7fe ffe7 	bl	800adee <USBD_SetClassConfig>
 800be20:	4603      	mov	r3, r0
 800be22:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800be24:	7bfb      	ldrb	r3, [r7, #15]
 800be26:	2b00      	cmp	r3, #0
 800be28:	d008      	beq.n	800be3c <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800be2a:	6839      	ldr	r1, [r7, #0]
 800be2c:	6878      	ldr	r0, [r7, #4]
 800be2e:	f000 f962 	bl	800c0f6 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	2202      	movs	r2, #2
 800be36:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800be3a:	e065      	b.n	800bf08 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800be3c:	6878      	ldr	r0, [r7, #4]
 800be3e:	f000 fa25 	bl	800c28c <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	2203      	movs	r2, #3
 800be46:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800be4a:	e05d      	b.n	800bf08 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800be4c:	6878      	ldr	r0, [r7, #4]
 800be4e:	f000 fa1d 	bl	800c28c <USBD_CtlSendStatus>
      break;
 800be52:	e059      	b.n	800bf08 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800be54:	4b2f      	ldr	r3, [pc, #188]	; (800bf14 <USBD_SetConfig+0x150>)
 800be56:	781b      	ldrb	r3, [r3, #0]
 800be58:	2b00      	cmp	r3, #0
 800be5a:	d112      	bne.n	800be82 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	2202      	movs	r2, #2
 800be60:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800be64:	4b2b      	ldr	r3, [pc, #172]	; (800bf14 <USBD_SetConfig+0x150>)
 800be66:	781b      	ldrb	r3, [r3, #0]
 800be68:	461a      	mov	r2, r3
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800be6e:	4b29      	ldr	r3, [pc, #164]	; (800bf14 <USBD_SetConfig+0x150>)
 800be70:	781b      	ldrb	r3, [r3, #0]
 800be72:	4619      	mov	r1, r3
 800be74:	6878      	ldr	r0, [r7, #4]
 800be76:	f7fe ffd6 	bl	800ae26 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800be7a:	6878      	ldr	r0, [r7, #4]
 800be7c:	f000 fa06 	bl	800c28c <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800be80:	e042      	b.n	800bf08 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800be82:	4b24      	ldr	r3, [pc, #144]	; (800bf14 <USBD_SetConfig+0x150>)
 800be84:	781b      	ldrb	r3, [r3, #0]
 800be86:	461a      	mov	r2, r3
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	685b      	ldr	r3, [r3, #4]
 800be8c:	429a      	cmp	r2, r3
 800be8e:	d02a      	beq.n	800bee6 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	685b      	ldr	r3, [r3, #4]
 800be94:	b2db      	uxtb	r3, r3
 800be96:	4619      	mov	r1, r3
 800be98:	6878      	ldr	r0, [r7, #4]
 800be9a:	f7fe ffc4 	bl	800ae26 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800be9e:	4b1d      	ldr	r3, [pc, #116]	; (800bf14 <USBD_SetConfig+0x150>)
 800bea0:	781b      	ldrb	r3, [r3, #0]
 800bea2:	461a      	mov	r2, r3
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800bea8:	4b1a      	ldr	r3, [pc, #104]	; (800bf14 <USBD_SetConfig+0x150>)
 800beaa:	781b      	ldrb	r3, [r3, #0]
 800beac:	4619      	mov	r1, r3
 800beae:	6878      	ldr	r0, [r7, #4]
 800beb0:	f7fe ff9d 	bl	800adee <USBD_SetClassConfig>
 800beb4:	4603      	mov	r3, r0
 800beb6:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800beb8:	7bfb      	ldrb	r3, [r7, #15]
 800beba:	2b00      	cmp	r3, #0
 800bebc:	d00f      	beq.n	800bede <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800bebe:	6839      	ldr	r1, [r7, #0]
 800bec0:	6878      	ldr	r0, [r7, #4]
 800bec2:	f000 f918 	bl	800c0f6 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	685b      	ldr	r3, [r3, #4]
 800beca:	b2db      	uxtb	r3, r3
 800becc:	4619      	mov	r1, r3
 800bece:	6878      	ldr	r0, [r7, #4]
 800bed0:	f7fe ffa9 	bl	800ae26 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	2202      	movs	r2, #2
 800bed8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800bedc:	e014      	b.n	800bf08 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800bede:	6878      	ldr	r0, [r7, #4]
 800bee0:	f000 f9d4 	bl	800c28c <USBD_CtlSendStatus>
      break;
 800bee4:	e010      	b.n	800bf08 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800bee6:	6878      	ldr	r0, [r7, #4]
 800bee8:	f000 f9d0 	bl	800c28c <USBD_CtlSendStatus>
      break;
 800beec:	e00c      	b.n	800bf08 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800beee:	6839      	ldr	r1, [r7, #0]
 800bef0:	6878      	ldr	r0, [r7, #4]
 800bef2:	f000 f900 	bl	800c0f6 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800bef6:	4b07      	ldr	r3, [pc, #28]	; (800bf14 <USBD_SetConfig+0x150>)
 800bef8:	781b      	ldrb	r3, [r3, #0]
 800befa:	4619      	mov	r1, r3
 800befc:	6878      	ldr	r0, [r7, #4]
 800befe:	f7fe ff92 	bl	800ae26 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800bf02:	2303      	movs	r3, #3
 800bf04:	73fb      	strb	r3, [r7, #15]
      break;
 800bf06:	bf00      	nop
  }

  return ret;
 800bf08:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf0a:	4618      	mov	r0, r3
 800bf0c:	3710      	adds	r7, #16
 800bf0e:	46bd      	mov	sp, r7
 800bf10:	bd80      	pop	{r7, pc}
 800bf12:	bf00      	nop
 800bf14:	200008b4 	.word	0x200008b4

0800bf18 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bf18:	b580      	push	{r7, lr}
 800bf1a:	b082      	sub	sp, #8
 800bf1c:	af00      	add	r7, sp, #0
 800bf1e:	6078      	str	r0, [r7, #4]
 800bf20:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800bf22:	683b      	ldr	r3, [r7, #0]
 800bf24:	88db      	ldrh	r3, [r3, #6]
 800bf26:	2b01      	cmp	r3, #1
 800bf28:	d004      	beq.n	800bf34 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800bf2a:	6839      	ldr	r1, [r7, #0]
 800bf2c:	6878      	ldr	r0, [r7, #4]
 800bf2e:	f000 f8e2 	bl	800c0f6 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800bf32:	e023      	b.n	800bf7c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bf3a:	b2db      	uxtb	r3, r3
 800bf3c:	2b02      	cmp	r3, #2
 800bf3e:	dc02      	bgt.n	800bf46 <USBD_GetConfig+0x2e>
 800bf40:	2b00      	cmp	r3, #0
 800bf42:	dc03      	bgt.n	800bf4c <USBD_GetConfig+0x34>
 800bf44:	e015      	b.n	800bf72 <USBD_GetConfig+0x5a>
 800bf46:	2b03      	cmp	r3, #3
 800bf48:	d00b      	beq.n	800bf62 <USBD_GetConfig+0x4a>
 800bf4a:	e012      	b.n	800bf72 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	2200      	movs	r2, #0
 800bf50:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	3308      	adds	r3, #8
 800bf56:	2201      	movs	r2, #1
 800bf58:	4619      	mov	r1, r3
 800bf5a:	6878      	ldr	r0, [r7, #4]
 800bf5c:	f000 f93c 	bl	800c1d8 <USBD_CtlSendData>
        break;
 800bf60:	e00c      	b.n	800bf7c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800bf62:	687b      	ldr	r3, [r7, #4]
 800bf64:	3304      	adds	r3, #4
 800bf66:	2201      	movs	r2, #1
 800bf68:	4619      	mov	r1, r3
 800bf6a:	6878      	ldr	r0, [r7, #4]
 800bf6c:	f000 f934 	bl	800c1d8 <USBD_CtlSendData>
        break;
 800bf70:	e004      	b.n	800bf7c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800bf72:	6839      	ldr	r1, [r7, #0]
 800bf74:	6878      	ldr	r0, [r7, #4]
 800bf76:	f000 f8be 	bl	800c0f6 <USBD_CtlError>
        break;
 800bf7a:	bf00      	nop
}
 800bf7c:	bf00      	nop
 800bf7e:	3708      	adds	r7, #8
 800bf80:	46bd      	mov	sp, r7
 800bf82:	bd80      	pop	{r7, pc}

0800bf84 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bf84:	b580      	push	{r7, lr}
 800bf86:	b082      	sub	sp, #8
 800bf88:	af00      	add	r7, sp, #0
 800bf8a:	6078      	str	r0, [r7, #4]
 800bf8c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800bf8e:	687b      	ldr	r3, [r7, #4]
 800bf90:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bf94:	b2db      	uxtb	r3, r3
 800bf96:	3b01      	subs	r3, #1
 800bf98:	2b02      	cmp	r3, #2
 800bf9a:	d81e      	bhi.n	800bfda <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800bf9c:	683b      	ldr	r3, [r7, #0]
 800bf9e:	88db      	ldrh	r3, [r3, #6]
 800bfa0:	2b02      	cmp	r3, #2
 800bfa2:	d004      	beq.n	800bfae <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800bfa4:	6839      	ldr	r1, [r7, #0]
 800bfa6:	6878      	ldr	r0, [r7, #4]
 800bfa8:	f000 f8a5 	bl	800c0f6 <USBD_CtlError>
        break;
 800bfac:	e01a      	b.n	800bfe4 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800bfae:	687b      	ldr	r3, [r7, #4]
 800bfb0:	2201      	movs	r2, #1
 800bfb2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800bfba:	2b00      	cmp	r3, #0
 800bfbc:	d005      	beq.n	800bfca <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800bfbe:	687b      	ldr	r3, [r7, #4]
 800bfc0:	68db      	ldr	r3, [r3, #12]
 800bfc2:	f043 0202 	orr.w	r2, r3, #2
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	330c      	adds	r3, #12
 800bfce:	2202      	movs	r2, #2
 800bfd0:	4619      	mov	r1, r3
 800bfd2:	6878      	ldr	r0, [r7, #4]
 800bfd4:	f000 f900 	bl	800c1d8 <USBD_CtlSendData>
      break;
 800bfd8:	e004      	b.n	800bfe4 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800bfda:	6839      	ldr	r1, [r7, #0]
 800bfdc:	6878      	ldr	r0, [r7, #4]
 800bfde:	f000 f88a 	bl	800c0f6 <USBD_CtlError>
      break;
 800bfe2:	bf00      	nop
  }
}
 800bfe4:	bf00      	nop
 800bfe6:	3708      	adds	r7, #8
 800bfe8:	46bd      	mov	sp, r7
 800bfea:	bd80      	pop	{r7, pc}

0800bfec <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bfec:	b580      	push	{r7, lr}
 800bfee:	b082      	sub	sp, #8
 800bff0:	af00      	add	r7, sp, #0
 800bff2:	6078      	str	r0, [r7, #4]
 800bff4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800bff6:	683b      	ldr	r3, [r7, #0]
 800bff8:	885b      	ldrh	r3, [r3, #2]
 800bffa:	2b01      	cmp	r3, #1
 800bffc:	d107      	bne.n	800c00e <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	2201      	movs	r2, #1
 800c002:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800c006:	6878      	ldr	r0, [r7, #4]
 800c008:	f000 f940 	bl	800c28c <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800c00c:	e013      	b.n	800c036 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800c00e:	683b      	ldr	r3, [r7, #0]
 800c010:	885b      	ldrh	r3, [r3, #2]
 800c012:	2b02      	cmp	r3, #2
 800c014:	d10b      	bne.n	800c02e <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 800c016:	683b      	ldr	r3, [r7, #0]
 800c018:	889b      	ldrh	r3, [r3, #4]
 800c01a:	0a1b      	lsrs	r3, r3, #8
 800c01c:	b29b      	uxth	r3, r3
 800c01e:	b2da      	uxtb	r2, r3
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800c026:	6878      	ldr	r0, [r7, #4]
 800c028:	f000 f930 	bl	800c28c <USBD_CtlSendStatus>
}
 800c02c:	e003      	b.n	800c036 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800c02e:	6839      	ldr	r1, [r7, #0]
 800c030:	6878      	ldr	r0, [r7, #4]
 800c032:	f000 f860 	bl	800c0f6 <USBD_CtlError>
}
 800c036:	bf00      	nop
 800c038:	3708      	adds	r7, #8
 800c03a:	46bd      	mov	sp, r7
 800c03c:	bd80      	pop	{r7, pc}

0800c03e <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c03e:	b580      	push	{r7, lr}
 800c040:	b082      	sub	sp, #8
 800c042:	af00      	add	r7, sp, #0
 800c044:	6078      	str	r0, [r7, #4]
 800c046:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800c048:	687b      	ldr	r3, [r7, #4]
 800c04a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c04e:	b2db      	uxtb	r3, r3
 800c050:	3b01      	subs	r3, #1
 800c052:	2b02      	cmp	r3, #2
 800c054:	d80b      	bhi.n	800c06e <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c056:	683b      	ldr	r3, [r7, #0]
 800c058:	885b      	ldrh	r3, [r3, #2]
 800c05a:	2b01      	cmp	r3, #1
 800c05c:	d10c      	bne.n	800c078 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	2200      	movs	r2, #0
 800c062:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800c066:	6878      	ldr	r0, [r7, #4]
 800c068:	f000 f910 	bl	800c28c <USBD_CtlSendStatus>
      }
      break;
 800c06c:	e004      	b.n	800c078 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800c06e:	6839      	ldr	r1, [r7, #0]
 800c070:	6878      	ldr	r0, [r7, #4]
 800c072:	f000 f840 	bl	800c0f6 <USBD_CtlError>
      break;
 800c076:	e000      	b.n	800c07a <USBD_ClrFeature+0x3c>
      break;
 800c078:	bf00      	nop
  }
}
 800c07a:	bf00      	nop
 800c07c:	3708      	adds	r7, #8
 800c07e:	46bd      	mov	sp, r7
 800c080:	bd80      	pop	{r7, pc}

0800c082 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800c082:	b580      	push	{r7, lr}
 800c084:	b084      	sub	sp, #16
 800c086:	af00      	add	r7, sp, #0
 800c088:	6078      	str	r0, [r7, #4]
 800c08a:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800c08c:	683b      	ldr	r3, [r7, #0]
 800c08e:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800c090:	68fb      	ldr	r3, [r7, #12]
 800c092:	781a      	ldrb	r2, [r3, #0]
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800c098:	68fb      	ldr	r3, [r7, #12]
 800c09a:	3301      	adds	r3, #1
 800c09c:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800c09e:	68fb      	ldr	r3, [r7, #12]
 800c0a0:	781a      	ldrb	r2, [r3, #0]
 800c0a2:	687b      	ldr	r3, [r7, #4]
 800c0a4:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800c0a6:	68fb      	ldr	r3, [r7, #12]
 800c0a8:	3301      	adds	r3, #1
 800c0aa:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800c0ac:	68f8      	ldr	r0, [r7, #12]
 800c0ae:	f7ff fa41 	bl	800b534 <SWAPBYTE>
 800c0b2:	4603      	mov	r3, r0
 800c0b4:	461a      	mov	r2, r3
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800c0ba:	68fb      	ldr	r3, [r7, #12]
 800c0bc:	3301      	adds	r3, #1
 800c0be:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800c0c0:	68fb      	ldr	r3, [r7, #12]
 800c0c2:	3301      	adds	r3, #1
 800c0c4:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800c0c6:	68f8      	ldr	r0, [r7, #12]
 800c0c8:	f7ff fa34 	bl	800b534 <SWAPBYTE>
 800c0cc:	4603      	mov	r3, r0
 800c0ce:	461a      	mov	r2, r3
 800c0d0:	687b      	ldr	r3, [r7, #4]
 800c0d2:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800c0d4:	68fb      	ldr	r3, [r7, #12]
 800c0d6:	3301      	adds	r3, #1
 800c0d8:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800c0da:	68fb      	ldr	r3, [r7, #12]
 800c0dc:	3301      	adds	r3, #1
 800c0de:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800c0e0:	68f8      	ldr	r0, [r7, #12]
 800c0e2:	f7ff fa27 	bl	800b534 <SWAPBYTE>
 800c0e6:	4603      	mov	r3, r0
 800c0e8:	461a      	mov	r2, r3
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	80da      	strh	r2, [r3, #6]
}
 800c0ee:	bf00      	nop
 800c0f0:	3710      	adds	r7, #16
 800c0f2:	46bd      	mov	sp, r7
 800c0f4:	bd80      	pop	{r7, pc}

0800c0f6 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c0f6:	b580      	push	{r7, lr}
 800c0f8:	b082      	sub	sp, #8
 800c0fa:	af00      	add	r7, sp, #0
 800c0fc:	6078      	str	r0, [r7, #4]
 800c0fe:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800c100:	2180      	movs	r1, #128	; 0x80
 800c102:	6878      	ldr	r0, [r7, #4]
 800c104:	f003 feca 	bl	800fe9c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800c108:	2100      	movs	r1, #0
 800c10a:	6878      	ldr	r0, [r7, #4]
 800c10c:	f003 fec6 	bl	800fe9c <USBD_LL_StallEP>
}
 800c110:	bf00      	nop
 800c112:	3708      	adds	r7, #8
 800c114:	46bd      	mov	sp, r7
 800c116:	bd80      	pop	{r7, pc}

0800c118 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800c118:	b580      	push	{r7, lr}
 800c11a:	b086      	sub	sp, #24
 800c11c:	af00      	add	r7, sp, #0
 800c11e:	60f8      	str	r0, [r7, #12]
 800c120:	60b9      	str	r1, [r7, #8]
 800c122:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800c124:	2300      	movs	r3, #0
 800c126:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800c128:	68fb      	ldr	r3, [r7, #12]
 800c12a:	2b00      	cmp	r3, #0
 800c12c:	d036      	beq.n	800c19c <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800c12e:	68fb      	ldr	r3, [r7, #12]
 800c130:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800c132:	6938      	ldr	r0, [r7, #16]
 800c134:	f000 f836 	bl	800c1a4 <USBD_GetLen>
 800c138:	4603      	mov	r3, r0
 800c13a:	3301      	adds	r3, #1
 800c13c:	b29b      	uxth	r3, r3
 800c13e:	005b      	lsls	r3, r3, #1
 800c140:	b29a      	uxth	r2, r3
 800c142:	687b      	ldr	r3, [r7, #4]
 800c144:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800c146:	7dfb      	ldrb	r3, [r7, #23]
 800c148:	68ba      	ldr	r2, [r7, #8]
 800c14a:	4413      	add	r3, r2
 800c14c:	687a      	ldr	r2, [r7, #4]
 800c14e:	7812      	ldrb	r2, [r2, #0]
 800c150:	701a      	strb	r2, [r3, #0]
  idx++;
 800c152:	7dfb      	ldrb	r3, [r7, #23]
 800c154:	3301      	adds	r3, #1
 800c156:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800c158:	7dfb      	ldrb	r3, [r7, #23]
 800c15a:	68ba      	ldr	r2, [r7, #8]
 800c15c:	4413      	add	r3, r2
 800c15e:	2203      	movs	r2, #3
 800c160:	701a      	strb	r2, [r3, #0]
  idx++;
 800c162:	7dfb      	ldrb	r3, [r7, #23]
 800c164:	3301      	adds	r3, #1
 800c166:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800c168:	e013      	b.n	800c192 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800c16a:	7dfb      	ldrb	r3, [r7, #23]
 800c16c:	68ba      	ldr	r2, [r7, #8]
 800c16e:	4413      	add	r3, r2
 800c170:	693a      	ldr	r2, [r7, #16]
 800c172:	7812      	ldrb	r2, [r2, #0]
 800c174:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800c176:	693b      	ldr	r3, [r7, #16]
 800c178:	3301      	adds	r3, #1
 800c17a:	613b      	str	r3, [r7, #16]
    idx++;
 800c17c:	7dfb      	ldrb	r3, [r7, #23]
 800c17e:	3301      	adds	r3, #1
 800c180:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800c182:	7dfb      	ldrb	r3, [r7, #23]
 800c184:	68ba      	ldr	r2, [r7, #8]
 800c186:	4413      	add	r3, r2
 800c188:	2200      	movs	r2, #0
 800c18a:	701a      	strb	r2, [r3, #0]
    idx++;
 800c18c:	7dfb      	ldrb	r3, [r7, #23]
 800c18e:	3301      	adds	r3, #1
 800c190:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800c192:	693b      	ldr	r3, [r7, #16]
 800c194:	781b      	ldrb	r3, [r3, #0]
 800c196:	2b00      	cmp	r3, #0
 800c198:	d1e7      	bne.n	800c16a <USBD_GetString+0x52>
 800c19a:	e000      	b.n	800c19e <USBD_GetString+0x86>
    return;
 800c19c:	bf00      	nop
  }
}
 800c19e:	3718      	adds	r7, #24
 800c1a0:	46bd      	mov	sp, r7
 800c1a2:	bd80      	pop	{r7, pc}

0800c1a4 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800c1a4:	b480      	push	{r7}
 800c1a6:	b085      	sub	sp, #20
 800c1a8:	af00      	add	r7, sp, #0
 800c1aa:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800c1ac:	2300      	movs	r3, #0
 800c1ae:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800c1b4:	e005      	b.n	800c1c2 <USBD_GetLen+0x1e>
  {
    len++;
 800c1b6:	7bfb      	ldrb	r3, [r7, #15]
 800c1b8:	3301      	adds	r3, #1
 800c1ba:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800c1bc:	68bb      	ldr	r3, [r7, #8]
 800c1be:	3301      	adds	r3, #1
 800c1c0:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800c1c2:	68bb      	ldr	r3, [r7, #8]
 800c1c4:	781b      	ldrb	r3, [r3, #0]
 800c1c6:	2b00      	cmp	r3, #0
 800c1c8:	d1f5      	bne.n	800c1b6 <USBD_GetLen+0x12>
  }

  return len;
 800c1ca:	7bfb      	ldrb	r3, [r7, #15]
}
 800c1cc:	4618      	mov	r0, r3
 800c1ce:	3714      	adds	r7, #20
 800c1d0:	46bd      	mov	sp, r7
 800c1d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1d6:	4770      	bx	lr

0800c1d8 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800c1d8:	b580      	push	{r7, lr}
 800c1da:	b084      	sub	sp, #16
 800c1dc:	af00      	add	r7, sp, #0
 800c1de:	60f8      	str	r0, [r7, #12]
 800c1e0:	60b9      	str	r1, [r7, #8]
 800c1e2:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800c1e4:	68fb      	ldr	r3, [r7, #12]
 800c1e6:	2202      	movs	r2, #2
 800c1e8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800c1ec:	68fb      	ldr	r3, [r7, #12]
 800c1ee:	687a      	ldr	r2, [r7, #4]
 800c1f0:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800c1f2:	68fb      	ldr	r3, [r7, #12]
 800c1f4:	687a      	ldr	r2, [r7, #4]
 800c1f6:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	68ba      	ldr	r2, [r7, #8]
 800c1fc:	2100      	movs	r1, #0
 800c1fe:	68f8      	ldr	r0, [r7, #12]
 800c200:	f003 fed5 	bl	800ffae <USBD_LL_Transmit>

  return USBD_OK;
 800c204:	2300      	movs	r3, #0
}
 800c206:	4618      	mov	r0, r3
 800c208:	3710      	adds	r7, #16
 800c20a:	46bd      	mov	sp, r7
 800c20c:	bd80      	pop	{r7, pc}

0800c20e <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800c20e:	b580      	push	{r7, lr}
 800c210:	b084      	sub	sp, #16
 800c212:	af00      	add	r7, sp, #0
 800c214:	60f8      	str	r0, [r7, #12]
 800c216:	60b9      	str	r1, [r7, #8]
 800c218:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	68ba      	ldr	r2, [r7, #8]
 800c21e:	2100      	movs	r1, #0
 800c220:	68f8      	ldr	r0, [r7, #12]
 800c222:	f003 fec4 	bl	800ffae <USBD_LL_Transmit>

  return USBD_OK;
 800c226:	2300      	movs	r3, #0
}
 800c228:	4618      	mov	r0, r3
 800c22a:	3710      	adds	r7, #16
 800c22c:	46bd      	mov	sp, r7
 800c22e:	bd80      	pop	{r7, pc}

0800c230 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800c230:	b580      	push	{r7, lr}
 800c232:	b084      	sub	sp, #16
 800c234:	af00      	add	r7, sp, #0
 800c236:	60f8      	str	r0, [r7, #12]
 800c238:	60b9      	str	r1, [r7, #8]
 800c23a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800c23c:	68fb      	ldr	r3, [r7, #12]
 800c23e:	2203      	movs	r2, #3
 800c240:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800c244:	68fb      	ldr	r3, [r7, #12]
 800c246:	687a      	ldr	r2, [r7, #4]
 800c248:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800c24c:	68fb      	ldr	r3, [r7, #12]
 800c24e:	687a      	ldr	r2, [r7, #4]
 800c250:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	68ba      	ldr	r2, [r7, #8]
 800c258:	2100      	movs	r1, #0
 800c25a:	68f8      	ldr	r0, [r7, #12]
 800c25c:	f003 fec8 	bl	800fff0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c260:	2300      	movs	r3, #0
}
 800c262:	4618      	mov	r0, r3
 800c264:	3710      	adds	r7, #16
 800c266:	46bd      	mov	sp, r7
 800c268:	bd80      	pop	{r7, pc}

0800c26a <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800c26a:	b580      	push	{r7, lr}
 800c26c:	b084      	sub	sp, #16
 800c26e:	af00      	add	r7, sp, #0
 800c270:	60f8      	str	r0, [r7, #12]
 800c272:	60b9      	str	r1, [r7, #8]
 800c274:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	68ba      	ldr	r2, [r7, #8]
 800c27a:	2100      	movs	r1, #0
 800c27c:	68f8      	ldr	r0, [r7, #12]
 800c27e:	f003 feb7 	bl	800fff0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c282:	2300      	movs	r3, #0
}
 800c284:	4618      	mov	r0, r3
 800c286:	3710      	adds	r7, #16
 800c288:	46bd      	mov	sp, r7
 800c28a:	bd80      	pop	{r7, pc}

0800c28c <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800c28c:	b580      	push	{r7, lr}
 800c28e:	b082      	sub	sp, #8
 800c290:	af00      	add	r7, sp, #0
 800c292:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800c294:	687b      	ldr	r3, [r7, #4]
 800c296:	2204      	movs	r2, #4
 800c298:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800c29c:	2300      	movs	r3, #0
 800c29e:	2200      	movs	r2, #0
 800c2a0:	2100      	movs	r1, #0
 800c2a2:	6878      	ldr	r0, [r7, #4]
 800c2a4:	f003 fe83 	bl	800ffae <USBD_LL_Transmit>

  return USBD_OK;
 800c2a8:	2300      	movs	r3, #0
}
 800c2aa:	4618      	mov	r0, r3
 800c2ac:	3708      	adds	r7, #8
 800c2ae:	46bd      	mov	sp, r7
 800c2b0:	bd80      	pop	{r7, pc}

0800c2b2 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800c2b2:	b580      	push	{r7, lr}
 800c2b4:	b082      	sub	sp, #8
 800c2b6:	af00      	add	r7, sp, #0
 800c2b8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800c2ba:	687b      	ldr	r3, [r7, #4]
 800c2bc:	2205      	movs	r2, #5
 800c2be:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c2c2:	2300      	movs	r3, #0
 800c2c4:	2200      	movs	r2, #0
 800c2c6:	2100      	movs	r1, #0
 800c2c8:	6878      	ldr	r0, [r7, #4]
 800c2ca:	f003 fe91 	bl	800fff0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c2ce:	2300      	movs	r3, #0
}
 800c2d0:	4618      	mov	r0, r3
 800c2d2:	3708      	adds	r7, #8
 800c2d4:	46bd      	mov	sp, r7
 800c2d6:	bd80      	pop	{r7, pc}

0800c2d8 <__NVIC_SetPriority>:
{
 800c2d8:	b480      	push	{r7}
 800c2da:	b083      	sub	sp, #12
 800c2dc:	af00      	add	r7, sp, #0
 800c2de:	4603      	mov	r3, r0
 800c2e0:	6039      	str	r1, [r7, #0]
 800c2e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800c2e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c2e8:	2b00      	cmp	r3, #0
 800c2ea:	db0a      	blt.n	800c302 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c2ec:	683b      	ldr	r3, [r7, #0]
 800c2ee:	b2da      	uxtb	r2, r3
 800c2f0:	490c      	ldr	r1, [pc, #48]	; (800c324 <__NVIC_SetPriority+0x4c>)
 800c2f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c2f6:	0112      	lsls	r2, r2, #4
 800c2f8:	b2d2      	uxtb	r2, r2
 800c2fa:	440b      	add	r3, r1
 800c2fc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800c300:	e00a      	b.n	800c318 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c302:	683b      	ldr	r3, [r7, #0]
 800c304:	b2da      	uxtb	r2, r3
 800c306:	4908      	ldr	r1, [pc, #32]	; (800c328 <__NVIC_SetPriority+0x50>)
 800c308:	79fb      	ldrb	r3, [r7, #7]
 800c30a:	f003 030f 	and.w	r3, r3, #15
 800c30e:	3b04      	subs	r3, #4
 800c310:	0112      	lsls	r2, r2, #4
 800c312:	b2d2      	uxtb	r2, r2
 800c314:	440b      	add	r3, r1
 800c316:	761a      	strb	r2, [r3, #24]
}
 800c318:	bf00      	nop
 800c31a:	370c      	adds	r7, #12
 800c31c:	46bd      	mov	sp, r7
 800c31e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c322:	4770      	bx	lr
 800c324:	e000e100 	.word	0xe000e100
 800c328:	e000ed00 	.word	0xe000ed00

0800c32c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800c32c:	b580      	push	{r7, lr}
 800c32e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800c330:	4b05      	ldr	r3, [pc, #20]	; (800c348 <SysTick_Handler+0x1c>)
 800c332:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800c334:	f002 f85a 	bl	800e3ec <xTaskGetSchedulerState>
 800c338:	4603      	mov	r3, r0
 800c33a:	2b01      	cmp	r3, #1
 800c33c:	d001      	beq.n	800c342 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800c33e:	f002 ff43 	bl	800f1c8 <xPortSysTickHandler>
  }
}
 800c342:	bf00      	nop
 800c344:	bd80      	pop	{r7, pc}
 800c346:	bf00      	nop
 800c348:	e000e010 	.word	0xe000e010

0800c34c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800c34c:	b580      	push	{r7, lr}
 800c34e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800c350:	2100      	movs	r1, #0
 800c352:	f06f 0004 	mvn.w	r0, #4
 800c356:	f7ff ffbf 	bl	800c2d8 <__NVIC_SetPriority>
#endif
}
 800c35a:	bf00      	nop
 800c35c:	bd80      	pop	{r7, pc}
	...

0800c360 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800c360:	b480      	push	{r7}
 800c362:	b083      	sub	sp, #12
 800c364:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c366:	f3ef 8305 	mrs	r3, IPSR
 800c36a:	603b      	str	r3, [r7, #0]
  return(result);
 800c36c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c36e:	2b00      	cmp	r3, #0
 800c370:	d003      	beq.n	800c37a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800c372:	f06f 0305 	mvn.w	r3, #5
 800c376:	607b      	str	r3, [r7, #4]
 800c378:	e00c      	b.n	800c394 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800c37a:	4b0a      	ldr	r3, [pc, #40]	; (800c3a4 <osKernelInitialize+0x44>)
 800c37c:	681b      	ldr	r3, [r3, #0]
 800c37e:	2b00      	cmp	r3, #0
 800c380:	d105      	bne.n	800c38e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800c382:	4b08      	ldr	r3, [pc, #32]	; (800c3a4 <osKernelInitialize+0x44>)
 800c384:	2201      	movs	r2, #1
 800c386:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800c388:	2300      	movs	r3, #0
 800c38a:	607b      	str	r3, [r7, #4]
 800c38c:	e002      	b.n	800c394 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800c38e:	f04f 33ff 	mov.w	r3, #4294967295
 800c392:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800c394:	687b      	ldr	r3, [r7, #4]
}
 800c396:	4618      	mov	r0, r3
 800c398:	370c      	adds	r7, #12
 800c39a:	46bd      	mov	sp, r7
 800c39c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3a0:	4770      	bx	lr
 800c3a2:	bf00      	nop
 800c3a4:	200008b8 	.word	0x200008b8

0800c3a8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800c3a8:	b580      	push	{r7, lr}
 800c3aa:	b082      	sub	sp, #8
 800c3ac:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c3ae:	f3ef 8305 	mrs	r3, IPSR
 800c3b2:	603b      	str	r3, [r7, #0]
  return(result);
 800c3b4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c3b6:	2b00      	cmp	r3, #0
 800c3b8:	d003      	beq.n	800c3c2 <osKernelStart+0x1a>
    stat = osErrorISR;
 800c3ba:	f06f 0305 	mvn.w	r3, #5
 800c3be:	607b      	str	r3, [r7, #4]
 800c3c0:	e010      	b.n	800c3e4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800c3c2:	4b0b      	ldr	r3, [pc, #44]	; (800c3f0 <osKernelStart+0x48>)
 800c3c4:	681b      	ldr	r3, [r3, #0]
 800c3c6:	2b01      	cmp	r3, #1
 800c3c8:	d109      	bne.n	800c3de <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800c3ca:	f7ff ffbf 	bl	800c34c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800c3ce:	4b08      	ldr	r3, [pc, #32]	; (800c3f0 <osKernelStart+0x48>)
 800c3d0:	2202      	movs	r2, #2
 800c3d2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800c3d4:	f001 fb9e 	bl	800db14 <vTaskStartScheduler>
      stat = osOK;
 800c3d8:	2300      	movs	r3, #0
 800c3da:	607b      	str	r3, [r7, #4]
 800c3dc:	e002      	b.n	800c3e4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800c3de:	f04f 33ff 	mov.w	r3, #4294967295
 800c3e2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800c3e4:	687b      	ldr	r3, [r7, #4]
}
 800c3e6:	4618      	mov	r0, r3
 800c3e8:	3708      	adds	r7, #8
 800c3ea:	46bd      	mov	sp, r7
 800c3ec:	bd80      	pop	{r7, pc}
 800c3ee:	bf00      	nop
 800c3f0:	200008b8 	.word	0x200008b8

0800c3f4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800c3f4:	b580      	push	{r7, lr}
 800c3f6:	b08e      	sub	sp, #56	; 0x38
 800c3f8:	af04      	add	r7, sp, #16
 800c3fa:	60f8      	str	r0, [r7, #12]
 800c3fc:	60b9      	str	r1, [r7, #8]
 800c3fe:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800c400:	2300      	movs	r3, #0
 800c402:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c404:	f3ef 8305 	mrs	r3, IPSR
 800c408:	617b      	str	r3, [r7, #20]
  return(result);
 800c40a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800c40c:	2b00      	cmp	r3, #0
 800c40e:	d17e      	bne.n	800c50e <osThreadNew+0x11a>
 800c410:	68fb      	ldr	r3, [r7, #12]
 800c412:	2b00      	cmp	r3, #0
 800c414:	d07b      	beq.n	800c50e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800c416:	2380      	movs	r3, #128	; 0x80
 800c418:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800c41a:	2318      	movs	r3, #24
 800c41c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800c41e:	2300      	movs	r3, #0
 800c420:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800c422:	f04f 33ff 	mov.w	r3, #4294967295
 800c426:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800c428:	687b      	ldr	r3, [r7, #4]
 800c42a:	2b00      	cmp	r3, #0
 800c42c:	d045      	beq.n	800c4ba <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	681b      	ldr	r3, [r3, #0]
 800c432:	2b00      	cmp	r3, #0
 800c434:	d002      	beq.n	800c43c <osThreadNew+0x48>
        name = attr->name;
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	681b      	ldr	r3, [r3, #0]
 800c43a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	699b      	ldr	r3, [r3, #24]
 800c440:	2b00      	cmp	r3, #0
 800c442:	d002      	beq.n	800c44a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800c444:	687b      	ldr	r3, [r7, #4]
 800c446:	699b      	ldr	r3, [r3, #24]
 800c448:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800c44a:	69fb      	ldr	r3, [r7, #28]
 800c44c:	2b00      	cmp	r3, #0
 800c44e:	d008      	beq.n	800c462 <osThreadNew+0x6e>
 800c450:	69fb      	ldr	r3, [r7, #28]
 800c452:	2b38      	cmp	r3, #56	; 0x38
 800c454:	d805      	bhi.n	800c462 <osThreadNew+0x6e>
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	685b      	ldr	r3, [r3, #4]
 800c45a:	f003 0301 	and.w	r3, r3, #1
 800c45e:	2b00      	cmp	r3, #0
 800c460:	d001      	beq.n	800c466 <osThreadNew+0x72>
        return (NULL);
 800c462:	2300      	movs	r3, #0
 800c464:	e054      	b.n	800c510 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	695b      	ldr	r3, [r3, #20]
 800c46a:	2b00      	cmp	r3, #0
 800c46c:	d003      	beq.n	800c476 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800c46e:	687b      	ldr	r3, [r7, #4]
 800c470:	695b      	ldr	r3, [r3, #20]
 800c472:	089b      	lsrs	r3, r3, #2
 800c474:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	689b      	ldr	r3, [r3, #8]
 800c47a:	2b00      	cmp	r3, #0
 800c47c:	d00e      	beq.n	800c49c <osThreadNew+0xa8>
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	68db      	ldr	r3, [r3, #12]
 800c482:	2bbb      	cmp	r3, #187	; 0xbb
 800c484:	d90a      	bls.n	800c49c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800c48a:	2b00      	cmp	r3, #0
 800c48c:	d006      	beq.n	800c49c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800c48e:	687b      	ldr	r3, [r7, #4]
 800c490:	695b      	ldr	r3, [r3, #20]
 800c492:	2b00      	cmp	r3, #0
 800c494:	d002      	beq.n	800c49c <osThreadNew+0xa8>
        mem = 1;
 800c496:	2301      	movs	r3, #1
 800c498:	61bb      	str	r3, [r7, #24]
 800c49a:	e010      	b.n	800c4be <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800c49c:	687b      	ldr	r3, [r7, #4]
 800c49e:	689b      	ldr	r3, [r3, #8]
 800c4a0:	2b00      	cmp	r3, #0
 800c4a2:	d10c      	bne.n	800c4be <osThreadNew+0xca>
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	68db      	ldr	r3, [r3, #12]
 800c4a8:	2b00      	cmp	r3, #0
 800c4aa:	d108      	bne.n	800c4be <osThreadNew+0xca>
 800c4ac:	687b      	ldr	r3, [r7, #4]
 800c4ae:	691b      	ldr	r3, [r3, #16]
 800c4b0:	2b00      	cmp	r3, #0
 800c4b2:	d104      	bne.n	800c4be <osThreadNew+0xca>
          mem = 0;
 800c4b4:	2300      	movs	r3, #0
 800c4b6:	61bb      	str	r3, [r7, #24]
 800c4b8:	e001      	b.n	800c4be <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800c4ba:	2300      	movs	r3, #0
 800c4bc:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800c4be:	69bb      	ldr	r3, [r7, #24]
 800c4c0:	2b01      	cmp	r3, #1
 800c4c2:	d110      	bne.n	800c4e6 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800c4c8:	687a      	ldr	r2, [r7, #4]
 800c4ca:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800c4cc:	9202      	str	r2, [sp, #8]
 800c4ce:	9301      	str	r3, [sp, #4]
 800c4d0:	69fb      	ldr	r3, [r7, #28]
 800c4d2:	9300      	str	r3, [sp, #0]
 800c4d4:	68bb      	ldr	r3, [r7, #8]
 800c4d6:	6a3a      	ldr	r2, [r7, #32]
 800c4d8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800c4da:	68f8      	ldr	r0, [r7, #12]
 800c4dc:	f001 f92e 	bl	800d73c <xTaskCreateStatic>
 800c4e0:	4603      	mov	r3, r0
 800c4e2:	613b      	str	r3, [r7, #16]
 800c4e4:	e013      	b.n	800c50e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800c4e6:	69bb      	ldr	r3, [r7, #24]
 800c4e8:	2b00      	cmp	r3, #0
 800c4ea:	d110      	bne.n	800c50e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800c4ec:	6a3b      	ldr	r3, [r7, #32]
 800c4ee:	b29a      	uxth	r2, r3
 800c4f0:	f107 0310 	add.w	r3, r7, #16
 800c4f4:	9301      	str	r3, [sp, #4]
 800c4f6:	69fb      	ldr	r3, [r7, #28]
 800c4f8:	9300      	str	r3, [sp, #0]
 800c4fa:	68bb      	ldr	r3, [r7, #8]
 800c4fc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800c4fe:	68f8      	ldr	r0, [r7, #12]
 800c500:	f001 f979 	bl	800d7f6 <xTaskCreate>
 800c504:	4603      	mov	r3, r0
 800c506:	2b01      	cmp	r3, #1
 800c508:	d001      	beq.n	800c50e <osThreadNew+0x11a>
            hTask = NULL;
 800c50a:	2300      	movs	r3, #0
 800c50c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800c50e:	693b      	ldr	r3, [r7, #16]
}
 800c510:	4618      	mov	r0, r3
 800c512:	3728      	adds	r7, #40	; 0x28
 800c514:	46bd      	mov	sp, r7
 800c516:	bd80      	pop	{r7, pc}

0800c518 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800c518:	b580      	push	{r7, lr}
 800c51a:	b084      	sub	sp, #16
 800c51c:	af00      	add	r7, sp, #0
 800c51e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c520:	f3ef 8305 	mrs	r3, IPSR
 800c524:	60bb      	str	r3, [r7, #8]
  return(result);
 800c526:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c528:	2b00      	cmp	r3, #0
 800c52a:	d003      	beq.n	800c534 <osDelay+0x1c>
    stat = osErrorISR;
 800c52c:	f06f 0305 	mvn.w	r3, #5
 800c530:	60fb      	str	r3, [r7, #12]
 800c532:	e007      	b.n	800c544 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800c534:	2300      	movs	r3, #0
 800c536:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	2b00      	cmp	r3, #0
 800c53c:	d002      	beq.n	800c544 <osDelay+0x2c>
      vTaskDelay(ticks);
 800c53e:	6878      	ldr	r0, [r7, #4]
 800c540:	f001 fab4 	bl	800daac <vTaskDelay>
    }
  }

  return (stat);
 800c544:	68fb      	ldr	r3, [r7, #12]
}
 800c546:	4618      	mov	r0, r3
 800c548:	3710      	adds	r7, #16
 800c54a:	46bd      	mov	sp, r7
 800c54c:	bd80      	pop	{r7, pc}

0800c54e <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 800c54e:	b580      	push	{r7, lr}
 800c550:	b088      	sub	sp, #32
 800c552:	af00      	add	r7, sp, #0
 800c554:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800c556:	2300      	movs	r3, #0
 800c558:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c55a:	f3ef 8305 	mrs	r3, IPSR
 800c55e:	60bb      	str	r3, [r7, #8]
  return(result);
 800c560:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 800c562:	2b00      	cmp	r3, #0
 800c564:	d174      	bne.n	800c650 <osMutexNew+0x102>
    if (attr != NULL) {
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	2b00      	cmp	r3, #0
 800c56a:	d003      	beq.n	800c574 <osMutexNew+0x26>
      type = attr->attr_bits;
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	685b      	ldr	r3, [r3, #4]
 800c570:	61bb      	str	r3, [r7, #24]
 800c572:	e001      	b.n	800c578 <osMutexNew+0x2a>
    } else {
      type = 0U;
 800c574:	2300      	movs	r3, #0
 800c576:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800c578:	69bb      	ldr	r3, [r7, #24]
 800c57a:	f003 0301 	and.w	r3, r3, #1
 800c57e:	2b00      	cmp	r3, #0
 800c580:	d002      	beq.n	800c588 <osMutexNew+0x3a>
      rmtx = 1U;
 800c582:	2301      	movs	r3, #1
 800c584:	617b      	str	r3, [r7, #20]
 800c586:	e001      	b.n	800c58c <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 800c588:	2300      	movs	r3, #0
 800c58a:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 800c58c:	69bb      	ldr	r3, [r7, #24]
 800c58e:	f003 0308 	and.w	r3, r3, #8
 800c592:	2b00      	cmp	r3, #0
 800c594:	d15c      	bne.n	800c650 <osMutexNew+0x102>
      mem = -1;
 800c596:	f04f 33ff 	mov.w	r3, #4294967295
 800c59a:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	2b00      	cmp	r3, #0
 800c5a0:	d015      	beq.n	800c5ce <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800c5a2:	687b      	ldr	r3, [r7, #4]
 800c5a4:	689b      	ldr	r3, [r3, #8]
 800c5a6:	2b00      	cmp	r3, #0
 800c5a8:	d006      	beq.n	800c5b8 <osMutexNew+0x6a>
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	68db      	ldr	r3, [r3, #12]
 800c5ae:	2b4f      	cmp	r3, #79	; 0x4f
 800c5b0:	d902      	bls.n	800c5b8 <osMutexNew+0x6a>
          mem = 1;
 800c5b2:	2301      	movs	r3, #1
 800c5b4:	613b      	str	r3, [r7, #16]
 800c5b6:	e00c      	b.n	800c5d2 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800c5b8:	687b      	ldr	r3, [r7, #4]
 800c5ba:	689b      	ldr	r3, [r3, #8]
 800c5bc:	2b00      	cmp	r3, #0
 800c5be:	d108      	bne.n	800c5d2 <osMutexNew+0x84>
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	68db      	ldr	r3, [r3, #12]
 800c5c4:	2b00      	cmp	r3, #0
 800c5c6:	d104      	bne.n	800c5d2 <osMutexNew+0x84>
            mem = 0;
 800c5c8:	2300      	movs	r3, #0
 800c5ca:	613b      	str	r3, [r7, #16]
 800c5cc:	e001      	b.n	800c5d2 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 800c5ce:	2300      	movs	r3, #0
 800c5d0:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 800c5d2:	693b      	ldr	r3, [r7, #16]
 800c5d4:	2b01      	cmp	r3, #1
 800c5d6:	d112      	bne.n	800c5fe <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 800c5d8:	697b      	ldr	r3, [r7, #20]
 800c5da:	2b00      	cmp	r3, #0
 800c5dc:	d007      	beq.n	800c5ee <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	689b      	ldr	r3, [r3, #8]
 800c5e2:	4619      	mov	r1, r3
 800c5e4:	2004      	movs	r0, #4
 800c5e6:	f000 fb18 	bl	800cc1a <xQueueCreateMutexStatic>
 800c5ea:	61f8      	str	r0, [r7, #28]
 800c5ec:	e016      	b.n	800c61c <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800c5ee:	687b      	ldr	r3, [r7, #4]
 800c5f0:	689b      	ldr	r3, [r3, #8]
 800c5f2:	4619      	mov	r1, r3
 800c5f4:	2001      	movs	r0, #1
 800c5f6:	f000 fb10 	bl	800cc1a <xQueueCreateMutexStatic>
 800c5fa:	61f8      	str	r0, [r7, #28]
 800c5fc:	e00e      	b.n	800c61c <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 800c5fe:	693b      	ldr	r3, [r7, #16]
 800c600:	2b00      	cmp	r3, #0
 800c602:	d10b      	bne.n	800c61c <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 800c604:	697b      	ldr	r3, [r7, #20]
 800c606:	2b00      	cmp	r3, #0
 800c608:	d004      	beq.n	800c614 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 800c60a:	2004      	movs	r0, #4
 800c60c:	f000 faed 	bl	800cbea <xQueueCreateMutex>
 800c610:	61f8      	str	r0, [r7, #28]
 800c612:	e003      	b.n	800c61c <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 800c614:	2001      	movs	r0, #1
 800c616:	f000 fae8 	bl	800cbea <xQueueCreateMutex>
 800c61a:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800c61c:	69fb      	ldr	r3, [r7, #28]
 800c61e:	2b00      	cmp	r3, #0
 800c620:	d00c      	beq.n	800c63c <osMutexNew+0xee>
        if (attr != NULL) {
 800c622:	687b      	ldr	r3, [r7, #4]
 800c624:	2b00      	cmp	r3, #0
 800c626:	d003      	beq.n	800c630 <osMutexNew+0xe2>
          name = attr->name;
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	681b      	ldr	r3, [r3, #0]
 800c62c:	60fb      	str	r3, [r7, #12]
 800c62e:	e001      	b.n	800c634 <osMutexNew+0xe6>
        } else {
          name = NULL;
 800c630:	2300      	movs	r3, #0
 800c632:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 800c634:	68f9      	ldr	r1, [r7, #12]
 800c636:	69f8      	ldr	r0, [r7, #28]
 800c638:	f001 f822 	bl	800d680 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800c63c:	69fb      	ldr	r3, [r7, #28]
 800c63e:	2b00      	cmp	r3, #0
 800c640:	d006      	beq.n	800c650 <osMutexNew+0x102>
 800c642:	697b      	ldr	r3, [r7, #20]
 800c644:	2b00      	cmp	r3, #0
 800c646:	d003      	beq.n	800c650 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800c648:	69fb      	ldr	r3, [r7, #28]
 800c64a:	f043 0301 	orr.w	r3, r3, #1
 800c64e:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 800c650:	69fb      	ldr	r3, [r7, #28]
}
 800c652:	4618      	mov	r0, r3
 800c654:	3720      	adds	r7, #32
 800c656:	46bd      	mov	sp, r7
 800c658:	bd80      	pop	{r7, pc}

0800c65a <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 800c65a:	b580      	push	{r7, lr}
 800c65c:	b086      	sub	sp, #24
 800c65e:	af00      	add	r7, sp, #0
 800c660:	6078      	str	r0, [r7, #4]
 800c662:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	f023 0301 	bic.w	r3, r3, #1
 800c66a:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	f003 0301 	and.w	r3, r3, #1
 800c672:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800c674:	2300      	movs	r3, #0
 800c676:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c678:	f3ef 8305 	mrs	r3, IPSR
 800c67c:	60bb      	str	r3, [r7, #8]
  return(result);
 800c67e:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800c680:	2b00      	cmp	r3, #0
 800c682:	d003      	beq.n	800c68c <osMutexAcquire+0x32>
    stat = osErrorISR;
 800c684:	f06f 0305 	mvn.w	r3, #5
 800c688:	617b      	str	r3, [r7, #20]
 800c68a:	e02c      	b.n	800c6e6 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 800c68c:	693b      	ldr	r3, [r7, #16]
 800c68e:	2b00      	cmp	r3, #0
 800c690:	d103      	bne.n	800c69a <osMutexAcquire+0x40>
    stat = osErrorParameter;
 800c692:	f06f 0303 	mvn.w	r3, #3
 800c696:	617b      	str	r3, [r7, #20]
 800c698:	e025      	b.n	800c6e6 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 800c69a:	68fb      	ldr	r3, [r7, #12]
 800c69c:	2b00      	cmp	r3, #0
 800c69e:	d011      	beq.n	800c6c4 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800c6a0:	6839      	ldr	r1, [r7, #0]
 800c6a2:	6938      	ldr	r0, [r7, #16]
 800c6a4:	f000 fb08 	bl	800ccb8 <xQueueTakeMutexRecursive>
 800c6a8:	4603      	mov	r3, r0
 800c6aa:	2b01      	cmp	r3, #1
 800c6ac:	d01b      	beq.n	800c6e6 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800c6ae:	683b      	ldr	r3, [r7, #0]
 800c6b0:	2b00      	cmp	r3, #0
 800c6b2:	d003      	beq.n	800c6bc <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 800c6b4:	f06f 0301 	mvn.w	r3, #1
 800c6b8:	617b      	str	r3, [r7, #20]
 800c6ba:	e014      	b.n	800c6e6 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800c6bc:	f06f 0302 	mvn.w	r3, #2
 800c6c0:	617b      	str	r3, [r7, #20]
 800c6c2:	e010      	b.n	800c6e6 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 800c6c4:	6839      	ldr	r1, [r7, #0]
 800c6c6:	6938      	ldr	r0, [r7, #16]
 800c6c8:	f000 fda6 	bl	800d218 <xQueueSemaphoreTake>
 800c6cc:	4603      	mov	r3, r0
 800c6ce:	2b01      	cmp	r3, #1
 800c6d0:	d009      	beq.n	800c6e6 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800c6d2:	683b      	ldr	r3, [r7, #0]
 800c6d4:	2b00      	cmp	r3, #0
 800c6d6:	d003      	beq.n	800c6e0 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 800c6d8:	f06f 0301 	mvn.w	r3, #1
 800c6dc:	617b      	str	r3, [r7, #20]
 800c6de:	e002      	b.n	800c6e6 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800c6e0:	f06f 0302 	mvn.w	r3, #2
 800c6e4:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 800c6e6:	697b      	ldr	r3, [r7, #20]
}
 800c6e8:	4618      	mov	r0, r3
 800c6ea:	3718      	adds	r7, #24
 800c6ec:	46bd      	mov	sp, r7
 800c6ee:	bd80      	pop	{r7, pc}

0800c6f0 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 800c6f0:	b580      	push	{r7, lr}
 800c6f2:	b086      	sub	sp, #24
 800c6f4:	af00      	add	r7, sp, #0
 800c6f6:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	f023 0301 	bic.w	r3, r3, #1
 800c6fe:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	f003 0301 	and.w	r3, r3, #1
 800c706:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800c708:	2300      	movs	r3, #0
 800c70a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c70c:	f3ef 8305 	mrs	r3, IPSR
 800c710:	60bb      	str	r3, [r7, #8]
  return(result);
 800c712:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800c714:	2b00      	cmp	r3, #0
 800c716:	d003      	beq.n	800c720 <osMutexRelease+0x30>
    stat = osErrorISR;
 800c718:	f06f 0305 	mvn.w	r3, #5
 800c71c:	617b      	str	r3, [r7, #20]
 800c71e:	e01f      	b.n	800c760 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 800c720:	693b      	ldr	r3, [r7, #16]
 800c722:	2b00      	cmp	r3, #0
 800c724:	d103      	bne.n	800c72e <osMutexRelease+0x3e>
    stat = osErrorParameter;
 800c726:	f06f 0303 	mvn.w	r3, #3
 800c72a:	617b      	str	r3, [r7, #20]
 800c72c:	e018      	b.n	800c760 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 800c72e:	68fb      	ldr	r3, [r7, #12]
 800c730:	2b00      	cmp	r3, #0
 800c732:	d009      	beq.n	800c748 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 800c734:	6938      	ldr	r0, [r7, #16]
 800c736:	f000 fa8b 	bl	800cc50 <xQueueGiveMutexRecursive>
 800c73a:	4603      	mov	r3, r0
 800c73c:	2b01      	cmp	r3, #1
 800c73e:	d00f      	beq.n	800c760 <osMutexRelease+0x70>
        stat = osErrorResource;
 800c740:	f06f 0302 	mvn.w	r3, #2
 800c744:	617b      	str	r3, [r7, #20]
 800c746:	e00b      	b.n	800c760 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 800c748:	2300      	movs	r3, #0
 800c74a:	2200      	movs	r2, #0
 800c74c:	2100      	movs	r1, #0
 800c74e:	6938      	ldr	r0, [r7, #16]
 800c750:	f000 fae8 	bl	800cd24 <xQueueGenericSend>
 800c754:	4603      	mov	r3, r0
 800c756:	2b01      	cmp	r3, #1
 800c758:	d002      	beq.n	800c760 <osMutexRelease+0x70>
        stat = osErrorResource;
 800c75a:	f06f 0302 	mvn.w	r3, #2
 800c75e:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800c760:	697b      	ldr	r3, [r7, #20]
}
 800c762:	4618      	mov	r0, r3
 800c764:	3718      	adds	r7, #24
 800c766:	46bd      	mov	sp, r7
 800c768:	bd80      	pop	{r7, pc}
	...

0800c76c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800c76c:	b480      	push	{r7}
 800c76e:	b085      	sub	sp, #20
 800c770:	af00      	add	r7, sp, #0
 800c772:	60f8      	str	r0, [r7, #12]
 800c774:	60b9      	str	r1, [r7, #8]
 800c776:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800c778:	68fb      	ldr	r3, [r7, #12]
 800c77a:	4a07      	ldr	r2, [pc, #28]	; (800c798 <vApplicationGetIdleTaskMemory+0x2c>)
 800c77c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800c77e:	68bb      	ldr	r3, [r7, #8]
 800c780:	4a06      	ldr	r2, [pc, #24]	; (800c79c <vApplicationGetIdleTaskMemory+0x30>)
 800c782:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800c784:	687b      	ldr	r3, [r7, #4]
 800c786:	2280      	movs	r2, #128	; 0x80
 800c788:	601a      	str	r2, [r3, #0]
}
 800c78a:	bf00      	nop
 800c78c:	3714      	adds	r7, #20
 800c78e:	46bd      	mov	sp, r7
 800c790:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c794:	4770      	bx	lr
 800c796:	bf00      	nop
 800c798:	200008bc 	.word	0x200008bc
 800c79c:	20000978 	.word	0x20000978

0800c7a0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800c7a0:	b480      	push	{r7}
 800c7a2:	b085      	sub	sp, #20
 800c7a4:	af00      	add	r7, sp, #0
 800c7a6:	60f8      	str	r0, [r7, #12]
 800c7a8:	60b9      	str	r1, [r7, #8]
 800c7aa:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800c7ac:	68fb      	ldr	r3, [r7, #12]
 800c7ae:	4a07      	ldr	r2, [pc, #28]	; (800c7cc <vApplicationGetTimerTaskMemory+0x2c>)
 800c7b0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800c7b2:	68bb      	ldr	r3, [r7, #8]
 800c7b4:	4a06      	ldr	r2, [pc, #24]	; (800c7d0 <vApplicationGetTimerTaskMemory+0x30>)
 800c7b6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	f44f 7280 	mov.w	r2, #256	; 0x100
 800c7be:	601a      	str	r2, [r3, #0]
}
 800c7c0:	bf00      	nop
 800c7c2:	3714      	adds	r7, #20
 800c7c4:	46bd      	mov	sp, r7
 800c7c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7ca:	4770      	bx	lr
 800c7cc:	20000b78 	.word	0x20000b78
 800c7d0:	20000c34 	.word	0x20000c34

0800c7d4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800c7d4:	b480      	push	{r7}
 800c7d6:	b083      	sub	sp, #12
 800c7d8:	af00      	add	r7, sp, #0
 800c7da:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c7dc:	687b      	ldr	r3, [r7, #4]
 800c7de:	f103 0208 	add.w	r2, r3, #8
 800c7e2:	687b      	ldr	r3, [r7, #4]
 800c7e4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	f04f 32ff 	mov.w	r2, #4294967295
 800c7ec:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	f103 0208 	add.w	r2, r3, #8
 800c7f4:	687b      	ldr	r3, [r7, #4]
 800c7f6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c7f8:	687b      	ldr	r3, [r7, #4]
 800c7fa:	f103 0208 	add.w	r2, r3, #8
 800c7fe:	687b      	ldr	r3, [r7, #4]
 800c800:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800c802:	687b      	ldr	r3, [r7, #4]
 800c804:	2200      	movs	r2, #0
 800c806:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800c808:	bf00      	nop
 800c80a:	370c      	adds	r7, #12
 800c80c:	46bd      	mov	sp, r7
 800c80e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c812:	4770      	bx	lr

0800c814 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800c814:	b480      	push	{r7}
 800c816:	b083      	sub	sp, #12
 800c818:	af00      	add	r7, sp, #0
 800c81a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800c81c:	687b      	ldr	r3, [r7, #4]
 800c81e:	2200      	movs	r2, #0
 800c820:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800c822:	bf00      	nop
 800c824:	370c      	adds	r7, #12
 800c826:	46bd      	mov	sp, r7
 800c828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c82c:	4770      	bx	lr

0800c82e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800c82e:	b480      	push	{r7}
 800c830:	b085      	sub	sp, #20
 800c832:	af00      	add	r7, sp, #0
 800c834:	6078      	str	r0, [r7, #4]
 800c836:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800c838:	687b      	ldr	r3, [r7, #4]
 800c83a:	685b      	ldr	r3, [r3, #4]
 800c83c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800c83e:	683b      	ldr	r3, [r7, #0]
 800c840:	68fa      	ldr	r2, [r7, #12]
 800c842:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800c844:	68fb      	ldr	r3, [r7, #12]
 800c846:	689a      	ldr	r2, [r3, #8]
 800c848:	683b      	ldr	r3, [r7, #0]
 800c84a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800c84c:	68fb      	ldr	r3, [r7, #12]
 800c84e:	689b      	ldr	r3, [r3, #8]
 800c850:	683a      	ldr	r2, [r7, #0]
 800c852:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800c854:	68fb      	ldr	r3, [r7, #12]
 800c856:	683a      	ldr	r2, [r7, #0]
 800c858:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800c85a:	683b      	ldr	r3, [r7, #0]
 800c85c:	687a      	ldr	r2, [r7, #4]
 800c85e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	681b      	ldr	r3, [r3, #0]
 800c864:	1c5a      	adds	r2, r3, #1
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	601a      	str	r2, [r3, #0]
}
 800c86a:	bf00      	nop
 800c86c:	3714      	adds	r7, #20
 800c86e:	46bd      	mov	sp, r7
 800c870:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c874:	4770      	bx	lr

0800c876 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800c876:	b480      	push	{r7}
 800c878:	b085      	sub	sp, #20
 800c87a:	af00      	add	r7, sp, #0
 800c87c:	6078      	str	r0, [r7, #4]
 800c87e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800c880:	683b      	ldr	r3, [r7, #0]
 800c882:	681b      	ldr	r3, [r3, #0]
 800c884:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800c886:	68bb      	ldr	r3, [r7, #8]
 800c888:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c88c:	d103      	bne.n	800c896 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800c88e:	687b      	ldr	r3, [r7, #4]
 800c890:	691b      	ldr	r3, [r3, #16]
 800c892:	60fb      	str	r3, [r7, #12]
 800c894:	e00c      	b.n	800c8b0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800c896:	687b      	ldr	r3, [r7, #4]
 800c898:	3308      	adds	r3, #8
 800c89a:	60fb      	str	r3, [r7, #12]
 800c89c:	e002      	b.n	800c8a4 <vListInsert+0x2e>
 800c89e:	68fb      	ldr	r3, [r7, #12]
 800c8a0:	685b      	ldr	r3, [r3, #4]
 800c8a2:	60fb      	str	r3, [r7, #12]
 800c8a4:	68fb      	ldr	r3, [r7, #12]
 800c8a6:	685b      	ldr	r3, [r3, #4]
 800c8a8:	681b      	ldr	r3, [r3, #0]
 800c8aa:	68ba      	ldr	r2, [r7, #8]
 800c8ac:	429a      	cmp	r2, r3
 800c8ae:	d2f6      	bcs.n	800c89e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800c8b0:	68fb      	ldr	r3, [r7, #12]
 800c8b2:	685a      	ldr	r2, [r3, #4]
 800c8b4:	683b      	ldr	r3, [r7, #0]
 800c8b6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800c8b8:	683b      	ldr	r3, [r7, #0]
 800c8ba:	685b      	ldr	r3, [r3, #4]
 800c8bc:	683a      	ldr	r2, [r7, #0]
 800c8be:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800c8c0:	683b      	ldr	r3, [r7, #0]
 800c8c2:	68fa      	ldr	r2, [r7, #12]
 800c8c4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800c8c6:	68fb      	ldr	r3, [r7, #12]
 800c8c8:	683a      	ldr	r2, [r7, #0]
 800c8ca:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800c8cc:	683b      	ldr	r3, [r7, #0]
 800c8ce:	687a      	ldr	r2, [r7, #4]
 800c8d0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800c8d2:	687b      	ldr	r3, [r7, #4]
 800c8d4:	681b      	ldr	r3, [r3, #0]
 800c8d6:	1c5a      	adds	r2, r3, #1
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	601a      	str	r2, [r3, #0]
}
 800c8dc:	bf00      	nop
 800c8de:	3714      	adds	r7, #20
 800c8e0:	46bd      	mov	sp, r7
 800c8e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8e6:	4770      	bx	lr

0800c8e8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800c8e8:	b480      	push	{r7}
 800c8ea:	b085      	sub	sp, #20
 800c8ec:	af00      	add	r7, sp, #0
 800c8ee:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	691b      	ldr	r3, [r3, #16]
 800c8f4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800c8f6:	687b      	ldr	r3, [r7, #4]
 800c8f8:	685b      	ldr	r3, [r3, #4]
 800c8fa:	687a      	ldr	r2, [r7, #4]
 800c8fc:	6892      	ldr	r2, [r2, #8]
 800c8fe:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800c900:	687b      	ldr	r3, [r7, #4]
 800c902:	689b      	ldr	r3, [r3, #8]
 800c904:	687a      	ldr	r2, [r7, #4]
 800c906:	6852      	ldr	r2, [r2, #4]
 800c908:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800c90a:	68fb      	ldr	r3, [r7, #12]
 800c90c:	685b      	ldr	r3, [r3, #4]
 800c90e:	687a      	ldr	r2, [r7, #4]
 800c910:	429a      	cmp	r2, r3
 800c912:	d103      	bne.n	800c91c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800c914:	687b      	ldr	r3, [r7, #4]
 800c916:	689a      	ldr	r2, [r3, #8]
 800c918:	68fb      	ldr	r3, [r7, #12]
 800c91a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	2200      	movs	r2, #0
 800c920:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800c922:	68fb      	ldr	r3, [r7, #12]
 800c924:	681b      	ldr	r3, [r3, #0]
 800c926:	1e5a      	subs	r2, r3, #1
 800c928:	68fb      	ldr	r3, [r7, #12]
 800c92a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800c92c:	68fb      	ldr	r3, [r7, #12]
 800c92e:	681b      	ldr	r3, [r3, #0]
}
 800c930:	4618      	mov	r0, r3
 800c932:	3714      	adds	r7, #20
 800c934:	46bd      	mov	sp, r7
 800c936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c93a:	4770      	bx	lr

0800c93c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800c93c:	b580      	push	{r7, lr}
 800c93e:	b084      	sub	sp, #16
 800c940:	af00      	add	r7, sp, #0
 800c942:	6078      	str	r0, [r7, #4]
 800c944:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800c946:	687b      	ldr	r3, [r7, #4]
 800c948:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800c94a:	68fb      	ldr	r3, [r7, #12]
 800c94c:	2b00      	cmp	r3, #0
 800c94e:	d10a      	bne.n	800c966 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800c950:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c954:	f383 8811 	msr	BASEPRI, r3
 800c958:	f3bf 8f6f 	isb	sy
 800c95c:	f3bf 8f4f 	dsb	sy
 800c960:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800c962:	bf00      	nop
 800c964:	e7fe      	b.n	800c964 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800c966:	f002 fb9d 	bl	800f0a4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c96a:	68fb      	ldr	r3, [r7, #12]
 800c96c:	681a      	ldr	r2, [r3, #0]
 800c96e:	68fb      	ldr	r3, [r7, #12]
 800c970:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c972:	68f9      	ldr	r1, [r7, #12]
 800c974:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800c976:	fb01 f303 	mul.w	r3, r1, r3
 800c97a:	441a      	add	r2, r3
 800c97c:	68fb      	ldr	r3, [r7, #12]
 800c97e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800c980:	68fb      	ldr	r3, [r7, #12]
 800c982:	2200      	movs	r2, #0
 800c984:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800c986:	68fb      	ldr	r3, [r7, #12]
 800c988:	681a      	ldr	r2, [r3, #0]
 800c98a:	68fb      	ldr	r3, [r7, #12]
 800c98c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c98e:	68fb      	ldr	r3, [r7, #12]
 800c990:	681a      	ldr	r2, [r3, #0]
 800c992:	68fb      	ldr	r3, [r7, #12]
 800c994:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c996:	3b01      	subs	r3, #1
 800c998:	68f9      	ldr	r1, [r7, #12]
 800c99a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800c99c:	fb01 f303 	mul.w	r3, r1, r3
 800c9a0:	441a      	add	r2, r3
 800c9a2:	68fb      	ldr	r3, [r7, #12]
 800c9a4:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800c9a6:	68fb      	ldr	r3, [r7, #12]
 800c9a8:	22ff      	movs	r2, #255	; 0xff
 800c9aa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800c9ae:	68fb      	ldr	r3, [r7, #12]
 800c9b0:	22ff      	movs	r2, #255	; 0xff
 800c9b2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800c9b6:	683b      	ldr	r3, [r7, #0]
 800c9b8:	2b00      	cmp	r3, #0
 800c9ba:	d114      	bne.n	800c9e6 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c9bc:	68fb      	ldr	r3, [r7, #12]
 800c9be:	691b      	ldr	r3, [r3, #16]
 800c9c0:	2b00      	cmp	r3, #0
 800c9c2:	d01a      	beq.n	800c9fa <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c9c4:	68fb      	ldr	r3, [r7, #12]
 800c9c6:	3310      	adds	r3, #16
 800c9c8:	4618      	mov	r0, r3
 800c9ca:	f001 fb3d 	bl	800e048 <xTaskRemoveFromEventList>
 800c9ce:	4603      	mov	r3, r0
 800c9d0:	2b00      	cmp	r3, #0
 800c9d2:	d012      	beq.n	800c9fa <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800c9d4:	4b0c      	ldr	r3, [pc, #48]	; (800ca08 <xQueueGenericReset+0xcc>)
 800c9d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c9da:	601a      	str	r2, [r3, #0]
 800c9dc:	f3bf 8f4f 	dsb	sy
 800c9e0:	f3bf 8f6f 	isb	sy
 800c9e4:	e009      	b.n	800c9fa <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800c9e6:	68fb      	ldr	r3, [r7, #12]
 800c9e8:	3310      	adds	r3, #16
 800c9ea:	4618      	mov	r0, r3
 800c9ec:	f7ff fef2 	bl	800c7d4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800c9f0:	68fb      	ldr	r3, [r7, #12]
 800c9f2:	3324      	adds	r3, #36	; 0x24
 800c9f4:	4618      	mov	r0, r3
 800c9f6:	f7ff feed 	bl	800c7d4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800c9fa:	f002 fb83 	bl	800f104 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800c9fe:	2301      	movs	r3, #1
}
 800ca00:	4618      	mov	r0, r3
 800ca02:	3710      	adds	r7, #16
 800ca04:	46bd      	mov	sp, r7
 800ca06:	bd80      	pop	{r7, pc}
 800ca08:	e000ed04 	.word	0xe000ed04

0800ca0c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800ca0c:	b580      	push	{r7, lr}
 800ca0e:	b08e      	sub	sp, #56	; 0x38
 800ca10:	af02      	add	r7, sp, #8
 800ca12:	60f8      	str	r0, [r7, #12]
 800ca14:	60b9      	str	r1, [r7, #8]
 800ca16:	607a      	str	r2, [r7, #4]
 800ca18:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800ca1a:	68fb      	ldr	r3, [r7, #12]
 800ca1c:	2b00      	cmp	r3, #0
 800ca1e:	d10a      	bne.n	800ca36 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800ca20:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca24:	f383 8811 	msr	BASEPRI, r3
 800ca28:	f3bf 8f6f 	isb	sy
 800ca2c:	f3bf 8f4f 	dsb	sy
 800ca30:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800ca32:	bf00      	nop
 800ca34:	e7fe      	b.n	800ca34 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800ca36:	683b      	ldr	r3, [r7, #0]
 800ca38:	2b00      	cmp	r3, #0
 800ca3a:	d10a      	bne.n	800ca52 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800ca3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca40:	f383 8811 	msr	BASEPRI, r3
 800ca44:	f3bf 8f6f 	isb	sy
 800ca48:	f3bf 8f4f 	dsb	sy
 800ca4c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800ca4e:	bf00      	nop
 800ca50:	e7fe      	b.n	800ca50 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800ca52:	687b      	ldr	r3, [r7, #4]
 800ca54:	2b00      	cmp	r3, #0
 800ca56:	d002      	beq.n	800ca5e <xQueueGenericCreateStatic+0x52>
 800ca58:	68bb      	ldr	r3, [r7, #8]
 800ca5a:	2b00      	cmp	r3, #0
 800ca5c:	d001      	beq.n	800ca62 <xQueueGenericCreateStatic+0x56>
 800ca5e:	2301      	movs	r3, #1
 800ca60:	e000      	b.n	800ca64 <xQueueGenericCreateStatic+0x58>
 800ca62:	2300      	movs	r3, #0
 800ca64:	2b00      	cmp	r3, #0
 800ca66:	d10a      	bne.n	800ca7e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800ca68:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca6c:	f383 8811 	msr	BASEPRI, r3
 800ca70:	f3bf 8f6f 	isb	sy
 800ca74:	f3bf 8f4f 	dsb	sy
 800ca78:	623b      	str	r3, [r7, #32]
}
 800ca7a:	bf00      	nop
 800ca7c:	e7fe      	b.n	800ca7c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800ca7e:	687b      	ldr	r3, [r7, #4]
 800ca80:	2b00      	cmp	r3, #0
 800ca82:	d102      	bne.n	800ca8a <xQueueGenericCreateStatic+0x7e>
 800ca84:	68bb      	ldr	r3, [r7, #8]
 800ca86:	2b00      	cmp	r3, #0
 800ca88:	d101      	bne.n	800ca8e <xQueueGenericCreateStatic+0x82>
 800ca8a:	2301      	movs	r3, #1
 800ca8c:	e000      	b.n	800ca90 <xQueueGenericCreateStatic+0x84>
 800ca8e:	2300      	movs	r3, #0
 800ca90:	2b00      	cmp	r3, #0
 800ca92:	d10a      	bne.n	800caaa <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800ca94:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca98:	f383 8811 	msr	BASEPRI, r3
 800ca9c:	f3bf 8f6f 	isb	sy
 800caa0:	f3bf 8f4f 	dsb	sy
 800caa4:	61fb      	str	r3, [r7, #28]
}
 800caa6:	bf00      	nop
 800caa8:	e7fe      	b.n	800caa8 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800caaa:	2350      	movs	r3, #80	; 0x50
 800caac:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800caae:	697b      	ldr	r3, [r7, #20]
 800cab0:	2b50      	cmp	r3, #80	; 0x50
 800cab2:	d00a      	beq.n	800caca <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800cab4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cab8:	f383 8811 	msr	BASEPRI, r3
 800cabc:	f3bf 8f6f 	isb	sy
 800cac0:	f3bf 8f4f 	dsb	sy
 800cac4:	61bb      	str	r3, [r7, #24]
}
 800cac6:	bf00      	nop
 800cac8:	e7fe      	b.n	800cac8 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800caca:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800cacc:	683b      	ldr	r3, [r7, #0]
 800cace:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800cad0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cad2:	2b00      	cmp	r3, #0
 800cad4:	d00d      	beq.n	800caf2 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800cad6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cad8:	2201      	movs	r2, #1
 800cada:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800cade:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800cae2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cae4:	9300      	str	r3, [sp, #0]
 800cae6:	4613      	mov	r3, r2
 800cae8:	687a      	ldr	r2, [r7, #4]
 800caea:	68b9      	ldr	r1, [r7, #8]
 800caec:	68f8      	ldr	r0, [r7, #12]
 800caee:	f000 f83f 	bl	800cb70 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800caf2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800caf4:	4618      	mov	r0, r3
 800caf6:	3730      	adds	r7, #48	; 0x30
 800caf8:	46bd      	mov	sp, r7
 800cafa:	bd80      	pop	{r7, pc}

0800cafc <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800cafc:	b580      	push	{r7, lr}
 800cafe:	b08a      	sub	sp, #40	; 0x28
 800cb00:	af02      	add	r7, sp, #8
 800cb02:	60f8      	str	r0, [r7, #12]
 800cb04:	60b9      	str	r1, [r7, #8]
 800cb06:	4613      	mov	r3, r2
 800cb08:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800cb0a:	68fb      	ldr	r3, [r7, #12]
 800cb0c:	2b00      	cmp	r3, #0
 800cb0e:	d10a      	bne.n	800cb26 <xQueueGenericCreate+0x2a>
	__asm volatile
 800cb10:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb14:	f383 8811 	msr	BASEPRI, r3
 800cb18:	f3bf 8f6f 	isb	sy
 800cb1c:	f3bf 8f4f 	dsb	sy
 800cb20:	613b      	str	r3, [r7, #16]
}
 800cb22:	bf00      	nop
 800cb24:	e7fe      	b.n	800cb24 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cb26:	68fb      	ldr	r3, [r7, #12]
 800cb28:	68ba      	ldr	r2, [r7, #8]
 800cb2a:	fb02 f303 	mul.w	r3, r2, r3
 800cb2e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800cb30:	69fb      	ldr	r3, [r7, #28]
 800cb32:	3350      	adds	r3, #80	; 0x50
 800cb34:	4618      	mov	r0, r3
 800cb36:	f002 fbd7 	bl	800f2e8 <pvPortMalloc>
 800cb3a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800cb3c:	69bb      	ldr	r3, [r7, #24]
 800cb3e:	2b00      	cmp	r3, #0
 800cb40:	d011      	beq.n	800cb66 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800cb42:	69bb      	ldr	r3, [r7, #24]
 800cb44:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800cb46:	697b      	ldr	r3, [r7, #20]
 800cb48:	3350      	adds	r3, #80	; 0x50
 800cb4a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800cb4c:	69bb      	ldr	r3, [r7, #24]
 800cb4e:	2200      	movs	r2, #0
 800cb50:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800cb54:	79fa      	ldrb	r2, [r7, #7]
 800cb56:	69bb      	ldr	r3, [r7, #24]
 800cb58:	9300      	str	r3, [sp, #0]
 800cb5a:	4613      	mov	r3, r2
 800cb5c:	697a      	ldr	r2, [r7, #20]
 800cb5e:	68b9      	ldr	r1, [r7, #8]
 800cb60:	68f8      	ldr	r0, [r7, #12]
 800cb62:	f000 f805 	bl	800cb70 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800cb66:	69bb      	ldr	r3, [r7, #24]
	}
 800cb68:	4618      	mov	r0, r3
 800cb6a:	3720      	adds	r7, #32
 800cb6c:	46bd      	mov	sp, r7
 800cb6e:	bd80      	pop	{r7, pc}

0800cb70 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800cb70:	b580      	push	{r7, lr}
 800cb72:	b084      	sub	sp, #16
 800cb74:	af00      	add	r7, sp, #0
 800cb76:	60f8      	str	r0, [r7, #12]
 800cb78:	60b9      	str	r1, [r7, #8]
 800cb7a:	607a      	str	r2, [r7, #4]
 800cb7c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800cb7e:	68bb      	ldr	r3, [r7, #8]
 800cb80:	2b00      	cmp	r3, #0
 800cb82:	d103      	bne.n	800cb8c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800cb84:	69bb      	ldr	r3, [r7, #24]
 800cb86:	69ba      	ldr	r2, [r7, #24]
 800cb88:	601a      	str	r2, [r3, #0]
 800cb8a:	e002      	b.n	800cb92 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800cb8c:	69bb      	ldr	r3, [r7, #24]
 800cb8e:	687a      	ldr	r2, [r7, #4]
 800cb90:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800cb92:	69bb      	ldr	r3, [r7, #24]
 800cb94:	68fa      	ldr	r2, [r7, #12]
 800cb96:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800cb98:	69bb      	ldr	r3, [r7, #24]
 800cb9a:	68ba      	ldr	r2, [r7, #8]
 800cb9c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800cb9e:	2101      	movs	r1, #1
 800cba0:	69b8      	ldr	r0, [r7, #24]
 800cba2:	f7ff fecb 	bl	800c93c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800cba6:	69bb      	ldr	r3, [r7, #24]
 800cba8:	78fa      	ldrb	r2, [r7, #3]
 800cbaa:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800cbae:	bf00      	nop
 800cbb0:	3710      	adds	r7, #16
 800cbb2:	46bd      	mov	sp, r7
 800cbb4:	bd80      	pop	{r7, pc}

0800cbb6 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800cbb6:	b580      	push	{r7, lr}
 800cbb8:	b082      	sub	sp, #8
 800cbba:	af00      	add	r7, sp, #0
 800cbbc:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	2b00      	cmp	r3, #0
 800cbc2:	d00e      	beq.n	800cbe2 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800cbc4:	687b      	ldr	r3, [r7, #4]
 800cbc6:	2200      	movs	r2, #0
 800cbc8:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800cbca:	687b      	ldr	r3, [r7, #4]
 800cbcc:	2200      	movs	r2, #0
 800cbce:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800cbd0:	687b      	ldr	r3, [r7, #4]
 800cbd2:	2200      	movs	r2, #0
 800cbd4:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800cbd6:	2300      	movs	r3, #0
 800cbd8:	2200      	movs	r2, #0
 800cbda:	2100      	movs	r1, #0
 800cbdc:	6878      	ldr	r0, [r7, #4]
 800cbde:	f000 f8a1 	bl	800cd24 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800cbe2:	bf00      	nop
 800cbe4:	3708      	adds	r7, #8
 800cbe6:	46bd      	mov	sp, r7
 800cbe8:	bd80      	pop	{r7, pc}

0800cbea <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800cbea:	b580      	push	{r7, lr}
 800cbec:	b086      	sub	sp, #24
 800cbee:	af00      	add	r7, sp, #0
 800cbf0:	4603      	mov	r3, r0
 800cbf2:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800cbf4:	2301      	movs	r3, #1
 800cbf6:	617b      	str	r3, [r7, #20]
 800cbf8:	2300      	movs	r3, #0
 800cbfa:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800cbfc:	79fb      	ldrb	r3, [r7, #7]
 800cbfe:	461a      	mov	r2, r3
 800cc00:	6939      	ldr	r1, [r7, #16]
 800cc02:	6978      	ldr	r0, [r7, #20]
 800cc04:	f7ff ff7a 	bl	800cafc <xQueueGenericCreate>
 800cc08:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800cc0a:	68f8      	ldr	r0, [r7, #12]
 800cc0c:	f7ff ffd3 	bl	800cbb6 <prvInitialiseMutex>

		return xNewQueue;
 800cc10:	68fb      	ldr	r3, [r7, #12]
	}
 800cc12:	4618      	mov	r0, r3
 800cc14:	3718      	adds	r7, #24
 800cc16:	46bd      	mov	sp, r7
 800cc18:	bd80      	pop	{r7, pc}

0800cc1a <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800cc1a:	b580      	push	{r7, lr}
 800cc1c:	b088      	sub	sp, #32
 800cc1e:	af02      	add	r7, sp, #8
 800cc20:	4603      	mov	r3, r0
 800cc22:	6039      	str	r1, [r7, #0]
 800cc24:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800cc26:	2301      	movs	r3, #1
 800cc28:	617b      	str	r3, [r7, #20]
 800cc2a:	2300      	movs	r3, #0
 800cc2c:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800cc2e:	79fb      	ldrb	r3, [r7, #7]
 800cc30:	9300      	str	r3, [sp, #0]
 800cc32:	683b      	ldr	r3, [r7, #0]
 800cc34:	2200      	movs	r2, #0
 800cc36:	6939      	ldr	r1, [r7, #16]
 800cc38:	6978      	ldr	r0, [r7, #20]
 800cc3a:	f7ff fee7 	bl	800ca0c <xQueueGenericCreateStatic>
 800cc3e:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800cc40:	68f8      	ldr	r0, [r7, #12]
 800cc42:	f7ff ffb8 	bl	800cbb6 <prvInitialiseMutex>

		return xNewQueue;
 800cc46:	68fb      	ldr	r3, [r7, #12]
	}
 800cc48:	4618      	mov	r0, r3
 800cc4a:	3718      	adds	r7, #24
 800cc4c:	46bd      	mov	sp, r7
 800cc4e:	bd80      	pop	{r7, pc}

0800cc50 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 800cc50:	b590      	push	{r4, r7, lr}
 800cc52:	b087      	sub	sp, #28
 800cc54:	af00      	add	r7, sp, #0
 800cc56:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800cc5c:	693b      	ldr	r3, [r7, #16]
 800cc5e:	2b00      	cmp	r3, #0
 800cc60:	d10a      	bne.n	800cc78 <xQueueGiveMutexRecursive+0x28>
	__asm volatile
 800cc62:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc66:	f383 8811 	msr	BASEPRI, r3
 800cc6a:	f3bf 8f6f 	isb	sy
 800cc6e:	f3bf 8f4f 	dsb	sy
 800cc72:	60fb      	str	r3, [r7, #12]
}
 800cc74:	bf00      	nop
 800cc76:	e7fe      	b.n	800cc76 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800cc78:	693b      	ldr	r3, [r7, #16]
 800cc7a:	689c      	ldr	r4, [r3, #8]
 800cc7c:	f001 fba6 	bl	800e3cc <xTaskGetCurrentTaskHandle>
 800cc80:	4603      	mov	r3, r0
 800cc82:	429c      	cmp	r4, r3
 800cc84:	d111      	bne.n	800ccaa <xQueueGiveMutexRecursive+0x5a>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 800cc86:	693b      	ldr	r3, [r7, #16]
 800cc88:	68db      	ldr	r3, [r3, #12]
 800cc8a:	1e5a      	subs	r2, r3, #1
 800cc8c:	693b      	ldr	r3, [r7, #16]
 800cc8e:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 800cc90:	693b      	ldr	r3, [r7, #16]
 800cc92:	68db      	ldr	r3, [r3, #12]
 800cc94:	2b00      	cmp	r3, #0
 800cc96:	d105      	bne.n	800cca4 <xQueueGiveMutexRecursive+0x54>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 800cc98:	2300      	movs	r3, #0
 800cc9a:	2200      	movs	r2, #0
 800cc9c:	2100      	movs	r1, #0
 800cc9e:	6938      	ldr	r0, [r7, #16]
 800cca0:	f000 f840 	bl	800cd24 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 800cca4:	2301      	movs	r3, #1
 800cca6:	617b      	str	r3, [r7, #20]
 800cca8:	e001      	b.n	800ccae <xQueueGiveMutexRecursive+0x5e>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 800ccaa:	2300      	movs	r3, #0
 800ccac:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 800ccae:	697b      	ldr	r3, [r7, #20]
	}
 800ccb0:	4618      	mov	r0, r3
 800ccb2:	371c      	adds	r7, #28
 800ccb4:	46bd      	mov	sp, r7
 800ccb6:	bd90      	pop	{r4, r7, pc}

0800ccb8 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 800ccb8:	b590      	push	{r4, r7, lr}
 800ccba:	b087      	sub	sp, #28
 800ccbc:	af00      	add	r7, sp, #0
 800ccbe:	6078      	str	r0, [r7, #4]
 800ccc0:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800ccc6:	693b      	ldr	r3, [r7, #16]
 800ccc8:	2b00      	cmp	r3, #0
 800ccca:	d10a      	bne.n	800cce2 <xQueueTakeMutexRecursive+0x2a>
	__asm volatile
 800cccc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ccd0:	f383 8811 	msr	BASEPRI, r3
 800ccd4:	f3bf 8f6f 	isb	sy
 800ccd8:	f3bf 8f4f 	dsb	sy
 800ccdc:	60fb      	str	r3, [r7, #12]
}
 800ccde:	bf00      	nop
 800cce0:	e7fe      	b.n	800cce0 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800cce2:	693b      	ldr	r3, [r7, #16]
 800cce4:	689c      	ldr	r4, [r3, #8]
 800cce6:	f001 fb71 	bl	800e3cc <xTaskGetCurrentTaskHandle>
 800ccea:	4603      	mov	r3, r0
 800ccec:	429c      	cmp	r4, r3
 800ccee:	d107      	bne.n	800cd00 <xQueueTakeMutexRecursive+0x48>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800ccf0:	693b      	ldr	r3, [r7, #16]
 800ccf2:	68db      	ldr	r3, [r3, #12]
 800ccf4:	1c5a      	adds	r2, r3, #1
 800ccf6:	693b      	ldr	r3, [r7, #16]
 800ccf8:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 800ccfa:	2301      	movs	r3, #1
 800ccfc:	617b      	str	r3, [r7, #20]
 800ccfe:	e00c      	b.n	800cd1a <xQueueTakeMutexRecursive+0x62>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 800cd00:	6839      	ldr	r1, [r7, #0]
 800cd02:	6938      	ldr	r0, [r7, #16]
 800cd04:	f000 fa88 	bl	800d218 <xQueueSemaphoreTake>
 800cd08:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 800cd0a:	697b      	ldr	r3, [r7, #20]
 800cd0c:	2b00      	cmp	r3, #0
 800cd0e:	d004      	beq.n	800cd1a <xQueueTakeMutexRecursive+0x62>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800cd10:	693b      	ldr	r3, [r7, #16]
 800cd12:	68db      	ldr	r3, [r3, #12]
 800cd14:	1c5a      	adds	r2, r3, #1
 800cd16:	693b      	ldr	r3, [r7, #16]
 800cd18:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 800cd1a:	697b      	ldr	r3, [r7, #20]
	}
 800cd1c:	4618      	mov	r0, r3
 800cd1e:	371c      	adds	r7, #28
 800cd20:	46bd      	mov	sp, r7
 800cd22:	bd90      	pop	{r4, r7, pc}

0800cd24 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800cd24:	b580      	push	{r7, lr}
 800cd26:	b08e      	sub	sp, #56	; 0x38
 800cd28:	af00      	add	r7, sp, #0
 800cd2a:	60f8      	str	r0, [r7, #12]
 800cd2c:	60b9      	str	r1, [r7, #8]
 800cd2e:	607a      	str	r2, [r7, #4]
 800cd30:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800cd32:	2300      	movs	r3, #0
 800cd34:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800cd36:	68fb      	ldr	r3, [r7, #12]
 800cd38:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800cd3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd3c:	2b00      	cmp	r3, #0
 800cd3e:	d10a      	bne.n	800cd56 <xQueueGenericSend+0x32>
	__asm volatile
 800cd40:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd44:	f383 8811 	msr	BASEPRI, r3
 800cd48:	f3bf 8f6f 	isb	sy
 800cd4c:	f3bf 8f4f 	dsb	sy
 800cd50:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800cd52:	bf00      	nop
 800cd54:	e7fe      	b.n	800cd54 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800cd56:	68bb      	ldr	r3, [r7, #8]
 800cd58:	2b00      	cmp	r3, #0
 800cd5a:	d103      	bne.n	800cd64 <xQueueGenericSend+0x40>
 800cd5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cd60:	2b00      	cmp	r3, #0
 800cd62:	d101      	bne.n	800cd68 <xQueueGenericSend+0x44>
 800cd64:	2301      	movs	r3, #1
 800cd66:	e000      	b.n	800cd6a <xQueueGenericSend+0x46>
 800cd68:	2300      	movs	r3, #0
 800cd6a:	2b00      	cmp	r3, #0
 800cd6c:	d10a      	bne.n	800cd84 <xQueueGenericSend+0x60>
	__asm volatile
 800cd6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd72:	f383 8811 	msr	BASEPRI, r3
 800cd76:	f3bf 8f6f 	isb	sy
 800cd7a:	f3bf 8f4f 	dsb	sy
 800cd7e:	627b      	str	r3, [r7, #36]	; 0x24
}
 800cd80:	bf00      	nop
 800cd82:	e7fe      	b.n	800cd82 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800cd84:	683b      	ldr	r3, [r7, #0]
 800cd86:	2b02      	cmp	r3, #2
 800cd88:	d103      	bne.n	800cd92 <xQueueGenericSend+0x6e>
 800cd8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cd8e:	2b01      	cmp	r3, #1
 800cd90:	d101      	bne.n	800cd96 <xQueueGenericSend+0x72>
 800cd92:	2301      	movs	r3, #1
 800cd94:	e000      	b.n	800cd98 <xQueueGenericSend+0x74>
 800cd96:	2300      	movs	r3, #0
 800cd98:	2b00      	cmp	r3, #0
 800cd9a:	d10a      	bne.n	800cdb2 <xQueueGenericSend+0x8e>
	__asm volatile
 800cd9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cda0:	f383 8811 	msr	BASEPRI, r3
 800cda4:	f3bf 8f6f 	isb	sy
 800cda8:	f3bf 8f4f 	dsb	sy
 800cdac:	623b      	str	r3, [r7, #32]
}
 800cdae:	bf00      	nop
 800cdb0:	e7fe      	b.n	800cdb0 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800cdb2:	f001 fb1b 	bl	800e3ec <xTaskGetSchedulerState>
 800cdb6:	4603      	mov	r3, r0
 800cdb8:	2b00      	cmp	r3, #0
 800cdba:	d102      	bne.n	800cdc2 <xQueueGenericSend+0x9e>
 800cdbc:	687b      	ldr	r3, [r7, #4]
 800cdbe:	2b00      	cmp	r3, #0
 800cdc0:	d101      	bne.n	800cdc6 <xQueueGenericSend+0xa2>
 800cdc2:	2301      	movs	r3, #1
 800cdc4:	e000      	b.n	800cdc8 <xQueueGenericSend+0xa4>
 800cdc6:	2300      	movs	r3, #0
 800cdc8:	2b00      	cmp	r3, #0
 800cdca:	d10a      	bne.n	800cde2 <xQueueGenericSend+0xbe>
	__asm volatile
 800cdcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cdd0:	f383 8811 	msr	BASEPRI, r3
 800cdd4:	f3bf 8f6f 	isb	sy
 800cdd8:	f3bf 8f4f 	dsb	sy
 800cddc:	61fb      	str	r3, [r7, #28]
}
 800cdde:	bf00      	nop
 800cde0:	e7fe      	b.n	800cde0 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800cde2:	f002 f95f 	bl	800f0a4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800cde6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cde8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800cdea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cdec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cdee:	429a      	cmp	r2, r3
 800cdf0:	d302      	bcc.n	800cdf8 <xQueueGenericSend+0xd4>
 800cdf2:	683b      	ldr	r3, [r7, #0]
 800cdf4:	2b02      	cmp	r3, #2
 800cdf6:	d129      	bne.n	800ce4c <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800cdf8:	683a      	ldr	r2, [r7, #0]
 800cdfa:	68b9      	ldr	r1, [r7, #8]
 800cdfc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800cdfe:	f000 fb2f 	bl	800d460 <prvCopyDataToQueue>
 800ce02:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ce04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ce08:	2b00      	cmp	r3, #0
 800ce0a:	d010      	beq.n	800ce2e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ce0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce0e:	3324      	adds	r3, #36	; 0x24
 800ce10:	4618      	mov	r0, r3
 800ce12:	f001 f919 	bl	800e048 <xTaskRemoveFromEventList>
 800ce16:	4603      	mov	r3, r0
 800ce18:	2b00      	cmp	r3, #0
 800ce1a:	d013      	beq.n	800ce44 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800ce1c:	4b3f      	ldr	r3, [pc, #252]	; (800cf1c <xQueueGenericSend+0x1f8>)
 800ce1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ce22:	601a      	str	r2, [r3, #0]
 800ce24:	f3bf 8f4f 	dsb	sy
 800ce28:	f3bf 8f6f 	isb	sy
 800ce2c:	e00a      	b.n	800ce44 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800ce2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce30:	2b00      	cmp	r3, #0
 800ce32:	d007      	beq.n	800ce44 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800ce34:	4b39      	ldr	r3, [pc, #228]	; (800cf1c <xQueueGenericSend+0x1f8>)
 800ce36:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ce3a:	601a      	str	r2, [r3, #0]
 800ce3c:	f3bf 8f4f 	dsb	sy
 800ce40:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800ce44:	f002 f95e 	bl	800f104 <vPortExitCritical>
				return pdPASS;
 800ce48:	2301      	movs	r3, #1
 800ce4a:	e063      	b.n	800cf14 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ce4c:	687b      	ldr	r3, [r7, #4]
 800ce4e:	2b00      	cmp	r3, #0
 800ce50:	d103      	bne.n	800ce5a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ce52:	f002 f957 	bl	800f104 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800ce56:	2300      	movs	r3, #0
 800ce58:	e05c      	b.n	800cf14 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ce5a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ce5c:	2b00      	cmp	r3, #0
 800ce5e:	d106      	bne.n	800ce6e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ce60:	f107 0314 	add.w	r3, r7, #20
 800ce64:	4618      	mov	r0, r3
 800ce66:	f001 f953 	bl	800e110 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ce6a:	2301      	movs	r3, #1
 800ce6c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ce6e:	f002 f949 	bl	800f104 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ce72:	f000 febf 	bl	800dbf4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ce76:	f002 f915 	bl	800f0a4 <vPortEnterCritical>
 800ce7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce7c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ce80:	b25b      	sxtb	r3, r3
 800ce82:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ce86:	d103      	bne.n	800ce90 <xQueueGenericSend+0x16c>
 800ce88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce8a:	2200      	movs	r2, #0
 800ce8c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ce90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce92:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ce96:	b25b      	sxtb	r3, r3
 800ce98:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ce9c:	d103      	bne.n	800cea6 <xQueueGenericSend+0x182>
 800ce9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cea0:	2200      	movs	r2, #0
 800cea2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800cea6:	f002 f92d 	bl	800f104 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ceaa:	1d3a      	adds	r2, r7, #4
 800ceac:	f107 0314 	add.w	r3, r7, #20
 800ceb0:	4611      	mov	r1, r2
 800ceb2:	4618      	mov	r0, r3
 800ceb4:	f001 f942 	bl	800e13c <xTaskCheckForTimeOut>
 800ceb8:	4603      	mov	r3, r0
 800ceba:	2b00      	cmp	r3, #0
 800cebc:	d124      	bne.n	800cf08 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800cebe:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800cec0:	f000 fbc6 	bl	800d650 <prvIsQueueFull>
 800cec4:	4603      	mov	r3, r0
 800cec6:	2b00      	cmp	r3, #0
 800cec8:	d018      	beq.n	800cefc <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800ceca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cecc:	3310      	adds	r3, #16
 800cece:	687a      	ldr	r2, [r7, #4]
 800ced0:	4611      	mov	r1, r2
 800ced2:	4618      	mov	r0, r3
 800ced4:	f001 f868 	bl	800dfa8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800ced8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ceda:	f000 fb51 	bl	800d580 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800cede:	f000 fe97 	bl	800dc10 <xTaskResumeAll>
 800cee2:	4603      	mov	r3, r0
 800cee4:	2b00      	cmp	r3, #0
 800cee6:	f47f af7c 	bne.w	800cde2 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800ceea:	4b0c      	ldr	r3, [pc, #48]	; (800cf1c <xQueueGenericSend+0x1f8>)
 800ceec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cef0:	601a      	str	r2, [r3, #0]
 800cef2:	f3bf 8f4f 	dsb	sy
 800cef6:	f3bf 8f6f 	isb	sy
 800cefa:	e772      	b.n	800cde2 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800cefc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800cefe:	f000 fb3f 	bl	800d580 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800cf02:	f000 fe85 	bl	800dc10 <xTaskResumeAll>
 800cf06:	e76c      	b.n	800cde2 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800cf08:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800cf0a:	f000 fb39 	bl	800d580 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800cf0e:	f000 fe7f 	bl	800dc10 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800cf12:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800cf14:	4618      	mov	r0, r3
 800cf16:	3738      	adds	r7, #56	; 0x38
 800cf18:	46bd      	mov	sp, r7
 800cf1a:	bd80      	pop	{r7, pc}
 800cf1c:	e000ed04 	.word	0xe000ed04

0800cf20 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800cf20:	b580      	push	{r7, lr}
 800cf22:	b090      	sub	sp, #64	; 0x40
 800cf24:	af00      	add	r7, sp, #0
 800cf26:	60f8      	str	r0, [r7, #12]
 800cf28:	60b9      	str	r1, [r7, #8]
 800cf2a:	607a      	str	r2, [r7, #4]
 800cf2c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800cf2e:	68fb      	ldr	r3, [r7, #12]
 800cf30:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800cf32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf34:	2b00      	cmp	r3, #0
 800cf36:	d10a      	bne.n	800cf4e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800cf38:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf3c:	f383 8811 	msr	BASEPRI, r3
 800cf40:	f3bf 8f6f 	isb	sy
 800cf44:	f3bf 8f4f 	dsb	sy
 800cf48:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800cf4a:	bf00      	nop
 800cf4c:	e7fe      	b.n	800cf4c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800cf4e:	68bb      	ldr	r3, [r7, #8]
 800cf50:	2b00      	cmp	r3, #0
 800cf52:	d103      	bne.n	800cf5c <xQueueGenericSendFromISR+0x3c>
 800cf54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cf58:	2b00      	cmp	r3, #0
 800cf5a:	d101      	bne.n	800cf60 <xQueueGenericSendFromISR+0x40>
 800cf5c:	2301      	movs	r3, #1
 800cf5e:	e000      	b.n	800cf62 <xQueueGenericSendFromISR+0x42>
 800cf60:	2300      	movs	r3, #0
 800cf62:	2b00      	cmp	r3, #0
 800cf64:	d10a      	bne.n	800cf7c <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800cf66:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf6a:	f383 8811 	msr	BASEPRI, r3
 800cf6e:	f3bf 8f6f 	isb	sy
 800cf72:	f3bf 8f4f 	dsb	sy
 800cf76:	627b      	str	r3, [r7, #36]	; 0x24
}
 800cf78:	bf00      	nop
 800cf7a:	e7fe      	b.n	800cf7a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800cf7c:	683b      	ldr	r3, [r7, #0]
 800cf7e:	2b02      	cmp	r3, #2
 800cf80:	d103      	bne.n	800cf8a <xQueueGenericSendFromISR+0x6a>
 800cf82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cf84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cf86:	2b01      	cmp	r3, #1
 800cf88:	d101      	bne.n	800cf8e <xQueueGenericSendFromISR+0x6e>
 800cf8a:	2301      	movs	r3, #1
 800cf8c:	e000      	b.n	800cf90 <xQueueGenericSendFromISR+0x70>
 800cf8e:	2300      	movs	r3, #0
 800cf90:	2b00      	cmp	r3, #0
 800cf92:	d10a      	bne.n	800cfaa <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800cf94:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf98:	f383 8811 	msr	BASEPRI, r3
 800cf9c:	f3bf 8f6f 	isb	sy
 800cfa0:	f3bf 8f4f 	dsb	sy
 800cfa4:	623b      	str	r3, [r7, #32]
}
 800cfa6:	bf00      	nop
 800cfa8:	e7fe      	b.n	800cfa8 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800cfaa:	f002 f95d 	bl	800f268 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800cfae:	f3ef 8211 	mrs	r2, BASEPRI
 800cfb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cfb6:	f383 8811 	msr	BASEPRI, r3
 800cfba:	f3bf 8f6f 	isb	sy
 800cfbe:	f3bf 8f4f 	dsb	sy
 800cfc2:	61fa      	str	r2, [r7, #28]
 800cfc4:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800cfc6:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800cfc8:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800cfca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cfcc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800cfce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cfd0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cfd2:	429a      	cmp	r2, r3
 800cfd4:	d302      	bcc.n	800cfdc <xQueueGenericSendFromISR+0xbc>
 800cfd6:	683b      	ldr	r3, [r7, #0]
 800cfd8:	2b02      	cmp	r3, #2
 800cfda:	d12f      	bne.n	800d03c <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800cfdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cfde:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800cfe2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800cfe6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cfe8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cfea:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800cfec:	683a      	ldr	r2, [r7, #0]
 800cfee:	68b9      	ldr	r1, [r7, #8]
 800cff0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800cff2:	f000 fa35 	bl	800d460 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800cff6:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800cffa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cffe:	d112      	bne.n	800d026 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d000:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d002:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d004:	2b00      	cmp	r3, #0
 800d006:	d016      	beq.n	800d036 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d008:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d00a:	3324      	adds	r3, #36	; 0x24
 800d00c:	4618      	mov	r0, r3
 800d00e:	f001 f81b 	bl	800e048 <xTaskRemoveFromEventList>
 800d012:	4603      	mov	r3, r0
 800d014:	2b00      	cmp	r3, #0
 800d016:	d00e      	beq.n	800d036 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800d018:	687b      	ldr	r3, [r7, #4]
 800d01a:	2b00      	cmp	r3, #0
 800d01c:	d00b      	beq.n	800d036 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800d01e:	687b      	ldr	r3, [r7, #4]
 800d020:	2201      	movs	r2, #1
 800d022:	601a      	str	r2, [r3, #0]
 800d024:	e007      	b.n	800d036 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800d026:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800d02a:	3301      	adds	r3, #1
 800d02c:	b2db      	uxtb	r3, r3
 800d02e:	b25a      	sxtb	r2, r3
 800d030:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d032:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800d036:	2301      	movs	r3, #1
 800d038:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800d03a:	e001      	b.n	800d040 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800d03c:	2300      	movs	r3, #0
 800d03e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d040:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d042:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800d044:	697b      	ldr	r3, [r7, #20]
 800d046:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800d04a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800d04c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800d04e:	4618      	mov	r0, r3
 800d050:	3740      	adds	r7, #64	; 0x40
 800d052:	46bd      	mov	sp, r7
 800d054:	bd80      	pop	{r7, pc}
	...

0800d058 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800d058:	b580      	push	{r7, lr}
 800d05a:	b08c      	sub	sp, #48	; 0x30
 800d05c:	af00      	add	r7, sp, #0
 800d05e:	60f8      	str	r0, [r7, #12]
 800d060:	60b9      	str	r1, [r7, #8]
 800d062:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800d064:	2300      	movs	r3, #0
 800d066:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d068:	68fb      	ldr	r3, [r7, #12]
 800d06a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800d06c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d06e:	2b00      	cmp	r3, #0
 800d070:	d10a      	bne.n	800d088 <xQueueReceive+0x30>
	__asm volatile
 800d072:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d076:	f383 8811 	msr	BASEPRI, r3
 800d07a:	f3bf 8f6f 	isb	sy
 800d07e:	f3bf 8f4f 	dsb	sy
 800d082:	623b      	str	r3, [r7, #32]
}
 800d084:	bf00      	nop
 800d086:	e7fe      	b.n	800d086 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d088:	68bb      	ldr	r3, [r7, #8]
 800d08a:	2b00      	cmp	r3, #0
 800d08c:	d103      	bne.n	800d096 <xQueueReceive+0x3e>
 800d08e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d090:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d092:	2b00      	cmp	r3, #0
 800d094:	d101      	bne.n	800d09a <xQueueReceive+0x42>
 800d096:	2301      	movs	r3, #1
 800d098:	e000      	b.n	800d09c <xQueueReceive+0x44>
 800d09a:	2300      	movs	r3, #0
 800d09c:	2b00      	cmp	r3, #0
 800d09e:	d10a      	bne.n	800d0b6 <xQueueReceive+0x5e>
	__asm volatile
 800d0a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d0a4:	f383 8811 	msr	BASEPRI, r3
 800d0a8:	f3bf 8f6f 	isb	sy
 800d0ac:	f3bf 8f4f 	dsb	sy
 800d0b0:	61fb      	str	r3, [r7, #28]
}
 800d0b2:	bf00      	nop
 800d0b4:	e7fe      	b.n	800d0b4 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d0b6:	f001 f999 	bl	800e3ec <xTaskGetSchedulerState>
 800d0ba:	4603      	mov	r3, r0
 800d0bc:	2b00      	cmp	r3, #0
 800d0be:	d102      	bne.n	800d0c6 <xQueueReceive+0x6e>
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	2b00      	cmp	r3, #0
 800d0c4:	d101      	bne.n	800d0ca <xQueueReceive+0x72>
 800d0c6:	2301      	movs	r3, #1
 800d0c8:	e000      	b.n	800d0cc <xQueueReceive+0x74>
 800d0ca:	2300      	movs	r3, #0
 800d0cc:	2b00      	cmp	r3, #0
 800d0ce:	d10a      	bne.n	800d0e6 <xQueueReceive+0x8e>
	__asm volatile
 800d0d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d0d4:	f383 8811 	msr	BASEPRI, r3
 800d0d8:	f3bf 8f6f 	isb	sy
 800d0dc:	f3bf 8f4f 	dsb	sy
 800d0e0:	61bb      	str	r3, [r7, #24]
}
 800d0e2:	bf00      	nop
 800d0e4:	e7fe      	b.n	800d0e4 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d0e6:	f001 ffdd 	bl	800f0a4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d0ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d0ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d0ee:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d0f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0f2:	2b00      	cmp	r3, #0
 800d0f4:	d01f      	beq.n	800d136 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800d0f6:	68b9      	ldr	r1, [r7, #8]
 800d0f8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d0fa:	f000 fa1b 	bl	800d534 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800d0fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d100:	1e5a      	subs	r2, r3, #1
 800d102:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d104:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d106:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d108:	691b      	ldr	r3, [r3, #16]
 800d10a:	2b00      	cmp	r3, #0
 800d10c:	d00f      	beq.n	800d12e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d10e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d110:	3310      	adds	r3, #16
 800d112:	4618      	mov	r0, r3
 800d114:	f000 ff98 	bl	800e048 <xTaskRemoveFromEventList>
 800d118:	4603      	mov	r3, r0
 800d11a:	2b00      	cmp	r3, #0
 800d11c:	d007      	beq.n	800d12e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800d11e:	4b3d      	ldr	r3, [pc, #244]	; (800d214 <xQueueReceive+0x1bc>)
 800d120:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d124:	601a      	str	r2, [r3, #0]
 800d126:	f3bf 8f4f 	dsb	sy
 800d12a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800d12e:	f001 ffe9 	bl	800f104 <vPortExitCritical>
				return pdPASS;
 800d132:	2301      	movs	r3, #1
 800d134:	e069      	b.n	800d20a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d136:	687b      	ldr	r3, [r7, #4]
 800d138:	2b00      	cmp	r3, #0
 800d13a:	d103      	bne.n	800d144 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800d13c:	f001 ffe2 	bl	800f104 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800d140:	2300      	movs	r3, #0
 800d142:	e062      	b.n	800d20a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d144:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d146:	2b00      	cmp	r3, #0
 800d148:	d106      	bne.n	800d158 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d14a:	f107 0310 	add.w	r3, r7, #16
 800d14e:	4618      	mov	r0, r3
 800d150:	f000 ffde 	bl	800e110 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d154:	2301      	movs	r3, #1
 800d156:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d158:	f001 ffd4 	bl	800f104 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d15c:	f000 fd4a 	bl	800dbf4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d160:	f001 ffa0 	bl	800f0a4 <vPortEnterCritical>
 800d164:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d166:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d16a:	b25b      	sxtb	r3, r3
 800d16c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d170:	d103      	bne.n	800d17a <xQueueReceive+0x122>
 800d172:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d174:	2200      	movs	r2, #0
 800d176:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d17a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d17c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d180:	b25b      	sxtb	r3, r3
 800d182:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d186:	d103      	bne.n	800d190 <xQueueReceive+0x138>
 800d188:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d18a:	2200      	movs	r2, #0
 800d18c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d190:	f001 ffb8 	bl	800f104 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d194:	1d3a      	adds	r2, r7, #4
 800d196:	f107 0310 	add.w	r3, r7, #16
 800d19a:	4611      	mov	r1, r2
 800d19c:	4618      	mov	r0, r3
 800d19e:	f000 ffcd 	bl	800e13c <xTaskCheckForTimeOut>
 800d1a2:	4603      	mov	r3, r0
 800d1a4:	2b00      	cmp	r3, #0
 800d1a6:	d123      	bne.n	800d1f0 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d1a8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d1aa:	f000 fa3b 	bl	800d624 <prvIsQueueEmpty>
 800d1ae:	4603      	mov	r3, r0
 800d1b0:	2b00      	cmp	r3, #0
 800d1b2:	d017      	beq.n	800d1e4 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800d1b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d1b6:	3324      	adds	r3, #36	; 0x24
 800d1b8:	687a      	ldr	r2, [r7, #4]
 800d1ba:	4611      	mov	r1, r2
 800d1bc:	4618      	mov	r0, r3
 800d1be:	f000 fef3 	bl	800dfa8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800d1c2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d1c4:	f000 f9dc 	bl	800d580 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800d1c8:	f000 fd22 	bl	800dc10 <xTaskResumeAll>
 800d1cc:	4603      	mov	r3, r0
 800d1ce:	2b00      	cmp	r3, #0
 800d1d0:	d189      	bne.n	800d0e6 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800d1d2:	4b10      	ldr	r3, [pc, #64]	; (800d214 <xQueueReceive+0x1bc>)
 800d1d4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d1d8:	601a      	str	r2, [r3, #0]
 800d1da:	f3bf 8f4f 	dsb	sy
 800d1de:	f3bf 8f6f 	isb	sy
 800d1e2:	e780      	b.n	800d0e6 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800d1e4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d1e6:	f000 f9cb 	bl	800d580 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d1ea:	f000 fd11 	bl	800dc10 <xTaskResumeAll>
 800d1ee:	e77a      	b.n	800d0e6 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800d1f0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d1f2:	f000 f9c5 	bl	800d580 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d1f6:	f000 fd0b 	bl	800dc10 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d1fa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d1fc:	f000 fa12 	bl	800d624 <prvIsQueueEmpty>
 800d200:	4603      	mov	r3, r0
 800d202:	2b00      	cmp	r3, #0
 800d204:	f43f af6f 	beq.w	800d0e6 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800d208:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800d20a:	4618      	mov	r0, r3
 800d20c:	3730      	adds	r7, #48	; 0x30
 800d20e:	46bd      	mov	sp, r7
 800d210:	bd80      	pop	{r7, pc}
 800d212:	bf00      	nop
 800d214:	e000ed04 	.word	0xe000ed04

0800d218 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800d218:	b580      	push	{r7, lr}
 800d21a:	b08e      	sub	sp, #56	; 0x38
 800d21c:	af00      	add	r7, sp, #0
 800d21e:	6078      	str	r0, [r7, #4]
 800d220:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800d222:	2300      	movs	r3, #0
 800d224:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d226:	687b      	ldr	r3, [r7, #4]
 800d228:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800d22a:	2300      	movs	r3, #0
 800d22c:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800d22e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d230:	2b00      	cmp	r3, #0
 800d232:	d10a      	bne.n	800d24a <xQueueSemaphoreTake+0x32>
	__asm volatile
 800d234:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d238:	f383 8811 	msr	BASEPRI, r3
 800d23c:	f3bf 8f6f 	isb	sy
 800d240:	f3bf 8f4f 	dsb	sy
 800d244:	623b      	str	r3, [r7, #32]
}
 800d246:	bf00      	nop
 800d248:	e7fe      	b.n	800d248 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800d24a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d24c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d24e:	2b00      	cmp	r3, #0
 800d250:	d00a      	beq.n	800d268 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800d252:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d256:	f383 8811 	msr	BASEPRI, r3
 800d25a:	f3bf 8f6f 	isb	sy
 800d25e:	f3bf 8f4f 	dsb	sy
 800d262:	61fb      	str	r3, [r7, #28]
}
 800d264:	bf00      	nop
 800d266:	e7fe      	b.n	800d266 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d268:	f001 f8c0 	bl	800e3ec <xTaskGetSchedulerState>
 800d26c:	4603      	mov	r3, r0
 800d26e:	2b00      	cmp	r3, #0
 800d270:	d102      	bne.n	800d278 <xQueueSemaphoreTake+0x60>
 800d272:	683b      	ldr	r3, [r7, #0]
 800d274:	2b00      	cmp	r3, #0
 800d276:	d101      	bne.n	800d27c <xQueueSemaphoreTake+0x64>
 800d278:	2301      	movs	r3, #1
 800d27a:	e000      	b.n	800d27e <xQueueSemaphoreTake+0x66>
 800d27c:	2300      	movs	r3, #0
 800d27e:	2b00      	cmp	r3, #0
 800d280:	d10a      	bne.n	800d298 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800d282:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d286:	f383 8811 	msr	BASEPRI, r3
 800d28a:	f3bf 8f6f 	isb	sy
 800d28e:	f3bf 8f4f 	dsb	sy
 800d292:	61bb      	str	r3, [r7, #24]
}
 800d294:	bf00      	nop
 800d296:	e7fe      	b.n	800d296 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d298:	f001 ff04 	bl	800f0a4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800d29c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d29e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d2a0:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800d2a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d2a4:	2b00      	cmp	r3, #0
 800d2a6:	d024      	beq.n	800d2f2 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800d2a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d2aa:	1e5a      	subs	r2, r3, #1
 800d2ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d2ae:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800d2b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d2b2:	681b      	ldr	r3, [r3, #0]
 800d2b4:	2b00      	cmp	r3, #0
 800d2b6:	d104      	bne.n	800d2c2 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800d2b8:	f001 fa0e 	bl	800e6d8 <pvTaskIncrementMutexHeldCount>
 800d2bc:	4602      	mov	r2, r0
 800d2be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d2c0:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d2c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d2c4:	691b      	ldr	r3, [r3, #16]
 800d2c6:	2b00      	cmp	r3, #0
 800d2c8:	d00f      	beq.n	800d2ea <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d2ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d2cc:	3310      	adds	r3, #16
 800d2ce:	4618      	mov	r0, r3
 800d2d0:	f000 feba 	bl	800e048 <xTaskRemoveFromEventList>
 800d2d4:	4603      	mov	r3, r0
 800d2d6:	2b00      	cmp	r3, #0
 800d2d8:	d007      	beq.n	800d2ea <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800d2da:	4b54      	ldr	r3, [pc, #336]	; (800d42c <xQueueSemaphoreTake+0x214>)
 800d2dc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d2e0:	601a      	str	r2, [r3, #0]
 800d2e2:	f3bf 8f4f 	dsb	sy
 800d2e6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800d2ea:	f001 ff0b 	bl	800f104 <vPortExitCritical>
				return pdPASS;
 800d2ee:	2301      	movs	r3, #1
 800d2f0:	e097      	b.n	800d422 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d2f2:	683b      	ldr	r3, [r7, #0]
 800d2f4:	2b00      	cmp	r3, #0
 800d2f6:	d111      	bne.n	800d31c <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800d2f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d2fa:	2b00      	cmp	r3, #0
 800d2fc:	d00a      	beq.n	800d314 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800d2fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d302:	f383 8811 	msr	BASEPRI, r3
 800d306:	f3bf 8f6f 	isb	sy
 800d30a:	f3bf 8f4f 	dsb	sy
 800d30e:	617b      	str	r3, [r7, #20]
}
 800d310:	bf00      	nop
 800d312:	e7fe      	b.n	800d312 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800d314:	f001 fef6 	bl	800f104 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800d318:	2300      	movs	r3, #0
 800d31a:	e082      	b.n	800d422 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d31c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d31e:	2b00      	cmp	r3, #0
 800d320:	d106      	bne.n	800d330 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d322:	f107 030c 	add.w	r3, r7, #12
 800d326:	4618      	mov	r0, r3
 800d328:	f000 fef2 	bl	800e110 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d32c:	2301      	movs	r3, #1
 800d32e:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d330:	f001 fee8 	bl	800f104 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d334:	f000 fc5e 	bl	800dbf4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d338:	f001 feb4 	bl	800f0a4 <vPortEnterCritical>
 800d33c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d33e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d342:	b25b      	sxtb	r3, r3
 800d344:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d348:	d103      	bne.n	800d352 <xQueueSemaphoreTake+0x13a>
 800d34a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d34c:	2200      	movs	r2, #0
 800d34e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d352:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d354:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d358:	b25b      	sxtb	r3, r3
 800d35a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d35e:	d103      	bne.n	800d368 <xQueueSemaphoreTake+0x150>
 800d360:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d362:	2200      	movs	r2, #0
 800d364:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d368:	f001 fecc 	bl	800f104 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d36c:	463a      	mov	r2, r7
 800d36e:	f107 030c 	add.w	r3, r7, #12
 800d372:	4611      	mov	r1, r2
 800d374:	4618      	mov	r0, r3
 800d376:	f000 fee1 	bl	800e13c <xTaskCheckForTimeOut>
 800d37a:	4603      	mov	r3, r0
 800d37c:	2b00      	cmp	r3, #0
 800d37e:	d132      	bne.n	800d3e6 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d380:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d382:	f000 f94f 	bl	800d624 <prvIsQueueEmpty>
 800d386:	4603      	mov	r3, r0
 800d388:	2b00      	cmp	r3, #0
 800d38a:	d026      	beq.n	800d3da <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800d38c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d38e:	681b      	ldr	r3, [r3, #0]
 800d390:	2b00      	cmp	r3, #0
 800d392:	d109      	bne.n	800d3a8 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 800d394:	f001 fe86 	bl	800f0a4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800d398:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d39a:	689b      	ldr	r3, [r3, #8]
 800d39c:	4618      	mov	r0, r3
 800d39e:	f001 f843 	bl	800e428 <xTaskPriorityInherit>
 800d3a2:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800d3a4:	f001 feae 	bl	800f104 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800d3a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d3aa:	3324      	adds	r3, #36	; 0x24
 800d3ac:	683a      	ldr	r2, [r7, #0]
 800d3ae:	4611      	mov	r1, r2
 800d3b0:	4618      	mov	r0, r3
 800d3b2:	f000 fdf9 	bl	800dfa8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800d3b6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d3b8:	f000 f8e2 	bl	800d580 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800d3bc:	f000 fc28 	bl	800dc10 <xTaskResumeAll>
 800d3c0:	4603      	mov	r3, r0
 800d3c2:	2b00      	cmp	r3, #0
 800d3c4:	f47f af68 	bne.w	800d298 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800d3c8:	4b18      	ldr	r3, [pc, #96]	; (800d42c <xQueueSemaphoreTake+0x214>)
 800d3ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d3ce:	601a      	str	r2, [r3, #0]
 800d3d0:	f3bf 8f4f 	dsb	sy
 800d3d4:	f3bf 8f6f 	isb	sy
 800d3d8:	e75e      	b.n	800d298 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800d3da:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d3dc:	f000 f8d0 	bl	800d580 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d3e0:	f000 fc16 	bl	800dc10 <xTaskResumeAll>
 800d3e4:	e758      	b.n	800d298 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800d3e6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d3e8:	f000 f8ca 	bl	800d580 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d3ec:	f000 fc10 	bl	800dc10 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d3f0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d3f2:	f000 f917 	bl	800d624 <prvIsQueueEmpty>
 800d3f6:	4603      	mov	r3, r0
 800d3f8:	2b00      	cmp	r3, #0
 800d3fa:	f43f af4d 	beq.w	800d298 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800d3fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d400:	2b00      	cmp	r3, #0
 800d402:	d00d      	beq.n	800d420 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800d404:	f001 fe4e 	bl	800f0a4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800d408:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800d40a:	f000 f811 	bl	800d430 <prvGetDisinheritPriorityAfterTimeout>
 800d40e:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800d410:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d412:	689b      	ldr	r3, [r3, #8]
 800d414:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800d416:	4618      	mov	r0, r3
 800d418:	f001 f8dc 	bl	800e5d4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800d41c:	f001 fe72 	bl	800f104 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800d420:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800d422:	4618      	mov	r0, r3
 800d424:	3738      	adds	r7, #56	; 0x38
 800d426:	46bd      	mov	sp, r7
 800d428:	bd80      	pop	{r7, pc}
 800d42a:	bf00      	nop
 800d42c:	e000ed04 	.word	0xe000ed04

0800d430 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800d430:	b480      	push	{r7}
 800d432:	b085      	sub	sp, #20
 800d434:	af00      	add	r7, sp, #0
 800d436:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800d438:	687b      	ldr	r3, [r7, #4]
 800d43a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d43c:	2b00      	cmp	r3, #0
 800d43e:	d006      	beq.n	800d44e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d444:	681b      	ldr	r3, [r3, #0]
 800d446:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 800d44a:	60fb      	str	r3, [r7, #12]
 800d44c:	e001      	b.n	800d452 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800d44e:	2300      	movs	r3, #0
 800d450:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800d452:	68fb      	ldr	r3, [r7, #12]
	}
 800d454:	4618      	mov	r0, r3
 800d456:	3714      	adds	r7, #20
 800d458:	46bd      	mov	sp, r7
 800d45a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d45e:	4770      	bx	lr

0800d460 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800d460:	b580      	push	{r7, lr}
 800d462:	b086      	sub	sp, #24
 800d464:	af00      	add	r7, sp, #0
 800d466:	60f8      	str	r0, [r7, #12]
 800d468:	60b9      	str	r1, [r7, #8]
 800d46a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800d46c:	2300      	movs	r3, #0
 800d46e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d470:	68fb      	ldr	r3, [r7, #12]
 800d472:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d474:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800d476:	68fb      	ldr	r3, [r7, #12]
 800d478:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d47a:	2b00      	cmp	r3, #0
 800d47c:	d10d      	bne.n	800d49a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800d47e:	68fb      	ldr	r3, [r7, #12]
 800d480:	681b      	ldr	r3, [r3, #0]
 800d482:	2b00      	cmp	r3, #0
 800d484:	d14d      	bne.n	800d522 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800d486:	68fb      	ldr	r3, [r7, #12]
 800d488:	689b      	ldr	r3, [r3, #8]
 800d48a:	4618      	mov	r0, r3
 800d48c:	f001 f834 	bl	800e4f8 <xTaskPriorityDisinherit>
 800d490:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800d492:	68fb      	ldr	r3, [r7, #12]
 800d494:	2200      	movs	r2, #0
 800d496:	609a      	str	r2, [r3, #8]
 800d498:	e043      	b.n	800d522 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800d49a:	687b      	ldr	r3, [r7, #4]
 800d49c:	2b00      	cmp	r3, #0
 800d49e:	d119      	bne.n	800d4d4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800d4a0:	68fb      	ldr	r3, [r7, #12]
 800d4a2:	6858      	ldr	r0, [r3, #4]
 800d4a4:	68fb      	ldr	r3, [r7, #12]
 800d4a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d4a8:	461a      	mov	r2, r3
 800d4aa:	68b9      	ldr	r1, [r7, #8]
 800d4ac:	f002 fe66 	bl	801017c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800d4b0:	68fb      	ldr	r3, [r7, #12]
 800d4b2:	685a      	ldr	r2, [r3, #4]
 800d4b4:	68fb      	ldr	r3, [r7, #12]
 800d4b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d4b8:	441a      	add	r2, r3
 800d4ba:	68fb      	ldr	r3, [r7, #12]
 800d4bc:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800d4be:	68fb      	ldr	r3, [r7, #12]
 800d4c0:	685a      	ldr	r2, [r3, #4]
 800d4c2:	68fb      	ldr	r3, [r7, #12]
 800d4c4:	689b      	ldr	r3, [r3, #8]
 800d4c6:	429a      	cmp	r2, r3
 800d4c8:	d32b      	bcc.n	800d522 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800d4ca:	68fb      	ldr	r3, [r7, #12]
 800d4cc:	681a      	ldr	r2, [r3, #0]
 800d4ce:	68fb      	ldr	r3, [r7, #12]
 800d4d0:	605a      	str	r2, [r3, #4]
 800d4d2:	e026      	b.n	800d522 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800d4d4:	68fb      	ldr	r3, [r7, #12]
 800d4d6:	68d8      	ldr	r0, [r3, #12]
 800d4d8:	68fb      	ldr	r3, [r7, #12]
 800d4da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d4dc:	461a      	mov	r2, r3
 800d4de:	68b9      	ldr	r1, [r7, #8]
 800d4e0:	f002 fe4c 	bl	801017c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800d4e4:	68fb      	ldr	r3, [r7, #12]
 800d4e6:	68da      	ldr	r2, [r3, #12]
 800d4e8:	68fb      	ldr	r3, [r7, #12]
 800d4ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d4ec:	425b      	negs	r3, r3
 800d4ee:	441a      	add	r2, r3
 800d4f0:	68fb      	ldr	r3, [r7, #12]
 800d4f2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800d4f4:	68fb      	ldr	r3, [r7, #12]
 800d4f6:	68da      	ldr	r2, [r3, #12]
 800d4f8:	68fb      	ldr	r3, [r7, #12]
 800d4fa:	681b      	ldr	r3, [r3, #0]
 800d4fc:	429a      	cmp	r2, r3
 800d4fe:	d207      	bcs.n	800d510 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800d500:	68fb      	ldr	r3, [r7, #12]
 800d502:	689a      	ldr	r2, [r3, #8]
 800d504:	68fb      	ldr	r3, [r7, #12]
 800d506:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d508:	425b      	negs	r3, r3
 800d50a:	441a      	add	r2, r3
 800d50c:	68fb      	ldr	r3, [r7, #12]
 800d50e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800d510:	687b      	ldr	r3, [r7, #4]
 800d512:	2b02      	cmp	r3, #2
 800d514:	d105      	bne.n	800d522 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d516:	693b      	ldr	r3, [r7, #16]
 800d518:	2b00      	cmp	r3, #0
 800d51a:	d002      	beq.n	800d522 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800d51c:	693b      	ldr	r3, [r7, #16]
 800d51e:	3b01      	subs	r3, #1
 800d520:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800d522:	693b      	ldr	r3, [r7, #16]
 800d524:	1c5a      	adds	r2, r3, #1
 800d526:	68fb      	ldr	r3, [r7, #12]
 800d528:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800d52a:	697b      	ldr	r3, [r7, #20]
}
 800d52c:	4618      	mov	r0, r3
 800d52e:	3718      	adds	r7, #24
 800d530:	46bd      	mov	sp, r7
 800d532:	bd80      	pop	{r7, pc}

0800d534 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800d534:	b580      	push	{r7, lr}
 800d536:	b082      	sub	sp, #8
 800d538:	af00      	add	r7, sp, #0
 800d53a:	6078      	str	r0, [r7, #4]
 800d53c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800d53e:	687b      	ldr	r3, [r7, #4]
 800d540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d542:	2b00      	cmp	r3, #0
 800d544:	d018      	beq.n	800d578 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800d546:	687b      	ldr	r3, [r7, #4]
 800d548:	68da      	ldr	r2, [r3, #12]
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d54e:	441a      	add	r2, r3
 800d550:	687b      	ldr	r3, [r7, #4]
 800d552:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	68da      	ldr	r2, [r3, #12]
 800d558:	687b      	ldr	r3, [r7, #4]
 800d55a:	689b      	ldr	r3, [r3, #8]
 800d55c:	429a      	cmp	r2, r3
 800d55e:	d303      	bcc.n	800d568 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800d560:	687b      	ldr	r3, [r7, #4]
 800d562:	681a      	ldr	r2, [r3, #0]
 800d564:	687b      	ldr	r3, [r7, #4]
 800d566:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800d568:	687b      	ldr	r3, [r7, #4]
 800d56a:	68d9      	ldr	r1, [r3, #12]
 800d56c:	687b      	ldr	r3, [r7, #4]
 800d56e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d570:	461a      	mov	r2, r3
 800d572:	6838      	ldr	r0, [r7, #0]
 800d574:	f002 fe02 	bl	801017c <memcpy>
	}
}
 800d578:	bf00      	nop
 800d57a:	3708      	adds	r7, #8
 800d57c:	46bd      	mov	sp, r7
 800d57e:	bd80      	pop	{r7, pc}

0800d580 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800d580:	b580      	push	{r7, lr}
 800d582:	b084      	sub	sp, #16
 800d584:	af00      	add	r7, sp, #0
 800d586:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800d588:	f001 fd8c 	bl	800f0a4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800d58c:	687b      	ldr	r3, [r7, #4]
 800d58e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d592:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800d594:	e011      	b.n	800d5ba <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d596:	687b      	ldr	r3, [r7, #4]
 800d598:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d59a:	2b00      	cmp	r3, #0
 800d59c:	d012      	beq.n	800d5c4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d59e:	687b      	ldr	r3, [r7, #4]
 800d5a0:	3324      	adds	r3, #36	; 0x24
 800d5a2:	4618      	mov	r0, r3
 800d5a4:	f000 fd50 	bl	800e048 <xTaskRemoveFromEventList>
 800d5a8:	4603      	mov	r3, r0
 800d5aa:	2b00      	cmp	r3, #0
 800d5ac:	d001      	beq.n	800d5b2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800d5ae:	f000 fe27 	bl	800e200 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800d5b2:	7bfb      	ldrb	r3, [r7, #15]
 800d5b4:	3b01      	subs	r3, #1
 800d5b6:	b2db      	uxtb	r3, r3
 800d5b8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800d5ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d5be:	2b00      	cmp	r3, #0
 800d5c0:	dce9      	bgt.n	800d596 <prvUnlockQueue+0x16>
 800d5c2:	e000      	b.n	800d5c6 <prvUnlockQueue+0x46>
					break;
 800d5c4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800d5c6:	687b      	ldr	r3, [r7, #4]
 800d5c8:	22ff      	movs	r2, #255	; 0xff
 800d5ca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800d5ce:	f001 fd99 	bl	800f104 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800d5d2:	f001 fd67 	bl	800f0a4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d5dc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800d5de:	e011      	b.n	800d604 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d5e0:	687b      	ldr	r3, [r7, #4]
 800d5e2:	691b      	ldr	r3, [r3, #16]
 800d5e4:	2b00      	cmp	r3, #0
 800d5e6:	d012      	beq.n	800d60e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d5e8:	687b      	ldr	r3, [r7, #4]
 800d5ea:	3310      	adds	r3, #16
 800d5ec:	4618      	mov	r0, r3
 800d5ee:	f000 fd2b 	bl	800e048 <xTaskRemoveFromEventList>
 800d5f2:	4603      	mov	r3, r0
 800d5f4:	2b00      	cmp	r3, #0
 800d5f6:	d001      	beq.n	800d5fc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800d5f8:	f000 fe02 	bl	800e200 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800d5fc:	7bbb      	ldrb	r3, [r7, #14]
 800d5fe:	3b01      	subs	r3, #1
 800d600:	b2db      	uxtb	r3, r3
 800d602:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800d604:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d608:	2b00      	cmp	r3, #0
 800d60a:	dce9      	bgt.n	800d5e0 <prvUnlockQueue+0x60>
 800d60c:	e000      	b.n	800d610 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800d60e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800d610:	687b      	ldr	r3, [r7, #4]
 800d612:	22ff      	movs	r2, #255	; 0xff
 800d614:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800d618:	f001 fd74 	bl	800f104 <vPortExitCritical>
}
 800d61c:	bf00      	nop
 800d61e:	3710      	adds	r7, #16
 800d620:	46bd      	mov	sp, r7
 800d622:	bd80      	pop	{r7, pc}

0800d624 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800d624:	b580      	push	{r7, lr}
 800d626:	b084      	sub	sp, #16
 800d628:	af00      	add	r7, sp, #0
 800d62a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800d62c:	f001 fd3a 	bl	800f0a4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800d630:	687b      	ldr	r3, [r7, #4]
 800d632:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d634:	2b00      	cmp	r3, #0
 800d636:	d102      	bne.n	800d63e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800d638:	2301      	movs	r3, #1
 800d63a:	60fb      	str	r3, [r7, #12]
 800d63c:	e001      	b.n	800d642 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800d63e:	2300      	movs	r3, #0
 800d640:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800d642:	f001 fd5f 	bl	800f104 <vPortExitCritical>

	return xReturn;
 800d646:	68fb      	ldr	r3, [r7, #12]
}
 800d648:	4618      	mov	r0, r3
 800d64a:	3710      	adds	r7, #16
 800d64c:	46bd      	mov	sp, r7
 800d64e:	bd80      	pop	{r7, pc}

0800d650 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800d650:	b580      	push	{r7, lr}
 800d652:	b084      	sub	sp, #16
 800d654:	af00      	add	r7, sp, #0
 800d656:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800d658:	f001 fd24 	bl	800f0a4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800d65c:	687b      	ldr	r3, [r7, #4]
 800d65e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d660:	687b      	ldr	r3, [r7, #4]
 800d662:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d664:	429a      	cmp	r2, r3
 800d666:	d102      	bne.n	800d66e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800d668:	2301      	movs	r3, #1
 800d66a:	60fb      	str	r3, [r7, #12]
 800d66c:	e001      	b.n	800d672 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800d66e:	2300      	movs	r3, #0
 800d670:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800d672:	f001 fd47 	bl	800f104 <vPortExitCritical>

	return xReturn;
 800d676:	68fb      	ldr	r3, [r7, #12]
}
 800d678:	4618      	mov	r0, r3
 800d67a:	3710      	adds	r7, #16
 800d67c:	46bd      	mov	sp, r7
 800d67e:	bd80      	pop	{r7, pc}

0800d680 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800d680:	b480      	push	{r7}
 800d682:	b085      	sub	sp, #20
 800d684:	af00      	add	r7, sp, #0
 800d686:	6078      	str	r0, [r7, #4]
 800d688:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800d68a:	2300      	movs	r3, #0
 800d68c:	60fb      	str	r3, [r7, #12]
 800d68e:	e014      	b.n	800d6ba <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800d690:	4a0f      	ldr	r2, [pc, #60]	; (800d6d0 <vQueueAddToRegistry+0x50>)
 800d692:	68fb      	ldr	r3, [r7, #12]
 800d694:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800d698:	2b00      	cmp	r3, #0
 800d69a:	d10b      	bne.n	800d6b4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800d69c:	490c      	ldr	r1, [pc, #48]	; (800d6d0 <vQueueAddToRegistry+0x50>)
 800d69e:	68fb      	ldr	r3, [r7, #12]
 800d6a0:	683a      	ldr	r2, [r7, #0]
 800d6a2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800d6a6:	4a0a      	ldr	r2, [pc, #40]	; (800d6d0 <vQueueAddToRegistry+0x50>)
 800d6a8:	68fb      	ldr	r3, [r7, #12]
 800d6aa:	00db      	lsls	r3, r3, #3
 800d6ac:	4413      	add	r3, r2
 800d6ae:	687a      	ldr	r2, [r7, #4]
 800d6b0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800d6b2:	e006      	b.n	800d6c2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800d6b4:	68fb      	ldr	r3, [r7, #12]
 800d6b6:	3301      	adds	r3, #1
 800d6b8:	60fb      	str	r3, [r7, #12]
 800d6ba:	68fb      	ldr	r3, [r7, #12]
 800d6bc:	2b07      	cmp	r3, #7
 800d6be:	d9e7      	bls.n	800d690 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800d6c0:	bf00      	nop
 800d6c2:	bf00      	nop
 800d6c4:	3714      	adds	r7, #20
 800d6c6:	46bd      	mov	sp, r7
 800d6c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6cc:	4770      	bx	lr
 800d6ce:	bf00      	nop
 800d6d0:	20001034 	.word	0x20001034

0800d6d4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800d6d4:	b580      	push	{r7, lr}
 800d6d6:	b086      	sub	sp, #24
 800d6d8:	af00      	add	r7, sp, #0
 800d6da:	60f8      	str	r0, [r7, #12]
 800d6dc:	60b9      	str	r1, [r7, #8]
 800d6de:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800d6e0:	68fb      	ldr	r3, [r7, #12]
 800d6e2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800d6e4:	f001 fcde 	bl	800f0a4 <vPortEnterCritical>
 800d6e8:	697b      	ldr	r3, [r7, #20]
 800d6ea:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d6ee:	b25b      	sxtb	r3, r3
 800d6f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d6f4:	d103      	bne.n	800d6fe <vQueueWaitForMessageRestricted+0x2a>
 800d6f6:	697b      	ldr	r3, [r7, #20]
 800d6f8:	2200      	movs	r2, #0
 800d6fa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d6fe:	697b      	ldr	r3, [r7, #20]
 800d700:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d704:	b25b      	sxtb	r3, r3
 800d706:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d70a:	d103      	bne.n	800d714 <vQueueWaitForMessageRestricted+0x40>
 800d70c:	697b      	ldr	r3, [r7, #20]
 800d70e:	2200      	movs	r2, #0
 800d710:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d714:	f001 fcf6 	bl	800f104 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800d718:	697b      	ldr	r3, [r7, #20]
 800d71a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d71c:	2b00      	cmp	r3, #0
 800d71e:	d106      	bne.n	800d72e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800d720:	697b      	ldr	r3, [r7, #20]
 800d722:	3324      	adds	r3, #36	; 0x24
 800d724:	687a      	ldr	r2, [r7, #4]
 800d726:	68b9      	ldr	r1, [r7, #8]
 800d728:	4618      	mov	r0, r3
 800d72a:	f000 fc61 	bl	800dff0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800d72e:	6978      	ldr	r0, [r7, #20]
 800d730:	f7ff ff26 	bl	800d580 <prvUnlockQueue>
	}
 800d734:	bf00      	nop
 800d736:	3718      	adds	r7, #24
 800d738:	46bd      	mov	sp, r7
 800d73a:	bd80      	pop	{r7, pc}

0800d73c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800d73c:	b580      	push	{r7, lr}
 800d73e:	b08e      	sub	sp, #56	; 0x38
 800d740:	af04      	add	r7, sp, #16
 800d742:	60f8      	str	r0, [r7, #12]
 800d744:	60b9      	str	r1, [r7, #8]
 800d746:	607a      	str	r2, [r7, #4]
 800d748:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800d74a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d74c:	2b00      	cmp	r3, #0
 800d74e:	d10a      	bne.n	800d766 <xTaskCreateStatic+0x2a>
	__asm volatile
 800d750:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d754:	f383 8811 	msr	BASEPRI, r3
 800d758:	f3bf 8f6f 	isb	sy
 800d75c:	f3bf 8f4f 	dsb	sy
 800d760:	623b      	str	r3, [r7, #32]
}
 800d762:	bf00      	nop
 800d764:	e7fe      	b.n	800d764 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800d766:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d768:	2b00      	cmp	r3, #0
 800d76a:	d10a      	bne.n	800d782 <xTaskCreateStatic+0x46>
	__asm volatile
 800d76c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d770:	f383 8811 	msr	BASEPRI, r3
 800d774:	f3bf 8f6f 	isb	sy
 800d778:	f3bf 8f4f 	dsb	sy
 800d77c:	61fb      	str	r3, [r7, #28]
}
 800d77e:	bf00      	nop
 800d780:	e7fe      	b.n	800d780 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800d782:	23bc      	movs	r3, #188	; 0xbc
 800d784:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800d786:	693b      	ldr	r3, [r7, #16]
 800d788:	2bbc      	cmp	r3, #188	; 0xbc
 800d78a:	d00a      	beq.n	800d7a2 <xTaskCreateStatic+0x66>
	__asm volatile
 800d78c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d790:	f383 8811 	msr	BASEPRI, r3
 800d794:	f3bf 8f6f 	isb	sy
 800d798:	f3bf 8f4f 	dsb	sy
 800d79c:	61bb      	str	r3, [r7, #24]
}
 800d79e:	bf00      	nop
 800d7a0:	e7fe      	b.n	800d7a0 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800d7a2:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800d7a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d7a6:	2b00      	cmp	r3, #0
 800d7a8:	d01e      	beq.n	800d7e8 <xTaskCreateStatic+0xac>
 800d7aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d7ac:	2b00      	cmp	r3, #0
 800d7ae:	d01b      	beq.n	800d7e8 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800d7b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d7b2:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800d7b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d7b6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d7b8:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800d7ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d7bc:	2202      	movs	r2, #2
 800d7be:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800d7c2:	2300      	movs	r3, #0
 800d7c4:	9303      	str	r3, [sp, #12]
 800d7c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d7c8:	9302      	str	r3, [sp, #8]
 800d7ca:	f107 0314 	add.w	r3, r7, #20
 800d7ce:	9301      	str	r3, [sp, #4]
 800d7d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d7d2:	9300      	str	r3, [sp, #0]
 800d7d4:	683b      	ldr	r3, [r7, #0]
 800d7d6:	687a      	ldr	r2, [r7, #4]
 800d7d8:	68b9      	ldr	r1, [r7, #8]
 800d7da:	68f8      	ldr	r0, [r7, #12]
 800d7dc:	f000 f850 	bl	800d880 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800d7e0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800d7e2:	f000 f8f3 	bl	800d9cc <prvAddNewTaskToReadyList>
 800d7e6:	e001      	b.n	800d7ec <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800d7e8:	2300      	movs	r3, #0
 800d7ea:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800d7ec:	697b      	ldr	r3, [r7, #20]
	}
 800d7ee:	4618      	mov	r0, r3
 800d7f0:	3728      	adds	r7, #40	; 0x28
 800d7f2:	46bd      	mov	sp, r7
 800d7f4:	bd80      	pop	{r7, pc}

0800d7f6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800d7f6:	b580      	push	{r7, lr}
 800d7f8:	b08c      	sub	sp, #48	; 0x30
 800d7fa:	af04      	add	r7, sp, #16
 800d7fc:	60f8      	str	r0, [r7, #12]
 800d7fe:	60b9      	str	r1, [r7, #8]
 800d800:	603b      	str	r3, [r7, #0]
 800d802:	4613      	mov	r3, r2
 800d804:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800d806:	88fb      	ldrh	r3, [r7, #6]
 800d808:	009b      	lsls	r3, r3, #2
 800d80a:	4618      	mov	r0, r3
 800d80c:	f001 fd6c 	bl	800f2e8 <pvPortMalloc>
 800d810:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800d812:	697b      	ldr	r3, [r7, #20]
 800d814:	2b00      	cmp	r3, #0
 800d816:	d00e      	beq.n	800d836 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800d818:	20bc      	movs	r0, #188	; 0xbc
 800d81a:	f001 fd65 	bl	800f2e8 <pvPortMalloc>
 800d81e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800d820:	69fb      	ldr	r3, [r7, #28]
 800d822:	2b00      	cmp	r3, #0
 800d824:	d003      	beq.n	800d82e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800d826:	69fb      	ldr	r3, [r7, #28]
 800d828:	697a      	ldr	r2, [r7, #20]
 800d82a:	631a      	str	r2, [r3, #48]	; 0x30
 800d82c:	e005      	b.n	800d83a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800d82e:	6978      	ldr	r0, [r7, #20]
 800d830:	f001 fe26 	bl	800f480 <vPortFree>
 800d834:	e001      	b.n	800d83a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800d836:	2300      	movs	r3, #0
 800d838:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800d83a:	69fb      	ldr	r3, [r7, #28]
 800d83c:	2b00      	cmp	r3, #0
 800d83e:	d017      	beq.n	800d870 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800d840:	69fb      	ldr	r3, [r7, #28]
 800d842:	2200      	movs	r2, #0
 800d844:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800d848:	88fa      	ldrh	r2, [r7, #6]
 800d84a:	2300      	movs	r3, #0
 800d84c:	9303      	str	r3, [sp, #12]
 800d84e:	69fb      	ldr	r3, [r7, #28]
 800d850:	9302      	str	r3, [sp, #8]
 800d852:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d854:	9301      	str	r3, [sp, #4]
 800d856:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d858:	9300      	str	r3, [sp, #0]
 800d85a:	683b      	ldr	r3, [r7, #0]
 800d85c:	68b9      	ldr	r1, [r7, #8]
 800d85e:	68f8      	ldr	r0, [r7, #12]
 800d860:	f000 f80e 	bl	800d880 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800d864:	69f8      	ldr	r0, [r7, #28]
 800d866:	f000 f8b1 	bl	800d9cc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800d86a:	2301      	movs	r3, #1
 800d86c:	61bb      	str	r3, [r7, #24]
 800d86e:	e002      	b.n	800d876 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800d870:	f04f 33ff 	mov.w	r3, #4294967295
 800d874:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800d876:	69bb      	ldr	r3, [r7, #24]
	}
 800d878:	4618      	mov	r0, r3
 800d87a:	3720      	adds	r7, #32
 800d87c:	46bd      	mov	sp, r7
 800d87e:	bd80      	pop	{r7, pc}

0800d880 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800d880:	b580      	push	{r7, lr}
 800d882:	b088      	sub	sp, #32
 800d884:	af00      	add	r7, sp, #0
 800d886:	60f8      	str	r0, [r7, #12]
 800d888:	60b9      	str	r1, [r7, #8]
 800d88a:	607a      	str	r2, [r7, #4]
 800d88c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800d88e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d890:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800d892:	687b      	ldr	r3, [r7, #4]
 800d894:	009b      	lsls	r3, r3, #2
 800d896:	461a      	mov	r2, r3
 800d898:	21a5      	movs	r1, #165	; 0xa5
 800d89a:	f002 fc7d 	bl	8010198 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800d89e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d8a0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800d8a2:	687b      	ldr	r3, [r7, #4]
 800d8a4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800d8a8:	3b01      	subs	r3, #1
 800d8aa:	009b      	lsls	r3, r3, #2
 800d8ac:	4413      	add	r3, r2
 800d8ae:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800d8b0:	69bb      	ldr	r3, [r7, #24]
 800d8b2:	f023 0307 	bic.w	r3, r3, #7
 800d8b6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800d8b8:	69bb      	ldr	r3, [r7, #24]
 800d8ba:	f003 0307 	and.w	r3, r3, #7
 800d8be:	2b00      	cmp	r3, #0
 800d8c0:	d00a      	beq.n	800d8d8 <prvInitialiseNewTask+0x58>
	__asm volatile
 800d8c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d8c6:	f383 8811 	msr	BASEPRI, r3
 800d8ca:	f3bf 8f6f 	isb	sy
 800d8ce:	f3bf 8f4f 	dsb	sy
 800d8d2:	617b      	str	r3, [r7, #20]
}
 800d8d4:	bf00      	nop
 800d8d6:	e7fe      	b.n	800d8d6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800d8d8:	68bb      	ldr	r3, [r7, #8]
 800d8da:	2b00      	cmp	r3, #0
 800d8dc:	d01f      	beq.n	800d91e <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800d8de:	2300      	movs	r3, #0
 800d8e0:	61fb      	str	r3, [r7, #28]
 800d8e2:	e012      	b.n	800d90a <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800d8e4:	68ba      	ldr	r2, [r7, #8]
 800d8e6:	69fb      	ldr	r3, [r7, #28]
 800d8e8:	4413      	add	r3, r2
 800d8ea:	7819      	ldrb	r1, [r3, #0]
 800d8ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d8ee:	69fb      	ldr	r3, [r7, #28]
 800d8f0:	4413      	add	r3, r2
 800d8f2:	3334      	adds	r3, #52	; 0x34
 800d8f4:	460a      	mov	r2, r1
 800d8f6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800d8f8:	68ba      	ldr	r2, [r7, #8]
 800d8fa:	69fb      	ldr	r3, [r7, #28]
 800d8fc:	4413      	add	r3, r2
 800d8fe:	781b      	ldrb	r3, [r3, #0]
 800d900:	2b00      	cmp	r3, #0
 800d902:	d006      	beq.n	800d912 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800d904:	69fb      	ldr	r3, [r7, #28]
 800d906:	3301      	adds	r3, #1
 800d908:	61fb      	str	r3, [r7, #28]
 800d90a:	69fb      	ldr	r3, [r7, #28]
 800d90c:	2b0f      	cmp	r3, #15
 800d90e:	d9e9      	bls.n	800d8e4 <prvInitialiseNewTask+0x64>
 800d910:	e000      	b.n	800d914 <prvInitialiseNewTask+0x94>
			{
				break;
 800d912:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800d914:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d916:	2200      	movs	r2, #0
 800d918:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800d91c:	e003      	b.n	800d926 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800d91e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d920:	2200      	movs	r2, #0
 800d922:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800d926:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d928:	2b37      	cmp	r3, #55	; 0x37
 800d92a:	d901      	bls.n	800d930 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800d92c:	2337      	movs	r3, #55	; 0x37
 800d92e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800d930:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d932:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d934:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800d936:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d938:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d93a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800d93c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d93e:	2200      	movs	r2, #0
 800d940:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800d942:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d944:	3304      	adds	r3, #4
 800d946:	4618      	mov	r0, r3
 800d948:	f7fe ff64 	bl	800c814 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800d94c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d94e:	3318      	adds	r3, #24
 800d950:	4618      	mov	r0, r3
 800d952:	f7fe ff5f 	bl	800c814 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800d956:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d958:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d95a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d95c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d95e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800d962:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d964:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800d966:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d968:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d96a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800d96c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d96e:	2200      	movs	r2, #0
 800d970:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800d974:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d976:	2200      	movs	r2, #0
 800d978:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800d97c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d97e:	3354      	adds	r3, #84	; 0x54
 800d980:	2260      	movs	r2, #96	; 0x60
 800d982:	2100      	movs	r1, #0
 800d984:	4618      	mov	r0, r3
 800d986:	f002 fc07 	bl	8010198 <memset>
 800d98a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d98c:	4a0c      	ldr	r2, [pc, #48]	; (800d9c0 <prvInitialiseNewTask+0x140>)
 800d98e:	659a      	str	r2, [r3, #88]	; 0x58
 800d990:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d992:	4a0c      	ldr	r2, [pc, #48]	; (800d9c4 <prvInitialiseNewTask+0x144>)
 800d994:	65da      	str	r2, [r3, #92]	; 0x5c
 800d996:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d998:	4a0b      	ldr	r2, [pc, #44]	; (800d9c8 <prvInitialiseNewTask+0x148>)
 800d99a:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800d99c:	683a      	ldr	r2, [r7, #0]
 800d99e:	68f9      	ldr	r1, [r7, #12]
 800d9a0:	69b8      	ldr	r0, [r7, #24]
 800d9a2:	f001 fa4f 	bl	800ee44 <pxPortInitialiseStack>
 800d9a6:	4602      	mov	r2, r0
 800d9a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d9aa:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800d9ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d9ae:	2b00      	cmp	r3, #0
 800d9b0:	d002      	beq.n	800d9b8 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800d9b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d9b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d9b6:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d9b8:	bf00      	nop
 800d9ba:	3720      	adds	r7, #32
 800d9bc:	46bd      	mov	sp, r7
 800d9be:	bd80      	pop	{r7, pc}
 800d9c0:	080115c0 	.word	0x080115c0
 800d9c4:	080115e0 	.word	0x080115e0
 800d9c8:	080115a0 	.word	0x080115a0

0800d9cc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800d9cc:	b580      	push	{r7, lr}
 800d9ce:	b082      	sub	sp, #8
 800d9d0:	af00      	add	r7, sp, #0
 800d9d2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800d9d4:	f001 fb66 	bl	800f0a4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800d9d8:	4b2d      	ldr	r3, [pc, #180]	; (800da90 <prvAddNewTaskToReadyList+0xc4>)
 800d9da:	681b      	ldr	r3, [r3, #0]
 800d9dc:	3301      	adds	r3, #1
 800d9de:	4a2c      	ldr	r2, [pc, #176]	; (800da90 <prvAddNewTaskToReadyList+0xc4>)
 800d9e0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800d9e2:	4b2c      	ldr	r3, [pc, #176]	; (800da94 <prvAddNewTaskToReadyList+0xc8>)
 800d9e4:	681b      	ldr	r3, [r3, #0]
 800d9e6:	2b00      	cmp	r3, #0
 800d9e8:	d109      	bne.n	800d9fe <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800d9ea:	4a2a      	ldr	r2, [pc, #168]	; (800da94 <prvAddNewTaskToReadyList+0xc8>)
 800d9ec:	687b      	ldr	r3, [r7, #4]
 800d9ee:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800d9f0:	4b27      	ldr	r3, [pc, #156]	; (800da90 <prvAddNewTaskToReadyList+0xc4>)
 800d9f2:	681b      	ldr	r3, [r3, #0]
 800d9f4:	2b01      	cmp	r3, #1
 800d9f6:	d110      	bne.n	800da1a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800d9f8:	f000 fc26 	bl	800e248 <prvInitialiseTaskLists>
 800d9fc:	e00d      	b.n	800da1a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800d9fe:	4b26      	ldr	r3, [pc, #152]	; (800da98 <prvAddNewTaskToReadyList+0xcc>)
 800da00:	681b      	ldr	r3, [r3, #0]
 800da02:	2b00      	cmp	r3, #0
 800da04:	d109      	bne.n	800da1a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800da06:	4b23      	ldr	r3, [pc, #140]	; (800da94 <prvAddNewTaskToReadyList+0xc8>)
 800da08:	681b      	ldr	r3, [r3, #0]
 800da0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800da0c:	687b      	ldr	r3, [r7, #4]
 800da0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800da10:	429a      	cmp	r2, r3
 800da12:	d802      	bhi.n	800da1a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800da14:	4a1f      	ldr	r2, [pc, #124]	; (800da94 <prvAddNewTaskToReadyList+0xc8>)
 800da16:	687b      	ldr	r3, [r7, #4]
 800da18:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800da1a:	4b20      	ldr	r3, [pc, #128]	; (800da9c <prvAddNewTaskToReadyList+0xd0>)
 800da1c:	681b      	ldr	r3, [r3, #0]
 800da1e:	3301      	adds	r3, #1
 800da20:	4a1e      	ldr	r2, [pc, #120]	; (800da9c <prvAddNewTaskToReadyList+0xd0>)
 800da22:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800da24:	4b1d      	ldr	r3, [pc, #116]	; (800da9c <prvAddNewTaskToReadyList+0xd0>)
 800da26:	681a      	ldr	r2, [r3, #0]
 800da28:	687b      	ldr	r3, [r7, #4]
 800da2a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800da2c:	687b      	ldr	r3, [r7, #4]
 800da2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800da30:	4b1b      	ldr	r3, [pc, #108]	; (800daa0 <prvAddNewTaskToReadyList+0xd4>)
 800da32:	681b      	ldr	r3, [r3, #0]
 800da34:	429a      	cmp	r2, r3
 800da36:	d903      	bls.n	800da40 <prvAddNewTaskToReadyList+0x74>
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800da3c:	4a18      	ldr	r2, [pc, #96]	; (800daa0 <prvAddNewTaskToReadyList+0xd4>)
 800da3e:	6013      	str	r3, [r2, #0]
 800da40:	687b      	ldr	r3, [r7, #4]
 800da42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800da44:	4613      	mov	r3, r2
 800da46:	009b      	lsls	r3, r3, #2
 800da48:	4413      	add	r3, r2
 800da4a:	009b      	lsls	r3, r3, #2
 800da4c:	4a15      	ldr	r2, [pc, #84]	; (800daa4 <prvAddNewTaskToReadyList+0xd8>)
 800da4e:	441a      	add	r2, r3
 800da50:	687b      	ldr	r3, [r7, #4]
 800da52:	3304      	adds	r3, #4
 800da54:	4619      	mov	r1, r3
 800da56:	4610      	mov	r0, r2
 800da58:	f7fe fee9 	bl	800c82e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800da5c:	f001 fb52 	bl	800f104 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800da60:	4b0d      	ldr	r3, [pc, #52]	; (800da98 <prvAddNewTaskToReadyList+0xcc>)
 800da62:	681b      	ldr	r3, [r3, #0]
 800da64:	2b00      	cmp	r3, #0
 800da66:	d00e      	beq.n	800da86 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800da68:	4b0a      	ldr	r3, [pc, #40]	; (800da94 <prvAddNewTaskToReadyList+0xc8>)
 800da6a:	681b      	ldr	r3, [r3, #0]
 800da6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800da6e:	687b      	ldr	r3, [r7, #4]
 800da70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800da72:	429a      	cmp	r2, r3
 800da74:	d207      	bcs.n	800da86 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800da76:	4b0c      	ldr	r3, [pc, #48]	; (800daa8 <prvAddNewTaskToReadyList+0xdc>)
 800da78:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800da7c:	601a      	str	r2, [r3, #0]
 800da7e:	f3bf 8f4f 	dsb	sy
 800da82:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800da86:	bf00      	nop
 800da88:	3708      	adds	r7, #8
 800da8a:	46bd      	mov	sp, r7
 800da8c:	bd80      	pop	{r7, pc}
 800da8e:	bf00      	nop
 800da90:	20001548 	.word	0x20001548
 800da94:	20001074 	.word	0x20001074
 800da98:	20001554 	.word	0x20001554
 800da9c:	20001564 	.word	0x20001564
 800daa0:	20001550 	.word	0x20001550
 800daa4:	20001078 	.word	0x20001078
 800daa8:	e000ed04 	.word	0xe000ed04

0800daac <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800daac:	b580      	push	{r7, lr}
 800daae:	b084      	sub	sp, #16
 800dab0:	af00      	add	r7, sp, #0
 800dab2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800dab4:	2300      	movs	r3, #0
 800dab6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800dab8:	687b      	ldr	r3, [r7, #4]
 800daba:	2b00      	cmp	r3, #0
 800dabc:	d017      	beq.n	800daee <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800dabe:	4b13      	ldr	r3, [pc, #76]	; (800db0c <vTaskDelay+0x60>)
 800dac0:	681b      	ldr	r3, [r3, #0]
 800dac2:	2b00      	cmp	r3, #0
 800dac4:	d00a      	beq.n	800dadc <vTaskDelay+0x30>
	__asm volatile
 800dac6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800daca:	f383 8811 	msr	BASEPRI, r3
 800dace:	f3bf 8f6f 	isb	sy
 800dad2:	f3bf 8f4f 	dsb	sy
 800dad6:	60bb      	str	r3, [r7, #8]
}
 800dad8:	bf00      	nop
 800dada:	e7fe      	b.n	800dada <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800dadc:	f000 f88a 	bl	800dbf4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800dae0:	2100      	movs	r1, #0
 800dae2:	6878      	ldr	r0, [r7, #4]
 800dae4:	f000 fe0c 	bl	800e700 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800dae8:	f000 f892 	bl	800dc10 <xTaskResumeAll>
 800daec:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800daee:	68fb      	ldr	r3, [r7, #12]
 800daf0:	2b00      	cmp	r3, #0
 800daf2:	d107      	bne.n	800db04 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800daf4:	4b06      	ldr	r3, [pc, #24]	; (800db10 <vTaskDelay+0x64>)
 800daf6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dafa:	601a      	str	r2, [r3, #0]
 800dafc:	f3bf 8f4f 	dsb	sy
 800db00:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800db04:	bf00      	nop
 800db06:	3710      	adds	r7, #16
 800db08:	46bd      	mov	sp, r7
 800db0a:	bd80      	pop	{r7, pc}
 800db0c:	20001570 	.word	0x20001570
 800db10:	e000ed04 	.word	0xe000ed04

0800db14 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800db14:	b580      	push	{r7, lr}
 800db16:	b08a      	sub	sp, #40	; 0x28
 800db18:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800db1a:	2300      	movs	r3, #0
 800db1c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800db1e:	2300      	movs	r3, #0
 800db20:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800db22:	463a      	mov	r2, r7
 800db24:	1d39      	adds	r1, r7, #4
 800db26:	f107 0308 	add.w	r3, r7, #8
 800db2a:	4618      	mov	r0, r3
 800db2c:	f7fe fe1e 	bl	800c76c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800db30:	6839      	ldr	r1, [r7, #0]
 800db32:	687b      	ldr	r3, [r7, #4]
 800db34:	68ba      	ldr	r2, [r7, #8]
 800db36:	9202      	str	r2, [sp, #8]
 800db38:	9301      	str	r3, [sp, #4]
 800db3a:	2300      	movs	r3, #0
 800db3c:	9300      	str	r3, [sp, #0]
 800db3e:	2300      	movs	r3, #0
 800db40:	460a      	mov	r2, r1
 800db42:	4924      	ldr	r1, [pc, #144]	; (800dbd4 <vTaskStartScheduler+0xc0>)
 800db44:	4824      	ldr	r0, [pc, #144]	; (800dbd8 <vTaskStartScheduler+0xc4>)
 800db46:	f7ff fdf9 	bl	800d73c <xTaskCreateStatic>
 800db4a:	4603      	mov	r3, r0
 800db4c:	4a23      	ldr	r2, [pc, #140]	; (800dbdc <vTaskStartScheduler+0xc8>)
 800db4e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800db50:	4b22      	ldr	r3, [pc, #136]	; (800dbdc <vTaskStartScheduler+0xc8>)
 800db52:	681b      	ldr	r3, [r3, #0]
 800db54:	2b00      	cmp	r3, #0
 800db56:	d002      	beq.n	800db5e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800db58:	2301      	movs	r3, #1
 800db5a:	617b      	str	r3, [r7, #20]
 800db5c:	e001      	b.n	800db62 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800db5e:	2300      	movs	r3, #0
 800db60:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800db62:	697b      	ldr	r3, [r7, #20]
 800db64:	2b01      	cmp	r3, #1
 800db66:	d102      	bne.n	800db6e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800db68:	f000 fe1e 	bl	800e7a8 <xTimerCreateTimerTask>
 800db6c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800db6e:	697b      	ldr	r3, [r7, #20]
 800db70:	2b01      	cmp	r3, #1
 800db72:	d11b      	bne.n	800dbac <vTaskStartScheduler+0x98>
	__asm volatile
 800db74:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db78:	f383 8811 	msr	BASEPRI, r3
 800db7c:	f3bf 8f6f 	isb	sy
 800db80:	f3bf 8f4f 	dsb	sy
 800db84:	613b      	str	r3, [r7, #16]
}
 800db86:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800db88:	4b15      	ldr	r3, [pc, #84]	; (800dbe0 <vTaskStartScheduler+0xcc>)
 800db8a:	681b      	ldr	r3, [r3, #0]
 800db8c:	3354      	adds	r3, #84	; 0x54
 800db8e:	4a15      	ldr	r2, [pc, #84]	; (800dbe4 <vTaskStartScheduler+0xd0>)
 800db90:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800db92:	4b15      	ldr	r3, [pc, #84]	; (800dbe8 <vTaskStartScheduler+0xd4>)
 800db94:	f04f 32ff 	mov.w	r2, #4294967295
 800db98:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800db9a:	4b14      	ldr	r3, [pc, #80]	; (800dbec <vTaskStartScheduler+0xd8>)
 800db9c:	2201      	movs	r2, #1
 800db9e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800dba0:	4b13      	ldr	r3, [pc, #76]	; (800dbf0 <vTaskStartScheduler+0xdc>)
 800dba2:	2200      	movs	r2, #0
 800dba4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800dba6:	f001 f9db 	bl	800ef60 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800dbaa:	e00e      	b.n	800dbca <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800dbac:	697b      	ldr	r3, [r7, #20]
 800dbae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dbb2:	d10a      	bne.n	800dbca <vTaskStartScheduler+0xb6>
	__asm volatile
 800dbb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dbb8:	f383 8811 	msr	BASEPRI, r3
 800dbbc:	f3bf 8f6f 	isb	sy
 800dbc0:	f3bf 8f4f 	dsb	sy
 800dbc4:	60fb      	str	r3, [r7, #12]
}
 800dbc6:	bf00      	nop
 800dbc8:	e7fe      	b.n	800dbc8 <vTaskStartScheduler+0xb4>
}
 800dbca:	bf00      	nop
 800dbcc:	3718      	adds	r7, #24
 800dbce:	46bd      	mov	sp, r7
 800dbd0:	bd80      	pop	{r7, pc}
 800dbd2:	bf00      	nop
 800dbd4:	08010724 	.word	0x08010724
 800dbd8:	0800e219 	.word	0x0800e219
 800dbdc:	2000156c 	.word	0x2000156c
 800dbe0:	20001074 	.word	0x20001074
 800dbe4:	20000138 	.word	0x20000138
 800dbe8:	20001568 	.word	0x20001568
 800dbec:	20001554 	.word	0x20001554
 800dbf0:	2000154c 	.word	0x2000154c

0800dbf4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800dbf4:	b480      	push	{r7}
 800dbf6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800dbf8:	4b04      	ldr	r3, [pc, #16]	; (800dc0c <vTaskSuspendAll+0x18>)
 800dbfa:	681b      	ldr	r3, [r3, #0]
 800dbfc:	3301      	adds	r3, #1
 800dbfe:	4a03      	ldr	r2, [pc, #12]	; (800dc0c <vTaskSuspendAll+0x18>)
 800dc00:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800dc02:	bf00      	nop
 800dc04:	46bd      	mov	sp, r7
 800dc06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc0a:	4770      	bx	lr
 800dc0c:	20001570 	.word	0x20001570

0800dc10 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800dc10:	b580      	push	{r7, lr}
 800dc12:	b084      	sub	sp, #16
 800dc14:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800dc16:	2300      	movs	r3, #0
 800dc18:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800dc1a:	2300      	movs	r3, #0
 800dc1c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800dc1e:	4b42      	ldr	r3, [pc, #264]	; (800dd28 <xTaskResumeAll+0x118>)
 800dc20:	681b      	ldr	r3, [r3, #0]
 800dc22:	2b00      	cmp	r3, #0
 800dc24:	d10a      	bne.n	800dc3c <xTaskResumeAll+0x2c>
	__asm volatile
 800dc26:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc2a:	f383 8811 	msr	BASEPRI, r3
 800dc2e:	f3bf 8f6f 	isb	sy
 800dc32:	f3bf 8f4f 	dsb	sy
 800dc36:	603b      	str	r3, [r7, #0]
}
 800dc38:	bf00      	nop
 800dc3a:	e7fe      	b.n	800dc3a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800dc3c:	f001 fa32 	bl	800f0a4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800dc40:	4b39      	ldr	r3, [pc, #228]	; (800dd28 <xTaskResumeAll+0x118>)
 800dc42:	681b      	ldr	r3, [r3, #0]
 800dc44:	3b01      	subs	r3, #1
 800dc46:	4a38      	ldr	r2, [pc, #224]	; (800dd28 <xTaskResumeAll+0x118>)
 800dc48:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800dc4a:	4b37      	ldr	r3, [pc, #220]	; (800dd28 <xTaskResumeAll+0x118>)
 800dc4c:	681b      	ldr	r3, [r3, #0]
 800dc4e:	2b00      	cmp	r3, #0
 800dc50:	d162      	bne.n	800dd18 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800dc52:	4b36      	ldr	r3, [pc, #216]	; (800dd2c <xTaskResumeAll+0x11c>)
 800dc54:	681b      	ldr	r3, [r3, #0]
 800dc56:	2b00      	cmp	r3, #0
 800dc58:	d05e      	beq.n	800dd18 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800dc5a:	e02f      	b.n	800dcbc <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800dc5c:	4b34      	ldr	r3, [pc, #208]	; (800dd30 <xTaskResumeAll+0x120>)
 800dc5e:	68db      	ldr	r3, [r3, #12]
 800dc60:	68db      	ldr	r3, [r3, #12]
 800dc62:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800dc64:	68fb      	ldr	r3, [r7, #12]
 800dc66:	3318      	adds	r3, #24
 800dc68:	4618      	mov	r0, r3
 800dc6a:	f7fe fe3d 	bl	800c8e8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800dc6e:	68fb      	ldr	r3, [r7, #12]
 800dc70:	3304      	adds	r3, #4
 800dc72:	4618      	mov	r0, r3
 800dc74:	f7fe fe38 	bl	800c8e8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800dc78:	68fb      	ldr	r3, [r7, #12]
 800dc7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dc7c:	4b2d      	ldr	r3, [pc, #180]	; (800dd34 <xTaskResumeAll+0x124>)
 800dc7e:	681b      	ldr	r3, [r3, #0]
 800dc80:	429a      	cmp	r2, r3
 800dc82:	d903      	bls.n	800dc8c <xTaskResumeAll+0x7c>
 800dc84:	68fb      	ldr	r3, [r7, #12]
 800dc86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dc88:	4a2a      	ldr	r2, [pc, #168]	; (800dd34 <xTaskResumeAll+0x124>)
 800dc8a:	6013      	str	r3, [r2, #0]
 800dc8c:	68fb      	ldr	r3, [r7, #12]
 800dc8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dc90:	4613      	mov	r3, r2
 800dc92:	009b      	lsls	r3, r3, #2
 800dc94:	4413      	add	r3, r2
 800dc96:	009b      	lsls	r3, r3, #2
 800dc98:	4a27      	ldr	r2, [pc, #156]	; (800dd38 <xTaskResumeAll+0x128>)
 800dc9a:	441a      	add	r2, r3
 800dc9c:	68fb      	ldr	r3, [r7, #12]
 800dc9e:	3304      	adds	r3, #4
 800dca0:	4619      	mov	r1, r3
 800dca2:	4610      	mov	r0, r2
 800dca4:	f7fe fdc3 	bl	800c82e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800dca8:	68fb      	ldr	r3, [r7, #12]
 800dcaa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dcac:	4b23      	ldr	r3, [pc, #140]	; (800dd3c <xTaskResumeAll+0x12c>)
 800dcae:	681b      	ldr	r3, [r3, #0]
 800dcb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dcb2:	429a      	cmp	r2, r3
 800dcb4:	d302      	bcc.n	800dcbc <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800dcb6:	4b22      	ldr	r3, [pc, #136]	; (800dd40 <xTaskResumeAll+0x130>)
 800dcb8:	2201      	movs	r2, #1
 800dcba:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800dcbc:	4b1c      	ldr	r3, [pc, #112]	; (800dd30 <xTaskResumeAll+0x120>)
 800dcbe:	681b      	ldr	r3, [r3, #0]
 800dcc0:	2b00      	cmp	r3, #0
 800dcc2:	d1cb      	bne.n	800dc5c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800dcc4:	68fb      	ldr	r3, [r7, #12]
 800dcc6:	2b00      	cmp	r3, #0
 800dcc8:	d001      	beq.n	800dcce <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800dcca:	f000 fb5f 	bl	800e38c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800dcce:	4b1d      	ldr	r3, [pc, #116]	; (800dd44 <xTaskResumeAll+0x134>)
 800dcd0:	681b      	ldr	r3, [r3, #0]
 800dcd2:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800dcd4:	687b      	ldr	r3, [r7, #4]
 800dcd6:	2b00      	cmp	r3, #0
 800dcd8:	d010      	beq.n	800dcfc <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800dcda:	f000 f847 	bl	800dd6c <xTaskIncrementTick>
 800dcde:	4603      	mov	r3, r0
 800dce0:	2b00      	cmp	r3, #0
 800dce2:	d002      	beq.n	800dcea <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800dce4:	4b16      	ldr	r3, [pc, #88]	; (800dd40 <xTaskResumeAll+0x130>)
 800dce6:	2201      	movs	r2, #1
 800dce8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800dcea:	687b      	ldr	r3, [r7, #4]
 800dcec:	3b01      	subs	r3, #1
 800dcee:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800dcf0:	687b      	ldr	r3, [r7, #4]
 800dcf2:	2b00      	cmp	r3, #0
 800dcf4:	d1f1      	bne.n	800dcda <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800dcf6:	4b13      	ldr	r3, [pc, #76]	; (800dd44 <xTaskResumeAll+0x134>)
 800dcf8:	2200      	movs	r2, #0
 800dcfa:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800dcfc:	4b10      	ldr	r3, [pc, #64]	; (800dd40 <xTaskResumeAll+0x130>)
 800dcfe:	681b      	ldr	r3, [r3, #0]
 800dd00:	2b00      	cmp	r3, #0
 800dd02:	d009      	beq.n	800dd18 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800dd04:	2301      	movs	r3, #1
 800dd06:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800dd08:	4b0f      	ldr	r3, [pc, #60]	; (800dd48 <xTaskResumeAll+0x138>)
 800dd0a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dd0e:	601a      	str	r2, [r3, #0]
 800dd10:	f3bf 8f4f 	dsb	sy
 800dd14:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800dd18:	f001 f9f4 	bl	800f104 <vPortExitCritical>

	return xAlreadyYielded;
 800dd1c:	68bb      	ldr	r3, [r7, #8]
}
 800dd1e:	4618      	mov	r0, r3
 800dd20:	3710      	adds	r7, #16
 800dd22:	46bd      	mov	sp, r7
 800dd24:	bd80      	pop	{r7, pc}
 800dd26:	bf00      	nop
 800dd28:	20001570 	.word	0x20001570
 800dd2c:	20001548 	.word	0x20001548
 800dd30:	20001508 	.word	0x20001508
 800dd34:	20001550 	.word	0x20001550
 800dd38:	20001078 	.word	0x20001078
 800dd3c:	20001074 	.word	0x20001074
 800dd40:	2000155c 	.word	0x2000155c
 800dd44:	20001558 	.word	0x20001558
 800dd48:	e000ed04 	.word	0xe000ed04

0800dd4c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800dd4c:	b480      	push	{r7}
 800dd4e:	b083      	sub	sp, #12
 800dd50:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800dd52:	4b05      	ldr	r3, [pc, #20]	; (800dd68 <xTaskGetTickCount+0x1c>)
 800dd54:	681b      	ldr	r3, [r3, #0]
 800dd56:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800dd58:	687b      	ldr	r3, [r7, #4]
}
 800dd5a:	4618      	mov	r0, r3
 800dd5c:	370c      	adds	r7, #12
 800dd5e:	46bd      	mov	sp, r7
 800dd60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd64:	4770      	bx	lr
 800dd66:	bf00      	nop
 800dd68:	2000154c 	.word	0x2000154c

0800dd6c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800dd6c:	b580      	push	{r7, lr}
 800dd6e:	b086      	sub	sp, #24
 800dd70:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800dd72:	2300      	movs	r3, #0
 800dd74:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800dd76:	4b4f      	ldr	r3, [pc, #316]	; (800deb4 <xTaskIncrementTick+0x148>)
 800dd78:	681b      	ldr	r3, [r3, #0]
 800dd7a:	2b00      	cmp	r3, #0
 800dd7c:	f040 808f 	bne.w	800de9e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800dd80:	4b4d      	ldr	r3, [pc, #308]	; (800deb8 <xTaskIncrementTick+0x14c>)
 800dd82:	681b      	ldr	r3, [r3, #0]
 800dd84:	3301      	adds	r3, #1
 800dd86:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800dd88:	4a4b      	ldr	r2, [pc, #300]	; (800deb8 <xTaskIncrementTick+0x14c>)
 800dd8a:	693b      	ldr	r3, [r7, #16]
 800dd8c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800dd8e:	693b      	ldr	r3, [r7, #16]
 800dd90:	2b00      	cmp	r3, #0
 800dd92:	d120      	bne.n	800ddd6 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800dd94:	4b49      	ldr	r3, [pc, #292]	; (800debc <xTaskIncrementTick+0x150>)
 800dd96:	681b      	ldr	r3, [r3, #0]
 800dd98:	681b      	ldr	r3, [r3, #0]
 800dd9a:	2b00      	cmp	r3, #0
 800dd9c:	d00a      	beq.n	800ddb4 <xTaskIncrementTick+0x48>
	__asm volatile
 800dd9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dda2:	f383 8811 	msr	BASEPRI, r3
 800dda6:	f3bf 8f6f 	isb	sy
 800ddaa:	f3bf 8f4f 	dsb	sy
 800ddae:	603b      	str	r3, [r7, #0]
}
 800ddb0:	bf00      	nop
 800ddb2:	e7fe      	b.n	800ddb2 <xTaskIncrementTick+0x46>
 800ddb4:	4b41      	ldr	r3, [pc, #260]	; (800debc <xTaskIncrementTick+0x150>)
 800ddb6:	681b      	ldr	r3, [r3, #0]
 800ddb8:	60fb      	str	r3, [r7, #12]
 800ddba:	4b41      	ldr	r3, [pc, #260]	; (800dec0 <xTaskIncrementTick+0x154>)
 800ddbc:	681b      	ldr	r3, [r3, #0]
 800ddbe:	4a3f      	ldr	r2, [pc, #252]	; (800debc <xTaskIncrementTick+0x150>)
 800ddc0:	6013      	str	r3, [r2, #0]
 800ddc2:	4a3f      	ldr	r2, [pc, #252]	; (800dec0 <xTaskIncrementTick+0x154>)
 800ddc4:	68fb      	ldr	r3, [r7, #12]
 800ddc6:	6013      	str	r3, [r2, #0]
 800ddc8:	4b3e      	ldr	r3, [pc, #248]	; (800dec4 <xTaskIncrementTick+0x158>)
 800ddca:	681b      	ldr	r3, [r3, #0]
 800ddcc:	3301      	adds	r3, #1
 800ddce:	4a3d      	ldr	r2, [pc, #244]	; (800dec4 <xTaskIncrementTick+0x158>)
 800ddd0:	6013      	str	r3, [r2, #0]
 800ddd2:	f000 fadb 	bl	800e38c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800ddd6:	4b3c      	ldr	r3, [pc, #240]	; (800dec8 <xTaskIncrementTick+0x15c>)
 800ddd8:	681b      	ldr	r3, [r3, #0]
 800ddda:	693a      	ldr	r2, [r7, #16]
 800dddc:	429a      	cmp	r2, r3
 800ddde:	d349      	bcc.n	800de74 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800dde0:	4b36      	ldr	r3, [pc, #216]	; (800debc <xTaskIncrementTick+0x150>)
 800dde2:	681b      	ldr	r3, [r3, #0]
 800dde4:	681b      	ldr	r3, [r3, #0]
 800dde6:	2b00      	cmp	r3, #0
 800dde8:	d104      	bne.n	800ddf4 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ddea:	4b37      	ldr	r3, [pc, #220]	; (800dec8 <xTaskIncrementTick+0x15c>)
 800ddec:	f04f 32ff 	mov.w	r2, #4294967295
 800ddf0:	601a      	str	r2, [r3, #0]
					break;
 800ddf2:	e03f      	b.n	800de74 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ddf4:	4b31      	ldr	r3, [pc, #196]	; (800debc <xTaskIncrementTick+0x150>)
 800ddf6:	681b      	ldr	r3, [r3, #0]
 800ddf8:	68db      	ldr	r3, [r3, #12]
 800ddfa:	68db      	ldr	r3, [r3, #12]
 800ddfc:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800ddfe:	68bb      	ldr	r3, [r7, #8]
 800de00:	685b      	ldr	r3, [r3, #4]
 800de02:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800de04:	693a      	ldr	r2, [r7, #16]
 800de06:	687b      	ldr	r3, [r7, #4]
 800de08:	429a      	cmp	r2, r3
 800de0a:	d203      	bcs.n	800de14 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800de0c:	4a2e      	ldr	r2, [pc, #184]	; (800dec8 <xTaskIncrementTick+0x15c>)
 800de0e:	687b      	ldr	r3, [r7, #4]
 800de10:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800de12:	e02f      	b.n	800de74 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800de14:	68bb      	ldr	r3, [r7, #8]
 800de16:	3304      	adds	r3, #4
 800de18:	4618      	mov	r0, r3
 800de1a:	f7fe fd65 	bl	800c8e8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800de1e:	68bb      	ldr	r3, [r7, #8]
 800de20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800de22:	2b00      	cmp	r3, #0
 800de24:	d004      	beq.n	800de30 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800de26:	68bb      	ldr	r3, [r7, #8]
 800de28:	3318      	adds	r3, #24
 800de2a:	4618      	mov	r0, r3
 800de2c:	f7fe fd5c 	bl	800c8e8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800de30:	68bb      	ldr	r3, [r7, #8]
 800de32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800de34:	4b25      	ldr	r3, [pc, #148]	; (800decc <xTaskIncrementTick+0x160>)
 800de36:	681b      	ldr	r3, [r3, #0]
 800de38:	429a      	cmp	r2, r3
 800de3a:	d903      	bls.n	800de44 <xTaskIncrementTick+0xd8>
 800de3c:	68bb      	ldr	r3, [r7, #8]
 800de3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800de40:	4a22      	ldr	r2, [pc, #136]	; (800decc <xTaskIncrementTick+0x160>)
 800de42:	6013      	str	r3, [r2, #0]
 800de44:	68bb      	ldr	r3, [r7, #8]
 800de46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800de48:	4613      	mov	r3, r2
 800de4a:	009b      	lsls	r3, r3, #2
 800de4c:	4413      	add	r3, r2
 800de4e:	009b      	lsls	r3, r3, #2
 800de50:	4a1f      	ldr	r2, [pc, #124]	; (800ded0 <xTaskIncrementTick+0x164>)
 800de52:	441a      	add	r2, r3
 800de54:	68bb      	ldr	r3, [r7, #8]
 800de56:	3304      	adds	r3, #4
 800de58:	4619      	mov	r1, r3
 800de5a:	4610      	mov	r0, r2
 800de5c:	f7fe fce7 	bl	800c82e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800de60:	68bb      	ldr	r3, [r7, #8]
 800de62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800de64:	4b1b      	ldr	r3, [pc, #108]	; (800ded4 <xTaskIncrementTick+0x168>)
 800de66:	681b      	ldr	r3, [r3, #0]
 800de68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800de6a:	429a      	cmp	r2, r3
 800de6c:	d3b8      	bcc.n	800dde0 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800de6e:	2301      	movs	r3, #1
 800de70:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800de72:	e7b5      	b.n	800dde0 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800de74:	4b17      	ldr	r3, [pc, #92]	; (800ded4 <xTaskIncrementTick+0x168>)
 800de76:	681b      	ldr	r3, [r3, #0]
 800de78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800de7a:	4915      	ldr	r1, [pc, #84]	; (800ded0 <xTaskIncrementTick+0x164>)
 800de7c:	4613      	mov	r3, r2
 800de7e:	009b      	lsls	r3, r3, #2
 800de80:	4413      	add	r3, r2
 800de82:	009b      	lsls	r3, r3, #2
 800de84:	440b      	add	r3, r1
 800de86:	681b      	ldr	r3, [r3, #0]
 800de88:	2b01      	cmp	r3, #1
 800de8a:	d901      	bls.n	800de90 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800de8c:	2301      	movs	r3, #1
 800de8e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800de90:	4b11      	ldr	r3, [pc, #68]	; (800ded8 <xTaskIncrementTick+0x16c>)
 800de92:	681b      	ldr	r3, [r3, #0]
 800de94:	2b00      	cmp	r3, #0
 800de96:	d007      	beq.n	800dea8 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800de98:	2301      	movs	r3, #1
 800de9a:	617b      	str	r3, [r7, #20]
 800de9c:	e004      	b.n	800dea8 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800de9e:	4b0f      	ldr	r3, [pc, #60]	; (800dedc <xTaskIncrementTick+0x170>)
 800dea0:	681b      	ldr	r3, [r3, #0]
 800dea2:	3301      	adds	r3, #1
 800dea4:	4a0d      	ldr	r2, [pc, #52]	; (800dedc <xTaskIncrementTick+0x170>)
 800dea6:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800dea8:	697b      	ldr	r3, [r7, #20]
}
 800deaa:	4618      	mov	r0, r3
 800deac:	3718      	adds	r7, #24
 800deae:	46bd      	mov	sp, r7
 800deb0:	bd80      	pop	{r7, pc}
 800deb2:	bf00      	nop
 800deb4:	20001570 	.word	0x20001570
 800deb8:	2000154c 	.word	0x2000154c
 800debc:	20001500 	.word	0x20001500
 800dec0:	20001504 	.word	0x20001504
 800dec4:	20001560 	.word	0x20001560
 800dec8:	20001568 	.word	0x20001568
 800decc:	20001550 	.word	0x20001550
 800ded0:	20001078 	.word	0x20001078
 800ded4:	20001074 	.word	0x20001074
 800ded8:	2000155c 	.word	0x2000155c
 800dedc:	20001558 	.word	0x20001558

0800dee0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800dee0:	b480      	push	{r7}
 800dee2:	b085      	sub	sp, #20
 800dee4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800dee6:	4b2a      	ldr	r3, [pc, #168]	; (800df90 <vTaskSwitchContext+0xb0>)
 800dee8:	681b      	ldr	r3, [r3, #0]
 800deea:	2b00      	cmp	r3, #0
 800deec:	d003      	beq.n	800def6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800deee:	4b29      	ldr	r3, [pc, #164]	; (800df94 <vTaskSwitchContext+0xb4>)
 800def0:	2201      	movs	r2, #1
 800def2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800def4:	e046      	b.n	800df84 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800def6:	4b27      	ldr	r3, [pc, #156]	; (800df94 <vTaskSwitchContext+0xb4>)
 800def8:	2200      	movs	r2, #0
 800defa:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800defc:	4b26      	ldr	r3, [pc, #152]	; (800df98 <vTaskSwitchContext+0xb8>)
 800defe:	681b      	ldr	r3, [r3, #0]
 800df00:	60fb      	str	r3, [r7, #12]
 800df02:	e010      	b.n	800df26 <vTaskSwitchContext+0x46>
 800df04:	68fb      	ldr	r3, [r7, #12]
 800df06:	2b00      	cmp	r3, #0
 800df08:	d10a      	bne.n	800df20 <vTaskSwitchContext+0x40>
	__asm volatile
 800df0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800df0e:	f383 8811 	msr	BASEPRI, r3
 800df12:	f3bf 8f6f 	isb	sy
 800df16:	f3bf 8f4f 	dsb	sy
 800df1a:	607b      	str	r3, [r7, #4]
}
 800df1c:	bf00      	nop
 800df1e:	e7fe      	b.n	800df1e <vTaskSwitchContext+0x3e>
 800df20:	68fb      	ldr	r3, [r7, #12]
 800df22:	3b01      	subs	r3, #1
 800df24:	60fb      	str	r3, [r7, #12]
 800df26:	491d      	ldr	r1, [pc, #116]	; (800df9c <vTaskSwitchContext+0xbc>)
 800df28:	68fa      	ldr	r2, [r7, #12]
 800df2a:	4613      	mov	r3, r2
 800df2c:	009b      	lsls	r3, r3, #2
 800df2e:	4413      	add	r3, r2
 800df30:	009b      	lsls	r3, r3, #2
 800df32:	440b      	add	r3, r1
 800df34:	681b      	ldr	r3, [r3, #0]
 800df36:	2b00      	cmp	r3, #0
 800df38:	d0e4      	beq.n	800df04 <vTaskSwitchContext+0x24>
 800df3a:	68fa      	ldr	r2, [r7, #12]
 800df3c:	4613      	mov	r3, r2
 800df3e:	009b      	lsls	r3, r3, #2
 800df40:	4413      	add	r3, r2
 800df42:	009b      	lsls	r3, r3, #2
 800df44:	4a15      	ldr	r2, [pc, #84]	; (800df9c <vTaskSwitchContext+0xbc>)
 800df46:	4413      	add	r3, r2
 800df48:	60bb      	str	r3, [r7, #8]
 800df4a:	68bb      	ldr	r3, [r7, #8]
 800df4c:	685b      	ldr	r3, [r3, #4]
 800df4e:	685a      	ldr	r2, [r3, #4]
 800df50:	68bb      	ldr	r3, [r7, #8]
 800df52:	605a      	str	r2, [r3, #4]
 800df54:	68bb      	ldr	r3, [r7, #8]
 800df56:	685a      	ldr	r2, [r3, #4]
 800df58:	68bb      	ldr	r3, [r7, #8]
 800df5a:	3308      	adds	r3, #8
 800df5c:	429a      	cmp	r2, r3
 800df5e:	d104      	bne.n	800df6a <vTaskSwitchContext+0x8a>
 800df60:	68bb      	ldr	r3, [r7, #8]
 800df62:	685b      	ldr	r3, [r3, #4]
 800df64:	685a      	ldr	r2, [r3, #4]
 800df66:	68bb      	ldr	r3, [r7, #8]
 800df68:	605a      	str	r2, [r3, #4]
 800df6a:	68bb      	ldr	r3, [r7, #8]
 800df6c:	685b      	ldr	r3, [r3, #4]
 800df6e:	68db      	ldr	r3, [r3, #12]
 800df70:	4a0b      	ldr	r2, [pc, #44]	; (800dfa0 <vTaskSwitchContext+0xc0>)
 800df72:	6013      	str	r3, [r2, #0]
 800df74:	4a08      	ldr	r2, [pc, #32]	; (800df98 <vTaskSwitchContext+0xb8>)
 800df76:	68fb      	ldr	r3, [r7, #12]
 800df78:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800df7a:	4b09      	ldr	r3, [pc, #36]	; (800dfa0 <vTaskSwitchContext+0xc0>)
 800df7c:	681b      	ldr	r3, [r3, #0]
 800df7e:	3354      	adds	r3, #84	; 0x54
 800df80:	4a08      	ldr	r2, [pc, #32]	; (800dfa4 <vTaskSwitchContext+0xc4>)
 800df82:	6013      	str	r3, [r2, #0]
}
 800df84:	bf00      	nop
 800df86:	3714      	adds	r7, #20
 800df88:	46bd      	mov	sp, r7
 800df8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df8e:	4770      	bx	lr
 800df90:	20001570 	.word	0x20001570
 800df94:	2000155c 	.word	0x2000155c
 800df98:	20001550 	.word	0x20001550
 800df9c:	20001078 	.word	0x20001078
 800dfa0:	20001074 	.word	0x20001074
 800dfa4:	20000138 	.word	0x20000138

0800dfa8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800dfa8:	b580      	push	{r7, lr}
 800dfaa:	b084      	sub	sp, #16
 800dfac:	af00      	add	r7, sp, #0
 800dfae:	6078      	str	r0, [r7, #4]
 800dfb0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800dfb2:	687b      	ldr	r3, [r7, #4]
 800dfb4:	2b00      	cmp	r3, #0
 800dfb6:	d10a      	bne.n	800dfce <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800dfb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dfbc:	f383 8811 	msr	BASEPRI, r3
 800dfc0:	f3bf 8f6f 	isb	sy
 800dfc4:	f3bf 8f4f 	dsb	sy
 800dfc8:	60fb      	str	r3, [r7, #12]
}
 800dfca:	bf00      	nop
 800dfcc:	e7fe      	b.n	800dfcc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800dfce:	4b07      	ldr	r3, [pc, #28]	; (800dfec <vTaskPlaceOnEventList+0x44>)
 800dfd0:	681b      	ldr	r3, [r3, #0]
 800dfd2:	3318      	adds	r3, #24
 800dfd4:	4619      	mov	r1, r3
 800dfd6:	6878      	ldr	r0, [r7, #4]
 800dfd8:	f7fe fc4d 	bl	800c876 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800dfdc:	2101      	movs	r1, #1
 800dfde:	6838      	ldr	r0, [r7, #0]
 800dfe0:	f000 fb8e 	bl	800e700 <prvAddCurrentTaskToDelayedList>
}
 800dfe4:	bf00      	nop
 800dfe6:	3710      	adds	r7, #16
 800dfe8:	46bd      	mov	sp, r7
 800dfea:	bd80      	pop	{r7, pc}
 800dfec:	20001074 	.word	0x20001074

0800dff0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800dff0:	b580      	push	{r7, lr}
 800dff2:	b086      	sub	sp, #24
 800dff4:	af00      	add	r7, sp, #0
 800dff6:	60f8      	str	r0, [r7, #12]
 800dff8:	60b9      	str	r1, [r7, #8]
 800dffa:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800dffc:	68fb      	ldr	r3, [r7, #12]
 800dffe:	2b00      	cmp	r3, #0
 800e000:	d10a      	bne.n	800e018 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800e002:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e006:	f383 8811 	msr	BASEPRI, r3
 800e00a:	f3bf 8f6f 	isb	sy
 800e00e:	f3bf 8f4f 	dsb	sy
 800e012:	617b      	str	r3, [r7, #20]
}
 800e014:	bf00      	nop
 800e016:	e7fe      	b.n	800e016 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800e018:	4b0a      	ldr	r3, [pc, #40]	; (800e044 <vTaskPlaceOnEventListRestricted+0x54>)
 800e01a:	681b      	ldr	r3, [r3, #0]
 800e01c:	3318      	adds	r3, #24
 800e01e:	4619      	mov	r1, r3
 800e020:	68f8      	ldr	r0, [r7, #12]
 800e022:	f7fe fc04 	bl	800c82e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800e026:	687b      	ldr	r3, [r7, #4]
 800e028:	2b00      	cmp	r3, #0
 800e02a:	d002      	beq.n	800e032 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800e02c:	f04f 33ff 	mov.w	r3, #4294967295
 800e030:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800e032:	6879      	ldr	r1, [r7, #4]
 800e034:	68b8      	ldr	r0, [r7, #8]
 800e036:	f000 fb63 	bl	800e700 <prvAddCurrentTaskToDelayedList>
	}
 800e03a:	bf00      	nop
 800e03c:	3718      	adds	r7, #24
 800e03e:	46bd      	mov	sp, r7
 800e040:	bd80      	pop	{r7, pc}
 800e042:	bf00      	nop
 800e044:	20001074 	.word	0x20001074

0800e048 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800e048:	b580      	push	{r7, lr}
 800e04a:	b086      	sub	sp, #24
 800e04c:	af00      	add	r7, sp, #0
 800e04e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e050:	687b      	ldr	r3, [r7, #4]
 800e052:	68db      	ldr	r3, [r3, #12]
 800e054:	68db      	ldr	r3, [r3, #12]
 800e056:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800e058:	693b      	ldr	r3, [r7, #16]
 800e05a:	2b00      	cmp	r3, #0
 800e05c:	d10a      	bne.n	800e074 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800e05e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e062:	f383 8811 	msr	BASEPRI, r3
 800e066:	f3bf 8f6f 	isb	sy
 800e06a:	f3bf 8f4f 	dsb	sy
 800e06e:	60fb      	str	r3, [r7, #12]
}
 800e070:	bf00      	nop
 800e072:	e7fe      	b.n	800e072 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800e074:	693b      	ldr	r3, [r7, #16]
 800e076:	3318      	adds	r3, #24
 800e078:	4618      	mov	r0, r3
 800e07a:	f7fe fc35 	bl	800c8e8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e07e:	4b1e      	ldr	r3, [pc, #120]	; (800e0f8 <xTaskRemoveFromEventList+0xb0>)
 800e080:	681b      	ldr	r3, [r3, #0]
 800e082:	2b00      	cmp	r3, #0
 800e084:	d11d      	bne.n	800e0c2 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800e086:	693b      	ldr	r3, [r7, #16]
 800e088:	3304      	adds	r3, #4
 800e08a:	4618      	mov	r0, r3
 800e08c:	f7fe fc2c 	bl	800c8e8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800e090:	693b      	ldr	r3, [r7, #16]
 800e092:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e094:	4b19      	ldr	r3, [pc, #100]	; (800e0fc <xTaskRemoveFromEventList+0xb4>)
 800e096:	681b      	ldr	r3, [r3, #0]
 800e098:	429a      	cmp	r2, r3
 800e09a:	d903      	bls.n	800e0a4 <xTaskRemoveFromEventList+0x5c>
 800e09c:	693b      	ldr	r3, [r7, #16]
 800e09e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e0a0:	4a16      	ldr	r2, [pc, #88]	; (800e0fc <xTaskRemoveFromEventList+0xb4>)
 800e0a2:	6013      	str	r3, [r2, #0]
 800e0a4:	693b      	ldr	r3, [r7, #16]
 800e0a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e0a8:	4613      	mov	r3, r2
 800e0aa:	009b      	lsls	r3, r3, #2
 800e0ac:	4413      	add	r3, r2
 800e0ae:	009b      	lsls	r3, r3, #2
 800e0b0:	4a13      	ldr	r2, [pc, #76]	; (800e100 <xTaskRemoveFromEventList+0xb8>)
 800e0b2:	441a      	add	r2, r3
 800e0b4:	693b      	ldr	r3, [r7, #16]
 800e0b6:	3304      	adds	r3, #4
 800e0b8:	4619      	mov	r1, r3
 800e0ba:	4610      	mov	r0, r2
 800e0bc:	f7fe fbb7 	bl	800c82e <vListInsertEnd>
 800e0c0:	e005      	b.n	800e0ce <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800e0c2:	693b      	ldr	r3, [r7, #16]
 800e0c4:	3318      	adds	r3, #24
 800e0c6:	4619      	mov	r1, r3
 800e0c8:	480e      	ldr	r0, [pc, #56]	; (800e104 <xTaskRemoveFromEventList+0xbc>)
 800e0ca:	f7fe fbb0 	bl	800c82e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800e0ce:	693b      	ldr	r3, [r7, #16]
 800e0d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e0d2:	4b0d      	ldr	r3, [pc, #52]	; (800e108 <xTaskRemoveFromEventList+0xc0>)
 800e0d4:	681b      	ldr	r3, [r3, #0]
 800e0d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e0d8:	429a      	cmp	r2, r3
 800e0da:	d905      	bls.n	800e0e8 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800e0dc:	2301      	movs	r3, #1
 800e0de:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800e0e0:	4b0a      	ldr	r3, [pc, #40]	; (800e10c <xTaskRemoveFromEventList+0xc4>)
 800e0e2:	2201      	movs	r2, #1
 800e0e4:	601a      	str	r2, [r3, #0]
 800e0e6:	e001      	b.n	800e0ec <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800e0e8:	2300      	movs	r3, #0
 800e0ea:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800e0ec:	697b      	ldr	r3, [r7, #20]
}
 800e0ee:	4618      	mov	r0, r3
 800e0f0:	3718      	adds	r7, #24
 800e0f2:	46bd      	mov	sp, r7
 800e0f4:	bd80      	pop	{r7, pc}
 800e0f6:	bf00      	nop
 800e0f8:	20001570 	.word	0x20001570
 800e0fc:	20001550 	.word	0x20001550
 800e100:	20001078 	.word	0x20001078
 800e104:	20001508 	.word	0x20001508
 800e108:	20001074 	.word	0x20001074
 800e10c:	2000155c 	.word	0x2000155c

0800e110 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800e110:	b480      	push	{r7}
 800e112:	b083      	sub	sp, #12
 800e114:	af00      	add	r7, sp, #0
 800e116:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800e118:	4b06      	ldr	r3, [pc, #24]	; (800e134 <vTaskInternalSetTimeOutState+0x24>)
 800e11a:	681a      	ldr	r2, [r3, #0]
 800e11c:	687b      	ldr	r3, [r7, #4]
 800e11e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800e120:	4b05      	ldr	r3, [pc, #20]	; (800e138 <vTaskInternalSetTimeOutState+0x28>)
 800e122:	681a      	ldr	r2, [r3, #0]
 800e124:	687b      	ldr	r3, [r7, #4]
 800e126:	605a      	str	r2, [r3, #4]
}
 800e128:	bf00      	nop
 800e12a:	370c      	adds	r7, #12
 800e12c:	46bd      	mov	sp, r7
 800e12e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e132:	4770      	bx	lr
 800e134:	20001560 	.word	0x20001560
 800e138:	2000154c 	.word	0x2000154c

0800e13c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800e13c:	b580      	push	{r7, lr}
 800e13e:	b088      	sub	sp, #32
 800e140:	af00      	add	r7, sp, #0
 800e142:	6078      	str	r0, [r7, #4]
 800e144:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800e146:	687b      	ldr	r3, [r7, #4]
 800e148:	2b00      	cmp	r3, #0
 800e14a:	d10a      	bne.n	800e162 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800e14c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e150:	f383 8811 	msr	BASEPRI, r3
 800e154:	f3bf 8f6f 	isb	sy
 800e158:	f3bf 8f4f 	dsb	sy
 800e15c:	613b      	str	r3, [r7, #16]
}
 800e15e:	bf00      	nop
 800e160:	e7fe      	b.n	800e160 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800e162:	683b      	ldr	r3, [r7, #0]
 800e164:	2b00      	cmp	r3, #0
 800e166:	d10a      	bne.n	800e17e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800e168:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e16c:	f383 8811 	msr	BASEPRI, r3
 800e170:	f3bf 8f6f 	isb	sy
 800e174:	f3bf 8f4f 	dsb	sy
 800e178:	60fb      	str	r3, [r7, #12]
}
 800e17a:	bf00      	nop
 800e17c:	e7fe      	b.n	800e17c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800e17e:	f000 ff91 	bl	800f0a4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800e182:	4b1d      	ldr	r3, [pc, #116]	; (800e1f8 <xTaskCheckForTimeOut+0xbc>)
 800e184:	681b      	ldr	r3, [r3, #0]
 800e186:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800e188:	687b      	ldr	r3, [r7, #4]
 800e18a:	685b      	ldr	r3, [r3, #4]
 800e18c:	69ba      	ldr	r2, [r7, #24]
 800e18e:	1ad3      	subs	r3, r2, r3
 800e190:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800e192:	683b      	ldr	r3, [r7, #0]
 800e194:	681b      	ldr	r3, [r3, #0]
 800e196:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e19a:	d102      	bne.n	800e1a2 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800e19c:	2300      	movs	r3, #0
 800e19e:	61fb      	str	r3, [r7, #28]
 800e1a0:	e023      	b.n	800e1ea <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800e1a2:	687b      	ldr	r3, [r7, #4]
 800e1a4:	681a      	ldr	r2, [r3, #0]
 800e1a6:	4b15      	ldr	r3, [pc, #84]	; (800e1fc <xTaskCheckForTimeOut+0xc0>)
 800e1a8:	681b      	ldr	r3, [r3, #0]
 800e1aa:	429a      	cmp	r2, r3
 800e1ac:	d007      	beq.n	800e1be <xTaskCheckForTimeOut+0x82>
 800e1ae:	687b      	ldr	r3, [r7, #4]
 800e1b0:	685b      	ldr	r3, [r3, #4]
 800e1b2:	69ba      	ldr	r2, [r7, #24]
 800e1b4:	429a      	cmp	r2, r3
 800e1b6:	d302      	bcc.n	800e1be <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800e1b8:	2301      	movs	r3, #1
 800e1ba:	61fb      	str	r3, [r7, #28]
 800e1bc:	e015      	b.n	800e1ea <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800e1be:	683b      	ldr	r3, [r7, #0]
 800e1c0:	681b      	ldr	r3, [r3, #0]
 800e1c2:	697a      	ldr	r2, [r7, #20]
 800e1c4:	429a      	cmp	r2, r3
 800e1c6:	d20b      	bcs.n	800e1e0 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800e1c8:	683b      	ldr	r3, [r7, #0]
 800e1ca:	681a      	ldr	r2, [r3, #0]
 800e1cc:	697b      	ldr	r3, [r7, #20]
 800e1ce:	1ad2      	subs	r2, r2, r3
 800e1d0:	683b      	ldr	r3, [r7, #0]
 800e1d2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800e1d4:	6878      	ldr	r0, [r7, #4]
 800e1d6:	f7ff ff9b 	bl	800e110 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800e1da:	2300      	movs	r3, #0
 800e1dc:	61fb      	str	r3, [r7, #28]
 800e1de:	e004      	b.n	800e1ea <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800e1e0:	683b      	ldr	r3, [r7, #0]
 800e1e2:	2200      	movs	r2, #0
 800e1e4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800e1e6:	2301      	movs	r3, #1
 800e1e8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800e1ea:	f000 ff8b 	bl	800f104 <vPortExitCritical>

	return xReturn;
 800e1ee:	69fb      	ldr	r3, [r7, #28]
}
 800e1f0:	4618      	mov	r0, r3
 800e1f2:	3720      	adds	r7, #32
 800e1f4:	46bd      	mov	sp, r7
 800e1f6:	bd80      	pop	{r7, pc}
 800e1f8:	2000154c 	.word	0x2000154c
 800e1fc:	20001560 	.word	0x20001560

0800e200 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800e200:	b480      	push	{r7}
 800e202:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800e204:	4b03      	ldr	r3, [pc, #12]	; (800e214 <vTaskMissedYield+0x14>)
 800e206:	2201      	movs	r2, #1
 800e208:	601a      	str	r2, [r3, #0]
}
 800e20a:	bf00      	nop
 800e20c:	46bd      	mov	sp, r7
 800e20e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e212:	4770      	bx	lr
 800e214:	2000155c 	.word	0x2000155c

0800e218 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800e218:	b580      	push	{r7, lr}
 800e21a:	b082      	sub	sp, #8
 800e21c:	af00      	add	r7, sp, #0
 800e21e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800e220:	f000 f852 	bl	800e2c8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800e224:	4b06      	ldr	r3, [pc, #24]	; (800e240 <prvIdleTask+0x28>)
 800e226:	681b      	ldr	r3, [r3, #0]
 800e228:	2b01      	cmp	r3, #1
 800e22a:	d9f9      	bls.n	800e220 <prvIdleTask+0x8>
			{
				taskYIELD();
 800e22c:	4b05      	ldr	r3, [pc, #20]	; (800e244 <prvIdleTask+0x2c>)
 800e22e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e232:	601a      	str	r2, [r3, #0]
 800e234:	f3bf 8f4f 	dsb	sy
 800e238:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800e23c:	e7f0      	b.n	800e220 <prvIdleTask+0x8>
 800e23e:	bf00      	nop
 800e240:	20001078 	.word	0x20001078
 800e244:	e000ed04 	.word	0xe000ed04

0800e248 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800e248:	b580      	push	{r7, lr}
 800e24a:	b082      	sub	sp, #8
 800e24c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e24e:	2300      	movs	r3, #0
 800e250:	607b      	str	r3, [r7, #4]
 800e252:	e00c      	b.n	800e26e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800e254:	687a      	ldr	r2, [r7, #4]
 800e256:	4613      	mov	r3, r2
 800e258:	009b      	lsls	r3, r3, #2
 800e25a:	4413      	add	r3, r2
 800e25c:	009b      	lsls	r3, r3, #2
 800e25e:	4a12      	ldr	r2, [pc, #72]	; (800e2a8 <prvInitialiseTaskLists+0x60>)
 800e260:	4413      	add	r3, r2
 800e262:	4618      	mov	r0, r3
 800e264:	f7fe fab6 	bl	800c7d4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e268:	687b      	ldr	r3, [r7, #4]
 800e26a:	3301      	adds	r3, #1
 800e26c:	607b      	str	r3, [r7, #4]
 800e26e:	687b      	ldr	r3, [r7, #4]
 800e270:	2b37      	cmp	r3, #55	; 0x37
 800e272:	d9ef      	bls.n	800e254 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800e274:	480d      	ldr	r0, [pc, #52]	; (800e2ac <prvInitialiseTaskLists+0x64>)
 800e276:	f7fe faad 	bl	800c7d4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800e27a:	480d      	ldr	r0, [pc, #52]	; (800e2b0 <prvInitialiseTaskLists+0x68>)
 800e27c:	f7fe faaa 	bl	800c7d4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800e280:	480c      	ldr	r0, [pc, #48]	; (800e2b4 <prvInitialiseTaskLists+0x6c>)
 800e282:	f7fe faa7 	bl	800c7d4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800e286:	480c      	ldr	r0, [pc, #48]	; (800e2b8 <prvInitialiseTaskLists+0x70>)
 800e288:	f7fe faa4 	bl	800c7d4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800e28c:	480b      	ldr	r0, [pc, #44]	; (800e2bc <prvInitialiseTaskLists+0x74>)
 800e28e:	f7fe faa1 	bl	800c7d4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800e292:	4b0b      	ldr	r3, [pc, #44]	; (800e2c0 <prvInitialiseTaskLists+0x78>)
 800e294:	4a05      	ldr	r2, [pc, #20]	; (800e2ac <prvInitialiseTaskLists+0x64>)
 800e296:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800e298:	4b0a      	ldr	r3, [pc, #40]	; (800e2c4 <prvInitialiseTaskLists+0x7c>)
 800e29a:	4a05      	ldr	r2, [pc, #20]	; (800e2b0 <prvInitialiseTaskLists+0x68>)
 800e29c:	601a      	str	r2, [r3, #0]
}
 800e29e:	bf00      	nop
 800e2a0:	3708      	adds	r7, #8
 800e2a2:	46bd      	mov	sp, r7
 800e2a4:	bd80      	pop	{r7, pc}
 800e2a6:	bf00      	nop
 800e2a8:	20001078 	.word	0x20001078
 800e2ac:	200014d8 	.word	0x200014d8
 800e2b0:	200014ec 	.word	0x200014ec
 800e2b4:	20001508 	.word	0x20001508
 800e2b8:	2000151c 	.word	0x2000151c
 800e2bc:	20001534 	.word	0x20001534
 800e2c0:	20001500 	.word	0x20001500
 800e2c4:	20001504 	.word	0x20001504

0800e2c8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800e2c8:	b580      	push	{r7, lr}
 800e2ca:	b082      	sub	sp, #8
 800e2cc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e2ce:	e019      	b.n	800e304 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800e2d0:	f000 fee8 	bl	800f0a4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e2d4:	4b10      	ldr	r3, [pc, #64]	; (800e318 <prvCheckTasksWaitingTermination+0x50>)
 800e2d6:	68db      	ldr	r3, [r3, #12]
 800e2d8:	68db      	ldr	r3, [r3, #12]
 800e2da:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e2dc:	687b      	ldr	r3, [r7, #4]
 800e2de:	3304      	adds	r3, #4
 800e2e0:	4618      	mov	r0, r3
 800e2e2:	f7fe fb01 	bl	800c8e8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800e2e6:	4b0d      	ldr	r3, [pc, #52]	; (800e31c <prvCheckTasksWaitingTermination+0x54>)
 800e2e8:	681b      	ldr	r3, [r3, #0]
 800e2ea:	3b01      	subs	r3, #1
 800e2ec:	4a0b      	ldr	r2, [pc, #44]	; (800e31c <prvCheckTasksWaitingTermination+0x54>)
 800e2ee:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800e2f0:	4b0b      	ldr	r3, [pc, #44]	; (800e320 <prvCheckTasksWaitingTermination+0x58>)
 800e2f2:	681b      	ldr	r3, [r3, #0]
 800e2f4:	3b01      	subs	r3, #1
 800e2f6:	4a0a      	ldr	r2, [pc, #40]	; (800e320 <prvCheckTasksWaitingTermination+0x58>)
 800e2f8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800e2fa:	f000 ff03 	bl	800f104 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800e2fe:	6878      	ldr	r0, [r7, #4]
 800e300:	f000 f810 	bl	800e324 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e304:	4b06      	ldr	r3, [pc, #24]	; (800e320 <prvCheckTasksWaitingTermination+0x58>)
 800e306:	681b      	ldr	r3, [r3, #0]
 800e308:	2b00      	cmp	r3, #0
 800e30a:	d1e1      	bne.n	800e2d0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800e30c:	bf00      	nop
 800e30e:	bf00      	nop
 800e310:	3708      	adds	r7, #8
 800e312:	46bd      	mov	sp, r7
 800e314:	bd80      	pop	{r7, pc}
 800e316:	bf00      	nop
 800e318:	2000151c 	.word	0x2000151c
 800e31c:	20001548 	.word	0x20001548
 800e320:	20001530 	.word	0x20001530

0800e324 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800e324:	b580      	push	{r7, lr}
 800e326:	b084      	sub	sp, #16
 800e328:	af00      	add	r7, sp, #0
 800e32a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800e32c:	687b      	ldr	r3, [r7, #4]
 800e32e:	3354      	adds	r3, #84	; 0x54
 800e330:	4618      	mov	r0, r3
 800e332:	f002 f827 	bl	8010384 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800e336:	687b      	ldr	r3, [r7, #4]
 800e338:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800e33c:	2b00      	cmp	r3, #0
 800e33e:	d108      	bne.n	800e352 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800e340:	687b      	ldr	r3, [r7, #4]
 800e342:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e344:	4618      	mov	r0, r3
 800e346:	f001 f89b 	bl	800f480 <vPortFree>
				vPortFree( pxTCB );
 800e34a:	6878      	ldr	r0, [r7, #4]
 800e34c:	f001 f898 	bl	800f480 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800e350:	e018      	b.n	800e384 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800e352:	687b      	ldr	r3, [r7, #4]
 800e354:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800e358:	2b01      	cmp	r3, #1
 800e35a:	d103      	bne.n	800e364 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800e35c:	6878      	ldr	r0, [r7, #4]
 800e35e:	f001 f88f 	bl	800f480 <vPortFree>
	}
 800e362:	e00f      	b.n	800e384 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800e364:	687b      	ldr	r3, [r7, #4]
 800e366:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800e36a:	2b02      	cmp	r3, #2
 800e36c:	d00a      	beq.n	800e384 <prvDeleteTCB+0x60>
	__asm volatile
 800e36e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e372:	f383 8811 	msr	BASEPRI, r3
 800e376:	f3bf 8f6f 	isb	sy
 800e37a:	f3bf 8f4f 	dsb	sy
 800e37e:	60fb      	str	r3, [r7, #12]
}
 800e380:	bf00      	nop
 800e382:	e7fe      	b.n	800e382 <prvDeleteTCB+0x5e>
	}
 800e384:	bf00      	nop
 800e386:	3710      	adds	r7, #16
 800e388:	46bd      	mov	sp, r7
 800e38a:	bd80      	pop	{r7, pc}

0800e38c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800e38c:	b480      	push	{r7}
 800e38e:	b083      	sub	sp, #12
 800e390:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e392:	4b0c      	ldr	r3, [pc, #48]	; (800e3c4 <prvResetNextTaskUnblockTime+0x38>)
 800e394:	681b      	ldr	r3, [r3, #0]
 800e396:	681b      	ldr	r3, [r3, #0]
 800e398:	2b00      	cmp	r3, #0
 800e39a:	d104      	bne.n	800e3a6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800e39c:	4b0a      	ldr	r3, [pc, #40]	; (800e3c8 <prvResetNextTaskUnblockTime+0x3c>)
 800e39e:	f04f 32ff 	mov.w	r2, #4294967295
 800e3a2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800e3a4:	e008      	b.n	800e3b8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e3a6:	4b07      	ldr	r3, [pc, #28]	; (800e3c4 <prvResetNextTaskUnblockTime+0x38>)
 800e3a8:	681b      	ldr	r3, [r3, #0]
 800e3aa:	68db      	ldr	r3, [r3, #12]
 800e3ac:	68db      	ldr	r3, [r3, #12]
 800e3ae:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800e3b0:	687b      	ldr	r3, [r7, #4]
 800e3b2:	685b      	ldr	r3, [r3, #4]
 800e3b4:	4a04      	ldr	r2, [pc, #16]	; (800e3c8 <prvResetNextTaskUnblockTime+0x3c>)
 800e3b6:	6013      	str	r3, [r2, #0]
}
 800e3b8:	bf00      	nop
 800e3ba:	370c      	adds	r7, #12
 800e3bc:	46bd      	mov	sp, r7
 800e3be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3c2:	4770      	bx	lr
 800e3c4:	20001500 	.word	0x20001500
 800e3c8:	20001568 	.word	0x20001568

0800e3cc <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800e3cc:	b480      	push	{r7}
 800e3ce:	b083      	sub	sp, #12
 800e3d0:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800e3d2:	4b05      	ldr	r3, [pc, #20]	; (800e3e8 <xTaskGetCurrentTaskHandle+0x1c>)
 800e3d4:	681b      	ldr	r3, [r3, #0]
 800e3d6:	607b      	str	r3, [r7, #4]

		return xReturn;
 800e3d8:	687b      	ldr	r3, [r7, #4]
	}
 800e3da:	4618      	mov	r0, r3
 800e3dc:	370c      	adds	r7, #12
 800e3de:	46bd      	mov	sp, r7
 800e3e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3e4:	4770      	bx	lr
 800e3e6:	bf00      	nop
 800e3e8:	20001074 	.word	0x20001074

0800e3ec <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800e3ec:	b480      	push	{r7}
 800e3ee:	b083      	sub	sp, #12
 800e3f0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800e3f2:	4b0b      	ldr	r3, [pc, #44]	; (800e420 <xTaskGetSchedulerState+0x34>)
 800e3f4:	681b      	ldr	r3, [r3, #0]
 800e3f6:	2b00      	cmp	r3, #0
 800e3f8:	d102      	bne.n	800e400 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800e3fa:	2301      	movs	r3, #1
 800e3fc:	607b      	str	r3, [r7, #4]
 800e3fe:	e008      	b.n	800e412 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e400:	4b08      	ldr	r3, [pc, #32]	; (800e424 <xTaskGetSchedulerState+0x38>)
 800e402:	681b      	ldr	r3, [r3, #0]
 800e404:	2b00      	cmp	r3, #0
 800e406:	d102      	bne.n	800e40e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800e408:	2302      	movs	r3, #2
 800e40a:	607b      	str	r3, [r7, #4]
 800e40c:	e001      	b.n	800e412 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800e40e:	2300      	movs	r3, #0
 800e410:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800e412:	687b      	ldr	r3, [r7, #4]
	}
 800e414:	4618      	mov	r0, r3
 800e416:	370c      	adds	r7, #12
 800e418:	46bd      	mov	sp, r7
 800e41a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e41e:	4770      	bx	lr
 800e420:	20001554 	.word	0x20001554
 800e424:	20001570 	.word	0x20001570

0800e428 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800e428:	b580      	push	{r7, lr}
 800e42a:	b084      	sub	sp, #16
 800e42c:	af00      	add	r7, sp, #0
 800e42e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800e430:	687b      	ldr	r3, [r7, #4]
 800e432:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800e434:	2300      	movs	r3, #0
 800e436:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800e438:	687b      	ldr	r3, [r7, #4]
 800e43a:	2b00      	cmp	r3, #0
 800e43c:	d051      	beq.n	800e4e2 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800e43e:	68bb      	ldr	r3, [r7, #8]
 800e440:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e442:	4b2a      	ldr	r3, [pc, #168]	; (800e4ec <xTaskPriorityInherit+0xc4>)
 800e444:	681b      	ldr	r3, [r3, #0]
 800e446:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e448:	429a      	cmp	r2, r3
 800e44a:	d241      	bcs.n	800e4d0 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800e44c:	68bb      	ldr	r3, [r7, #8]
 800e44e:	699b      	ldr	r3, [r3, #24]
 800e450:	2b00      	cmp	r3, #0
 800e452:	db06      	blt.n	800e462 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e454:	4b25      	ldr	r3, [pc, #148]	; (800e4ec <xTaskPriorityInherit+0xc4>)
 800e456:	681b      	ldr	r3, [r3, #0]
 800e458:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e45a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800e45e:	68bb      	ldr	r3, [r7, #8]
 800e460:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800e462:	68bb      	ldr	r3, [r7, #8]
 800e464:	6959      	ldr	r1, [r3, #20]
 800e466:	68bb      	ldr	r3, [r7, #8]
 800e468:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e46a:	4613      	mov	r3, r2
 800e46c:	009b      	lsls	r3, r3, #2
 800e46e:	4413      	add	r3, r2
 800e470:	009b      	lsls	r3, r3, #2
 800e472:	4a1f      	ldr	r2, [pc, #124]	; (800e4f0 <xTaskPriorityInherit+0xc8>)
 800e474:	4413      	add	r3, r2
 800e476:	4299      	cmp	r1, r3
 800e478:	d122      	bne.n	800e4c0 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e47a:	68bb      	ldr	r3, [r7, #8]
 800e47c:	3304      	adds	r3, #4
 800e47e:	4618      	mov	r0, r3
 800e480:	f7fe fa32 	bl	800c8e8 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800e484:	4b19      	ldr	r3, [pc, #100]	; (800e4ec <xTaskPriorityInherit+0xc4>)
 800e486:	681b      	ldr	r3, [r3, #0]
 800e488:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e48a:	68bb      	ldr	r3, [r7, #8]
 800e48c:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800e48e:	68bb      	ldr	r3, [r7, #8]
 800e490:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e492:	4b18      	ldr	r3, [pc, #96]	; (800e4f4 <xTaskPriorityInherit+0xcc>)
 800e494:	681b      	ldr	r3, [r3, #0]
 800e496:	429a      	cmp	r2, r3
 800e498:	d903      	bls.n	800e4a2 <xTaskPriorityInherit+0x7a>
 800e49a:	68bb      	ldr	r3, [r7, #8]
 800e49c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e49e:	4a15      	ldr	r2, [pc, #84]	; (800e4f4 <xTaskPriorityInherit+0xcc>)
 800e4a0:	6013      	str	r3, [r2, #0]
 800e4a2:	68bb      	ldr	r3, [r7, #8]
 800e4a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e4a6:	4613      	mov	r3, r2
 800e4a8:	009b      	lsls	r3, r3, #2
 800e4aa:	4413      	add	r3, r2
 800e4ac:	009b      	lsls	r3, r3, #2
 800e4ae:	4a10      	ldr	r2, [pc, #64]	; (800e4f0 <xTaskPriorityInherit+0xc8>)
 800e4b0:	441a      	add	r2, r3
 800e4b2:	68bb      	ldr	r3, [r7, #8]
 800e4b4:	3304      	adds	r3, #4
 800e4b6:	4619      	mov	r1, r3
 800e4b8:	4610      	mov	r0, r2
 800e4ba:	f7fe f9b8 	bl	800c82e <vListInsertEnd>
 800e4be:	e004      	b.n	800e4ca <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800e4c0:	4b0a      	ldr	r3, [pc, #40]	; (800e4ec <xTaskPriorityInherit+0xc4>)
 800e4c2:	681b      	ldr	r3, [r3, #0]
 800e4c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e4c6:	68bb      	ldr	r3, [r7, #8]
 800e4c8:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800e4ca:	2301      	movs	r3, #1
 800e4cc:	60fb      	str	r3, [r7, #12]
 800e4ce:	e008      	b.n	800e4e2 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800e4d0:	68bb      	ldr	r3, [r7, #8]
 800e4d2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800e4d4:	4b05      	ldr	r3, [pc, #20]	; (800e4ec <xTaskPriorityInherit+0xc4>)
 800e4d6:	681b      	ldr	r3, [r3, #0]
 800e4d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e4da:	429a      	cmp	r2, r3
 800e4dc:	d201      	bcs.n	800e4e2 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800e4de:	2301      	movs	r3, #1
 800e4e0:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800e4e2:	68fb      	ldr	r3, [r7, #12]
	}
 800e4e4:	4618      	mov	r0, r3
 800e4e6:	3710      	adds	r7, #16
 800e4e8:	46bd      	mov	sp, r7
 800e4ea:	bd80      	pop	{r7, pc}
 800e4ec:	20001074 	.word	0x20001074
 800e4f0:	20001078 	.word	0x20001078
 800e4f4:	20001550 	.word	0x20001550

0800e4f8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800e4f8:	b580      	push	{r7, lr}
 800e4fa:	b086      	sub	sp, #24
 800e4fc:	af00      	add	r7, sp, #0
 800e4fe:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800e500:	687b      	ldr	r3, [r7, #4]
 800e502:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800e504:	2300      	movs	r3, #0
 800e506:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800e508:	687b      	ldr	r3, [r7, #4]
 800e50a:	2b00      	cmp	r3, #0
 800e50c:	d056      	beq.n	800e5bc <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800e50e:	4b2e      	ldr	r3, [pc, #184]	; (800e5c8 <xTaskPriorityDisinherit+0xd0>)
 800e510:	681b      	ldr	r3, [r3, #0]
 800e512:	693a      	ldr	r2, [r7, #16]
 800e514:	429a      	cmp	r2, r3
 800e516:	d00a      	beq.n	800e52e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800e518:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e51c:	f383 8811 	msr	BASEPRI, r3
 800e520:	f3bf 8f6f 	isb	sy
 800e524:	f3bf 8f4f 	dsb	sy
 800e528:	60fb      	str	r3, [r7, #12]
}
 800e52a:	bf00      	nop
 800e52c:	e7fe      	b.n	800e52c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800e52e:	693b      	ldr	r3, [r7, #16]
 800e530:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e532:	2b00      	cmp	r3, #0
 800e534:	d10a      	bne.n	800e54c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800e536:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e53a:	f383 8811 	msr	BASEPRI, r3
 800e53e:	f3bf 8f6f 	isb	sy
 800e542:	f3bf 8f4f 	dsb	sy
 800e546:	60bb      	str	r3, [r7, #8]
}
 800e548:	bf00      	nop
 800e54a:	e7fe      	b.n	800e54a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800e54c:	693b      	ldr	r3, [r7, #16]
 800e54e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e550:	1e5a      	subs	r2, r3, #1
 800e552:	693b      	ldr	r3, [r7, #16]
 800e554:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800e556:	693b      	ldr	r3, [r7, #16]
 800e558:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e55a:	693b      	ldr	r3, [r7, #16]
 800e55c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e55e:	429a      	cmp	r2, r3
 800e560:	d02c      	beq.n	800e5bc <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800e562:	693b      	ldr	r3, [r7, #16]
 800e564:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e566:	2b00      	cmp	r3, #0
 800e568:	d128      	bne.n	800e5bc <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e56a:	693b      	ldr	r3, [r7, #16]
 800e56c:	3304      	adds	r3, #4
 800e56e:	4618      	mov	r0, r3
 800e570:	f7fe f9ba 	bl	800c8e8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800e574:	693b      	ldr	r3, [r7, #16]
 800e576:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800e578:	693b      	ldr	r3, [r7, #16]
 800e57a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e57c:	693b      	ldr	r3, [r7, #16]
 800e57e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e580:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800e584:	693b      	ldr	r3, [r7, #16]
 800e586:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800e588:	693b      	ldr	r3, [r7, #16]
 800e58a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e58c:	4b0f      	ldr	r3, [pc, #60]	; (800e5cc <xTaskPriorityDisinherit+0xd4>)
 800e58e:	681b      	ldr	r3, [r3, #0]
 800e590:	429a      	cmp	r2, r3
 800e592:	d903      	bls.n	800e59c <xTaskPriorityDisinherit+0xa4>
 800e594:	693b      	ldr	r3, [r7, #16]
 800e596:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e598:	4a0c      	ldr	r2, [pc, #48]	; (800e5cc <xTaskPriorityDisinherit+0xd4>)
 800e59a:	6013      	str	r3, [r2, #0]
 800e59c:	693b      	ldr	r3, [r7, #16]
 800e59e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e5a0:	4613      	mov	r3, r2
 800e5a2:	009b      	lsls	r3, r3, #2
 800e5a4:	4413      	add	r3, r2
 800e5a6:	009b      	lsls	r3, r3, #2
 800e5a8:	4a09      	ldr	r2, [pc, #36]	; (800e5d0 <xTaskPriorityDisinherit+0xd8>)
 800e5aa:	441a      	add	r2, r3
 800e5ac:	693b      	ldr	r3, [r7, #16]
 800e5ae:	3304      	adds	r3, #4
 800e5b0:	4619      	mov	r1, r3
 800e5b2:	4610      	mov	r0, r2
 800e5b4:	f7fe f93b 	bl	800c82e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800e5b8:	2301      	movs	r3, #1
 800e5ba:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800e5bc:	697b      	ldr	r3, [r7, #20]
	}
 800e5be:	4618      	mov	r0, r3
 800e5c0:	3718      	adds	r7, #24
 800e5c2:	46bd      	mov	sp, r7
 800e5c4:	bd80      	pop	{r7, pc}
 800e5c6:	bf00      	nop
 800e5c8:	20001074 	.word	0x20001074
 800e5cc:	20001550 	.word	0x20001550
 800e5d0:	20001078 	.word	0x20001078

0800e5d4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800e5d4:	b580      	push	{r7, lr}
 800e5d6:	b088      	sub	sp, #32
 800e5d8:	af00      	add	r7, sp, #0
 800e5da:	6078      	str	r0, [r7, #4]
 800e5dc:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800e5de:	687b      	ldr	r3, [r7, #4]
 800e5e0:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800e5e2:	2301      	movs	r3, #1
 800e5e4:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800e5e6:	687b      	ldr	r3, [r7, #4]
 800e5e8:	2b00      	cmp	r3, #0
 800e5ea:	d06a      	beq.n	800e6c2 <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800e5ec:	69bb      	ldr	r3, [r7, #24]
 800e5ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e5f0:	2b00      	cmp	r3, #0
 800e5f2:	d10a      	bne.n	800e60a <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800e5f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e5f8:	f383 8811 	msr	BASEPRI, r3
 800e5fc:	f3bf 8f6f 	isb	sy
 800e600:	f3bf 8f4f 	dsb	sy
 800e604:	60fb      	str	r3, [r7, #12]
}
 800e606:	bf00      	nop
 800e608:	e7fe      	b.n	800e608 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800e60a:	69bb      	ldr	r3, [r7, #24]
 800e60c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e60e:	683a      	ldr	r2, [r7, #0]
 800e610:	429a      	cmp	r2, r3
 800e612:	d902      	bls.n	800e61a <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800e614:	683b      	ldr	r3, [r7, #0]
 800e616:	61fb      	str	r3, [r7, #28]
 800e618:	e002      	b.n	800e620 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800e61a:	69bb      	ldr	r3, [r7, #24]
 800e61c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e61e:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800e620:	69bb      	ldr	r3, [r7, #24]
 800e622:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e624:	69fa      	ldr	r2, [r7, #28]
 800e626:	429a      	cmp	r2, r3
 800e628:	d04b      	beq.n	800e6c2 <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800e62a:	69bb      	ldr	r3, [r7, #24]
 800e62c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e62e:	697a      	ldr	r2, [r7, #20]
 800e630:	429a      	cmp	r2, r3
 800e632:	d146      	bne.n	800e6c2 <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800e634:	4b25      	ldr	r3, [pc, #148]	; (800e6cc <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 800e636:	681b      	ldr	r3, [r3, #0]
 800e638:	69ba      	ldr	r2, [r7, #24]
 800e63a:	429a      	cmp	r2, r3
 800e63c:	d10a      	bne.n	800e654 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800e63e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e642:	f383 8811 	msr	BASEPRI, r3
 800e646:	f3bf 8f6f 	isb	sy
 800e64a:	f3bf 8f4f 	dsb	sy
 800e64e:	60bb      	str	r3, [r7, #8]
}
 800e650:	bf00      	nop
 800e652:	e7fe      	b.n	800e652 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800e654:	69bb      	ldr	r3, [r7, #24]
 800e656:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e658:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800e65a:	69bb      	ldr	r3, [r7, #24]
 800e65c:	69fa      	ldr	r2, [r7, #28]
 800e65e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800e660:	69bb      	ldr	r3, [r7, #24]
 800e662:	699b      	ldr	r3, [r3, #24]
 800e664:	2b00      	cmp	r3, #0
 800e666:	db04      	blt.n	800e672 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e668:	69fb      	ldr	r3, [r7, #28]
 800e66a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800e66e:	69bb      	ldr	r3, [r7, #24]
 800e670:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800e672:	69bb      	ldr	r3, [r7, #24]
 800e674:	6959      	ldr	r1, [r3, #20]
 800e676:	693a      	ldr	r2, [r7, #16]
 800e678:	4613      	mov	r3, r2
 800e67a:	009b      	lsls	r3, r3, #2
 800e67c:	4413      	add	r3, r2
 800e67e:	009b      	lsls	r3, r3, #2
 800e680:	4a13      	ldr	r2, [pc, #76]	; (800e6d0 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800e682:	4413      	add	r3, r2
 800e684:	4299      	cmp	r1, r3
 800e686:	d11c      	bne.n	800e6c2 <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e688:	69bb      	ldr	r3, [r7, #24]
 800e68a:	3304      	adds	r3, #4
 800e68c:	4618      	mov	r0, r3
 800e68e:	f7fe f92b 	bl	800c8e8 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800e692:	69bb      	ldr	r3, [r7, #24]
 800e694:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e696:	4b0f      	ldr	r3, [pc, #60]	; (800e6d4 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800e698:	681b      	ldr	r3, [r3, #0]
 800e69a:	429a      	cmp	r2, r3
 800e69c:	d903      	bls.n	800e6a6 <vTaskPriorityDisinheritAfterTimeout+0xd2>
 800e69e:	69bb      	ldr	r3, [r7, #24]
 800e6a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e6a2:	4a0c      	ldr	r2, [pc, #48]	; (800e6d4 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800e6a4:	6013      	str	r3, [r2, #0]
 800e6a6:	69bb      	ldr	r3, [r7, #24]
 800e6a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e6aa:	4613      	mov	r3, r2
 800e6ac:	009b      	lsls	r3, r3, #2
 800e6ae:	4413      	add	r3, r2
 800e6b0:	009b      	lsls	r3, r3, #2
 800e6b2:	4a07      	ldr	r2, [pc, #28]	; (800e6d0 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800e6b4:	441a      	add	r2, r3
 800e6b6:	69bb      	ldr	r3, [r7, #24]
 800e6b8:	3304      	adds	r3, #4
 800e6ba:	4619      	mov	r1, r3
 800e6bc:	4610      	mov	r0, r2
 800e6be:	f7fe f8b6 	bl	800c82e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800e6c2:	bf00      	nop
 800e6c4:	3720      	adds	r7, #32
 800e6c6:	46bd      	mov	sp, r7
 800e6c8:	bd80      	pop	{r7, pc}
 800e6ca:	bf00      	nop
 800e6cc:	20001074 	.word	0x20001074
 800e6d0:	20001078 	.word	0x20001078
 800e6d4:	20001550 	.word	0x20001550

0800e6d8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800e6d8:	b480      	push	{r7}
 800e6da:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800e6dc:	4b07      	ldr	r3, [pc, #28]	; (800e6fc <pvTaskIncrementMutexHeldCount+0x24>)
 800e6de:	681b      	ldr	r3, [r3, #0]
 800e6e0:	2b00      	cmp	r3, #0
 800e6e2:	d004      	beq.n	800e6ee <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800e6e4:	4b05      	ldr	r3, [pc, #20]	; (800e6fc <pvTaskIncrementMutexHeldCount+0x24>)
 800e6e6:	681b      	ldr	r3, [r3, #0]
 800e6e8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800e6ea:	3201      	adds	r2, #1
 800e6ec:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800e6ee:	4b03      	ldr	r3, [pc, #12]	; (800e6fc <pvTaskIncrementMutexHeldCount+0x24>)
 800e6f0:	681b      	ldr	r3, [r3, #0]
	}
 800e6f2:	4618      	mov	r0, r3
 800e6f4:	46bd      	mov	sp, r7
 800e6f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6fa:	4770      	bx	lr
 800e6fc:	20001074 	.word	0x20001074

0800e700 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800e700:	b580      	push	{r7, lr}
 800e702:	b084      	sub	sp, #16
 800e704:	af00      	add	r7, sp, #0
 800e706:	6078      	str	r0, [r7, #4]
 800e708:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800e70a:	4b21      	ldr	r3, [pc, #132]	; (800e790 <prvAddCurrentTaskToDelayedList+0x90>)
 800e70c:	681b      	ldr	r3, [r3, #0]
 800e70e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e710:	4b20      	ldr	r3, [pc, #128]	; (800e794 <prvAddCurrentTaskToDelayedList+0x94>)
 800e712:	681b      	ldr	r3, [r3, #0]
 800e714:	3304      	adds	r3, #4
 800e716:	4618      	mov	r0, r3
 800e718:	f7fe f8e6 	bl	800c8e8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800e71c:	687b      	ldr	r3, [r7, #4]
 800e71e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e722:	d10a      	bne.n	800e73a <prvAddCurrentTaskToDelayedList+0x3a>
 800e724:	683b      	ldr	r3, [r7, #0]
 800e726:	2b00      	cmp	r3, #0
 800e728:	d007      	beq.n	800e73a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e72a:	4b1a      	ldr	r3, [pc, #104]	; (800e794 <prvAddCurrentTaskToDelayedList+0x94>)
 800e72c:	681b      	ldr	r3, [r3, #0]
 800e72e:	3304      	adds	r3, #4
 800e730:	4619      	mov	r1, r3
 800e732:	4819      	ldr	r0, [pc, #100]	; (800e798 <prvAddCurrentTaskToDelayedList+0x98>)
 800e734:	f7fe f87b 	bl	800c82e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800e738:	e026      	b.n	800e788 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800e73a:	68fa      	ldr	r2, [r7, #12]
 800e73c:	687b      	ldr	r3, [r7, #4]
 800e73e:	4413      	add	r3, r2
 800e740:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800e742:	4b14      	ldr	r3, [pc, #80]	; (800e794 <prvAddCurrentTaskToDelayedList+0x94>)
 800e744:	681b      	ldr	r3, [r3, #0]
 800e746:	68ba      	ldr	r2, [r7, #8]
 800e748:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800e74a:	68ba      	ldr	r2, [r7, #8]
 800e74c:	68fb      	ldr	r3, [r7, #12]
 800e74e:	429a      	cmp	r2, r3
 800e750:	d209      	bcs.n	800e766 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e752:	4b12      	ldr	r3, [pc, #72]	; (800e79c <prvAddCurrentTaskToDelayedList+0x9c>)
 800e754:	681a      	ldr	r2, [r3, #0]
 800e756:	4b0f      	ldr	r3, [pc, #60]	; (800e794 <prvAddCurrentTaskToDelayedList+0x94>)
 800e758:	681b      	ldr	r3, [r3, #0]
 800e75a:	3304      	adds	r3, #4
 800e75c:	4619      	mov	r1, r3
 800e75e:	4610      	mov	r0, r2
 800e760:	f7fe f889 	bl	800c876 <vListInsert>
}
 800e764:	e010      	b.n	800e788 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e766:	4b0e      	ldr	r3, [pc, #56]	; (800e7a0 <prvAddCurrentTaskToDelayedList+0xa0>)
 800e768:	681a      	ldr	r2, [r3, #0]
 800e76a:	4b0a      	ldr	r3, [pc, #40]	; (800e794 <prvAddCurrentTaskToDelayedList+0x94>)
 800e76c:	681b      	ldr	r3, [r3, #0]
 800e76e:	3304      	adds	r3, #4
 800e770:	4619      	mov	r1, r3
 800e772:	4610      	mov	r0, r2
 800e774:	f7fe f87f 	bl	800c876 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800e778:	4b0a      	ldr	r3, [pc, #40]	; (800e7a4 <prvAddCurrentTaskToDelayedList+0xa4>)
 800e77a:	681b      	ldr	r3, [r3, #0]
 800e77c:	68ba      	ldr	r2, [r7, #8]
 800e77e:	429a      	cmp	r2, r3
 800e780:	d202      	bcs.n	800e788 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800e782:	4a08      	ldr	r2, [pc, #32]	; (800e7a4 <prvAddCurrentTaskToDelayedList+0xa4>)
 800e784:	68bb      	ldr	r3, [r7, #8]
 800e786:	6013      	str	r3, [r2, #0]
}
 800e788:	bf00      	nop
 800e78a:	3710      	adds	r7, #16
 800e78c:	46bd      	mov	sp, r7
 800e78e:	bd80      	pop	{r7, pc}
 800e790:	2000154c 	.word	0x2000154c
 800e794:	20001074 	.word	0x20001074
 800e798:	20001534 	.word	0x20001534
 800e79c:	20001504 	.word	0x20001504
 800e7a0:	20001500 	.word	0x20001500
 800e7a4:	20001568 	.word	0x20001568

0800e7a8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800e7a8:	b580      	push	{r7, lr}
 800e7aa:	b08a      	sub	sp, #40	; 0x28
 800e7ac:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800e7ae:	2300      	movs	r3, #0
 800e7b0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800e7b2:	f000 fb07 	bl	800edc4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800e7b6:	4b1c      	ldr	r3, [pc, #112]	; (800e828 <xTimerCreateTimerTask+0x80>)
 800e7b8:	681b      	ldr	r3, [r3, #0]
 800e7ba:	2b00      	cmp	r3, #0
 800e7bc:	d021      	beq.n	800e802 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800e7be:	2300      	movs	r3, #0
 800e7c0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800e7c2:	2300      	movs	r3, #0
 800e7c4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800e7c6:	1d3a      	adds	r2, r7, #4
 800e7c8:	f107 0108 	add.w	r1, r7, #8
 800e7cc:	f107 030c 	add.w	r3, r7, #12
 800e7d0:	4618      	mov	r0, r3
 800e7d2:	f7fd ffe5 	bl	800c7a0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800e7d6:	6879      	ldr	r1, [r7, #4]
 800e7d8:	68bb      	ldr	r3, [r7, #8]
 800e7da:	68fa      	ldr	r2, [r7, #12]
 800e7dc:	9202      	str	r2, [sp, #8]
 800e7de:	9301      	str	r3, [sp, #4]
 800e7e0:	2302      	movs	r3, #2
 800e7e2:	9300      	str	r3, [sp, #0]
 800e7e4:	2300      	movs	r3, #0
 800e7e6:	460a      	mov	r2, r1
 800e7e8:	4910      	ldr	r1, [pc, #64]	; (800e82c <xTimerCreateTimerTask+0x84>)
 800e7ea:	4811      	ldr	r0, [pc, #68]	; (800e830 <xTimerCreateTimerTask+0x88>)
 800e7ec:	f7fe ffa6 	bl	800d73c <xTaskCreateStatic>
 800e7f0:	4603      	mov	r3, r0
 800e7f2:	4a10      	ldr	r2, [pc, #64]	; (800e834 <xTimerCreateTimerTask+0x8c>)
 800e7f4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800e7f6:	4b0f      	ldr	r3, [pc, #60]	; (800e834 <xTimerCreateTimerTask+0x8c>)
 800e7f8:	681b      	ldr	r3, [r3, #0]
 800e7fa:	2b00      	cmp	r3, #0
 800e7fc:	d001      	beq.n	800e802 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800e7fe:	2301      	movs	r3, #1
 800e800:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800e802:	697b      	ldr	r3, [r7, #20]
 800e804:	2b00      	cmp	r3, #0
 800e806:	d10a      	bne.n	800e81e <xTimerCreateTimerTask+0x76>
	__asm volatile
 800e808:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e80c:	f383 8811 	msr	BASEPRI, r3
 800e810:	f3bf 8f6f 	isb	sy
 800e814:	f3bf 8f4f 	dsb	sy
 800e818:	613b      	str	r3, [r7, #16]
}
 800e81a:	bf00      	nop
 800e81c:	e7fe      	b.n	800e81c <xTimerCreateTimerTask+0x74>
	return xReturn;
 800e81e:	697b      	ldr	r3, [r7, #20]
}
 800e820:	4618      	mov	r0, r3
 800e822:	3718      	adds	r7, #24
 800e824:	46bd      	mov	sp, r7
 800e826:	bd80      	pop	{r7, pc}
 800e828:	200015a4 	.word	0x200015a4
 800e82c:	0801072c 	.word	0x0801072c
 800e830:	0800e96d 	.word	0x0800e96d
 800e834:	200015a8 	.word	0x200015a8

0800e838 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800e838:	b580      	push	{r7, lr}
 800e83a:	b08a      	sub	sp, #40	; 0x28
 800e83c:	af00      	add	r7, sp, #0
 800e83e:	60f8      	str	r0, [r7, #12]
 800e840:	60b9      	str	r1, [r7, #8]
 800e842:	607a      	str	r2, [r7, #4]
 800e844:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800e846:	2300      	movs	r3, #0
 800e848:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800e84a:	68fb      	ldr	r3, [r7, #12]
 800e84c:	2b00      	cmp	r3, #0
 800e84e:	d10a      	bne.n	800e866 <xTimerGenericCommand+0x2e>
	__asm volatile
 800e850:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e854:	f383 8811 	msr	BASEPRI, r3
 800e858:	f3bf 8f6f 	isb	sy
 800e85c:	f3bf 8f4f 	dsb	sy
 800e860:	623b      	str	r3, [r7, #32]
}
 800e862:	bf00      	nop
 800e864:	e7fe      	b.n	800e864 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800e866:	4b1a      	ldr	r3, [pc, #104]	; (800e8d0 <xTimerGenericCommand+0x98>)
 800e868:	681b      	ldr	r3, [r3, #0]
 800e86a:	2b00      	cmp	r3, #0
 800e86c:	d02a      	beq.n	800e8c4 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800e86e:	68bb      	ldr	r3, [r7, #8]
 800e870:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800e872:	687b      	ldr	r3, [r7, #4]
 800e874:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800e876:	68fb      	ldr	r3, [r7, #12]
 800e878:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800e87a:	68bb      	ldr	r3, [r7, #8]
 800e87c:	2b05      	cmp	r3, #5
 800e87e:	dc18      	bgt.n	800e8b2 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800e880:	f7ff fdb4 	bl	800e3ec <xTaskGetSchedulerState>
 800e884:	4603      	mov	r3, r0
 800e886:	2b02      	cmp	r3, #2
 800e888:	d109      	bne.n	800e89e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800e88a:	4b11      	ldr	r3, [pc, #68]	; (800e8d0 <xTimerGenericCommand+0x98>)
 800e88c:	6818      	ldr	r0, [r3, #0]
 800e88e:	f107 0110 	add.w	r1, r7, #16
 800e892:	2300      	movs	r3, #0
 800e894:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e896:	f7fe fa45 	bl	800cd24 <xQueueGenericSend>
 800e89a:	6278      	str	r0, [r7, #36]	; 0x24
 800e89c:	e012      	b.n	800e8c4 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800e89e:	4b0c      	ldr	r3, [pc, #48]	; (800e8d0 <xTimerGenericCommand+0x98>)
 800e8a0:	6818      	ldr	r0, [r3, #0]
 800e8a2:	f107 0110 	add.w	r1, r7, #16
 800e8a6:	2300      	movs	r3, #0
 800e8a8:	2200      	movs	r2, #0
 800e8aa:	f7fe fa3b 	bl	800cd24 <xQueueGenericSend>
 800e8ae:	6278      	str	r0, [r7, #36]	; 0x24
 800e8b0:	e008      	b.n	800e8c4 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800e8b2:	4b07      	ldr	r3, [pc, #28]	; (800e8d0 <xTimerGenericCommand+0x98>)
 800e8b4:	6818      	ldr	r0, [r3, #0]
 800e8b6:	f107 0110 	add.w	r1, r7, #16
 800e8ba:	2300      	movs	r3, #0
 800e8bc:	683a      	ldr	r2, [r7, #0]
 800e8be:	f7fe fb2f 	bl	800cf20 <xQueueGenericSendFromISR>
 800e8c2:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800e8c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800e8c6:	4618      	mov	r0, r3
 800e8c8:	3728      	adds	r7, #40	; 0x28
 800e8ca:	46bd      	mov	sp, r7
 800e8cc:	bd80      	pop	{r7, pc}
 800e8ce:	bf00      	nop
 800e8d0:	200015a4 	.word	0x200015a4

0800e8d4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800e8d4:	b580      	push	{r7, lr}
 800e8d6:	b088      	sub	sp, #32
 800e8d8:	af02      	add	r7, sp, #8
 800e8da:	6078      	str	r0, [r7, #4]
 800e8dc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e8de:	4b22      	ldr	r3, [pc, #136]	; (800e968 <prvProcessExpiredTimer+0x94>)
 800e8e0:	681b      	ldr	r3, [r3, #0]
 800e8e2:	68db      	ldr	r3, [r3, #12]
 800e8e4:	68db      	ldr	r3, [r3, #12]
 800e8e6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800e8e8:	697b      	ldr	r3, [r7, #20]
 800e8ea:	3304      	adds	r3, #4
 800e8ec:	4618      	mov	r0, r3
 800e8ee:	f7fd fffb 	bl	800c8e8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800e8f2:	697b      	ldr	r3, [r7, #20]
 800e8f4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e8f8:	f003 0304 	and.w	r3, r3, #4
 800e8fc:	2b00      	cmp	r3, #0
 800e8fe:	d022      	beq.n	800e946 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800e900:	697b      	ldr	r3, [r7, #20]
 800e902:	699a      	ldr	r2, [r3, #24]
 800e904:	687b      	ldr	r3, [r7, #4]
 800e906:	18d1      	adds	r1, r2, r3
 800e908:	687b      	ldr	r3, [r7, #4]
 800e90a:	683a      	ldr	r2, [r7, #0]
 800e90c:	6978      	ldr	r0, [r7, #20]
 800e90e:	f000 f8d1 	bl	800eab4 <prvInsertTimerInActiveList>
 800e912:	4603      	mov	r3, r0
 800e914:	2b00      	cmp	r3, #0
 800e916:	d01f      	beq.n	800e958 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800e918:	2300      	movs	r3, #0
 800e91a:	9300      	str	r3, [sp, #0]
 800e91c:	2300      	movs	r3, #0
 800e91e:	687a      	ldr	r2, [r7, #4]
 800e920:	2100      	movs	r1, #0
 800e922:	6978      	ldr	r0, [r7, #20]
 800e924:	f7ff ff88 	bl	800e838 <xTimerGenericCommand>
 800e928:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800e92a:	693b      	ldr	r3, [r7, #16]
 800e92c:	2b00      	cmp	r3, #0
 800e92e:	d113      	bne.n	800e958 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800e930:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e934:	f383 8811 	msr	BASEPRI, r3
 800e938:	f3bf 8f6f 	isb	sy
 800e93c:	f3bf 8f4f 	dsb	sy
 800e940:	60fb      	str	r3, [r7, #12]
}
 800e942:	bf00      	nop
 800e944:	e7fe      	b.n	800e944 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800e946:	697b      	ldr	r3, [r7, #20]
 800e948:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e94c:	f023 0301 	bic.w	r3, r3, #1
 800e950:	b2da      	uxtb	r2, r3
 800e952:	697b      	ldr	r3, [r7, #20]
 800e954:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800e958:	697b      	ldr	r3, [r7, #20]
 800e95a:	6a1b      	ldr	r3, [r3, #32]
 800e95c:	6978      	ldr	r0, [r7, #20]
 800e95e:	4798      	blx	r3
}
 800e960:	bf00      	nop
 800e962:	3718      	adds	r7, #24
 800e964:	46bd      	mov	sp, r7
 800e966:	bd80      	pop	{r7, pc}
 800e968:	2000159c 	.word	0x2000159c

0800e96c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800e96c:	b580      	push	{r7, lr}
 800e96e:	b084      	sub	sp, #16
 800e970:	af00      	add	r7, sp, #0
 800e972:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800e974:	f107 0308 	add.w	r3, r7, #8
 800e978:	4618      	mov	r0, r3
 800e97a:	f000 f857 	bl	800ea2c <prvGetNextExpireTime>
 800e97e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800e980:	68bb      	ldr	r3, [r7, #8]
 800e982:	4619      	mov	r1, r3
 800e984:	68f8      	ldr	r0, [r7, #12]
 800e986:	f000 f803 	bl	800e990 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800e98a:	f000 f8d5 	bl	800eb38 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800e98e:	e7f1      	b.n	800e974 <prvTimerTask+0x8>

0800e990 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800e990:	b580      	push	{r7, lr}
 800e992:	b084      	sub	sp, #16
 800e994:	af00      	add	r7, sp, #0
 800e996:	6078      	str	r0, [r7, #4]
 800e998:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800e99a:	f7ff f92b 	bl	800dbf4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800e99e:	f107 0308 	add.w	r3, r7, #8
 800e9a2:	4618      	mov	r0, r3
 800e9a4:	f000 f866 	bl	800ea74 <prvSampleTimeNow>
 800e9a8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800e9aa:	68bb      	ldr	r3, [r7, #8]
 800e9ac:	2b00      	cmp	r3, #0
 800e9ae:	d130      	bne.n	800ea12 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800e9b0:	683b      	ldr	r3, [r7, #0]
 800e9b2:	2b00      	cmp	r3, #0
 800e9b4:	d10a      	bne.n	800e9cc <prvProcessTimerOrBlockTask+0x3c>
 800e9b6:	687a      	ldr	r2, [r7, #4]
 800e9b8:	68fb      	ldr	r3, [r7, #12]
 800e9ba:	429a      	cmp	r2, r3
 800e9bc:	d806      	bhi.n	800e9cc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800e9be:	f7ff f927 	bl	800dc10 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800e9c2:	68f9      	ldr	r1, [r7, #12]
 800e9c4:	6878      	ldr	r0, [r7, #4]
 800e9c6:	f7ff ff85 	bl	800e8d4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800e9ca:	e024      	b.n	800ea16 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800e9cc:	683b      	ldr	r3, [r7, #0]
 800e9ce:	2b00      	cmp	r3, #0
 800e9d0:	d008      	beq.n	800e9e4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800e9d2:	4b13      	ldr	r3, [pc, #76]	; (800ea20 <prvProcessTimerOrBlockTask+0x90>)
 800e9d4:	681b      	ldr	r3, [r3, #0]
 800e9d6:	681b      	ldr	r3, [r3, #0]
 800e9d8:	2b00      	cmp	r3, #0
 800e9da:	d101      	bne.n	800e9e0 <prvProcessTimerOrBlockTask+0x50>
 800e9dc:	2301      	movs	r3, #1
 800e9de:	e000      	b.n	800e9e2 <prvProcessTimerOrBlockTask+0x52>
 800e9e0:	2300      	movs	r3, #0
 800e9e2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800e9e4:	4b0f      	ldr	r3, [pc, #60]	; (800ea24 <prvProcessTimerOrBlockTask+0x94>)
 800e9e6:	6818      	ldr	r0, [r3, #0]
 800e9e8:	687a      	ldr	r2, [r7, #4]
 800e9ea:	68fb      	ldr	r3, [r7, #12]
 800e9ec:	1ad3      	subs	r3, r2, r3
 800e9ee:	683a      	ldr	r2, [r7, #0]
 800e9f0:	4619      	mov	r1, r3
 800e9f2:	f7fe fe6f 	bl	800d6d4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800e9f6:	f7ff f90b 	bl	800dc10 <xTaskResumeAll>
 800e9fa:	4603      	mov	r3, r0
 800e9fc:	2b00      	cmp	r3, #0
 800e9fe:	d10a      	bne.n	800ea16 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800ea00:	4b09      	ldr	r3, [pc, #36]	; (800ea28 <prvProcessTimerOrBlockTask+0x98>)
 800ea02:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ea06:	601a      	str	r2, [r3, #0]
 800ea08:	f3bf 8f4f 	dsb	sy
 800ea0c:	f3bf 8f6f 	isb	sy
}
 800ea10:	e001      	b.n	800ea16 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800ea12:	f7ff f8fd 	bl	800dc10 <xTaskResumeAll>
}
 800ea16:	bf00      	nop
 800ea18:	3710      	adds	r7, #16
 800ea1a:	46bd      	mov	sp, r7
 800ea1c:	bd80      	pop	{r7, pc}
 800ea1e:	bf00      	nop
 800ea20:	200015a0 	.word	0x200015a0
 800ea24:	200015a4 	.word	0x200015a4
 800ea28:	e000ed04 	.word	0xe000ed04

0800ea2c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800ea2c:	b480      	push	{r7}
 800ea2e:	b085      	sub	sp, #20
 800ea30:	af00      	add	r7, sp, #0
 800ea32:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800ea34:	4b0e      	ldr	r3, [pc, #56]	; (800ea70 <prvGetNextExpireTime+0x44>)
 800ea36:	681b      	ldr	r3, [r3, #0]
 800ea38:	681b      	ldr	r3, [r3, #0]
 800ea3a:	2b00      	cmp	r3, #0
 800ea3c:	d101      	bne.n	800ea42 <prvGetNextExpireTime+0x16>
 800ea3e:	2201      	movs	r2, #1
 800ea40:	e000      	b.n	800ea44 <prvGetNextExpireTime+0x18>
 800ea42:	2200      	movs	r2, #0
 800ea44:	687b      	ldr	r3, [r7, #4]
 800ea46:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800ea48:	687b      	ldr	r3, [r7, #4]
 800ea4a:	681b      	ldr	r3, [r3, #0]
 800ea4c:	2b00      	cmp	r3, #0
 800ea4e:	d105      	bne.n	800ea5c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ea50:	4b07      	ldr	r3, [pc, #28]	; (800ea70 <prvGetNextExpireTime+0x44>)
 800ea52:	681b      	ldr	r3, [r3, #0]
 800ea54:	68db      	ldr	r3, [r3, #12]
 800ea56:	681b      	ldr	r3, [r3, #0]
 800ea58:	60fb      	str	r3, [r7, #12]
 800ea5a:	e001      	b.n	800ea60 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800ea5c:	2300      	movs	r3, #0
 800ea5e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800ea60:	68fb      	ldr	r3, [r7, #12]
}
 800ea62:	4618      	mov	r0, r3
 800ea64:	3714      	adds	r7, #20
 800ea66:	46bd      	mov	sp, r7
 800ea68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea6c:	4770      	bx	lr
 800ea6e:	bf00      	nop
 800ea70:	2000159c 	.word	0x2000159c

0800ea74 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800ea74:	b580      	push	{r7, lr}
 800ea76:	b084      	sub	sp, #16
 800ea78:	af00      	add	r7, sp, #0
 800ea7a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800ea7c:	f7ff f966 	bl	800dd4c <xTaskGetTickCount>
 800ea80:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800ea82:	4b0b      	ldr	r3, [pc, #44]	; (800eab0 <prvSampleTimeNow+0x3c>)
 800ea84:	681b      	ldr	r3, [r3, #0]
 800ea86:	68fa      	ldr	r2, [r7, #12]
 800ea88:	429a      	cmp	r2, r3
 800ea8a:	d205      	bcs.n	800ea98 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800ea8c:	f000 f936 	bl	800ecfc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800ea90:	687b      	ldr	r3, [r7, #4]
 800ea92:	2201      	movs	r2, #1
 800ea94:	601a      	str	r2, [r3, #0]
 800ea96:	e002      	b.n	800ea9e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800ea98:	687b      	ldr	r3, [r7, #4]
 800ea9a:	2200      	movs	r2, #0
 800ea9c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800ea9e:	4a04      	ldr	r2, [pc, #16]	; (800eab0 <prvSampleTimeNow+0x3c>)
 800eaa0:	68fb      	ldr	r3, [r7, #12]
 800eaa2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800eaa4:	68fb      	ldr	r3, [r7, #12]
}
 800eaa6:	4618      	mov	r0, r3
 800eaa8:	3710      	adds	r7, #16
 800eaaa:	46bd      	mov	sp, r7
 800eaac:	bd80      	pop	{r7, pc}
 800eaae:	bf00      	nop
 800eab0:	200015ac 	.word	0x200015ac

0800eab4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800eab4:	b580      	push	{r7, lr}
 800eab6:	b086      	sub	sp, #24
 800eab8:	af00      	add	r7, sp, #0
 800eaba:	60f8      	str	r0, [r7, #12]
 800eabc:	60b9      	str	r1, [r7, #8]
 800eabe:	607a      	str	r2, [r7, #4]
 800eac0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800eac2:	2300      	movs	r3, #0
 800eac4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800eac6:	68fb      	ldr	r3, [r7, #12]
 800eac8:	68ba      	ldr	r2, [r7, #8]
 800eaca:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800eacc:	68fb      	ldr	r3, [r7, #12]
 800eace:	68fa      	ldr	r2, [r7, #12]
 800ead0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800ead2:	68ba      	ldr	r2, [r7, #8]
 800ead4:	687b      	ldr	r3, [r7, #4]
 800ead6:	429a      	cmp	r2, r3
 800ead8:	d812      	bhi.n	800eb00 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800eada:	687a      	ldr	r2, [r7, #4]
 800eadc:	683b      	ldr	r3, [r7, #0]
 800eade:	1ad2      	subs	r2, r2, r3
 800eae0:	68fb      	ldr	r3, [r7, #12]
 800eae2:	699b      	ldr	r3, [r3, #24]
 800eae4:	429a      	cmp	r2, r3
 800eae6:	d302      	bcc.n	800eaee <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800eae8:	2301      	movs	r3, #1
 800eaea:	617b      	str	r3, [r7, #20]
 800eaec:	e01b      	b.n	800eb26 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800eaee:	4b10      	ldr	r3, [pc, #64]	; (800eb30 <prvInsertTimerInActiveList+0x7c>)
 800eaf0:	681a      	ldr	r2, [r3, #0]
 800eaf2:	68fb      	ldr	r3, [r7, #12]
 800eaf4:	3304      	adds	r3, #4
 800eaf6:	4619      	mov	r1, r3
 800eaf8:	4610      	mov	r0, r2
 800eafa:	f7fd febc 	bl	800c876 <vListInsert>
 800eafe:	e012      	b.n	800eb26 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800eb00:	687a      	ldr	r2, [r7, #4]
 800eb02:	683b      	ldr	r3, [r7, #0]
 800eb04:	429a      	cmp	r2, r3
 800eb06:	d206      	bcs.n	800eb16 <prvInsertTimerInActiveList+0x62>
 800eb08:	68ba      	ldr	r2, [r7, #8]
 800eb0a:	683b      	ldr	r3, [r7, #0]
 800eb0c:	429a      	cmp	r2, r3
 800eb0e:	d302      	bcc.n	800eb16 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800eb10:	2301      	movs	r3, #1
 800eb12:	617b      	str	r3, [r7, #20]
 800eb14:	e007      	b.n	800eb26 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800eb16:	4b07      	ldr	r3, [pc, #28]	; (800eb34 <prvInsertTimerInActiveList+0x80>)
 800eb18:	681a      	ldr	r2, [r3, #0]
 800eb1a:	68fb      	ldr	r3, [r7, #12]
 800eb1c:	3304      	adds	r3, #4
 800eb1e:	4619      	mov	r1, r3
 800eb20:	4610      	mov	r0, r2
 800eb22:	f7fd fea8 	bl	800c876 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800eb26:	697b      	ldr	r3, [r7, #20]
}
 800eb28:	4618      	mov	r0, r3
 800eb2a:	3718      	adds	r7, #24
 800eb2c:	46bd      	mov	sp, r7
 800eb2e:	bd80      	pop	{r7, pc}
 800eb30:	200015a0 	.word	0x200015a0
 800eb34:	2000159c 	.word	0x2000159c

0800eb38 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800eb38:	b580      	push	{r7, lr}
 800eb3a:	b08e      	sub	sp, #56	; 0x38
 800eb3c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800eb3e:	e0ca      	b.n	800ecd6 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800eb40:	687b      	ldr	r3, [r7, #4]
 800eb42:	2b00      	cmp	r3, #0
 800eb44:	da18      	bge.n	800eb78 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800eb46:	1d3b      	adds	r3, r7, #4
 800eb48:	3304      	adds	r3, #4
 800eb4a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800eb4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eb4e:	2b00      	cmp	r3, #0
 800eb50:	d10a      	bne.n	800eb68 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800eb52:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eb56:	f383 8811 	msr	BASEPRI, r3
 800eb5a:	f3bf 8f6f 	isb	sy
 800eb5e:	f3bf 8f4f 	dsb	sy
 800eb62:	61fb      	str	r3, [r7, #28]
}
 800eb64:	bf00      	nop
 800eb66:	e7fe      	b.n	800eb66 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800eb68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eb6a:	681b      	ldr	r3, [r3, #0]
 800eb6c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800eb6e:	6850      	ldr	r0, [r2, #4]
 800eb70:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800eb72:	6892      	ldr	r2, [r2, #8]
 800eb74:	4611      	mov	r1, r2
 800eb76:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800eb78:	687b      	ldr	r3, [r7, #4]
 800eb7a:	2b00      	cmp	r3, #0
 800eb7c:	f2c0 80aa 	blt.w	800ecd4 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800eb80:	68fb      	ldr	r3, [r7, #12]
 800eb82:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800eb84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eb86:	695b      	ldr	r3, [r3, #20]
 800eb88:	2b00      	cmp	r3, #0
 800eb8a:	d004      	beq.n	800eb96 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800eb8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eb8e:	3304      	adds	r3, #4
 800eb90:	4618      	mov	r0, r3
 800eb92:	f7fd fea9 	bl	800c8e8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800eb96:	463b      	mov	r3, r7
 800eb98:	4618      	mov	r0, r3
 800eb9a:	f7ff ff6b 	bl	800ea74 <prvSampleTimeNow>
 800eb9e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800eba0:	687b      	ldr	r3, [r7, #4]
 800eba2:	2b09      	cmp	r3, #9
 800eba4:	f200 8097 	bhi.w	800ecd6 <prvProcessReceivedCommands+0x19e>
 800eba8:	a201      	add	r2, pc, #4	; (adr r2, 800ebb0 <prvProcessReceivedCommands+0x78>)
 800ebaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ebae:	bf00      	nop
 800ebb0:	0800ebd9 	.word	0x0800ebd9
 800ebb4:	0800ebd9 	.word	0x0800ebd9
 800ebb8:	0800ebd9 	.word	0x0800ebd9
 800ebbc:	0800ec4d 	.word	0x0800ec4d
 800ebc0:	0800ec61 	.word	0x0800ec61
 800ebc4:	0800ecab 	.word	0x0800ecab
 800ebc8:	0800ebd9 	.word	0x0800ebd9
 800ebcc:	0800ebd9 	.word	0x0800ebd9
 800ebd0:	0800ec4d 	.word	0x0800ec4d
 800ebd4:	0800ec61 	.word	0x0800ec61
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ebd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ebda:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ebde:	f043 0301 	orr.w	r3, r3, #1
 800ebe2:	b2da      	uxtb	r2, r3
 800ebe4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ebe6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800ebea:	68ba      	ldr	r2, [r7, #8]
 800ebec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ebee:	699b      	ldr	r3, [r3, #24]
 800ebf0:	18d1      	adds	r1, r2, r3
 800ebf2:	68bb      	ldr	r3, [r7, #8]
 800ebf4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ebf6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ebf8:	f7ff ff5c 	bl	800eab4 <prvInsertTimerInActiveList>
 800ebfc:	4603      	mov	r3, r0
 800ebfe:	2b00      	cmp	r3, #0
 800ec00:	d069      	beq.n	800ecd6 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ec02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec04:	6a1b      	ldr	r3, [r3, #32]
 800ec06:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ec08:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ec0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec0c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ec10:	f003 0304 	and.w	r3, r3, #4
 800ec14:	2b00      	cmp	r3, #0
 800ec16:	d05e      	beq.n	800ecd6 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800ec18:	68ba      	ldr	r2, [r7, #8]
 800ec1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec1c:	699b      	ldr	r3, [r3, #24]
 800ec1e:	441a      	add	r2, r3
 800ec20:	2300      	movs	r3, #0
 800ec22:	9300      	str	r3, [sp, #0]
 800ec24:	2300      	movs	r3, #0
 800ec26:	2100      	movs	r1, #0
 800ec28:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ec2a:	f7ff fe05 	bl	800e838 <xTimerGenericCommand>
 800ec2e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800ec30:	6a3b      	ldr	r3, [r7, #32]
 800ec32:	2b00      	cmp	r3, #0
 800ec34:	d14f      	bne.n	800ecd6 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800ec36:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ec3a:	f383 8811 	msr	BASEPRI, r3
 800ec3e:	f3bf 8f6f 	isb	sy
 800ec42:	f3bf 8f4f 	dsb	sy
 800ec46:	61bb      	str	r3, [r7, #24]
}
 800ec48:	bf00      	nop
 800ec4a:	e7fe      	b.n	800ec4a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ec4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec4e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ec52:	f023 0301 	bic.w	r3, r3, #1
 800ec56:	b2da      	uxtb	r2, r3
 800ec58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec5a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800ec5e:	e03a      	b.n	800ecd6 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ec60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec62:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ec66:	f043 0301 	orr.w	r3, r3, #1
 800ec6a:	b2da      	uxtb	r2, r3
 800ec6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec6e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800ec72:	68ba      	ldr	r2, [r7, #8]
 800ec74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec76:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800ec78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec7a:	699b      	ldr	r3, [r3, #24]
 800ec7c:	2b00      	cmp	r3, #0
 800ec7e:	d10a      	bne.n	800ec96 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800ec80:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ec84:	f383 8811 	msr	BASEPRI, r3
 800ec88:	f3bf 8f6f 	isb	sy
 800ec8c:	f3bf 8f4f 	dsb	sy
 800ec90:	617b      	str	r3, [r7, #20]
}
 800ec92:	bf00      	nop
 800ec94:	e7fe      	b.n	800ec94 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800ec96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec98:	699a      	ldr	r2, [r3, #24]
 800ec9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ec9c:	18d1      	adds	r1, r2, r3
 800ec9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eca0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800eca2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800eca4:	f7ff ff06 	bl	800eab4 <prvInsertTimerInActiveList>
					break;
 800eca8:	e015      	b.n	800ecd6 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800ecaa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ecac:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ecb0:	f003 0302 	and.w	r3, r3, #2
 800ecb4:	2b00      	cmp	r3, #0
 800ecb6:	d103      	bne.n	800ecc0 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800ecb8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ecba:	f000 fbe1 	bl	800f480 <vPortFree>
 800ecbe:	e00a      	b.n	800ecd6 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ecc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ecc2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ecc6:	f023 0301 	bic.w	r3, r3, #1
 800ecca:	b2da      	uxtb	r2, r3
 800eccc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ecce:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800ecd2:	e000      	b.n	800ecd6 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800ecd4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ecd6:	4b08      	ldr	r3, [pc, #32]	; (800ecf8 <prvProcessReceivedCommands+0x1c0>)
 800ecd8:	681b      	ldr	r3, [r3, #0]
 800ecda:	1d39      	adds	r1, r7, #4
 800ecdc:	2200      	movs	r2, #0
 800ecde:	4618      	mov	r0, r3
 800ece0:	f7fe f9ba 	bl	800d058 <xQueueReceive>
 800ece4:	4603      	mov	r3, r0
 800ece6:	2b00      	cmp	r3, #0
 800ece8:	f47f af2a 	bne.w	800eb40 <prvProcessReceivedCommands+0x8>
	}
}
 800ecec:	bf00      	nop
 800ecee:	bf00      	nop
 800ecf0:	3730      	adds	r7, #48	; 0x30
 800ecf2:	46bd      	mov	sp, r7
 800ecf4:	bd80      	pop	{r7, pc}
 800ecf6:	bf00      	nop
 800ecf8:	200015a4 	.word	0x200015a4

0800ecfc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800ecfc:	b580      	push	{r7, lr}
 800ecfe:	b088      	sub	sp, #32
 800ed00:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ed02:	e048      	b.n	800ed96 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ed04:	4b2d      	ldr	r3, [pc, #180]	; (800edbc <prvSwitchTimerLists+0xc0>)
 800ed06:	681b      	ldr	r3, [r3, #0]
 800ed08:	68db      	ldr	r3, [r3, #12]
 800ed0a:	681b      	ldr	r3, [r3, #0]
 800ed0c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ed0e:	4b2b      	ldr	r3, [pc, #172]	; (800edbc <prvSwitchTimerLists+0xc0>)
 800ed10:	681b      	ldr	r3, [r3, #0]
 800ed12:	68db      	ldr	r3, [r3, #12]
 800ed14:	68db      	ldr	r3, [r3, #12]
 800ed16:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ed18:	68fb      	ldr	r3, [r7, #12]
 800ed1a:	3304      	adds	r3, #4
 800ed1c:	4618      	mov	r0, r3
 800ed1e:	f7fd fde3 	bl	800c8e8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ed22:	68fb      	ldr	r3, [r7, #12]
 800ed24:	6a1b      	ldr	r3, [r3, #32]
 800ed26:	68f8      	ldr	r0, [r7, #12]
 800ed28:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ed2a:	68fb      	ldr	r3, [r7, #12]
 800ed2c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ed30:	f003 0304 	and.w	r3, r3, #4
 800ed34:	2b00      	cmp	r3, #0
 800ed36:	d02e      	beq.n	800ed96 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800ed38:	68fb      	ldr	r3, [r7, #12]
 800ed3a:	699b      	ldr	r3, [r3, #24]
 800ed3c:	693a      	ldr	r2, [r7, #16]
 800ed3e:	4413      	add	r3, r2
 800ed40:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800ed42:	68ba      	ldr	r2, [r7, #8]
 800ed44:	693b      	ldr	r3, [r7, #16]
 800ed46:	429a      	cmp	r2, r3
 800ed48:	d90e      	bls.n	800ed68 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800ed4a:	68fb      	ldr	r3, [r7, #12]
 800ed4c:	68ba      	ldr	r2, [r7, #8]
 800ed4e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ed50:	68fb      	ldr	r3, [r7, #12]
 800ed52:	68fa      	ldr	r2, [r7, #12]
 800ed54:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ed56:	4b19      	ldr	r3, [pc, #100]	; (800edbc <prvSwitchTimerLists+0xc0>)
 800ed58:	681a      	ldr	r2, [r3, #0]
 800ed5a:	68fb      	ldr	r3, [r7, #12]
 800ed5c:	3304      	adds	r3, #4
 800ed5e:	4619      	mov	r1, r3
 800ed60:	4610      	mov	r0, r2
 800ed62:	f7fd fd88 	bl	800c876 <vListInsert>
 800ed66:	e016      	b.n	800ed96 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ed68:	2300      	movs	r3, #0
 800ed6a:	9300      	str	r3, [sp, #0]
 800ed6c:	2300      	movs	r3, #0
 800ed6e:	693a      	ldr	r2, [r7, #16]
 800ed70:	2100      	movs	r1, #0
 800ed72:	68f8      	ldr	r0, [r7, #12]
 800ed74:	f7ff fd60 	bl	800e838 <xTimerGenericCommand>
 800ed78:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800ed7a:	687b      	ldr	r3, [r7, #4]
 800ed7c:	2b00      	cmp	r3, #0
 800ed7e:	d10a      	bne.n	800ed96 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800ed80:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ed84:	f383 8811 	msr	BASEPRI, r3
 800ed88:	f3bf 8f6f 	isb	sy
 800ed8c:	f3bf 8f4f 	dsb	sy
 800ed90:	603b      	str	r3, [r7, #0]
}
 800ed92:	bf00      	nop
 800ed94:	e7fe      	b.n	800ed94 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ed96:	4b09      	ldr	r3, [pc, #36]	; (800edbc <prvSwitchTimerLists+0xc0>)
 800ed98:	681b      	ldr	r3, [r3, #0]
 800ed9a:	681b      	ldr	r3, [r3, #0]
 800ed9c:	2b00      	cmp	r3, #0
 800ed9e:	d1b1      	bne.n	800ed04 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800eda0:	4b06      	ldr	r3, [pc, #24]	; (800edbc <prvSwitchTimerLists+0xc0>)
 800eda2:	681b      	ldr	r3, [r3, #0]
 800eda4:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800eda6:	4b06      	ldr	r3, [pc, #24]	; (800edc0 <prvSwitchTimerLists+0xc4>)
 800eda8:	681b      	ldr	r3, [r3, #0]
 800edaa:	4a04      	ldr	r2, [pc, #16]	; (800edbc <prvSwitchTimerLists+0xc0>)
 800edac:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800edae:	4a04      	ldr	r2, [pc, #16]	; (800edc0 <prvSwitchTimerLists+0xc4>)
 800edb0:	697b      	ldr	r3, [r7, #20]
 800edb2:	6013      	str	r3, [r2, #0]
}
 800edb4:	bf00      	nop
 800edb6:	3718      	adds	r7, #24
 800edb8:	46bd      	mov	sp, r7
 800edba:	bd80      	pop	{r7, pc}
 800edbc:	2000159c 	.word	0x2000159c
 800edc0:	200015a0 	.word	0x200015a0

0800edc4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800edc4:	b580      	push	{r7, lr}
 800edc6:	b082      	sub	sp, #8
 800edc8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800edca:	f000 f96b 	bl	800f0a4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800edce:	4b15      	ldr	r3, [pc, #84]	; (800ee24 <prvCheckForValidListAndQueue+0x60>)
 800edd0:	681b      	ldr	r3, [r3, #0]
 800edd2:	2b00      	cmp	r3, #0
 800edd4:	d120      	bne.n	800ee18 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800edd6:	4814      	ldr	r0, [pc, #80]	; (800ee28 <prvCheckForValidListAndQueue+0x64>)
 800edd8:	f7fd fcfc 	bl	800c7d4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800eddc:	4813      	ldr	r0, [pc, #76]	; (800ee2c <prvCheckForValidListAndQueue+0x68>)
 800edde:	f7fd fcf9 	bl	800c7d4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800ede2:	4b13      	ldr	r3, [pc, #76]	; (800ee30 <prvCheckForValidListAndQueue+0x6c>)
 800ede4:	4a10      	ldr	r2, [pc, #64]	; (800ee28 <prvCheckForValidListAndQueue+0x64>)
 800ede6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800ede8:	4b12      	ldr	r3, [pc, #72]	; (800ee34 <prvCheckForValidListAndQueue+0x70>)
 800edea:	4a10      	ldr	r2, [pc, #64]	; (800ee2c <prvCheckForValidListAndQueue+0x68>)
 800edec:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800edee:	2300      	movs	r3, #0
 800edf0:	9300      	str	r3, [sp, #0]
 800edf2:	4b11      	ldr	r3, [pc, #68]	; (800ee38 <prvCheckForValidListAndQueue+0x74>)
 800edf4:	4a11      	ldr	r2, [pc, #68]	; (800ee3c <prvCheckForValidListAndQueue+0x78>)
 800edf6:	2110      	movs	r1, #16
 800edf8:	200a      	movs	r0, #10
 800edfa:	f7fd fe07 	bl	800ca0c <xQueueGenericCreateStatic>
 800edfe:	4603      	mov	r3, r0
 800ee00:	4a08      	ldr	r2, [pc, #32]	; (800ee24 <prvCheckForValidListAndQueue+0x60>)
 800ee02:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800ee04:	4b07      	ldr	r3, [pc, #28]	; (800ee24 <prvCheckForValidListAndQueue+0x60>)
 800ee06:	681b      	ldr	r3, [r3, #0]
 800ee08:	2b00      	cmp	r3, #0
 800ee0a:	d005      	beq.n	800ee18 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800ee0c:	4b05      	ldr	r3, [pc, #20]	; (800ee24 <prvCheckForValidListAndQueue+0x60>)
 800ee0e:	681b      	ldr	r3, [r3, #0]
 800ee10:	490b      	ldr	r1, [pc, #44]	; (800ee40 <prvCheckForValidListAndQueue+0x7c>)
 800ee12:	4618      	mov	r0, r3
 800ee14:	f7fe fc34 	bl	800d680 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ee18:	f000 f974 	bl	800f104 <vPortExitCritical>
}
 800ee1c:	bf00      	nop
 800ee1e:	46bd      	mov	sp, r7
 800ee20:	bd80      	pop	{r7, pc}
 800ee22:	bf00      	nop
 800ee24:	200015a4 	.word	0x200015a4
 800ee28:	20001574 	.word	0x20001574
 800ee2c:	20001588 	.word	0x20001588
 800ee30:	2000159c 	.word	0x2000159c
 800ee34:	200015a0 	.word	0x200015a0
 800ee38:	20001650 	.word	0x20001650
 800ee3c:	200015b0 	.word	0x200015b0
 800ee40:	08010734 	.word	0x08010734

0800ee44 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800ee44:	b480      	push	{r7}
 800ee46:	b085      	sub	sp, #20
 800ee48:	af00      	add	r7, sp, #0
 800ee4a:	60f8      	str	r0, [r7, #12]
 800ee4c:	60b9      	str	r1, [r7, #8]
 800ee4e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800ee50:	68fb      	ldr	r3, [r7, #12]
 800ee52:	3b04      	subs	r3, #4
 800ee54:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800ee56:	68fb      	ldr	r3, [r7, #12]
 800ee58:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800ee5c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ee5e:	68fb      	ldr	r3, [r7, #12]
 800ee60:	3b04      	subs	r3, #4
 800ee62:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800ee64:	68bb      	ldr	r3, [r7, #8]
 800ee66:	f023 0201 	bic.w	r2, r3, #1
 800ee6a:	68fb      	ldr	r3, [r7, #12]
 800ee6c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ee6e:	68fb      	ldr	r3, [r7, #12]
 800ee70:	3b04      	subs	r3, #4
 800ee72:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800ee74:	4a0c      	ldr	r2, [pc, #48]	; (800eea8 <pxPortInitialiseStack+0x64>)
 800ee76:	68fb      	ldr	r3, [r7, #12]
 800ee78:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800ee7a:	68fb      	ldr	r3, [r7, #12]
 800ee7c:	3b14      	subs	r3, #20
 800ee7e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800ee80:	687a      	ldr	r2, [r7, #4]
 800ee82:	68fb      	ldr	r3, [r7, #12]
 800ee84:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800ee86:	68fb      	ldr	r3, [r7, #12]
 800ee88:	3b04      	subs	r3, #4
 800ee8a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800ee8c:	68fb      	ldr	r3, [r7, #12]
 800ee8e:	f06f 0202 	mvn.w	r2, #2
 800ee92:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800ee94:	68fb      	ldr	r3, [r7, #12]
 800ee96:	3b20      	subs	r3, #32
 800ee98:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800ee9a:	68fb      	ldr	r3, [r7, #12]
}
 800ee9c:	4618      	mov	r0, r3
 800ee9e:	3714      	adds	r7, #20
 800eea0:	46bd      	mov	sp, r7
 800eea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eea6:	4770      	bx	lr
 800eea8:	0800eead 	.word	0x0800eead

0800eeac <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800eeac:	b480      	push	{r7}
 800eeae:	b085      	sub	sp, #20
 800eeb0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800eeb2:	2300      	movs	r3, #0
 800eeb4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800eeb6:	4b12      	ldr	r3, [pc, #72]	; (800ef00 <prvTaskExitError+0x54>)
 800eeb8:	681b      	ldr	r3, [r3, #0]
 800eeba:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eebe:	d00a      	beq.n	800eed6 <prvTaskExitError+0x2a>
	__asm volatile
 800eec0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eec4:	f383 8811 	msr	BASEPRI, r3
 800eec8:	f3bf 8f6f 	isb	sy
 800eecc:	f3bf 8f4f 	dsb	sy
 800eed0:	60fb      	str	r3, [r7, #12]
}
 800eed2:	bf00      	nop
 800eed4:	e7fe      	b.n	800eed4 <prvTaskExitError+0x28>
	__asm volatile
 800eed6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eeda:	f383 8811 	msr	BASEPRI, r3
 800eede:	f3bf 8f6f 	isb	sy
 800eee2:	f3bf 8f4f 	dsb	sy
 800eee6:	60bb      	str	r3, [r7, #8]
}
 800eee8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800eeea:	bf00      	nop
 800eeec:	687b      	ldr	r3, [r7, #4]
 800eeee:	2b00      	cmp	r3, #0
 800eef0:	d0fc      	beq.n	800eeec <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800eef2:	bf00      	nop
 800eef4:	bf00      	nop
 800eef6:	3714      	adds	r7, #20
 800eef8:	46bd      	mov	sp, r7
 800eefa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eefe:	4770      	bx	lr
 800ef00:	200000d0 	.word	0x200000d0
	...

0800ef10 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800ef10:	4b07      	ldr	r3, [pc, #28]	; (800ef30 <pxCurrentTCBConst2>)
 800ef12:	6819      	ldr	r1, [r3, #0]
 800ef14:	6808      	ldr	r0, [r1, #0]
 800ef16:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef1a:	f380 8809 	msr	PSP, r0
 800ef1e:	f3bf 8f6f 	isb	sy
 800ef22:	f04f 0000 	mov.w	r0, #0
 800ef26:	f380 8811 	msr	BASEPRI, r0
 800ef2a:	4770      	bx	lr
 800ef2c:	f3af 8000 	nop.w

0800ef30 <pxCurrentTCBConst2>:
 800ef30:	20001074 	.word	0x20001074
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800ef34:	bf00      	nop
 800ef36:	bf00      	nop

0800ef38 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800ef38:	4808      	ldr	r0, [pc, #32]	; (800ef5c <prvPortStartFirstTask+0x24>)
 800ef3a:	6800      	ldr	r0, [r0, #0]
 800ef3c:	6800      	ldr	r0, [r0, #0]
 800ef3e:	f380 8808 	msr	MSP, r0
 800ef42:	f04f 0000 	mov.w	r0, #0
 800ef46:	f380 8814 	msr	CONTROL, r0
 800ef4a:	b662      	cpsie	i
 800ef4c:	b661      	cpsie	f
 800ef4e:	f3bf 8f4f 	dsb	sy
 800ef52:	f3bf 8f6f 	isb	sy
 800ef56:	df00      	svc	0
 800ef58:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800ef5a:	bf00      	nop
 800ef5c:	e000ed08 	.word	0xe000ed08

0800ef60 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800ef60:	b580      	push	{r7, lr}
 800ef62:	b086      	sub	sp, #24
 800ef64:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800ef66:	4b46      	ldr	r3, [pc, #280]	; (800f080 <xPortStartScheduler+0x120>)
 800ef68:	681b      	ldr	r3, [r3, #0]
 800ef6a:	4a46      	ldr	r2, [pc, #280]	; (800f084 <xPortStartScheduler+0x124>)
 800ef6c:	4293      	cmp	r3, r2
 800ef6e:	d10a      	bne.n	800ef86 <xPortStartScheduler+0x26>
	__asm volatile
 800ef70:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ef74:	f383 8811 	msr	BASEPRI, r3
 800ef78:	f3bf 8f6f 	isb	sy
 800ef7c:	f3bf 8f4f 	dsb	sy
 800ef80:	613b      	str	r3, [r7, #16]
}
 800ef82:	bf00      	nop
 800ef84:	e7fe      	b.n	800ef84 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800ef86:	4b3e      	ldr	r3, [pc, #248]	; (800f080 <xPortStartScheduler+0x120>)
 800ef88:	681b      	ldr	r3, [r3, #0]
 800ef8a:	4a3f      	ldr	r2, [pc, #252]	; (800f088 <xPortStartScheduler+0x128>)
 800ef8c:	4293      	cmp	r3, r2
 800ef8e:	d10a      	bne.n	800efa6 <xPortStartScheduler+0x46>
	__asm volatile
 800ef90:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ef94:	f383 8811 	msr	BASEPRI, r3
 800ef98:	f3bf 8f6f 	isb	sy
 800ef9c:	f3bf 8f4f 	dsb	sy
 800efa0:	60fb      	str	r3, [r7, #12]
}
 800efa2:	bf00      	nop
 800efa4:	e7fe      	b.n	800efa4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800efa6:	4b39      	ldr	r3, [pc, #228]	; (800f08c <xPortStartScheduler+0x12c>)
 800efa8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800efaa:	697b      	ldr	r3, [r7, #20]
 800efac:	781b      	ldrb	r3, [r3, #0]
 800efae:	b2db      	uxtb	r3, r3
 800efb0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800efb2:	697b      	ldr	r3, [r7, #20]
 800efb4:	22ff      	movs	r2, #255	; 0xff
 800efb6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800efb8:	697b      	ldr	r3, [r7, #20]
 800efba:	781b      	ldrb	r3, [r3, #0]
 800efbc:	b2db      	uxtb	r3, r3
 800efbe:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800efc0:	78fb      	ldrb	r3, [r7, #3]
 800efc2:	b2db      	uxtb	r3, r3
 800efc4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800efc8:	b2da      	uxtb	r2, r3
 800efca:	4b31      	ldr	r3, [pc, #196]	; (800f090 <xPortStartScheduler+0x130>)
 800efcc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800efce:	4b31      	ldr	r3, [pc, #196]	; (800f094 <xPortStartScheduler+0x134>)
 800efd0:	2207      	movs	r2, #7
 800efd2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800efd4:	e009      	b.n	800efea <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800efd6:	4b2f      	ldr	r3, [pc, #188]	; (800f094 <xPortStartScheduler+0x134>)
 800efd8:	681b      	ldr	r3, [r3, #0]
 800efda:	3b01      	subs	r3, #1
 800efdc:	4a2d      	ldr	r2, [pc, #180]	; (800f094 <xPortStartScheduler+0x134>)
 800efde:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800efe0:	78fb      	ldrb	r3, [r7, #3]
 800efe2:	b2db      	uxtb	r3, r3
 800efe4:	005b      	lsls	r3, r3, #1
 800efe6:	b2db      	uxtb	r3, r3
 800efe8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800efea:	78fb      	ldrb	r3, [r7, #3]
 800efec:	b2db      	uxtb	r3, r3
 800efee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800eff2:	2b80      	cmp	r3, #128	; 0x80
 800eff4:	d0ef      	beq.n	800efd6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800eff6:	4b27      	ldr	r3, [pc, #156]	; (800f094 <xPortStartScheduler+0x134>)
 800eff8:	681b      	ldr	r3, [r3, #0]
 800effa:	f1c3 0307 	rsb	r3, r3, #7
 800effe:	2b04      	cmp	r3, #4
 800f000:	d00a      	beq.n	800f018 <xPortStartScheduler+0xb8>
	__asm volatile
 800f002:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f006:	f383 8811 	msr	BASEPRI, r3
 800f00a:	f3bf 8f6f 	isb	sy
 800f00e:	f3bf 8f4f 	dsb	sy
 800f012:	60bb      	str	r3, [r7, #8]
}
 800f014:	bf00      	nop
 800f016:	e7fe      	b.n	800f016 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800f018:	4b1e      	ldr	r3, [pc, #120]	; (800f094 <xPortStartScheduler+0x134>)
 800f01a:	681b      	ldr	r3, [r3, #0]
 800f01c:	021b      	lsls	r3, r3, #8
 800f01e:	4a1d      	ldr	r2, [pc, #116]	; (800f094 <xPortStartScheduler+0x134>)
 800f020:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800f022:	4b1c      	ldr	r3, [pc, #112]	; (800f094 <xPortStartScheduler+0x134>)
 800f024:	681b      	ldr	r3, [r3, #0]
 800f026:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800f02a:	4a1a      	ldr	r2, [pc, #104]	; (800f094 <xPortStartScheduler+0x134>)
 800f02c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800f02e:	687b      	ldr	r3, [r7, #4]
 800f030:	b2da      	uxtb	r2, r3
 800f032:	697b      	ldr	r3, [r7, #20]
 800f034:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800f036:	4b18      	ldr	r3, [pc, #96]	; (800f098 <xPortStartScheduler+0x138>)
 800f038:	681b      	ldr	r3, [r3, #0]
 800f03a:	4a17      	ldr	r2, [pc, #92]	; (800f098 <xPortStartScheduler+0x138>)
 800f03c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800f040:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800f042:	4b15      	ldr	r3, [pc, #84]	; (800f098 <xPortStartScheduler+0x138>)
 800f044:	681b      	ldr	r3, [r3, #0]
 800f046:	4a14      	ldr	r2, [pc, #80]	; (800f098 <xPortStartScheduler+0x138>)
 800f048:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800f04c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800f04e:	f000 f8dd 	bl	800f20c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800f052:	4b12      	ldr	r3, [pc, #72]	; (800f09c <xPortStartScheduler+0x13c>)
 800f054:	2200      	movs	r2, #0
 800f056:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800f058:	f000 f8fc 	bl	800f254 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800f05c:	4b10      	ldr	r3, [pc, #64]	; (800f0a0 <xPortStartScheduler+0x140>)
 800f05e:	681b      	ldr	r3, [r3, #0]
 800f060:	4a0f      	ldr	r2, [pc, #60]	; (800f0a0 <xPortStartScheduler+0x140>)
 800f062:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800f066:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800f068:	f7ff ff66 	bl	800ef38 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800f06c:	f7fe ff38 	bl	800dee0 <vTaskSwitchContext>
	prvTaskExitError();
 800f070:	f7ff ff1c 	bl	800eeac <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800f074:	2300      	movs	r3, #0
}
 800f076:	4618      	mov	r0, r3
 800f078:	3718      	adds	r7, #24
 800f07a:	46bd      	mov	sp, r7
 800f07c:	bd80      	pop	{r7, pc}
 800f07e:	bf00      	nop
 800f080:	e000ed00 	.word	0xe000ed00
 800f084:	410fc271 	.word	0x410fc271
 800f088:	410fc270 	.word	0x410fc270
 800f08c:	e000e400 	.word	0xe000e400
 800f090:	200016a0 	.word	0x200016a0
 800f094:	200016a4 	.word	0x200016a4
 800f098:	e000ed20 	.word	0xe000ed20
 800f09c:	200000d0 	.word	0x200000d0
 800f0a0:	e000ef34 	.word	0xe000ef34

0800f0a4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800f0a4:	b480      	push	{r7}
 800f0a6:	b083      	sub	sp, #12
 800f0a8:	af00      	add	r7, sp, #0
	__asm volatile
 800f0aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f0ae:	f383 8811 	msr	BASEPRI, r3
 800f0b2:	f3bf 8f6f 	isb	sy
 800f0b6:	f3bf 8f4f 	dsb	sy
 800f0ba:	607b      	str	r3, [r7, #4]
}
 800f0bc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800f0be:	4b0f      	ldr	r3, [pc, #60]	; (800f0fc <vPortEnterCritical+0x58>)
 800f0c0:	681b      	ldr	r3, [r3, #0]
 800f0c2:	3301      	adds	r3, #1
 800f0c4:	4a0d      	ldr	r2, [pc, #52]	; (800f0fc <vPortEnterCritical+0x58>)
 800f0c6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800f0c8:	4b0c      	ldr	r3, [pc, #48]	; (800f0fc <vPortEnterCritical+0x58>)
 800f0ca:	681b      	ldr	r3, [r3, #0]
 800f0cc:	2b01      	cmp	r3, #1
 800f0ce:	d10f      	bne.n	800f0f0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800f0d0:	4b0b      	ldr	r3, [pc, #44]	; (800f100 <vPortEnterCritical+0x5c>)
 800f0d2:	681b      	ldr	r3, [r3, #0]
 800f0d4:	b2db      	uxtb	r3, r3
 800f0d6:	2b00      	cmp	r3, #0
 800f0d8:	d00a      	beq.n	800f0f0 <vPortEnterCritical+0x4c>
	__asm volatile
 800f0da:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f0de:	f383 8811 	msr	BASEPRI, r3
 800f0e2:	f3bf 8f6f 	isb	sy
 800f0e6:	f3bf 8f4f 	dsb	sy
 800f0ea:	603b      	str	r3, [r7, #0]
}
 800f0ec:	bf00      	nop
 800f0ee:	e7fe      	b.n	800f0ee <vPortEnterCritical+0x4a>
	}
}
 800f0f0:	bf00      	nop
 800f0f2:	370c      	adds	r7, #12
 800f0f4:	46bd      	mov	sp, r7
 800f0f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0fa:	4770      	bx	lr
 800f0fc:	200000d0 	.word	0x200000d0
 800f100:	e000ed04 	.word	0xe000ed04

0800f104 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800f104:	b480      	push	{r7}
 800f106:	b083      	sub	sp, #12
 800f108:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800f10a:	4b12      	ldr	r3, [pc, #72]	; (800f154 <vPortExitCritical+0x50>)
 800f10c:	681b      	ldr	r3, [r3, #0]
 800f10e:	2b00      	cmp	r3, #0
 800f110:	d10a      	bne.n	800f128 <vPortExitCritical+0x24>
	__asm volatile
 800f112:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f116:	f383 8811 	msr	BASEPRI, r3
 800f11a:	f3bf 8f6f 	isb	sy
 800f11e:	f3bf 8f4f 	dsb	sy
 800f122:	607b      	str	r3, [r7, #4]
}
 800f124:	bf00      	nop
 800f126:	e7fe      	b.n	800f126 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800f128:	4b0a      	ldr	r3, [pc, #40]	; (800f154 <vPortExitCritical+0x50>)
 800f12a:	681b      	ldr	r3, [r3, #0]
 800f12c:	3b01      	subs	r3, #1
 800f12e:	4a09      	ldr	r2, [pc, #36]	; (800f154 <vPortExitCritical+0x50>)
 800f130:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800f132:	4b08      	ldr	r3, [pc, #32]	; (800f154 <vPortExitCritical+0x50>)
 800f134:	681b      	ldr	r3, [r3, #0]
 800f136:	2b00      	cmp	r3, #0
 800f138:	d105      	bne.n	800f146 <vPortExitCritical+0x42>
 800f13a:	2300      	movs	r3, #0
 800f13c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800f13e:	683b      	ldr	r3, [r7, #0]
 800f140:	f383 8811 	msr	BASEPRI, r3
}
 800f144:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800f146:	bf00      	nop
 800f148:	370c      	adds	r7, #12
 800f14a:	46bd      	mov	sp, r7
 800f14c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f150:	4770      	bx	lr
 800f152:	bf00      	nop
 800f154:	200000d0 	.word	0x200000d0
	...

0800f160 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800f160:	f3ef 8009 	mrs	r0, PSP
 800f164:	f3bf 8f6f 	isb	sy
 800f168:	4b15      	ldr	r3, [pc, #84]	; (800f1c0 <pxCurrentTCBConst>)
 800f16a:	681a      	ldr	r2, [r3, #0]
 800f16c:	f01e 0f10 	tst.w	lr, #16
 800f170:	bf08      	it	eq
 800f172:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800f176:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f17a:	6010      	str	r0, [r2, #0]
 800f17c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800f180:	f04f 0050 	mov.w	r0, #80	; 0x50
 800f184:	f380 8811 	msr	BASEPRI, r0
 800f188:	f3bf 8f4f 	dsb	sy
 800f18c:	f3bf 8f6f 	isb	sy
 800f190:	f7fe fea6 	bl	800dee0 <vTaskSwitchContext>
 800f194:	f04f 0000 	mov.w	r0, #0
 800f198:	f380 8811 	msr	BASEPRI, r0
 800f19c:	bc09      	pop	{r0, r3}
 800f19e:	6819      	ldr	r1, [r3, #0]
 800f1a0:	6808      	ldr	r0, [r1, #0]
 800f1a2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f1a6:	f01e 0f10 	tst.w	lr, #16
 800f1aa:	bf08      	it	eq
 800f1ac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800f1b0:	f380 8809 	msr	PSP, r0
 800f1b4:	f3bf 8f6f 	isb	sy
 800f1b8:	4770      	bx	lr
 800f1ba:	bf00      	nop
 800f1bc:	f3af 8000 	nop.w

0800f1c0 <pxCurrentTCBConst>:
 800f1c0:	20001074 	.word	0x20001074
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800f1c4:	bf00      	nop
 800f1c6:	bf00      	nop

0800f1c8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800f1c8:	b580      	push	{r7, lr}
 800f1ca:	b082      	sub	sp, #8
 800f1cc:	af00      	add	r7, sp, #0
	__asm volatile
 800f1ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f1d2:	f383 8811 	msr	BASEPRI, r3
 800f1d6:	f3bf 8f6f 	isb	sy
 800f1da:	f3bf 8f4f 	dsb	sy
 800f1de:	607b      	str	r3, [r7, #4]
}
 800f1e0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800f1e2:	f7fe fdc3 	bl	800dd6c <xTaskIncrementTick>
 800f1e6:	4603      	mov	r3, r0
 800f1e8:	2b00      	cmp	r3, #0
 800f1ea:	d003      	beq.n	800f1f4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800f1ec:	4b06      	ldr	r3, [pc, #24]	; (800f208 <xPortSysTickHandler+0x40>)
 800f1ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f1f2:	601a      	str	r2, [r3, #0]
 800f1f4:	2300      	movs	r3, #0
 800f1f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800f1f8:	683b      	ldr	r3, [r7, #0]
 800f1fa:	f383 8811 	msr	BASEPRI, r3
}
 800f1fe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800f200:	bf00      	nop
 800f202:	3708      	adds	r7, #8
 800f204:	46bd      	mov	sp, r7
 800f206:	bd80      	pop	{r7, pc}
 800f208:	e000ed04 	.word	0xe000ed04

0800f20c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800f20c:	b480      	push	{r7}
 800f20e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800f210:	4b0b      	ldr	r3, [pc, #44]	; (800f240 <vPortSetupTimerInterrupt+0x34>)
 800f212:	2200      	movs	r2, #0
 800f214:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800f216:	4b0b      	ldr	r3, [pc, #44]	; (800f244 <vPortSetupTimerInterrupt+0x38>)
 800f218:	2200      	movs	r2, #0
 800f21a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800f21c:	4b0a      	ldr	r3, [pc, #40]	; (800f248 <vPortSetupTimerInterrupt+0x3c>)
 800f21e:	681b      	ldr	r3, [r3, #0]
 800f220:	4a0a      	ldr	r2, [pc, #40]	; (800f24c <vPortSetupTimerInterrupt+0x40>)
 800f222:	fba2 2303 	umull	r2, r3, r2, r3
 800f226:	099b      	lsrs	r3, r3, #6
 800f228:	4a09      	ldr	r2, [pc, #36]	; (800f250 <vPortSetupTimerInterrupt+0x44>)
 800f22a:	3b01      	subs	r3, #1
 800f22c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800f22e:	4b04      	ldr	r3, [pc, #16]	; (800f240 <vPortSetupTimerInterrupt+0x34>)
 800f230:	2207      	movs	r2, #7
 800f232:	601a      	str	r2, [r3, #0]
}
 800f234:	bf00      	nop
 800f236:	46bd      	mov	sp, r7
 800f238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f23c:	4770      	bx	lr
 800f23e:	bf00      	nop
 800f240:	e000e010 	.word	0xe000e010
 800f244:	e000e018 	.word	0xe000e018
 800f248:	20000038 	.word	0x20000038
 800f24c:	10624dd3 	.word	0x10624dd3
 800f250:	e000e014 	.word	0xe000e014

0800f254 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800f254:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800f264 <vPortEnableVFP+0x10>
 800f258:	6801      	ldr	r1, [r0, #0]
 800f25a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800f25e:	6001      	str	r1, [r0, #0]
 800f260:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800f262:	bf00      	nop
 800f264:	e000ed88 	.word	0xe000ed88

0800f268 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800f268:	b480      	push	{r7}
 800f26a:	b085      	sub	sp, #20
 800f26c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800f26e:	f3ef 8305 	mrs	r3, IPSR
 800f272:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800f274:	68fb      	ldr	r3, [r7, #12]
 800f276:	2b0f      	cmp	r3, #15
 800f278:	d914      	bls.n	800f2a4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800f27a:	4a17      	ldr	r2, [pc, #92]	; (800f2d8 <vPortValidateInterruptPriority+0x70>)
 800f27c:	68fb      	ldr	r3, [r7, #12]
 800f27e:	4413      	add	r3, r2
 800f280:	781b      	ldrb	r3, [r3, #0]
 800f282:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800f284:	4b15      	ldr	r3, [pc, #84]	; (800f2dc <vPortValidateInterruptPriority+0x74>)
 800f286:	781b      	ldrb	r3, [r3, #0]
 800f288:	7afa      	ldrb	r2, [r7, #11]
 800f28a:	429a      	cmp	r2, r3
 800f28c:	d20a      	bcs.n	800f2a4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800f28e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f292:	f383 8811 	msr	BASEPRI, r3
 800f296:	f3bf 8f6f 	isb	sy
 800f29a:	f3bf 8f4f 	dsb	sy
 800f29e:	607b      	str	r3, [r7, #4]
}
 800f2a0:	bf00      	nop
 800f2a2:	e7fe      	b.n	800f2a2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800f2a4:	4b0e      	ldr	r3, [pc, #56]	; (800f2e0 <vPortValidateInterruptPriority+0x78>)
 800f2a6:	681b      	ldr	r3, [r3, #0]
 800f2a8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800f2ac:	4b0d      	ldr	r3, [pc, #52]	; (800f2e4 <vPortValidateInterruptPriority+0x7c>)
 800f2ae:	681b      	ldr	r3, [r3, #0]
 800f2b0:	429a      	cmp	r2, r3
 800f2b2:	d90a      	bls.n	800f2ca <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800f2b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f2b8:	f383 8811 	msr	BASEPRI, r3
 800f2bc:	f3bf 8f6f 	isb	sy
 800f2c0:	f3bf 8f4f 	dsb	sy
 800f2c4:	603b      	str	r3, [r7, #0]
}
 800f2c6:	bf00      	nop
 800f2c8:	e7fe      	b.n	800f2c8 <vPortValidateInterruptPriority+0x60>
	}
 800f2ca:	bf00      	nop
 800f2cc:	3714      	adds	r7, #20
 800f2ce:	46bd      	mov	sp, r7
 800f2d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2d4:	4770      	bx	lr
 800f2d6:	bf00      	nop
 800f2d8:	e000e3f0 	.word	0xe000e3f0
 800f2dc:	200016a0 	.word	0x200016a0
 800f2e0:	e000ed0c 	.word	0xe000ed0c
 800f2e4:	200016a4 	.word	0x200016a4

0800f2e8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800f2e8:	b580      	push	{r7, lr}
 800f2ea:	b08a      	sub	sp, #40	; 0x28
 800f2ec:	af00      	add	r7, sp, #0
 800f2ee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800f2f0:	2300      	movs	r3, #0
 800f2f2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800f2f4:	f7fe fc7e 	bl	800dbf4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800f2f8:	4b5b      	ldr	r3, [pc, #364]	; (800f468 <pvPortMalloc+0x180>)
 800f2fa:	681b      	ldr	r3, [r3, #0]
 800f2fc:	2b00      	cmp	r3, #0
 800f2fe:	d101      	bne.n	800f304 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800f300:	f000 f920 	bl	800f544 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800f304:	4b59      	ldr	r3, [pc, #356]	; (800f46c <pvPortMalloc+0x184>)
 800f306:	681a      	ldr	r2, [r3, #0]
 800f308:	687b      	ldr	r3, [r7, #4]
 800f30a:	4013      	ands	r3, r2
 800f30c:	2b00      	cmp	r3, #0
 800f30e:	f040 8093 	bne.w	800f438 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800f312:	687b      	ldr	r3, [r7, #4]
 800f314:	2b00      	cmp	r3, #0
 800f316:	d01d      	beq.n	800f354 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800f318:	2208      	movs	r2, #8
 800f31a:	687b      	ldr	r3, [r7, #4]
 800f31c:	4413      	add	r3, r2
 800f31e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800f320:	687b      	ldr	r3, [r7, #4]
 800f322:	f003 0307 	and.w	r3, r3, #7
 800f326:	2b00      	cmp	r3, #0
 800f328:	d014      	beq.n	800f354 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800f32a:	687b      	ldr	r3, [r7, #4]
 800f32c:	f023 0307 	bic.w	r3, r3, #7
 800f330:	3308      	adds	r3, #8
 800f332:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f334:	687b      	ldr	r3, [r7, #4]
 800f336:	f003 0307 	and.w	r3, r3, #7
 800f33a:	2b00      	cmp	r3, #0
 800f33c:	d00a      	beq.n	800f354 <pvPortMalloc+0x6c>
	__asm volatile
 800f33e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f342:	f383 8811 	msr	BASEPRI, r3
 800f346:	f3bf 8f6f 	isb	sy
 800f34a:	f3bf 8f4f 	dsb	sy
 800f34e:	617b      	str	r3, [r7, #20]
}
 800f350:	bf00      	nop
 800f352:	e7fe      	b.n	800f352 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800f354:	687b      	ldr	r3, [r7, #4]
 800f356:	2b00      	cmp	r3, #0
 800f358:	d06e      	beq.n	800f438 <pvPortMalloc+0x150>
 800f35a:	4b45      	ldr	r3, [pc, #276]	; (800f470 <pvPortMalloc+0x188>)
 800f35c:	681b      	ldr	r3, [r3, #0]
 800f35e:	687a      	ldr	r2, [r7, #4]
 800f360:	429a      	cmp	r2, r3
 800f362:	d869      	bhi.n	800f438 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800f364:	4b43      	ldr	r3, [pc, #268]	; (800f474 <pvPortMalloc+0x18c>)
 800f366:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800f368:	4b42      	ldr	r3, [pc, #264]	; (800f474 <pvPortMalloc+0x18c>)
 800f36a:	681b      	ldr	r3, [r3, #0]
 800f36c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f36e:	e004      	b.n	800f37a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800f370:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f372:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800f374:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f376:	681b      	ldr	r3, [r3, #0]
 800f378:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f37a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f37c:	685b      	ldr	r3, [r3, #4]
 800f37e:	687a      	ldr	r2, [r7, #4]
 800f380:	429a      	cmp	r2, r3
 800f382:	d903      	bls.n	800f38c <pvPortMalloc+0xa4>
 800f384:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f386:	681b      	ldr	r3, [r3, #0]
 800f388:	2b00      	cmp	r3, #0
 800f38a:	d1f1      	bne.n	800f370 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800f38c:	4b36      	ldr	r3, [pc, #216]	; (800f468 <pvPortMalloc+0x180>)
 800f38e:	681b      	ldr	r3, [r3, #0]
 800f390:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f392:	429a      	cmp	r2, r3
 800f394:	d050      	beq.n	800f438 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800f396:	6a3b      	ldr	r3, [r7, #32]
 800f398:	681b      	ldr	r3, [r3, #0]
 800f39a:	2208      	movs	r2, #8
 800f39c:	4413      	add	r3, r2
 800f39e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800f3a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f3a2:	681a      	ldr	r2, [r3, #0]
 800f3a4:	6a3b      	ldr	r3, [r7, #32]
 800f3a6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800f3a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f3aa:	685a      	ldr	r2, [r3, #4]
 800f3ac:	687b      	ldr	r3, [r7, #4]
 800f3ae:	1ad2      	subs	r2, r2, r3
 800f3b0:	2308      	movs	r3, #8
 800f3b2:	005b      	lsls	r3, r3, #1
 800f3b4:	429a      	cmp	r2, r3
 800f3b6:	d91f      	bls.n	800f3f8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800f3b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f3ba:	687b      	ldr	r3, [r7, #4]
 800f3bc:	4413      	add	r3, r2
 800f3be:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f3c0:	69bb      	ldr	r3, [r7, #24]
 800f3c2:	f003 0307 	and.w	r3, r3, #7
 800f3c6:	2b00      	cmp	r3, #0
 800f3c8:	d00a      	beq.n	800f3e0 <pvPortMalloc+0xf8>
	__asm volatile
 800f3ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f3ce:	f383 8811 	msr	BASEPRI, r3
 800f3d2:	f3bf 8f6f 	isb	sy
 800f3d6:	f3bf 8f4f 	dsb	sy
 800f3da:	613b      	str	r3, [r7, #16]
}
 800f3dc:	bf00      	nop
 800f3de:	e7fe      	b.n	800f3de <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800f3e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f3e2:	685a      	ldr	r2, [r3, #4]
 800f3e4:	687b      	ldr	r3, [r7, #4]
 800f3e6:	1ad2      	subs	r2, r2, r3
 800f3e8:	69bb      	ldr	r3, [r7, #24]
 800f3ea:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800f3ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f3ee:	687a      	ldr	r2, [r7, #4]
 800f3f0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800f3f2:	69b8      	ldr	r0, [r7, #24]
 800f3f4:	f000 f908 	bl	800f608 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800f3f8:	4b1d      	ldr	r3, [pc, #116]	; (800f470 <pvPortMalloc+0x188>)
 800f3fa:	681a      	ldr	r2, [r3, #0]
 800f3fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f3fe:	685b      	ldr	r3, [r3, #4]
 800f400:	1ad3      	subs	r3, r2, r3
 800f402:	4a1b      	ldr	r2, [pc, #108]	; (800f470 <pvPortMalloc+0x188>)
 800f404:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800f406:	4b1a      	ldr	r3, [pc, #104]	; (800f470 <pvPortMalloc+0x188>)
 800f408:	681a      	ldr	r2, [r3, #0]
 800f40a:	4b1b      	ldr	r3, [pc, #108]	; (800f478 <pvPortMalloc+0x190>)
 800f40c:	681b      	ldr	r3, [r3, #0]
 800f40e:	429a      	cmp	r2, r3
 800f410:	d203      	bcs.n	800f41a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800f412:	4b17      	ldr	r3, [pc, #92]	; (800f470 <pvPortMalloc+0x188>)
 800f414:	681b      	ldr	r3, [r3, #0]
 800f416:	4a18      	ldr	r2, [pc, #96]	; (800f478 <pvPortMalloc+0x190>)
 800f418:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800f41a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f41c:	685a      	ldr	r2, [r3, #4]
 800f41e:	4b13      	ldr	r3, [pc, #76]	; (800f46c <pvPortMalloc+0x184>)
 800f420:	681b      	ldr	r3, [r3, #0]
 800f422:	431a      	orrs	r2, r3
 800f424:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f426:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800f428:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f42a:	2200      	movs	r2, #0
 800f42c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800f42e:	4b13      	ldr	r3, [pc, #76]	; (800f47c <pvPortMalloc+0x194>)
 800f430:	681b      	ldr	r3, [r3, #0]
 800f432:	3301      	adds	r3, #1
 800f434:	4a11      	ldr	r2, [pc, #68]	; (800f47c <pvPortMalloc+0x194>)
 800f436:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800f438:	f7fe fbea 	bl	800dc10 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800f43c:	69fb      	ldr	r3, [r7, #28]
 800f43e:	f003 0307 	and.w	r3, r3, #7
 800f442:	2b00      	cmp	r3, #0
 800f444:	d00a      	beq.n	800f45c <pvPortMalloc+0x174>
	__asm volatile
 800f446:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f44a:	f383 8811 	msr	BASEPRI, r3
 800f44e:	f3bf 8f6f 	isb	sy
 800f452:	f3bf 8f4f 	dsb	sy
 800f456:	60fb      	str	r3, [r7, #12]
}
 800f458:	bf00      	nop
 800f45a:	e7fe      	b.n	800f45a <pvPortMalloc+0x172>
	return pvReturn;
 800f45c:	69fb      	ldr	r3, [r7, #28]
}
 800f45e:	4618      	mov	r0, r3
 800f460:	3728      	adds	r7, #40	; 0x28
 800f462:	46bd      	mov	sp, r7
 800f464:	bd80      	pop	{r7, pc}
 800f466:	bf00      	nop
 800f468:	200052b0 	.word	0x200052b0
 800f46c:	200052c4 	.word	0x200052c4
 800f470:	200052b4 	.word	0x200052b4
 800f474:	200052a8 	.word	0x200052a8
 800f478:	200052b8 	.word	0x200052b8
 800f47c:	200052bc 	.word	0x200052bc

0800f480 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800f480:	b580      	push	{r7, lr}
 800f482:	b086      	sub	sp, #24
 800f484:	af00      	add	r7, sp, #0
 800f486:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800f488:	687b      	ldr	r3, [r7, #4]
 800f48a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800f48c:	687b      	ldr	r3, [r7, #4]
 800f48e:	2b00      	cmp	r3, #0
 800f490:	d04d      	beq.n	800f52e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800f492:	2308      	movs	r3, #8
 800f494:	425b      	negs	r3, r3
 800f496:	697a      	ldr	r2, [r7, #20]
 800f498:	4413      	add	r3, r2
 800f49a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800f49c:	697b      	ldr	r3, [r7, #20]
 800f49e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800f4a0:	693b      	ldr	r3, [r7, #16]
 800f4a2:	685a      	ldr	r2, [r3, #4]
 800f4a4:	4b24      	ldr	r3, [pc, #144]	; (800f538 <vPortFree+0xb8>)
 800f4a6:	681b      	ldr	r3, [r3, #0]
 800f4a8:	4013      	ands	r3, r2
 800f4aa:	2b00      	cmp	r3, #0
 800f4ac:	d10a      	bne.n	800f4c4 <vPortFree+0x44>
	__asm volatile
 800f4ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f4b2:	f383 8811 	msr	BASEPRI, r3
 800f4b6:	f3bf 8f6f 	isb	sy
 800f4ba:	f3bf 8f4f 	dsb	sy
 800f4be:	60fb      	str	r3, [r7, #12]
}
 800f4c0:	bf00      	nop
 800f4c2:	e7fe      	b.n	800f4c2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800f4c4:	693b      	ldr	r3, [r7, #16]
 800f4c6:	681b      	ldr	r3, [r3, #0]
 800f4c8:	2b00      	cmp	r3, #0
 800f4ca:	d00a      	beq.n	800f4e2 <vPortFree+0x62>
	__asm volatile
 800f4cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f4d0:	f383 8811 	msr	BASEPRI, r3
 800f4d4:	f3bf 8f6f 	isb	sy
 800f4d8:	f3bf 8f4f 	dsb	sy
 800f4dc:	60bb      	str	r3, [r7, #8]
}
 800f4de:	bf00      	nop
 800f4e0:	e7fe      	b.n	800f4e0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800f4e2:	693b      	ldr	r3, [r7, #16]
 800f4e4:	685a      	ldr	r2, [r3, #4]
 800f4e6:	4b14      	ldr	r3, [pc, #80]	; (800f538 <vPortFree+0xb8>)
 800f4e8:	681b      	ldr	r3, [r3, #0]
 800f4ea:	4013      	ands	r3, r2
 800f4ec:	2b00      	cmp	r3, #0
 800f4ee:	d01e      	beq.n	800f52e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800f4f0:	693b      	ldr	r3, [r7, #16]
 800f4f2:	681b      	ldr	r3, [r3, #0]
 800f4f4:	2b00      	cmp	r3, #0
 800f4f6:	d11a      	bne.n	800f52e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800f4f8:	693b      	ldr	r3, [r7, #16]
 800f4fa:	685a      	ldr	r2, [r3, #4]
 800f4fc:	4b0e      	ldr	r3, [pc, #56]	; (800f538 <vPortFree+0xb8>)
 800f4fe:	681b      	ldr	r3, [r3, #0]
 800f500:	43db      	mvns	r3, r3
 800f502:	401a      	ands	r2, r3
 800f504:	693b      	ldr	r3, [r7, #16]
 800f506:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800f508:	f7fe fb74 	bl	800dbf4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800f50c:	693b      	ldr	r3, [r7, #16]
 800f50e:	685a      	ldr	r2, [r3, #4]
 800f510:	4b0a      	ldr	r3, [pc, #40]	; (800f53c <vPortFree+0xbc>)
 800f512:	681b      	ldr	r3, [r3, #0]
 800f514:	4413      	add	r3, r2
 800f516:	4a09      	ldr	r2, [pc, #36]	; (800f53c <vPortFree+0xbc>)
 800f518:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800f51a:	6938      	ldr	r0, [r7, #16]
 800f51c:	f000 f874 	bl	800f608 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800f520:	4b07      	ldr	r3, [pc, #28]	; (800f540 <vPortFree+0xc0>)
 800f522:	681b      	ldr	r3, [r3, #0]
 800f524:	3301      	adds	r3, #1
 800f526:	4a06      	ldr	r2, [pc, #24]	; (800f540 <vPortFree+0xc0>)
 800f528:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800f52a:	f7fe fb71 	bl	800dc10 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800f52e:	bf00      	nop
 800f530:	3718      	adds	r7, #24
 800f532:	46bd      	mov	sp, r7
 800f534:	bd80      	pop	{r7, pc}
 800f536:	bf00      	nop
 800f538:	200052c4 	.word	0x200052c4
 800f53c:	200052b4 	.word	0x200052b4
 800f540:	200052c0 	.word	0x200052c0

0800f544 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800f544:	b480      	push	{r7}
 800f546:	b085      	sub	sp, #20
 800f548:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800f54a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800f54e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800f550:	4b27      	ldr	r3, [pc, #156]	; (800f5f0 <prvHeapInit+0xac>)
 800f552:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800f554:	68fb      	ldr	r3, [r7, #12]
 800f556:	f003 0307 	and.w	r3, r3, #7
 800f55a:	2b00      	cmp	r3, #0
 800f55c:	d00c      	beq.n	800f578 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800f55e:	68fb      	ldr	r3, [r7, #12]
 800f560:	3307      	adds	r3, #7
 800f562:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800f564:	68fb      	ldr	r3, [r7, #12]
 800f566:	f023 0307 	bic.w	r3, r3, #7
 800f56a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800f56c:	68ba      	ldr	r2, [r7, #8]
 800f56e:	68fb      	ldr	r3, [r7, #12]
 800f570:	1ad3      	subs	r3, r2, r3
 800f572:	4a1f      	ldr	r2, [pc, #124]	; (800f5f0 <prvHeapInit+0xac>)
 800f574:	4413      	add	r3, r2
 800f576:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800f578:	68fb      	ldr	r3, [r7, #12]
 800f57a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800f57c:	4a1d      	ldr	r2, [pc, #116]	; (800f5f4 <prvHeapInit+0xb0>)
 800f57e:	687b      	ldr	r3, [r7, #4]
 800f580:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800f582:	4b1c      	ldr	r3, [pc, #112]	; (800f5f4 <prvHeapInit+0xb0>)
 800f584:	2200      	movs	r2, #0
 800f586:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800f588:	687b      	ldr	r3, [r7, #4]
 800f58a:	68ba      	ldr	r2, [r7, #8]
 800f58c:	4413      	add	r3, r2
 800f58e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800f590:	2208      	movs	r2, #8
 800f592:	68fb      	ldr	r3, [r7, #12]
 800f594:	1a9b      	subs	r3, r3, r2
 800f596:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800f598:	68fb      	ldr	r3, [r7, #12]
 800f59a:	f023 0307 	bic.w	r3, r3, #7
 800f59e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800f5a0:	68fb      	ldr	r3, [r7, #12]
 800f5a2:	4a15      	ldr	r2, [pc, #84]	; (800f5f8 <prvHeapInit+0xb4>)
 800f5a4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800f5a6:	4b14      	ldr	r3, [pc, #80]	; (800f5f8 <prvHeapInit+0xb4>)
 800f5a8:	681b      	ldr	r3, [r3, #0]
 800f5aa:	2200      	movs	r2, #0
 800f5ac:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800f5ae:	4b12      	ldr	r3, [pc, #72]	; (800f5f8 <prvHeapInit+0xb4>)
 800f5b0:	681b      	ldr	r3, [r3, #0]
 800f5b2:	2200      	movs	r2, #0
 800f5b4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800f5b6:	687b      	ldr	r3, [r7, #4]
 800f5b8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800f5ba:	683b      	ldr	r3, [r7, #0]
 800f5bc:	68fa      	ldr	r2, [r7, #12]
 800f5be:	1ad2      	subs	r2, r2, r3
 800f5c0:	683b      	ldr	r3, [r7, #0]
 800f5c2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800f5c4:	4b0c      	ldr	r3, [pc, #48]	; (800f5f8 <prvHeapInit+0xb4>)
 800f5c6:	681a      	ldr	r2, [r3, #0]
 800f5c8:	683b      	ldr	r3, [r7, #0]
 800f5ca:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800f5cc:	683b      	ldr	r3, [r7, #0]
 800f5ce:	685b      	ldr	r3, [r3, #4]
 800f5d0:	4a0a      	ldr	r2, [pc, #40]	; (800f5fc <prvHeapInit+0xb8>)
 800f5d2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800f5d4:	683b      	ldr	r3, [r7, #0]
 800f5d6:	685b      	ldr	r3, [r3, #4]
 800f5d8:	4a09      	ldr	r2, [pc, #36]	; (800f600 <prvHeapInit+0xbc>)
 800f5da:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800f5dc:	4b09      	ldr	r3, [pc, #36]	; (800f604 <prvHeapInit+0xc0>)
 800f5de:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800f5e2:	601a      	str	r2, [r3, #0]
}
 800f5e4:	bf00      	nop
 800f5e6:	3714      	adds	r7, #20
 800f5e8:	46bd      	mov	sp, r7
 800f5ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5ee:	4770      	bx	lr
 800f5f0:	200016a8 	.word	0x200016a8
 800f5f4:	200052a8 	.word	0x200052a8
 800f5f8:	200052b0 	.word	0x200052b0
 800f5fc:	200052b8 	.word	0x200052b8
 800f600:	200052b4 	.word	0x200052b4
 800f604:	200052c4 	.word	0x200052c4

0800f608 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800f608:	b480      	push	{r7}
 800f60a:	b085      	sub	sp, #20
 800f60c:	af00      	add	r7, sp, #0
 800f60e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800f610:	4b28      	ldr	r3, [pc, #160]	; (800f6b4 <prvInsertBlockIntoFreeList+0xac>)
 800f612:	60fb      	str	r3, [r7, #12]
 800f614:	e002      	b.n	800f61c <prvInsertBlockIntoFreeList+0x14>
 800f616:	68fb      	ldr	r3, [r7, #12]
 800f618:	681b      	ldr	r3, [r3, #0]
 800f61a:	60fb      	str	r3, [r7, #12]
 800f61c:	68fb      	ldr	r3, [r7, #12]
 800f61e:	681b      	ldr	r3, [r3, #0]
 800f620:	687a      	ldr	r2, [r7, #4]
 800f622:	429a      	cmp	r2, r3
 800f624:	d8f7      	bhi.n	800f616 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800f626:	68fb      	ldr	r3, [r7, #12]
 800f628:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800f62a:	68fb      	ldr	r3, [r7, #12]
 800f62c:	685b      	ldr	r3, [r3, #4]
 800f62e:	68ba      	ldr	r2, [r7, #8]
 800f630:	4413      	add	r3, r2
 800f632:	687a      	ldr	r2, [r7, #4]
 800f634:	429a      	cmp	r2, r3
 800f636:	d108      	bne.n	800f64a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800f638:	68fb      	ldr	r3, [r7, #12]
 800f63a:	685a      	ldr	r2, [r3, #4]
 800f63c:	687b      	ldr	r3, [r7, #4]
 800f63e:	685b      	ldr	r3, [r3, #4]
 800f640:	441a      	add	r2, r3
 800f642:	68fb      	ldr	r3, [r7, #12]
 800f644:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800f646:	68fb      	ldr	r3, [r7, #12]
 800f648:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800f64a:	687b      	ldr	r3, [r7, #4]
 800f64c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800f64e:	687b      	ldr	r3, [r7, #4]
 800f650:	685b      	ldr	r3, [r3, #4]
 800f652:	68ba      	ldr	r2, [r7, #8]
 800f654:	441a      	add	r2, r3
 800f656:	68fb      	ldr	r3, [r7, #12]
 800f658:	681b      	ldr	r3, [r3, #0]
 800f65a:	429a      	cmp	r2, r3
 800f65c:	d118      	bne.n	800f690 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800f65e:	68fb      	ldr	r3, [r7, #12]
 800f660:	681a      	ldr	r2, [r3, #0]
 800f662:	4b15      	ldr	r3, [pc, #84]	; (800f6b8 <prvInsertBlockIntoFreeList+0xb0>)
 800f664:	681b      	ldr	r3, [r3, #0]
 800f666:	429a      	cmp	r2, r3
 800f668:	d00d      	beq.n	800f686 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800f66a:	687b      	ldr	r3, [r7, #4]
 800f66c:	685a      	ldr	r2, [r3, #4]
 800f66e:	68fb      	ldr	r3, [r7, #12]
 800f670:	681b      	ldr	r3, [r3, #0]
 800f672:	685b      	ldr	r3, [r3, #4]
 800f674:	441a      	add	r2, r3
 800f676:	687b      	ldr	r3, [r7, #4]
 800f678:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800f67a:	68fb      	ldr	r3, [r7, #12]
 800f67c:	681b      	ldr	r3, [r3, #0]
 800f67e:	681a      	ldr	r2, [r3, #0]
 800f680:	687b      	ldr	r3, [r7, #4]
 800f682:	601a      	str	r2, [r3, #0]
 800f684:	e008      	b.n	800f698 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800f686:	4b0c      	ldr	r3, [pc, #48]	; (800f6b8 <prvInsertBlockIntoFreeList+0xb0>)
 800f688:	681a      	ldr	r2, [r3, #0]
 800f68a:	687b      	ldr	r3, [r7, #4]
 800f68c:	601a      	str	r2, [r3, #0]
 800f68e:	e003      	b.n	800f698 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800f690:	68fb      	ldr	r3, [r7, #12]
 800f692:	681a      	ldr	r2, [r3, #0]
 800f694:	687b      	ldr	r3, [r7, #4]
 800f696:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800f698:	68fa      	ldr	r2, [r7, #12]
 800f69a:	687b      	ldr	r3, [r7, #4]
 800f69c:	429a      	cmp	r2, r3
 800f69e:	d002      	beq.n	800f6a6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800f6a0:	68fb      	ldr	r3, [r7, #12]
 800f6a2:	687a      	ldr	r2, [r7, #4]
 800f6a4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800f6a6:	bf00      	nop
 800f6a8:	3714      	adds	r7, #20
 800f6aa:	46bd      	mov	sp, r7
 800f6ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6b0:	4770      	bx	lr
 800f6b2:	bf00      	nop
 800f6b4:	200052a8 	.word	0x200052a8
 800f6b8:	200052b0 	.word	0x200052b0

0800f6bc <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800f6bc:	b580      	push	{r7, lr}
 800f6be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800f6c0:	2200      	movs	r2, #0
 800f6c2:	4912      	ldr	r1, [pc, #72]	; (800f70c <MX_USB_DEVICE_Init+0x50>)
 800f6c4:	4812      	ldr	r0, [pc, #72]	; (800f710 <MX_USB_DEVICE_Init+0x54>)
 800f6c6:	f7fb fb15 	bl	800acf4 <USBD_Init>
 800f6ca:	4603      	mov	r3, r0
 800f6cc:	2b00      	cmp	r3, #0
 800f6ce:	d001      	beq.n	800f6d4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800f6d0:	f7f3 fad6 	bl	8002c80 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800f6d4:	490f      	ldr	r1, [pc, #60]	; (800f714 <MX_USB_DEVICE_Init+0x58>)
 800f6d6:	480e      	ldr	r0, [pc, #56]	; (800f710 <MX_USB_DEVICE_Init+0x54>)
 800f6d8:	f7fb fb3c 	bl	800ad54 <USBD_RegisterClass>
 800f6dc:	4603      	mov	r3, r0
 800f6de:	2b00      	cmp	r3, #0
 800f6e0:	d001      	beq.n	800f6e6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800f6e2:	f7f3 facd 	bl	8002c80 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800f6e6:	490c      	ldr	r1, [pc, #48]	; (800f718 <MX_USB_DEVICE_Init+0x5c>)
 800f6e8:	4809      	ldr	r0, [pc, #36]	; (800f710 <MX_USB_DEVICE_Init+0x54>)
 800f6ea:	f7fb fa2d 	bl	800ab48 <USBD_CDC_RegisterInterface>
 800f6ee:	4603      	mov	r3, r0
 800f6f0:	2b00      	cmp	r3, #0
 800f6f2:	d001      	beq.n	800f6f8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800f6f4:	f7f3 fac4 	bl	8002c80 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800f6f8:	4805      	ldr	r0, [pc, #20]	; (800f710 <MX_USB_DEVICE_Init+0x54>)
 800f6fa:	f7fb fb61 	bl	800adc0 <USBD_Start>
 800f6fe:	4603      	mov	r3, r0
 800f700:	2b00      	cmp	r3, #0
 800f702:	d001      	beq.n	800f708 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800f704:	f7f3 fabc 	bl	8002c80 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800f708:	bf00      	nop
 800f70a:	bd80      	pop	{r7, pc}
 800f70c:	200000e8 	.word	0x200000e8
 800f710:	200052c8 	.word	0x200052c8
 800f714:	20000050 	.word	0x20000050
 800f718:	200000d4 	.word	0x200000d4

0800f71c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800f71c:	b580      	push	{r7, lr}
 800f71e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800f720:	2200      	movs	r2, #0
 800f722:	4905      	ldr	r1, [pc, #20]	; (800f738 <CDC_Init_FS+0x1c>)
 800f724:	4805      	ldr	r0, [pc, #20]	; (800f73c <CDC_Init_FS+0x20>)
 800f726:	f7fb fa29 	bl	800ab7c <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800f72a:	4905      	ldr	r1, [pc, #20]	; (800f740 <CDC_Init_FS+0x24>)
 800f72c:	4803      	ldr	r0, [pc, #12]	; (800f73c <CDC_Init_FS+0x20>)
 800f72e:	f7fb fa47 	bl	800abc0 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800f732:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800f734:	4618      	mov	r0, r3
 800f736:	bd80      	pop	{r7, pc}
 800f738:	20005da4 	.word	0x20005da4
 800f73c:	200052c8 	.word	0x200052c8
 800f740:	200055a4 	.word	0x200055a4

0800f744 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800f744:	b480      	push	{r7}
 800f746:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800f748:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800f74a:	4618      	mov	r0, r3
 800f74c:	46bd      	mov	sp, r7
 800f74e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f752:	4770      	bx	lr

0800f754 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800f754:	b480      	push	{r7}
 800f756:	b083      	sub	sp, #12
 800f758:	af00      	add	r7, sp, #0
 800f75a:	4603      	mov	r3, r0
 800f75c:	6039      	str	r1, [r7, #0]
 800f75e:	71fb      	strb	r3, [r7, #7]
 800f760:	4613      	mov	r3, r2
 800f762:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800f764:	79fb      	ldrb	r3, [r7, #7]
 800f766:	2b23      	cmp	r3, #35	; 0x23
 800f768:	d84a      	bhi.n	800f800 <CDC_Control_FS+0xac>
 800f76a:	a201      	add	r2, pc, #4	; (adr r2, 800f770 <CDC_Control_FS+0x1c>)
 800f76c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f770:	0800f801 	.word	0x0800f801
 800f774:	0800f801 	.word	0x0800f801
 800f778:	0800f801 	.word	0x0800f801
 800f77c:	0800f801 	.word	0x0800f801
 800f780:	0800f801 	.word	0x0800f801
 800f784:	0800f801 	.word	0x0800f801
 800f788:	0800f801 	.word	0x0800f801
 800f78c:	0800f801 	.word	0x0800f801
 800f790:	0800f801 	.word	0x0800f801
 800f794:	0800f801 	.word	0x0800f801
 800f798:	0800f801 	.word	0x0800f801
 800f79c:	0800f801 	.word	0x0800f801
 800f7a0:	0800f801 	.word	0x0800f801
 800f7a4:	0800f801 	.word	0x0800f801
 800f7a8:	0800f801 	.word	0x0800f801
 800f7ac:	0800f801 	.word	0x0800f801
 800f7b0:	0800f801 	.word	0x0800f801
 800f7b4:	0800f801 	.word	0x0800f801
 800f7b8:	0800f801 	.word	0x0800f801
 800f7bc:	0800f801 	.word	0x0800f801
 800f7c0:	0800f801 	.word	0x0800f801
 800f7c4:	0800f801 	.word	0x0800f801
 800f7c8:	0800f801 	.word	0x0800f801
 800f7cc:	0800f801 	.word	0x0800f801
 800f7d0:	0800f801 	.word	0x0800f801
 800f7d4:	0800f801 	.word	0x0800f801
 800f7d8:	0800f801 	.word	0x0800f801
 800f7dc:	0800f801 	.word	0x0800f801
 800f7e0:	0800f801 	.word	0x0800f801
 800f7e4:	0800f801 	.word	0x0800f801
 800f7e8:	0800f801 	.word	0x0800f801
 800f7ec:	0800f801 	.word	0x0800f801
 800f7f0:	0800f801 	.word	0x0800f801
 800f7f4:	0800f801 	.word	0x0800f801
 800f7f8:	0800f801 	.word	0x0800f801
 800f7fc:	0800f801 	.word	0x0800f801
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800f800:	bf00      	nop
  }

  return (USBD_OK);
 800f802:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800f804:	4618      	mov	r0, r3
 800f806:	370c      	adds	r7, #12
 800f808:	46bd      	mov	sp, r7
 800f80a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f80e:	4770      	bx	lr

0800f810 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800f810:	b580      	push	{r7, lr}
 800f812:	b082      	sub	sp, #8
 800f814:	af00      	add	r7, sp, #0
 800f816:	6078      	str	r0, [r7, #4]
 800f818:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  //USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 command_CMD[0] = Buf[0];
 800f81a:	687b      	ldr	r3, [r7, #4]
 800f81c:	781a      	ldrb	r2, [r3, #0]
 800f81e:	4b05      	ldr	r3, [pc, #20]	; (800f834 <CDC_Receive_FS+0x24>)
 800f820:	701a      	strb	r2, [r3, #0]
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800f822:	4805      	ldr	r0, [pc, #20]	; (800f838 <CDC_Receive_FS+0x28>)
 800f824:	f7fb fa30 	bl	800ac88 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800f828:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800f82a:	4618      	mov	r0, r3
 800f82c:	3708      	adds	r7, #8
 800f82e:	46bd      	mov	sp, r7
 800f830:	bd80      	pop	{r7, pc}
 800f832:	bf00      	nop
 800f834:	20000894 	.word	0x20000894
 800f838:	200052c8 	.word	0x200052c8

0800f83c <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800f83c:	b580      	push	{r7, lr}
 800f83e:	b084      	sub	sp, #16
 800f840:	af00      	add	r7, sp, #0
 800f842:	6078      	str	r0, [r7, #4]
 800f844:	460b      	mov	r3, r1
 800f846:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800f848:	2300      	movs	r3, #0
 800f84a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800f84c:	4b0d      	ldr	r3, [pc, #52]	; (800f884 <CDC_Transmit_FS+0x48>)
 800f84e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f852:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800f854:	68bb      	ldr	r3, [r7, #8]
 800f856:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800f85a:	2b00      	cmp	r3, #0
 800f85c:	d001      	beq.n	800f862 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800f85e:	2301      	movs	r3, #1
 800f860:	e00b      	b.n	800f87a <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800f862:	887b      	ldrh	r3, [r7, #2]
 800f864:	461a      	mov	r2, r3
 800f866:	6879      	ldr	r1, [r7, #4]
 800f868:	4806      	ldr	r0, [pc, #24]	; (800f884 <CDC_Transmit_FS+0x48>)
 800f86a:	f7fb f987 	bl	800ab7c <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800f86e:	4805      	ldr	r0, [pc, #20]	; (800f884 <CDC_Transmit_FS+0x48>)
 800f870:	f7fb f9c4 	bl	800abfc <USBD_CDC_TransmitPacket>
 800f874:	4603      	mov	r3, r0
 800f876:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800f878:	7bfb      	ldrb	r3, [r7, #15]
}
 800f87a:	4618      	mov	r0, r3
 800f87c:	3710      	adds	r7, #16
 800f87e:	46bd      	mov	sp, r7
 800f880:	bd80      	pop	{r7, pc}
 800f882:	bf00      	nop
 800f884:	200052c8 	.word	0x200052c8

0800f888 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800f888:	b480      	push	{r7}
 800f88a:	b087      	sub	sp, #28
 800f88c:	af00      	add	r7, sp, #0
 800f88e:	60f8      	str	r0, [r7, #12]
 800f890:	60b9      	str	r1, [r7, #8]
 800f892:	4613      	mov	r3, r2
 800f894:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800f896:	2300      	movs	r3, #0
 800f898:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800f89a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f89e:	4618      	mov	r0, r3
 800f8a0:	371c      	adds	r7, #28
 800f8a2:	46bd      	mov	sp, r7
 800f8a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8a8:	4770      	bx	lr
	...

0800f8ac <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f8ac:	b480      	push	{r7}
 800f8ae:	b083      	sub	sp, #12
 800f8b0:	af00      	add	r7, sp, #0
 800f8b2:	4603      	mov	r3, r0
 800f8b4:	6039      	str	r1, [r7, #0]
 800f8b6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800f8b8:	683b      	ldr	r3, [r7, #0]
 800f8ba:	2212      	movs	r2, #18
 800f8bc:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800f8be:	4b03      	ldr	r3, [pc, #12]	; (800f8cc <USBD_FS_DeviceDescriptor+0x20>)
}
 800f8c0:	4618      	mov	r0, r3
 800f8c2:	370c      	adds	r7, #12
 800f8c4:	46bd      	mov	sp, r7
 800f8c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8ca:	4770      	bx	lr
 800f8cc:	20000104 	.word	0x20000104

0800f8d0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f8d0:	b480      	push	{r7}
 800f8d2:	b083      	sub	sp, #12
 800f8d4:	af00      	add	r7, sp, #0
 800f8d6:	4603      	mov	r3, r0
 800f8d8:	6039      	str	r1, [r7, #0]
 800f8da:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800f8dc:	683b      	ldr	r3, [r7, #0]
 800f8de:	2204      	movs	r2, #4
 800f8e0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800f8e2:	4b03      	ldr	r3, [pc, #12]	; (800f8f0 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800f8e4:	4618      	mov	r0, r3
 800f8e6:	370c      	adds	r7, #12
 800f8e8:	46bd      	mov	sp, r7
 800f8ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8ee:	4770      	bx	lr
 800f8f0:	20000118 	.word	0x20000118

0800f8f4 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f8f4:	b580      	push	{r7, lr}
 800f8f6:	b082      	sub	sp, #8
 800f8f8:	af00      	add	r7, sp, #0
 800f8fa:	4603      	mov	r3, r0
 800f8fc:	6039      	str	r1, [r7, #0]
 800f8fe:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800f900:	79fb      	ldrb	r3, [r7, #7]
 800f902:	2b00      	cmp	r3, #0
 800f904:	d105      	bne.n	800f912 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800f906:	683a      	ldr	r2, [r7, #0]
 800f908:	4907      	ldr	r1, [pc, #28]	; (800f928 <USBD_FS_ProductStrDescriptor+0x34>)
 800f90a:	4808      	ldr	r0, [pc, #32]	; (800f92c <USBD_FS_ProductStrDescriptor+0x38>)
 800f90c:	f7fc fc04 	bl	800c118 <USBD_GetString>
 800f910:	e004      	b.n	800f91c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800f912:	683a      	ldr	r2, [r7, #0]
 800f914:	4904      	ldr	r1, [pc, #16]	; (800f928 <USBD_FS_ProductStrDescriptor+0x34>)
 800f916:	4805      	ldr	r0, [pc, #20]	; (800f92c <USBD_FS_ProductStrDescriptor+0x38>)
 800f918:	f7fc fbfe 	bl	800c118 <USBD_GetString>
  }
  return USBD_StrDesc;
 800f91c:	4b02      	ldr	r3, [pc, #8]	; (800f928 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800f91e:	4618      	mov	r0, r3
 800f920:	3708      	adds	r7, #8
 800f922:	46bd      	mov	sp, r7
 800f924:	bd80      	pop	{r7, pc}
 800f926:	bf00      	nop
 800f928:	200065a4 	.word	0x200065a4
 800f92c:	0801073c 	.word	0x0801073c

0800f930 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f930:	b580      	push	{r7, lr}
 800f932:	b082      	sub	sp, #8
 800f934:	af00      	add	r7, sp, #0
 800f936:	4603      	mov	r3, r0
 800f938:	6039      	str	r1, [r7, #0]
 800f93a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800f93c:	683a      	ldr	r2, [r7, #0]
 800f93e:	4904      	ldr	r1, [pc, #16]	; (800f950 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800f940:	4804      	ldr	r0, [pc, #16]	; (800f954 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800f942:	f7fc fbe9 	bl	800c118 <USBD_GetString>
  return USBD_StrDesc;
 800f946:	4b02      	ldr	r3, [pc, #8]	; (800f950 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800f948:	4618      	mov	r0, r3
 800f94a:	3708      	adds	r7, #8
 800f94c:	46bd      	mov	sp, r7
 800f94e:	bd80      	pop	{r7, pc}
 800f950:	200065a4 	.word	0x200065a4
 800f954:	08010754 	.word	0x08010754

0800f958 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f958:	b580      	push	{r7, lr}
 800f95a:	b082      	sub	sp, #8
 800f95c:	af00      	add	r7, sp, #0
 800f95e:	4603      	mov	r3, r0
 800f960:	6039      	str	r1, [r7, #0]
 800f962:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800f964:	683b      	ldr	r3, [r7, #0]
 800f966:	221a      	movs	r2, #26
 800f968:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800f96a:	f000 f843 	bl	800f9f4 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800f96e:	4b02      	ldr	r3, [pc, #8]	; (800f978 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800f970:	4618      	mov	r0, r3
 800f972:	3708      	adds	r7, #8
 800f974:	46bd      	mov	sp, r7
 800f976:	bd80      	pop	{r7, pc}
 800f978:	2000011c 	.word	0x2000011c

0800f97c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f97c:	b580      	push	{r7, lr}
 800f97e:	b082      	sub	sp, #8
 800f980:	af00      	add	r7, sp, #0
 800f982:	4603      	mov	r3, r0
 800f984:	6039      	str	r1, [r7, #0]
 800f986:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800f988:	79fb      	ldrb	r3, [r7, #7]
 800f98a:	2b00      	cmp	r3, #0
 800f98c:	d105      	bne.n	800f99a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800f98e:	683a      	ldr	r2, [r7, #0]
 800f990:	4907      	ldr	r1, [pc, #28]	; (800f9b0 <USBD_FS_ConfigStrDescriptor+0x34>)
 800f992:	4808      	ldr	r0, [pc, #32]	; (800f9b4 <USBD_FS_ConfigStrDescriptor+0x38>)
 800f994:	f7fc fbc0 	bl	800c118 <USBD_GetString>
 800f998:	e004      	b.n	800f9a4 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800f99a:	683a      	ldr	r2, [r7, #0]
 800f99c:	4904      	ldr	r1, [pc, #16]	; (800f9b0 <USBD_FS_ConfigStrDescriptor+0x34>)
 800f99e:	4805      	ldr	r0, [pc, #20]	; (800f9b4 <USBD_FS_ConfigStrDescriptor+0x38>)
 800f9a0:	f7fc fbba 	bl	800c118 <USBD_GetString>
  }
  return USBD_StrDesc;
 800f9a4:	4b02      	ldr	r3, [pc, #8]	; (800f9b0 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800f9a6:	4618      	mov	r0, r3
 800f9a8:	3708      	adds	r7, #8
 800f9aa:	46bd      	mov	sp, r7
 800f9ac:	bd80      	pop	{r7, pc}
 800f9ae:	bf00      	nop
 800f9b0:	200065a4 	.word	0x200065a4
 800f9b4:	08010768 	.word	0x08010768

0800f9b8 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f9b8:	b580      	push	{r7, lr}
 800f9ba:	b082      	sub	sp, #8
 800f9bc:	af00      	add	r7, sp, #0
 800f9be:	4603      	mov	r3, r0
 800f9c0:	6039      	str	r1, [r7, #0]
 800f9c2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800f9c4:	79fb      	ldrb	r3, [r7, #7]
 800f9c6:	2b00      	cmp	r3, #0
 800f9c8:	d105      	bne.n	800f9d6 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800f9ca:	683a      	ldr	r2, [r7, #0]
 800f9cc:	4907      	ldr	r1, [pc, #28]	; (800f9ec <USBD_FS_InterfaceStrDescriptor+0x34>)
 800f9ce:	4808      	ldr	r0, [pc, #32]	; (800f9f0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800f9d0:	f7fc fba2 	bl	800c118 <USBD_GetString>
 800f9d4:	e004      	b.n	800f9e0 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800f9d6:	683a      	ldr	r2, [r7, #0]
 800f9d8:	4904      	ldr	r1, [pc, #16]	; (800f9ec <USBD_FS_InterfaceStrDescriptor+0x34>)
 800f9da:	4805      	ldr	r0, [pc, #20]	; (800f9f0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800f9dc:	f7fc fb9c 	bl	800c118 <USBD_GetString>
  }
  return USBD_StrDesc;
 800f9e0:	4b02      	ldr	r3, [pc, #8]	; (800f9ec <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800f9e2:	4618      	mov	r0, r3
 800f9e4:	3708      	adds	r7, #8
 800f9e6:	46bd      	mov	sp, r7
 800f9e8:	bd80      	pop	{r7, pc}
 800f9ea:	bf00      	nop
 800f9ec:	200065a4 	.word	0x200065a4
 800f9f0:	08010774 	.word	0x08010774

0800f9f4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800f9f4:	b580      	push	{r7, lr}
 800f9f6:	b084      	sub	sp, #16
 800f9f8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800f9fa:	4b0f      	ldr	r3, [pc, #60]	; (800fa38 <Get_SerialNum+0x44>)
 800f9fc:	681b      	ldr	r3, [r3, #0]
 800f9fe:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800fa00:	4b0e      	ldr	r3, [pc, #56]	; (800fa3c <Get_SerialNum+0x48>)
 800fa02:	681b      	ldr	r3, [r3, #0]
 800fa04:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800fa06:	4b0e      	ldr	r3, [pc, #56]	; (800fa40 <Get_SerialNum+0x4c>)
 800fa08:	681b      	ldr	r3, [r3, #0]
 800fa0a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800fa0c:	68fa      	ldr	r2, [r7, #12]
 800fa0e:	687b      	ldr	r3, [r7, #4]
 800fa10:	4413      	add	r3, r2
 800fa12:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800fa14:	68fb      	ldr	r3, [r7, #12]
 800fa16:	2b00      	cmp	r3, #0
 800fa18:	d009      	beq.n	800fa2e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800fa1a:	2208      	movs	r2, #8
 800fa1c:	4909      	ldr	r1, [pc, #36]	; (800fa44 <Get_SerialNum+0x50>)
 800fa1e:	68f8      	ldr	r0, [r7, #12]
 800fa20:	f000 f814 	bl	800fa4c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800fa24:	2204      	movs	r2, #4
 800fa26:	4908      	ldr	r1, [pc, #32]	; (800fa48 <Get_SerialNum+0x54>)
 800fa28:	68b8      	ldr	r0, [r7, #8]
 800fa2a:	f000 f80f 	bl	800fa4c <IntToUnicode>
  }
}
 800fa2e:	bf00      	nop
 800fa30:	3710      	adds	r7, #16
 800fa32:	46bd      	mov	sp, r7
 800fa34:	bd80      	pop	{r7, pc}
 800fa36:	bf00      	nop
 800fa38:	1fff7a10 	.word	0x1fff7a10
 800fa3c:	1fff7a14 	.word	0x1fff7a14
 800fa40:	1fff7a18 	.word	0x1fff7a18
 800fa44:	2000011e 	.word	0x2000011e
 800fa48:	2000012e 	.word	0x2000012e

0800fa4c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800fa4c:	b480      	push	{r7}
 800fa4e:	b087      	sub	sp, #28
 800fa50:	af00      	add	r7, sp, #0
 800fa52:	60f8      	str	r0, [r7, #12]
 800fa54:	60b9      	str	r1, [r7, #8]
 800fa56:	4613      	mov	r3, r2
 800fa58:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800fa5a:	2300      	movs	r3, #0
 800fa5c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800fa5e:	2300      	movs	r3, #0
 800fa60:	75fb      	strb	r3, [r7, #23]
 800fa62:	e027      	b.n	800fab4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800fa64:	68fb      	ldr	r3, [r7, #12]
 800fa66:	0f1b      	lsrs	r3, r3, #28
 800fa68:	2b09      	cmp	r3, #9
 800fa6a:	d80b      	bhi.n	800fa84 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800fa6c:	68fb      	ldr	r3, [r7, #12]
 800fa6e:	0f1b      	lsrs	r3, r3, #28
 800fa70:	b2da      	uxtb	r2, r3
 800fa72:	7dfb      	ldrb	r3, [r7, #23]
 800fa74:	005b      	lsls	r3, r3, #1
 800fa76:	4619      	mov	r1, r3
 800fa78:	68bb      	ldr	r3, [r7, #8]
 800fa7a:	440b      	add	r3, r1
 800fa7c:	3230      	adds	r2, #48	; 0x30
 800fa7e:	b2d2      	uxtb	r2, r2
 800fa80:	701a      	strb	r2, [r3, #0]
 800fa82:	e00a      	b.n	800fa9a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800fa84:	68fb      	ldr	r3, [r7, #12]
 800fa86:	0f1b      	lsrs	r3, r3, #28
 800fa88:	b2da      	uxtb	r2, r3
 800fa8a:	7dfb      	ldrb	r3, [r7, #23]
 800fa8c:	005b      	lsls	r3, r3, #1
 800fa8e:	4619      	mov	r1, r3
 800fa90:	68bb      	ldr	r3, [r7, #8]
 800fa92:	440b      	add	r3, r1
 800fa94:	3237      	adds	r2, #55	; 0x37
 800fa96:	b2d2      	uxtb	r2, r2
 800fa98:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800fa9a:	68fb      	ldr	r3, [r7, #12]
 800fa9c:	011b      	lsls	r3, r3, #4
 800fa9e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800faa0:	7dfb      	ldrb	r3, [r7, #23]
 800faa2:	005b      	lsls	r3, r3, #1
 800faa4:	3301      	adds	r3, #1
 800faa6:	68ba      	ldr	r2, [r7, #8]
 800faa8:	4413      	add	r3, r2
 800faaa:	2200      	movs	r2, #0
 800faac:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800faae:	7dfb      	ldrb	r3, [r7, #23]
 800fab0:	3301      	adds	r3, #1
 800fab2:	75fb      	strb	r3, [r7, #23]
 800fab4:	7dfa      	ldrb	r2, [r7, #23]
 800fab6:	79fb      	ldrb	r3, [r7, #7]
 800fab8:	429a      	cmp	r2, r3
 800faba:	d3d3      	bcc.n	800fa64 <IntToUnicode+0x18>
  }
}
 800fabc:	bf00      	nop
 800fabe:	bf00      	nop
 800fac0:	371c      	adds	r7, #28
 800fac2:	46bd      	mov	sp, r7
 800fac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fac8:	4770      	bx	lr
	...

0800facc <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800facc:	b580      	push	{r7, lr}
 800face:	b08a      	sub	sp, #40	; 0x28
 800fad0:	af00      	add	r7, sp, #0
 800fad2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800fad4:	f107 0314 	add.w	r3, r7, #20
 800fad8:	2200      	movs	r2, #0
 800fada:	601a      	str	r2, [r3, #0]
 800fadc:	605a      	str	r2, [r3, #4]
 800fade:	609a      	str	r2, [r3, #8]
 800fae0:	60da      	str	r2, [r3, #12]
 800fae2:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800fae4:	687b      	ldr	r3, [r7, #4]
 800fae6:	681b      	ldr	r3, [r3, #0]
 800fae8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800faec:	d13a      	bne.n	800fb64 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800faee:	2300      	movs	r3, #0
 800faf0:	613b      	str	r3, [r7, #16]
 800faf2:	4b1e      	ldr	r3, [pc, #120]	; (800fb6c <HAL_PCD_MspInit+0xa0>)
 800faf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800faf6:	4a1d      	ldr	r2, [pc, #116]	; (800fb6c <HAL_PCD_MspInit+0xa0>)
 800faf8:	f043 0301 	orr.w	r3, r3, #1
 800fafc:	6313      	str	r3, [r2, #48]	; 0x30
 800fafe:	4b1b      	ldr	r3, [pc, #108]	; (800fb6c <HAL_PCD_MspInit+0xa0>)
 800fb00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fb02:	f003 0301 	and.w	r3, r3, #1
 800fb06:	613b      	str	r3, [r7, #16]
 800fb08:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800fb0a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800fb0e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800fb10:	2302      	movs	r3, #2
 800fb12:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800fb14:	2300      	movs	r3, #0
 800fb16:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800fb18:	2303      	movs	r3, #3
 800fb1a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800fb1c:	230a      	movs	r3, #10
 800fb1e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800fb20:	f107 0314 	add.w	r3, r7, #20
 800fb24:	4619      	mov	r1, r3
 800fb26:	4812      	ldr	r0, [pc, #72]	; (800fb70 <HAL_PCD_MspInit+0xa4>)
 800fb28:	f7f4 f99c 	bl	8003e64 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800fb2c:	4b0f      	ldr	r3, [pc, #60]	; (800fb6c <HAL_PCD_MspInit+0xa0>)
 800fb2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800fb30:	4a0e      	ldr	r2, [pc, #56]	; (800fb6c <HAL_PCD_MspInit+0xa0>)
 800fb32:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fb36:	6353      	str	r3, [r2, #52]	; 0x34
 800fb38:	2300      	movs	r3, #0
 800fb3a:	60fb      	str	r3, [r7, #12]
 800fb3c:	4b0b      	ldr	r3, [pc, #44]	; (800fb6c <HAL_PCD_MspInit+0xa0>)
 800fb3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800fb40:	4a0a      	ldr	r2, [pc, #40]	; (800fb6c <HAL_PCD_MspInit+0xa0>)
 800fb42:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800fb46:	6453      	str	r3, [r2, #68]	; 0x44
 800fb48:	4b08      	ldr	r3, [pc, #32]	; (800fb6c <HAL_PCD_MspInit+0xa0>)
 800fb4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800fb4c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800fb50:	60fb      	str	r3, [r7, #12]
 800fb52:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800fb54:	2200      	movs	r2, #0
 800fb56:	2105      	movs	r1, #5
 800fb58:	2043      	movs	r0, #67	; 0x43
 800fb5a:	f7f3 fdc7 	bl	80036ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800fb5e:	2043      	movs	r0, #67	; 0x43
 800fb60:	f7f3 fde0 	bl	8003724 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800fb64:	bf00      	nop
 800fb66:	3728      	adds	r7, #40	; 0x28
 800fb68:	46bd      	mov	sp, r7
 800fb6a:	bd80      	pop	{r7, pc}
 800fb6c:	40023800 	.word	0x40023800
 800fb70:	40020000 	.word	0x40020000

0800fb74 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fb74:	b580      	push	{r7, lr}
 800fb76:	b082      	sub	sp, #8
 800fb78:	af00      	add	r7, sp, #0
 800fb7a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800fb7c:	687b      	ldr	r3, [r7, #4]
 800fb7e:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 800fb82:	687b      	ldr	r3, [r7, #4]
 800fb84:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800fb88:	4619      	mov	r1, r3
 800fb8a:	4610      	mov	r0, r2
 800fb8c:	f7fb f965 	bl	800ae5a <USBD_LL_SetupStage>
}
 800fb90:	bf00      	nop
 800fb92:	3708      	adds	r7, #8
 800fb94:	46bd      	mov	sp, r7
 800fb96:	bd80      	pop	{r7, pc}

0800fb98 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fb98:	b580      	push	{r7, lr}
 800fb9a:	b082      	sub	sp, #8
 800fb9c:	af00      	add	r7, sp, #0
 800fb9e:	6078      	str	r0, [r7, #4]
 800fba0:	460b      	mov	r3, r1
 800fba2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800fba4:	687b      	ldr	r3, [r7, #4]
 800fba6:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800fbaa:	78fa      	ldrb	r2, [r7, #3]
 800fbac:	6879      	ldr	r1, [r7, #4]
 800fbae:	4613      	mov	r3, r2
 800fbb0:	00db      	lsls	r3, r3, #3
 800fbb2:	4413      	add	r3, r2
 800fbb4:	009b      	lsls	r3, r3, #2
 800fbb6:	440b      	add	r3, r1
 800fbb8:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800fbbc:	681a      	ldr	r2, [r3, #0]
 800fbbe:	78fb      	ldrb	r3, [r7, #3]
 800fbc0:	4619      	mov	r1, r3
 800fbc2:	f7fb f99f 	bl	800af04 <USBD_LL_DataOutStage>
}
 800fbc6:	bf00      	nop
 800fbc8:	3708      	adds	r7, #8
 800fbca:	46bd      	mov	sp, r7
 800fbcc:	bd80      	pop	{r7, pc}

0800fbce <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fbce:	b580      	push	{r7, lr}
 800fbd0:	b082      	sub	sp, #8
 800fbd2:	af00      	add	r7, sp, #0
 800fbd4:	6078      	str	r0, [r7, #4]
 800fbd6:	460b      	mov	r3, r1
 800fbd8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800fbda:	687b      	ldr	r3, [r7, #4]
 800fbdc:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800fbe0:	78fa      	ldrb	r2, [r7, #3]
 800fbe2:	6879      	ldr	r1, [r7, #4]
 800fbe4:	4613      	mov	r3, r2
 800fbe6:	00db      	lsls	r3, r3, #3
 800fbe8:	4413      	add	r3, r2
 800fbea:	009b      	lsls	r3, r3, #2
 800fbec:	440b      	add	r3, r1
 800fbee:	334c      	adds	r3, #76	; 0x4c
 800fbf0:	681a      	ldr	r2, [r3, #0]
 800fbf2:	78fb      	ldrb	r3, [r7, #3]
 800fbf4:	4619      	mov	r1, r3
 800fbf6:	f7fb fa38 	bl	800b06a <USBD_LL_DataInStage>
}
 800fbfa:	bf00      	nop
 800fbfc:	3708      	adds	r7, #8
 800fbfe:	46bd      	mov	sp, r7
 800fc00:	bd80      	pop	{r7, pc}

0800fc02 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fc02:	b580      	push	{r7, lr}
 800fc04:	b082      	sub	sp, #8
 800fc06:	af00      	add	r7, sp, #0
 800fc08:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800fc0a:	687b      	ldr	r3, [r7, #4]
 800fc0c:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800fc10:	4618      	mov	r0, r3
 800fc12:	f7fb fb6c 	bl	800b2ee <USBD_LL_SOF>
}
 800fc16:	bf00      	nop
 800fc18:	3708      	adds	r7, #8
 800fc1a:	46bd      	mov	sp, r7
 800fc1c:	bd80      	pop	{r7, pc}

0800fc1e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fc1e:	b580      	push	{r7, lr}
 800fc20:	b084      	sub	sp, #16
 800fc22:	af00      	add	r7, sp, #0
 800fc24:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800fc26:	2301      	movs	r3, #1
 800fc28:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800fc2a:	687b      	ldr	r3, [r7, #4]
 800fc2c:	68db      	ldr	r3, [r3, #12]
 800fc2e:	2b02      	cmp	r3, #2
 800fc30:	d001      	beq.n	800fc36 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800fc32:	f7f3 f825 	bl	8002c80 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800fc36:	687b      	ldr	r3, [r7, #4]
 800fc38:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800fc3c:	7bfa      	ldrb	r2, [r7, #15]
 800fc3e:	4611      	mov	r1, r2
 800fc40:	4618      	mov	r0, r3
 800fc42:	f7fb fb16 	bl	800b272 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800fc46:	687b      	ldr	r3, [r7, #4]
 800fc48:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800fc4c:	4618      	mov	r0, r3
 800fc4e:	f7fb fabe 	bl	800b1ce <USBD_LL_Reset>
}
 800fc52:	bf00      	nop
 800fc54:	3710      	adds	r7, #16
 800fc56:	46bd      	mov	sp, r7
 800fc58:	bd80      	pop	{r7, pc}
	...

0800fc5c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fc5c:	b580      	push	{r7, lr}
 800fc5e:	b082      	sub	sp, #8
 800fc60:	af00      	add	r7, sp, #0
 800fc62:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800fc64:	687b      	ldr	r3, [r7, #4]
 800fc66:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800fc6a:	4618      	mov	r0, r3
 800fc6c:	f7fb fb11 	bl	800b292 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800fc70:	687b      	ldr	r3, [r7, #4]
 800fc72:	681b      	ldr	r3, [r3, #0]
 800fc74:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800fc78:	681b      	ldr	r3, [r3, #0]
 800fc7a:	687a      	ldr	r2, [r7, #4]
 800fc7c:	6812      	ldr	r2, [r2, #0]
 800fc7e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800fc82:	f043 0301 	orr.w	r3, r3, #1
 800fc86:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800fc88:	687b      	ldr	r3, [r7, #4]
 800fc8a:	6a1b      	ldr	r3, [r3, #32]
 800fc8c:	2b00      	cmp	r3, #0
 800fc8e:	d005      	beq.n	800fc9c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800fc90:	4b04      	ldr	r3, [pc, #16]	; (800fca4 <HAL_PCD_SuspendCallback+0x48>)
 800fc92:	691b      	ldr	r3, [r3, #16]
 800fc94:	4a03      	ldr	r2, [pc, #12]	; (800fca4 <HAL_PCD_SuspendCallback+0x48>)
 800fc96:	f043 0306 	orr.w	r3, r3, #6
 800fc9a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800fc9c:	bf00      	nop
 800fc9e:	3708      	adds	r7, #8
 800fca0:	46bd      	mov	sp, r7
 800fca2:	bd80      	pop	{r7, pc}
 800fca4:	e000ed00 	.word	0xe000ed00

0800fca8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fca8:	b580      	push	{r7, lr}
 800fcaa:	b082      	sub	sp, #8
 800fcac:	af00      	add	r7, sp, #0
 800fcae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800fcb0:	687b      	ldr	r3, [r7, #4]
 800fcb2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800fcb6:	4618      	mov	r0, r3
 800fcb8:	f7fb fb01 	bl	800b2be <USBD_LL_Resume>
}
 800fcbc:	bf00      	nop
 800fcbe:	3708      	adds	r7, #8
 800fcc0:	46bd      	mov	sp, r7
 800fcc2:	bd80      	pop	{r7, pc}

0800fcc4 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fcc4:	b580      	push	{r7, lr}
 800fcc6:	b082      	sub	sp, #8
 800fcc8:	af00      	add	r7, sp, #0
 800fcca:	6078      	str	r0, [r7, #4]
 800fccc:	460b      	mov	r3, r1
 800fcce:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800fcd0:	687b      	ldr	r3, [r7, #4]
 800fcd2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800fcd6:	78fa      	ldrb	r2, [r7, #3]
 800fcd8:	4611      	mov	r1, r2
 800fcda:	4618      	mov	r0, r3
 800fcdc:	f7fb fb59 	bl	800b392 <USBD_LL_IsoOUTIncomplete>
}
 800fce0:	bf00      	nop
 800fce2:	3708      	adds	r7, #8
 800fce4:	46bd      	mov	sp, r7
 800fce6:	bd80      	pop	{r7, pc}

0800fce8 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fce8:	b580      	push	{r7, lr}
 800fcea:	b082      	sub	sp, #8
 800fcec:	af00      	add	r7, sp, #0
 800fcee:	6078      	str	r0, [r7, #4]
 800fcf0:	460b      	mov	r3, r1
 800fcf2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800fcf4:	687b      	ldr	r3, [r7, #4]
 800fcf6:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800fcfa:	78fa      	ldrb	r2, [r7, #3]
 800fcfc:	4611      	mov	r1, r2
 800fcfe:	4618      	mov	r0, r3
 800fd00:	f7fb fb15 	bl	800b32e <USBD_LL_IsoINIncomplete>
}
 800fd04:	bf00      	nop
 800fd06:	3708      	adds	r7, #8
 800fd08:	46bd      	mov	sp, r7
 800fd0a:	bd80      	pop	{r7, pc}

0800fd0c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fd0c:	b580      	push	{r7, lr}
 800fd0e:	b082      	sub	sp, #8
 800fd10:	af00      	add	r7, sp, #0
 800fd12:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800fd14:	687b      	ldr	r3, [r7, #4]
 800fd16:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800fd1a:	4618      	mov	r0, r3
 800fd1c:	f7fb fb6b 	bl	800b3f6 <USBD_LL_DevConnected>
}
 800fd20:	bf00      	nop
 800fd22:	3708      	adds	r7, #8
 800fd24:	46bd      	mov	sp, r7
 800fd26:	bd80      	pop	{r7, pc}

0800fd28 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800fd28:	b580      	push	{r7, lr}
 800fd2a:	b082      	sub	sp, #8
 800fd2c:	af00      	add	r7, sp, #0
 800fd2e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800fd30:	687b      	ldr	r3, [r7, #4]
 800fd32:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800fd36:	4618      	mov	r0, r3
 800fd38:	f7fb fb68 	bl	800b40c <USBD_LL_DevDisconnected>
}
 800fd3c:	bf00      	nop
 800fd3e:	3708      	adds	r7, #8
 800fd40:	46bd      	mov	sp, r7
 800fd42:	bd80      	pop	{r7, pc}

0800fd44 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800fd44:	b580      	push	{r7, lr}
 800fd46:	b082      	sub	sp, #8
 800fd48:	af00      	add	r7, sp, #0
 800fd4a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800fd4c:	687b      	ldr	r3, [r7, #4]
 800fd4e:	781b      	ldrb	r3, [r3, #0]
 800fd50:	2b00      	cmp	r3, #0
 800fd52:	d13c      	bne.n	800fdce <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800fd54:	4a20      	ldr	r2, [pc, #128]	; (800fdd8 <USBD_LL_Init+0x94>)
 800fd56:	687b      	ldr	r3, [r7, #4]
 800fd58:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 800fd5c:	687b      	ldr	r3, [r7, #4]
 800fd5e:	4a1e      	ldr	r2, [pc, #120]	; (800fdd8 <USBD_LL_Init+0x94>)
 800fd60:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800fd64:	4b1c      	ldr	r3, [pc, #112]	; (800fdd8 <USBD_LL_Init+0x94>)
 800fd66:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800fd6a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800fd6c:	4b1a      	ldr	r3, [pc, #104]	; (800fdd8 <USBD_LL_Init+0x94>)
 800fd6e:	2204      	movs	r2, #4
 800fd70:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800fd72:	4b19      	ldr	r3, [pc, #100]	; (800fdd8 <USBD_LL_Init+0x94>)
 800fd74:	2202      	movs	r2, #2
 800fd76:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800fd78:	4b17      	ldr	r3, [pc, #92]	; (800fdd8 <USBD_LL_Init+0x94>)
 800fd7a:	2200      	movs	r2, #0
 800fd7c:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800fd7e:	4b16      	ldr	r3, [pc, #88]	; (800fdd8 <USBD_LL_Init+0x94>)
 800fd80:	2202      	movs	r2, #2
 800fd82:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800fd84:	4b14      	ldr	r3, [pc, #80]	; (800fdd8 <USBD_LL_Init+0x94>)
 800fd86:	2200      	movs	r2, #0
 800fd88:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800fd8a:	4b13      	ldr	r3, [pc, #76]	; (800fdd8 <USBD_LL_Init+0x94>)
 800fd8c:	2200      	movs	r2, #0
 800fd8e:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800fd90:	4b11      	ldr	r3, [pc, #68]	; (800fdd8 <USBD_LL_Init+0x94>)
 800fd92:	2200      	movs	r2, #0
 800fd94:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800fd96:	4b10      	ldr	r3, [pc, #64]	; (800fdd8 <USBD_LL_Init+0x94>)
 800fd98:	2200      	movs	r2, #0
 800fd9a:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800fd9c:	4b0e      	ldr	r3, [pc, #56]	; (800fdd8 <USBD_LL_Init+0x94>)
 800fd9e:	2200      	movs	r2, #0
 800fda0:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800fda2:	480d      	ldr	r0, [pc, #52]	; (800fdd8 <USBD_LL_Init+0x94>)
 800fda4:	f7f5 ff8d 	bl	8005cc2 <HAL_PCD_Init>
 800fda8:	4603      	mov	r3, r0
 800fdaa:	2b00      	cmp	r3, #0
 800fdac:	d001      	beq.n	800fdb2 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800fdae:	f7f2 ff67 	bl	8002c80 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800fdb2:	2180      	movs	r1, #128	; 0x80
 800fdb4:	4808      	ldr	r0, [pc, #32]	; (800fdd8 <USBD_LL_Init+0x94>)
 800fdb6:	f7f7 f9e4 	bl	8007182 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800fdba:	2240      	movs	r2, #64	; 0x40
 800fdbc:	2100      	movs	r1, #0
 800fdbe:	4806      	ldr	r0, [pc, #24]	; (800fdd8 <USBD_LL_Init+0x94>)
 800fdc0:	f7f7 f998 	bl	80070f4 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800fdc4:	2280      	movs	r2, #128	; 0x80
 800fdc6:	2101      	movs	r1, #1
 800fdc8:	4803      	ldr	r0, [pc, #12]	; (800fdd8 <USBD_LL_Init+0x94>)
 800fdca:	f7f7 f993 	bl	80070f4 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800fdce:	2300      	movs	r3, #0
}
 800fdd0:	4618      	mov	r0, r3
 800fdd2:	3708      	adds	r7, #8
 800fdd4:	46bd      	mov	sp, r7
 800fdd6:	bd80      	pop	{r7, pc}
 800fdd8:	200067a4 	.word	0x200067a4

0800fddc <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800fddc:	b580      	push	{r7, lr}
 800fdde:	b084      	sub	sp, #16
 800fde0:	af00      	add	r7, sp, #0
 800fde2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fde4:	2300      	movs	r3, #0
 800fde6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800fde8:	2300      	movs	r3, #0
 800fdea:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800fdec:	687b      	ldr	r3, [r7, #4]
 800fdee:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800fdf2:	4618      	mov	r0, r3
 800fdf4:	f7f6 f882 	bl	8005efc <HAL_PCD_Start>
 800fdf8:	4603      	mov	r3, r0
 800fdfa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800fdfc:	7bfb      	ldrb	r3, [r7, #15]
 800fdfe:	4618      	mov	r0, r3
 800fe00:	f000 f942 	bl	8010088 <USBD_Get_USB_Status>
 800fe04:	4603      	mov	r3, r0
 800fe06:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800fe08:	7bbb      	ldrb	r3, [r7, #14]
}
 800fe0a:	4618      	mov	r0, r3
 800fe0c:	3710      	adds	r7, #16
 800fe0e:	46bd      	mov	sp, r7
 800fe10:	bd80      	pop	{r7, pc}

0800fe12 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800fe12:	b580      	push	{r7, lr}
 800fe14:	b084      	sub	sp, #16
 800fe16:	af00      	add	r7, sp, #0
 800fe18:	6078      	str	r0, [r7, #4]
 800fe1a:	4608      	mov	r0, r1
 800fe1c:	4611      	mov	r1, r2
 800fe1e:	461a      	mov	r2, r3
 800fe20:	4603      	mov	r3, r0
 800fe22:	70fb      	strb	r3, [r7, #3]
 800fe24:	460b      	mov	r3, r1
 800fe26:	70bb      	strb	r3, [r7, #2]
 800fe28:	4613      	mov	r3, r2
 800fe2a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fe2c:	2300      	movs	r3, #0
 800fe2e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800fe30:	2300      	movs	r3, #0
 800fe32:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800fe34:	687b      	ldr	r3, [r7, #4]
 800fe36:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800fe3a:	78bb      	ldrb	r3, [r7, #2]
 800fe3c:	883a      	ldrh	r2, [r7, #0]
 800fe3e:	78f9      	ldrb	r1, [r7, #3]
 800fe40:	f7f6 fd53 	bl	80068ea <HAL_PCD_EP_Open>
 800fe44:	4603      	mov	r3, r0
 800fe46:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800fe48:	7bfb      	ldrb	r3, [r7, #15]
 800fe4a:	4618      	mov	r0, r3
 800fe4c:	f000 f91c 	bl	8010088 <USBD_Get_USB_Status>
 800fe50:	4603      	mov	r3, r0
 800fe52:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800fe54:	7bbb      	ldrb	r3, [r7, #14]
}
 800fe56:	4618      	mov	r0, r3
 800fe58:	3710      	adds	r7, #16
 800fe5a:	46bd      	mov	sp, r7
 800fe5c:	bd80      	pop	{r7, pc}

0800fe5e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800fe5e:	b580      	push	{r7, lr}
 800fe60:	b084      	sub	sp, #16
 800fe62:	af00      	add	r7, sp, #0
 800fe64:	6078      	str	r0, [r7, #4]
 800fe66:	460b      	mov	r3, r1
 800fe68:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fe6a:	2300      	movs	r3, #0
 800fe6c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800fe6e:	2300      	movs	r3, #0
 800fe70:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800fe72:	687b      	ldr	r3, [r7, #4]
 800fe74:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800fe78:	78fa      	ldrb	r2, [r7, #3]
 800fe7a:	4611      	mov	r1, r2
 800fe7c:	4618      	mov	r0, r3
 800fe7e:	f7f6 fd9c 	bl	80069ba <HAL_PCD_EP_Close>
 800fe82:	4603      	mov	r3, r0
 800fe84:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800fe86:	7bfb      	ldrb	r3, [r7, #15]
 800fe88:	4618      	mov	r0, r3
 800fe8a:	f000 f8fd 	bl	8010088 <USBD_Get_USB_Status>
 800fe8e:	4603      	mov	r3, r0
 800fe90:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800fe92:	7bbb      	ldrb	r3, [r7, #14]
}
 800fe94:	4618      	mov	r0, r3
 800fe96:	3710      	adds	r7, #16
 800fe98:	46bd      	mov	sp, r7
 800fe9a:	bd80      	pop	{r7, pc}

0800fe9c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800fe9c:	b580      	push	{r7, lr}
 800fe9e:	b084      	sub	sp, #16
 800fea0:	af00      	add	r7, sp, #0
 800fea2:	6078      	str	r0, [r7, #4]
 800fea4:	460b      	mov	r3, r1
 800fea6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fea8:	2300      	movs	r3, #0
 800feaa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800feac:	2300      	movs	r3, #0
 800feae:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800feb0:	687b      	ldr	r3, [r7, #4]
 800feb2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800feb6:	78fa      	ldrb	r2, [r7, #3]
 800feb8:	4611      	mov	r1, r2
 800feba:	4618      	mov	r0, r3
 800febc:	f7f6 fe74 	bl	8006ba8 <HAL_PCD_EP_SetStall>
 800fec0:	4603      	mov	r3, r0
 800fec2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800fec4:	7bfb      	ldrb	r3, [r7, #15]
 800fec6:	4618      	mov	r0, r3
 800fec8:	f000 f8de 	bl	8010088 <USBD_Get_USB_Status>
 800fecc:	4603      	mov	r3, r0
 800fece:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800fed0:	7bbb      	ldrb	r3, [r7, #14]
}
 800fed2:	4618      	mov	r0, r3
 800fed4:	3710      	adds	r7, #16
 800fed6:	46bd      	mov	sp, r7
 800fed8:	bd80      	pop	{r7, pc}

0800feda <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800feda:	b580      	push	{r7, lr}
 800fedc:	b084      	sub	sp, #16
 800fede:	af00      	add	r7, sp, #0
 800fee0:	6078      	str	r0, [r7, #4]
 800fee2:	460b      	mov	r3, r1
 800fee4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fee6:	2300      	movs	r3, #0
 800fee8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800feea:	2300      	movs	r3, #0
 800feec:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800feee:	687b      	ldr	r3, [r7, #4]
 800fef0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800fef4:	78fa      	ldrb	r2, [r7, #3]
 800fef6:	4611      	mov	r1, r2
 800fef8:	4618      	mov	r0, r3
 800fefa:	f7f6 feb9 	bl	8006c70 <HAL_PCD_EP_ClrStall>
 800fefe:	4603      	mov	r3, r0
 800ff00:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ff02:	7bfb      	ldrb	r3, [r7, #15]
 800ff04:	4618      	mov	r0, r3
 800ff06:	f000 f8bf 	bl	8010088 <USBD_Get_USB_Status>
 800ff0a:	4603      	mov	r3, r0
 800ff0c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ff0e:	7bbb      	ldrb	r3, [r7, #14]
}
 800ff10:	4618      	mov	r0, r3
 800ff12:	3710      	adds	r7, #16
 800ff14:	46bd      	mov	sp, r7
 800ff16:	bd80      	pop	{r7, pc}

0800ff18 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ff18:	b480      	push	{r7}
 800ff1a:	b085      	sub	sp, #20
 800ff1c:	af00      	add	r7, sp, #0
 800ff1e:	6078      	str	r0, [r7, #4]
 800ff20:	460b      	mov	r3, r1
 800ff22:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800ff24:	687b      	ldr	r3, [r7, #4]
 800ff26:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800ff2a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800ff2c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ff30:	2b00      	cmp	r3, #0
 800ff32:	da0b      	bge.n	800ff4c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800ff34:	78fb      	ldrb	r3, [r7, #3]
 800ff36:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ff3a:	68f9      	ldr	r1, [r7, #12]
 800ff3c:	4613      	mov	r3, r2
 800ff3e:	00db      	lsls	r3, r3, #3
 800ff40:	4413      	add	r3, r2
 800ff42:	009b      	lsls	r3, r3, #2
 800ff44:	440b      	add	r3, r1
 800ff46:	333e      	adds	r3, #62	; 0x3e
 800ff48:	781b      	ldrb	r3, [r3, #0]
 800ff4a:	e00b      	b.n	800ff64 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800ff4c:	78fb      	ldrb	r3, [r7, #3]
 800ff4e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ff52:	68f9      	ldr	r1, [r7, #12]
 800ff54:	4613      	mov	r3, r2
 800ff56:	00db      	lsls	r3, r3, #3
 800ff58:	4413      	add	r3, r2
 800ff5a:	009b      	lsls	r3, r3, #2
 800ff5c:	440b      	add	r3, r1
 800ff5e:	f203 237e 	addw	r3, r3, #638	; 0x27e
 800ff62:	781b      	ldrb	r3, [r3, #0]
  }
}
 800ff64:	4618      	mov	r0, r3
 800ff66:	3714      	adds	r7, #20
 800ff68:	46bd      	mov	sp, r7
 800ff6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff6e:	4770      	bx	lr

0800ff70 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800ff70:	b580      	push	{r7, lr}
 800ff72:	b084      	sub	sp, #16
 800ff74:	af00      	add	r7, sp, #0
 800ff76:	6078      	str	r0, [r7, #4]
 800ff78:	460b      	mov	r3, r1
 800ff7a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ff7c:	2300      	movs	r3, #0
 800ff7e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ff80:	2300      	movs	r3, #0
 800ff82:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800ff84:	687b      	ldr	r3, [r7, #4]
 800ff86:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800ff8a:	78fa      	ldrb	r2, [r7, #3]
 800ff8c:	4611      	mov	r1, r2
 800ff8e:	4618      	mov	r0, r3
 800ff90:	f7f6 fc86 	bl	80068a0 <HAL_PCD_SetAddress>
 800ff94:	4603      	mov	r3, r0
 800ff96:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ff98:	7bfb      	ldrb	r3, [r7, #15]
 800ff9a:	4618      	mov	r0, r3
 800ff9c:	f000 f874 	bl	8010088 <USBD_Get_USB_Status>
 800ffa0:	4603      	mov	r3, r0
 800ffa2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ffa4:	7bbb      	ldrb	r3, [r7, #14]
}
 800ffa6:	4618      	mov	r0, r3
 800ffa8:	3710      	adds	r7, #16
 800ffaa:	46bd      	mov	sp, r7
 800ffac:	bd80      	pop	{r7, pc}

0800ffae <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800ffae:	b580      	push	{r7, lr}
 800ffb0:	b086      	sub	sp, #24
 800ffb2:	af00      	add	r7, sp, #0
 800ffb4:	60f8      	str	r0, [r7, #12]
 800ffb6:	607a      	str	r2, [r7, #4]
 800ffb8:	603b      	str	r3, [r7, #0]
 800ffba:	460b      	mov	r3, r1
 800ffbc:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ffbe:	2300      	movs	r3, #0
 800ffc0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ffc2:	2300      	movs	r3, #0
 800ffc4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800ffc6:	68fb      	ldr	r3, [r7, #12]
 800ffc8:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800ffcc:	7af9      	ldrb	r1, [r7, #11]
 800ffce:	683b      	ldr	r3, [r7, #0]
 800ffd0:	687a      	ldr	r2, [r7, #4]
 800ffd2:	f7f6 fd9f 	bl	8006b14 <HAL_PCD_EP_Transmit>
 800ffd6:	4603      	mov	r3, r0
 800ffd8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ffda:	7dfb      	ldrb	r3, [r7, #23]
 800ffdc:	4618      	mov	r0, r3
 800ffde:	f000 f853 	bl	8010088 <USBD_Get_USB_Status>
 800ffe2:	4603      	mov	r3, r0
 800ffe4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ffe6:	7dbb      	ldrb	r3, [r7, #22]
}
 800ffe8:	4618      	mov	r0, r3
 800ffea:	3718      	adds	r7, #24
 800ffec:	46bd      	mov	sp, r7
 800ffee:	bd80      	pop	{r7, pc}

0800fff0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800fff0:	b580      	push	{r7, lr}
 800fff2:	b086      	sub	sp, #24
 800fff4:	af00      	add	r7, sp, #0
 800fff6:	60f8      	str	r0, [r7, #12]
 800fff8:	607a      	str	r2, [r7, #4]
 800fffa:	603b      	str	r3, [r7, #0]
 800fffc:	460b      	mov	r3, r1
 800fffe:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010000:	2300      	movs	r3, #0
 8010002:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010004:	2300      	movs	r3, #0
 8010006:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8010008:	68fb      	ldr	r3, [r7, #12]
 801000a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 801000e:	7af9      	ldrb	r1, [r7, #11]
 8010010:	683b      	ldr	r3, [r7, #0]
 8010012:	687a      	ldr	r2, [r7, #4]
 8010014:	f7f6 fd1b 	bl	8006a4e <HAL_PCD_EP_Receive>
 8010018:	4603      	mov	r3, r0
 801001a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801001c:	7dfb      	ldrb	r3, [r7, #23]
 801001e:	4618      	mov	r0, r3
 8010020:	f000 f832 	bl	8010088 <USBD_Get_USB_Status>
 8010024:	4603      	mov	r3, r0
 8010026:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8010028:	7dbb      	ldrb	r3, [r7, #22]
}
 801002a:	4618      	mov	r0, r3
 801002c:	3718      	adds	r7, #24
 801002e:	46bd      	mov	sp, r7
 8010030:	bd80      	pop	{r7, pc}

08010032 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010032:	b580      	push	{r7, lr}
 8010034:	b082      	sub	sp, #8
 8010036:	af00      	add	r7, sp, #0
 8010038:	6078      	str	r0, [r7, #4]
 801003a:	460b      	mov	r3, r1
 801003c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 801003e:	687b      	ldr	r3, [r7, #4]
 8010040:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8010044:	78fa      	ldrb	r2, [r7, #3]
 8010046:	4611      	mov	r1, r2
 8010048:	4618      	mov	r0, r3
 801004a:	f7f6 fd4b 	bl	8006ae4 <HAL_PCD_EP_GetRxCount>
 801004e:	4603      	mov	r3, r0
}
 8010050:	4618      	mov	r0, r3
 8010052:	3708      	adds	r7, #8
 8010054:	46bd      	mov	sp, r7
 8010056:	bd80      	pop	{r7, pc}

08010058 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8010058:	b480      	push	{r7}
 801005a:	b083      	sub	sp, #12
 801005c:	af00      	add	r7, sp, #0
 801005e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8010060:	4b03      	ldr	r3, [pc, #12]	; (8010070 <USBD_static_malloc+0x18>)
}
 8010062:	4618      	mov	r0, r3
 8010064:	370c      	adds	r7, #12
 8010066:	46bd      	mov	sp, r7
 8010068:	f85d 7b04 	ldr.w	r7, [sp], #4
 801006c:	4770      	bx	lr
 801006e:	bf00      	nop
 8010070:	20006cb0 	.word	0x20006cb0

08010074 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8010074:	b480      	push	{r7}
 8010076:	b083      	sub	sp, #12
 8010078:	af00      	add	r7, sp, #0
 801007a:	6078      	str	r0, [r7, #4]

}
 801007c:	bf00      	nop
 801007e:	370c      	adds	r7, #12
 8010080:	46bd      	mov	sp, r7
 8010082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010086:	4770      	bx	lr

08010088 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8010088:	b480      	push	{r7}
 801008a:	b085      	sub	sp, #20
 801008c:	af00      	add	r7, sp, #0
 801008e:	4603      	mov	r3, r0
 8010090:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010092:	2300      	movs	r3, #0
 8010094:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8010096:	79fb      	ldrb	r3, [r7, #7]
 8010098:	2b03      	cmp	r3, #3
 801009a:	d817      	bhi.n	80100cc <USBD_Get_USB_Status+0x44>
 801009c:	a201      	add	r2, pc, #4	; (adr r2, 80100a4 <USBD_Get_USB_Status+0x1c>)
 801009e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80100a2:	bf00      	nop
 80100a4:	080100b5 	.word	0x080100b5
 80100a8:	080100bb 	.word	0x080100bb
 80100ac:	080100c1 	.word	0x080100c1
 80100b0:	080100c7 	.word	0x080100c7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80100b4:	2300      	movs	r3, #0
 80100b6:	73fb      	strb	r3, [r7, #15]
    break;
 80100b8:	e00b      	b.n	80100d2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80100ba:	2303      	movs	r3, #3
 80100bc:	73fb      	strb	r3, [r7, #15]
    break;
 80100be:	e008      	b.n	80100d2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80100c0:	2301      	movs	r3, #1
 80100c2:	73fb      	strb	r3, [r7, #15]
    break;
 80100c4:	e005      	b.n	80100d2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80100c6:	2303      	movs	r3, #3
 80100c8:	73fb      	strb	r3, [r7, #15]
    break;
 80100ca:	e002      	b.n	80100d2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80100cc:	2303      	movs	r3, #3
 80100ce:	73fb      	strb	r3, [r7, #15]
    break;
 80100d0:	bf00      	nop
  }
  return usb_status;
 80100d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80100d4:	4618      	mov	r0, r3
 80100d6:	3714      	adds	r7, #20
 80100d8:	46bd      	mov	sp, r7
 80100da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100de:	4770      	bx	lr

080100e0 <__errno>:
 80100e0:	4b01      	ldr	r3, [pc, #4]	; (80100e8 <__errno+0x8>)
 80100e2:	6818      	ldr	r0, [r3, #0]
 80100e4:	4770      	bx	lr
 80100e6:	bf00      	nop
 80100e8:	20000138 	.word	0x20000138

080100ec <__libc_init_array>:
 80100ec:	b570      	push	{r4, r5, r6, lr}
 80100ee:	4d0d      	ldr	r5, [pc, #52]	; (8010124 <__libc_init_array+0x38>)
 80100f0:	4c0d      	ldr	r4, [pc, #52]	; (8010128 <__libc_init_array+0x3c>)
 80100f2:	1b64      	subs	r4, r4, r5
 80100f4:	10a4      	asrs	r4, r4, #2
 80100f6:	2600      	movs	r6, #0
 80100f8:	42a6      	cmp	r6, r4
 80100fa:	d109      	bne.n	8010110 <__libc_init_array+0x24>
 80100fc:	4d0b      	ldr	r5, [pc, #44]	; (801012c <__libc_init_array+0x40>)
 80100fe:	4c0c      	ldr	r4, [pc, #48]	; (8010130 <__libc_init_array+0x44>)
 8010100:	f000 f9fa 	bl	80104f8 <_init>
 8010104:	1b64      	subs	r4, r4, r5
 8010106:	10a4      	asrs	r4, r4, #2
 8010108:	2600      	movs	r6, #0
 801010a:	42a6      	cmp	r6, r4
 801010c:	d105      	bne.n	801011a <__libc_init_array+0x2e>
 801010e:	bd70      	pop	{r4, r5, r6, pc}
 8010110:	f855 3b04 	ldr.w	r3, [r5], #4
 8010114:	4798      	blx	r3
 8010116:	3601      	adds	r6, #1
 8010118:	e7ee      	b.n	80100f8 <__libc_init_array+0xc>
 801011a:	f855 3b04 	ldr.w	r3, [r5], #4
 801011e:	4798      	blx	r3
 8010120:	3601      	adds	r6, #1
 8010122:	e7f2      	b.n	801010a <__libc_init_array+0x1e>
 8010124:	08011630 	.word	0x08011630
 8010128:	08011630 	.word	0x08011630
 801012c:	08011630 	.word	0x08011630
 8010130:	08011634 	.word	0x08011634

08010134 <__itoa>:
 8010134:	1e93      	subs	r3, r2, #2
 8010136:	2b22      	cmp	r3, #34	; 0x22
 8010138:	b510      	push	{r4, lr}
 801013a:	460c      	mov	r4, r1
 801013c:	d904      	bls.n	8010148 <__itoa+0x14>
 801013e:	2300      	movs	r3, #0
 8010140:	700b      	strb	r3, [r1, #0]
 8010142:	461c      	mov	r4, r3
 8010144:	4620      	mov	r0, r4
 8010146:	bd10      	pop	{r4, pc}
 8010148:	2a0a      	cmp	r2, #10
 801014a:	d109      	bne.n	8010160 <__itoa+0x2c>
 801014c:	2800      	cmp	r0, #0
 801014e:	da07      	bge.n	8010160 <__itoa+0x2c>
 8010150:	232d      	movs	r3, #45	; 0x2d
 8010152:	700b      	strb	r3, [r1, #0]
 8010154:	4240      	negs	r0, r0
 8010156:	2101      	movs	r1, #1
 8010158:	4421      	add	r1, r4
 801015a:	f000 f97f 	bl	801045c <__utoa>
 801015e:	e7f1      	b.n	8010144 <__itoa+0x10>
 8010160:	2100      	movs	r1, #0
 8010162:	e7f9      	b.n	8010158 <__itoa+0x24>

08010164 <itoa>:
 8010164:	f7ff bfe6 	b.w	8010134 <__itoa>

08010168 <__retarget_lock_acquire_recursive>:
 8010168:	4770      	bx	lr

0801016a <__retarget_lock_release_recursive>:
 801016a:	4770      	bx	lr

0801016c <malloc>:
 801016c:	4b02      	ldr	r3, [pc, #8]	; (8010178 <malloc+0xc>)
 801016e:	4601      	mov	r1, r0
 8010170:	6818      	ldr	r0, [r3, #0]
 8010172:	f000 b885 	b.w	8010280 <_malloc_r>
 8010176:	bf00      	nop
 8010178:	20000138 	.word	0x20000138

0801017c <memcpy>:
 801017c:	440a      	add	r2, r1
 801017e:	4291      	cmp	r1, r2
 8010180:	f100 33ff 	add.w	r3, r0, #4294967295
 8010184:	d100      	bne.n	8010188 <memcpy+0xc>
 8010186:	4770      	bx	lr
 8010188:	b510      	push	{r4, lr}
 801018a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801018e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010192:	4291      	cmp	r1, r2
 8010194:	d1f9      	bne.n	801018a <memcpy+0xe>
 8010196:	bd10      	pop	{r4, pc}

08010198 <memset>:
 8010198:	4402      	add	r2, r0
 801019a:	4603      	mov	r3, r0
 801019c:	4293      	cmp	r3, r2
 801019e:	d100      	bne.n	80101a2 <memset+0xa>
 80101a0:	4770      	bx	lr
 80101a2:	f803 1b01 	strb.w	r1, [r3], #1
 80101a6:	e7f9      	b.n	801019c <memset+0x4>

080101a8 <_free_r>:
 80101a8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80101aa:	2900      	cmp	r1, #0
 80101ac:	d044      	beq.n	8010238 <_free_r+0x90>
 80101ae:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80101b2:	9001      	str	r0, [sp, #4]
 80101b4:	2b00      	cmp	r3, #0
 80101b6:	f1a1 0404 	sub.w	r4, r1, #4
 80101ba:	bfb8      	it	lt
 80101bc:	18e4      	addlt	r4, r4, r3
 80101be:	f000 f98f 	bl	80104e0 <__malloc_lock>
 80101c2:	4a1e      	ldr	r2, [pc, #120]	; (801023c <_free_r+0x94>)
 80101c4:	9801      	ldr	r0, [sp, #4]
 80101c6:	6813      	ldr	r3, [r2, #0]
 80101c8:	b933      	cbnz	r3, 80101d8 <_free_r+0x30>
 80101ca:	6063      	str	r3, [r4, #4]
 80101cc:	6014      	str	r4, [r2, #0]
 80101ce:	b003      	add	sp, #12
 80101d0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80101d4:	f000 b98a 	b.w	80104ec <__malloc_unlock>
 80101d8:	42a3      	cmp	r3, r4
 80101da:	d908      	bls.n	80101ee <_free_r+0x46>
 80101dc:	6825      	ldr	r5, [r4, #0]
 80101de:	1961      	adds	r1, r4, r5
 80101e0:	428b      	cmp	r3, r1
 80101e2:	bf01      	itttt	eq
 80101e4:	6819      	ldreq	r1, [r3, #0]
 80101e6:	685b      	ldreq	r3, [r3, #4]
 80101e8:	1949      	addeq	r1, r1, r5
 80101ea:	6021      	streq	r1, [r4, #0]
 80101ec:	e7ed      	b.n	80101ca <_free_r+0x22>
 80101ee:	461a      	mov	r2, r3
 80101f0:	685b      	ldr	r3, [r3, #4]
 80101f2:	b10b      	cbz	r3, 80101f8 <_free_r+0x50>
 80101f4:	42a3      	cmp	r3, r4
 80101f6:	d9fa      	bls.n	80101ee <_free_r+0x46>
 80101f8:	6811      	ldr	r1, [r2, #0]
 80101fa:	1855      	adds	r5, r2, r1
 80101fc:	42a5      	cmp	r5, r4
 80101fe:	d10b      	bne.n	8010218 <_free_r+0x70>
 8010200:	6824      	ldr	r4, [r4, #0]
 8010202:	4421      	add	r1, r4
 8010204:	1854      	adds	r4, r2, r1
 8010206:	42a3      	cmp	r3, r4
 8010208:	6011      	str	r1, [r2, #0]
 801020a:	d1e0      	bne.n	80101ce <_free_r+0x26>
 801020c:	681c      	ldr	r4, [r3, #0]
 801020e:	685b      	ldr	r3, [r3, #4]
 8010210:	6053      	str	r3, [r2, #4]
 8010212:	4421      	add	r1, r4
 8010214:	6011      	str	r1, [r2, #0]
 8010216:	e7da      	b.n	80101ce <_free_r+0x26>
 8010218:	d902      	bls.n	8010220 <_free_r+0x78>
 801021a:	230c      	movs	r3, #12
 801021c:	6003      	str	r3, [r0, #0]
 801021e:	e7d6      	b.n	80101ce <_free_r+0x26>
 8010220:	6825      	ldr	r5, [r4, #0]
 8010222:	1961      	adds	r1, r4, r5
 8010224:	428b      	cmp	r3, r1
 8010226:	bf04      	itt	eq
 8010228:	6819      	ldreq	r1, [r3, #0]
 801022a:	685b      	ldreq	r3, [r3, #4]
 801022c:	6063      	str	r3, [r4, #4]
 801022e:	bf04      	itt	eq
 8010230:	1949      	addeq	r1, r1, r5
 8010232:	6021      	streq	r1, [r4, #0]
 8010234:	6054      	str	r4, [r2, #4]
 8010236:	e7ca      	b.n	80101ce <_free_r+0x26>
 8010238:	b003      	add	sp, #12
 801023a:	bd30      	pop	{r4, r5, pc}
 801023c:	20006ed4 	.word	0x20006ed4

08010240 <sbrk_aligned>:
 8010240:	b570      	push	{r4, r5, r6, lr}
 8010242:	4e0e      	ldr	r6, [pc, #56]	; (801027c <sbrk_aligned+0x3c>)
 8010244:	460c      	mov	r4, r1
 8010246:	6831      	ldr	r1, [r6, #0]
 8010248:	4605      	mov	r5, r0
 801024a:	b911      	cbnz	r1, 8010252 <sbrk_aligned+0x12>
 801024c:	f000 f8f6 	bl	801043c <_sbrk_r>
 8010250:	6030      	str	r0, [r6, #0]
 8010252:	4621      	mov	r1, r4
 8010254:	4628      	mov	r0, r5
 8010256:	f000 f8f1 	bl	801043c <_sbrk_r>
 801025a:	1c43      	adds	r3, r0, #1
 801025c:	d00a      	beq.n	8010274 <sbrk_aligned+0x34>
 801025e:	1cc4      	adds	r4, r0, #3
 8010260:	f024 0403 	bic.w	r4, r4, #3
 8010264:	42a0      	cmp	r0, r4
 8010266:	d007      	beq.n	8010278 <sbrk_aligned+0x38>
 8010268:	1a21      	subs	r1, r4, r0
 801026a:	4628      	mov	r0, r5
 801026c:	f000 f8e6 	bl	801043c <_sbrk_r>
 8010270:	3001      	adds	r0, #1
 8010272:	d101      	bne.n	8010278 <sbrk_aligned+0x38>
 8010274:	f04f 34ff 	mov.w	r4, #4294967295
 8010278:	4620      	mov	r0, r4
 801027a:	bd70      	pop	{r4, r5, r6, pc}
 801027c:	20006ed8 	.word	0x20006ed8

08010280 <_malloc_r>:
 8010280:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010284:	1ccd      	adds	r5, r1, #3
 8010286:	f025 0503 	bic.w	r5, r5, #3
 801028a:	3508      	adds	r5, #8
 801028c:	2d0c      	cmp	r5, #12
 801028e:	bf38      	it	cc
 8010290:	250c      	movcc	r5, #12
 8010292:	2d00      	cmp	r5, #0
 8010294:	4607      	mov	r7, r0
 8010296:	db01      	blt.n	801029c <_malloc_r+0x1c>
 8010298:	42a9      	cmp	r1, r5
 801029a:	d905      	bls.n	80102a8 <_malloc_r+0x28>
 801029c:	230c      	movs	r3, #12
 801029e:	603b      	str	r3, [r7, #0]
 80102a0:	2600      	movs	r6, #0
 80102a2:	4630      	mov	r0, r6
 80102a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80102a8:	4e2e      	ldr	r6, [pc, #184]	; (8010364 <_malloc_r+0xe4>)
 80102aa:	f000 f919 	bl	80104e0 <__malloc_lock>
 80102ae:	6833      	ldr	r3, [r6, #0]
 80102b0:	461c      	mov	r4, r3
 80102b2:	bb34      	cbnz	r4, 8010302 <_malloc_r+0x82>
 80102b4:	4629      	mov	r1, r5
 80102b6:	4638      	mov	r0, r7
 80102b8:	f7ff ffc2 	bl	8010240 <sbrk_aligned>
 80102bc:	1c43      	adds	r3, r0, #1
 80102be:	4604      	mov	r4, r0
 80102c0:	d14d      	bne.n	801035e <_malloc_r+0xde>
 80102c2:	6834      	ldr	r4, [r6, #0]
 80102c4:	4626      	mov	r6, r4
 80102c6:	2e00      	cmp	r6, #0
 80102c8:	d140      	bne.n	801034c <_malloc_r+0xcc>
 80102ca:	6823      	ldr	r3, [r4, #0]
 80102cc:	4631      	mov	r1, r6
 80102ce:	4638      	mov	r0, r7
 80102d0:	eb04 0803 	add.w	r8, r4, r3
 80102d4:	f000 f8b2 	bl	801043c <_sbrk_r>
 80102d8:	4580      	cmp	r8, r0
 80102da:	d13a      	bne.n	8010352 <_malloc_r+0xd2>
 80102dc:	6821      	ldr	r1, [r4, #0]
 80102de:	3503      	adds	r5, #3
 80102e0:	1a6d      	subs	r5, r5, r1
 80102e2:	f025 0503 	bic.w	r5, r5, #3
 80102e6:	3508      	adds	r5, #8
 80102e8:	2d0c      	cmp	r5, #12
 80102ea:	bf38      	it	cc
 80102ec:	250c      	movcc	r5, #12
 80102ee:	4629      	mov	r1, r5
 80102f0:	4638      	mov	r0, r7
 80102f2:	f7ff ffa5 	bl	8010240 <sbrk_aligned>
 80102f6:	3001      	adds	r0, #1
 80102f8:	d02b      	beq.n	8010352 <_malloc_r+0xd2>
 80102fa:	6823      	ldr	r3, [r4, #0]
 80102fc:	442b      	add	r3, r5
 80102fe:	6023      	str	r3, [r4, #0]
 8010300:	e00e      	b.n	8010320 <_malloc_r+0xa0>
 8010302:	6822      	ldr	r2, [r4, #0]
 8010304:	1b52      	subs	r2, r2, r5
 8010306:	d41e      	bmi.n	8010346 <_malloc_r+0xc6>
 8010308:	2a0b      	cmp	r2, #11
 801030a:	d916      	bls.n	801033a <_malloc_r+0xba>
 801030c:	1961      	adds	r1, r4, r5
 801030e:	42a3      	cmp	r3, r4
 8010310:	6025      	str	r5, [r4, #0]
 8010312:	bf18      	it	ne
 8010314:	6059      	strne	r1, [r3, #4]
 8010316:	6863      	ldr	r3, [r4, #4]
 8010318:	bf08      	it	eq
 801031a:	6031      	streq	r1, [r6, #0]
 801031c:	5162      	str	r2, [r4, r5]
 801031e:	604b      	str	r3, [r1, #4]
 8010320:	4638      	mov	r0, r7
 8010322:	f104 060b 	add.w	r6, r4, #11
 8010326:	f000 f8e1 	bl	80104ec <__malloc_unlock>
 801032a:	f026 0607 	bic.w	r6, r6, #7
 801032e:	1d23      	adds	r3, r4, #4
 8010330:	1af2      	subs	r2, r6, r3
 8010332:	d0b6      	beq.n	80102a2 <_malloc_r+0x22>
 8010334:	1b9b      	subs	r3, r3, r6
 8010336:	50a3      	str	r3, [r4, r2]
 8010338:	e7b3      	b.n	80102a2 <_malloc_r+0x22>
 801033a:	6862      	ldr	r2, [r4, #4]
 801033c:	42a3      	cmp	r3, r4
 801033e:	bf0c      	ite	eq
 8010340:	6032      	streq	r2, [r6, #0]
 8010342:	605a      	strne	r2, [r3, #4]
 8010344:	e7ec      	b.n	8010320 <_malloc_r+0xa0>
 8010346:	4623      	mov	r3, r4
 8010348:	6864      	ldr	r4, [r4, #4]
 801034a:	e7b2      	b.n	80102b2 <_malloc_r+0x32>
 801034c:	4634      	mov	r4, r6
 801034e:	6876      	ldr	r6, [r6, #4]
 8010350:	e7b9      	b.n	80102c6 <_malloc_r+0x46>
 8010352:	230c      	movs	r3, #12
 8010354:	603b      	str	r3, [r7, #0]
 8010356:	4638      	mov	r0, r7
 8010358:	f000 f8c8 	bl	80104ec <__malloc_unlock>
 801035c:	e7a1      	b.n	80102a2 <_malloc_r+0x22>
 801035e:	6025      	str	r5, [r4, #0]
 8010360:	e7de      	b.n	8010320 <_malloc_r+0xa0>
 8010362:	bf00      	nop
 8010364:	20006ed4 	.word	0x20006ed4

08010368 <cleanup_glue>:
 8010368:	b538      	push	{r3, r4, r5, lr}
 801036a:	460c      	mov	r4, r1
 801036c:	6809      	ldr	r1, [r1, #0]
 801036e:	4605      	mov	r5, r0
 8010370:	b109      	cbz	r1, 8010376 <cleanup_glue+0xe>
 8010372:	f7ff fff9 	bl	8010368 <cleanup_glue>
 8010376:	4621      	mov	r1, r4
 8010378:	4628      	mov	r0, r5
 801037a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801037e:	f7ff bf13 	b.w	80101a8 <_free_r>
	...

08010384 <_reclaim_reent>:
 8010384:	4b2c      	ldr	r3, [pc, #176]	; (8010438 <_reclaim_reent+0xb4>)
 8010386:	681b      	ldr	r3, [r3, #0]
 8010388:	4283      	cmp	r3, r0
 801038a:	b570      	push	{r4, r5, r6, lr}
 801038c:	4604      	mov	r4, r0
 801038e:	d051      	beq.n	8010434 <_reclaim_reent+0xb0>
 8010390:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8010392:	b143      	cbz	r3, 80103a6 <_reclaim_reent+0x22>
 8010394:	68db      	ldr	r3, [r3, #12]
 8010396:	2b00      	cmp	r3, #0
 8010398:	d14a      	bne.n	8010430 <_reclaim_reent+0xac>
 801039a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801039c:	6819      	ldr	r1, [r3, #0]
 801039e:	b111      	cbz	r1, 80103a6 <_reclaim_reent+0x22>
 80103a0:	4620      	mov	r0, r4
 80103a2:	f7ff ff01 	bl	80101a8 <_free_r>
 80103a6:	6961      	ldr	r1, [r4, #20]
 80103a8:	b111      	cbz	r1, 80103b0 <_reclaim_reent+0x2c>
 80103aa:	4620      	mov	r0, r4
 80103ac:	f7ff fefc 	bl	80101a8 <_free_r>
 80103b0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80103b2:	b111      	cbz	r1, 80103ba <_reclaim_reent+0x36>
 80103b4:	4620      	mov	r0, r4
 80103b6:	f7ff fef7 	bl	80101a8 <_free_r>
 80103ba:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80103bc:	b111      	cbz	r1, 80103c4 <_reclaim_reent+0x40>
 80103be:	4620      	mov	r0, r4
 80103c0:	f7ff fef2 	bl	80101a8 <_free_r>
 80103c4:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80103c6:	b111      	cbz	r1, 80103ce <_reclaim_reent+0x4a>
 80103c8:	4620      	mov	r0, r4
 80103ca:	f7ff feed 	bl	80101a8 <_free_r>
 80103ce:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80103d0:	b111      	cbz	r1, 80103d8 <_reclaim_reent+0x54>
 80103d2:	4620      	mov	r0, r4
 80103d4:	f7ff fee8 	bl	80101a8 <_free_r>
 80103d8:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80103da:	b111      	cbz	r1, 80103e2 <_reclaim_reent+0x5e>
 80103dc:	4620      	mov	r0, r4
 80103de:	f7ff fee3 	bl	80101a8 <_free_r>
 80103e2:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80103e4:	b111      	cbz	r1, 80103ec <_reclaim_reent+0x68>
 80103e6:	4620      	mov	r0, r4
 80103e8:	f7ff fede 	bl	80101a8 <_free_r>
 80103ec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80103ee:	b111      	cbz	r1, 80103f6 <_reclaim_reent+0x72>
 80103f0:	4620      	mov	r0, r4
 80103f2:	f7ff fed9 	bl	80101a8 <_free_r>
 80103f6:	69a3      	ldr	r3, [r4, #24]
 80103f8:	b1e3      	cbz	r3, 8010434 <_reclaim_reent+0xb0>
 80103fa:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80103fc:	4620      	mov	r0, r4
 80103fe:	4798      	blx	r3
 8010400:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8010402:	b1b9      	cbz	r1, 8010434 <_reclaim_reent+0xb0>
 8010404:	4620      	mov	r0, r4
 8010406:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801040a:	f7ff bfad 	b.w	8010368 <cleanup_glue>
 801040e:	5949      	ldr	r1, [r1, r5]
 8010410:	b941      	cbnz	r1, 8010424 <_reclaim_reent+0xa0>
 8010412:	3504      	adds	r5, #4
 8010414:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010416:	2d80      	cmp	r5, #128	; 0x80
 8010418:	68d9      	ldr	r1, [r3, #12]
 801041a:	d1f8      	bne.n	801040e <_reclaim_reent+0x8a>
 801041c:	4620      	mov	r0, r4
 801041e:	f7ff fec3 	bl	80101a8 <_free_r>
 8010422:	e7ba      	b.n	801039a <_reclaim_reent+0x16>
 8010424:	680e      	ldr	r6, [r1, #0]
 8010426:	4620      	mov	r0, r4
 8010428:	f7ff febe 	bl	80101a8 <_free_r>
 801042c:	4631      	mov	r1, r6
 801042e:	e7ef      	b.n	8010410 <_reclaim_reent+0x8c>
 8010430:	2500      	movs	r5, #0
 8010432:	e7ef      	b.n	8010414 <_reclaim_reent+0x90>
 8010434:	bd70      	pop	{r4, r5, r6, pc}
 8010436:	bf00      	nop
 8010438:	20000138 	.word	0x20000138

0801043c <_sbrk_r>:
 801043c:	b538      	push	{r3, r4, r5, lr}
 801043e:	4d06      	ldr	r5, [pc, #24]	; (8010458 <_sbrk_r+0x1c>)
 8010440:	2300      	movs	r3, #0
 8010442:	4604      	mov	r4, r0
 8010444:	4608      	mov	r0, r1
 8010446:	602b      	str	r3, [r5, #0]
 8010448:	f7f2 fe22 	bl	8003090 <_sbrk>
 801044c:	1c43      	adds	r3, r0, #1
 801044e:	d102      	bne.n	8010456 <_sbrk_r+0x1a>
 8010450:	682b      	ldr	r3, [r5, #0]
 8010452:	b103      	cbz	r3, 8010456 <_sbrk_r+0x1a>
 8010454:	6023      	str	r3, [r4, #0]
 8010456:	bd38      	pop	{r3, r4, r5, pc}
 8010458:	20006edc 	.word	0x20006edc

0801045c <__utoa>:
 801045c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801045e:	4c1f      	ldr	r4, [pc, #124]	; (80104dc <__utoa+0x80>)
 8010460:	b08b      	sub	sp, #44	; 0x2c
 8010462:	4605      	mov	r5, r0
 8010464:	460b      	mov	r3, r1
 8010466:	466e      	mov	r6, sp
 8010468:	f104 0c20 	add.w	ip, r4, #32
 801046c:	6820      	ldr	r0, [r4, #0]
 801046e:	6861      	ldr	r1, [r4, #4]
 8010470:	4637      	mov	r7, r6
 8010472:	c703      	stmia	r7!, {r0, r1}
 8010474:	3408      	adds	r4, #8
 8010476:	4564      	cmp	r4, ip
 8010478:	463e      	mov	r6, r7
 801047a:	d1f7      	bne.n	801046c <__utoa+0x10>
 801047c:	7921      	ldrb	r1, [r4, #4]
 801047e:	7139      	strb	r1, [r7, #4]
 8010480:	1e91      	subs	r1, r2, #2
 8010482:	6820      	ldr	r0, [r4, #0]
 8010484:	6038      	str	r0, [r7, #0]
 8010486:	2922      	cmp	r1, #34	; 0x22
 8010488:	f04f 0100 	mov.w	r1, #0
 801048c:	d904      	bls.n	8010498 <__utoa+0x3c>
 801048e:	7019      	strb	r1, [r3, #0]
 8010490:	460b      	mov	r3, r1
 8010492:	4618      	mov	r0, r3
 8010494:	b00b      	add	sp, #44	; 0x2c
 8010496:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010498:	1e58      	subs	r0, r3, #1
 801049a:	4684      	mov	ip, r0
 801049c:	fbb5 f7f2 	udiv	r7, r5, r2
 80104a0:	fb02 5617 	mls	r6, r2, r7, r5
 80104a4:	3628      	adds	r6, #40	; 0x28
 80104a6:	446e      	add	r6, sp
 80104a8:	460c      	mov	r4, r1
 80104aa:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 80104ae:	f80c 6f01 	strb.w	r6, [ip, #1]!
 80104b2:	462e      	mov	r6, r5
 80104b4:	42b2      	cmp	r2, r6
 80104b6:	f101 0101 	add.w	r1, r1, #1
 80104ba:	463d      	mov	r5, r7
 80104bc:	d9ee      	bls.n	801049c <__utoa+0x40>
 80104be:	2200      	movs	r2, #0
 80104c0:	545a      	strb	r2, [r3, r1]
 80104c2:	1919      	adds	r1, r3, r4
 80104c4:	1aa5      	subs	r5, r4, r2
 80104c6:	42aa      	cmp	r2, r5
 80104c8:	dae3      	bge.n	8010492 <__utoa+0x36>
 80104ca:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 80104ce:	780e      	ldrb	r6, [r1, #0]
 80104d0:	7006      	strb	r6, [r0, #0]
 80104d2:	3201      	adds	r2, #1
 80104d4:	f801 5901 	strb.w	r5, [r1], #-1
 80104d8:	e7f4      	b.n	80104c4 <__utoa+0x68>
 80104da:	bf00      	nop
 80104dc:	08011600 	.word	0x08011600

080104e0 <__malloc_lock>:
 80104e0:	4801      	ldr	r0, [pc, #4]	; (80104e8 <__malloc_lock+0x8>)
 80104e2:	f7ff be41 	b.w	8010168 <__retarget_lock_acquire_recursive>
 80104e6:	bf00      	nop
 80104e8:	20006ed0 	.word	0x20006ed0

080104ec <__malloc_unlock>:
 80104ec:	4801      	ldr	r0, [pc, #4]	; (80104f4 <__malloc_unlock+0x8>)
 80104ee:	f7ff be3c 	b.w	801016a <__retarget_lock_release_recursive>
 80104f2:	bf00      	nop
 80104f4:	20006ed0 	.word	0x20006ed0

080104f8 <_init>:
 80104f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80104fa:	bf00      	nop
 80104fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80104fe:	bc08      	pop	{r3}
 8010500:	469e      	mov	lr, r3
 8010502:	4770      	bx	lr

08010504 <_fini>:
 8010504:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010506:	bf00      	nop
 8010508:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801050a:	bc08      	pop	{r3}
 801050c:	469e      	mov	lr, r3
 801050e:	4770      	bx	lr
