#! /c/iverilog/bin/vvp
:ivl_version "0.9.4 " "(v0_9_4)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00BCBBF0 .scope module, "dff" "dff" 2 9;
 .timescale 0 0;
v00BCFCE0_0 .net "clk", 0 0, C4<z>; 0 drivers
v005A0FE0_0 .net "d", 0 0, C4<z>; 0 drivers
v005A1038_0 .var "q", 0 0;
v00BCFD38_0 .var "qnot", 0 0;
E_0059DE60 .event posedge, v00BCFCE0_0;
S_00BCBB68 .scope module, "principal" "principal" 3 25;
 .timescale 0 0;
v005DB938_0 .var "clear", 0 0;
v005DB990_0 .net "clk", 0 0, v005DB8E0_0; 1 drivers
v005DB9E8_0 .var "d", 0 0;
v005DBA40_0 .var "preset", 3 0;
S_00BCC030 .scope module, "clk1" "clock" 3 30, 4 1, S_00BCBB68;
 .timescale 0 0;
v005DB8E0_0 .var "clk", 0 0;
S_00BCBD88 .scope module, "ls1" "leftShift" 3 31, 3 9, S_00BCBB68;
 .timescale 0 0;
L_005B06A0 .functor OR 1, v005B2630_0, v005DB9E8_0, C4<0>, C4<0>;
v005DB468_0 .net "clear", 0 0, v005DB938_0; 1 drivers
v005DB4C0_0 .alias "clk", 0 0, v005DB990_0;
v005DB518_0 .net "d", 0 0, v005DB9E8_0; 1 drivers
v005DB570_0 .net "preset", 3 0, v005DBA40_0; 1 drivers
v005DB5C8_0 .net "q1", 0 0, v005DB3B8_0; 1 drivers
v005DB620_0 .net "q2", 0 0, v005DB1A8_0; 1 drivers
v005DB678_0 .net "q3", 0 0, v00BC4A78_0; 1 drivers
v005DB6D0_0 .net "q4", 0 0, v005B25D8_0; 1 drivers
v005DB728_0 .net "qnot1", 0 0, v005DB410_0; 1 drivers
v005DB780_0 .net "qnot2", 0 0, v005DB200_0; 1 drivers
v005DB7D8_0 .net "qnot3", 0 0, v005DAFF0_0; 1 drivers
v005DB830_0 .net "qnot4", 0 0, v005B2630_0; 1 drivers
v005DB888_0 .net "w0", 0 0, L_005B06A0; 1 drivers
E_0059DC60 .event posedge, v00BCEC20_0;
L_005DBDB0 .part v005DBA40_0, 0, 1;
L_005DBE08 .part v005DBA40_0, 1, 1;
L_005DBE60 .part v005DBA40_0, 2, 1;
L_005DBEB8 .part v005DBA40_0, 3, 1;
S_00BCBFA8 .scope module, "flip1" "dff2" 3 14, 2 18, S_00BCBD88;
 .timescale 0 0;
v005DB258_0 .alias "clear", 0 0, v005DB468_0;
v005DB2B0_0 .alias "clk", 0 0, v005DB990_0;
v005DB308_0 .alias "d", 0 0, v005DB888_0;
v005DB360_0 .net "preset", 0 0, L_005DBDB0; 1 drivers
v005DB3B8_0 .var "q", 0 0;
v005DB410_0 .var "qnot", 0 0;
E_0059D8A0 .event posedge, v005DB360_0, v00BCFD90_0, v00BCEC20_0;
S_00BCBF20 .scope module, "flip2" "dff2" 3 15, 2 18, S_00BCBD88;
 .timescale 0 0;
v005DB048_0 .alias "clear", 0 0, v005DB468_0;
v005DB0A0_0 .alias "clk", 0 0, v005DB990_0;
v005DB0F8_0 .alias "d", 0 0, v005DB5C8_0;
v005DB150_0 .net "preset", 0 0, L_005DBE08; 1 drivers
v005DB1A8_0 .var "q", 0 0;
v005DB200_0 .var "qnot", 0 0;
E_0059D8C0 .event posedge, v005DB150_0, v00BCFD90_0, v00BCEC20_0;
S_00BCBE98 .scope module, "flip3" "dff2" 3 16, 2 18, S_00BCBD88;
 .timescale 0 0;
v005B2688_0 .alias "clear", 0 0, v005DB468_0;
v005B09C8_0 .alias "clk", 0 0, v005DB990_0;
v005B0A20_0 .alias "d", 0 0, v005DB620_0;
v005B0A78_0 .net "preset", 0 0, L_005DBE60; 1 drivers
v00BC4A78_0 .var "q", 0 0;
v005DAFF0_0 .var "qnot", 0 0;
E_0059DC80 .event posedge, v005B0A78_0, v00BCFD90_0, v00BCEC20_0;
S_00BCBE10 .scope module, "flip4" "dff2" 3 17, 2 18, S_00BCBD88;
 .timescale 0 0;
v00BCFD90_0 .alias "clear", 0 0, v005DB468_0;
v00BCEC20_0 .alias "clk", 0 0, v005DB990_0;
v00BCEC78_0 .alias "d", 0 0, v005DB678_0;
v00BCECD0_0 .net "preset", 0 0, L_005DBEB8; 1 drivers
v005B25D8_0 .var "q", 0 0;
v005B2630_0 .var "qnot", 0 0;
E_0059DE40 .event posedge, v00BCECD0_0, v00BCFD90_0, v00BCEC20_0;
S_00BCBAE0 .scope module, "srff" "srff" 2 47;
 .timescale 0 0;
v005DBA98_0 .net "clk", 0 0, C4<z>; 0 drivers
v005DBAF0_0 .var "q", 0 0;
v005DBB48_0 .var "qnot", 0 0;
v005DBBA0_0 .net "r", 0 0, C4<z>; 0 drivers
v005DBBF8_0 .net "s", 0 0, C4<z>; 0 drivers
E_005A2908 .event posedge, v005DBA98_0;
S_00BCBD00 .scope module, "tff" "tff" 2 71;
 .timescale 0 0;
v005DBC50_0 .net "clock", 0 0, C4<z>; 0 drivers
v005DBCA8_0 .var "q", 0 0;
v005DBD00_0 .var "qnot", 0 0;
v005DBD58_0 .net "t", 0 0, C4<z>; 0 drivers
E_005A2948 .event posedge, v005DBC50_0;
    .scope S_00BCBBF0;
T_0 ;
    %wait E_0059DE60;
    %load/v 8, v005A0FE0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A1038_0, 0, 8;
    %load/v 8, v005A0FE0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00BCFD38_0, 0, 8;
    %jmp T_0;
    .thread T_0;
    .scope S_00BCC030;
T_1 ;
    %set/v v005DB8E0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_00BCC030;
T_2 ;
    %delay 5, 0;
    %load/v 8, v005DB8E0_0, 1;
    %inv 8, 1;
    %set/v v005DB8E0_0, 8, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_00BCBFA8;
T_3 ;
    %wait E_0059D8A0;
    %load/v 8, v005DB258_0, 1;
    %jmp/0xz  T_3.0, 8;
    %set/v v005DB3B8_0, 0, 1;
    %set/v v005DB410_0, 1, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v005DB360_0, 1;
    %jmp/0xz  T_3.2, 8;
    %set/v v005DB3B8_0, 1, 1;
    %set/v v005DB410_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v005DB308_0, 1;
    %jmp/0xz  T_3.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB3B8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB410_0, 0, 0;
    %jmp T_3.5;
T_3.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB3B8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB410_0, 0, 1;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00BCBF20;
T_4 ;
    %wait E_0059D8C0;
    %load/v 8, v005DB048_0, 1;
    %jmp/0xz  T_4.0, 8;
    %set/v v005DB1A8_0, 0, 1;
    %set/v v005DB200_0, 1, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v005DB150_0, 1;
    %jmp/0xz  T_4.2, 8;
    %set/v v005DB1A8_0, 1, 1;
    %set/v v005DB200_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %load/v 8, v005DB0F8_0, 1;
    %jmp/0xz  T_4.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB1A8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB200_0, 0, 0;
    %jmp T_4.5;
T_4.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB1A8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005DB200_0, 0, 1;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00BCBE98;
T_5 ;
    %wait E_0059DC80;
    %load/v 8, v005B2688_0, 1;
    %jmp/0xz  T_5.0, 8;
    %set/v v00BC4A78_0, 0, 1;
    %set/v v005DAFF0_0, 1, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v005B0A78_0, 1;
    %jmp/0xz  T_5.2, 8;
    %set/v v00BC4A78_0, 1, 1;
    %set/v v005DAFF0_0, 0, 1;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v005B0A20_0, 1;
    %jmp/0xz  T_5.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00BC4A78_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DAFF0_0, 0, 0;
    %jmp T_5.5;
T_5.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v00BC4A78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005DAFF0_0, 0, 1;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00BCBE10;
T_6 ;
    %wait E_0059DE40;
    %load/v 8, v00BCFD90_0, 1;
    %jmp/0xz  T_6.0, 8;
    %set/v v005B25D8_0, 0, 1;
    %set/v v005B2630_0, 1, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v00BCECD0_0, 1;
    %jmp/0xz  T_6.2, 8;
    %set/v v005B25D8_0, 1, 1;
    %set/v v005B2630_0, 0, 1;
    %jmp T_6.3;
T_6.2 ;
    %load/v 8, v00BCEC78_0, 1;
    %jmp/0xz  T_6.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005B25D8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005B2630_0, 0, 0;
    %jmp T_6.5;
T_6.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v005B25D8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005B2630_0, 0, 1;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00BCBD88;
T_7 ;
    %wait E_0059DC60;
    %vpi_call 3 21 "$display", "%d %b %b %b %b", $time, v005DB6D0_0, v005DB678_0, v005DB620_0, v005DB5C8_0;
    %jmp T_7;
    .thread T_7;
    .scope S_00BCBB68;
T_8 ;
    %vpi_call 3 34 "$display", "Exercicio0084 - Left Shift Register com anel torcido";
    %vpi_call 3 35 "$display", "Mateus Guilherme do Carmo Cruz - 427446";
    %vpi_call 3 36 "$display", "\011\011   t a b c d";
    %set/v v005DB938_0, 1, 1;
    %set/v v005DBA40_0, 0, 4;
    %set/v v005DB9E8_0, 0, 1;
    %delay 1, 0;
    %set/v v005DB938_0, 0, 1;
    %delay 14, 0;
    %set/v v005DB9E8_0, 1, 1;
    %delay 10, 0;
    %set/v v005DB9E8_0, 0, 1;
    %delay 20, 0;
    %set/v v005DB9E8_0, 1, 1;
    %delay 10, 0;
    %set/v v005DB9E8_0, 0, 1;
    %delay 20, 0;
    %set/v v005DB9E8_0, 1, 1;
    %delay 20, 0;
    %vpi_call 3 46 "$finish";
    %end;
    .thread T_8;
    .scope S_00BCBAE0;
T_9 ;
    %wait E_005A2908;
    %load/v 8, v005DBBF8_0, 1;
    %load/v 9, v005DBBA0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005DBAF0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DBB48_0, 0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v005DBBF8_0, 1;
    %inv 8, 1;
    %load/v 9, v005DBBA0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005DBAF0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005DBB48_0, 0, 1;
    %jmp T_9.3;
T_9.2 ;
    %load/v 8, v005DBBF8_0, 1;
    %load/v 9, v005DBBA0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005DBAF0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005DBB48_0, 0, 0;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00BCBD00;
T_10 ;
    %wait E_005A2948;
    %load/v 8, v005DBD58_0, 1;
    %jmp/0xz  T_10.0, 8;
    %load/v 8, v005DBD58_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DBCA8_0, 0, 8;
    %load/v 8, v005DBD00_0, 1;
    %inv 8, 1;
    %set/v v005DBD00_0, 8, 1;
    %jmp T_10.1;
T_10.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v005DBCA8_0, 0, 0;
    %load/v 8, v005DBCA8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DBD00_0, 0, 8;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "./flipflops.v";
    "Exercicio0084.v";
    "./clock.v";
