TimeQuest Timing Analyzer report for OV7670
Fri Jan 29 00:33:28 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'Clock'
 12. Slow Model Setup: 'CAM_PCLK'
 13. Slow Model Setup: 'OV7670Read:OV7670|clockDIV:CamClock|state.01'
 14. Slow Model Hold: 'Clock'
 15. Slow Model Hold: 'CAM_PCLK'
 16. Slow Model Hold: 'OV7670Read:OV7670|clockDIV:CamClock|state.01'
 17. Slow Model Minimum Pulse Width: 'CAM_PCLK'
 18. Slow Model Minimum Pulse Width: 'Clock'
 19. Slow Model Minimum Pulse Width: 'OV7670Read:OV7670|clockDIV:CamClock|state.01'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Fast Model Setup Summary
 25. Fast Model Hold Summary
 26. Fast Model Recovery Summary
 27. Fast Model Removal Summary
 28. Fast Model Minimum Pulse Width Summary
 29. Fast Model Setup: 'Clock'
 30. Fast Model Setup: 'CAM_PCLK'
 31. Fast Model Setup: 'OV7670Read:OV7670|clockDIV:CamClock|state.01'
 32. Fast Model Hold: 'Clock'
 33. Fast Model Hold: 'CAM_PCLK'
 34. Fast Model Hold: 'OV7670Read:OV7670|clockDIV:CamClock|state.01'
 35. Fast Model Minimum Pulse Width: 'CAM_PCLK'
 36. Fast Model Minimum Pulse Width: 'Clock'
 37. Fast Model Minimum Pulse Width: 'OV7670Read:OV7670|clockDIV:CamClock|state.01'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Multicorner Timing Analysis Summary
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Setup Transfers
 48. Hold Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; OV7670                                                            ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C70F896C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                     ;
+----------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------+
; Clock Name                                   ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                          ;
+----------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------+
; CAM_PCLK                                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CAM_PCLK }                                     ;
; Clock                                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clock }                                        ;
; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { OV7670Read:OV7670|clockDIV:CamClock|state.01 } ;
+----------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                              ;
+-------------+-----------------+----------------------------------------------+-------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                   ; Note                                                  ;
+-------------+-----------------+----------------------------------------------+-------------------------------------------------------+
; 231.48 MHz  ; 210.08 MHz      ; CAM_PCLK                                     ; limit due to high minimum pulse width violation (tch) ;
; 312.6 MHz   ; 312.6 MHz       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;                                                       ;
; 1011.12 MHz ; 210.08 MHz      ; Clock                                        ; limit due to high minimum pulse width violation (tch) ;
+-------------+-----------------+----------------------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------+
; Slow Model Setup Summary                                              ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; Slack  ; End Point TNS ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; -8.515 ; -13940.538    ;
; CAM_PCLK                                     ; -3.320 ; -6188.401     ;
; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; -2.199 ; -36.100       ;
+----------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------+
; Slow Model Hold Summary                                               ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; Slack  ; End Point TNS ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; -2.724 ; -5.000        ;
; CAM_PCLK                                     ; -0.991 ; -13.328       ;
; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.565  ; 0.000         ;
+----------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; Slack  ; End Point TNS ;
+----------------------------------------------+--------+---------------+
; CAM_PCLK                                     ; -1.880 ; -8490.222     ;
; Clock                                        ; -1.880 ; -6781.380     ;
; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; -0.500 ; -20.000       ;
+----------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Clock'                                                                                                                                                                                                                                                                   ;
+--------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node                                                                                                                                               ; Launch Clock                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+
; -8.515 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg11 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.348      ; 9.828      ;
; -8.515 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg10 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.348      ; 9.828      ;
; -8.515 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg9  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.348      ; 9.828      ;
; -8.515 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg8  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.348      ; 9.828      ;
; -8.515 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg7  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.348      ; 9.828      ;
; -8.515 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg6  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.348      ; 9.828      ;
; -8.515 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg5  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.348      ; 9.828      ;
; -8.515 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg4  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.348      ; 9.828      ;
; -8.515 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg3  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.348      ; 9.828      ;
; -8.515 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg2  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.348      ; 9.828      ;
; -8.515 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg1  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.348      ; 9.828      ;
; -8.515 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg0  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.348      ; 9.828      ;
; -8.487 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg11 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.328      ; 9.780      ;
; -8.487 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg10 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.328      ; 9.780      ;
; -8.487 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg9  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.328      ; 9.780      ;
; -8.487 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg8  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.328      ; 9.780      ;
; -8.487 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg7  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.328      ; 9.780      ;
; -8.487 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg6  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.328      ; 9.780      ;
; -8.487 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg5  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.328      ; 9.780      ;
; -8.487 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg4  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.328      ; 9.780      ;
; -8.487 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg3  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.328      ; 9.780      ;
; -8.487 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg2  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.328      ; 9.780      ;
; -8.487 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg1  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.328      ; 9.780      ;
; -8.487 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg0  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.328      ; 9.780      ;
; -8.486 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~porta_address_reg11 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.283      ; 9.734      ;
; -8.486 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~porta_address_reg10 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.283      ; 9.734      ;
; -8.486 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~porta_address_reg9  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.283      ; 9.734      ;
; -8.486 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~porta_address_reg8  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.283      ; 9.734      ;
; -8.486 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~porta_address_reg7  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.283      ; 9.734      ;
; -8.486 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~porta_address_reg6  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.283      ; 9.734      ;
; -8.486 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~porta_address_reg5  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.283      ; 9.734      ;
; -8.486 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~porta_address_reg4  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.283      ; 9.734      ;
; -8.486 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~porta_address_reg3  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.283      ; 9.734      ;
; -8.486 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~porta_address_reg2  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.283      ; 9.734      ;
; -8.486 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~porta_address_reg1  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.283      ; 9.734      ;
; -8.486 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~porta_address_reg0  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.283      ; 9.734      ;
; -8.448 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg11 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.275      ; 9.688      ;
; -8.448 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg10 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.275      ; 9.688      ;
; -8.448 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg9  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.275      ; 9.688      ;
; -8.448 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg8  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.275      ; 9.688      ;
; -8.448 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg7  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.275      ; 9.688      ;
; -8.448 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg6  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.275      ; 9.688      ;
; -8.448 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg5  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.275      ; 9.688      ;
; -8.448 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg4  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.275      ; 9.688      ;
; -8.448 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg3  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.275      ; 9.688      ;
; -8.448 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg2  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.275      ; 9.688      ;
; -8.448 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg1  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.275      ; 9.688      ;
; -8.448 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg0  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.275      ; 9.688      ;
; -8.437 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg11 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.345      ; 9.747      ;
; -8.437 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg10 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.345      ; 9.747      ;
; -8.437 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg9  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.345      ; 9.747      ;
; -8.437 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg8  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.345      ; 9.747      ;
; -8.437 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg7  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.345      ; 9.747      ;
; -8.437 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg6  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.345      ; 9.747      ;
; -8.437 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg5  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.345      ; 9.747      ;
; -8.437 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg4  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.345      ; 9.747      ;
; -8.437 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg3  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.345      ; 9.747      ;
; -8.437 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg2  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.345      ; 9.747      ;
; -8.437 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg1  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.345      ; 9.747      ;
; -8.437 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg0  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.345      ; 9.747      ;
; -8.415 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a56~porta_address_reg11 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.262      ; 9.642      ;
; -8.415 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a56~porta_address_reg10 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.262      ; 9.642      ;
; -8.415 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a56~porta_address_reg9  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.262      ; 9.642      ;
; -8.415 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a56~porta_address_reg8  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.262      ; 9.642      ;
; -8.415 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a56~porta_address_reg7  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.262      ; 9.642      ;
; -8.415 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a56~porta_address_reg6  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.262      ; 9.642      ;
; -8.415 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a56~porta_address_reg5  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.262      ; 9.642      ;
; -8.415 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a56~porta_address_reg4  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.262      ; 9.642      ;
; -8.415 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a56~porta_address_reg3  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.262      ; 9.642      ;
; -8.415 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a56~porta_address_reg2  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.262      ; 9.642      ;
; -8.415 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a56~porta_address_reg1  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.262      ; 9.642      ;
; -8.415 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a56~porta_address_reg0  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.262      ; 9.642      ;
; -8.409 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg11 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.325      ; 9.699      ;
; -8.409 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg10 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.325      ; 9.699      ;
; -8.409 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg9  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.325      ; 9.699      ;
; -8.409 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg8  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.325      ; 9.699      ;
; -8.409 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg7  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.325      ; 9.699      ;
; -8.409 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg6  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.325      ; 9.699      ;
; -8.409 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg5  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.325      ; 9.699      ;
; -8.409 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg4  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.325      ; 9.699      ;
; -8.409 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg3  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.325      ; 9.699      ;
; -8.409 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg2  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.325      ; 9.699      ;
; -8.409 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg1  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.325      ; 9.699      ;
; -8.409 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg0  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.325      ; 9.699      ;
; -8.408 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~porta_address_reg11 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.280      ; 9.653      ;
; -8.408 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~porta_address_reg10 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.280      ; 9.653      ;
; -8.408 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~porta_address_reg9  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.280      ; 9.653      ;
; -8.408 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~porta_address_reg8  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.280      ; 9.653      ;
; -8.408 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~porta_address_reg7  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.280      ; 9.653      ;
; -8.408 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~porta_address_reg6  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.280      ; 9.653      ;
; -8.408 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~porta_address_reg5  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.280      ; 9.653      ;
; -8.408 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~porta_address_reg4  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.280      ; 9.653      ;
; -8.408 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~porta_address_reg3  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.280      ; 9.653      ;
; -8.408 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~porta_address_reg2  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.280      ; 9.653      ;
; -8.408 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~porta_address_reg1  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.280      ; 9.653      ;
; -8.408 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~porta_address_reg0  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.280      ; 9.653      ;
; -8.370 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg11 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.272      ; 9.607      ;
; -8.370 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg10 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.272      ; 9.607      ;
; -8.370 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg9  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.272      ; 9.607      ;
; -8.370 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg8  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.272      ; 9.607      ;
+--------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CAM_PCLK'                                                                                                                                                                                                                                       ;
+--------+-----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.320 ; OV7670Read:OV7670|State.101 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_address_reg11 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.171      ; 5.456      ;
; -3.320 ; OV7670Read:OV7670|State.101 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_address_reg10 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.171      ; 5.456      ;
; -3.320 ; OV7670Read:OV7670|State.101 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_address_reg9  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.171      ; 5.456      ;
; -3.320 ; OV7670Read:OV7670|State.101 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_address_reg8  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.171      ; 5.456      ;
; -3.320 ; OV7670Read:OV7670|State.101 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_address_reg7  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.171      ; 5.456      ;
; -3.320 ; OV7670Read:OV7670|State.101 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_address_reg6  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.171      ; 5.456      ;
; -3.320 ; OV7670Read:OV7670|State.101 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_address_reg5  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.171      ; 5.456      ;
; -3.320 ; OV7670Read:OV7670|State.101 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_address_reg4  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.171      ; 5.456      ;
; -3.320 ; OV7670Read:OV7670|State.101 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_address_reg3  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.171      ; 5.456      ;
; -3.320 ; OV7670Read:OV7670|State.101 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_address_reg2  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.171      ; 5.456      ;
; -3.320 ; OV7670Read:OV7670|State.101 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_address_reg1  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.171      ; 5.456      ;
; -3.320 ; OV7670Read:OV7670|State.101 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_address_reg0  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.171      ; 5.456      ;
; -3.320 ; OV7670Read:OV7670|State.101 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.155      ; 5.440      ;
; -3.320 ; OV7670Read:OV7670|State.101 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_we_reg        ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.171      ; 5.456      ;
; -3.318 ; OV7670Read:OV7670|Count[15] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a39~portb_address_reg11 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.182      ; 5.465      ;
; -3.318 ; OV7670Read:OV7670|Count[15] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a39~portb_address_reg10 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.182      ; 5.465      ;
; -3.318 ; OV7670Read:OV7670|Count[15] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a39~portb_address_reg9  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.182      ; 5.465      ;
; -3.318 ; OV7670Read:OV7670|Count[15] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a39~portb_address_reg8  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.182      ; 5.465      ;
; -3.318 ; OV7670Read:OV7670|Count[15] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a39~portb_address_reg7  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.182      ; 5.465      ;
; -3.318 ; OV7670Read:OV7670|Count[15] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a39~portb_address_reg6  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.182      ; 5.465      ;
; -3.318 ; OV7670Read:OV7670|Count[15] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a39~portb_address_reg5  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.182      ; 5.465      ;
; -3.318 ; OV7670Read:OV7670|Count[15] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a39~portb_address_reg4  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.182      ; 5.465      ;
; -3.318 ; OV7670Read:OV7670|Count[15] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a39~portb_address_reg3  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.182      ; 5.465      ;
; -3.318 ; OV7670Read:OV7670|Count[15] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a39~portb_address_reg2  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.182      ; 5.465      ;
; -3.318 ; OV7670Read:OV7670|Count[15] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a39~portb_address_reg1  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.182      ; 5.465      ;
; -3.318 ; OV7670Read:OV7670|Count[15] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a39~portb_address_reg0  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.182      ; 5.465      ;
; -3.318 ; OV7670Read:OV7670|Count[15] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a39~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.166      ; 5.449      ;
; -3.318 ; OV7670Read:OV7670|Count[15] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a39~portb_we_reg        ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.182      ; 5.465      ;
; -3.298 ; OV7670Read:OV7670|State.011 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a58~portb_address_reg11 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.184      ; 5.447      ;
; -3.298 ; OV7670Read:OV7670|State.011 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a58~portb_address_reg10 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.184      ; 5.447      ;
; -3.298 ; OV7670Read:OV7670|State.011 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a58~portb_address_reg9  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.184      ; 5.447      ;
; -3.298 ; OV7670Read:OV7670|State.011 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a58~portb_address_reg8  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.184      ; 5.447      ;
; -3.298 ; OV7670Read:OV7670|State.011 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a58~portb_address_reg7  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.184      ; 5.447      ;
; -3.298 ; OV7670Read:OV7670|State.011 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a58~portb_address_reg6  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.184      ; 5.447      ;
; -3.298 ; OV7670Read:OV7670|State.011 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a58~portb_address_reg5  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.184      ; 5.447      ;
; -3.298 ; OV7670Read:OV7670|State.011 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a58~portb_address_reg4  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.184      ; 5.447      ;
; -3.298 ; OV7670Read:OV7670|State.011 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a58~portb_address_reg3  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.184      ; 5.447      ;
; -3.298 ; OV7670Read:OV7670|State.011 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a58~portb_address_reg2  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.184      ; 5.447      ;
; -3.298 ; OV7670Read:OV7670|State.011 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a58~portb_address_reg1  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.184      ; 5.447      ;
; -3.298 ; OV7670Read:OV7670|State.011 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a58~portb_address_reg0  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.184      ; 5.447      ;
; -3.298 ; OV7670Read:OV7670|State.011 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a58~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.168      ; 5.431      ;
; -3.298 ; OV7670Read:OV7670|State.011 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a58~portb_we_reg        ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.184      ; 5.447      ;
; -3.298 ; OV7670Read:OV7670|State.011 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~portb_address_reg11 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.270      ; 5.533      ;
; -3.298 ; OV7670Read:OV7670|State.011 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~portb_address_reg10 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.270      ; 5.533      ;
; -3.298 ; OV7670Read:OV7670|State.011 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~portb_address_reg9  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.270      ; 5.533      ;
; -3.298 ; OV7670Read:OV7670|State.011 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~portb_address_reg8  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.270      ; 5.533      ;
; -3.298 ; OV7670Read:OV7670|State.011 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~portb_address_reg7  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.270      ; 5.533      ;
; -3.298 ; OV7670Read:OV7670|State.011 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~portb_address_reg6  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.270      ; 5.533      ;
; -3.298 ; OV7670Read:OV7670|State.011 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~portb_address_reg5  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.270      ; 5.533      ;
; -3.298 ; OV7670Read:OV7670|State.011 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~portb_address_reg4  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.270      ; 5.533      ;
; -3.298 ; OV7670Read:OV7670|State.011 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~portb_address_reg3  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.270      ; 5.533      ;
; -3.298 ; OV7670Read:OV7670|State.011 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~portb_address_reg2  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.270      ; 5.533      ;
; -3.298 ; OV7670Read:OV7670|State.011 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~portb_address_reg1  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.270      ; 5.533      ;
; -3.298 ; OV7670Read:OV7670|State.011 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~portb_address_reg0  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.270      ; 5.533      ;
; -3.298 ; OV7670Read:OV7670|State.011 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.254      ; 5.517      ;
; -3.298 ; OV7670Read:OV7670|State.011 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~portb_we_reg        ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.270      ; 5.533      ;
; -3.275 ; OV7670Read:OV7670|State.011 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a55~portb_address_reg11 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.162      ; 5.402      ;
; -3.275 ; OV7670Read:OV7670|State.011 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a55~portb_address_reg10 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.162      ; 5.402      ;
; -3.275 ; OV7670Read:OV7670|State.011 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a55~portb_address_reg9  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.162      ; 5.402      ;
; -3.275 ; OV7670Read:OV7670|State.011 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a55~portb_address_reg8  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.162      ; 5.402      ;
; -3.275 ; OV7670Read:OV7670|State.011 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a55~portb_address_reg7  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.162      ; 5.402      ;
; -3.275 ; OV7670Read:OV7670|State.011 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a55~portb_address_reg6  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.162      ; 5.402      ;
; -3.275 ; OV7670Read:OV7670|State.011 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a55~portb_address_reg5  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.162      ; 5.402      ;
; -3.275 ; OV7670Read:OV7670|State.011 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a55~portb_address_reg4  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.162      ; 5.402      ;
; -3.275 ; OV7670Read:OV7670|State.011 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a55~portb_address_reg3  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.162      ; 5.402      ;
; -3.275 ; OV7670Read:OV7670|State.011 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a55~portb_address_reg2  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.162      ; 5.402      ;
; -3.275 ; OV7670Read:OV7670|State.011 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a55~portb_address_reg1  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.162      ; 5.402      ;
; -3.275 ; OV7670Read:OV7670|State.011 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a55~portb_address_reg0  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.162      ; 5.402      ;
; -3.275 ; OV7670Read:OV7670|State.011 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a55~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.146      ; 5.386      ;
; -3.275 ; OV7670Read:OV7670|State.011 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a55~portb_we_reg        ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.162      ; 5.402      ;
; -3.269 ; OV7670Read:OV7670|State.011 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a54~portb_address_reg11 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.351      ; 5.585      ;
; -3.269 ; OV7670Read:OV7670|State.011 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a54~portb_address_reg10 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.351      ; 5.585      ;
; -3.269 ; OV7670Read:OV7670|State.011 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a54~portb_address_reg9  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.351      ; 5.585      ;
; -3.269 ; OV7670Read:OV7670|State.011 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a54~portb_address_reg8  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.351      ; 5.585      ;
; -3.269 ; OV7670Read:OV7670|State.011 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a54~portb_address_reg7  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.351      ; 5.585      ;
; -3.269 ; OV7670Read:OV7670|State.011 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a54~portb_address_reg6  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.351      ; 5.585      ;
; -3.269 ; OV7670Read:OV7670|State.011 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a54~portb_address_reg5  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.351      ; 5.585      ;
; -3.269 ; OV7670Read:OV7670|State.011 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a54~portb_address_reg4  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.351      ; 5.585      ;
; -3.269 ; OV7670Read:OV7670|State.011 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a54~portb_address_reg3  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.351      ; 5.585      ;
; -3.269 ; OV7670Read:OV7670|State.011 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a54~portb_address_reg2  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.351      ; 5.585      ;
; -3.269 ; OV7670Read:OV7670|State.011 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a54~portb_address_reg1  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.351      ; 5.585      ;
; -3.269 ; OV7670Read:OV7670|State.011 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a54~portb_address_reg0  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.351      ; 5.585      ;
; -3.269 ; OV7670Read:OV7670|State.011 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a54~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.335      ; 5.569      ;
; -3.269 ; OV7670Read:OV7670|State.011 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a54~portb_we_reg        ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.351      ; 5.585      ;
; -3.265 ; OV7670Read:OV7670|Count[13] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a47~portb_address_reg11 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.175      ; 5.405      ;
; -3.265 ; OV7670Read:OV7670|Count[13] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a47~portb_address_reg10 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.175      ; 5.405      ;
; -3.265 ; OV7670Read:OV7670|Count[13] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a47~portb_address_reg9  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.175      ; 5.405      ;
; -3.265 ; OV7670Read:OV7670|Count[13] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a47~portb_address_reg8  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.175      ; 5.405      ;
; -3.265 ; OV7670Read:OV7670|Count[13] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a47~portb_address_reg7  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.175      ; 5.405      ;
; -3.265 ; OV7670Read:OV7670|Count[13] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a47~portb_address_reg6  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.175      ; 5.405      ;
; -3.265 ; OV7670Read:OV7670|Count[13] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a47~portb_address_reg5  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.175      ; 5.405      ;
; -3.265 ; OV7670Read:OV7670|Count[13] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a47~portb_address_reg4  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.175      ; 5.405      ;
; -3.265 ; OV7670Read:OV7670|Count[13] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a47~portb_address_reg3  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.175      ; 5.405      ;
; -3.265 ; OV7670Read:OV7670|Count[13] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a47~portb_address_reg2  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.175      ; 5.405      ;
; -3.265 ; OV7670Read:OV7670|Count[13] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a47~portb_address_reg1  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.175      ; 5.405      ;
; -3.265 ; OV7670Read:OV7670|Count[13] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a47~portb_address_reg0  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.175      ; 5.405      ;
; -3.265 ; OV7670Read:OV7670|Count[13] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a47~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.159      ; 5.389      ;
; -3.265 ; OV7670Read:OV7670|Count[13] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a47~portb_we_reg        ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.175      ; 5.405      ;
; -3.262 ; OV7670Read:OV7670|Count[15] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a36~portb_address_reg11 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.261      ; 5.488      ;
; -3.262 ; OV7670Read:OV7670|Count[15] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a36~portb_address_reg10 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; 1.261      ; 5.488      ;
+--------+-----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'OV7670Read:OV7670|clockDIV:CamClock|state.01'                                                                                                                            ;
+--------+----------------------+----------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node              ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+----------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; -2.199 ; vga640x480:vga|vc[0] ; vga640x480:vga|vc[8] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.000      ; 3.235      ;
; -2.139 ; vga640x480:vga|vc[0] ; vga640x480:vga|vc[7] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.000      ; 3.175      ;
; -2.115 ; vga640x480:vga|hc[2] ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 3.157      ;
; -2.115 ; vga640x480:vga|hc[2] ; vga640x480:vga|vc[2] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 3.157      ;
; -2.115 ; vga640x480:vga|hc[2] ; vga640x480:vga|vc[4] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 3.157      ;
; -2.115 ; vga640x480:vga|hc[2] ; vga640x480:vga|vc[6] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 3.157      ;
; -2.115 ; vga640x480:vga|hc[2] ; vga640x480:vga|vc[7] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 3.157      ;
; -2.115 ; vga640x480:vga|hc[2] ; vga640x480:vga|vc[8] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 3.157      ;
; -2.115 ; vga640x480:vga|hc[2] ; vga640x480:vga|vc[9] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 3.157      ;
; -2.066 ; vga640x480:vga|hc[1] ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 3.108      ;
; -2.066 ; vga640x480:vga|hc[1] ; vga640x480:vga|vc[2] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 3.108      ;
; -2.066 ; vga640x480:vga|hc[1] ; vga640x480:vga|vc[4] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 3.108      ;
; -2.066 ; vga640x480:vga|hc[1] ; vga640x480:vga|vc[6] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 3.108      ;
; -2.066 ; vga640x480:vga|hc[1] ; vga640x480:vga|vc[7] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 3.108      ;
; -2.066 ; vga640x480:vga|hc[1] ; vga640x480:vga|vc[8] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 3.108      ;
; -2.066 ; vga640x480:vga|hc[1] ; vga640x480:vga|vc[9] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 3.108      ;
; -2.053 ; vga640x480:vga|vc[0] ; vga640x480:vga|vc[6] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.000      ; 3.089      ;
; -2.009 ; vga640x480:vga|vc[0] ; vga640x480:vga|vc[9] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.000      ; 3.045      ;
; -1.935 ; vga640x480:vga|hc[4] ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 2.977      ;
; -1.935 ; vga640x480:vga|hc[4] ; vga640x480:vga|vc[2] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 2.977      ;
; -1.935 ; vga640x480:vga|hc[4] ; vga640x480:vga|vc[4] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 2.977      ;
; -1.935 ; vga640x480:vga|hc[4] ; vga640x480:vga|vc[6] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 2.977      ;
; -1.935 ; vga640x480:vga|hc[4] ; vga640x480:vga|vc[7] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 2.977      ;
; -1.935 ; vga640x480:vga|hc[4] ; vga640x480:vga|vc[8] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 2.977      ;
; -1.935 ; vga640x480:vga|hc[4] ; vga640x480:vga|vc[9] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 2.977      ;
; -1.891 ; vga640x480:vga|vc[1] ; vga640x480:vga|vc[8] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.003      ; 2.930      ;
; -1.889 ; vga640x480:vga|hc[2] ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.003      ; 2.928      ;
; -1.889 ; vga640x480:vga|hc[2] ; vga640x480:vga|vc[5] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.003      ; 2.928      ;
; -1.889 ; vga640x480:vga|hc[2] ; vga640x480:vga|vc[3] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.003      ; 2.928      ;
; -1.875 ; vga640x480:vga|vc[2] ; vga640x480:vga|vc[8] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.000      ; 2.911      ;
; -1.875 ; vga640x480:vga|hc[7] ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 2.917      ;
; -1.875 ; vga640x480:vga|hc[7] ; vga640x480:vga|vc[2] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 2.917      ;
; -1.875 ; vga640x480:vga|hc[7] ; vga640x480:vga|vc[4] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 2.917      ;
; -1.875 ; vga640x480:vga|hc[7] ; vga640x480:vga|vc[6] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 2.917      ;
; -1.875 ; vga640x480:vga|hc[7] ; vga640x480:vga|vc[7] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 2.917      ;
; -1.875 ; vga640x480:vga|hc[7] ; vga640x480:vga|vc[8] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 2.917      ;
; -1.875 ; vga640x480:vga|hc[7] ; vga640x480:vga|vc[9] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 2.917      ;
; -1.863 ; vga640x480:vga|vc[5] ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.003      ; 2.902      ;
; -1.863 ; vga640x480:vga|vc[5] ; vga640x480:vga|vc[2] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.003      ; 2.902      ;
; -1.863 ; vga640x480:vga|vc[5] ; vga640x480:vga|vc[4] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.003      ; 2.902      ;
; -1.863 ; vga640x480:vga|vc[5] ; vga640x480:vga|vc[6] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.003      ; 2.902      ;
; -1.863 ; vga640x480:vga|vc[5] ; vga640x480:vga|vc[7] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.003      ; 2.902      ;
; -1.863 ; vga640x480:vga|vc[5] ; vga640x480:vga|vc[8] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.003      ; 2.902      ;
; -1.863 ; vga640x480:vga|vc[5] ; vga640x480:vga|vc[9] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.003      ; 2.902      ;
; -1.858 ; vga640x480:vga|vc[5] ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.000      ; 2.894      ;
; -1.858 ; vga640x480:vga|vc[5] ; vga640x480:vga|vc[5] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.000      ; 2.894      ;
; -1.858 ; vga640x480:vga|vc[5] ; vga640x480:vga|vc[3] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.000      ; 2.894      ;
; -1.840 ; vga640x480:vga|hc[1] ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.003      ; 2.879      ;
; -1.840 ; vga640x480:vga|hc[1] ; vga640x480:vga|vc[5] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.003      ; 2.879      ;
; -1.840 ; vga640x480:vga|hc[1] ; vga640x480:vga|vc[3] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.003      ; 2.879      ;
; -1.831 ; vga640x480:vga|vc[1] ; vga640x480:vga|vc[7] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.003      ; 2.870      ;
; -1.815 ; vga640x480:vga|vc[2] ; vga640x480:vga|vc[7] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.000      ; 2.851      ;
; -1.791 ; vga640x480:vga|hc[0] ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 2.833      ;
; -1.791 ; vga640x480:vga|hc[0] ; vga640x480:vga|vc[2] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 2.833      ;
; -1.791 ; vga640x480:vga|hc[0] ; vga640x480:vga|vc[4] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 2.833      ;
; -1.791 ; vga640x480:vga|hc[0] ; vga640x480:vga|vc[6] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 2.833      ;
; -1.791 ; vga640x480:vga|hc[0] ; vga640x480:vga|vc[7] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 2.833      ;
; -1.791 ; vga640x480:vga|hc[0] ; vga640x480:vga|vc[8] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 2.833      ;
; -1.791 ; vga640x480:vga|hc[0] ; vga640x480:vga|vc[9] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 2.833      ;
; -1.774 ; vga640x480:vga|vc[4] ; vga640x480:vga|vc[8] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.000      ; 2.810      ;
; -1.773 ; vga640x480:vga|vc[0] ; vga640x480:vga|vc[2] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.000      ; 2.809      ;
; -1.745 ; vga640x480:vga|vc[1] ; vga640x480:vga|vc[6] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.003      ; 2.784      ;
; -1.729 ; vga640x480:vga|vc[2] ; vga640x480:vga|vc[6] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.000      ; 2.765      ;
; -1.714 ; vga640x480:vga|vc[4] ; vga640x480:vga|vc[7] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.000      ; 2.750      ;
; -1.709 ; vga640x480:vga|hc[4] ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.003      ; 2.748      ;
; -1.709 ; vga640x480:vga|hc[4] ; vga640x480:vga|vc[5] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.003      ; 2.748      ;
; -1.709 ; vga640x480:vga|hc[4] ; vga640x480:vga|vc[3] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.003      ; 2.748      ;
; -1.702 ; vga640x480:vga|vc[8] ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.000      ; 2.738      ;
; -1.702 ; vga640x480:vga|vc[8] ; vga640x480:vga|vc[2] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.000      ; 2.738      ;
; -1.702 ; vga640x480:vga|vc[8] ; vga640x480:vga|vc[4] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.000      ; 2.738      ;
; -1.702 ; vga640x480:vga|vc[8] ; vga640x480:vga|vc[6] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.000      ; 2.738      ;
; -1.702 ; vga640x480:vga|vc[8] ; vga640x480:vga|vc[7] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.000      ; 2.738      ;
; -1.702 ; vga640x480:vga|vc[8] ; vga640x480:vga|vc[8] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.000      ; 2.738      ;
; -1.702 ; vga640x480:vga|vc[8] ; vga640x480:vga|vc[9] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.000      ; 2.738      ;
; -1.701 ; vga640x480:vga|vc[1] ; vga640x480:vga|vc[9] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.003      ; 2.740      ;
; -1.697 ; vga640x480:vga|vc[8] ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; -0.003     ; 2.730      ;
; -1.697 ; vga640x480:vga|vc[8] ; vga640x480:vga|vc[5] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; -0.003     ; 2.730      ;
; -1.697 ; vga640x480:vga|vc[8] ; vga640x480:vga|vc[3] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; -0.003     ; 2.730      ;
; -1.685 ; vga640x480:vga|vc[2] ; vga640x480:vga|vc[9] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.000      ; 2.721      ;
; -1.683 ; vga640x480:vga|vc[0] ; vga640x480:vga|vc[4] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.000      ; 2.719      ;
; -1.683 ; vga640x480:vga|vc[6] ; vga640x480:vga|vc[8] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.000      ; 2.719      ;
; -1.671 ; vga640x480:vga|hc[5] ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 2.713      ;
; -1.671 ; vga640x480:vga|hc[5] ; vga640x480:vga|vc[2] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 2.713      ;
; -1.671 ; vga640x480:vga|hc[5] ; vga640x480:vga|vc[4] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 2.713      ;
; -1.671 ; vga640x480:vga|hc[5] ; vga640x480:vga|vc[6] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 2.713      ;
; -1.671 ; vga640x480:vga|hc[5] ; vga640x480:vga|vc[7] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 2.713      ;
; -1.671 ; vga640x480:vga|hc[5] ; vga640x480:vga|vc[8] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 2.713      ;
; -1.671 ; vga640x480:vga|hc[5] ; vga640x480:vga|vc[9] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 2.713      ;
; -1.669 ; vga640x480:vga|hc[3] ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 2.711      ;
; -1.669 ; vga640x480:vga|hc[3] ; vga640x480:vga|vc[2] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 2.711      ;
; -1.669 ; vga640x480:vga|hc[3] ; vga640x480:vga|vc[4] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 2.711      ;
; -1.669 ; vga640x480:vga|hc[3] ; vga640x480:vga|vc[6] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 2.711      ;
; -1.669 ; vga640x480:vga|hc[3] ; vga640x480:vga|vc[7] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 2.711      ;
; -1.669 ; vga640x480:vga|hc[3] ; vga640x480:vga|vc[8] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 2.711      ;
; -1.669 ; vga640x480:vga|hc[3] ; vga640x480:vga|vc[9] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 2.711      ;
; -1.667 ; vga640x480:vga|vc[7] ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.000      ; 2.703      ;
; -1.667 ; vga640x480:vga|vc[7] ; vga640x480:vga|vc[2] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.000      ; 2.703      ;
; -1.667 ; vga640x480:vga|vc[7] ; vga640x480:vga|vc[4] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.000      ; 2.703      ;
; -1.667 ; vga640x480:vga|vc[7] ; vga640x480:vga|vc[6] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.000      ; 2.703      ;
; -1.667 ; vga640x480:vga|vc[7] ; vga640x480:vga|vc[7] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.000      ; 2.703      ;
+--------+----------------------+----------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Clock'                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                                                                                                                              ; Launch Clock                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+
; -2.724 ; OV7670Read:OV7670|clockDIV:CamClock|state.01   ; OV7670Read:OV7670|clockDIV:CamClock|state.01                                                                                                         ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 2.865      ; 0.657      ;
; -2.276 ; OV7670Read:OV7670|clockDIV:CamClock|state.01   ; OV7670Read:OV7670|clockDIV:CamClock|state.10                                                                                                         ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 2.865      ; 1.105      ;
; -2.224 ; OV7670Read:OV7670|clockDIV:CamClock|state.01   ; OV7670Read:OV7670|clockDIV:CamClock|state.01                                                                                                         ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; -0.500       ; 2.865      ; 0.657      ;
; -1.776 ; OV7670Read:OV7670|clockDIV:CamClock|state.01   ; OV7670Read:OV7670|clockDIV:CamClock|state.10                                                                                                         ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; -0.500       ; 2.865      ; 1.105      ;
; 0.391  ; OV7670Read:OV7670|clockDIV:CamClock|counter[0] ; OV7670Read:OV7670|clockDIV:CamClock|counter[0]                                                                                                       ; Clock                                        ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OV7670Read:OV7670|clockDIV:CamClock|state.10   ; OV7670Read:OV7670|clockDIV:CamClock|state.10                                                                                                         ; Clock                                        ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; OV7670Read:OV7670|CurrentReadBuffer            ; OV7670Read:OV7670|CurrentReadBuffer                                                                                                                  ; Clock                                        ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.517  ; OV7670Read:OV7670|clockDIV:CamClock|state.00   ; OV7670Read:OV7670|clockDIV:CamClock|counter[0]                                                                                                       ; Clock                                        ; Clock       ; 0.000        ; 0.000      ; 0.783      ;
; 0.525  ; OV7670Read:OV7670|clockDIV:CamClock|counter[0] ; OV7670Read:OV7670|clockDIV:CamClock|state.10                                                                                                         ; Clock                                        ; Clock       ; 0.000        ; 0.000      ; 0.791      ;
; 0.526  ; OV7670Read:OV7670|clockDIV:CamClock|counter[0] ; OV7670Read:OV7670|clockDIV:CamClock|state.01                                                                                                         ; Clock                                        ; Clock       ; 0.000        ; 0.000      ; 0.792      ;
; 0.759  ; OV7670Read:OV7670|clockDIV:CamClock|state.10   ; OV7670Read:OV7670|clockDIV:CamClock|state.01                                                                                                         ; Clock                                        ; Clock       ; 0.000        ; 0.000      ; 1.025      ;
; 1.252  ; vga640x480:vga|hc[0]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a73~porta_address_reg0 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.268      ; 1.754      ;
; 1.254  ; vga640x480:vga|hc[2]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a41~porta_address_reg2 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.275      ; 1.763      ;
; 1.261  ; vga640x480:vga|hc[3]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a41~porta_address_reg3 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.275      ; 1.770      ;
; 1.272  ; vga640x480:vga|hc[0]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a13~porta_address_reg0 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.282      ; 1.788      ;
; 1.274  ; vga640x480:vga|hc[0]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a41~porta_address_reg0 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.275      ; 1.783      ;
; 1.276  ; vga640x480:vga|hc[9]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|address_reg_a[6]                 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.205      ; 1.747      ;
; 1.288  ; vga640x480:vga|hc[0]                           ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a30~porta_address_reg0 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.287      ; 1.809      ;
; 1.289  ; vga640x480:vga|hc[0]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a37~porta_address_reg0 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.249      ; 1.772      ;
; 1.293  ; vga640x480:vga|hc[1]                           ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a7~porta_address_reg1  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.259      ; 1.786      ;
; 1.296  ; vga640x480:vga|hc[2]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a13~porta_address_reg2 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.282      ; 1.812      ;
; 1.303  ; vga640x480:vga|hc[2]                           ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a30~porta_address_reg2 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.287      ; 1.824      ;
; 1.312  ; vga640x480:vga|hc[0]                           ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a73~porta_address_reg0 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.238      ; 1.784      ;
; 1.319  ; vga640x480:vga|hc[2]                           ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a73~porta_address_reg2 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.238      ; 1.791      ;
; 1.329  ; vga640x480:vga|hc[0]                           ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a33~porta_address_reg0 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.226      ; 1.789      ;
; 1.345  ; vga640x480:vga|hc[3]                           ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a33~porta_address_reg3 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.226      ; 1.805      ;
; 1.439  ; vga640x480:vga|hc[2]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a6~porta_address_reg2  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.273      ; 1.946      ;
; 1.477  ; OV7670Read:OV7670|CurrentBuffer                ; OV7670Read:OV7670|CurrentReadBuffer                                                                                                                  ; CAM_PCLK                                     ; Clock       ; 0.000        ; -0.926     ; 0.817      ;
; 1.497  ; vga640x480:vga|hc[8]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|address_reg_a[6]                 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.205      ; 1.968      ;
; 1.548  ; vga640x480:vga|hc[3]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a60~porta_address_reg3 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.291      ; 2.073      ;
; 1.551  ; vga640x480:vga|hc[3]                           ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a13~porta_address_reg3 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.294      ; 2.079      ;
; 1.553  ; vga640x480:vga|hc[9]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|address_reg_a[2]                 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.205      ; 2.024      ;
; 1.553  ; vga640x480:vga|hc[9]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|address_reg_a[3]                 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.205      ; 2.024      ;
; 1.554  ; vga640x480:vga|hc[9]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|address_reg_a[0]                 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.205      ; 2.025      ;
; 1.554  ; vga640x480:vga|hc[9]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|address_reg_a[1]                 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.205      ; 2.025      ;
; 1.560  ; vga640x480:vga|hc[3]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a26~porta_address_reg3 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.296      ; 2.090      ;
; 1.562  ; vga640x480:vga|hc[0]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a60~porta_address_reg0 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.291      ; 2.087      ;
; 1.566  ; vga640x480:vga|hc[2]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a44~porta_address_reg2 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.298      ; 2.098      ;
; 1.585  ; vga640x480:vga|hc[2]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a26~porta_address_reg2 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.296      ; 2.115      ;
; 1.586  ; vga640x480:vga|hc[0]                           ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a7~porta_address_reg0  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.259      ; 2.079      ;
; 1.594  ; vga640x480:vga|hc[3]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a65~porta_address_reg3 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.241      ; 2.069      ;
; 1.596  ; vga640x480:vga|hc[2]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a65~porta_address_reg2 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.241      ; 2.071      ;
; 1.598  ; vga640x480:vga|hc[0]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a65~porta_address_reg0 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.241      ; 2.073      ;
; 1.602  ; vga640x480:vga|hc[2]                           ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a41~porta_address_reg2 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.279      ; 2.115      ;
; 1.605  ; vga640x480:vga|hc[2]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a73~porta_address_reg2 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.268      ; 2.107      ;
; 1.610  ; vga640x480:vga|hc[0]                           ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a13~porta_address_reg0 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.294      ; 2.138      ;
; 1.612  ; vga640x480:vga|hc[2]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a59~porta_address_reg2 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.269      ; 2.115      ;
; 1.615  ; vga640x480:vga|hc[3]                           ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~porta_address_reg3  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.255      ; 2.104      ;
; 1.622  ; vga640x480:vga|hc[2]                           ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a7~porta_address_reg2  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.259      ; 2.115      ;
; 1.625  ; vga640x480:vga|hc[1]                           ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a73~porta_address_reg1 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.238      ; 2.097      ;
; 1.628  ; vga640x480:vga|hc[3]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a73~porta_address_reg3 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.268      ; 2.130      ;
; 1.630  ; vga640x480:vga|hc[3]                           ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a7~porta_address_reg3  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.259      ; 2.123      ;
; 1.632  ; vga640x480:vga|hc[3]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a37~porta_address_reg3 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.249      ; 2.115      ;
; 1.646  ; vga640x480:vga|hc[2]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a37~porta_address_reg2 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.249      ; 2.129      ;
; 1.651  ; vga640x480:vga|hc[5]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|address_reg_a[6]                 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.205      ; 2.122      ;
; 1.658  ; vga640x480:vga|hc[3]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a59~porta_address_reg3 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.269      ; 2.161      ;
; 1.682  ; vga640x480:vga|hc[1]                           ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a33~porta_address_reg1 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.226      ; 2.142      ;
; 1.719  ; vga640x480:vga|vc[9]                           ; OV7670Read:OV7670|CurrentReadBuffer                                                                                                                  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.230      ; 2.215      ;
; 1.751  ; vga640x480:vga|hc[2]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a55~porta_address_reg2 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.263      ; 2.248      ;
; 1.764  ; vga640x480:vga|hc[9]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|address_reg_a[5]                 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.205      ; 2.235      ;
; 1.766  ; vga640x480:vga|hc[9]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|address_reg_a[4]                 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.205      ; 2.237      ;
; 1.774  ; vga640x480:vga|hc[8]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|address_reg_a[2]                 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.205      ; 2.245      ;
; 1.774  ; vga640x480:vga|hc[8]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|address_reg_a[3]                 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.205      ; 2.245      ;
; 1.775  ; vga640x480:vga|hc[8]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|address_reg_a[0]                 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.205      ; 2.246      ;
; 1.775  ; vga640x480:vga|hc[8]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|address_reg_a[1]                 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.205      ; 2.246      ;
; 1.781  ; vga640x480:vga|hc[2]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a63~porta_address_reg2 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.252      ; 2.267      ;
; 1.784  ; vga640x480:vga|hc[2]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a47~porta_address_reg2 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.281      ; 2.299      ;
; 1.788  ; vga640x480:vga|hc[0]                           ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a67~porta_address_reg0 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.260      ; 2.282      ;
; 1.793  ; vga640x480:vga|hc[1]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~porta_address_reg1 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.280      ; 2.307      ;
; 1.796  ; vga640x480:vga|hc[3]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a29~porta_address_reg3 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.296      ; 2.326      ;
; 1.796  ; vga640x480:vga|hc[2]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a58~porta_address_reg2 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.239      ; 2.269      ;
; 1.796  ; vga640x480:vga|hc[6]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|address_reg_a[6]                 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.205      ; 2.267      ;
; 1.798  ; vga640x480:vga|hc[2]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a33~porta_address_reg2 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.289      ; 2.321      ;
; 1.806  ; vga640x480:vga|hc[2]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a66~porta_address_reg2 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.247      ; 2.287      ;
; 1.822  ; vga640x480:vga|hc[2]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a29~porta_address_reg2 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.296      ; 2.352      ;
; 1.831  ; vga640x480:vga|hc[3]                           ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a30~porta_address_reg3 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.287      ; 2.352      ;
; 1.833  ; vga640x480:vga|hc[2]                           ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a19~porta_address_reg2 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.300      ; 2.367      ;
; 1.843  ; vga640x480:vga|hc[3]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a13~porta_address_reg3 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.282      ; 2.359      ;
; 1.868  ; vga640x480:vga|hc[0]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a26~porta_address_reg0 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.296      ; 2.398      ;
; 1.882  ; vga640x480:vga|hc[2]                           ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a49~porta_address_reg2 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.289      ; 2.405      ;
; 1.893  ; vga640x480:vga|hc[2]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a27~porta_address_reg2 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.298      ; 2.425      ;
; 1.893  ; vga640x480:vga|hc[2]                           ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a55~porta_address_reg2 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.306      ; 2.433      ;
; 1.896  ; vga640x480:vga|hc[2]                           ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a43~porta_address_reg2 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.312      ; 2.442      ;
; 1.897  ; vga640x480:vga|hc[0]                           ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a4~porta_address_reg0  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.298      ; 2.429      ;
; 1.900  ; vga640x480:vga|hc[3]                           ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a26~porta_address_reg3 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.293      ; 2.427      ;
; 1.900  ; vga640x480:vga|hc[2]                           ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a24~porta_address_reg2 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.300      ; 2.434      ;
; 1.900  ; vga640x480:vga|hc[2]                           ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a4~porta_address_reg2  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.298      ; 2.432      ;
; 1.903  ; vga640x480:vga|hc[0]                           ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a24~porta_address_reg0 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.300      ; 2.437      ;
; 1.906  ; vga640x480:vga|hc[2]                           ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a9~porta_address_reg2  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.296      ; 2.436      ;
; 1.908  ; vga640x480:vga|hc[2]                           ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~porta_address_reg2  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.255      ; 2.397      ;
; 1.911  ; vga640x480:vga|hc[1]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a59~porta_address_reg1 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.269      ; 2.414      ;
; 1.914  ; vga640x480:vga|hc[0]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a27~porta_address_reg0 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.298      ; 2.446      ;
; 1.928  ; vga640x480:vga|hc[3]                           ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a4~porta_address_reg3  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.298      ; 2.460      ;
; 1.928  ; vga640x480:vga|hc[5]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|address_reg_a[2]                 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.205      ; 2.399      ;
; 1.928  ; vga640x480:vga|hc[5]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|address_reg_a[3]                 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.205      ; 2.399      ;
; 1.929  ; vga640x480:vga|hc[3]                           ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a73~porta_address_reg3 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.238      ; 2.401      ;
; 1.929  ; vga640x480:vga|hc[5]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|address_reg_a[0]                 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.205      ; 2.400      ;
; 1.929  ; vga640x480:vga|hc[5]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|address_reg_a[1]                 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.205      ; 2.400      ;
; 1.932  ; vga640x480:vga|hc[1]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a29~porta_address_reg1 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.296      ; 2.462      ;
; 1.939  ; vga640x480:vga|hc[3]                           ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a49~porta_address_reg3 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.289      ; 2.462      ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CAM_PCLK'                                                                                                                                                                                                                                        ;
+--------+-----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.991 ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a49~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 2.011      ; 1.254      ;
; -0.965 ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a18~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.982      ; 1.251      ;
; -0.952 ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a23~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.986      ; 1.268      ;
; -0.925 ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a66~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.971      ; 1.280      ;
; -0.910 ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a34~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.948      ; 1.272      ;
; -0.758 ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 2.061      ; 1.537      ;
; -0.739 ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a3~portb_datain_reg0    ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 2.103      ; 1.598      ;
; -0.731 ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a57~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 2.107      ; 1.610      ;
; -0.716 ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a17~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 2.060      ; 1.578      ;
; -0.650 ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a51~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.968      ; 1.552      ;
; -0.596 ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a64~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.951      ; 1.589      ;
; -0.466 ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a70~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 2.037      ; 1.805      ;
; -0.441 ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a38~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 2.082      ; 1.875      ;
; -0.421 ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a62~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 2.053      ; 1.866      ;
; -0.417 ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a39~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 2.043      ; 1.860      ;
; -0.400 ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a22~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.993      ; 1.827      ;
; -0.342 ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a24~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 2.028      ; 1.920      ;
; -0.328 ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a74~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 2.023      ; 1.929      ;
; -0.274 ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.918      ; 1.878      ;
; -0.261 ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a59~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 2.078      ; 2.051      ;
; -0.249 ; OV7670Read:OV7670|Count[10] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a18~portb_address_reg10 ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.249      ; 1.234      ;
; -0.235 ; OV7670Read:OV7670|Count[9]  ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a18~portb_address_reg9  ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.249      ; 1.248      ;
; -0.183 ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a57~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.890      ; 1.941      ;
; -0.159 ; OV7670Read:OV7670|Count[11] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a41~portb_address_reg11 ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.412      ; 1.487      ;
; -0.101 ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a19~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 2.066      ; 2.199      ;
; -0.097 ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a65~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 2.004      ; 2.141      ;
; -0.019 ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a53~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 2.041      ; 2.256      ;
; -0.002 ; OV7670Read:OV7670|Count[6]  ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a41~portb_address_reg6  ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.315      ; 1.547      ;
; 0.008  ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a53~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 2.040      ; 2.282      ;
; 0.015  ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a28~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 2.017      ; 2.266      ;
; 0.023  ; OV7670Read:OV7670|Count[8]  ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a41~portb_address_reg8  ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.315      ; 1.572      ;
; 0.024  ; OV7670Read:OV7670|Count[0]  ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a31~portb_address_reg0  ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.009      ; 1.267      ;
; 0.030  ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a49~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 2.075      ; 2.339      ;
; 0.045  ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a41~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 2.046      ; 2.325      ;
; 0.058  ; OV7670Read:OV7670|Count[11] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a13~portb_address_reg11 ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.271      ; 1.563      ;
; 0.069  ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~portb_datain_reg0    ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 2.031      ; 2.334      ;
; 0.079  ; OV7670Read:OV7670|Count[11] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a73~portb_address_reg11 ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.234      ; 1.547      ;
; 0.081  ; OV7670Read:OV7670|Count[2]  ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a31~portb_address_reg2  ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.009      ; 1.324      ;
; 0.089  ; OV7670Read:OV7670|Count[11] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a60~portb_address_reg11 ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.260      ; 1.583      ;
; 0.099  ; OV7670Read:OV7670|Count[4]  ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a73~portb_address_reg4  ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.137      ; 1.470      ;
; 0.111  ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a54~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 2.220      ; 2.565      ;
; 0.111  ; OV7670Read:OV7670|Count[11] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a13~portb_address_reg11 ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.237      ; 1.582      ;
; 0.118  ; OV7670Read:OV7670|Count[11] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a37~portb_address_reg11 ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.233      ; 1.585      ;
; 0.130  ; OV7670Read:OV7670|Count[5]  ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a73~portb_address_reg5  ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.137      ; 1.501      ;
; 0.156  ; OV7670Read:OV7670|Count[6]  ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a13~portb_address_reg6  ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.174      ; 1.564      ;
; 0.160  ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a50~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.922      ; 2.316      ;
; 0.170  ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a68~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 2.236      ; 2.640      ;
; 0.174  ; OV7670Read:OV7670|Count[5]  ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a30~portb_address_reg5  ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.169      ; 1.577      ;
; 0.182  ; OV7670Read:OV7670|Count[6]  ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a30~portb_address_reg6  ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.169      ; 1.585      ;
; 0.187  ; OV7670Read:OV7670|Count[5]  ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a37~portb_address_reg5  ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.136      ; 1.557      ;
; 0.187  ; OV7670Read:OV7670|Count[6]  ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a73~portb_address_reg6  ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.137      ; 1.558      ;
; 0.195  ; OV7670Read:OV7670|Count[11] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a7~portb_address_reg11  ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.155      ; 1.584      ;
; 0.203  ; OV7670Read:OV7670|Count[8]  ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a37~portb_address_reg8  ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.136      ; 1.573      ;
; 0.207  ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a34~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.964      ; 2.405      ;
; 0.215  ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a4~portb_datain_reg0    ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.898      ; 2.347      ;
; 0.218  ; OV7670Read:OV7670|Count[8]  ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a30~portb_address_reg8  ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.169      ; 1.621      ;
; 0.219  ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a59~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 2.198      ; 2.651      ;
; 0.220  ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 2.036      ; 2.490      ;
; 0.223  ; OV7670Read:OV7670|Count[8]  ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a60~portb_address_reg8  ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.163      ; 1.620      ;
; 0.230  ; OV7670Read:OV7670|Count[5]  ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a41~portb_address_reg5  ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.315      ; 1.779      ;
; 0.232  ; OV7670Read:OV7670|Count[0]  ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a72~portb_address_reg0  ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.117      ; 1.583      ;
; 0.233  ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a60~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 2.121      ; 2.588      ;
; 0.234  ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a40~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 2.113      ; 2.581      ;
; 0.236  ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a18~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 2.110      ; 2.580      ;
; 0.242  ; OV7670Read:OV7670|Count[6]  ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a33~portb_address_reg6  ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.085      ; 1.561      ;
; 0.249  ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a3~portb_datain_reg0    ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 2.101      ; 2.584      ;
; 0.253  ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a74~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 2.129      ; 2.616      ;
; 0.257  ; OV7670Read:OV7670|Count[5]  ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a7~portb_address_reg5   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.058      ; 1.549      ;
; 0.265  ; OV7670Read:OV7670|Count[3]  ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a18~portb_address_reg3  ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.152      ; 1.651      ;
; 0.271  ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a67~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 2.171      ; 2.676      ;
; 0.272  ; OV7670Read:OV7670|Count[8]  ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a7~portb_address_reg8   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.058      ; 1.564      ;
; 0.276  ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a35~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 2.158      ; 2.668      ;
; 0.282  ; OV7670Read:OV7670|Count[8]  ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a31~portb_address_reg8  ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.009      ; 1.525      ;
; 0.286  ; OV7670Read:OV7670|Count[8]  ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a33~portb_address_reg8  ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.085      ; 1.605      ;
; 0.291  ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a46~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 2.071      ; 2.596      ;
; 0.293  ; OV7670Read:OV7670|Count[4]  ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a67~portb_address_reg4  ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.033      ; 1.560      ;
; 0.295  ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a7~portb_datain_reg0    ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 2.016      ; 2.545      ;
; 0.296  ; OV7670Read:OV7670|Count[3]  ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a5~portb_address_reg3   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.021      ; 1.551      ;
; 0.306  ; OV7670Read:OV7670|Count[0]  ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a5~portb_address_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.021      ; 1.561      ;
; 0.315  ; OV7670Read:OV7670|Count[11] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a30~portb_address_reg11 ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.266      ; 1.815      ;
; 0.335  ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a43~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 2.089      ; 2.658      ;
; 0.343  ; OV7670Read:OV7670|Count[10] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a72~portb_address_reg10 ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.214      ; 1.791      ;
; 0.346  ; OV7670Read:OV7670|Count[3]  ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a66~portb_address_reg3  ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 0.986      ; 1.566      ;
; 0.358  ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a33~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 2.043      ; 2.635      ;
; 0.361  ; OV7670Read:OV7670|Count[11] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a72~portb_address_reg11 ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.214      ; 1.809      ;
; 0.362  ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a26~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 2.017      ; 2.613      ;
; 0.362  ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a4~portb_datain_reg0    ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 2.053      ; 2.649      ;
; 0.368  ; OV7670Read:OV7670|Count[2]  ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a5~portb_address_reg2   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.021      ; 1.623      ;
; 0.373  ; OV7670Read:OV7670|Count[2]  ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a67~portb_address_reg2  ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.033      ; 1.640      ;
; 0.375  ; OV7670Read:OV7670|Count[5]  ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a73~portb_address_reg5  ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 0.960      ; 1.569      ;
; 0.381  ; OV7670Read:OV7670|Count[7]  ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a41~portb_address_reg7  ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.315      ; 1.930      ;
; 0.386  ; OV7670Read:OV7670|Count[5]  ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a13~portb_address_reg5  ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.174      ; 1.794      ;
; 0.386  ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a35~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.938      ; 2.558      ;
; 0.389  ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a68~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 2.033      ; 2.656      ;
; 0.391  ; OV7670Read:OV7670|Count[2]  ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a56~portb_address_reg2  ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 0.942      ; 1.567      ;
; 0.393  ; OV7670Read:OV7670|Count[8]  ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a73~portb_address_reg8  ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 0.960      ; 1.587      ;
; 0.395  ; OV7670Read:OV7670|Count[4]  ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a20~portb_address_reg4  ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 0.926      ; 1.555      ;
; 0.401  ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a41~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 2.273      ; 2.908      ;
; 0.404  ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a52~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.993      ; 2.631      ;
; 0.410  ; OV7670Read:OV7670|Count[11] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~portb_address_reg11 ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.175      ; 1.819      ;
+--------+-----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'OV7670Read:OV7670|clockDIV:CamClock|state.01'                                                                                                                            ;
+-------+----------------------+----------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.565 ; vga640x480:vga|hc[9] ; vga640x480:vga|hc[9] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.831      ;
; 0.812 ; vga640x480:vga|hc[3] ; vga640x480:vga|hc[3] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.078      ;
; 0.812 ; vga640x480:vga|hc[5] ; vga640x480:vga|hc[5] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.078      ;
; 0.813 ; vga640x480:vga|hc[1] ; vga640x480:vga|hc[1] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.079      ;
; 0.813 ; vga640x480:vga|vc[5] ; vga640x480:vga|vc[5] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.079      ;
; 0.814 ; vga640x480:vga|vc[1] ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.080      ;
; 0.820 ; vga640x480:vga|vc[3] ; vga640x480:vga|vc[3] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.086      ;
; 0.829 ; vga640x480:vga|hc[7] ; vga640x480:vga|hc[7] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.095      ;
; 0.832 ; vga640x480:vga|hc[8] ; vga640x480:vga|hc[8] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.098      ;
; 0.845 ; vga640x480:vga|hc[0] ; vga640x480:vga|hc[0] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.111      ;
; 0.855 ; vga640x480:vga|hc[6] ; vga640x480:vga|hc[6] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.121      ;
; 0.985 ; vga640x480:vga|hc[4] ; vga640x480:vga|hc[4] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.251      ;
; 0.987 ; vga640x480:vga|hc[2] ; vga640x480:vga|hc[2] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.253      ;
; 1.195 ; vga640x480:vga|hc[5] ; vga640x480:vga|hc[6] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.461      ;
; 1.195 ; vga640x480:vga|hc[3] ; vga640x480:vga|hc[4] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.461      ;
; 1.212 ; vga640x480:vga|hc[7] ; vga640x480:vga|hc[8] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.478      ;
; 1.215 ; vga640x480:vga|hc[8] ; vga640x480:vga|hc[9] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.481      ;
; 1.231 ; vga640x480:vga|hc[0] ; vga640x480:vga|hc[1] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.497      ;
; 1.241 ; vga640x480:vga|hc[6] ; vga640x480:vga|hc[7] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.507      ;
; 1.266 ; vga640x480:vga|hc[3] ; vga640x480:vga|hc[5] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.532      ;
; 1.266 ; vga640x480:vga|hc[5] ; vga640x480:vga|hc[7] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.532      ;
; 1.274 ; vga640x480:vga|vc[3] ; vga640x480:vga|vc[5] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.540      ;
; 1.283 ; vga640x480:vga|hc[7] ; vga640x480:vga|hc[9] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.549      ;
; 1.288 ; vga640x480:vga|hc[1] ; vga640x480:vga|hc[2] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.554      ;
; 1.312 ; vga640x480:vga|hc[6] ; vga640x480:vga|hc[8] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.578      ;
; 1.337 ; vga640x480:vga|hc[3] ; vga640x480:vga|hc[6] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.603      ;
; 1.337 ; vga640x480:vga|hc[5] ; vga640x480:vga|hc[8] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.603      ;
; 1.344 ; vga640x480:vga|vc[2] ; vga640x480:vga|vc[3] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; -0.003     ; 1.607      ;
; 1.359 ; vga640x480:vga|hc[1] ; vga640x480:vga|hc[3] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.625      ;
; 1.360 ; vga640x480:vga|vc[1] ; vga640x480:vga|vc[3] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.626      ;
; 1.368 ; vga640x480:vga|hc[4] ; vga640x480:vga|hc[5] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.634      ;
; 1.370 ; vga640x480:vga|hc[2] ; vga640x480:vga|hc[3] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.636      ;
; 1.383 ; vga640x480:vga|hc[6] ; vga640x480:vga|hc[9] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.649      ;
; 1.385 ; vga640x480:vga|vc[4] ; vga640x480:vga|vc[5] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; -0.003     ; 1.648      ;
; 1.390 ; vga640x480:vga|hc[0] ; vga640x480:vga|hc[2] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.656      ;
; 1.408 ; vga640x480:vga|hc[3] ; vga640x480:vga|hc[7] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.674      ;
; 1.408 ; vga640x480:vga|hc[5] ; vga640x480:vga|hc[9] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.674      ;
; 1.430 ; vga640x480:vga|hc[1] ; vga640x480:vga|hc[4] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.696      ;
; 1.438 ; vga640x480:vga|vc[9] ; vga640x480:vga|vc[9] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.704      ;
; 1.438 ; vga640x480:vga|vc[0] ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; -0.003     ; 1.701      ;
; 1.439 ; vga640x480:vga|hc[4] ; vga640x480:vga|hc[6] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.705      ;
; 1.441 ; vga640x480:vga|hc[2] ; vga640x480:vga|hc[4] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.707      ;
; 1.458 ; vga640x480:vga|vc[9] ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; -0.003     ; 1.721      ;
; 1.458 ; vga640x480:vga|vc[9] ; vga640x480:vga|vc[5] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; -0.003     ; 1.721      ;
; 1.458 ; vga640x480:vga|vc[9] ; vga640x480:vga|vc[3] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; -0.003     ; 1.721      ;
; 1.461 ; vga640x480:vga|hc[0] ; vga640x480:vga|hc[3] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.727      ;
; 1.463 ; vga640x480:vga|vc[9] ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.729      ;
; 1.463 ; vga640x480:vga|vc[9] ; vga640x480:vga|vc[2] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.729      ;
; 1.463 ; vga640x480:vga|vc[9] ; vga640x480:vga|vc[4] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.729      ;
; 1.463 ; vga640x480:vga|vc[9] ; vga640x480:vga|vc[6] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.729      ;
; 1.463 ; vga640x480:vga|vc[9] ; vga640x480:vga|vc[7] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.729      ;
; 1.463 ; vga640x480:vga|vc[9] ; vga640x480:vga|vc[8] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.729      ;
; 1.479 ; vga640x480:vga|hc[3] ; vga640x480:vga|hc[8] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.745      ;
; 1.486 ; vga640x480:vga|vc[2] ; vga640x480:vga|vc[5] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; -0.003     ; 1.749      ;
; 1.501 ; vga640x480:vga|hc[1] ; vga640x480:vga|hc[5] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.767      ;
; 1.502 ; vga640x480:vga|vc[1] ; vga640x480:vga|vc[5] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.768      ;
; 1.510 ; vga640x480:vga|hc[4] ; vga640x480:vga|hc[7] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.776      ;
; 1.511 ; vga640x480:vga|hc[9] ; vga640x480:vga|hc[0] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.777      ;
; 1.511 ; vga640x480:vga|hc[9] ; vga640x480:vga|hc[1] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.777      ;
; 1.511 ; vga640x480:vga|hc[9] ; vga640x480:vga|hc[2] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.777      ;
; 1.511 ; vga640x480:vga|hc[9] ; vga640x480:vga|hc[3] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.777      ;
; 1.511 ; vga640x480:vga|hc[9] ; vga640x480:vga|hc[4] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.777      ;
; 1.511 ; vga640x480:vga|hc[9] ; vga640x480:vga|hc[6] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.777      ;
; 1.511 ; vga640x480:vga|hc[9] ; vga640x480:vga|hc[7] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.777      ;
; 1.511 ; vga640x480:vga|hc[9] ; vga640x480:vga|hc[8] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.777      ;
; 1.511 ; vga640x480:vga|hc[9] ; vga640x480:vga|hc[5] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.777      ;
; 1.512 ; vga640x480:vga|hc[2] ; vga640x480:vga|hc[5] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.778      ;
; 1.526 ; vga640x480:vga|hc[8] ; vga640x480:vga|hc[0] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.792      ;
; 1.526 ; vga640x480:vga|hc[8] ; vga640x480:vga|hc[1] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.792      ;
; 1.526 ; vga640x480:vga|hc[8] ; vga640x480:vga|hc[2] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.792      ;
; 1.526 ; vga640x480:vga|hc[8] ; vga640x480:vga|hc[3] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.792      ;
; 1.526 ; vga640x480:vga|hc[8] ; vga640x480:vga|hc[4] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.792      ;
; 1.526 ; vga640x480:vga|hc[8] ; vga640x480:vga|hc[6] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.792      ;
; 1.526 ; vga640x480:vga|hc[8] ; vga640x480:vga|hc[7] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.792      ;
; 1.526 ; vga640x480:vga|hc[8] ; vga640x480:vga|hc[5] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.792      ;
; 1.529 ; vga640x480:vga|hc[6] ; vga640x480:vga|hc[0] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.795      ;
; 1.529 ; vga640x480:vga|hc[6] ; vga640x480:vga|hc[1] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.795      ;
; 1.529 ; vga640x480:vga|hc[6] ; vga640x480:vga|hc[2] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.795      ;
; 1.529 ; vga640x480:vga|hc[6] ; vga640x480:vga|hc[3] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.795      ;
; 1.529 ; vga640x480:vga|hc[6] ; vga640x480:vga|hc[4] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.795      ;
; 1.529 ; vga640x480:vga|hc[6] ; vga640x480:vga|hc[5] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.795      ;
; 1.532 ; vga640x480:vga|hc[0] ; vga640x480:vga|hc[4] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.798      ;
; 1.550 ; vga640x480:vga|hc[3] ; vga640x480:vga|hc[9] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.816      ;
; 1.572 ; vga640x480:vga|hc[1] ; vga640x480:vga|hc[6] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.838      ;
; 1.581 ; vga640x480:vga|hc[4] ; vga640x480:vga|hc[8] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.847      ;
; 1.583 ; vga640x480:vga|hc[2] ; vga640x480:vga|hc[6] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.849      ;
; 1.603 ; vga640x480:vga|hc[0] ; vga640x480:vga|hc[5] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.869      ;
; 1.643 ; vga640x480:vga|hc[1] ; vga640x480:vga|hc[7] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.909      ;
; 1.652 ; vga640x480:vga|hc[4] ; vga640x480:vga|hc[9] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.918      ;
; 1.654 ; vga640x480:vga|hc[2] ; vga640x480:vga|hc[7] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.920      ;
; 1.668 ; vga640x480:vga|vc[0] ; vga640x480:vga|vc[3] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; -0.003     ; 1.931      ;
; 1.674 ; vga640x480:vga|hc[0] ; vga640x480:vga|hc[6] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.940      ;
; 1.714 ; vga640x480:vga|hc[1] ; vga640x480:vga|hc[8] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.980      ;
; 1.716 ; vga640x480:vga|vc[4] ; vga640x480:vga|vc[4] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.982      ;
; 1.725 ; vga640x480:vga|hc[2] ; vga640x480:vga|hc[8] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 1.991      ;
; 1.745 ; vga640x480:vga|hc[0] ; vga640x480:vga|hc[7] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 2.011      ;
; 1.785 ; vga640x480:vga|hc[1] ; vga640x480:vga|hc[9] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 2.051      ;
; 1.796 ; vga640x480:vga|hc[2] ; vga640x480:vga|hc[9] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 2.062      ;
; 1.810 ; vga640x480:vga|vc[0] ; vga640x480:vga|vc[5] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; -0.003     ; 2.073      ;
; 1.816 ; vga640x480:vga|hc[0] ; vga640x480:vga|hc[8] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 2.082      ;
+-------+----------------------+----------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CAM_PCLK'                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~portb_address_reg2  ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Clock'                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a13~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a13~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a13~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a13~porta_address_reg1  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'OV7670Read:OV7670|clockDIV:CamClock|state.01'                                                                                    ;
+--------+--------------+----------------+------------------+----------------------------------------------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                        ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+----------------------------------------------+------------+-------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|hc[0]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|hc[0]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|hc[1]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|hc[1]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|hc[2]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|hc[2]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|hc[3]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|hc[3]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|hc[4]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|hc[4]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|hc[5]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|hc[5]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|hc[6]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|hc[6]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|hc[7]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|hc[7]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|hc[8]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|hc[8]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|hc[9]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|hc[9]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|vc[0]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|vc[0]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|vc[1]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|vc[1]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|vc[2]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|vc[2]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|vc[3]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|vc[3]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|vc[4]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|vc[4]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|vc[5]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|vc[5]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|vc[6]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|vc[6]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|vc[7]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|vc[7]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|vc[8]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|vc[8]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|vc[9]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|vc[9]                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; OV7670|CamClock|state.01|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; OV7670|CamClock|state.01|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; OV7670|CamClock|state.01~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; OV7670|CamClock|state.01~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; OV7670|CamClock|state.01~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; OV7670|CamClock|state.01~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|hc[0]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|hc[0]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|hc[1]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|hc[1]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|hc[2]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|hc[2]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|hc[3]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|hc[3]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|hc[4]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|hc[4]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|hc[5]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|hc[5]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|hc[6]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|hc[6]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|hc[7]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|hc[7]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|hc[8]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|hc[8]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|hc[9]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|hc[9]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|vc[0]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|vc[0]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|vc[1]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|vc[1]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|vc[2]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|vc[2]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|vc[3]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|vc[3]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|vc[4]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|vc[4]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|vc[5]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|vc[5]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|vc[6]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|vc[6]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|vc[7]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|vc[7]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|vc[8]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|vc[8]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|vc[9]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|vc[9]|clk                             ;
+--------+--------------+----------------+------------------+----------------------------------------------+------------+-------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; CAM_D[*]  ; CAM_PCLK   ; 3.374 ; 3.374 ; Rise       ; CAM_PCLK        ;
;  CAM_D[7] ; CAM_PCLK   ; 3.374 ; 3.374 ; Rise       ; CAM_PCLK        ;
; CAM_HREF  ; CAM_PCLK   ; 4.387 ; 4.387 ; Rise       ; CAM_PCLK        ;
; CAM_VSYNC ; CAM_PCLK   ; 4.882 ; 4.882 ; Rise       ; CAM_PCLK        ;
; NotReset  ; CAM_PCLK   ; 6.140 ; 6.140 ; Rise       ; CAM_PCLK        ;
; NotReset  ; Clock      ; 5.046 ; 5.046 ; Rise       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; CAM_D[*]  ; CAM_PCLK   ; -3.144 ; -3.144 ; Rise       ; CAM_PCLK        ;
;  CAM_D[7] ; CAM_PCLK   ; -3.144 ; -3.144 ; Rise       ; CAM_PCLK        ;
; CAM_HREF  ; CAM_PCLK   ; -3.240 ; -3.240 ; Rise       ; CAM_PCLK        ;
; CAM_VSYNC ; CAM_PCLK   ; -3.210 ; -3.210 ; Rise       ; CAM_PCLK        ;
; NotReset  ; CAM_PCLK   ; -3.497 ; -3.497 ; Rise       ; CAM_PCLK        ;
; NotReset  ; Clock      ; -4.530 ; -4.530 ; Rise       ; Clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                  ;
+-----------+----------------------------------------------+--------+--------+------------+----------------------------------------------+
; Data Port ; Clock Port                                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                              ;
+-----------+----------------------------------------------+--------+--------+------------+----------------------------------------------+
; VGA_B[*]  ; Clock                                        ; 24.451 ; 24.451 ; Rise       ; Clock                                        ;
;  VGA_B[0] ; Clock                                        ; 24.364 ; 24.364 ; Rise       ; Clock                                        ;
;  VGA_B[1] ; Clock                                        ; 24.451 ; 24.451 ; Rise       ; Clock                                        ;
;  VGA_B[2] ; Clock                                        ; 24.205 ; 24.205 ; Rise       ; Clock                                        ;
;  VGA_B[3] ; Clock                                        ; 24.205 ; 24.205 ; Rise       ; Clock                                        ;
;  VGA_B[4] ; Clock                                        ; 23.963 ; 23.963 ; Rise       ; Clock                                        ;
;  VGA_B[5] ; Clock                                        ; 23.973 ; 23.973 ; Rise       ; Clock                                        ;
;  VGA_B[6] ; Clock                                        ; 23.983 ; 23.983 ; Rise       ; Clock                                        ;
;  VGA_B[7] ; Clock                                        ; 23.983 ; 23.983 ; Rise       ; Clock                                        ;
;  VGA_B[8] ; Clock                                        ; 23.864 ; 23.864 ; Rise       ; Clock                                        ;
;  VGA_B[9] ; Clock                                        ; 23.864 ; 23.864 ; Rise       ; Clock                                        ;
; VGA_G[*]  ; Clock                                        ; 23.969 ; 23.969 ; Rise       ; Clock                                        ;
;  VGA_G[0] ; Clock                                        ; 23.197 ; 23.197 ; Rise       ; Clock                                        ;
;  VGA_G[1] ; Clock                                        ; 22.940 ; 22.940 ; Rise       ; Clock                                        ;
;  VGA_G[2] ; Clock                                        ; 22.950 ; 22.950 ; Rise       ; Clock                                        ;
;  VGA_G[3] ; Clock                                        ; 22.930 ; 22.930 ; Rise       ; Clock                                        ;
;  VGA_G[4] ; Clock                                        ; 23.496 ; 23.496 ; Rise       ; Clock                                        ;
;  VGA_G[5] ; Clock                                        ; 23.496 ; 23.496 ; Rise       ; Clock                                        ;
;  VGA_G[6] ; Clock                                        ; 23.732 ; 23.732 ; Rise       ; Clock                                        ;
;  VGA_G[7] ; Clock                                        ; 23.728 ; 23.728 ; Rise       ; Clock                                        ;
;  VGA_G[8] ; Clock                                        ; 23.969 ; 23.969 ; Rise       ; Clock                                        ;
;  VGA_G[9] ; Clock                                        ; 23.748 ; 23.748 ; Rise       ; Clock                                        ;
; VGA_R[*]  ; Clock                                        ; 23.695 ; 23.695 ; Rise       ; Clock                                        ;
;  VGA_R[0] ; Clock                                        ; 23.695 ; 23.695 ; Rise       ; Clock                                        ;
;  VGA_R[1] ; Clock                                        ; 22.913 ; 22.913 ; Rise       ; Clock                                        ;
;  VGA_R[2] ; Clock                                        ; 23.470 ; 23.470 ; Rise       ; Clock                                        ;
;  VGA_R[3] ; Clock                                        ; 22.904 ; 22.904 ; Rise       ; Clock                                        ;
;  VGA_R[4] ; Clock                                        ; 23.379 ; 23.379 ; Rise       ; Clock                                        ;
;  VGA_R[5] ; Clock                                        ; 23.392 ; 23.392 ; Rise       ; Clock                                        ;
;  VGA_R[6] ; Clock                                        ; 23.653 ; 23.653 ; Rise       ; Clock                                        ;
;  VGA_R[7] ; Clock                                        ; 23.675 ; 23.675 ; Rise       ; Clock                                        ;
;  VGA_R[8] ; Clock                                        ; 23.675 ; 23.675 ; Rise       ; Clock                                        ;
;  VGA_R[9] ; Clock                                        ; 23.453 ; 23.453 ; Rise       ; Clock                                        ;
; CAM_XCLK  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 6.340  ;        ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
; VGA_B[*]  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 12.503 ; 12.503 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_B[0] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 12.416 ; 12.416 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_B[1] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 12.503 ; 12.503 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_B[2] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 12.257 ; 12.257 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_B[3] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 12.257 ; 12.257 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_B[4] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 12.015 ; 12.015 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_B[5] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 12.025 ; 12.025 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_B[6] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 12.035 ; 12.035 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_B[7] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 12.035 ; 12.035 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_B[8] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 11.916 ; 11.916 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_B[9] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 11.916 ; 11.916 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
; VGA_BLANK ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 10.428 ; 10.428 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
; VGA_G[*]  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 12.021 ; 12.021 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_G[0] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 11.249 ; 11.249 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_G[1] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 10.992 ; 10.992 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_G[2] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 11.002 ; 11.002 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_G[3] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 10.982 ; 10.982 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_G[4] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 11.548 ; 11.548 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_G[5] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 11.548 ; 11.548 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_G[6] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 11.784 ; 11.784 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_G[7] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 11.780 ; 11.780 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_G[8] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 12.021 ; 12.021 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_G[9] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 11.800 ; 11.800 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
; VGA_HS    ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 10.532 ; 10.532 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
; VGA_R[*]  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 11.747 ; 11.747 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_R[0] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 11.747 ; 11.747 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_R[1] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 10.965 ; 10.965 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_R[2] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 11.522 ; 11.522 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_R[3] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 10.956 ; 10.956 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_R[4] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 11.431 ; 11.431 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_R[5] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 11.444 ; 11.444 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_R[6] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 11.705 ; 11.705 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_R[7] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 11.727 ; 11.727 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_R[8] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 11.727 ; 11.727 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_R[9] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 11.505 ; 11.505 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
; VGA_VS    ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 10.752 ; 10.752 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
; CAM_XCLK  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;        ; 6.340  ; Fall       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
+-----------+----------------------------------------------+--------+--------+------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                          ;
+-----------+----------------------------------------------+--------+--------+------------+----------------------------------------------+
; Data Port ; Clock Port                                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                              ;
+-----------+----------------------------------------------+--------+--------+------------+----------------------------------------------+
; VGA_B[*]  ; Clock                                        ; 13.339 ; 13.339 ; Rise       ; Clock                                        ;
;  VGA_B[0] ; Clock                                        ; 13.839 ; 13.839 ; Rise       ; Clock                                        ;
;  VGA_B[1] ; Clock                                        ; 13.926 ; 13.926 ; Rise       ; Clock                                        ;
;  VGA_B[2] ; Clock                                        ; 13.680 ; 13.680 ; Rise       ; Clock                                        ;
;  VGA_B[3] ; Clock                                        ; 13.680 ; 13.680 ; Rise       ; Clock                                        ;
;  VGA_B[4] ; Clock                                        ; 13.438 ; 13.438 ; Rise       ; Clock                                        ;
;  VGA_B[5] ; Clock                                        ; 13.448 ; 13.448 ; Rise       ; Clock                                        ;
;  VGA_B[6] ; Clock                                        ; 13.458 ; 13.458 ; Rise       ; Clock                                        ;
;  VGA_B[7] ; Clock                                        ; 13.458 ; 13.458 ; Rise       ; Clock                                        ;
;  VGA_B[8] ; Clock                                        ; 13.339 ; 13.339 ; Rise       ; Clock                                        ;
;  VGA_B[9] ; Clock                                        ; 13.339 ; 13.339 ; Rise       ; Clock                                        ;
; VGA_G[*]  ; Clock                                        ; 12.405 ; 12.405 ; Rise       ; Clock                                        ;
;  VGA_G[0] ; Clock                                        ; 12.672 ; 12.672 ; Rise       ; Clock                                        ;
;  VGA_G[1] ; Clock                                        ; 12.415 ; 12.415 ; Rise       ; Clock                                        ;
;  VGA_G[2] ; Clock                                        ; 12.425 ; 12.425 ; Rise       ; Clock                                        ;
;  VGA_G[3] ; Clock                                        ; 12.405 ; 12.405 ; Rise       ; Clock                                        ;
;  VGA_G[4] ; Clock                                        ; 12.971 ; 12.971 ; Rise       ; Clock                                        ;
;  VGA_G[5] ; Clock                                        ; 12.971 ; 12.971 ; Rise       ; Clock                                        ;
;  VGA_G[6] ; Clock                                        ; 13.207 ; 13.207 ; Rise       ; Clock                                        ;
;  VGA_G[7] ; Clock                                        ; 13.203 ; 13.203 ; Rise       ; Clock                                        ;
;  VGA_G[8] ; Clock                                        ; 13.444 ; 13.444 ; Rise       ; Clock                                        ;
;  VGA_G[9] ; Clock                                        ; 13.223 ; 13.223 ; Rise       ; Clock                                        ;
; VGA_R[*]  ; Clock                                        ; 12.379 ; 12.379 ; Rise       ; Clock                                        ;
;  VGA_R[0] ; Clock                                        ; 13.170 ; 13.170 ; Rise       ; Clock                                        ;
;  VGA_R[1] ; Clock                                        ; 12.388 ; 12.388 ; Rise       ; Clock                                        ;
;  VGA_R[2] ; Clock                                        ; 12.945 ; 12.945 ; Rise       ; Clock                                        ;
;  VGA_R[3] ; Clock                                        ; 12.379 ; 12.379 ; Rise       ; Clock                                        ;
;  VGA_R[4] ; Clock                                        ; 12.854 ; 12.854 ; Rise       ; Clock                                        ;
;  VGA_R[5] ; Clock                                        ; 12.867 ; 12.867 ; Rise       ; Clock                                        ;
;  VGA_R[6] ; Clock                                        ; 13.128 ; 13.128 ; Rise       ; Clock                                        ;
;  VGA_R[7] ; Clock                                        ; 13.150 ; 13.150 ; Rise       ; Clock                                        ;
;  VGA_R[8] ; Clock                                        ; 13.150 ; 13.150 ; Rise       ; Clock                                        ;
;  VGA_R[9] ; Clock                                        ; 12.928 ; 12.928 ; Rise       ; Clock                                        ;
; CAM_XCLK  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 6.340  ;        ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
; VGA_B[*]  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 10.276 ; 10.276 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_B[0] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 10.776 ; 10.776 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_B[1] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 10.863 ; 10.863 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_B[2] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 10.617 ; 10.617 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_B[3] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 10.617 ; 10.617 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_B[4] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 10.375 ; 10.375 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_B[5] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 10.385 ; 10.385 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_B[6] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 10.395 ; 10.395 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_B[7] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 10.395 ; 10.395 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_B[8] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 10.276 ; 10.276 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_B[9] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 10.276 ; 10.276 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
; VGA_BLANK ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 8.368  ; 8.368  ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
; VGA_G[*]  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 9.342  ; 9.342  ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_G[0] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 9.609  ; 9.609  ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_G[1] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 9.352  ; 9.352  ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_G[2] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 9.362  ; 9.362  ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_G[3] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 9.342  ; 9.342  ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_G[4] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 9.908  ; 9.908  ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_G[5] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 9.908  ; 9.908  ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_G[6] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 10.144 ; 10.144 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_G[7] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 10.140 ; 10.140 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_G[8] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 10.381 ; 10.381 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_G[9] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 10.160 ; 10.160 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
; VGA_HS    ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 9.665  ; 9.665  ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
; VGA_R[*]  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 9.316  ; 9.316  ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_R[0] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 10.107 ; 10.107 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_R[1] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 9.325  ; 9.325  ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_R[2] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 9.882  ; 9.882  ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_R[3] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 9.316  ; 9.316  ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_R[4] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 9.791  ; 9.791  ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_R[5] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 9.804  ; 9.804  ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_R[6] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 10.065 ; 10.065 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_R[7] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 10.087 ; 10.087 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_R[8] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 10.087 ; 10.087 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_R[9] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 9.865  ; 9.865  ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
; VGA_VS    ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 9.527  ; 9.527  ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
; CAM_XCLK  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;        ; 6.340  ; Fall       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
+-----------+----------------------------------------------+--------+--------+------------+----------------------------------------------+


+-----------------------------------------------------------------------+
; Fast Model Setup Summary                                              ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; Slack  ; End Point TNS ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; -3.305 ; -5179.306     ;
; CAM_PCLK                                     ; -1.457 ; -1833.989     ;
; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; -0.468 ; -6.153        ;
+----------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------+
; Fast Model Hold Summary                                               ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; Slack  ; End Point TNS ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; -1.715 ; -3.267        ;
; CAM_PCLK                                     ; -0.642 ; -9.750        ;
; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.261  ; 0.000         ;
+----------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                ;
+----------------------------------------------+--------+---------------+
; Clock                                        ; Slack  ; End Point TNS ;
+----------------------------------------------+--------+---------------+
; CAM_PCLK                                     ; -1.880 ; -8490.222     ;
; Clock                                        ; -1.880 ; -6781.380     ;
; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; -0.500 ; -20.000       ;
+----------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Clock'                                                                                                                                                                                                                                                                   ;
+--------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node                                                                                                                                               ; Launch Clock                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+
; -3.305 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~porta_address_reg11 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.217      ; 4.521      ;
; -3.305 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~porta_address_reg10 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.217      ; 4.521      ;
; -3.305 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~porta_address_reg9  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.217      ; 4.521      ;
; -3.305 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~porta_address_reg8  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.217      ; 4.521      ;
; -3.305 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~porta_address_reg7  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.217      ; 4.521      ;
; -3.305 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~porta_address_reg6  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.217      ; 4.521      ;
; -3.305 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~porta_address_reg5  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.217      ; 4.521      ;
; -3.305 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~porta_address_reg4  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.217      ; 4.521      ;
; -3.305 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~porta_address_reg3  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.217      ; 4.521      ;
; -3.305 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~porta_address_reg2  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.217      ; 4.521      ;
; -3.305 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~porta_address_reg1  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.217      ; 4.521      ;
; -3.305 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~porta_address_reg0  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.217      ; 4.521      ;
; -3.285 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg11 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.260      ; 4.544      ;
; -3.285 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg10 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.260      ; 4.544      ;
; -3.285 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg9  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.260      ; 4.544      ;
; -3.285 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg8  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.260      ; 4.544      ;
; -3.285 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg7  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.260      ; 4.544      ;
; -3.285 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg6  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.260      ; 4.544      ;
; -3.285 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg5  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.260      ; 4.544      ;
; -3.285 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg4  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.260      ; 4.544      ;
; -3.285 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg3  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.260      ; 4.544      ;
; -3.285 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg2  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.260      ; 4.544      ;
; -3.285 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg1  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.260      ; 4.544      ;
; -3.285 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg0  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.260      ; 4.544      ;
; -3.267 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~porta_address_reg11 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.214      ; 4.480      ;
; -3.267 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~porta_address_reg10 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.214      ; 4.480      ;
; -3.267 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~porta_address_reg9  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.214      ; 4.480      ;
; -3.267 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~porta_address_reg8  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.214      ; 4.480      ;
; -3.267 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~porta_address_reg7  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.214      ; 4.480      ;
; -3.267 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~porta_address_reg6  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.214      ; 4.480      ;
; -3.267 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~porta_address_reg5  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.214      ; 4.480      ;
; -3.267 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~porta_address_reg4  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.214      ; 4.480      ;
; -3.267 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~porta_address_reg3  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.214      ; 4.480      ;
; -3.267 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~porta_address_reg2  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.214      ; 4.480      ;
; -3.267 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~porta_address_reg1  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.214      ; 4.480      ;
; -3.267 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~porta_address_reg0  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.214      ; 4.480      ;
; -3.256 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a56~porta_address_reg11 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.197      ; 4.452      ;
; -3.256 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a56~porta_address_reg10 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.197      ; 4.452      ;
; -3.256 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a56~porta_address_reg9  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.197      ; 4.452      ;
; -3.256 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a56~porta_address_reg8  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.197      ; 4.452      ;
; -3.256 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a56~porta_address_reg7  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.197      ; 4.452      ;
; -3.256 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a56~porta_address_reg6  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.197      ; 4.452      ;
; -3.256 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a56~porta_address_reg5  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.197      ; 4.452      ;
; -3.256 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a56~porta_address_reg4  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.197      ; 4.452      ;
; -3.256 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a56~porta_address_reg3  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.197      ; 4.452      ;
; -3.256 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a56~porta_address_reg2  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.197      ; 4.452      ;
; -3.256 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a56~porta_address_reg1  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.197      ; 4.452      ;
; -3.256 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a56~porta_address_reg0  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.197      ; 4.452      ;
; -3.253 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg11 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.212      ; 4.464      ;
; -3.253 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg10 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.212      ; 4.464      ;
; -3.253 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg9  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.212      ; 4.464      ;
; -3.253 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg8  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.212      ; 4.464      ;
; -3.253 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg7  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.212      ; 4.464      ;
; -3.253 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg6  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.212      ; 4.464      ;
; -3.253 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg5  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.212      ; 4.464      ;
; -3.253 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg4  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.212      ; 4.464      ;
; -3.253 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg3  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.212      ; 4.464      ;
; -3.253 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg2  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.212      ; 4.464      ;
; -3.253 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg1  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.212      ; 4.464      ;
; -3.253 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg0  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.212      ; 4.464      ;
; -3.247 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg11 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.257      ; 4.503      ;
; -3.247 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg10 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.257      ; 4.503      ;
; -3.247 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg9  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.257      ; 4.503      ;
; -3.247 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg8  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.257      ; 4.503      ;
; -3.247 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg7  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.257      ; 4.503      ;
; -3.247 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg6  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.257      ; 4.503      ;
; -3.247 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg5  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.257      ; 4.503      ;
; -3.247 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg4  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.257      ; 4.503      ;
; -3.247 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg3  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.257      ; 4.503      ;
; -3.247 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg2  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.257      ; 4.503      ;
; -3.247 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg1  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.257      ; 4.503      ;
; -3.247 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg0  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.257      ; 4.503      ;
; -3.218 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a56~porta_address_reg11 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.194      ; 4.411      ;
; -3.218 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a56~porta_address_reg10 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.194      ; 4.411      ;
; -3.218 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a56~porta_address_reg9  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.194      ; 4.411      ;
; -3.218 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a56~porta_address_reg8  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.194      ; 4.411      ;
; -3.218 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a56~porta_address_reg7  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.194      ; 4.411      ;
; -3.218 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a56~porta_address_reg6  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.194      ; 4.411      ;
; -3.218 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a56~porta_address_reg5  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.194      ; 4.411      ;
; -3.218 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a56~porta_address_reg4  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.194      ; 4.411      ;
; -3.218 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a56~porta_address_reg3  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.194      ; 4.411      ;
; -3.218 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a56~porta_address_reg2  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.194      ; 4.411      ;
; -3.218 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a56~porta_address_reg1  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.194      ; 4.411      ;
; -3.218 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a56~porta_address_reg0  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.194      ; 4.411      ;
; -3.215 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg11 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.278      ; 4.492      ;
; -3.215 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg10 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.278      ; 4.492      ;
; -3.215 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg9  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.278      ; 4.492      ;
; -3.215 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg8  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.278      ; 4.492      ;
; -3.215 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg7  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.278      ; 4.492      ;
; -3.215 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg6  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.278      ; 4.492      ;
; -3.215 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg5  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.278      ; 4.492      ;
; -3.215 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg4  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.278      ; 4.492      ;
; -3.215 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg3  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.278      ; 4.492      ;
; -3.215 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg2  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.278      ; 4.492      ;
; -3.215 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg1  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.278      ; 4.492      ;
; -3.215 ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg0  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.278      ; 4.492      ;
; -3.215 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg11 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.209      ; 4.423      ;
; -3.215 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg10 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.209      ; 4.423      ;
; -3.215 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg9  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.209      ; 4.423      ;
; -3.215 ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg8  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 1.000        ; 0.209      ; 4.423      ;
+--------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CAM_PCLK'                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                           ; To Node                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a67~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a67~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a65~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a65~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a66~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a66~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a64~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a64~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a71~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a71~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a69~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a69~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a70~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a70~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a68~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a68~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a72~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a72~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a73~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a73~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a74~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a74~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a21~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a21~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a20~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a20~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a23~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a23~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a22~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a22~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a27~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a27~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a25~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a25~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a26~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a26~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a24~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a24~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a19~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a19~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a17~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a17~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a18~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a18~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a16~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a16~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a31~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a31~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a29~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a29~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a30~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a30~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a28~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a28~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a38~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a38~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a36~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a36~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a39~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a39~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a37~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a37~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a47~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a47~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a45~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a45~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a46~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a46~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a44~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a44~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a35~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a35~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a33~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a33~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a34~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a34~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a32~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a32~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a43~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a43~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a41~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a41~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a42~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a42~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a40~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a40~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a7~portb_datain_reg0  ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a7~portb_memory_reg0  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a5~portb_datain_reg0  ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a5~portb_memory_reg0  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a6~portb_datain_reg0  ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a6~portb_memory_reg0  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a4~portb_datain_reg0  ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a4~portb_memory_reg0  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a13~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a13~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a14~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a14~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a3~portb_datain_reg0  ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a3~portb_memory_reg0  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a1~portb_datain_reg0  ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a1~portb_memory_reg0  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a2~portb_datain_reg0  ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a2~portb_memory_reg0  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~portb_datain_reg0  ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~portb_memory_reg0  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a9~portb_datain_reg0  ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a9~portb_memory_reg0  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a8~portb_datain_reg0  ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a8~portb_memory_reg0  ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a59~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a59~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a57~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a57~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a58~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a58~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a56~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a56~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a51~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a51~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a49~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a49~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a50~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a50~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a48~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a48~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a63~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a63~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a61~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a61~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a62~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a62~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a60~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a60~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a55~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a55~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a54~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a54~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a53~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a53~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a52~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a52~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a48~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a48~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a50~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a50~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a56~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a56~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a58~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a58~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a59~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a59~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a51~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a51~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a57~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a57~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a49~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a49~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a62~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a62~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a60~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a60~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a63~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a63~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a61~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a61~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a55~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a55~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a54~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a54~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a53~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a53~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a52~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a52~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a21~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a21~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a20~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a20~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a23~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a23~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a22~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a22~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a31~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a31~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a29~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a29~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a30~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a30~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a28~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a28~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a19~portb_datain_reg0 ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a19~portb_memory_reg0 ; CAM_PCLK     ; CAM_PCLK    ; 1.000        ; -0.018     ; 2.438      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'OV7670Read:OV7670|clockDIV:CamClock|state.01'                                                                                                                            ;
+--------+----------------------+----------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node              ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+----------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; -0.468 ; vga640x480:vga|vc[0] ; vga640x480:vga|vc[8] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.000      ; 1.500      ;
; -0.455 ; vga640x480:vga|hc[2] ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 1.493      ;
; -0.455 ; vga640x480:vga|hc[2] ; vga640x480:vga|vc[2] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 1.493      ;
; -0.455 ; vga640x480:vga|hc[2] ; vga640x480:vga|vc[4] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 1.493      ;
; -0.455 ; vga640x480:vga|hc[2] ; vga640x480:vga|vc[6] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 1.493      ;
; -0.455 ; vga640x480:vga|hc[2] ; vga640x480:vga|vc[7] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 1.493      ;
; -0.455 ; vga640x480:vga|hc[2] ; vga640x480:vga|vc[8] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 1.493      ;
; -0.455 ; vga640x480:vga|hc[2] ; vga640x480:vga|vc[9] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 1.493      ;
; -0.439 ; vga640x480:vga|vc[0] ; vga640x480:vga|vc[7] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.000      ; 1.471      ;
; -0.434 ; vga640x480:vga|hc[1] ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 1.472      ;
; -0.434 ; vga640x480:vga|hc[1] ; vga640x480:vga|vc[2] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 1.472      ;
; -0.434 ; vga640x480:vga|hc[1] ; vga640x480:vga|vc[4] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 1.472      ;
; -0.434 ; vga640x480:vga|hc[1] ; vga640x480:vga|vc[6] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 1.472      ;
; -0.434 ; vga640x480:vga|hc[1] ; vga640x480:vga|vc[7] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 1.472      ;
; -0.434 ; vga640x480:vga|hc[1] ; vga640x480:vga|vc[8] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 1.472      ;
; -0.434 ; vga640x480:vga|hc[1] ; vga640x480:vga|vc[9] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 1.472      ;
; -0.397 ; vga640x480:vga|vc[0] ; vga640x480:vga|vc[6] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.000      ; 1.429      ;
; -0.397 ; vga640x480:vga|vc[0] ; vga640x480:vga|vc[9] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.000      ; 1.429      ;
; -0.375 ; vga640x480:vga|hc[4] ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 1.413      ;
; -0.375 ; vga640x480:vga|hc[4] ; vga640x480:vga|vc[2] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 1.413      ;
; -0.375 ; vga640x480:vga|hc[4] ; vga640x480:vga|vc[4] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 1.413      ;
; -0.375 ; vga640x480:vga|hc[4] ; vga640x480:vga|vc[6] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 1.413      ;
; -0.375 ; vga640x480:vga|hc[4] ; vga640x480:vga|vc[7] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 1.413      ;
; -0.375 ; vga640x480:vga|hc[4] ; vga640x480:vga|vc[8] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 1.413      ;
; -0.375 ; vga640x480:vga|hc[4] ; vga640x480:vga|vc[9] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 1.413      ;
; -0.358 ; vga640x480:vga|hc[7] ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 1.396      ;
; -0.358 ; vga640x480:vga|hc[7] ; vga640x480:vga|vc[2] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 1.396      ;
; -0.358 ; vga640x480:vga|hc[7] ; vga640x480:vga|vc[4] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 1.396      ;
; -0.358 ; vga640x480:vga|hc[7] ; vga640x480:vga|vc[6] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 1.396      ;
; -0.358 ; vga640x480:vga|hc[7] ; vga640x480:vga|vc[7] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 1.396      ;
; -0.358 ; vga640x480:vga|hc[7] ; vga640x480:vga|vc[8] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 1.396      ;
; -0.358 ; vga640x480:vga|hc[7] ; vga640x480:vga|vc[9] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 1.396      ;
; -0.355 ; vga640x480:vga|hc[2] ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.003      ; 1.390      ;
; -0.355 ; vga640x480:vga|hc[2] ; vga640x480:vga|vc[5] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.003      ; 1.390      ;
; -0.355 ; vga640x480:vga|hc[2] ; vga640x480:vga|vc[3] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.003      ; 1.390      ;
; -0.345 ; vga640x480:vga|vc[5] ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.000      ; 1.377      ;
; -0.345 ; vga640x480:vga|vc[5] ; vga640x480:vga|vc[5] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.000      ; 1.377      ;
; -0.345 ; vga640x480:vga|vc[5] ; vga640x480:vga|vc[3] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.000      ; 1.377      ;
; -0.343 ; vga640x480:vga|vc[5] ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.003      ; 1.378      ;
; -0.343 ; vga640x480:vga|vc[5] ; vga640x480:vga|vc[2] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.003      ; 1.378      ;
; -0.343 ; vga640x480:vga|vc[5] ; vga640x480:vga|vc[4] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.003      ; 1.378      ;
; -0.343 ; vga640x480:vga|vc[5] ; vga640x480:vga|vc[6] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.003      ; 1.378      ;
; -0.343 ; vga640x480:vga|vc[5] ; vga640x480:vga|vc[7] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.003      ; 1.378      ;
; -0.343 ; vga640x480:vga|vc[5] ; vga640x480:vga|vc[8] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.003      ; 1.378      ;
; -0.343 ; vga640x480:vga|vc[5] ; vga640x480:vga|vc[9] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.003      ; 1.378      ;
; -0.336 ; vga640x480:vga|hc[0] ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 1.374      ;
; -0.336 ; vga640x480:vga|hc[0] ; vga640x480:vga|vc[2] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 1.374      ;
; -0.336 ; vga640x480:vga|hc[0] ; vga640x480:vga|vc[4] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 1.374      ;
; -0.336 ; vga640x480:vga|hc[0] ; vga640x480:vga|vc[6] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 1.374      ;
; -0.336 ; vga640x480:vga|hc[0] ; vga640x480:vga|vc[7] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 1.374      ;
; -0.336 ; vga640x480:vga|hc[0] ; vga640x480:vga|vc[8] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 1.374      ;
; -0.336 ; vga640x480:vga|hc[0] ; vga640x480:vga|vc[9] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 1.374      ;
; -0.334 ; vga640x480:vga|hc[1] ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.003      ; 1.369      ;
; -0.334 ; vga640x480:vga|hc[1] ; vga640x480:vga|vc[5] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.003      ; 1.369      ;
; -0.334 ; vga640x480:vga|hc[1] ; vga640x480:vga|vc[3] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.003      ; 1.369      ;
; -0.317 ; vga640x480:vga|vc[1] ; vga640x480:vga|vc[8] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.003      ; 1.352      ;
; -0.303 ; vga640x480:vga|vc[2] ; vga640x480:vga|vc[8] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.000      ; 1.335      ;
; -0.291 ; vga640x480:vga|vc[8] ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; -0.003     ; 1.320      ;
; -0.291 ; vga640x480:vga|vc[8] ; vga640x480:vga|vc[5] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; -0.003     ; 1.320      ;
; -0.291 ; vga640x480:vga|vc[8] ; vga640x480:vga|vc[3] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; -0.003     ; 1.320      ;
; -0.289 ; vga640x480:vga|vc[8] ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.000      ; 1.321      ;
; -0.289 ; vga640x480:vga|vc[8] ; vga640x480:vga|vc[2] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.000      ; 1.321      ;
; -0.289 ; vga640x480:vga|vc[8] ; vga640x480:vga|vc[4] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.000      ; 1.321      ;
; -0.289 ; vga640x480:vga|vc[8] ; vga640x480:vga|vc[6] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.000      ; 1.321      ;
; -0.289 ; vga640x480:vga|vc[8] ; vga640x480:vga|vc[7] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.000      ; 1.321      ;
; -0.289 ; vga640x480:vga|vc[8] ; vga640x480:vga|vc[8] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.000      ; 1.321      ;
; -0.289 ; vga640x480:vga|vc[8] ; vga640x480:vga|vc[9] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.000      ; 1.321      ;
; -0.288 ; vga640x480:vga|vc[1] ; vga640x480:vga|vc[7] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.003      ; 1.323      ;
; -0.281 ; vga640x480:vga|vc[7] ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; -0.003     ; 1.310      ;
; -0.281 ; vga640x480:vga|vc[7] ; vga640x480:vga|vc[5] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; -0.003     ; 1.310      ;
; -0.281 ; vga640x480:vga|vc[7] ; vga640x480:vga|vc[3] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; -0.003     ; 1.310      ;
; -0.279 ; vga640x480:vga|hc[5] ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 1.317      ;
; -0.279 ; vga640x480:vga|hc[5] ; vga640x480:vga|vc[2] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 1.317      ;
; -0.279 ; vga640x480:vga|hc[5] ; vga640x480:vga|vc[4] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 1.317      ;
; -0.279 ; vga640x480:vga|hc[5] ; vga640x480:vga|vc[6] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 1.317      ;
; -0.279 ; vga640x480:vga|hc[5] ; vga640x480:vga|vc[7] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 1.317      ;
; -0.279 ; vga640x480:vga|hc[5] ; vga640x480:vga|vc[8] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 1.317      ;
; -0.279 ; vga640x480:vga|hc[5] ; vga640x480:vga|vc[9] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 1.317      ;
; -0.279 ; vga640x480:vga|vc[7] ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.000      ; 1.311      ;
; -0.279 ; vga640x480:vga|vc[7] ; vga640x480:vga|vc[2] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.000      ; 1.311      ;
; -0.279 ; vga640x480:vga|vc[7] ; vga640x480:vga|vc[4] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.000      ; 1.311      ;
; -0.279 ; vga640x480:vga|vc[7] ; vga640x480:vga|vc[6] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.000      ; 1.311      ;
; -0.279 ; vga640x480:vga|vc[7] ; vga640x480:vga|vc[7] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.000      ; 1.311      ;
; -0.279 ; vga640x480:vga|vc[7] ; vga640x480:vga|vc[8] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.000      ; 1.311      ;
; -0.279 ; vga640x480:vga|vc[7] ; vga640x480:vga|vc[9] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.000      ; 1.311      ;
; -0.275 ; vga640x480:vga|hc[4] ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.003      ; 1.310      ;
; -0.275 ; vga640x480:vga|hc[4] ; vga640x480:vga|vc[5] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.003      ; 1.310      ;
; -0.275 ; vga640x480:vga|hc[4] ; vga640x480:vga|vc[3] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.003      ; 1.310      ;
; -0.274 ; vga640x480:vga|vc[2] ; vga640x480:vga|vc[7] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.000      ; 1.306      ;
; -0.271 ; vga640x480:vga|hc[3] ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 1.309      ;
; -0.271 ; vga640x480:vga|hc[3] ; vga640x480:vga|vc[2] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 1.309      ;
; -0.271 ; vga640x480:vga|hc[3] ; vga640x480:vga|vc[4] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 1.309      ;
; -0.271 ; vga640x480:vga|hc[3] ; vga640x480:vga|vc[6] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 1.309      ;
; -0.271 ; vga640x480:vga|hc[3] ; vga640x480:vga|vc[7] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 1.309      ;
; -0.271 ; vga640x480:vga|hc[3] ; vga640x480:vga|vc[8] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 1.309      ;
; -0.271 ; vga640x480:vga|hc[3] ; vga640x480:vga|vc[9] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.006      ; 1.309      ;
; -0.259 ; vga640x480:vga|vc[0] ; vga640x480:vga|vc[2] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.000      ; 1.291      ;
; -0.258 ; vga640x480:vga|hc[7] ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.003      ; 1.293      ;
; -0.258 ; vga640x480:vga|hc[7] ; vga640x480:vga|vc[5] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.003      ; 1.293      ;
; -0.258 ; vga640x480:vga|hc[7] ; vga640x480:vga|vc[3] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 1.000        ; 0.003      ; 1.293      ;
+--------+----------------------+----------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Clock'                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                                                                                                                              ; Launch Clock                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+
; -1.715 ; OV7670Read:OV7670|clockDIV:CamClock|state.01   ; OV7670Read:OV7670|clockDIV:CamClock|state.01                                                                                                         ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 1.789      ; 0.367      ;
; -1.552 ; OV7670Read:OV7670|clockDIV:CamClock|state.01   ; OV7670Read:OV7670|clockDIV:CamClock|state.10                                                                                                         ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 1.789      ; 0.530      ;
; -1.215 ; OV7670Read:OV7670|clockDIV:CamClock|state.01   ; OV7670Read:OV7670|clockDIV:CamClock|state.01                                                                                                         ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; -0.500       ; 1.789      ; 0.367      ;
; -1.052 ; OV7670Read:OV7670|clockDIV:CamClock|state.01   ; OV7670Read:OV7670|clockDIV:CamClock|state.10                                                                                                         ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; -0.500       ; 1.789      ; 0.530      ;
; 0.215  ; OV7670Read:OV7670|clockDIV:CamClock|counter[0] ; OV7670Read:OV7670|clockDIV:CamClock|counter[0]                                                                                                       ; Clock                                        ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; OV7670Read:OV7670|clockDIV:CamClock|state.10   ; OV7670Read:OV7670|clockDIV:CamClock|state.10                                                                                                         ; Clock                                        ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; OV7670Read:OV7670|CurrentReadBuffer            ; OV7670Read:OV7670|CurrentReadBuffer                                                                                                                  ; Clock                                        ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.237  ; OV7670Read:OV7670|clockDIV:CamClock|state.00   ; OV7670Read:OV7670|clockDIV:CamClock|counter[0]                                                                                                       ; Clock                                        ; Clock       ; 0.000        ; 0.000      ; 0.389      ;
; 0.243  ; OV7670Read:OV7670|clockDIV:CamClock|counter[0] ; OV7670Read:OV7670|clockDIV:CamClock|state.10                                                                                                         ; Clock                                        ; Clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.245  ; OV7670Read:OV7670|clockDIV:CamClock|counter[0] ; OV7670Read:OV7670|clockDIV:CamClock|state.01                                                                                                         ; Clock                                        ; Clock       ; 0.000        ; 0.000      ; 0.397      ;
; 0.358  ; OV7670Read:OV7670|clockDIV:CamClock|state.10   ; OV7670Read:OV7670|clockDIV:CamClock|state.01                                                                                                         ; Clock                                        ; Clock       ; 0.000        ; 0.000      ; 0.510      ;
; 0.494  ; vga640x480:vga|hc[2]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a41~porta_address_reg2 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.212      ; 0.844      ;
; 0.498  ; vga640x480:vga|hc[0]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a73~porta_address_reg0 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.205      ; 0.841      ;
; 0.506  ; vga640x480:vga|hc[3]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a41~porta_address_reg3 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.212      ; 0.856      ;
; 0.514  ; vga640x480:vga|hc[0]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a41~porta_address_reg0 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.212      ; 0.864      ;
; 0.515  ; vga640x480:vga|hc[0]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a13~porta_address_reg0 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.219      ; 0.872      ;
; 0.521  ; vga640x480:vga|hc[2]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a13~porta_address_reg2 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.219      ; 0.878      ;
; 0.523  ; vga640x480:vga|hc[0]                           ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a30~porta_address_reg0 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.223      ; 0.884      ;
; 0.525  ; vga640x480:vga|hc[2]                           ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a30~porta_address_reg2 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.223      ; 0.886      ;
; 0.526  ; vga640x480:vga|hc[0]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a37~porta_address_reg0 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.187      ; 0.851      ;
; 0.532  ; vga640x480:vga|hc[1]                           ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a7~porta_address_reg1  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.196      ; 0.866      ;
; 0.540  ; vga640x480:vga|hc[9]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|address_reg_a[6]                 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.138      ; 0.830      ;
; 0.547  ; vga640x480:vga|hc[0]                           ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a73~porta_address_reg0 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.177      ; 0.862      ;
; 0.553  ; vga640x480:vga|hc[2]                           ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a73~porta_address_reg2 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.177      ; 0.868      ;
; 0.566  ; vga640x480:vga|hc[0]                           ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a33~porta_address_reg0 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.164      ; 0.868      ;
; 0.579  ; vga640x480:vga|hc[3]                           ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a33~porta_address_reg3 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.164      ; 0.881      ;
; 0.579  ; OV7670Read:OV7670|CurrentBuffer                ; OV7670Read:OV7670|CurrentReadBuffer                                                                                                                  ; CAM_PCLK                                     ; Clock       ; 0.000        ; -0.323     ; 0.408      ;
; 0.584  ; vga640x480:vga|hc[2]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a6~porta_address_reg2  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.211      ; 0.933      ;
; 0.622  ; vga640x480:vga|hc[8]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|address_reg_a[6]                 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.138      ; 0.912      ;
; 0.628  ; vga640x480:vga|hc[3]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a60~porta_address_reg3 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.227      ; 0.993      ;
; 0.630  ; vga640x480:vga|hc[3]                           ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a13~porta_address_reg3 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.230      ; 0.998      ;
; 0.642  ; vga640x480:vga|hc[2]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a44~porta_address_reg2 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.234      ; 1.014      ;
; 0.645  ; vga640x480:vga|hc[3]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a26~porta_address_reg3 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.232      ; 1.015      ;
; 0.646  ; vga640x480:vga|hc[0]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a60~porta_address_reg0 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.227      ; 1.011      ;
; 0.656  ; vga640x480:vga|hc[2]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a26~porta_address_reg2 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.232      ; 1.026      ;
; 0.660  ; vga640x480:vga|hc[9]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|address_reg_a[2]                 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.138      ; 0.950      ;
; 0.660  ; vga640x480:vga|hc[9]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|address_reg_a[3]                 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.138      ; 0.950      ;
; 0.661  ; vga640x480:vga|hc[9]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|address_reg_a[0]                 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.138      ; 0.951      ;
; 0.661  ; vga640x480:vga|hc[9]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|address_reg_a[1]                 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.138      ; 0.951      ;
; 0.668  ; vga640x480:vga|hc[0]                           ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a7~porta_address_reg0  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.196      ; 1.002      ;
; 0.669  ; vga640x480:vga|hc[2]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a73~porta_address_reg2 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.205      ; 1.012      ;
; 0.673  ; vga640x480:vga|hc[0]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a65~porta_address_reg0 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.179      ; 0.990      ;
; 0.675  ; vga640x480:vga|hc[0]                           ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a13~porta_address_reg0 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.230      ; 1.043      ;
; 0.675  ; vga640x480:vga|hc[2]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a65~porta_address_reg2 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.179      ; 0.992      ;
; 0.676  ; vga640x480:vga|hc[3]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a65~porta_address_reg3 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.179      ; 0.993      ;
; 0.680  ; vga640x480:vga|hc[2]                           ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a41~porta_address_reg2 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.215      ; 1.033      ;
; 0.684  ; vga640x480:vga|hc[3]                           ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~porta_address_reg3  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.194      ; 1.016      ;
; 0.685  ; vga640x480:vga|hc[2]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a59~porta_address_reg2 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.206      ; 1.029      ;
; 0.685  ; vga640x480:vga|hc[2]                           ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a7~porta_address_reg2  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.196      ; 1.019      ;
; 0.685  ; vga640x480:vga|hc[5]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|address_reg_a[6]                 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.138      ; 0.975      ;
; 0.692  ; vga640x480:vga|hc[3]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a73~porta_address_reg3 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.205      ; 1.035      ;
; 0.694  ; vga640x480:vga|hc[3]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a37~porta_address_reg3 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.187      ; 1.019      ;
; 0.695  ; vga640x480:vga|hc[3]                           ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a7~porta_address_reg3  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.196      ; 1.029      ;
; 0.697  ; vga640x480:vga|hc[1]                           ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a73~porta_address_reg1 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.177      ; 1.012      ;
; 0.704  ; vga640x480:vga|hc[2]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a37~porta_address_reg2 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.187      ; 1.029      ;
; 0.716  ; vga640x480:vga|hc[3]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a59~porta_address_reg3 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.206      ; 1.060      ;
; 0.724  ; vga640x480:vga|hc[2]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a55~porta_address_reg2 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.203      ; 1.065      ;
; 0.726  ; vga640x480:vga|vc[9]                           ; OV7670Read:OV7670|CurrentReadBuffer                                                                                                                  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.163      ; 1.041      ;
; 0.738  ; vga640x480:vga|hc[2]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a47~porta_address_reg2 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.220      ; 1.096      ;
; 0.740  ; vga640x480:vga|hc[1]                           ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a33~porta_address_reg1 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.164      ; 1.042      ;
; 0.742  ; vga640x480:vga|hc[8]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|address_reg_a[2]                 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.138      ; 1.032      ;
; 0.742  ; vga640x480:vga|hc[8]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|address_reg_a[3]                 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.138      ; 1.032      ;
; 0.743  ; vga640x480:vga|hc[8]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|address_reg_a[0]                 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.138      ; 1.033      ;
; 0.743  ; vga640x480:vga|hc[8]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|address_reg_a[1]                 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.138      ; 1.033      ;
; 0.743  ; vga640x480:vga|hc[6]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|address_reg_a[6]                 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.138      ; 1.033      ;
; 0.748  ; vga640x480:vga|hc[9]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|address_reg_a[5]                 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.138      ; 1.038      ;
; 0.749  ; vga640x480:vga|hc[9]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|address_reg_a[4]                 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.138      ; 1.039      ;
; 0.751  ; vga640x480:vga|hc[3]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a29~porta_address_reg3 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.234      ; 1.123      ;
; 0.751  ; vga640x480:vga|hc[2]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a63~porta_address_reg2 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.192      ; 1.081      ;
; 0.753  ; vga640x480:vga|hc[2]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a33~porta_address_reg2 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.228      ; 1.119      ;
; 0.756  ; vga640x480:vga|hc[3]                           ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a30~porta_address_reg3 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.223      ; 1.117      ;
; 0.757  ; vga640x480:vga|hc[1]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~porta_address_reg1 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.216      ; 1.111      ;
; 0.760  ; vga640x480:vga|hc[0]                           ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a67~porta_address_reg0 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.197      ; 1.095      ;
; 0.768  ; vga640x480:vga|hc[3]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a13~porta_address_reg3 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.219      ; 1.125      ;
; 0.769  ; vga640x480:vga|hc[2]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a58~porta_address_reg2 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.179      ; 1.086      ;
; 0.773  ; vga640x480:vga|hc[2]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a29~porta_address_reg2 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.234      ; 1.145      ;
; 0.779  ; vga640x480:vga|hc[2]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a66~porta_address_reg2 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.184      ; 1.101      ;
; 0.780  ; vga640x480:vga|hc[2]                           ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a19~porta_address_reg2 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.239      ; 1.157      ;
; 0.786  ; vga640x480:vga|hc[0]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a26~porta_address_reg0 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.232      ; 1.156      ;
; 0.802  ; vga640x480:vga|hc[2]                           ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a49~porta_address_reg2 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.225      ; 1.165      ;
; 0.805  ; vga640x480:vga|hc[5]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|address_reg_a[2]                 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.138      ; 1.095      ;
; 0.805  ; vga640x480:vga|hc[5]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|address_reg_a[3]                 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.138      ; 1.095      ;
; 0.806  ; vga640x480:vga|hc[2]                           ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a55~porta_address_reg2 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.241      ; 1.185      ;
; 0.806  ; vga640x480:vga|hc[5]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|address_reg_a[0]                 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.138      ; 1.096      ;
; 0.806  ; vga640x480:vga|hc[5]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|address_reg_a[1]                 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.138      ; 1.096      ;
; 0.807  ; vga640x480:vga|hc[2]                           ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a24~porta_address_reg2 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.235      ; 1.180      ;
; 0.808  ; vga640x480:vga|hc[0]                           ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a4~porta_address_reg0  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.234      ; 1.180      ;
; 0.809  ; vga640x480:vga|hc[2]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a27~porta_address_reg2 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.233      ; 1.180      ;
; 0.810  ; vga640x480:vga|hc[2]                           ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a43~porta_address_reg2 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.247      ; 1.195      ;
; 0.814  ; vga640x480:vga|hc[2]                           ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a4~porta_address_reg2  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.234      ; 1.186      ;
; 0.815  ; vga640x480:vga|hc[2]                           ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~porta_address_reg2  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.194      ; 1.147      ;
; 0.817  ; vga640x480:vga|hc[7]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|address_reg_a[6]                 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.138      ; 1.107      ;
; 0.818  ; vga640x480:vga|hc[5]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a73~porta_address_reg6 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.205      ; 1.161      ;
; 0.819  ; vga640x480:vga|hc[0]                           ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a24~porta_address_reg0 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.235      ; 1.192      ;
; 0.820  ; vga640x480:vga|hc[3]                           ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a26~porta_address_reg3 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.228      ; 1.186      ;
; 0.821  ; vga640x480:vga|hc[2]                           ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a9~porta_address_reg2  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.231      ; 1.190      ;
; 0.821  ; vga640x480:vga|hc[4]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|address_reg_a[6]                 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.138      ; 1.111      ;
; 0.825  ; vga640x480:vga|hc[1]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a59~porta_address_reg1 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.206      ; 1.169      ;
; 0.827  ; vga640x480:vga|hc[0]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a27~porta_address_reg0 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.233      ; 1.198      ;
; 0.830  ; vga640x480:vga|hc[8]                           ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|address_reg_a[5]                 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock       ; 0.000        ; 0.138      ; 1.120      ;
+--------+------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CAM_PCLK'                                                                                                                                                                                                                                        ;
+--------+-----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.642 ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a49~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.104      ; 0.600      ;
; -0.552 ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a18~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.013      ; 0.599      ;
; -0.537 ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a23~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.013      ; 0.614      ;
; -0.517 ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a66~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.002      ; 0.623      ;
; -0.504 ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a34~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 0.987      ; 0.621      ;
; -0.467 ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a3~portb_datain_reg0    ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.107      ; 0.778      ;
; -0.464 ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a51~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.079      ; 0.753      ;
; -0.463 ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.073      ; 0.748      ;
; -0.454 ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a57~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.105      ; 0.789      ;
; -0.453 ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a17~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.077      ; 0.762      ;
; -0.430 ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a64~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.059      ; 0.767      ;
; -0.354 ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a22~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.092      ; 0.876      ;
; -0.330 ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a70~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.050      ; 0.858      ;
; -0.310 ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a38~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.090      ; 0.918      ;
; -0.271 ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a62~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.038      ; 0.905      ;
; -0.265 ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a24~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.060      ; 0.933      ;
; -0.263 ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a39~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.031      ; 0.906      ;
; -0.261 ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a59~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.158      ; 1.035      ;
; -0.250 ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a74~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.056      ; 0.944      ;
; -0.237 ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.019      ; 0.920      ;
; -0.203 ; OV7670Read:OV7670|Count[11] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a41~portb_address_reg11 ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 0.793      ; 0.728      ;
; -0.184 ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a57~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.001      ; 0.955      ;
; -0.159 ; OV7670Read:OV7670|Count[10] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a18~portb_address_reg10 ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 0.631      ; 0.610      ;
; -0.152 ; OV7670Read:OV7670|Count[9]  ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a18~portb_address_reg9  ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 0.631      ; 0.617      ;
; -0.148 ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a53~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.112      ; 1.102      ;
; -0.133 ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a19~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.075      ; 1.080      ;
; -0.128 ; OV7670Read:OV7670|Count[6]  ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a41~portb_address_reg6  ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 0.737      ; 0.747      ;
; -0.120 ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a49~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.157      ; 1.175      ;
; -0.113 ; OV7670Read:OV7670|Count[8]  ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a41~portb_address_reg8  ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 0.737      ; 0.762      ;
; -0.077 ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a65~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 0.971      ; 1.032      ;
; -0.072 ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a53~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.065      ; 1.131      ;
; -0.066 ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a28~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.042      ; 1.114      ;
; -0.042 ; OV7670Read:OV7670|Count[11] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a37~portb_address_reg11 ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 0.683      ; 0.779      ;
; -0.034 ; OV7670Read:OV7670|Count[11] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a13~portb_address_reg11 ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 0.652      ; 0.756      ;
; -0.030 ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a41~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.053      ; 1.161      ;
; -0.026 ; OV7670Read:OV7670|Count[5]  ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a41~portb_address_reg5  ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 0.737      ; 0.849      ;
; -0.015 ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~portb_datain_reg0    ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.044      ; 1.167      ;
; -0.015 ; OV7670Read:OV7670|Count[11] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a73~portb_address_reg11 ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 0.625      ; 0.748      ;
; -0.007 ; OV7670Read:OV7670|Count[5]  ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a37~portb_address_reg5  ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 0.627      ; 0.758      ;
; -0.002 ; OV7670Read:OV7670|Count[11] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a60~portb_address_reg11 ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 0.642      ; 0.778      ;
; 0.002  ; OV7670Read:OV7670|Count[8]  ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a37~portb_address_reg8  ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 0.627      ; 0.767      ;
; 0.009  ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a54~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.175      ; 1.322      ;
; 0.010  ; OV7670Read:OV7670|Count[4]  ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a73~portb_address_reg4  ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 0.569      ; 0.717      ;
; 0.016  ; OV7670Read:OV7670|Count[11] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a13~portb_address_reg11 ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 0.626      ; 0.780      ;
; 0.018  ; OV7670Read:OV7670|Count[0]  ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a31~portb_address_reg0  ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 0.474      ; 0.630      ;
; 0.022  ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a43~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.168      ; 1.328      ;
; 0.026  ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a50~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 0.988      ; 1.152      ;
; 0.027  ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a40~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.110      ; 1.275      ;
; 0.027  ; OV7670Read:OV7670|Count[6]  ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a33~portb_address_reg6  ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 0.600      ; 0.765      ;
; 0.027  ; OV7670Read:OV7670|Count[11] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a7~portb_address_reg11  ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 0.609      ; 0.774      ;
; 0.027  ; OV7670Read:OV7670|Count[5]  ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a73~portb_address_reg5  ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 0.569      ; 0.734      ;
; 0.029  ; OV7670Read:OV7670|Count[6]  ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a13~portb_address_reg6  ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 0.596      ; 0.763      ;
; 0.034  ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a74~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.124      ; 1.296      ;
; 0.036  ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a68~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.185      ; 1.359      ;
; 0.038  ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a33~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.130      ; 1.306      ;
; 0.042  ; OV7670Read:OV7670|Count[5]  ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a30~portb_address_reg5  ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 0.591      ; 0.771      ;
; 0.047  ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a46~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.090      ; 1.275      ;
; 0.048  ; OV7670Read:OV7670|Count[6]  ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a30~portb_address_reg6  ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 0.591      ; 0.777      ;
; 0.056  ; OV7670Read:OV7670|Count[2]  ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a31~portb_address_reg2  ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 0.474      ; 0.668      ;
; 0.056  ; OV7670Read:OV7670|Count[8]  ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a33~portb_address_reg8  ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 0.600      ; 0.794      ;
; 0.057  ; OV7670Read:OV7670|Count[5]  ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a7~portb_address_reg5   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 0.553      ; 0.748      ;
; 0.063  ; OV7670Read:OV7670|Count[8]  ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a7~portb_address_reg8   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 0.553      ; 0.754      ;
; 0.065  ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a59~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.165      ; 1.368      ;
; 0.066  ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a34~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.001      ; 1.205      ;
; 0.066  ; OV7670Read:OV7670|Count[6]  ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a73~portb_address_reg6  ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 0.569      ; 0.773      ;
; 0.073  ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a4~portb_datain_reg0    ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 0.971      ; 1.182      ;
; 0.075  ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a15~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.048      ; 1.261      ;
; 0.075  ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a35~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.042      ; 1.255      ;
; 0.077  ; OV7670Read:OV7670|Count[8]  ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a30~portb_address_reg8  ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 0.591      ; 0.806      ;
; 0.079  ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a7~portb_datain_reg0    ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.083      ; 1.300      ;
; 0.080  ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.077      ; 1.295      ;
; 0.082  ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a18~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.105      ; 1.325      ;
; 0.083  ; OV7670Read:OV7670|Count[7]  ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a41~portb_address_reg7  ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 0.737      ; 0.958      ;
; 0.085  ; OV7670Read:OV7670|Count[8]  ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a60~portb_address_reg8  ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 0.586      ; 0.809      ;
; 0.091  ; OV7670Read:OV7670|Count[0]  ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a72~portb_address_reg0  ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 0.550      ; 0.779      ;
; 0.091  ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a60~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.116      ; 1.345      ;
; 0.093  ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a41~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.267      ; 1.498      ;
; 0.096  ; OV7670Read:OV7670|Count[11] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a30~portb_address_reg11 ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 0.647      ; 0.881      ;
; 0.101  ; OV7670Read:OV7670|Count[2]  ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a37~portb_address_reg2  ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 0.627      ; 0.866      ;
; 0.101  ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a67~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.095      ; 1.334      ;
; 0.104  ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a3~portb_datain_reg0    ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.095      ; 1.337      ;
; 0.105  ; OV7670Read:OV7670|Count[9]  ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a33~portb_address_reg9  ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 0.656      ; 0.899      ;
; 0.106  ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a35~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.083      ; 1.327      ;
; 0.107  ; OV7670Read:OV7670|Count[3]  ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a18~portb_address_reg3  ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 0.575      ; 0.820      ;
; 0.115  ; OV7670Read:OV7670|Count[10] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a72~portb_address_reg10 ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 0.606      ; 0.859      ;
; 0.118  ; OV7670Read:OV7670|Count[6]  ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a37~portb_address_reg6  ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 0.627      ; 0.883      ;
; 0.120  ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a26~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.105      ; 1.363      ;
; 0.120  ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a4~portb_datain_reg0    ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.055      ; 1.313      ;
; 0.125  ; OV7670Read:OV7670|Count[11] ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a72~portb_address_reg11 ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 0.606      ; 0.869      ;
; 0.129  ; OV7670Read:OV7670|Count[5]  ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a13~portb_address_reg5  ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 0.596      ; 0.863      ;
; 0.133  ; OV7670Read:OV7670|Count[1]  ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a37~portb_address_reg1  ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 0.627      ; 0.898      ;
; 0.135  ; OV7670Read:OV7670|Count[3]  ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a5~portb_address_reg3   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 0.486      ; 0.759      ;
; 0.136  ; OV7670Read:OV7670|Count[8]  ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a31~portb_address_reg8  ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 0.474      ; 0.748      ;
; 0.136  ; OV7670Read:OV7670|Count[3]  ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a33~portb_address_reg3  ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 0.600      ; 0.874      ;
; 0.138  ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a52~portb_datain_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.076      ; 1.352      ;
; 0.142  ; OV7670Read:OV7670|Count[4]  ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a67~portb_address_reg4  ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 0.487      ; 0.767      ;
; 0.143  ; OV7670Read:OV7670|Count[0]  ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a5~portb_address_reg0   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 0.486      ; 0.767      ;
; 0.145  ; OV7670Read:OV7670|DataIn[7] ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a8~portb_datain_reg0    ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 1.133      ; 1.416      ;
; 0.151  ; OV7670Read:OV7670|Count[2]  ; OV7670Read:OV7670|OV7670RAM:Buffer1|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a7~portb_address_reg2   ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 0.553      ; 0.842      ;
; 0.152  ; OV7670Read:OV7670|Count[5]  ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a60~portb_address_reg5  ; CAM_PCLK     ; CAM_PCLK    ; 0.000        ; 0.586      ; 0.876      ;
+--------+-----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'OV7670Read:OV7670|clockDIV:CamClock|state.01'                                                                                                                            ;
+-------+----------------------+----------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node            ; To Node              ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------+----------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.261 ; vga640x480:vga|hc[9] ; vga640x480:vga|hc[9] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.413      ;
; 0.363 ; vga640x480:vga|hc[3] ; vga640x480:vga|hc[3] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; vga640x480:vga|hc[5] ; vga640x480:vga|hc[5] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; vga640x480:vga|vc[1] ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; vga640x480:vga|vc[5] ; vga640x480:vga|vc[5] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; vga640x480:vga|hc[1] ; vga640x480:vga|hc[1] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.517      ;
; 0.367 ; vga640x480:vga|vc[3] ; vga640x480:vga|vc[3] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.519      ;
; 0.373 ; vga640x480:vga|hc[7] ; vga640x480:vga|hc[7] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.525      ;
; 0.375 ; vga640x480:vga|hc[8] ; vga640x480:vga|hc[8] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; vga640x480:vga|hc[0] ; vga640x480:vga|hc[0] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.528      ;
; 0.381 ; vga640x480:vga|hc[6] ; vga640x480:vga|hc[6] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.533      ;
; 0.439 ; vga640x480:vga|hc[2] ; vga640x480:vga|hc[2] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.591      ;
; 0.440 ; vga640x480:vga|hc[4] ; vga640x480:vga|hc[4] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.592      ;
; 0.501 ; vga640x480:vga|hc[3] ; vga640x480:vga|hc[4] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.653      ;
; 0.502 ; vga640x480:vga|hc[5] ; vga640x480:vga|hc[6] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.654      ;
; 0.511 ; vga640x480:vga|hc[7] ; vga640x480:vga|hc[8] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.663      ;
; 0.513 ; vga640x480:vga|hc[8] ; vga640x480:vga|hc[9] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.665      ;
; 0.516 ; vga640x480:vga|hc[0] ; vga640x480:vga|hc[1] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.668      ;
; 0.521 ; vga640x480:vga|hc[6] ; vga640x480:vga|hc[7] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.673      ;
; 0.536 ; vga640x480:vga|hc[3] ; vga640x480:vga|hc[5] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.688      ;
; 0.537 ; vga640x480:vga|hc[5] ; vga640x480:vga|hc[7] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.689      ;
; 0.540 ; vga640x480:vga|vc[3] ; vga640x480:vga|vc[5] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.692      ;
; 0.546 ; vga640x480:vga|hc[7] ; vga640x480:vga|hc[9] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.698      ;
; 0.556 ; vga640x480:vga|hc[6] ; vga640x480:vga|hc[8] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.708      ;
; 0.558 ; vga640x480:vga|hc[1] ; vga640x480:vga|hc[2] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.710      ;
; 0.571 ; vga640x480:vga|hc[3] ; vga640x480:vga|hc[6] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.723      ;
; 0.572 ; vga640x480:vga|hc[5] ; vga640x480:vga|hc[8] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.724      ;
; 0.577 ; vga640x480:vga|hc[2] ; vga640x480:vga|hc[3] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.729      ;
; 0.578 ; vga640x480:vga|vc[2] ; vga640x480:vga|vc[3] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; -0.003     ; 0.727      ;
; 0.578 ; vga640x480:vga|hc[4] ; vga640x480:vga|hc[5] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.730      ;
; 0.591 ; vga640x480:vga|vc[4] ; vga640x480:vga|vc[5] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; -0.003     ; 0.740      ;
; 0.591 ; vga640x480:vga|hc[6] ; vga640x480:vga|hc[9] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.743      ;
; 0.592 ; vga640x480:vga|vc[1] ; vga640x480:vga|vc[3] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.744      ;
; 0.593 ; vga640x480:vga|hc[1] ; vga640x480:vga|hc[3] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.745      ;
; 0.606 ; vga640x480:vga|hc[3] ; vga640x480:vga|hc[7] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.758      ;
; 0.607 ; vga640x480:vga|hc[5] ; vga640x480:vga|hc[9] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.759      ;
; 0.610 ; vga640x480:vga|hc[0] ; vga640x480:vga|hc[2] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.762      ;
; 0.612 ; vga640x480:vga|hc[2] ; vga640x480:vga|hc[4] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.764      ;
; 0.613 ; vga640x480:vga|hc[4] ; vga640x480:vga|hc[6] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.765      ;
; 0.614 ; vga640x480:vga|vc[0] ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; -0.003     ; 0.763      ;
; 0.628 ; vga640x480:vga|hc[1] ; vga640x480:vga|hc[4] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.780      ;
; 0.641 ; vga640x480:vga|hc[3] ; vga640x480:vga|hc[8] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.793      ;
; 0.645 ; vga640x480:vga|hc[0] ; vga640x480:vga|hc[3] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.797      ;
; 0.647 ; vga640x480:vga|hc[2] ; vga640x480:vga|hc[5] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.799      ;
; 0.648 ; vga640x480:vga|vc[2] ; vga640x480:vga|vc[5] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; -0.003     ; 0.797      ;
; 0.648 ; vga640x480:vga|hc[4] ; vga640x480:vga|hc[7] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.800      ;
; 0.662 ; vga640x480:vga|vc[1] ; vga640x480:vga|vc[5] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.814      ;
; 0.663 ; vga640x480:vga|hc[1] ; vga640x480:vga|hc[5] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.815      ;
; 0.673 ; vga640x480:vga|vc[9] ; vga640x480:vga|vc[9] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.825      ;
; 0.676 ; vga640x480:vga|hc[3] ; vga640x480:vga|hc[9] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.828      ;
; 0.680 ; vga640x480:vga|hc[0] ; vga640x480:vga|hc[4] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.832      ;
; 0.682 ; vga640x480:vga|hc[2] ; vga640x480:vga|hc[6] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.834      ;
; 0.683 ; vga640x480:vga|hc[4] ; vga640x480:vga|hc[8] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.835      ;
; 0.698 ; vga640x480:vga|hc[1] ; vga640x480:vga|hc[6] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.850      ;
; 0.715 ; vga640x480:vga|hc[0] ; vga640x480:vga|hc[5] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.867      ;
; 0.717 ; vga640x480:vga|hc[2] ; vga640x480:vga|hc[7] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.869      ;
; 0.718 ; vga640x480:vga|hc[4] ; vga640x480:vga|hc[9] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.870      ;
; 0.733 ; vga640x480:vga|hc[1] ; vga640x480:vga|hc[7] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.885      ;
; 0.741 ; vga640x480:vga|hc[9] ; vga640x480:vga|hc[0] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.893      ;
; 0.741 ; vga640x480:vga|hc[9] ; vga640x480:vga|hc[1] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.893      ;
; 0.741 ; vga640x480:vga|hc[9] ; vga640x480:vga|hc[2] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.893      ;
; 0.741 ; vga640x480:vga|hc[9] ; vga640x480:vga|hc[3] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.893      ;
; 0.741 ; vga640x480:vga|hc[9] ; vga640x480:vga|hc[4] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.893      ;
; 0.741 ; vga640x480:vga|hc[9] ; vga640x480:vga|hc[6] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.893      ;
; 0.741 ; vga640x480:vga|hc[9] ; vga640x480:vga|hc[7] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.893      ;
; 0.741 ; vga640x480:vga|hc[9] ; vga640x480:vga|hc[8] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.893      ;
; 0.741 ; vga640x480:vga|hc[9] ; vga640x480:vga|hc[5] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.893      ;
; 0.742 ; vga640x480:vga|hc[6] ; vga640x480:vga|hc[0] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.894      ;
; 0.742 ; vga640x480:vga|hc[6] ; vga640x480:vga|hc[1] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.894      ;
; 0.742 ; vga640x480:vga|hc[6] ; vga640x480:vga|hc[2] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.894      ;
; 0.742 ; vga640x480:vga|hc[6] ; vga640x480:vga|hc[3] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.894      ;
; 0.742 ; vga640x480:vga|hc[6] ; vga640x480:vga|hc[4] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.894      ;
; 0.742 ; vga640x480:vga|hc[6] ; vga640x480:vga|hc[5] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.894      ;
; 0.743 ; vga640x480:vga|vc[0] ; vga640x480:vga|vc[3] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; -0.003     ; 0.892      ;
; 0.745 ; vga640x480:vga|vc[9] ; vga640x480:vga|vc[0] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.897      ;
; 0.745 ; vga640x480:vga|vc[9] ; vga640x480:vga|vc[2] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.897      ;
; 0.745 ; vga640x480:vga|vc[9] ; vga640x480:vga|vc[4] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.897      ;
; 0.745 ; vga640x480:vga|vc[9] ; vga640x480:vga|vc[6] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.897      ;
; 0.745 ; vga640x480:vga|vc[9] ; vga640x480:vga|vc[7] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.897      ;
; 0.745 ; vga640x480:vga|vc[9] ; vga640x480:vga|vc[8] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.897      ;
; 0.747 ; vga640x480:vga|vc[9] ; vga640x480:vga|vc[1] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; -0.003     ; 0.896      ;
; 0.747 ; vga640x480:vga|vc[9] ; vga640x480:vga|vc[5] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; -0.003     ; 0.896      ;
; 0.747 ; vga640x480:vga|vc[9] ; vga640x480:vga|vc[3] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; -0.003     ; 0.896      ;
; 0.750 ; vga640x480:vga|hc[0] ; vga640x480:vga|hc[6] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.902      ;
; 0.752 ; vga640x480:vga|hc[2] ; vga640x480:vga|hc[8] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.904      ;
; 0.761 ; vga640x480:vga|hc[8] ; vga640x480:vga|hc[0] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.913      ;
; 0.761 ; vga640x480:vga|hc[8] ; vga640x480:vga|hc[1] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.913      ;
; 0.761 ; vga640x480:vga|hc[8] ; vga640x480:vga|hc[2] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.913      ;
; 0.761 ; vga640x480:vga|hc[8] ; vga640x480:vga|hc[3] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.913      ;
; 0.761 ; vga640x480:vga|hc[8] ; vga640x480:vga|hc[4] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.913      ;
; 0.761 ; vga640x480:vga|hc[8] ; vga640x480:vga|hc[6] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.913      ;
; 0.761 ; vga640x480:vga|hc[8] ; vga640x480:vga|hc[7] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.913      ;
; 0.761 ; vga640x480:vga|hc[8] ; vga640x480:vga|hc[5] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.913      ;
; 0.768 ; vga640x480:vga|hc[1] ; vga640x480:vga|hc[8] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.920      ;
; 0.780 ; vga640x480:vga|vc[4] ; vga640x480:vga|vc[4] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.932      ;
; 0.785 ; vga640x480:vga|hc[0] ; vga640x480:vga|hc[7] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.937      ;
; 0.787 ; vga640x480:vga|hc[2] ; vga640x480:vga|hc[9] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.939      ;
; 0.803 ; vga640x480:vga|hc[1] ; vga640x480:vga|hc[9] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.955      ;
; 0.813 ; vga640x480:vga|vc[0] ; vga640x480:vga|vc[5] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; -0.003     ; 0.962      ;
; 0.820 ; vga640x480:vga|hc[0] ; vga640x480:vga|hc[8] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 0.000        ; 0.000      ; 0.972      ;
+-------+----------------------+----------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CAM_PCLK'                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CAM_PCLK ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~portb_address_reg2  ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Clock'                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a12~porta_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a13~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a13~porta_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a13~porta_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; Clock ; Rise       ; OV7670Read:OV7670|OV7670RAM:Buffer0|altsyncram:RAM_rtl_0|altsyncram_i7d1:auto_generated|altsyncram_lqg1:altsyncram1|ram_block2a13~porta_address_reg1  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'OV7670Read:OV7670|clockDIV:CamClock|state.01'                                                                                    ;
+--------+--------------+----------------+------------------+----------------------------------------------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                        ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+----------------------------------------------+------------+-------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|hc[0]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|hc[0]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|hc[1]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|hc[1]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|hc[2]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|hc[2]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|hc[3]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|hc[3]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|hc[4]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|hc[4]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|hc[5]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|hc[5]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|hc[6]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|hc[6]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|hc[7]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|hc[7]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|hc[8]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|hc[8]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|hc[9]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|hc[9]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|vc[0]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|vc[0]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|vc[1]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|vc[1]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|vc[2]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|vc[2]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|vc[3]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|vc[3]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|vc[4]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|vc[4]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|vc[5]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|vc[5]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|vc[6]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|vc[6]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|vc[7]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|vc[7]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|vc[8]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|vc[8]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|vc[9]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga640x480:vga|vc[9]                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; OV7670|CamClock|state.01|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; OV7670|CamClock|state.01|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; OV7670|CamClock|state.01~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; OV7670|CamClock|state.01~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; OV7670|CamClock|state.01~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; OV7670|CamClock|state.01~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|hc[0]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|hc[0]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|hc[1]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|hc[1]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|hc[2]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|hc[2]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|hc[3]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|hc[3]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|hc[4]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|hc[4]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|hc[5]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|hc[5]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|hc[6]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|hc[6]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|hc[7]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|hc[7]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|hc[8]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|hc[8]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|hc[9]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|hc[9]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|vc[0]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|vc[0]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|vc[1]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|vc[1]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|vc[2]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|vc[2]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|vc[3]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|vc[3]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|vc[4]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|vc[4]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|vc[5]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|vc[5]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|vc[6]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|vc[6]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|vc[7]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|vc[7]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|vc[8]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|vc[8]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|vc[9]|clk                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Rise       ; vga|vc[9]|clk                             ;
+--------+--------------+----------------+------------------+----------------------------------------------+------------+-------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; CAM_D[*]  ; CAM_PCLK   ; 2.050 ; 2.050 ; Rise       ; CAM_PCLK        ;
;  CAM_D[7] ; CAM_PCLK   ; 2.050 ; 2.050 ; Rise       ; CAM_PCLK        ;
; CAM_HREF  ; CAM_PCLK   ; 2.501 ; 2.501 ; Rise       ; CAM_PCLK        ;
; CAM_VSYNC ; CAM_PCLK   ; 2.726 ; 2.726 ; Rise       ; CAM_PCLK        ;
; NotReset  ; CAM_PCLK   ; 3.344 ; 3.344 ; Rise       ; CAM_PCLK        ;
; NotReset  ; Clock      ; 2.708 ; 2.708 ; Rise       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; CAM_D[*]  ; CAM_PCLK   ; -1.930 ; -1.930 ; Rise       ; CAM_PCLK        ;
;  CAM_D[7] ; CAM_PCLK   ; -1.930 ; -1.930 ; Rise       ; CAM_PCLK        ;
; CAM_HREF  ; CAM_PCLK   ; -1.988 ; -1.988 ; Rise       ; CAM_PCLK        ;
; CAM_VSYNC ; CAM_PCLK   ; -1.970 ; -1.970 ; Rise       ; CAM_PCLK        ;
; NotReset  ; CAM_PCLK   ; -2.128 ; -2.128 ; Rise       ; CAM_PCLK        ;
; NotReset  ; Clock      ; -2.464 ; -2.464 ; Rise       ; Clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                  ;
+-----------+----------------------------------------------+--------+--------+------------+----------------------------------------------+
; Data Port ; Clock Port                                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                              ;
+-----------+----------------------------------------------+--------+--------+------------+----------------------------------------------+
; VGA_B[*]  ; Clock                                        ; 12.356 ; 12.356 ; Rise       ; Clock                                        ;
;  VGA_B[0] ; Clock                                        ; 12.349 ; 12.349 ; Rise       ; Clock                                        ;
;  VGA_B[1] ; Clock                                        ; 12.356 ; 12.356 ; Rise       ; Clock                                        ;
;  VGA_B[2] ; Clock                                        ; 12.320 ; 12.320 ; Rise       ; Clock                                        ;
;  VGA_B[3] ; Clock                                        ; 12.320 ; 12.320 ; Rise       ; Clock                                        ;
;  VGA_B[4] ; Clock                                        ; 12.212 ; 12.212 ; Rise       ; Clock                                        ;
;  VGA_B[5] ; Clock                                        ; 12.222 ; 12.222 ; Rise       ; Clock                                        ;
;  VGA_B[6] ; Clock                                        ; 12.232 ; 12.232 ; Rise       ; Clock                                        ;
;  VGA_B[7] ; Clock                                        ; 12.232 ; 12.232 ; Rise       ; Clock                                        ;
;  VGA_B[8] ; Clock                                        ; 12.119 ; 12.119 ; Rise       ; Clock                                        ;
;  VGA_B[9] ; Clock                                        ; 12.119 ; 12.119 ; Rise       ; Clock                                        ;
; VGA_G[*]  ; Clock                                        ; 12.139 ; 12.139 ; Rise       ; Clock                                        ;
;  VGA_G[0] ; Clock                                        ; 11.781 ; 11.781 ; Rise       ; Clock                                        ;
;  VGA_G[1] ; Clock                                        ; 11.659 ; 11.659 ; Rise       ; Clock                                        ;
;  VGA_G[2] ; Clock                                        ; 11.669 ; 11.669 ; Rise       ; Clock                                        ;
;  VGA_G[3] ; Clock                                        ; 11.649 ; 11.649 ; Rise       ; Clock                                        ;
;  VGA_G[4] ; Clock                                        ; 11.922 ; 11.922 ; Rise       ; Clock                                        ;
;  VGA_G[5] ; Clock                                        ; 11.922 ; 11.922 ; Rise       ; Clock                                        ;
;  VGA_G[6] ; Clock                                        ; 12.028 ; 12.028 ; Rise       ; Clock                                        ;
;  VGA_G[7] ; Clock                                        ; 12.025 ; 12.025 ; Rise       ; Clock                                        ;
;  VGA_G[8] ; Clock                                        ; 12.139 ; 12.139 ; Rise       ; Clock                                        ;
;  VGA_G[9] ; Clock                                        ; 12.042 ; 12.042 ; Rise       ; Clock                                        ;
; VGA_R[*]  ; Clock                                        ; 12.069 ; 12.069 ; Rise       ; Clock                                        ;
;  VGA_R[0] ; Clock                                        ; 12.069 ; 12.069 ; Rise       ; Clock                                        ;
;  VGA_R[1] ; Clock                                        ; 11.691 ; 11.691 ; Rise       ; Clock                                        ;
;  VGA_R[2] ; Clock                                        ; 11.958 ; 11.958 ; Rise       ; Clock                                        ;
;  VGA_R[3] ; Clock                                        ; 11.679 ; 11.679 ; Rise       ; Clock                                        ;
;  VGA_R[4] ; Clock                                        ; 11.894 ; 11.894 ; Rise       ; Clock                                        ;
;  VGA_R[5] ; Clock                                        ; 11.906 ; 11.906 ; Rise       ; Clock                                        ;
;  VGA_R[6] ; Clock                                        ; 12.027 ; 12.027 ; Rise       ; Clock                                        ;
;  VGA_R[7] ; Clock                                        ; 12.036 ; 12.036 ; Rise       ; Clock                                        ;
;  VGA_R[8] ; Clock                                        ; 12.036 ; 12.036 ; Rise       ; Clock                                        ;
;  VGA_R[9] ; Clock                                        ; 11.941 ; 11.941 ; Rise       ; Clock                                        ;
; CAM_XCLK  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 3.151  ;        ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
; VGA_B[*]  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 6.447  ; 6.447  ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_B[0] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 6.440  ; 6.440  ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_B[1] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 6.447  ; 6.447  ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_B[2] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 6.411  ; 6.411  ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_B[3] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 6.411  ; 6.411  ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_B[4] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 6.303  ; 6.303  ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_B[5] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 6.313  ; 6.313  ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_B[6] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 6.323  ; 6.323  ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_B[7] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 6.323  ; 6.323  ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_B[8] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 6.210  ; 6.210  ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_B[9] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 6.210  ; 6.210  ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
; VGA_BLANK ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.442  ; 5.442  ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
; VGA_G[*]  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 6.230  ; 6.230  ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_G[0] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.872  ; 5.872  ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_G[1] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.750  ; 5.750  ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_G[2] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.760  ; 5.760  ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_G[3] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.740  ; 5.740  ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_G[4] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 6.013  ; 6.013  ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_G[5] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 6.013  ; 6.013  ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_G[6] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 6.119  ; 6.119  ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_G[7] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 6.116  ; 6.116  ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_G[8] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 6.230  ; 6.230  ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_G[9] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 6.133  ; 6.133  ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
; VGA_HS    ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.561  ; 5.561  ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
; VGA_R[*]  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 6.160  ; 6.160  ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_R[0] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 6.160  ; 6.160  ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_R[1] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.782  ; 5.782  ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_R[2] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 6.049  ; 6.049  ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_R[3] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.770  ; 5.770  ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_R[4] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.985  ; 5.985  ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_R[5] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.997  ; 5.997  ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_R[6] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 6.118  ; 6.118  ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_R[7] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 6.127  ; 6.127  ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_R[8] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 6.127  ; 6.127  ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_R[9] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 6.032  ; 6.032  ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
; VGA_VS    ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.585  ; 5.585  ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
; CAM_XCLK  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;        ; 3.151  ; Fall       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
+-----------+----------------------------------------------+--------+--------+------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                        ;
+-----------+----------------------------------------------+-------+-------+------------+----------------------------------------------+
; Data Port ; Clock Port                                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                              ;
+-----------+----------------------------------------------+-------+-------+------------+----------------------------------------------+
; VGA_B[*]  ; Clock                                        ; 6.867 ; 6.867 ; Rise       ; Clock                                        ;
;  VGA_B[0] ; Clock                                        ; 7.097 ; 7.097 ; Rise       ; Clock                                        ;
;  VGA_B[1] ; Clock                                        ; 7.104 ; 7.104 ; Rise       ; Clock                                        ;
;  VGA_B[2] ; Clock                                        ; 7.068 ; 7.068 ; Rise       ; Clock                                        ;
;  VGA_B[3] ; Clock                                        ; 7.068 ; 7.068 ; Rise       ; Clock                                        ;
;  VGA_B[4] ; Clock                                        ; 6.960 ; 6.960 ; Rise       ; Clock                                        ;
;  VGA_B[5] ; Clock                                        ; 6.970 ; 6.970 ; Rise       ; Clock                                        ;
;  VGA_B[6] ; Clock                                        ; 6.980 ; 6.980 ; Rise       ; Clock                                        ;
;  VGA_B[7] ; Clock                                        ; 6.980 ; 6.980 ; Rise       ; Clock                                        ;
;  VGA_B[8] ; Clock                                        ; 6.867 ; 6.867 ; Rise       ; Clock                                        ;
;  VGA_B[9] ; Clock                                        ; 6.867 ; 6.867 ; Rise       ; Clock                                        ;
; VGA_G[*]  ; Clock                                        ; 6.397 ; 6.397 ; Rise       ; Clock                                        ;
;  VGA_G[0] ; Clock                                        ; 6.529 ; 6.529 ; Rise       ; Clock                                        ;
;  VGA_G[1] ; Clock                                        ; 6.407 ; 6.407 ; Rise       ; Clock                                        ;
;  VGA_G[2] ; Clock                                        ; 6.417 ; 6.417 ; Rise       ; Clock                                        ;
;  VGA_G[3] ; Clock                                        ; 6.397 ; 6.397 ; Rise       ; Clock                                        ;
;  VGA_G[4] ; Clock                                        ; 6.670 ; 6.670 ; Rise       ; Clock                                        ;
;  VGA_G[5] ; Clock                                        ; 6.670 ; 6.670 ; Rise       ; Clock                                        ;
;  VGA_G[6] ; Clock                                        ; 6.776 ; 6.776 ; Rise       ; Clock                                        ;
;  VGA_G[7] ; Clock                                        ; 6.773 ; 6.773 ; Rise       ; Clock                                        ;
;  VGA_G[8] ; Clock                                        ; 6.887 ; 6.887 ; Rise       ; Clock                                        ;
;  VGA_G[9] ; Clock                                        ; 6.790 ; 6.790 ; Rise       ; Clock                                        ;
; VGA_R[*]  ; Clock                                        ; 6.427 ; 6.427 ; Rise       ; Clock                                        ;
;  VGA_R[0] ; Clock                                        ; 6.817 ; 6.817 ; Rise       ; Clock                                        ;
;  VGA_R[1] ; Clock                                        ; 6.439 ; 6.439 ; Rise       ; Clock                                        ;
;  VGA_R[2] ; Clock                                        ; 6.706 ; 6.706 ; Rise       ; Clock                                        ;
;  VGA_R[3] ; Clock                                        ; 6.427 ; 6.427 ; Rise       ; Clock                                        ;
;  VGA_R[4] ; Clock                                        ; 6.642 ; 6.642 ; Rise       ; Clock                                        ;
;  VGA_R[5] ; Clock                                        ; 6.654 ; 6.654 ; Rise       ; Clock                                        ;
;  VGA_R[6] ; Clock                                        ; 6.775 ; 6.775 ; Rise       ; Clock                                        ;
;  VGA_R[7] ; Clock                                        ; 6.784 ; 6.784 ; Rise       ; Clock                                        ;
;  VGA_R[8] ; Clock                                        ; 6.784 ; 6.784 ; Rise       ; Clock                                        ;
;  VGA_R[9] ; Clock                                        ; 6.689 ; 6.689 ; Rise       ; Clock                                        ;
; CAM_XCLK  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 3.151 ;       ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
; VGA_B[*]  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.472 ; 5.472 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_B[0] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.702 ; 5.702 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_B[1] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.709 ; 5.709 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_B[2] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.673 ; 5.673 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_B[3] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.673 ; 5.673 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_B[4] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.565 ; 5.565 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_B[5] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.575 ; 5.575 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_B[6] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.585 ; 5.585 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_B[7] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.585 ; 5.585 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_B[8] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.472 ; 5.472 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_B[9] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.472 ; 5.472 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
; VGA_BLANK ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 4.531 ; 4.531 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
; VGA_G[*]  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.002 ; 5.002 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_G[0] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.134 ; 5.134 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_G[1] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.012 ; 5.012 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_G[2] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.022 ; 5.022 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_G[3] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.002 ; 5.002 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_G[4] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.275 ; 5.275 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_G[5] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.275 ; 5.275 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_G[6] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.381 ; 5.381 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_G[7] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.378 ; 5.378 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_G[8] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.492 ; 5.492 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_G[9] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.395 ; 5.395 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
; VGA_HS    ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.158 ; 5.158 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
; VGA_R[*]  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.032 ; 5.032 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_R[0] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.422 ; 5.422 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_R[1] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.044 ; 5.044 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_R[2] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.311 ; 5.311 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_R[3] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.032 ; 5.032 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_R[4] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.247 ; 5.247 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_R[5] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.259 ; 5.259 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_R[6] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.380 ; 5.380 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_R[7] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.389 ; 5.389 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_R[8] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.389 ; 5.389 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_R[9] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.294 ; 5.294 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
; VGA_VS    ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.068 ; 5.068 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
; CAM_XCLK  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;       ; 3.151 ; Fall       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
+-----------+----------------------------------------------+-------+-------+------------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                             ;
+-----------------------------------------------+------------+---------+----------+---------+---------------------+
; Clock                                         ; Setup      ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------+------------+---------+----------+---------+---------------------+
; Worst-case Slack                              ; -8.515     ; -2.724  ; N/A      ; N/A     ; -1.880              ;
;  CAM_PCLK                                     ; -3.320     ; -0.991  ; N/A      ; N/A     ; -1.880              ;
;  Clock                                        ; -8.515     ; -2.724  ; N/A      ; N/A     ; -1.880              ;
;  OV7670Read:OV7670|clockDIV:CamClock|state.01 ; -2.199     ; 0.261   ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS                               ; -20165.039 ; -18.328 ; 0.0      ; 0.0     ; -15291.602          ;
;  CAM_PCLK                                     ; -6188.401  ; -13.328 ; N/A      ; N/A     ; -8490.222           ;
;  Clock                                        ; -13940.538 ; -5.000  ; N/A      ; N/A     ; -6781.380           ;
;  OV7670Read:OV7670|clockDIV:CamClock|state.01 ; -36.100    ; 0.000   ; N/A      ; N/A     ; -20.000             ;
+-----------------------------------------------+------------+---------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; CAM_D[*]  ; CAM_PCLK   ; 3.374 ; 3.374 ; Rise       ; CAM_PCLK        ;
;  CAM_D[7] ; CAM_PCLK   ; 3.374 ; 3.374 ; Rise       ; CAM_PCLK        ;
; CAM_HREF  ; CAM_PCLK   ; 4.387 ; 4.387 ; Rise       ; CAM_PCLK        ;
; CAM_VSYNC ; CAM_PCLK   ; 4.882 ; 4.882 ; Rise       ; CAM_PCLK        ;
; NotReset  ; CAM_PCLK   ; 6.140 ; 6.140 ; Rise       ; CAM_PCLK        ;
; NotReset  ; Clock      ; 5.046 ; 5.046 ; Rise       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; CAM_D[*]  ; CAM_PCLK   ; -1.930 ; -1.930 ; Rise       ; CAM_PCLK        ;
;  CAM_D[7] ; CAM_PCLK   ; -1.930 ; -1.930 ; Rise       ; CAM_PCLK        ;
; CAM_HREF  ; CAM_PCLK   ; -1.988 ; -1.988 ; Rise       ; CAM_PCLK        ;
; CAM_VSYNC ; CAM_PCLK   ; -1.970 ; -1.970 ; Rise       ; CAM_PCLK        ;
; NotReset  ; CAM_PCLK   ; -2.128 ; -2.128 ; Rise       ; CAM_PCLK        ;
; NotReset  ; Clock      ; -2.464 ; -2.464 ; Rise       ; Clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                  ;
+-----------+----------------------------------------------+--------+--------+------------+----------------------------------------------+
; Data Port ; Clock Port                                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference                              ;
+-----------+----------------------------------------------+--------+--------+------------+----------------------------------------------+
; VGA_B[*]  ; Clock                                        ; 24.451 ; 24.451 ; Rise       ; Clock                                        ;
;  VGA_B[0] ; Clock                                        ; 24.364 ; 24.364 ; Rise       ; Clock                                        ;
;  VGA_B[1] ; Clock                                        ; 24.451 ; 24.451 ; Rise       ; Clock                                        ;
;  VGA_B[2] ; Clock                                        ; 24.205 ; 24.205 ; Rise       ; Clock                                        ;
;  VGA_B[3] ; Clock                                        ; 24.205 ; 24.205 ; Rise       ; Clock                                        ;
;  VGA_B[4] ; Clock                                        ; 23.963 ; 23.963 ; Rise       ; Clock                                        ;
;  VGA_B[5] ; Clock                                        ; 23.973 ; 23.973 ; Rise       ; Clock                                        ;
;  VGA_B[6] ; Clock                                        ; 23.983 ; 23.983 ; Rise       ; Clock                                        ;
;  VGA_B[7] ; Clock                                        ; 23.983 ; 23.983 ; Rise       ; Clock                                        ;
;  VGA_B[8] ; Clock                                        ; 23.864 ; 23.864 ; Rise       ; Clock                                        ;
;  VGA_B[9] ; Clock                                        ; 23.864 ; 23.864 ; Rise       ; Clock                                        ;
; VGA_G[*]  ; Clock                                        ; 23.969 ; 23.969 ; Rise       ; Clock                                        ;
;  VGA_G[0] ; Clock                                        ; 23.197 ; 23.197 ; Rise       ; Clock                                        ;
;  VGA_G[1] ; Clock                                        ; 22.940 ; 22.940 ; Rise       ; Clock                                        ;
;  VGA_G[2] ; Clock                                        ; 22.950 ; 22.950 ; Rise       ; Clock                                        ;
;  VGA_G[3] ; Clock                                        ; 22.930 ; 22.930 ; Rise       ; Clock                                        ;
;  VGA_G[4] ; Clock                                        ; 23.496 ; 23.496 ; Rise       ; Clock                                        ;
;  VGA_G[5] ; Clock                                        ; 23.496 ; 23.496 ; Rise       ; Clock                                        ;
;  VGA_G[6] ; Clock                                        ; 23.732 ; 23.732 ; Rise       ; Clock                                        ;
;  VGA_G[7] ; Clock                                        ; 23.728 ; 23.728 ; Rise       ; Clock                                        ;
;  VGA_G[8] ; Clock                                        ; 23.969 ; 23.969 ; Rise       ; Clock                                        ;
;  VGA_G[9] ; Clock                                        ; 23.748 ; 23.748 ; Rise       ; Clock                                        ;
; VGA_R[*]  ; Clock                                        ; 23.695 ; 23.695 ; Rise       ; Clock                                        ;
;  VGA_R[0] ; Clock                                        ; 23.695 ; 23.695 ; Rise       ; Clock                                        ;
;  VGA_R[1] ; Clock                                        ; 22.913 ; 22.913 ; Rise       ; Clock                                        ;
;  VGA_R[2] ; Clock                                        ; 23.470 ; 23.470 ; Rise       ; Clock                                        ;
;  VGA_R[3] ; Clock                                        ; 22.904 ; 22.904 ; Rise       ; Clock                                        ;
;  VGA_R[4] ; Clock                                        ; 23.379 ; 23.379 ; Rise       ; Clock                                        ;
;  VGA_R[5] ; Clock                                        ; 23.392 ; 23.392 ; Rise       ; Clock                                        ;
;  VGA_R[6] ; Clock                                        ; 23.653 ; 23.653 ; Rise       ; Clock                                        ;
;  VGA_R[7] ; Clock                                        ; 23.675 ; 23.675 ; Rise       ; Clock                                        ;
;  VGA_R[8] ; Clock                                        ; 23.675 ; 23.675 ; Rise       ; Clock                                        ;
;  VGA_R[9] ; Clock                                        ; 23.453 ; 23.453 ; Rise       ; Clock                                        ;
; CAM_XCLK  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 6.340  ;        ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
; VGA_B[*]  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 12.503 ; 12.503 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_B[0] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 12.416 ; 12.416 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_B[1] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 12.503 ; 12.503 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_B[2] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 12.257 ; 12.257 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_B[3] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 12.257 ; 12.257 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_B[4] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 12.015 ; 12.015 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_B[5] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 12.025 ; 12.025 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_B[6] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 12.035 ; 12.035 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_B[7] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 12.035 ; 12.035 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_B[8] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 11.916 ; 11.916 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_B[9] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 11.916 ; 11.916 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
; VGA_BLANK ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 10.428 ; 10.428 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
; VGA_G[*]  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 12.021 ; 12.021 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_G[0] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 11.249 ; 11.249 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_G[1] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 10.992 ; 10.992 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_G[2] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 11.002 ; 11.002 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_G[3] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 10.982 ; 10.982 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_G[4] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 11.548 ; 11.548 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_G[5] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 11.548 ; 11.548 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_G[6] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 11.784 ; 11.784 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_G[7] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 11.780 ; 11.780 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_G[8] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 12.021 ; 12.021 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_G[9] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 11.800 ; 11.800 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
; VGA_HS    ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 10.532 ; 10.532 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
; VGA_R[*]  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 11.747 ; 11.747 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_R[0] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 11.747 ; 11.747 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_R[1] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 10.965 ; 10.965 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_R[2] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 11.522 ; 11.522 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_R[3] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 10.956 ; 10.956 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_R[4] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 11.431 ; 11.431 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_R[5] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 11.444 ; 11.444 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_R[6] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 11.705 ; 11.705 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_R[7] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 11.727 ; 11.727 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_R[8] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 11.727 ; 11.727 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_R[9] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 11.505 ; 11.505 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
; VGA_VS    ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 10.752 ; 10.752 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
; CAM_XCLK  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;        ; 6.340  ; Fall       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
+-----------+----------------------------------------------+--------+--------+------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                        ;
+-----------+----------------------------------------------+-------+-------+------------+----------------------------------------------+
; Data Port ; Clock Port                                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                              ;
+-----------+----------------------------------------------+-------+-------+------------+----------------------------------------------+
; VGA_B[*]  ; Clock                                        ; 6.867 ; 6.867 ; Rise       ; Clock                                        ;
;  VGA_B[0] ; Clock                                        ; 7.097 ; 7.097 ; Rise       ; Clock                                        ;
;  VGA_B[1] ; Clock                                        ; 7.104 ; 7.104 ; Rise       ; Clock                                        ;
;  VGA_B[2] ; Clock                                        ; 7.068 ; 7.068 ; Rise       ; Clock                                        ;
;  VGA_B[3] ; Clock                                        ; 7.068 ; 7.068 ; Rise       ; Clock                                        ;
;  VGA_B[4] ; Clock                                        ; 6.960 ; 6.960 ; Rise       ; Clock                                        ;
;  VGA_B[5] ; Clock                                        ; 6.970 ; 6.970 ; Rise       ; Clock                                        ;
;  VGA_B[6] ; Clock                                        ; 6.980 ; 6.980 ; Rise       ; Clock                                        ;
;  VGA_B[7] ; Clock                                        ; 6.980 ; 6.980 ; Rise       ; Clock                                        ;
;  VGA_B[8] ; Clock                                        ; 6.867 ; 6.867 ; Rise       ; Clock                                        ;
;  VGA_B[9] ; Clock                                        ; 6.867 ; 6.867 ; Rise       ; Clock                                        ;
; VGA_G[*]  ; Clock                                        ; 6.397 ; 6.397 ; Rise       ; Clock                                        ;
;  VGA_G[0] ; Clock                                        ; 6.529 ; 6.529 ; Rise       ; Clock                                        ;
;  VGA_G[1] ; Clock                                        ; 6.407 ; 6.407 ; Rise       ; Clock                                        ;
;  VGA_G[2] ; Clock                                        ; 6.417 ; 6.417 ; Rise       ; Clock                                        ;
;  VGA_G[3] ; Clock                                        ; 6.397 ; 6.397 ; Rise       ; Clock                                        ;
;  VGA_G[4] ; Clock                                        ; 6.670 ; 6.670 ; Rise       ; Clock                                        ;
;  VGA_G[5] ; Clock                                        ; 6.670 ; 6.670 ; Rise       ; Clock                                        ;
;  VGA_G[6] ; Clock                                        ; 6.776 ; 6.776 ; Rise       ; Clock                                        ;
;  VGA_G[7] ; Clock                                        ; 6.773 ; 6.773 ; Rise       ; Clock                                        ;
;  VGA_G[8] ; Clock                                        ; 6.887 ; 6.887 ; Rise       ; Clock                                        ;
;  VGA_G[9] ; Clock                                        ; 6.790 ; 6.790 ; Rise       ; Clock                                        ;
; VGA_R[*]  ; Clock                                        ; 6.427 ; 6.427 ; Rise       ; Clock                                        ;
;  VGA_R[0] ; Clock                                        ; 6.817 ; 6.817 ; Rise       ; Clock                                        ;
;  VGA_R[1] ; Clock                                        ; 6.439 ; 6.439 ; Rise       ; Clock                                        ;
;  VGA_R[2] ; Clock                                        ; 6.706 ; 6.706 ; Rise       ; Clock                                        ;
;  VGA_R[3] ; Clock                                        ; 6.427 ; 6.427 ; Rise       ; Clock                                        ;
;  VGA_R[4] ; Clock                                        ; 6.642 ; 6.642 ; Rise       ; Clock                                        ;
;  VGA_R[5] ; Clock                                        ; 6.654 ; 6.654 ; Rise       ; Clock                                        ;
;  VGA_R[6] ; Clock                                        ; 6.775 ; 6.775 ; Rise       ; Clock                                        ;
;  VGA_R[7] ; Clock                                        ; 6.784 ; 6.784 ; Rise       ; Clock                                        ;
;  VGA_R[8] ; Clock                                        ; 6.784 ; 6.784 ; Rise       ; Clock                                        ;
;  VGA_R[9] ; Clock                                        ; 6.689 ; 6.689 ; Rise       ; Clock                                        ;
; CAM_XCLK  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 3.151 ;       ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
; VGA_B[*]  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.472 ; 5.472 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_B[0] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.702 ; 5.702 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_B[1] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.709 ; 5.709 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_B[2] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.673 ; 5.673 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_B[3] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.673 ; 5.673 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_B[4] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.565 ; 5.565 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_B[5] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.575 ; 5.575 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_B[6] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.585 ; 5.585 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_B[7] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.585 ; 5.585 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_B[8] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.472 ; 5.472 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_B[9] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.472 ; 5.472 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
; VGA_BLANK ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 4.531 ; 4.531 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
; VGA_G[*]  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.002 ; 5.002 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_G[0] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.134 ; 5.134 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_G[1] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.012 ; 5.012 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_G[2] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.022 ; 5.022 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_G[3] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.002 ; 5.002 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_G[4] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.275 ; 5.275 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_G[5] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.275 ; 5.275 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_G[6] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.381 ; 5.381 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_G[7] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.378 ; 5.378 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_G[8] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.492 ; 5.492 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_G[9] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.395 ; 5.395 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
; VGA_HS    ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.158 ; 5.158 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
; VGA_R[*]  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.032 ; 5.032 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_R[0] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.422 ; 5.422 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_R[1] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.044 ; 5.044 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_R[2] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.311 ; 5.311 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_R[3] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.032 ; 5.032 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_R[4] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.247 ; 5.247 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_R[5] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.259 ; 5.259 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_R[6] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.380 ; 5.380 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_R[7] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.389 ; 5.389 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_R[8] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.389 ; 5.389 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
;  VGA_R[9] ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.294 ; 5.294 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
; VGA_VS    ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 5.068 ; 5.068 ; Rise       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
; CAM_XCLK  ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;       ; 3.151 ; Fall       ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ;
+-----------+----------------------------------------------+-------+-------+------------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                         ;
+----------------------------------------------+----------------------------------------------+----------+----------+----------+----------+
; From Clock                                   ; To Clock                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------+----------------------------------------------+----------+----------+----------+----------+
; CAM_PCLK                                     ; CAM_PCLK                                     ; 24903    ; 0        ; 0        ; 0        ;
; CAM_PCLK                                     ; Clock                                        ; 1        ; 0        ; 0        ; 0        ;
; Clock                                        ; Clock                                        ; 7        ; 0        ; 0        ; 0        ;
; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock                                        ; 3971959  ; 2        ; 0        ; 0        ;
; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 380      ; 0        ; 0        ; 0        ;
+----------------------------------------------+----------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                          ;
+----------------------------------------------+----------------------------------------------+----------+----------+----------+----------+
; From Clock                                   ; To Clock                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------+----------------------------------------------+----------+----------+----------+----------+
; CAM_PCLK                                     ; CAM_PCLK                                     ; 24903    ; 0        ; 0        ; 0        ;
; CAM_PCLK                                     ; Clock                                        ; 1        ; 0        ; 0        ; 0        ;
; Clock                                        ; Clock                                        ; 7        ; 0        ; 0        ; 0        ;
; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; Clock                                        ; 3971959  ; 2        ; 0        ; 0        ;
; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; OV7670Read:OV7670|clockDIV:CamClock|state.01 ; 380      ; 0        ; 0        ; 0        ;
+----------------------------------------------+----------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+-------------------------------------------------+
; Unconstrained Paths                             ;
+---------------------------------+-------+-------+
; Property                        ; Setup ; Hold  ;
+---------------------------------+-------+-------+
; Illegal Clocks                  ; 0     ; 0     ;
; Unconstrained Clocks            ; 0     ; 0     ;
; Unconstrained Input Ports       ; 4     ; 4     ;
; Unconstrained Input Port Paths  ; 40    ; 40    ;
; Unconstrained Output Ports      ; 34    ; 34    ;
; Unconstrained Output Port Paths ; 54749 ; 54749 ;
+---------------------------------+-------+-------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Jan 29 00:33:25 2016
Info: Command: quartus_sta OV7670 -c OV7670
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'OV7670.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name OV7670Read:OV7670|clockDIV:CamClock|state.01 OV7670Read:OV7670|clockDIV:CamClock|state.01
    Info (332105): create_clock -period 1.000 -name Clock Clock
    Info (332105): create_clock -period 1.000 -name CAM_PCLK CAM_PCLK
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -8.515
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.515    -13940.538 Clock 
    Info (332119):    -3.320     -6188.401 CAM_PCLK 
    Info (332119):    -2.199       -36.100 OV7670Read:OV7670|clockDIV:CamClock|state.01 
Info (332146): Worst-case hold slack is -2.724
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.724        -5.000 Clock 
    Info (332119):    -0.991       -13.328 CAM_PCLK 
    Info (332119):     0.565         0.000 OV7670Read:OV7670|clockDIV:CamClock|state.01 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880     -8490.222 CAM_PCLK 
    Info (332119):    -1.880     -6781.380 Clock 
    Info (332119):    -0.500       -20.000 OV7670Read:OV7670|clockDIV:CamClock|state.01 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.305
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.305     -5179.306 Clock 
    Info (332119):    -1.457     -1833.989 CAM_PCLK 
    Info (332119):    -0.468        -6.153 OV7670Read:OV7670|clockDIV:CamClock|state.01 
Info (332146): Worst-case hold slack is -1.715
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.715        -3.267 Clock 
    Info (332119):    -0.642        -9.750 CAM_PCLK 
    Info (332119):     0.261         0.000 OV7670Read:OV7670|clockDIV:CamClock|state.01 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880     -8490.222 CAM_PCLK 
    Info (332119):    -1.880     -6781.380 Clock 
    Info (332119):    -0.500       -20.000 OV7670Read:OV7670|clockDIV:CamClock|state.01 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 462 megabytes
    Info: Processing ended: Fri Jan 29 00:33:28 2016
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


