{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 27 13:03:10 2011 " "Info: Processing started: Thu Jan 27 13:03:10 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part5.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file part5.v" { { "Info" "ISGN_ENTITY_NAME" "1 part5 " "Info: Found entity 1: part5" {  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 mux_3bit_5to1 " "Info: Found entity 2: mux_3bit_5to1" {  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 char_7seg " "Info: Found entity 3: char_7seg" {  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 59 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "part5 " "Info: Elaborating entity \"part5\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3bit_5to1 mux_3bit_5to1:M_3_5 " "Info: Elaborating entity \"mux_3bit_5to1\" for hierarchy \"mux_3bit_5to1:M_3_5\"" {  } { { "part5.v" "M_3_5" { Text "H:/eeLab2/lab1/part5/part5.v" 12 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "part5.v(45) " "Warning (10270): Verilog HDL Case Statement warning at part5.v(45): incomplete case statement has no default case item" {  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 45 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OUT part5.v(44) " "Warning (10240): Verilog HDL Always Construct warning at part5.v(44): inferring latch(es) for variable \"OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[0\] part5.v(44) " "Info (10041): Inferred latch for \"OUT\[0\]\" at part5.v(44)" {  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[1\] part5.v(44) " "Info (10041): Inferred latch for \"OUT\[1\]\" at part5.v(44)" {  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[2\] part5.v(44) " "Info (10041): Inferred latch for \"OUT\[2\]\" at part5.v(44)" {  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[3\] part5.v(44) " "Info (10041): Inferred latch for \"OUT\[3\]\" at part5.v(44)" {  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[4\] part5.v(44) " "Info (10041): Inferred latch for \"OUT\[4\]\" at part5.v(44)" {  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[5\] part5.v(44) " "Info (10041): Inferred latch for \"OUT\[5\]\" at part5.v(44)" {  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[6\] part5.v(44) " "Info (10041): Inferred latch for \"OUT\[6\]\" at part5.v(44)" {  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[7\] part5.v(44) " "Info (10041): Inferred latch for \"OUT\[7\]\" at part5.v(44)" {  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[8\] part5.v(44) " "Info (10041): Inferred latch for \"OUT\[8\]\" at part5.v(44)" {  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[9\] part5.v(44) " "Info (10041): Inferred latch for \"OUT\[9\]\" at part5.v(44)" {  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[10\] part5.v(44) " "Info (10041): Inferred latch for \"OUT\[10\]\" at part5.v(44)" {  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[11\] part5.v(44) " "Info (10041): Inferred latch for \"OUT\[11\]\" at part5.v(44)" {  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[12\] part5.v(44) " "Info (10041): Inferred latch for \"OUT\[12\]\" at part5.v(44)" {  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[13\] part5.v(44) " "Info (10041): Inferred latch for \"OUT\[13\]\" at part5.v(44)" {  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUT\[14\] part5.v(44) " "Info (10041): Inferred latch for \"OUT\[14\]\" at part5.v(44)" {  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_7seg char_7seg:H0 " "Info: Elaborating entity \"char_7seg\" for hierarchy \"char_7seg:H0\"" {  } { { "part5.v" "H0" { Text "H:/eeLab2/lab1/part5/part5.v" 14 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "H part5.v(76) " "Warning (10235): Verilog HDL Always Construct warning at part5.v(76): variable \"H\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "E part5.v(77) " "Warning (10235): Verilog HDL Always Construct warning at part5.v(77): variable \"E\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "L part5.v(78) " "Warning (10235): Verilog HDL Always Construct warning at part5.v(78): variable \"L\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "O part5.v(79) " "Warning (10235): Verilog HDL Always Construct warning at part5.v(79): variable \"O\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BLANK part5.v(80) " "Warning (10235): Verilog HDL Always Construct warning at part5.v(80): variable \"BLANK\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_3bit_5to1:M_3_5\|OUT\[0\] " "Warning: Latch mux_3bit_5to1:M_3_5\|OUT\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal SW\[15\]" {  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 44 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_3bit_5to1:M_3_5\|OUT\[2\] " "Warning: Latch mux_3bit_5to1:M_3_5\|OUT\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal SW\[15\]" {  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 44 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_3bit_5to1:M_3_5\|OUT\[1\] " "Warning: Latch mux_3bit_5to1:M_3_5\|OUT\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal SW\[15\]" {  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 44 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_3bit_5to1:M_3_5\|OUT\[3\] " "Warning: Latch mux_3bit_5to1:M_3_5\|OUT\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal SW\[15\]" {  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 44 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_3bit_5to1:M_3_5\|OUT\[5\] " "Warning: Latch mux_3bit_5to1:M_3_5\|OUT\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal SW\[15\]" {  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 44 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_3bit_5to1:M_3_5\|OUT\[4\] " "Warning: Latch mux_3bit_5to1:M_3_5\|OUT\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal SW\[15\]" {  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 44 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_3bit_5to1:M_3_5\|OUT\[6\] " "Warning: Latch mux_3bit_5to1:M_3_5\|OUT\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal SW\[15\]" {  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 44 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_3bit_5to1:M_3_5\|OUT\[8\] " "Warning: Latch mux_3bit_5to1:M_3_5\|OUT\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal SW\[15\]" {  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 44 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_3bit_5to1:M_3_5\|OUT\[7\] " "Warning: Latch mux_3bit_5to1:M_3_5\|OUT\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal SW\[15\]" {  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 44 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_3bit_5to1:M_3_5\|OUT\[9\] " "Warning: Latch mux_3bit_5to1:M_3_5\|OUT\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal SW\[15\]" {  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 44 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_3bit_5to1:M_3_5\|OUT\[11\] " "Warning: Latch mux_3bit_5to1:M_3_5\|OUT\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal SW\[15\]" {  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 44 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_3bit_5to1:M_3_5\|OUT\[10\] " "Warning: Latch mux_3bit_5to1:M_3_5\|OUT\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal SW\[15\]" {  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 44 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_3bit_5to1:M_3_5\|OUT\[12\] " "Warning: Latch mux_3bit_5to1:M_3_5\|OUT\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal SW\[15\]" {  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 44 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_3bit_5to1:M_3_5\|OUT\[14\] " "Warning: Latch mux_3bit_5to1:M_3_5\|OUT\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal SW\[15\]" {  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 44 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_3bit_5to1:M_3_5\|OUT\[13\] " "Warning: Latch mux_3bit_5to1:M_3_5\|OUT\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal SW\[15\]" {  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "part5.v" "" { Text "H:/eeLab2/lab1/part5/part5.v" 44 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "162 " "Info: Implemented 162 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Info: Implemented 18 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Info: Implemented 53 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "91 " "Info: Implemented 91 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "170 " "Info: Peak virtual memory: 170 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 27 13:03:13 2011 " "Info: Processing ended: Thu Jan 27 13:03:13 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
