
F4SDS011.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001f64  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000068  08002104  08002104  00012104  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800216c  0800216c  0001216c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08002174  08002174  00012174  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08002178  08002178  00012178  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000070  20000000  0800217c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000104  20000070  080021ec  00020070  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000174  080021ec  00020174  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000e369  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000021dc  00000000  00000000  0002e409  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00002f1d  00000000  00000000  000305e5  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000668  00000000  00000000  00033508  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000007d0  00000000  00000000  00033b70  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00003a08  00000000  00000000  00034340  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00002753  00000000  00000000  00037d48  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0003a49b  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00001360  00000000  00000000  0003a518  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080020ec 	.word	0x080020ec

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	080020ec 	.word	0x080020ec

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b97a 	b.w	800058c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	468c      	mov	ip, r1
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	9e08      	ldr	r6, [sp, #32]
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d151      	bne.n	8000364 <__udivmoddi4+0xb4>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d96d      	bls.n	80003a2 <__udivmoddi4+0xf2>
 80002c6:	fab2 fe82 	clz	lr, r2
 80002ca:	f1be 0f00 	cmp.w	lr, #0
 80002ce:	d00b      	beq.n	80002e8 <__udivmoddi4+0x38>
 80002d0:	f1ce 0c20 	rsb	ip, lr, #32
 80002d4:	fa01 f50e 	lsl.w	r5, r1, lr
 80002d8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002dc:	fa02 f70e 	lsl.w	r7, r2, lr
 80002e0:	ea4c 0c05 	orr.w	ip, ip, r5
 80002e4:	fa00 f40e 	lsl.w	r4, r0, lr
 80002e8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 80002ec:	0c25      	lsrs	r5, r4, #16
 80002ee:	fbbc f8fa 	udiv	r8, ip, sl
 80002f2:	fa1f f987 	uxth.w	r9, r7
 80002f6:	fb0a cc18 	mls	ip, sl, r8, ip
 80002fa:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 80002fe:	fb08 f309 	mul.w	r3, r8, r9
 8000302:	42ab      	cmp	r3, r5
 8000304:	d90a      	bls.n	800031c <__udivmoddi4+0x6c>
 8000306:	19ed      	adds	r5, r5, r7
 8000308:	f108 32ff 	add.w	r2, r8, #4294967295
 800030c:	f080 8123 	bcs.w	8000556 <__udivmoddi4+0x2a6>
 8000310:	42ab      	cmp	r3, r5
 8000312:	f240 8120 	bls.w	8000556 <__udivmoddi4+0x2a6>
 8000316:	f1a8 0802 	sub.w	r8, r8, #2
 800031a:	443d      	add	r5, r7
 800031c:	1aed      	subs	r5, r5, r3
 800031e:	b2a4      	uxth	r4, r4
 8000320:	fbb5 f0fa 	udiv	r0, r5, sl
 8000324:	fb0a 5510 	mls	r5, sl, r0, r5
 8000328:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800032c:	fb00 f909 	mul.w	r9, r0, r9
 8000330:	45a1      	cmp	r9, r4
 8000332:	d909      	bls.n	8000348 <__udivmoddi4+0x98>
 8000334:	19e4      	adds	r4, r4, r7
 8000336:	f100 33ff 	add.w	r3, r0, #4294967295
 800033a:	f080 810a 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800033e:	45a1      	cmp	r9, r4
 8000340:	f240 8107 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000344:	3802      	subs	r0, #2
 8000346:	443c      	add	r4, r7
 8000348:	eba4 0409 	sub.w	r4, r4, r9
 800034c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000350:	2100      	movs	r1, #0
 8000352:	2e00      	cmp	r6, #0
 8000354:	d061      	beq.n	800041a <__udivmoddi4+0x16a>
 8000356:	fa24 f40e 	lsr.w	r4, r4, lr
 800035a:	2300      	movs	r3, #0
 800035c:	6034      	str	r4, [r6, #0]
 800035e:	6073      	str	r3, [r6, #4]
 8000360:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000364:	428b      	cmp	r3, r1
 8000366:	d907      	bls.n	8000378 <__udivmoddi4+0xc8>
 8000368:	2e00      	cmp	r6, #0
 800036a:	d054      	beq.n	8000416 <__udivmoddi4+0x166>
 800036c:	2100      	movs	r1, #0
 800036e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000372:	4608      	mov	r0, r1
 8000374:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000378:	fab3 f183 	clz	r1, r3
 800037c:	2900      	cmp	r1, #0
 800037e:	f040 808e 	bne.w	800049e <__udivmoddi4+0x1ee>
 8000382:	42ab      	cmp	r3, r5
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xdc>
 8000386:	4282      	cmp	r2, r0
 8000388:	f200 80fa 	bhi.w	8000580 <__udivmoddi4+0x2d0>
 800038c:	1a84      	subs	r4, r0, r2
 800038e:	eb65 0503 	sbc.w	r5, r5, r3
 8000392:	2001      	movs	r0, #1
 8000394:	46ac      	mov	ip, r5
 8000396:	2e00      	cmp	r6, #0
 8000398:	d03f      	beq.n	800041a <__udivmoddi4+0x16a>
 800039a:	e886 1010 	stmia.w	r6, {r4, ip}
 800039e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a2:	b912      	cbnz	r2, 80003aa <__udivmoddi4+0xfa>
 80003a4:	2701      	movs	r7, #1
 80003a6:	fbb7 f7f2 	udiv	r7, r7, r2
 80003aa:	fab7 fe87 	clz	lr, r7
 80003ae:	f1be 0f00 	cmp.w	lr, #0
 80003b2:	d134      	bne.n	800041e <__udivmoddi4+0x16e>
 80003b4:	1beb      	subs	r3, r5, r7
 80003b6:	0c3a      	lsrs	r2, r7, #16
 80003b8:	fa1f fc87 	uxth.w	ip, r7
 80003bc:	2101      	movs	r1, #1
 80003be:	fbb3 f8f2 	udiv	r8, r3, r2
 80003c2:	0c25      	lsrs	r5, r4, #16
 80003c4:	fb02 3318 	mls	r3, r2, r8, r3
 80003c8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003cc:	fb0c f308 	mul.w	r3, ip, r8
 80003d0:	42ab      	cmp	r3, r5
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x134>
 80003d4:	19ed      	adds	r5, r5, r7
 80003d6:	f108 30ff 	add.w	r0, r8, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x132>
 80003dc:	42ab      	cmp	r3, r5
 80003de:	f200 80d1 	bhi.w	8000584 <__udivmoddi4+0x2d4>
 80003e2:	4680      	mov	r8, r0
 80003e4:	1aed      	subs	r5, r5, r3
 80003e6:	b2a3      	uxth	r3, r4
 80003e8:	fbb5 f0f2 	udiv	r0, r5, r2
 80003ec:	fb02 5510 	mls	r5, r2, r0, r5
 80003f0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 80003f4:	fb0c fc00 	mul.w	ip, ip, r0
 80003f8:	45a4      	cmp	ip, r4
 80003fa:	d907      	bls.n	800040c <__udivmoddi4+0x15c>
 80003fc:	19e4      	adds	r4, r4, r7
 80003fe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x15a>
 8000404:	45a4      	cmp	ip, r4
 8000406:	f200 80b8 	bhi.w	800057a <__udivmoddi4+0x2ca>
 800040a:	4618      	mov	r0, r3
 800040c:	eba4 040c 	sub.w	r4, r4, ip
 8000410:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000414:	e79d      	b.n	8000352 <__udivmoddi4+0xa2>
 8000416:	4631      	mov	r1, r6
 8000418:	4630      	mov	r0, r6
 800041a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800041e:	f1ce 0420 	rsb	r4, lr, #32
 8000422:	fa05 f30e 	lsl.w	r3, r5, lr
 8000426:	fa07 f70e 	lsl.w	r7, r7, lr
 800042a:	fa20 f804 	lsr.w	r8, r0, r4
 800042e:	0c3a      	lsrs	r2, r7, #16
 8000430:	fa25 f404 	lsr.w	r4, r5, r4
 8000434:	ea48 0803 	orr.w	r8, r8, r3
 8000438:	fbb4 f1f2 	udiv	r1, r4, r2
 800043c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000440:	fb02 4411 	mls	r4, r2, r1, r4
 8000444:	fa1f fc87 	uxth.w	ip, r7
 8000448:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 800044c:	fb01 f30c 	mul.w	r3, r1, ip
 8000450:	42ab      	cmp	r3, r5
 8000452:	fa00 f40e 	lsl.w	r4, r0, lr
 8000456:	d909      	bls.n	800046c <__udivmoddi4+0x1bc>
 8000458:	19ed      	adds	r5, r5, r7
 800045a:	f101 30ff 	add.w	r0, r1, #4294967295
 800045e:	f080 808a 	bcs.w	8000576 <__udivmoddi4+0x2c6>
 8000462:	42ab      	cmp	r3, r5
 8000464:	f240 8087 	bls.w	8000576 <__udivmoddi4+0x2c6>
 8000468:	3902      	subs	r1, #2
 800046a:	443d      	add	r5, r7
 800046c:	1aeb      	subs	r3, r5, r3
 800046e:	fa1f f588 	uxth.w	r5, r8
 8000472:	fbb3 f0f2 	udiv	r0, r3, r2
 8000476:	fb02 3310 	mls	r3, r2, r0, r3
 800047a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800047e:	fb00 f30c 	mul.w	r3, r0, ip
 8000482:	42ab      	cmp	r3, r5
 8000484:	d907      	bls.n	8000496 <__udivmoddi4+0x1e6>
 8000486:	19ed      	adds	r5, r5, r7
 8000488:	f100 38ff 	add.w	r8, r0, #4294967295
 800048c:	d26f      	bcs.n	800056e <__udivmoddi4+0x2be>
 800048e:	42ab      	cmp	r3, r5
 8000490:	d96d      	bls.n	800056e <__udivmoddi4+0x2be>
 8000492:	3802      	subs	r0, #2
 8000494:	443d      	add	r5, r7
 8000496:	1aeb      	subs	r3, r5, r3
 8000498:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800049c:	e78f      	b.n	80003be <__udivmoddi4+0x10e>
 800049e:	f1c1 0720 	rsb	r7, r1, #32
 80004a2:	fa22 f807 	lsr.w	r8, r2, r7
 80004a6:	408b      	lsls	r3, r1
 80004a8:	fa05 f401 	lsl.w	r4, r5, r1
 80004ac:	ea48 0303 	orr.w	r3, r8, r3
 80004b0:	fa20 fe07 	lsr.w	lr, r0, r7
 80004b4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 80004b8:	40fd      	lsrs	r5, r7
 80004ba:	ea4e 0e04 	orr.w	lr, lr, r4
 80004be:	fbb5 f9fc 	udiv	r9, r5, ip
 80004c2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 80004c6:	fb0c 5519 	mls	r5, ip, r9, r5
 80004ca:	fa1f f883 	uxth.w	r8, r3
 80004ce:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 80004d2:	fb09 f408 	mul.w	r4, r9, r8
 80004d6:	42ac      	cmp	r4, r5
 80004d8:	fa02 f201 	lsl.w	r2, r2, r1
 80004dc:	fa00 fa01 	lsl.w	sl, r0, r1
 80004e0:	d908      	bls.n	80004f4 <__udivmoddi4+0x244>
 80004e2:	18ed      	adds	r5, r5, r3
 80004e4:	f109 30ff 	add.w	r0, r9, #4294967295
 80004e8:	d243      	bcs.n	8000572 <__udivmoddi4+0x2c2>
 80004ea:	42ac      	cmp	r4, r5
 80004ec:	d941      	bls.n	8000572 <__udivmoddi4+0x2c2>
 80004ee:	f1a9 0902 	sub.w	r9, r9, #2
 80004f2:	441d      	add	r5, r3
 80004f4:	1b2d      	subs	r5, r5, r4
 80004f6:	fa1f fe8e 	uxth.w	lr, lr
 80004fa:	fbb5 f0fc 	udiv	r0, r5, ip
 80004fe:	fb0c 5510 	mls	r5, ip, r0, r5
 8000502:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000506:	fb00 f808 	mul.w	r8, r0, r8
 800050a:	45a0      	cmp	r8, r4
 800050c:	d907      	bls.n	800051e <__udivmoddi4+0x26e>
 800050e:	18e4      	adds	r4, r4, r3
 8000510:	f100 35ff 	add.w	r5, r0, #4294967295
 8000514:	d229      	bcs.n	800056a <__udivmoddi4+0x2ba>
 8000516:	45a0      	cmp	r8, r4
 8000518:	d927      	bls.n	800056a <__udivmoddi4+0x2ba>
 800051a:	3802      	subs	r0, #2
 800051c:	441c      	add	r4, r3
 800051e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000522:	eba4 0408 	sub.w	r4, r4, r8
 8000526:	fba0 8902 	umull	r8, r9, r0, r2
 800052a:	454c      	cmp	r4, r9
 800052c:	46c6      	mov	lr, r8
 800052e:	464d      	mov	r5, r9
 8000530:	d315      	bcc.n	800055e <__udivmoddi4+0x2ae>
 8000532:	d012      	beq.n	800055a <__udivmoddi4+0x2aa>
 8000534:	b156      	cbz	r6, 800054c <__udivmoddi4+0x29c>
 8000536:	ebba 030e 	subs.w	r3, sl, lr
 800053a:	eb64 0405 	sbc.w	r4, r4, r5
 800053e:	fa04 f707 	lsl.w	r7, r4, r7
 8000542:	40cb      	lsrs	r3, r1
 8000544:	431f      	orrs	r7, r3
 8000546:	40cc      	lsrs	r4, r1
 8000548:	6037      	str	r7, [r6, #0]
 800054a:	6074      	str	r4, [r6, #4]
 800054c:	2100      	movs	r1, #0
 800054e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000552:	4618      	mov	r0, r3
 8000554:	e6f8      	b.n	8000348 <__udivmoddi4+0x98>
 8000556:	4690      	mov	r8, r2
 8000558:	e6e0      	b.n	800031c <__udivmoddi4+0x6c>
 800055a:	45c2      	cmp	sl, r8
 800055c:	d2ea      	bcs.n	8000534 <__udivmoddi4+0x284>
 800055e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000562:	eb69 0503 	sbc.w	r5, r9, r3
 8000566:	3801      	subs	r0, #1
 8000568:	e7e4      	b.n	8000534 <__udivmoddi4+0x284>
 800056a:	4628      	mov	r0, r5
 800056c:	e7d7      	b.n	800051e <__udivmoddi4+0x26e>
 800056e:	4640      	mov	r0, r8
 8000570:	e791      	b.n	8000496 <__udivmoddi4+0x1e6>
 8000572:	4681      	mov	r9, r0
 8000574:	e7be      	b.n	80004f4 <__udivmoddi4+0x244>
 8000576:	4601      	mov	r1, r0
 8000578:	e778      	b.n	800046c <__udivmoddi4+0x1bc>
 800057a:	3802      	subs	r0, #2
 800057c:	443c      	add	r4, r7
 800057e:	e745      	b.n	800040c <__udivmoddi4+0x15c>
 8000580:	4608      	mov	r0, r1
 8000582:	e708      	b.n	8000396 <__udivmoddi4+0xe6>
 8000584:	f1a8 0802 	sub.w	r8, r8, #2
 8000588:	443d      	add	r5, r7
 800058a:	e72b      	b.n	80003e4 <__udivmoddi4+0x134>

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000590:	b530      	push	{r4, r5, lr}
 8000592:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000594:	2230      	movs	r2, #48	; 0x30
 8000596:	2100      	movs	r1, #0
 8000598:	a808      	add	r0, sp, #32
 800059a:	f001 f981 	bl	80018a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800059e:	2100      	movs	r1, #0
 80005a0:	2214      	movs	r2, #20
 80005a2:	a803      	add	r0, sp, #12
 80005a4:	f001 f97c 	bl	80018a0 <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005a8:	2400      	movs	r4, #0
 80005aa:	4b1b      	ldr	r3, [pc, #108]	; (8000618 <SystemClock_Config+0x88>)
 80005ac:	9401      	str	r4, [sp, #4]
 80005ae:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80005b0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80005b4:	641a      	str	r2, [r3, #64]	; 0x40
 80005b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80005bc:	9301      	str	r3, [sp, #4]
 80005be:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005c0:	4b16      	ldr	r3, [pc, #88]	; (800061c <SystemClock_Config+0x8c>)
 80005c2:	9402      	str	r4, [sp, #8]
 80005c4:	681a      	ldr	r2, [r3, #0]
 80005c6:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 80005ca:	601a      	str	r2, [r3, #0]
 80005cc:	681b      	ldr	r3, [r3, #0]
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80005ce:	940f      	str	r4, [sp, #60]	; 0x3c
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005d0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80005d4:	9302      	str	r3, [sp, #8]
 80005d6:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005d8:	2301      	movs	r3, #1
 80005da:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005dc:	2310      	movs	r3, #16
 80005de:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLM = 8;
 80005e0:	2308      	movs	r3, #8
 80005e2:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 80005e4:	2364      	movs	r3, #100	; 0x64
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80005e6:	2502      	movs	r5, #2
  RCC_OscInitStruct.PLL.PLLN = 100;
 80005e8:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 4;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005ea:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80005ec:	2304      	movs	r3, #4
 80005ee:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80005f0:	9508      	str	r5, [sp, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005f2:	950e      	str	r5, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005f4:	9512      	str	r5, [sp, #72]	; 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005f6:	f000 fb93 	bl	8000d20 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005fa:	230f      	movs	r3, #15
 80005fc:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80005fe:	2103      	movs	r1, #3
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000600:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000604:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000606:	9504      	str	r5, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000608:	9405      	str	r4, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800060a:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800060c:	9407      	str	r4, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800060e:	f000 fd37 	bl	8001080 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 8000612:	b015      	add	sp, #84	; 0x54
 8000614:	bd30      	pop	{r4, r5, pc}
 8000616:	bf00      	nop
 8000618:	40023800 	.word	0x40023800
 800061c:	40007000 	.word	0x40007000

08000620 <main>:
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b08a      	sub	sp, #40	; 0x28
  HAL_Init();
 8000624:	f000 f9e6 	bl	80009f4 <HAL_Init>
  SystemClock_Config();
 8000628:	f7ff ffb2 	bl	8000590 <SystemClock_Config>
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800062c:	2214      	movs	r2, #20
 800062e:	2100      	movs	r1, #0
 8000630:	eb0d 0002 	add.w	r0, sp, r2
 8000634:	f001 f934 	bl	80018a0 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000638:	2400      	movs	r4, #0
 800063a:	4b3f      	ldr	r3, [pc, #252]	; (8000738 <main+0x118>)
 800063c:	9401      	str	r4, [sp, #4]
 800063e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOH_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000640:	483e      	ldr	r0, [pc, #248]	; (800073c <main+0x11c>)
  huart1.Instance = USART1;
 8000642:	4d3f      	ldr	r5, [pc, #252]	; (8000740 <main+0x120>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000644:	f042 0204 	orr.w	r2, r2, #4
 8000648:	631a      	str	r2, [r3, #48]	; 0x30
 800064a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800064c:	f002 0204 	and.w	r2, r2, #4
 8000650:	9201      	str	r2, [sp, #4]
 8000652:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000654:	9402      	str	r4, [sp, #8]
 8000656:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000658:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800065c:	631a      	str	r2, [r3, #48]	; 0x30
 800065e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000660:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8000664:	9202      	str	r2, [sp, #8]
 8000666:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000668:	9403      	str	r4, [sp, #12]
 800066a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800066c:	f042 0201 	orr.w	r2, r2, #1
 8000670:	631a      	str	r2, [r3, #48]	; 0x30
 8000672:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000674:	f002 0201 	and.w	r2, r2, #1
 8000678:	9203      	str	r2, [sp, #12]
 800067a:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800067c:	9404      	str	r4, [sp, #16]
 800067e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000680:	f042 0202 	orr.w	r2, r2, #2
 8000684:	631a      	str	r2, [r3, #48]	; 0x30
 8000686:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000688:	f003 0302 	and.w	r3, r3, #2
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800068c:	4622      	mov	r2, r4
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800068e:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000690:	2120      	movs	r1, #32
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000692:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000694:	f000 fb3e 	bl	8000d14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000698:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800069c:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800069e:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80006a0:	4b28      	ldr	r3, [pc, #160]	; (8000744 <main+0x124>)
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80006a2:	4829      	ldr	r0, [pc, #164]	; (8000748 <main+0x128>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80006a4:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a6:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80006a8:	f000 fa5e 	bl	8000b68 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80006ac:	2320      	movs	r3, #32
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80006ae:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = LD2_Pin;
 80006b0:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80006b2:	4822      	ldr	r0, [pc, #136]	; (800073c <main+0x11c>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006b4:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006b6:	2301      	movs	r3, #1
 80006b8:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006ba:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80006bc:	f000 fa54 	bl	8000b68 <HAL_GPIO_Init>
  huart2.Instance = USART2;
 80006c0:	4822      	ldr	r0, [pc, #136]	; (800074c <main+0x12c>)
  huart2.Init.BaudRate = 9600;
 80006c2:	4b23      	ldr	r3, [pc, #140]	; (8000750 <main+0x130>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80006c4:	6084      	str	r4, [r0, #8]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80006c6:	260c      	movs	r6, #12
  huart2.Init.BaudRate = 9600;
 80006c8:	f44f 5716 	mov.w	r7, #9600	; 0x2580
 80006cc:	e880 0088 	stmia.w	r0, {r3, r7}
  huart2.Init.StopBits = UART_STOPBITS_1;
 80006d0:	60c4      	str	r4, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80006d2:	6104      	str	r4, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80006d4:	6146      	str	r6, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006d6:	6184      	str	r4, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80006d8:	61c4      	str	r4, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80006da:	f000 fedb 	bl	8001494 <HAL_UART_Init>
  huart1.Instance = USART1;
 80006de:	4b1d      	ldr	r3, [pc, #116]	; (8000754 <main+0x134>)
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80006e0:	60ac      	str	r4, [r5, #8]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80006e2:	4628      	mov	r0, r5
  huart1.Init.BaudRate = 9600;
 80006e4:	e885 0088 	stmia.w	r5, {r3, r7}
  huart1.Init.StopBits = UART_STOPBITS_1;
 80006e8:	60ec      	str	r4, [r5, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80006ea:	612c      	str	r4, [r5, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80006ec:	616e      	str	r6, [r5, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006ee:	61ac      	str	r4, [r5, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80006f0:	61ec      	str	r4, [r5, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80006f2:	f000 fecf 	bl	8001494 <HAL_UART_Init>
	sdsInit(&sds, &huart1);
 80006f6:	4629      	mov	r1, r5
 80006f8:	4817      	ldr	r0, [pc, #92]	; (8000758 <main+0x138>)
		size = sprintf(data, "%d %d \n\r", sdsGetPm2_5(&sds), sdsGetPm10(&sds));
 80006fa:	4d17      	ldr	r5, [pc, #92]	; (8000758 <main+0x138>)
 80006fc:	4e17      	ldr	r6, [pc, #92]	; (800075c <main+0x13c>)
 80006fe:	4c18      	ldr	r4, [pc, #96]	; (8000760 <main+0x140>)
	sdsInit(&sds, &huart1);
 8000700:	f000 f838 	bl	8000774 <sdsInit>
		size = sprintf(data, "%d %d \n\r", sdsGetPm2_5(&sds), sdsGetPm10(&sds));
 8000704:	4628      	mov	r0, r5
 8000706:	f000 f849 	bl	800079c <sdsGetPm2_5>
 800070a:	4607      	mov	r7, r0
 800070c:	4628      	mov	r0, r5
 800070e:	f000 f847 	bl	80007a0 <sdsGetPm10>
 8000712:	463a      	mov	r2, r7
 8000714:	4603      	mov	r3, r0
 8000716:	4631      	mov	r1, r6
 8000718:	4620      	mov	r0, r4
 800071a:	f001 f8c9 	bl	80018b0 <siprintf>
 800071e:	4b11      	ldr	r3, [pc, #68]	; (8000764 <main+0x144>)
 8000720:	b282      	uxth	r2, r0
		HAL_UART_Transmit_IT(&huart2, data, size);
 8000722:	4621      	mov	r1, r4
 8000724:	4809      	ldr	r0, [pc, #36]	; (800074c <main+0x12c>)
		size = sprintf(data, "%d %d \n\r", sdsGetPm2_5(&sds), sdsGetPm10(&sds));
 8000726:	801a      	strh	r2, [r3, #0]
		HAL_UART_Transmit_IT(&huart2, data, size);
 8000728:	f000 ff3f 	bl	80015aa <HAL_UART_Transmit_IT>
		HAL_Delay(1000);
 800072c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000730:	f000 f98c 	bl	8000a4c <HAL_Delay>
 8000734:	e7e6      	b.n	8000704 <main+0xe4>
 8000736:	bf00      	nop
 8000738:	40023800 	.word	0x40023800
 800073c:	40020000 	.word	0x40020000
 8000740:	2000009c 	.word	0x2000009c
 8000744:	10210000 	.word	0x10210000
 8000748:	40020800 	.word	0x40020800
 800074c:	2000012c 	.word	0x2000012c
 8000750:	40004400 	.word	0x40004400
 8000754:	40011000 	.word	0x40011000
 8000758:	200000dc 	.word	0x200000dc
 800075c:	08002104 	.word	0x08002104
 8000760:	200000f8 	.word	0x200000f8
 8000764:	2000008c 	.word	0x2000008c

08000768 <HAL_UART_RxCpltCallback>:
}

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
sds_uart_RxCpltCallback(&sds,huart);
 8000768:	4601      	mov	r1, r0
 800076a:	4801      	ldr	r0, [pc, #4]	; (8000770 <HAL_UART_RxCpltCallback+0x8>)
 800076c:	f000 b81a 	b.w	80007a4 <sds_uart_RxCpltCallback>
 8000770:	200000dc 	.word	0x200000dc

08000774 <sdsInit>:
 *
 *   @param sds pointer to SDS_t handle structure
 *   @param huart_sds pointer to UART handle structure
*/
void sdsInit(SDS* sds, const UART_HandleTypeDef* huart_sds)
{
 8000774:	b538      	push	{r3, r4, r5, lr}
 8000776:	4605      	mov	r5, r0
sds->huart_sds=(UART_HandleTypeDef *)huart_sds;
 8000778:	462c      	mov	r4, r5
{
 800077a:	4608      	mov	r0, r1
sds->huart_sds=(UART_HandleTypeDef *)huart_sds;
 800077c:	f844 1b08 	str.w	r1, [r4], #8
HAL_UART_Transmit(sds->huart_sds,(uint8_t*)Sds011_WorkingMode, 19,30);
 8000780:	231e      	movs	r3, #30
 8000782:	2213      	movs	r2, #19
 8000784:	4904      	ldr	r1, [pc, #16]	; (8000798 <sdsInit+0x24>)
 8000786:	f000 feb3 	bl	80014f0 <HAL_UART_Transmit>
HAL_UART_Receive_IT(sds->huart_sds, sds->data_receive, 10);
 800078a:	4621      	mov	r1, r4
 800078c:	6828      	ldr	r0, [r5, #0]
 800078e:	220a      	movs	r2, #10
}
 8000790:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
HAL_UART_Receive_IT(sds->huart_sds, sds->data_receive, 10);
 8000794:	f000 bf28 	b.w	80015e8 <HAL_UART_Receive_IT>
 8000798:	0800210d 	.word	0x0800210d

0800079c <sdsGetPm2_5>:
 *   @return value of PM 2.5
*/
uint16_t sdsGetPm2_5(SDS* sds)
{
	return  sds->pm_2_5;
}
 800079c:	8880      	ldrh	r0, [r0, #4]
 800079e:	4770      	bx	lr

080007a0 <sdsGetPm10>:
 *   @return value of PM 10
*/
uint16_t sdsGetPm10(SDS* sds)
{
	return  sds->pm_10;
}
 80007a0:	88c0      	ldrh	r0, [r0, #6]
 80007a2:	4770      	bx	lr

080007a4 <sds_uart_RxCpltCallback>:
 *
 *   @param sds pointer to SDS_t handle structure
 *   @param huart pointer to UART handle structure
*/
void sds_uart_RxCpltCallback(SDS* sds, UART_HandleTypeDef *huart)
{
 80007a4:	4603      	mov	r3, r0
	if(huart == sds->huart_sds)
 80007a6:	6800      	ldr	r0, [r0, #0]
 80007a8:	4288      	cmp	r0, r1
{
 80007aa:	b410      	push	{r4}
	if(huart == sds->huart_sds)
 80007ac:	d112      	bne.n	80007d4 <sds_uart_RxCpltCallback+0x30>
		{
				if((sds->data_receive[1] == 0xC0))
 80007ae:	7a5a      	ldrb	r2, [r3, #9]
 80007b0:	2ac0      	cmp	r2, #192	; 0xc0
 80007b2:	d108      	bne.n	80007c6 <sds_uart_RxCpltCallback+0x22>
				{
					sds->pm_2_5 = ((sds->data_receive[3]<<8)| sds->data_receive[2])/10;
 80007b4:	240a      	movs	r4, #10
 80007b6:	8959      	ldrh	r1, [r3, #10]
					sds->pm_10 = ((sds->data_receive[5]<<8)| sds->data_receive[4])/10;
 80007b8:	899a      	ldrh	r2, [r3, #12]
					sds->pm_2_5 = ((sds->data_receive[3]<<8)| sds->data_receive[2])/10;
 80007ba:	fb91 f1f4 	sdiv	r1, r1, r4
					sds->pm_10 = ((sds->data_receive[5]<<8)| sds->data_receive[4])/10;
 80007be:	fb92 f2f4 	sdiv	r2, r2, r4
					sds->pm_2_5 = ((sds->data_receive[3]<<8)| sds->data_receive[2])/10;
 80007c2:	8099      	strh	r1, [r3, #4]
					sds->pm_10 = ((sds->data_receive[5]<<8)| sds->data_receive[4])/10;
 80007c4:	80da      	strh	r2, [r3, #6]
			}
			HAL_UART_Receive_IT(sds->huart_sds, sds->data_receive, 10);
 80007c6:	220a      	movs	r2, #10
 80007c8:	f103 0108 	add.w	r1, r3, #8
		}
}
 80007cc:	f85d 4b04 	ldr.w	r4, [sp], #4
			HAL_UART_Receive_IT(sds->huart_sds, sds->data_receive, 10);
 80007d0:	f000 bf0a 	b.w	80015e8 <HAL_UART_Receive_IT>
}
 80007d4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80007d8:	4770      	bx	lr
	...

080007dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007dc:	b507      	push	{r0, r1, r2, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007de:	4b0e      	ldr	r3, [pc, #56]	; (8000818 <HAL_MspInit+0x3c>)
 80007e0:	2100      	movs	r1, #0
 80007e2:	9100      	str	r1, [sp, #0]
 80007e4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80007e6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80007ea:	645a      	str	r2, [r3, #68]	; 0x44
 80007ec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80007ee:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80007f2:	9200      	str	r2, [sp, #0]
 80007f4:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007f6:	9101      	str	r1, [sp, #4]
 80007f8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80007fa:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80007fe:	641a      	str	r2, [r3, #64]	; 0x40
 8000800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000802:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000806:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000808:	2007      	movs	r0, #7
  __HAL_RCC_PWR_CLK_ENABLE();
 800080a:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800080c:	f000 f932 	bl	8000a74 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000810:	b003      	add	sp, #12
 8000812:	f85d fb04 	ldr.w	pc, [sp], #4
 8000816:	bf00      	nop
 8000818:	40023800 	.word	0x40023800

0800081c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800081c:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800081e:	2214      	movs	r2, #20
{
 8000820:	b08a      	sub	sp, #40	; 0x28
 8000822:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000824:	2100      	movs	r1, #0
 8000826:	eb0d 0002 	add.w	r0, sp, r2
 800082a:	f001 f839 	bl	80018a0 <memset>
  if(huart->Instance==USART1)
 800082e:	6823      	ldr	r3, [r4, #0]
 8000830:	4a2f      	ldr	r2, [pc, #188]	; (80008f0 <HAL_UART_MspInit+0xd4>)
 8000832:	4293      	cmp	r3, r2
 8000834:	d12e      	bne.n	8000894 <HAL_UART_MspInit+0x78>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000836:	4b2f      	ldr	r3, [pc, #188]	; (80008f4 <HAL_UART_MspInit+0xd8>)
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000838:	482f      	ldr	r0, [pc, #188]	; (80008f8 <HAL_UART_MspInit+0xdc>)
    __HAL_RCC_USART1_CLK_ENABLE();
 800083a:	2400      	movs	r4, #0
 800083c:	9401      	str	r4, [sp, #4]
 800083e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000840:	f042 0210 	orr.w	r2, r2, #16
 8000844:	645a      	str	r2, [r3, #68]	; 0x44
 8000846:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000848:	f002 0210 	and.w	r2, r2, #16
 800084c:	9201      	str	r2, [sp, #4]
 800084e:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000850:	9402      	str	r4, [sp, #8]
 8000852:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000854:	f042 0201 	orr.w	r2, r2, #1
 8000858:	631a      	str	r2, [r3, #48]	; 0x30
 800085a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800085c:	f003 0301 	and.w	r3, r3, #1
 8000860:	9302      	str	r3, [sp, #8]
 8000862:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000864:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000868:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800086a:	2302      	movs	r3, #2
 800086c:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800086e:	2301      	movs	r3, #1
 8000870:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000872:	2303      	movs	r3, #3
 8000874:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000876:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000878:	2307      	movs	r3, #7
 800087a:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800087c:	f000 f974 	bl	8000b68 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000880:	2025      	movs	r0, #37	; 0x25
 8000882:	4622      	mov	r2, r4
 8000884:	4621      	mov	r1, r4
 8000886:	f000 f907 	bl	8000a98 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800088a:	2025      	movs	r0, #37	; 0x25
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800088c:	f000 f938 	bl	8000b00 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000890:	b00a      	add	sp, #40	; 0x28
 8000892:	bd10      	pop	{r4, pc}
  else if(huart->Instance==USART2)
 8000894:	4a19      	ldr	r2, [pc, #100]	; (80008fc <HAL_UART_MspInit+0xe0>)
 8000896:	4293      	cmp	r3, r2
 8000898:	d1fa      	bne.n	8000890 <HAL_UART_MspInit+0x74>
    __HAL_RCC_USART2_CLK_ENABLE();
 800089a:	4b16      	ldr	r3, [pc, #88]	; (80008f4 <HAL_UART_MspInit+0xd8>)
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800089c:	4816      	ldr	r0, [pc, #88]	; (80008f8 <HAL_UART_MspInit+0xdc>)
    __HAL_RCC_USART2_CLK_ENABLE();
 800089e:	2400      	movs	r4, #0
 80008a0:	9403      	str	r4, [sp, #12]
 80008a2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80008a4:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80008a8:	641a      	str	r2, [r3, #64]	; 0x40
 80008aa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80008ac:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 80008b0:	9203      	str	r2, [sp, #12]
 80008b2:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008b4:	9404      	str	r4, [sp, #16]
 80008b6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80008b8:	f042 0201 	orr.w	r2, r2, #1
 80008bc:	631a      	str	r2, [r3, #48]	; 0x30
 80008be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008c0:	f003 0301 	and.w	r3, r3, #1
 80008c4:	9304      	str	r3, [sp, #16]
 80008c6:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80008c8:	230c      	movs	r3, #12
 80008ca:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008cc:	2302      	movs	r3, #2
 80008ce:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008d0:	2301      	movs	r3, #1
 80008d2:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008d4:	2303      	movs	r3, #3
 80008d6:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008d8:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80008da:	2307      	movs	r3, #7
 80008dc:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008de:	f000 f943 	bl	8000b68 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80008e2:	2026      	movs	r0, #38	; 0x26
 80008e4:	4622      	mov	r2, r4
 80008e6:	4621      	mov	r1, r4
 80008e8:	f000 f8d6 	bl	8000a98 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80008ec:	2026      	movs	r0, #38	; 0x26
 80008ee:	e7cd      	b.n	800088c <HAL_UART_MspInit+0x70>
 80008f0:	40011000 	.word	0x40011000
 80008f4:	40023800 	.word	0x40023800
 80008f8:	40020000 	.word	0x40020000
 80008fc:	40004400 	.word	0x40004400

08000900 <NMI_Handler>:
 8000900:	4770      	bx	lr

08000902 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000902:	e7fe      	b.n	8000902 <HardFault_Handler>

08000904 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000904:	e7fe      	b.n	8000904 <MemManage_Handler>

08000906 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000906:	e7fe      	b.n	8000906 <BusFault_Handler>

08000908 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000908:	e7fe      	b.n	8000908 <UsageFault_Handler>

0800090a <SVC_Handler>:
 800090a:	4770      	bx	lr

0800090c <DebugMon_Handler>:
 800090c:	4770      	bx	lr

0800090e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800090e:	4770      	bx	lr

08000910 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000910:	f000 b88a 	b.w	8000a28 <HAL_IncTick>

08000914 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000914:	4801      	ldr	r0, [pc, #4]	; (800091c <USART1_IRQHandler+0x8>)
 8000916:	f000 bec7 	b.w	80016a8 <HAL_UART_IRQHandler>
 800091a:	bf00      	nop
 800091c:	2000009c 	.word	0x2000009c

08000920 <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000920:	4801      	ldr	r0, [pc, #4]	; (8000928 <USART2_IRQHandler+0x8>)
 8000922:	f000 bec1 	b.w	80016a8 <HAL_UART_IRQHandler>
 8000926:	bf00      	nop
 8000928:	2000012c 	.word	0x2000012c

0800092c <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 800092c:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800092e:	4b0a      	ldr	r3, [pc, #40]	; (8000958 <_sbrk+0x2c>)
 8000930:	6819      	ldr	r1, [r3, #0]
{
 8000932:	4602      	mov	r2, r0
	if (heap_end == 0)
 8000934:	b909      	cbnz	r1, 800093a <_sbrk+0xe>
		heap_end = &end;
 8000936:	4909      	ldr	r1, [pc, #36]	; (800095c <_sbrk+0x30>)
 8000938:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
 800093a:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 800093c:	4669      	mov	r1, sp
 800093e:	4402      	add	r2, r0
 8000940:	428a      	cmp	r2, r1
 8000942:	d906      	bls.n	8000952 <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8000944:	f000 ff82 	bl	800184c <__errno>
 8000948:	230c      	movs	r3, #12
 800094a:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 800094c:	f04f 30ff 	mov.w	r0, #4294967295
 8000950:	bd08      	pop	{r3, pc}
	}

	heap_end += incr;
 8000952:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 8000954:	bd08      	pop	{r3, pc}
 8000956:	bf00      	nop
 8000958:	20000090 	.word	0x20000090
 800095c:	20000174 	.word	0x20000174

08000960 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000960:	490f      	ldr	r1, [pc, #60]	; (80009a0 <SystemInit+0x40>)
 8000962:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8000966:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800096a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800096e:	4b0d      	ldr	r3, [pc, #52]	; (80009a4 <SystemInit+0x44>)
 8000970:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000972:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 8000974:	f042 0201 	orr.w	r2, r2, #1
 8000978:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 800097a:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800097c:	681a      	ldr	r2, [r3, #0]
 800097e:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8000982:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000986:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000988:	4a07      	ldr	r2, [pc, #28]	; (80009a8 <SystemInit+0x48>)
 800098a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800098c:	681a      	ldr	r2, [r3, #0]
 800098e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000992:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000994:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000996:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800099a:	608b      	str	r3, [r1, #8]
 800099c:	4770      	bx	lr
 800099e:	bf00      	nop
 80009a0:	e000ed00 	.word	0xe000ed00
 80009a4:	40023800 	.word	0x40023800
 80009a8:	24003010 	.word	0x24003010

080009ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009ac:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80009ae:	4a0e      	ldr	r2, [pc, #56]	; (80009e8 <HAL_InitTick+0x3c>)
 80009b0:	4b0e      	ldr	r3, [pc, #56]	; (80009ec <HAL_InitTick+0x40>)
{
 80009b2:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80009b4:	7818      	ldrb	r0, [r3, #0]
 80009b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80009ba:	fbb3 f3f0 	udiv	r3, r3, r0
 80009be:	6810      	ldr	r0, [r2, #0]
 80009c0:	fbb0 f0f3 	udiv	r0, r0, r3
 80009c4:	f000 f8a8 	bl	8000b18 <HAL_SYSTICK_Config>
 80009c8:	4604      	mov	r4, r0
 80009ca:	b958      	cbnz	r0, 80009e4 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009cc:	2d0f      	cmp	r5, #15
 80009ce:	d809      	bhi.n	80009e4 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80009d0:	4602      	mov	r2, r0
 80009d2:	4629      	mov	r1, r5
 80009d4:	f04f 30ff 	mov.w	r0, #4294967295
 80009d8:	f000 f85e 	bl	8000a98 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80009dc:	4b04      	ldr	r3, [pc, #16]	; (80009f0 <HAL_InitTick+0x44>)
 80009de:	4620      	mov	r0, r4
 80009e0:	601d      	str	r5, [r3, #0]
 80009e2:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80009e4:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 80009e6:	bd38      	pop	{r3, r4, r5, pc}
 80009e8:	20000000 	.word	0x20000000
 80009ec:	20000004 	.word	0x20000004
 80009f0:	20000008 	.word	0x20000008

080009f4 <HAL_Init>:
{
 80009f4:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80009f6:	4b0b      	ldr	r3, [pc, #44]	; (8000a24 <HAL_Init+0x30>)
 80009f8:	681a      	ldr	r2, [r3, #0]
 80009fa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80009fe:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000a00:	681a      	ldr	r2, [r3, #0]
 8000a02:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000a06:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a08:	681a      	ldr	r2, [r3, #0]
 8000a0a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000a0e:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a10:	2003      	movs	r0, #3
 8000a12:	f000 f82f 	bl	8000a74 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a16:	2000      	movs	r0, #0
 8000a18:	f7ff ffc8 	bl	80009ac <HAL_InitTick>
  HAL_MspInit();
 8000a1c:	f7ff fede 	bl	80007dc <HAL_MspInit>
}
 8000a20:	2000      	movs	r0, #0
 8000a22:	bd08      	pop	{r3, pc}
 8000a24:	40023c00 	.word	0x40023c00

08000a28 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000a28:	4a03      	ldr	r2, [pc, #12]	; (8000a38 <HAL_IncTick+0x10>)
 8000a2a:	4b04      	ldr	r3, [pc, #16]	; (8000a3c <HAL_IncTick+0x14>)
 8000a2c:	6811      	ldr	r1, [r2, #0]
 8000a2e:	781b      	ldrb	r3, [r3, #0]
 8000a30:	440b      	add	r3, r1
 8000a32:	6013      	str	r3, [r2, #0]
 8000a34:	4770      	bx	lr
 8000a36:	bf00      	nop
 8000a38:	2000016c 	.word	0x2000016c
 8000a3c:	20000004 	.word	0x20000004

08000a40 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000a40:	4b01      	ldr	r3, [pc, #4]	; (8000a48 <HAL_GetTick+0x8>)
 8000a42:	6818      	ldr	r0, [r3, #0]
}
 8000a44:	4770      	bx	lr
 8000a46:	bf00      	nop
 8000a48:	2000016c 	.word	0x2000016c

08000a4c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000a4c:	b538      	push	{r3, r4, r5, lr}
 8000a4e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000a50:	f7ff fff6 	bl	8000a40 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000a54:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8000a56:	bf1c      	itt	ne
 8000a58:	4b05      	ldrne	r3, [pc, #20]	; (8000a70 <HAL_Delay+0x24>)
 8000a5a:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 8000a5c:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 8000a5e:	bf18      	it	ne
 8000a60:	18e4      	addne	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000a62:	f7ff ffed 	bl	8000a40 <HAL_GetTick>
 8000a66:	1b40      	subs	r0, r0, r5
 8000a68:	4284      	cmp	r4, r0
 8000a6a:	d8fa      	bhi.n	8000a62 <HAL_Delay+0x16>
  {
  }
}
 8000a6c:	bd38      	pop	{r3, r4, r5, pc}
 8000a6e:	bf00      	nop
 8000a70:	20000004 	.word	0x20000004

08000a74 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a74:	4a07      	ldr	r2, [pc, #28]	; (8000a94 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000a76:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a78:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000a7c:	041b      	lsls	r3, r3, #16
 8000a7e:	0c1b      	lsrs	r3, r3, #16
 8000a80:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000a84:	0200      	lsls	r0, r0, #8
 8000a86:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a8a:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8000a8e:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000a90:	60d3      	str	r3, [r2, #12]
 8000a92:	4770      	bx	lr
 8000a94:	e000ed00 	.word	0xe000ed00

08000a98 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a98:	4b17      	ldr	r3, [pc, #92]	; (8000af8 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000a9a:	b530      	push	{r4, r5, lr}
 8000a9c:	68dc      	ldr	r4, [r3, #12]
 8000a9e:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000aa2:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000aa6:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000aa8:	2b04      	cmp	r3, #4
 8000aaa:	bf28      	it	cs
 8000aac:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000aae:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ab0:	f04f 0501 	mov.w	r5, #1
 8000ab4:	fa05 f303 	lsl.w	r3, r5, r3
 8000ab8:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000abc:	bf8c      	ite	hi
 8000abe:	3c03      	subhi	r4, #3
 8000ac0:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ac2:	4019      	ands	r1, r3
 8000ac4:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ac6:	fa05 f404 	lsl.w	r4, r5, r4
 8000aca:	3c01      	subs	r4, #1
 8000acc:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8000ace:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ad0:	ea42 0201 	orr.w	r2, r2, r1
 8000ad4:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ad8:	bfaf      	iteee	ge
 8000ada:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ade:	f000 000f 	andlt.w	r0, r0, #15
 8000ae2:	4b06      	ldrlt	r3, [pc, #24]	; (8000afc <HAL_NVIC_SetPriority+0x64>)
 8000ae4:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ae6:	bfa5      	ittet	ge
 8000ae8:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8000aec:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000aee:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000af0:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000af4:	bd30      	pop	{r4, r5, pc}
 8000af6:	bf00      	nop
 8000af8:	e000ed00 	.word	0xe000ed00
 8000afc:	e000ed14 	.word	0xe000ed14

08000b00 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000b00:	0942      	lsrs	r2, r0, #5
 8000b02:	2301      	movs	r3, #1
 8000b04:	f000 001f 	and.w	r0, r0, #31
 8000b08:	fa03 f000 	lsl.w	r0, r3, r0
 8000b0c:	4b01      	ldr	r3, [pc, #4]	; (8000b14 <HAL_NVIC_EnableIRQ+0x14>)
 8000b0e:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000b12:	4770      	bx	lr
 8000b14:	e000e100 	.word	0xe000e100

08000b18 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b18:	3801      	subs	r0, #1
 8000b1a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b1e:	d20a      	bcs.n	8000b36 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b20:	4b06      	ldr	r3, [pc, #24]	; (8000b3c <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b22:	4a07      	ldr	r2, [pc, #28]	; (8000b40 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b24:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b26:	21f0      	movs	r1, #240	; 0xf0
 8000b28:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b2c:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b2e:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b30:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b32:	601a      	str	r2, [r3, #0]
 8000b34:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000b36:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000b38:	4770      	bx	lr
 8000b3a:	bf00      	nop
 8000b3c:	e000e010 	.word	0xe000e010
 8000b40:	e000ed00 	.word	0xe000ed00

08000b44 <HAL_DMA_Abort_IT>:
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000b44:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8000b48:	2b02      	cmp	r3, #2
 8000b4a:	d003      	beq.n	8000b54 <HAL_DMA_Abort_IT+0x10>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000b4c:	2380      	movs	r3, #128	; 0x80
 8000b4e:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 8000b50:	2001      	movs	r0, #1
 8000b52:	4770      	bx	lr
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000b54:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 8000b56:	2305      	movs	r3, #5
 8000b58:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 8000b5c:	6813      	ldr	r3, [r2, #0]
 8000b5e:	f023 0301 	bic.w	r3, r3, #1
 8000b62:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8000b64:	2000      	movs	r0, #0
}
 8000b66:	4770      	bx	lr

08000b68 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000b68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000b6c:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000b6e:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b70:	f8df 819c 	ldr.w	r8, [pc, #412]	; 8000d10 <HAL_GPIO_Init+0x1a8>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000b74:	4a64      	ldr	r2, [pc, #400]	; (8000d08 <HAL_GPIO_Init+0x1a0>)
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000b76:	9301      	str	r3, [sp, #4]
    ioposition = 0x01U << position;
 8000b78:	f04f 0901 	mov.w	r9, #1
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000b7c:	2300      	movs	r3, #0
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000b7e:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 8000b80:	fa09 f703 	lsl.w	r7, r9, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000b84:	ea07 0604 	and.w	r6, r7, r4
    if(iocurrent == ioposition)
 8000b88:	42b7      	cmp	r7, r6
 8000b8a:	f040 80ad 	bne.w	8000ce8 <HAL_GPIO_Init+0x180>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000b8e:	684c      	ldr	r4, [r1, #4]
 8000b90:	f024 0a10 	bic.w	sl, r4, #16
 8000b94:	f1ba 0f02 	cmp.w	sl, #2
 8000b98:	d116      	bne.n	8000bc8 <HAL_GPIO_Init+0x60>
        temp = GPIOx->AFR[position >> 3U];
 8000b9a:	ea4f 0cd3 	mov.w	ip, r3, lsr #3
 8000b9e:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000ba2:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8000ba6:	f8dc 5020 	ldr.w	r5, [ip, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000baa:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8000bae:	f04f 0e0f 	mov.w	lr, #15
 8000bb2:	fa0e fe0b 	lsl.w	lr, lr, fp
 8000bb6:	ea25 0e0e 	bic.w	lr, r5, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000bba:	690d      	ldr	r5, [r1, #16]
 8000bbc:	fa05 f50b 	lsl.w	r5, r5, fp
 8000bc0:	ea45 050e 	orr.w	r5, r5, lr
        GPIOx->AFR[position >> 3U] = temp;
 8000bc4:	f8cc 5020 	str.w	r5, [ip, #32]
 8000bc8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000bcc:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 8000bce:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000bd2:	fa05 f50c 	lsl.w	r5, r5, ip
 8000bd6:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000bd8:	f004 0e03 	and.w	lr, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000bdc:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000be0:	fa0e fe0c 	lsl.w	lr, lr, ip
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000be4:	f10a 3aff 	add.w	sl, sl, #4294967295
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000be8:	ea4e 0e0b 	orr.w	lr, lr, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000bec:	f1ba 0f01 	cmp.w	sl, #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000bf0:	9500      	str	r5, [sp, #0]
      GPIOx->MODER = temp;
 8000bf2:	f8c0 e000 	str.w	lr, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000bf6:	d815      	bhi.n	8000c24 <HAL_GPIO_Init+0xbc>
        temp = GPIOx->OSPEEDR; 
 8000bf8:	f8d0 e008 	ldr.w	lr, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000bfc:	ea05 0e0e 	and.w	lr, r5, lr
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000c00:	68cd      	ldr	r5, [r1, #12]
 8000c02:	fa05 fa0c 	lsl.w	sl, r5, ip
 8000c06:	ea4a 0e0e 	orr.w	lr, sl, lr
        GPIOx->OSPEEDR = temp;
 8000c0a:	f8c0 e008 	str.w	lr, [r0, #8]
        temp = GPIOx->OTYPER;
 8000c0e:	f8d0 e004 	ldr.w	lr, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000c12:	ea2e 0707 	bic.w	r7, lr, r7
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000c16:	f3c4 1e00 	ubfx	lr, r4, #4, #1
 8000c1a:	fa0e fe03 	lsl.w	lr, lr, r3
 8000c1e:	ea4e 0707 	orr.w	r7, lr, r7
        GPIOx->OTYPER = temp;
 8000c22:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8000c24:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000c26:	9d00      	ldr	r5, [sp, #0]
 8000c28:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000c2a:	688f      	ldr	r7, [r1, #8]
 8000c2c:	fa07 f70c 	lsl.w	r7, r7, ip
 8000c30:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 8000c32:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000c34:	00e5      	lsls	r5, r4, #3
 8000c36:	d557      	bpl.n	8000ce8 <HAL_GPIO_Init+0x180>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c38:	f04f 0b00 	mov.w	fp, #0
 8000c3c:	f8cd b00c 	str.w	fp, [sp, #12]
 8000c40:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000c44:	4d31      	ldr	r5, [pc, #196]	; (8000d0c <HAL_GPIO_Init+0x1a4>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c46:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 8000c4a:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 8000c4e:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 8000c52:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 8000c56:	9703      	str	r7, [sp, #12]
 8000c58:	9f03      	ldr	r7, [sp, #12]
 8000c5a:	f023 0703 	bic.w	r7, r3, #3
 8000c5e:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8000c62:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000c66:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8000c6a:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000c6e:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8000c72:	f04f 0e0f 	mov.w	lr, #15
 8000c76:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000c7a:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000c7c:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000c80:	d039      	beq.n	8000cf6 <HAL_GPIO_Init+0x18e>
 8000c82:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000c86:	42a8      	cmp	r0, r5
 8000c88:	d037      	beq.n	8000cfa <HAL_GPIO_Init+0x192>
 8000c8a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000c8e:	42a8      	cmp	r0, r5
 8000c90:	d035      	beq.n	8000cfe <HAL_GPIO_Init+0x196>
 8000c92:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000c96:	42a8      	cmp	r0, r5
 8000c98:	d033      	beq.n	8000d02 <HAL_GPIO_Init+0x19a>
 8000c9a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000c9e:	42a8      	cmp	r0, r5
 8000ca0:	bf14      	ite	ne
 8000ca2:	2507      	movne	r5, #7
 8000ca4:	2504      	moveq	r5, #4
 8000ca6:	fa05 f50c 	lsl.w	r5, r5, ip
 8000caa:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000cae:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 8000cb0:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8000cb2:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000cb4:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 8000cb8:	bf0c      	ite	eq
 8000cba:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8000cbc:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 8000cbe:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 8000cc0:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000cc2:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8000cc6:	bf0c      	ite	eq
 8000cc8:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8000cca:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 8000ccc:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000cce:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000cd0:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8000cd4:	bf0c      	ite	eq
 8000cd6:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8000cd8:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 8000cda:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 8000cdc:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000cde:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8000ce0:	bf54      	ite	pl
 8000ce2:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 8000ce4:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 8000ce6:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000ce8:	3301      	adds	r3, #1
 8000cea:	2b10      	cmp	r3, #16
 8000cec:	f47f af47 	bne.w	8000b7e <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 8000cf0:	b005      	add	sp, #20
 8000cf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000cf6:	465d      	mov	r5, fp
 8000cf8:	e7d5      	b.n	8000ca6 <HAL_GPIO_Init+0x13e>
 8000cfa:	2501      	movs	r5, #1
 8000cfc:	e7d3      	b.n	8000ca6 <HAL_GPIO_Init+0x13e>
 8000cfe:	2502      	movs	r5, #2
 8000d00:	e7d1      	b.n	8000ca6 <HAL_GPIO_Init+0x13e>
 8000d02:	2503      	movs	r5, #3
 8000d04:	e7cf      	b.n	8000ca6 <HAL_GPIO_Init+0x13e>
 8000d06:	bf00      	nop
 8000d08:	40013c00 	.word	0x40013c00
 8000d0c:	40020000 	.word	0x40020000
 8000d10:	40023800 	.word	0x40023800

08000d14 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000d14:	b10a      	cbz	r2, 8000d1a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000d16:	6181      	str	r1, [r0, #24]
 8000d18:	4770      	bx	lr
 8000d1a:	0409      	lsls	r1, r1, #16
 8000d1c:	e7fb      	b.n	8000d16 <HAL_GPIO_WritePin+0x2>
	...

08000d20 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000d20:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000d24:	4604      	mov	r4, r0
 8000d26:	b918      	cbnz	r0, 8000d30 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 8000d28:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 8000d2a:	b002      	add	sp, #8
 8000d2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d30:	6803      	ldr	r3, [r0, #0]
 8000d32:	07dd      	lsls	r5, r3, #31
 8000d34:	d410      	bmi.n	8000d58 <HAL_RCC_OscConfig+0x38>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000d36:	6823      	ldr	r3, [r4, #0]
 8000d38:	0798      	lsls	r0, r3, #30
 8000d3a:	d458      	bmi.n	8000dee <HAL_RCC_OscConfig+0xce>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000d3c:	6823      	ldr	r3, [r4, #0]
 8000d3e:	071a      	lsls	r2, r3, #28
 8000d40:	f100 809a 	bmi.w	8000e78 <HAL_RCC_OscConfig+0x158>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000d44:	6823      	ldr	r3, [r4, #0]
 8000d46:	075b      	lsls	r3, r3, #29
 8000d48:	f100 80b8 	bmi.w	8000ebc <HAL_RCC_OscConfig+0x19c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000d4c:	69a2      	ldr	r2, [r4, #24]
 8000d4e:	2a00      	cmp	r2, #0
 8000d50:	f040 8119 	bne.w	8000f86 <HAL_RCC_OscConfig+0x266>
  return HAL_OK;
 8000d54:	2000      	movs	r0, #0
 8000d56:	e7e8      	b.n	8000d2a <HAL_RCC_OscConfig+0xa>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000d58:	4ba6      	ldr	r3, [pc, #664]	; (8000ff4 <HAL_RCC_OscConfig+0x2d4>)
 8000d5a:	689a      	ldr	r2, [r3, #8]
 8000d5c:	f002 020c 	and.w	r2, r2, #12
 8000d60:	2a04      	cmp	r2, #4
 8000d62:	d007      	beq.n	8000d74 <HAL_RCC_OscConfig+0x54>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000d64:	689a      	ldr	r2, [r3, #8]
 8000d66:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000d6a:	2a08      	cmp	r2, #8
 8000d6c:	d10a      	bne.n	8000d84 <HAL_RCC_OscConfig+0x64>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000d6e:	685b      	ldr	r3, [r3, #4]
 8000d70:	0259      	lsls	r1, r3, #9
 8000d72:	d507      	bpl.n	8000d84 <HAL_RCC_OscConfig+0x64>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d74:	4b9f      	ldr	r3, [pc, #636]	; (8000ff4 <HAL_RCC_OscConfig+0x2d4>)
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	039a      	lsls	r2, r3, #14
 8000d7a:	d5dc      	bpl.n	8000d36 <HAL_RCC_OscConfig+0x16>
 8000d7c:	6863      	ldr	r3, [r4, #4]
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d1d9      	bne.n	8000d36 <HAL_RCC_OscConfig+0x16>
 8000d82:	e7d1      	b.n	8000d28 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d84:	6863      	ldr	r3, [r4, #4]
 8000d86:	4d9b      	ldr	r5, [pc, #620]	; (8000ff4 <HAL_RCC_OscConfig+0x2d4>)
 8000d88:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d8c:	d111      	bne.n	8000db2 <HAL_RCC_OscConfig+0x92>
 8000d8e:	682b      	ldr	r3, [r5, #0]
 8000d90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d94:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000d96:	f7ff fe53 	bl	8000a40 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d9a:	4d96      	ldr	r5, [pc, #600]	; (8000ff4 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8000d9c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d9e:	682b      	ldr	r3, [r5, #0]
 8000da0:	039b      	lsls	r3, r3, #14
 8000da2:	d4c8      	bmi.n	8000d36 <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000da4:	f7ff fe4c 	bl	8000a40 <HAL_GetTick>
 8000da8:	1b80      	subs	r0, r0, r6
 8000daa:	2864      	cmp	r0, #100	; 0x64
 8000dac:	d9f7      	bls.n	8000d9e <HAL_RCC_OscConfig+0x7e>
            return HAL_TIMEOUT;
 8000dae:	2003      	movs	r0, #3
 8000db0:	e7bb      	b.n	8000d2a <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000db2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000db6:	d104      	bne.n	8000dc2 <HAL_RCC_OscConfig+0xa2>
 8000db8:	682b      	ldr	r3, [r5, #0]
 8000dba:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000dbe:	602b      	str	r3, [r5, #0]
 8000dc0:	e7e5      	b.n	8000d8e <HAL_RCC_OscConfig+0x6e>
 8000dc2:	682a      	ldr	r2, [r5, #0]
 8000dc4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000dc8:	602a      	str	r2, [r5, #0]
 8000dca:	682a      	ldr	r2, [r5, #0]
 8000dcc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000dd0:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d1df      	bne.n	8000d96 <HAL_RCC_OscConfig+0x76>
        tickstart = HAL_GetTick();
 8000dd6:	f7ff fe33 	bl	8000a40 <HAL_GetTick>
 8000dda:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ddc:	682b      	ldr	r3, [r5, #0]
 8000dde:	039f      	lsls	r7, r3, #14
 8000de0:	d5a9      	bpl.n	8000d36 <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000de2:	f7ff fe2d 	bl	8000a40 <HAL_GetTick>
 8000de6:	1b80      	subs	r0, r0, r6
 8000de8:	2864      	cmp	r0, #100	; 0x64
 8000dea:	d9f7      	bls.n	8000ddc <HAL_RCC_OscConfig+0xbc>
 8000dec:	e7df      	b.n	8000dae <HAL_RCC_OscConfig+0x8e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000dee:	4b81      	ldr	r3, [pc, #516]	; (8000ff4 <HAL_RCC_OscConfig+0x2d4>)
 8000df0:	689a      	ldr	r2, [r3, #8]
 8000df2:	f012 0f0c 	tst.w	r2, #12
 8000df6:	d007      	beq.n	8000e08 <HAL_RCC_OscConfig+0xe8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000df8:	689a      	ldr	r2, [r3, #8]
 8000dfa:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000dfe:	2a08      	cmp	r2, #8
 8000e00:	d111      	bne.n	8000e26 <HAL_RCC_OscConfig+0x106>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000e02:	685b      	ldr	r3, [r3, #4]
 8000e04:	025e      	lsls	r6, r3, #9
 8000e06:	d40e      	bmi.n	8000e26 <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e08:	4b7a      	ldr	r3, [pc, #488]	; (8000ff4 <HAL_RCC_OscConfig+0x2d4>)
 8000e0a:	681a      	ldr	r2, [r3, #0]
 8000e0c:	0795      	lsls	r5, r2, #30
 8000e0e:	d502      	bpl.n	8000e16 <HAL_RCC_OscConfig+0xf6>
 8000e10:	68e2      	ldr	r2, [r4, #12]
 8000e12:	2a01      	cmp	r2, #1
 8000e14:	d188      	bne.n	8000d28 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e16:	681a      	ldr	r2, [r3, #0]
 8000e18:	6921      	ldr	r1, [r4, #16]
 8000e1a:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8000e1e:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8000e22:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e24:	e78a      	b.n	8000d3c <HAL_RCC_OscConfig+0x1c>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000e26:	68e2      	ldr	r2, [r4, #12]
 8000e28:	4b73      	ldr	r3, [pc, #460]	; (8000ff8 <HAL_RCC_OscConfig+0x2d8>)
 8000e2a:	b1b2      	cbz	r2, 8000e5a <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_ENABLE();
 8000e2c:	2201      	movs	r2, #1
 8000e2e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000e30:	f7ff fe06 	bl	8000a40 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e34:	4d6f      	ldr	r5, [pc, #444]	; (8000ff4 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8000e36:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e38:	682b      	ldr	r3, [r5, #0]
 8000e3a:	0798      	lsls	r0, r3, #30
 8000e3c:	d507      	bpl.n	8000e4e <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e3e:	682b      	ldr	r3, [r5, #0]
 8000e40:	6922      	ldr	r2, [r4, #16]
 8000e42:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000e46:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000e4a:	602b      	str	r3, [r5, #0]
 8000e4c:	e776      	b.n	8000d3c <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000e4e:	f7ff fdf7 	bl	8000a40 <HAL_GetTick>
 8000e52:	1b80      	subs	r0, r0, r6
 8000e54:	2802      	cmp	r0, #2
 8000e56:	d9ef      	bls.n	8000e38 <HAL_RCC_OscConfig+0x118>
 8000e58:	e7a9      	b.n	8000dae <HAL_RCC_OscConfig+0x8e>
        __HAL_RCC_HSI_DISABLE();
 8000e5a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000e5c:	f7ff fdf0 	bl	8000a40 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000e60:	4d64      	ldr	r5, [pc, #400]	; (8000ff4 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8000e62:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000e64:	682b      	ldr	r3, [r5, #0]
 8000e66:	0799      	lsls	r1, r3, #30
 8000e68:	f57f af68 	bpl.w	8000d3c <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000e6c:	f7ff fde8 	bl	8000a40 <HAL_GetTick>
 8000e70:	1b80      	subs	r0, r0, r6
 8000e72:	2802      	cmp	r0, #2
 8000e74:	d9f6      	bls.n	8000e64 <HAL_RCC_OscConfig+0x144>
 8000e76:	e79a      	b.n	8000dae <HAL_RCC_OscConfig+0x8e>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000e78:	6962      	ldr	r2, [r4, #20]
 8000e7a:	4b60      	ldr	r3, [pc, #384]	; (8000ffc <HAL_RCC_OscConfig+0x2dc>)
 8000e7c:	b17a      	cbz	r2, 8000e9e <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 8000e7e:	2201      	movs	r2, #1
 8000e80:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000e82:	f7ff fddd 	bl	8000a40 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e86:	4d5b      	ldr	r5, [pc, #364]	; (8000ff4 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8000e88:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e8a:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000e8c:	079f      	lsls	r7, r3, #30
 8000e8e:	f53f af59 	bmi.w	8000d44 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000e92:	f7ff fdd5 	bl	8000a40 <HAL_GetTick>
 8000e96:	1b80      	subs	r0, r0, r6
 8000e98:	2802      	cmp	r0, #2
 8000e9a:	d9f6      	bls.n	8000e8a <HAL_RCC_OscConfig+0x16a>
 8000e9c:	e787      	b.n	8000dae <HAL_RCC_OscConfig+0x8e>
      __HAL_RCC_LSI_DISABLE();
 8000e9e:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000ea0:	f7ff fdce 	bl	8000a40 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ea4:	4d53      	ldr	r5, [pc, #332]	; (8000ff4 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8000ea6:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ea8:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000eaa:	0798      	lsls	r0, r3, #30
 8000eac:	f57f af4a 	bpl.w	8000d44 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000eb0:	f7ff fdc6 	bl	8000a40 <HAL_GetTick>
 8000eb4:	1b80      	subs	r0, r0, r6
 8000eb6:	2802      	cmp	r0, #2
 8000eb8:	d9f6      	bls.n	8000ea8 <HAL_RCC_OscConfig+0x188>
 8000eba:	e778      	b.n	8000dae <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000ebc:	4b4d      	ldr	r3, [pc, #308]	; (8000ff4 <HAL_RCC_OscConfig+0x2d4>)
 8000ebe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000ec0:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 8000ec4:	d128      	bne.n	8000f18 <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000ec6:	9201      	str	r2, [sp, #4]
 8000ec8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000eca:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000ece:	641a      	str	r2, [r3, #64]	; 0x40
 8000ed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ed2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ed6:	9301      	str	r3, [sp, #4]
 8000ed8:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8000eda:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000edc:	4d48      	ldr	r5, [pc, #288]	; (8001000 <HAL_RCC_OscConfig+0x2e0>)
 8000ede:	682b      	ldr	r3, [r5, #0]
 8000ee0:	05d9      	lsls	r1, r3, #23
 8000ee2:	d51b      	bpl.n	8000f1c <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ee4:	68a3      	ldr	r3, [r4, #8]
 8000ee6:	4d43      	ldr	r5, [pc, #268]	; (8000ff4 <HAL_RCC_OscConfig+0x2d4>)
 8000ee8:	2b01      	cmp	r3, #1
 8000eea:	d127      	bne.n	8000f3c <HAL_RCC_OscConfig+0x21c>
 8000eec:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000eee:	f043 0301 	orr.w	r3, r3, #1
 8000ef2:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8000ef4:	f7ff fda4 	bl	8000a40 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000ef8:	4d3e      	ldr	r5, [pc, #248]	; (8000ff4 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8000efa:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000efc:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f00:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000f02:	079b      	lsls	r3, r3, #30
 8000f04:	d539      	bpl.n	8000f7a <HAL_RCC_OscConfig+0x25a>
    if(pwrclkchanged == SET)
 8000f06:	2e00      	cmp	r6, #0
 8000f08:	f43f af20 	beq.w	8000d4c <HAL_RCC_OscConfig+0x2c>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000f0c:	4a39      	ldr	r2, [pc, #228]	; (8000ff4 <HAL_RCC_OscConfig+0x2d4>)
 8000f0e:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8000f10:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000f14:	6413      	str	r3, [r2, #64]	; 0x40
 8000f16:	e719      	b.n	8000d4c <HAL_RCC_OscConfig+0x2c>
    FlagStatus       pwrclkchanged = RESET;
 8000f18:	2600      	movs	r6, #0
 8000f1a:	e7df      	b.n	8000edc <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000f1c:	682b      	ldr	r3, [r5, #0]
 8000f1e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f22:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8000f24:	f7ff fd8c 	bl	8000a40 <HAL_GetTick>
 8000f28:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f2a:	682b      	ldr	r3, [r5, #0]
 8000f2c:	05da      	lsls	r2, r3, #23
 8000f2e:	d4d9      	bmi.n	8000ee4 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000f30:	f7ff fd86 	bl	8000a40 <HAL_GetTick>
 8000f34:	1bc0      	subs	r0, r0, r7
 8000f36:	2802      	cmp	r0, #2
 8000f38:	d9f7      	bls.n	8000f2a <HAL_RCC_OscConfig+0x20a>
 8000f3a:	e738      	b.n	8000dae <HAL_RCC_OscConfig+0x8e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f3c:	2b05      	cmp	r3, #5
 8000f3e:	d104      	bne.n	8000f4a <HAL_RCC_OscConfig+0x22a>
 8000f40:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000f42:	f043 0304 	orr.w	r3, r3, #4
 8000f46:	672b      	str	r3, [r5, #112]	; 0x70
 8000f48:	e7d0      	b.n	8000eec <HAL_RCC_OscConfig+0x1cc>
 8000f4a:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000f4c:	f022 0201 	bic.w	r2, r2, #1
 8000f50:	672a      	str	r2, [r5, #112]	; 0x70
 8000f52:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000f54:	f022 0204 	bic.w	r2, r2, #4
 8000f58:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d1ca      	bne.n	8000ef4 <HAL_RCC_OscConfig+0x1d4>
      tickstart = HAL_GetTick();
 8000f5e:	f7ff fd6f 	bl	8000a40 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000f62:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000f66:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f68:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000f6a:	0798      	lsls	r0, r3, #30
 8000f6c:	d5cb      	bpl.n	8000f06 <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000f6e:	f7ff fd67 	bl	8000a40 <HAL_GetTick>
 8000f72:	1bc0      	subs	r0, r0, r7
 8000f74:	4540      	cmp	r0, r8
 8000f76:	d9f7      	bls.n	8000f68 <HAL_RCC_OscConfig+0x248>
 8000f78:	e719      	b.n	8000dae <HAL_RCC_OscConfig+0x8e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000f7a:	f7ff fd61 	bl	8000a40 <HAL_GetTick>
 8000f7e:	1bc0      	subs	r0, r0, r7
 8000f80:	4540      	cmp	r0, r8
 8000f82:	d9bd      	bls.n	8000f00 <HAL_RCC_OscConfig+0x1e0>
 8000f84:	e713      	b.n	8000dae <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000f86:	4d1b      	ldr	r5, [pc, #108]	; (8000ff4 <HAL_RCC_OscConfig+0x2d4>)
 8000f88:	68ab      	ldr	r3, [r5, #8]
 8000f8a:	f003 030c 	and.w	r3, r3, #12
 8000f8e:	2b08      	cmp	r3, #8
 8000f90:	f43f aeca 	beq.w	8000d28 <HAL_RCC_OscConfig+0x8>
 8000f94:	4e1b      	ldr	r6, [pc, #108]	; (8001004 <HAL_RCC_OscConfig+0x2e4>)
 8000f96:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000f98:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8000f9a:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000f9c:	d134      	bne.n	8001008 <HAL_RCC_OscConfig+0x2e8>
        tickstart = HAL_GetTick();
 8000f9e:	f7ff fd4f 	bl	8000a40 <HAL_GetTick>
 8000fa2:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000fa4:	682b      	ldr	r3, [r5, #0]
 8000fa6:	0199      	lsls	r1, r3, #6
 8000fa8:	d41e      	bmi.n	8000fe8 <HAL_RCC_OscConfig+0x2c8>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000faa:	6a22      	ldr	r2, [r4, #32]
 8000fac:	69e3      	ldr	r3, [r4, #28]
 8000fae:	4313      	orrs	r3, r2
 8000fb0:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000fb2:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8000fb6:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000fb8:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8000fbc:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000fbe:	4c0d      	ldr	r4, [pc, #52]	; (8000ff4 <HAL_RCC_OscConfig+0x2d4>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000fc0:	0852      	lsrs	r2, r2, #1
 8000fc2:	3a01      	subs	r2, #1
 8000fc4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000fc8:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8000fca:	2301      	movs	r3, #1
 8000fcc:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8000fce:	f7ff fd37 	bl	8000a40 <HAL_GetTick>
 8000fd2:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000fd4:	6823      	ldr	r3, [r4, #0]
 8000fd6:	019a      	lsls	r2, r3, #6
 8000fd8:	f53f aebc 	bmi.w	8000d54 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000fdc:	f7ff fd30 	bl	8000a40 <HAL_GetTick>
 8000fe0:	1b40      	subs	r0, r0, r5
 8000fe2:	2802      	cmp	r0, #2
 8000fe4:	d9f6      	bls.n	8000fd4 <HAL_RCC_OscConfig+0x2b4>
 8000fe6:	e6e2      	b.n	8000dae <HAL_RCC_OscConfig+0x8e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000fe8:	f7ff fd2a 	bl	8000a40 <HAL_GetTick>
 8000fec:	1bc0      	subs	r0, r0, r7
 8000fee:	2802      	cmp	r0, #2
 8000ff0:	d9d8      	bls.n	8000fa4 <HAL_RCC_OscConfig+0x284>
 8000ff2:	e6dc      	b.n	8000dae <HAL_RCC_OscConfig+0x8e>
 8000ff4:	40023800 	.word	0x40023800
 8000ff8:	42470000 	.word	0x42470000
 8000ffc:	42470e80 	.word	0x42470e80
 8001000:	40007000 	.word	0x40007000
 8001004:	42470060 	.word	0x42470060
        tickstart = HAL_GetTick();
 8001008:	f7ff fd1a 	bl	8000a40 <HAL_GetTick>
 800100c:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800100e:	682b      	ldr	r3, [r5, #0]
 8001010:	019b      	lsls	r3, r3, #6
 8001012:	f57f ae9f 	bpl.w	8000d54 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001016:	f7ff fd13 	bl	8000a40 <HAL_GetTick>
 800101a:	1b00      	subs	r0, r0, r4
 800101c:	2802      	cmp	r0, #2
 800101e:	d9f6      	bls.n	800100e <HAL_RCC_OscConfig+0x2ee>
 8001020:	e6c5      	b.n	8000dae <HAL_RCC_OscConfig+0x8e>
 8001022:	bf00      	nop

08001024 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001024:	4913      	ldr	r1, [pc, #76]	; (8001074 <HAL_RCC_GetSysClockFreq+0x50>)
{
 8001026:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001028:	688b      	ldr	r3, [r1, #8]
 800102a:	f003 030c 	and.w	r3, r3, #12
 800102e:	2b04      	cmp	r3, #4
 8001030:	d003      	beq.n	800103a <HAL_RCC_GetSysClockFreq+0x16>
 8001032:	2b08      	cmp	r3, #8
 8001034:	d003      	beq.n	800103e <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001036:	4810      	ldr	r0, [pc, #64]	; (8001078 <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001038:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 800103a:	4810      	ldr	r0, [pc, #64]	; (800107c <HAL_RCC_GetSysClockFreq+0x58>)
 800103c:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800103e:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001040:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001042:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001044:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001048:	bf14      	ite	ne
 800104a:	480c      	ldrne	r0, [pc, #48]	; (800107c <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800104c:	480a      	ldreq	r0, [pc, #40]	; (8001078 <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800104e:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8001052:	bf18      	it	ne
 8001054:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001056:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800105a:	fba1 0100 	umull	r0, r1, r1, r0
 800105e:	f7ff f90f 	bl	8000280 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001062:	4b04      	ldr	r3, [pc, #16]	; (8001074 <HAL_RCC_GetSysClockFreq+0x50>)
 8001064:	685b      	ldr	r3, [r3, #4]
 8001066:	f3c3 4301 	ubfx	r3, r3, #16, #2
 800106a:	3301      	adds	r3, #1
 800106c:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 800106e:	fbb0 f0f3 	udiv	r0, r0, r3
 8001072:	bd08      	pop	{r3, pc}
 8001074:	40023800 	.word	0x40023800
 8001078:	00f42400 	.word	0x00f42400
 800107c:	007a1200 	.word	0x007a1200

08001080 <HAL_RCC_ClockConfig>:
{
 8001080:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001084:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8001086:	4604      	mov	r4, r0
 8001088:	b910      	cbnz	r0, 8001090 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 800108a:	2001      	movs	r0, #1
 800108c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001090:	4b44      	ldr	r3, [pc, #272]	; (80011a4 <HAL_RCC_ClockConfig+0x124>)
 8001092:	681a      	ldr	r2, [r3, #0]
 8001094:	f002 020f 	and.w	r2, r2, #15
 8001098:	428a      	cmp	r2, r1
 800109a:	d328      	bcc.n	80010ee <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800109c:	6821      	ldr	r1, [r4, #0]
 800109e:	078f      	lsls	r7, r1, #30
 80010a0:	d42d      	bmi.n	80010fe <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80010a2:	07c8      	lsls	r0, r1, #31
 80010a4:	d440      	bmi.n	8001128 <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80010a6:	4b3f      	ldr	r3, [pc, #252]	; (80011a4 <HAL_RCC_ClockConfig+0x124>)
 80010a8:	681a      	ldr	r2, [r3, #0]
 80010aa:	f002 020f 	and.w	r2, r2, #15
 80010ae:	4295      	cmp	r5, r2
 80010b0:	d366      	bcc.n	8001180 <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80010b2:	6822      	ldr	r2, [r4, #0]
 80010b4:	0751      	lsls	r1, r2, #29
 80010b6:	d46c      	bmi.n	8001192 <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80010b8:	0713      	lsls	r3, r2, #28
 80010ba:	d507      	bpl.n	80010cc <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80010bc:	4a3a      	ldr	r2, [pc, #232]	; (80011a8 <HAL_RCC_ClockConfig+0x128>)
 80010be:	6921      	ldr	r1, [r4, #16]
 80010c0:	6893      	ldr	r3, [r2, #8]
 80010c2:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80010c6:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80010ca:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80010cc:	f7ff ffaa 	bl	8001024 <HAL_RCC_GetSysClockFreq>
 80010d0:	4b35      	ldr	r3, [pc, #212]	; (80011a8 <HAL_RCC_ClockConfig+0x128>)
 80010d2:	4a36      	ldr	r2, [pc, #216]	; (80011ac <HAL_RCC_ClockConfig+0x12c>)
 80010d4:	689b      	ldr	r3, [r3, #8]
 80010d6:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80010da:	5cd3      	ldrb	r3, [r2, r3]
 80010dc:	40d8      	lsrs	r0, r3
 80010de:	4b34      	ldr	r3, [pc, #208]	; (80011b0 <HAL_RCC_ClockConfig+0x130>)
 80010e0:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80010e2:	2000      	movs	r0, #0
 80010e4:	f7ff fc62 	bl	80009ac <HAL_InitTick>
  return HAL_OK;
 80010e8:	2000      	movs	r0, #0
 80010ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 80010ee:	b2ca      	uxtb	r2, r1
 80010f0:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	f003 030f 	and.w	r3, r3, #15
 80010f8:	4299      	cmp	r1, r3
 80010fa:	d1c6      	bne.n	800108a <HAL_RCC_ClockConfig+0xa>
 80010fc:	e7ce      	b.n	800109c <HAL_RCC_ClockConfig+0x1c>
 80010fe:	4b2a      	ldr	r3, [pc, #168]	; (80011a8 <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001100:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001104:	bf1e      	ittt	ne
 8001106:	689a      	ldrne	r2, [r3, #8]
 8001108:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 800110c:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800110e:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001110:	bf42      	ittt	mi
 8001112:	689a      	ldrmi	r2, [r3, #8]
 8001114:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8001118:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800111a:	689a      	ldr	r2, [r3, #8]
 800111c:	68a0      	ldr	r0, [r4, #8]
 800111e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8001122:	4302      	orrs	r2, r0
 8001124:	609a      	str	r2, [r3, #8]
 8001126:	e7bc      	b.n	80010a2 <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001128:	6862      	ldr	r2, [r4, #4]
 800112a:	4b1f      	ldr	r3, [pc, #124]	; (80011a8 <HAL_RCC_ClockConfig+0x128>)
 800112c:	2a01      	cmp	r2, #1
 800112e:	d11d      	bne.n	800116c <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001136:	d0a8      	beq.n	800108a <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001138:	4e1b      	ldr	r6, [pc, #108]	; (80011a8 <HAL_RCC_ClockConfig+0x128>)
 800113a:	68b3      	ldr	r3, [r6, #8]
 800113c:	f023 0303 	bic.w	r3, r3, #3
 8001140:	4313      	orrs	r3, r2
 8001142:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8001144:	f7ff fc7c 	bl	8000a40 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001148:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 800114c:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800114e:	68b3      	ldr	r3, [r6, #8]
 8001150:	6862      	ldr	r2, [r4, #4]
 8001152:	f003 030c 	and.w	r3, r3, #12
 8001156:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800115a:	d0a4      	beq.n	80010a6 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800115c:	f7ff fc70 	bl	8000a40 <HAL_GetTick>
 8001160:	1bc0      	subs	r0, r0, r7
 8001162:	4540      	cmp	r0, r8
 8001164:	d9f3      	bls.n	800114e <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 8001166:	2003      	movs	r0, #3
}
 8001168:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800116c:	1e91      	subs	r1, r2, #2
 800116e:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001170:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001172:	d802      	bhi.n	800117a <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001174:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001178:	e7dd      	b.n	8001136 <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800117a:	f013 0f02 	tst.w	r3, #2
 800117e:	e7da      	b.n	8001136 <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001180:	b2ea      	uxtb	r2, r5
 8001182:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	f003 030f 	and.w	r3, r3, #15
 800118a:	429d      	cmp	r5, r3
 800118c:	f47f af7d 	bne.w	800108a <HAL_RCC_ClockConfig+0xa>
 8001190:	e78f      	b.n	80010b2 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001192:	4905      	ldr	r1, [pc, #20]	; (80011a8 <HAL_RCC_ClockConfig+0x128>)
 8001194:	68e0      	ldr	r0, [r4, #12]
 8001196:	688b      	ldr	r3, [r1, #8]
 8001198:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 800119c:	4303      	orrs	r3, r0
 800119e:	608b      	str	r3, [r1, #8]
 80011a0:	e78a      	b.n	80010b8 <HAL_RCC_ClockConfig+0x38>
 80011a2:	bf00      	nop
 80011a4:	40023c00 	.word	0x40023c00
 80011a8:	40023800 	.word	0x40023800
 80011ac:	08002120 	.word	0x08002120
 80011b0:	20000000 	.word	0x20000000

080011b4 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80011b4:	4b04      	ldr	r3, [pc, #16]	; (80011c8 <HAL_RCC_GetPCLK1Freq+0x14>)
 80011b6:	4a05      	ldr	r2, [pc, #20]	; (80011cc <HAL_RCC_GetPCLK1Freq+0x18>)
 80011b8:	689b      	ldr	r3, [r3, #8]
 80011ba:	f3c3 2382 	ubfx	r3, r3, #10, #3
 80011be:	5cd3      	ldrb	r3, [r2, r3]
 80011c0:	4a03      	ldr	r2, [pc, #12]	; (80011d0 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80011c2:	6810      	ldr	r0, [r2, #0]
}
 80011c4:	40d8      	lsrs	r0, r3
 80011c6:	4770      	bx	lr
 80011c8:	40023800 	.word	0x40023800
 80011cc:	08002130 	.word	0x08002130
 80011d0:	20000000 	.word	0x20000000

080011d4 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80011d4:	4b04      	ldr	r3, [pc, #16]	; (80011e8 <HAL_RCC_GetPCLK2Freq+0x14>)
 80011d6:	4a05      	ldr	r2, [pc, #20]	; (80011ec <HAL_RCC_GetPCLK2Freq+0x18>)
 80011d8:	689b      	ldr	r3, [r3, #8]
 80011da:	f3c3 3342 	ubfx	r3, r3, #13, #3
 80011de:	5cd3      	ldrb	r3, [r2, r3]
 80011e0:	4a03      	ldr	r2, [pc, #12]	; (80011f0 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80011e2:	6810      	ldr	r0, [r2, #0]
}
 80011e4:	40d8      	lsrs	r0, r3
 80011e6:	4770      	bx	lr
 80011e8:	40023800 	.word	0x40023800
 80011ec:	08002130 	.word	0x08002130
 80011f0:	20000000 	.word	0x20000000

080011f4 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80011f4:	6803      	ldr	r3, [r0, #0]
 80011f6:	68da      	ldr	r2, [r3, #12]
 80011f8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80011fc:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80011fe:	695a      	ldr	r2, [r3, #20]
 8001200:	f022 0201 	bic.w	r2, r2, #1
 8001204:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001206:	2320      	movs	r3, #32
 8001208:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 800120c:	4770      	bx	lr
	...

08001210 <UART_SetConfig>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 8001214:	6806      	ldr	r6, [r0, #0]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8001216:	68c2      	ldr	r2, [r0, #12]
  tmpreg = huart->Instance->CR2;
 8001218:	6933      	ldr	r3, [r6, #16]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800121a:	69c1      	ldr	r1, [r0, #28]
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 800121c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8001220:	4313      	orrs	r3, r2
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 8001222:	6133      	str	r3, [r6, #16]
{
 8001224:	4604      	mov	r4, r0
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001226:	6883      	ldr	r3, [r0, #8]
 8001228:	6900      	ldr	r0, [r0, #16]
  tmpreg = huart->Instance->CR1;
 800122a:	68f2      	ldr	r2, [r6, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800122c:	4303      	orrs	r3, r0
 800122e:	6960      	ldr	r0, [r4, #20]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8001230:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001234:	4303      	orrs	r3, r0
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8001236:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800123a:	430b      	orrs	r3, r1
 800123c:	4313      	orrs	r3, r2
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 800123e:	60f3      	str	r3, [r6, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 8001240:	6973      	ldr	r3, [r6, #20]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 8001242:	69a2      	ldr	r2, [r4, #24]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 8001244:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  tmpreg |= huart->Init.HwFlowCtl;
 8001248:	4313      	orrs	r3, r2
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800124a:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 800124e:	6173      	str	r3, [r6, #20]
 8001250:	4b7a      	ldr	r3, [pc, #488]	; (800143c <UART_SetConfig+0x22c>)
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001252:	d17c      	bne.n	800134e <UART_SetConfig+0x13e>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8001254:	429e      	cmp	r6, r3
 8001256:	d003      	beq.n	8001260 <UART_SetConfig+0x50>
 8001258:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800125c:	429e      	cmp	r6, r3
 800125e:	d144      	bne.n	80012ea <UART_SetConfig+0xda>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001260:	f7ff ffb8 	bl	80011d4 <HAL_RCC_GetPCLK2Freq>
 8001264:	2519      	movs	r5, #25
 8001266:	fb05 f300 	mul.w	r3, r5, r0
 800126a:	6860      	ldr	r0, [r4, #4]
 800126c:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001270:	0040      	lsls	r0, r0, #1
 8001272:	fbb3 f3f0 	udiv	r3, r3, r0
 8001276:	fbb3 f3f9 	udiv	r3, r3, r9
 800127a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800127e:	f7ff ffa9 	bl	80011d4 <HAL_RCC_GetPCLK2Freq>
 8001282:	6863      	ldr	r3, [r4, #4]
 8001284:	4368      	muls	r0, r5
 8001286:	005b      	lsls	r3, r3, #1
 8001288:	fbb0 f7f3 	udiv	r7, r0, r3
 800128c:	f7ff ffa2 	bl	80011d4 <HAL_RCC_GetPCLK2Freq>
 8001290:	6863      	ldr	r3, [r4, #4]
 8001292:	4368      	muls	r0, r5
 8001294:	005b      	lsls	r3, r3, #1
 8001296:	fbb0 f3f3 	udiv	r3, r0, r3
 800129a:	fbb3 f3f9 	udiv	r3, r3, r9
 800129e:	fb09 7313 	mls	r3, r9, r3, r7
 80012a2:	00db      	lsls	r3, r3, #3
 80012a4:	3332      	adds	r3, #50	; 0x32
 80012a6:	fbb3 f3f9 	udiv	r3, r3, r9
 80012aa:	005b      	lsls	r3, r3, #1
 80012ac:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 80012b0:	f7ff ff90 	bl	80011d4 <HAL_RCC_GetPCLK2Freq>
 80012b4:	6862      	ldr	r2, [r4, #4]
 80012b6:	4368      	muls	r0, r5
 80012b8:	0052      	lsls	r2, r2, #1
 80012ba:	fbb0 faf2 	udiv	sl, r0, r2
 80012be:	f7ff ff89 	bl	80011d4 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80012c2:	6863      	ldr	r3, [r4, #4]
 80012c4:	4368      	muls	r0, r5
 80012c6:	005b      	lsls	r3, r3, #1
 80012c8:	fbb0 f3f3 	udiv	r3, r0, r3
 80012cc:	fbb3 f3f9 	udiv	r3, r3, r9
 80012d0:	fb09 a313 	mls	r3, r9, r3, sl
 80012d4:	00db      	lsls	r3, r3, #3
 80012d6:	3332      	adds	r3, #50	; 0x32
 80012d8:	fbb3 f3f9 	udiv	r3, r3, r9
 80012dc:	f003 0307 	and.w	r3, r3, #7
 80012e0:	4443      	add	r3, r8
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80012e2:	443b      	add	r3, r7
 80012e4:	60b3      	str	r3, [r6, #8]
 80012e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80012ea:	f7ff ff63 	bl	80011b4 <HAL_RCC_GetPCLK1Freq>
 80012ee:	2519      	movs	r5, #25
 80012f0:	fb05 f300 	mul.w	r3, r5, r0
 80012f4:	6860      	ldr	r0, [r4, #4]
 80012f6:	f04f 0964 	mov.w	r9, #100	; 0x64
 80012fa:	0040      	lsls	r0, r0, #1
 80012fc:	fbb3 f3f0 	udiv	r3, r3, r0
 8001300:	fbb3 f3f9 	udiv	r3, r3, r9
 8001304:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8001308:	f7ff ff54 	bl	80011b4 <HAL_RCC_GetPCLK1Freq>
 800130c:	6863      	ldr	r3, [r4, #4]
 800130e:	4368      	muls	r0, r5
 8001310:	005b      	lsls	r3, r3, #1
 8001312:	fbb0 f7f3 	udiv	r7, r0, r3
 8001316:	f7ff ff4d 	bl	80011b4 <HAL_RCC_GetPCLK1Freq>
 800131a:	6863      	ldr	r3, [r4, #4]
 800131c:	4368      	muls	r0, r5
 800131e:	005b      	lsls	r3, r3, #1
 8001320:	fbb0 f3f3 	udiv	r3, r0, r3
 8001324:	fbb3 f3f9 	udiv	r3, r3, r9
 8001328:	fb09 7313 	mls	r3, r9, r3, r7
 800132c:	00db      	lsls	r3, r3, #3
 800132e:	3332      	adds	r3, #50	; 0x32
 8001330:	fbb3 f3f9 	udiv	r3, r3, r9
 8001334:	005b      	lsls	r3, r3, #1
 8001336:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 800133a:	f7ff ff3b 	bl	80011b4 <HAL_RCC_GetPCLK1Freq>
 800133e:	6862      	ldr	r2, [r4, #4]
 8001340:	4368      	muls	r0, r5
 8001342:	0052      	lsls	r2, r2, #1
 8001344:	fbb0 faf2 	udiv	sl, r0, r2
 8001348:	f7ff ff34 	bl	80011b4 <HAL_RCC_GetPCLK1Freq>
 800134c:	e7b9      	b.n	80012c2 <UART_SetConfig+0xb2>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 800134e:	429e      	cmp	r6, r3
 8001350:	d002      	beq.n	8001358 <UART_SetConfig+0x148>
 8001352:	4b3b      	ldr	r3, [pc, #236]	; (8001440 <UART_SetConfig+0x230>)
 8001354:	429e      	cmp	r6, r3
 8001356:	d140      	bne.n	80013da <UART_SetConfig+0x1ca>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001358:	f7ff ff3c 	bl	80011d4 <HAL_RCC_GetPCLK2Freq>
 800135c:	6867      	ldr	r7, [r4, #4]
 800135e:	2519      	movs	r5, #25
 8001360:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001364:	fb05 f300 	mul.w	r3, r5, r0
 8001368:	00bf      	lsls	r7, r7, #2
 800136a:	fbb3 f3f7 	udiv	r3, r3, r7
 800136e:	fbb3 f3f9 	udiv	r3, r3, r9
 8001372:	011f      	lsls	r7, r3, #4
 8001374:	f7ff ff2e 	bl	80011d4 <HAL_RCC_GetPCLK2Freq>
 8001378:	6863      	ldr	r3, [r4, #4]
 800137a:	4368      	muls	r0, r5
 800137c:	009b      	lsls	r3, r3, #2
 800137e:	fbb0 f8f3 	udiv	r8, r0, r3
 8001382:	f7ff ff27 	bl	80011d4 <HAL_RCC_GetPCLK2Freq>
 8001386:	6863      	ldr	r3, [r4, #4]
 8001388:	4368      	muls	r0, r5
 800138a:	009b      	lsls	r3, r3, #2
 800138c:	fbb0 f3f3 	udiv	r3, r0, r3
 8001390:	fbb3 f3f9 	udiv	r3, r3, r9
 8001394:	fb09 8313 	mls	r3, r9, r3, r8
 8001398:	011b      	lsls	r3, r3, #4
 800139a:	3332      	adds	r3, #50	; 0x32
 800139c:	fbb3 f3f9 	udiv	r3, r3, r9
 80013a0:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 80013a4:	f7ff ff16 	bl	80011d4 <HAL_RCC_GetPCLK2Freq>
 80013a8:	6862      	ldr	r2, [r4, #4]
 80013aa:	4368      	muls	r0, r5
 80013ac:	0092      	lsls	r2, r2, #2
 80013ae:	fbb0 faf2 	udiv	sl, r0, r2
 80013b2:	f7ff ff0f 	bl	80011d4 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80013b6:	6863      	ldr	r3, [r4, #4]
 80013b8:	4368      	muls	r0, r5
 80013ba:	009b      	lsls	r3, r3, #2
 80013bc:	fbb0 f3f3 	udiv	r3, r0, r3
 80013c0:	fbb3 f3f9 	udiv	r3, r3, r9
 80013c4:	fb09 a313 	mls	r3, r9, r3, sl
 80013c8:	011b      	lsls	r3, r3, #4
 80013ca:	3332      	adds	r3, #50	; 0x32
 80013cc:	fbb3 f3f9 	udiv	r3, r3, r9
 80013d0:	f003 030f 	and.w	r3, r3, #15
 80013d4:	ea43 0308 	orr.w	r3, r3, r8
 80013d8:	e783      	b.n	80012e2 <UART_SetConfig+0xd2>
 80013da:	f7ff feeb 	bl	80011b4 <HAL_RCC_GetPCLK1Freq>
 80013de:	6867      	ldr	r7, [r4, #4]
 80013e0:	2519      	movs	r5, #25
 80013e2:	f04f 0964 	mov.w	r9, #100	; 0x64
 80013e6:	fb05 f300 	mul.w	r3, r5, r0
 80013ea:	00bf      	lsls	r7, r7, #2
 80013ec:	fbb3 f3f7 	udiv	r3, r3, r7
 80013f0:	fbb3 f3f9 	udiv	r3, r3, r9
 80013f4:	011f      	lsls	r7, r3, #4
 80013f6:	f7ff fedd 	bl	80011b4 <HAL_RCC_GetPCLK1Freq>
 80013fa:	6863      	ldr	r3, [r4, #4]
 80013fc:	4368      	muls	r0, r5
 80013fe:	009b      	lsls	r3, r3, #2
 8001400:	fbb0 f8f3 	udiv	r8, r0, r3
 8001404:	f7ff fed6 	bl	80011b4 <HAL_RCC_GetPCLK1Freq>
 8001408:	6863      	ldr	r3, [r4, #4]
 800140a:	4368      	muls	r0, r5
 800140c:	009b      	lsls	r3, r3, #2
 800140e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001412:	fbb3 f3f9 	udiv	r3, r3, r9
 8001416:	fb09 8313 	mls	r3, r9, r3, r8
 800141a:	011b      	lsls	r3, r3, #4
 800141c:	3332      	adds	r3, #50	; 0x32
 800141e:	fbb3 f3f9 	udiv	r3, r3, r9
 8001422:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 8001426:	f7ff fec5 	bl	80011b4 <HAL_RCC_GetPCLK1Freq>
 800142a:	6862      	ldr	r2, [r4, #4]
 800142c:	4368      	muls	r0, r5
 800142e:	0092      	lsls	r2, r2, #2
 8001430:	fbb0 faf2 	udiv	sl, r0, r2
 8001434:	f7ff febe 	bl	80011b4 <HAL_RCC_GetPCLK1Freq>
 8001438:	e7bd      	b.n	80013b6 <UART_SetConfig+0x1a6>
 800143a:	bf00      	nop
 800143c:	40011000 	.word	0x40011000
 8001440:	40011400 	.word	0x40011400

08001444 <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 8001444:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001446:	4604      	mov	r4, r0
 8001448:	460e      	mov	r6, r1
 800144a:	4617      	mov	r7, r2
 800144c:	461d      	mov	r5, r3
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 800144e:	6821      	ldr	r1, [r4, #0]
 8001450:	680b      	ldr	r3, [r1, #0]
 8001452:	ea36 0303 	bics.w	r3, r6, r3
 8001456:	d101      	bne.n	800145c <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 8001458:	2000      	movs	r0, #0
}
 800145a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(Timeout != HAL_MAX_DELAY)
 800145c:	1c6b      	adds	r3, r5, #1
 800145e:	d0f7      	beq.n	8001450 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001460:	b995      	cbnz	r5, 8001488 <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001462:	6823      	ldr	r3, [r4, #0]
 8001464:	68da      	ldr	r2, [r3, #12]
 8001466:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800146a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800146c:	695a      	ldr	r2, [r3, #20]
 800146e:	f022 0201 	bic.w	r2, r2, #1
 8001472:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8001474:	2320      	movs	r3, #32
 8001476:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800147a:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 800147e:	2300      	movs	r3, #0
 8001480:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 8001484:	2003      	movs	r0, #3
 8001486:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001488:	f7ff fada 	bl	8000a40 <HAL_GetTick>
 800148c:	1bc0      	subs	r0, r0, r7
 800148e:	4285      	cmp	r5, r0
 8001490:	d2dd      	bcs.n	800144e <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 8001492:	e7e6      	b.n	8001462 <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

08001494 <HAL_UART_Init>:
{
 8001494:	b510      	push	{r4, lr}
  if(huart == NULL)
 8001496:	4604      	mov	r4, r0
 8001498:	b340      	cbz	r0, 80014ec <HAL_UART_Init+0x58>
  if(huart->gState == HAL_UART_STATE_RESET)
 800149a:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800149e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80014a2:	b91b      	cbnz	r3, 80014ac <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 80014a4:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 80014a8:	f7ff f9b8 	bl	800081c <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 80014ac:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80014ae:	2324      	movs	r3, #36	; 0x24
 80014b0:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 80014b4:	68d3      	ldr	r3, [r2, #12]
 80014b6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80014ba:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 80014bc:	4620      	mov	r0, r4
 80014be:	f7ff fea7 	bl	8001210 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80014c2:	6823      	ldr	r3, [r4, #0]
 80014c4:	691a      	ldr	r2, [r3, #16]
 80014c6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80014ca:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80014cc:	695a      	ldr	r2, [r3, #20]
 80014ce:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80014d2:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 80014d4:	68da      	ldr	r2, [r3, #12]
 80014d6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80014da:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80014dc:	2000      	movs	r0, #0
  huart->gState= HAL_UART_STATE_READY;
 80014de:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80014e0:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 80014e2:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 80014e6:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 80014ea:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80014ec:	2001      	movs	r0, #1
}
 80014ee:	bd10      	pop	{r4, pc}

080014f0 <HAL_UART_Transmit>:
{
 80014f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80014f4:	461f      	mov	r7, r3
  if(huart->gState == HAL_UART_STATE_READY) 
 80014f6:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80014fa:	2b20      	cmp	r3, #32
{
 80014fc:	4604      	mov	r4, r0
 80014fe:	460d      	mov	r5, r1
 8001500:	4690      	mov	r8, r2
  if(huart->gState == HAL_UART_STATE_READY) 
 8001502:	d14f      	bne.n	80015a4 <HAL_UART_Transmit+0xb4>
    if((pData == NULL ) || (Size == 0)) 
 8001504:	2900      	cmp	r1, #0
 8001506:	d04a      	beq.n	800159e <HAL_UART_Transmit+0xae>
 8001508:	2a00      	cmp	r2, #0
 800150a:	d048      	beq.n	800159e <HAL_UART_Transmit+0xae>
    __HAL_LOCK(huart);
 800150c:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8001510:	2b01      	cmp	r3, #1
 8001512:	d047      	beq.n	80015a4 <HAL_UART_Transmit+0xb4>
 8001514:	2301      	movs	r3, #1
 8001516:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800151a:	2300      	movs	r3, #0
 800151c:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800151e:	2321      	movs	r3, #33	; 0x21
 8001520:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 8001524:	f7ff fa8c 	bl	8000a40 <HAL_GetTick>
    huart->TxXferSize = Size;
 8001528:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    tickstart = HAL_GetTick();
 800152c:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 800152e:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 8001532:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8001534:	b29b      	uxth	r3, r3
 8001536:	b96b      	cbnz	r3, 8001554 <HAL_UART_Transmit+0x64>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001538:	463b      	mov	r3, r7
 800153a:	4632      	mov	r2, r6
 800153c:	2140      	movs	r1, #64	; 0x40
 800153e:	4620      	mov	r0, r4
 8001540:	f7ff ff80 	bl	8001444 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8001544:	b9b0      	cbnz	r0, 8001574 <HAL_UART_Transmit+0x84>
      huart->gState = HAL_UART_STATE_READY;
 8001546:	2320      	movs	r3, #32
 8001548:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    __HAL_UNLOCK(huart);
 800154c:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    return HAL_OK;
 8001550:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      huart->TxXferCount--;
 8001554:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8001556:	3b01      	subs	r3, #1
 8001558:	b29b      	uxth	r3, r3
 800155a:	84e3      	strh	r3, [r4, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800155c:	68a3      	ldr	r3, [r4, #8]
 800155e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001562:	4632      	mov	r2, r6
 8001564:	463b      	mov	r3, r7
 8001566:	f04f 0180 	mov.w	r1, #128	; 0x80
 800156a:	4620      	mov	r0, r4
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800156c:	d10e      	bne.n	800158c <HAL_UART_Transmit+0x9c>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800156e:	f7ff ff69 	bl	8001444 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8001572:	b110      	cbz	r0, 800157a <HAL_UART_Transmit+0x8a>
          return HAL_TIMEOUT;
 8001574:	2003      	movs	r0, #3
 8001576:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800157a:	882b      	ldrh	r3, [r5, #0]
 800157c:	6822      	ldr	r2, [r4, #0]
 800157e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001582:	6053      	str	r3, [r2, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8001584:	6923      	ldr	r3, [r4, #16]
 8001586:	b943      	cbnz	r3, 800159a <HAL_UART_Transmit+0xaa>
          pData +=2U;
 8001588:	3502      	adds	r5, #2
 800158a:	e7d2      	b.n	8001532 <HAL_UART_Transmit+0x42>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800158c:	f7ff ff5a 	bl	8001444 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8001590:	2800      	cmp	r0, #0
 8001592:	d1ef      	bne.n	8001574 <HAL_UART_Transmit+0x84>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8001594:	6823      	ldr	r3, [r4, #0]
 8001596:	782a      	ldrb	r2, [r5, #0]
 8001598:	605a      	str	r2, [r3, #4]
 800159a:	3501      	adds	r5, #1
 800159c:	e7c9      	b.n	8001532 <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 800159e:	2001      	movs	r0, #1
 80015a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 80015a4:	2002      	movs	r0, #2
}
 80015a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080015aa <HAL_UART_Transmit_IT>:
  if(huart->gState == HAL_UART_STATE_READY)
 80015aa:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80015ae:	2b20      	cmp	r3, #32
 80015b0:	d118      	bne.n	80015e4 <HAL_UART_Transmit_IT+0x3a>
    if((pData == NULL ) || (Size == 0)) 
 80015b2:	b1a9      	cbz	r1, 80015e0 <HAL_UART_Transmit_IT+0x36>
 80015b4:	b1a2      	cbz	r2, 80015e0 <HAL_UART_Transmit_IT+0x36>
    __HAL_LOCK(huart);
 80015b6:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80015ba:	2b01      	cmp	r3, #1
 80015bc:	d012      	beq.n	80015e4 <HAL_UART_Transmit_IT+0x3a>
    huart->TxXferCount = Size;
 80015be:	84c2      	strh	r2, [r0, #38]	; 0x26
    huart->pTxBuffPtr = pData;
 80015c0:	6201      	str	r1, [r0, #32]
    huart->TxXferSize = Size;
 80015c2:	8482      	strh	r2, [r0, #36]	; 0x24
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80015c4:	2300      	movs	r3, #0
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80015c6:	6801      	ldr	r1, [r0, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80015c8:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80015ca:	2221      	movs	r2, #33	; 0x21
 80015cc:	f880 2039 	strb.w	r2, [r0, #57]	; 0x39
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80015d0:	68ca      	ldr	r2, [r1, #12]
    __HAL_UNLOCK(huart);
 80015d2:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80015d6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80015da:	60ca      	str	r2, [r1, #12]
    return HAL_OK;
 80015dc:	4618      	mov	r0, r3
 80015de:	4770      	bx	lr
      return HAL_ERROR;
 80015e0:	2001      	movs	r0, #1
 80015e2:	4770      	bx	lr
    return HAL_BUSY;   
 80015e4:	2002      	movs	r0, #2
}
 80015e6:	4770      	bx	lr

080015e8 <HAL_UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_READY)
 80015e8:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 80015ec:	2b20      	cmp	r3, #32
 80015ee:	d11c      	bne.n	800162a <HAL_UART_Receive_IT+0x42>
    if((pData == NULL ) || (Size == 0)) 
 80015f0:	b1c9      	cbz	r1, 8001626 <HAL_UART_Receive_IT+0x3e>
 80015f2:	b1c2      	cbz	r2, 8001626 <HAL_UART_Receive_IT+0x3e>
    __HAL_LOCK(huart);
 80015f4:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80015f8:	2b01      	cmp	r3, #1
 80015fa:	d016      	beq.n	800162a <HAL_UART_Receive_IT+0x42>
    huart->RxXferCount = Size;
 80015fc:	85c2      	strh	r2, [r0, #46]	; 0x2e
    huart->RxXferSize = Size;
 80015fe:	8582      	strh	r2, [r0, #44]	; 0x2c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001600:	2300      	movs	r3, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001602:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001604:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001606:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800160a:	6802      	ldr	r2, [r0, #0]
    huart->pRxBuffPtr = pData;
 800160c:	6281      	str	r1, [r0, #40]	; 0x28
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800160e:	6951      	ldr	r1, [r2, #20]
    __HAL_UNLOCK(huart);
 8001610:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001614:	f041 0101 	orr.w	r1, r1, #1
 8001618:	6151      	str	r1, [r2, #20]
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800161a:	68d1      	ldr	r1, [r2, #12]
 800161c:	f441 7190 	orr.w	r1, r1, #288	; 0x120
 8001620:	60d1      	str	r1, [r2, #12]
    return HAL_OK;
 8001622:	4618      	mov	r0, r3
 8001624:	4770      	bx	lr
      return HAL_ERROR;
 8001626:	2001      	movs	r0, #1
 8001628:	4770      	bx	lr
    return HAL_BUSY; 
 800162a:	2002      	movs	r0, #2
}
 800162c:	4770      	bx	lr

0800162e <HAL_UART_TxCpltCallback>:
 800162e:	4770      	bx	lr

08001630 <UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8001630:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8001634:	2b22      	cmp	r3, #34	; 0x22
{
 8001636:	b510      	push	{r4, lr}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8001638:	d132      	bne.n	80016a0 <UART_Receive_IT+0x70>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800163a:	6883      	ldr	r3, [r0, #8]
 800163c:	6901      	ldr	r1, [r0, #16]
 800163e:	6802      	ldr	r2, [r0, #0]
 8001640:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001644:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001646:	d11f      	bne.n	8001688 <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8001648:	6852      	ldr	r2, [r2, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 800164a:	b9c9      	cbnz	r1, 8001680 <UART_Receive_IT+0x50>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800164c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001650:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 8001654:	6283      	str	r3, [r0, #40]	; 0x28
    if(--huart->RxXferCount == 0U)
 8001656:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 8001658:	3c01      	subs	r4, #1
 800165a:	b2a4      	uxth	r4, r4
 800165c:	85c4      	strh	r4, [r0, #46]	; 0x2e
 800165e:	b96c      	cbnz	r4, 800167c <UART_Receive_IT+0x4c>
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001660:	6803      	ldr	r3, [r0, #0]
 8001662:	68da      	ldr	r2, [r3, #12]
 8001664:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8001668:	60da      	str	r2, [r3, #12]
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800166a:	695a      	ldr	r2, [r3, #20]
 800166c:	f022 0201 	bic.w	r2, r2, #1
 8001670:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8001672:	2320      	movs	r3, #32
 8001674:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 8001678:	f7ff f876 	bl	8000768 <HAL_UART_RxCpltCallback>
    if(--huart->RxXferCount == 0U)
 800167c:	2000      	movs	r0, #0
}
 800167e:	bd10      	pop	{r4, pc}
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8001680:	b2d2      	uxtb	r2, r2
 8001682:	f823 2b01 	strh.w	r2, [r3], #1
 8001686:	e7e5      	b.n	8001654 <UART_Receive_IT+0x24>
      if(huart->Init.Parity == UART_PARITY_NONE)
 8001688:	b921      	cbnz	r1, 8001694 <UART_Receive_IT+0x64>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800168a:	1c59      	adds	r1, r3, #1
 800168c:	6852      	ldr	r2, [r2, #4]
 800168e:	6281      	str	r1, [r0, #40]	; 0x28
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8001690:	701a      	strb	r2, [r3, #0]
 8001692:	e7e0      	b.n	8001656 <UART_Receive_IT+0x26>
 8001694:	6852      	ldr	r2, [r2, #4]
 8001696:	1c59      	adds	r1, r3, #1
 8001698:	6281      	str	r1, [r0, #40]	; 0x28
 800169a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800169e:	e7f7      	b.n	8001690 <UART_Receive_IT+0x60>
    return HAL_BUSY;
 80016a0:	2002      	movs	r0, #2
 80016a2:	bd10      	pop	{r4, pc}

080016a4 <HAL_UART_ErrorCallback>:
 80016a4:	4770      	bx	lr
	...

080016a8 <HAL_UART_IRQHandler>:
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80016a8:	6803      	ldr	r3, [r0, #0]
 80016aa:	681a      	ldr	r2, [r3, #0]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80016ac:	68d9      	ldr	r1, [r3, #12]
{
 80016ae:	b570      	push	{r4, r5, r6, lr}
  if(errorflags == RESET)
 80016b0:	0716      	lsls	r6, r2, #28
{
 80016b2:	4604      	mov	r4, r0
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80016b4:	695d      	ldr	r5, [r3, #20]
  if(errorflags == RESET)
 80016b6:	d107      	bne.n	80016c8 <HAL_UART_IRQHandler+0x20>
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80016b8:	0696      	lsls	r6, r2, #26
 80016ba:	d55a      	bpl.n	8001772 <HAL_UART_IRQHandler+0xca>
 80016bc:	068d      	lsls	r5, r1, #26
 80016be:	d558      	bpl.n	8001772 <HAL_UART_IRQHandler+0xca>
}
 80016c0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 80016c4:	f7ff bfb4 	b.w	8001630 <UART_Receive_IT>
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80016c8:	f015 0501 	ands.w	r5, r5, #1
 80016cc:	d102      	bne.n	80016d4 <HAL_UART_IRQHandler+0x2c>
 80016ce:	f411 7f90 	tst.w	r1, #288	; 0x120
 80016d2:	d04e      	beq.n	8001772 <HAL_UART_IRQHandler+0xca>
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80016d4:	07d3      	lsls	r3, r2, #31
 80016d6:	d505      	bpl.n	80016e4 <HAL_UART_IRQHandler+0x3c>
 80016d8:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80016da:	bf42      	ittt	mi
 80016dc:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 80016de:	f043 0301 	orrmi.w	r3, r3, #1
 80016e2:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80016e4:	0750      	lsls	r0, r2, #29
 80016e6:	d504      	bpl.n	80016f2 <HAL_UART_IRQHandler+0x4a>
 80016e8:	b11d      	cbz	r5, 80016f2 <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80016ea:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80016ec:	f043 0302 	orr.w	r3, r3, #2
 80016f0:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80016f2:	0793      	lsls	r3, r2, #30
 80016f4:	d504      	bpl.n	8001700 <HAL_UART_IRQHandler+0x58>
 80016f6:	b11d      	cbz	r5, 8001700 <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80016f8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80016fa:	f043 0304 	orr.w	r3, r3, #4
 80016fe:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001700:	0716      	lsls	r6, r2, #28
 8001702:	d504      	bpl.n	800170e <HAL_UART_IRQHandler+0x66>
 8001704:	b11d      	cbz	r5, 800170e <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001706:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001708:	f043 0308 	orr.w	r3, r3, #8
 800170c:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 800170e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001710:	2b00      	cmp	r3, #0
 8001712:	d066      	beq.n	80017e2 <HAL_UART_IRQHandler+0x13a>
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001714:	0695      	lsls	r5, r2, #26
 8001716:	d504      	bpl.n	8001722 <HAL_UART_IRQHandler+0x7a>
 8001718:	0688      	lsls	r0, r1, #26
 800171a:	d502      	bpl.n	8001722 <HAL_UART_IRQHandler+0x7a>
        UART_Receive_IT(huart);
 800171c:	4620      	mov	r0, r4
 800171e:	f7ff ff87 	bl	8001630 <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001722:	6823      	ldr	r3, [r4, #0]
 8001724:	695d      	ldr	r5, [r3, #20]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001726:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8001728:	0711      	lsls	r1, r2, #28
        UART_EndRxTransfer(huart);
 800172a:	4620      	mov	r0, r4
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800172c:	d402      	bmi.n	8001734 <HAL_UART_IRQHandler+0x8c>
 800172e:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8001732:	d01a      	beq.n	800176a <HAL_UART_IRQHandler+0xc2>
        UART_EndRxTransfer(huart);
 8001734:	f7ff fd5e 	bl	80011f4 <UART_EndRxTransfer>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001738:	6823      	ldr	r3, [r4, #0]
 800173a:	695a      	ldr	r2, [r3, #20]
 800173c:	0652      	lsls	r2, r2, #25
 800173e:	d510      	bpl.n	8001762 <HAL_UART_IRQHandler+0xba>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001740:	695a      	ldr	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 8001742:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001744:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001748:	615a      	str	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 800174a:	b150      	cbz	r0, 8001762 <HAL_UART_IRQHandler+0xba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800174c:	4b25      	ldr	r3, [pc, #148]	; (80017e4 <HAL_UART_IRQHandler+0x13c>)
 800174e:	6503      	str	r3, [r0, #80]	; 0x50
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001750:	f7ff f9f8 	bl	8000b44 <HAL_DMA_Abort_IT>
 8001754:	2800      	cmp	r0, #0
 8001756:	d044      	beq.n	80017e2 <HAL_UART_IRQHandler+0x13a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001758:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 800175a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800175e:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8001760:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8001762:	4620      	mov	r0, r4
 8001764:	f7ff ff9e 	bl	80016a4 <HAL_UART_ErrorCallback>
 8001768:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 800176a:	f7ff ff9b 	bl	80016a4 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800176e:	63e5      	str	r5, [r4, #60]	; 0x3c
 8001770:	bd70      	pop	{r4, r5, r6, pc}
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001772:	0616      	lsls	r6, r2, #24
 8001774:	d527      	bpl.n	80017c6 <HAL_UART_IRQHandler+0x11e>
 8001776:	060d      	lsls	r5, r1, #24
 8001778:	d525      	bpl.n	80017c6 <HAL_UART_IRQHandler+0x11e>
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 800177a:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 800177e:	2a21      	cmp	r2, #33	; 0x21
 8001780:	d12f      	bne.n	80017e2 <HAL_UART_IRQHandler+0x13a>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001782:	68a2      	ldr	r2, [r4, #8]
 8001784:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8001788:	6a22      	ldr	r2, [r4, #32]
 800178a:	d117      	bne.n	80017bc <HAL_UART_IRQHandler+0x114>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800178c:	8811      	ldrh	r1, [r2, #0]
 800178e:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8001792:	6059      	str	r1, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8001794:	6921      	ldr	r1, [r4, #16]
 8001796:	b979      	cbnz	r1, 80017b8 <HAL_UART_IRQHandler+0x110>
        huart->pTxBuffPtr += 2U;
 8001798:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 800179a:	6222      	str	r2, [r4, #32]
    if(--huart->TxXferCount == 0U)
 800179c:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 800179e:	3a01      	subs	r2, #1
 80017a0:	b292      	uxth	r2, r2
 80017a2:	84e2      	strh	r2, [r4, #38]	; 0x26
 80017a4:	b9ea      	cbnz	r2, 80017e2 <HAL_UART_IRQHandler+0x13a>
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80017a6:	68da      	ldr	r2, [r3, #12]
 80017a8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80017ac:	60da      	str	r2, [r3, #12]
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80017ae:	68da      	ldr	r2, [r3, #12]
 80017b0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80017b4:	60da      	str	r2, [r3, #12]
 80017b6:	bd70      	pop	{r4, r5, r6, pc}
        huart->pTxBuffPtr += 1U;
 80017b8:	3201      	adds	r2, #1
 80017ba:	e7ee      	b.n	800179a <HAL_UART_IRQHandler+0xf2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80017bc:	1c51      	adds	r1, r2, #1
 80017be:	6221      	str	r1, [r4, #32]
 80017c0:	7812      	ldrb	r2, [r2, #0]
 80017c2:	605a      	str	r2, [r3, #4]
 80017c4:	e7ea      	b.n	800179c <HAL_UART_IRQHandler+0xf4>
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80017c6:	0650      	lsls	r0, r2, #25
 80017c8:	d50b      	bpl.n	80017e2 <HAL_UART_IRQHandler+0x13a>
 80017ca:	064a      	lsls	r2, r1, #25
 80017cc:	d509      	bpl.n	80017e2 <HAL_UART_IRQHandler+0x13a>
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80017ce:	68da      	ldr	r2, [r3, #12]
 80017d0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80017d4:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 80017d6:	2320      	movs	r3, #32
 80017d8:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 80017dc:	4620      	mov	r0, r4
 80017de:	f7ff ff26 	bl	800162e <HAL_UART_TxCpltCallback>
 80017e2:	bd70      	pop	{r4, r5, r6, pc}
 80017e4:	080017e9 	.word	0x080017e9

080017e8 <UART_DMAAbortOnError>:
{
 80017e8:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80017ea:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0U;
 80017ec:	2300      	movs	r3, #0
 80017ee:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0U;
 80017f0:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 80017f2:	f7ff ff57 	bl	80016a4 <HAL_UART_ErrorCallback>
 80017f6:	bd08      	pop	{r3, pc}

080017f8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80017f8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001830 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80017fc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80017fe:	e003      	b.n	8001808 <LoopCopyDataInit>

08001800 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001800:	4b0c      	ldr	r3, [pc, #48]	; (8001834 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001802:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001804:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001806:	3104      	adds	r1, #4

08001808 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001808:	480b      	ldr	r0, [pc, #44]	; (8001838 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800180a:	4b0c      	ldr	r3, [pc, #48]	; (800183c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800180c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800180e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001810:	d3f6      	bcc.n	8001800 <CopyDataInit>
  ldr  r2, =_sbss
 8001812:	4a0b      	ldr	r2, [pc, #44]	; (8001840 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001814:	e002      	b.n	800181c <LoopFillZerobss>

08001816 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001816:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001818:	f842 3b04 	str.w	r3, [r2], #4

0800181c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800181c:	4b09      	ldr	r3, [pc, #36]	; (8001844 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800181e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001820:	d3f9      	bcc.n	8001816 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001822:	f7ff f89d 	bl	8000960 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001826:	f000 f817 	bl	8001858 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800182a:	f7fe fef9 	bl	8000620 <main>
  bx  lr    
 800182e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001830:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001834:	0800217c 	.word	0x0800217c
  ldr  r0, =_sdata
 8001838:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800183c:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 8001840:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 8001844:	20000174 	.word	0x20000174

08001848 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001848:	e7fe      	b.n	8001848 <ADC_IRQHandler>
	...

0800184c <__errno>:
 800184c:	4b01      	ldr	r3, [pc, #4]	; (8001854 <__errno+0x8>)
 800184e:	6818      	ldr	r0, [r3, #0]
 8001850:	4770      	bx	lr
 8001852:	bf00      	nop
 8001854:	2000000c 	.word	0x2000000c

08001858 <__libc_init_array>:
 8001858:	b570      	push	{r4, r5, r6, lr}
 800185a:	4e0d      	ldr	r6, [pc, #52]	; (8001890 <__libc_init_array+0x38>)
 800185c:	4c0d      	ldr	r4, [pc, #52]	; (8001894 <__libc_init_array+0x3c>)
 800185e:	1ba4      	subs	r4, r4, r6
 8001860:	10a4      	asrs	r4, r4, #2
 8001862:	2500      	movs	r5, #0
 8001864:	42a5      	cmp	r5, r4
 8001866:	d109      	bne.n	800187c <__libc_init_array+0x24>
 8001868:	4e0b      	ldr	r6, [pc, #44]	; (8001898 <__libc_init_array+0x40>)
 800186a:	4c0c      	ldr	r4, [pc, #48]	; (800189c <__libc_init_array+0x44>)
 800186c:	f000 fc3e 	bl	80020ec <_init>
 8001870:	1ba4      	subs	r4, r4, r6
 8001872:	10a4      	asrs	r4, r4, #2
 8001874:	2500      	movs	r5, #0
 8001876:	42a5      	cmp	r5, r4
 8001878:	d105      	bne.n	8001886 <__libc_init_array+0x2e>
 800187a:	bd70      	pop	{r4, r5, r6, pc}
 800187c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001880:	4798      	blx	r3
 8001882:	3501      	adds	r5, #1
 8001884:	e7ee      	b.n	8001864 <__libc_init_array+0xc>
 8001886:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800188a:	4798      	blx	r3
 800188c:	3501      	adds	r5, #1
 800188e:	e7f2      	b.n	8001876 <__libc_init_array+0x1e>
 8001890:	08002174 	.word	0x08002174
 8001894:	08002174 	.word	0x08002174
 8001898:	08002174 	.word	0x08002174
 800189c:	08002178 	.word	0x08002178

080018a0 <memset>:
 80018a0:	4402      	add	r2, r0
 80018a2:	4603      	mov	r3, r0
 80018a4:	4293      	cmp	r3, r2
 80018a6:	d100      	bne.n	80018aa <memset+0xa>
 80018a8:	4770      	bx	lr
 80018aa:	f803 1b01 	strb.w	r1, [r3], #1
 80018ae:	e7f9      	b.n	80018a4 <memset+0x4>

080018b0 <siprintf>:
 80018b0:	b40e      	push	{r1, r2, r3}
 80018b2:	b500      	push	{lr}
 80018b4:	b09c      	sub	sp, #112	; 0x70
 80018b6:	f44f 7102 	mov.w	r1, #520	; 0x208
 80018ba:	ab1d      	add	r3, sp, #116	; 0x74
 80018bc:	f8ad 1014 	strh.w	r1, [sp, #20]
 80018c0:	9002      	str	r0, [sp, #8]
 80018c2:	9006      	str	r0, [sp, #24]
 80018c4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80018c8:	480a      	ldr	r0, [pc, #40]	; (80018f4 <siprintf+0x44>)
 80018ca:	9104      	str	r1, [sp, #16]
 80018cc:	9107      	str	r1, [sp, #28]
 80018ce:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80018d2:	f853 2b04 	ldr.w	r2, [r3], #4
 80018d6:	f8ad 1016 	strh.w	r1, [sp, #22]
 80018da:	6800      	ldr	r0, [r0, #0]
 80018dc:	9301      	str	r3, [sp, #4]
 80018de:	a902      	add	r1, sp, #8
 80018e0:	f000 f866 	bl	80019b0 <_svfiprintf_r>
 80018e4:	9b02      	ldr	r3, [sp, #8]
 80018e6:	2200      	movs	r2, #0
 80018e8:	701a      	strb	r2, [r3, #0]
 80018ea:	b01c      	add	sp, #112	; 0x70
 80018ec:	f85d eb04 	ldr.w	lr, [sp], #4
 80018f0:	b003      	add	sp, #12
 80018f2:	4770      	bx	lr
 80018f4:	2000000c 	.word	0x2000000c

080018f8 <__ssputs_r>:
 80018f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80018fc:	688e      	ldr	r6, [r1, #8]
 80018fe:	429e      	cmp	r6, r3
 8001900:	4682      	mov	sl, r0
 8001902:	460c      	mov	r4, r1
 8001904:	4691      	mov	r9, r2
 8001906:	4698      	mov	r8, r3
 8001908:	d835      	bhi.n	8001976 <__ssputs_r+0x7e>
 800190a:	898a      	ldrh	r2, [r1, #12]
 800190c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8001910:	d031      	beq.n	8001976 <__ssputs_r+0x7e>
 8001912:	6825      	ldr	r5, [r4, #0]
 8001914:	6909      	ldr	r1, [r1, #16]
 8001916:	1a6f      	subs	r7, r5, r1
 8001918:	6965      	ldr	r5, [r4, #20]
 800191a:	2302      	movs	r3, #2
 800191c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001920:	fb95 f5f3 	sdiv	r5, r5, r3
 8001924:	f108 0301 	add.w	r3, r8, #1
 8001928:	443b      	add	r3, r7
 800192a:	429d      	cmp	r5, r3
 800192c:	bf38      	it	cc
 800192e:	461d      	movcc	r5, r3
 8001930:	0553      	lsls	r3, r2, #21
 8001932:	d531      	bpl.n	8001998 <__ssputs_r+0xa0>
 8001934:	4629      	mov	r1, r5
 8001936:	f000 fb39 	bl	8001fac <_malloc_r>
 800193a:	4606      	mov	r6, r0
 800193c:	b950      	cbnz	r0, 8001954 <__ssputs_r+0x5c>
 800193e:	230c      	movs	r3, #12
 8001940:	f8ca 3000 	str.w	r3, [sl]
 8001944:	89a3      	ldrh	r3, [r4, #12]
 8001946:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800194a:	81a3      	strh	r3, [r4, #12]
 800194c:	f04f 30ff 	mov.w	r0, #4294967295
 8001950:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001954:	463a      	mov	r2, r7
 8001956:	6921      	ldr	r1, [r4, #16]
 8001958:	f000 fab4 	bl	8001ec4 <memcpy>
 800195c:	89a3      	ldrh	r3, [r4, #12]
 800195e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8001962:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001966:	81a3      	strh	r3, [r4, #12]
 8001968:	6126      	str	r6, [r4, #16]
 800196a:	6165      	str	r5, [r4, #20]
 800196c:	443e      	add	r6, r7
 800196e:	1bed      	subs	r5, r5, r7
 8001970:	6026      	str	r6, [r4, #0]
 8001972:	60a5      	str	r5, [r4, #8]
 8001974:	4646      	mov	r6, r8
 8001976:	4546      	cmp	r6, r8
 8001978:	bf28      	it	cs
 800197a:	4646      	movcs	r6, r8
 800197c:	4632      	mov	r2, r6
 800197e:	4649      	mov	r1, r9
 8001980:	6820      	ldr	r0, [r4, #0]
 8001982:	f000 faaa 	bl	8001eda <memmove>
 8001986:	68a3      	ldr	r3, [r4, #8]
 8001988:	1b9b      	subs	r3, r3, r6
 800198a:	60a3      	str	r3, [r4, #8]
 800198c:	6823      	ldr	r3, [r4, #0]
 800198e:	441e      	add	r6, r3
 8001990:	6026      	str	r6, [r4, #0]
 8001992:	2000      	movs	r0, #0
 8001994:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001998:	462a      	mov	r2, r5
 800199a:	f000 fb65 	bl	8002068 <_realloc_r>
 800199e:	4606      	mov	r6, r0
 80019a0:	2800      	cmp	r0, #0
 80019a2:	d1e1      	bne.n	8001968 <__ssputs_r+0x70>
 80019a4:	6921      	ldr	r1, [r4, #16]
 80019a6:	4650      	mov	r0, sl
 80019a8:	f000 fab2 	bl	8001f10 <_free_r>
 80019ac:	e7c7      	b.n	800193e <__ssputs_r+0x46>
	...

080019b0 <_svfiprintf_r>:
 80019b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80019b4:	b09d      	sub	sp, #116	; 0x74
 80019b6:	4680      	mov	r8, r0
 80019b8:	9303      	str	r3, [sp, #12]
 80019ba:	898b      	ldrh	r3, [r1, #12]
 80019bc:	061c      	lsls	r4, r3, #24
 80019be:	460d      	mov	r5, r1
 80019c0:	4616      	mov	r6, r2
 80019c2:	d50f      	bpl.n	80019e4 <_svfiprintf_r+0x34>
 80019c4:	690b      	ldr	r3, [r1, #16]
 80019c6:	b96b      	cbnz	r3, 80019e4 <_svfiprintf_r+0x34>
 80019c8:	2140      	movs	r1, #64	; 0x40
 80019ca:	f000 faef 	bl	8001fac <_malloc_r>
 80019ce:	6028      	str	r0, [r5, #0]
 80019d0:	6128      	str	r0, [r5, #16]
 80019d2:	b928      	cbnz	r0, 80019e0 <_svfiprintf_r+0x30>
 80019d4:	230c      	movs	r3, #12
 80019d6:	f8c8 3000 	str.w	r3, [r8]
 80019da:	f04f 30ff 	mov.w	r0, #4294967295
 80019de:	e0c5      	b.n	8001b6c <_svfiprintf_r+0x1bc>
 80019e0:	2340      	movs	r3, #64	; 0x40
 80019e2:	616b      	str	r3, [r5, #20]
 80019e4:	2300      	movs	r3, #0
 80019e6:	9309      	str	r3, [sp, #36]	; 0x24
 80019e8:	2320      	movs	r3, #32
 80019ea:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80019ee:	2330      	movs	r3, #48	; 0x30
 80019f0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80019f4:	f04f 0b01 	mov.w	fp, #1
 80019f8:	4637      	mov	r7, r6
 80019fa:	463c      	mov	r4, r7
 80019fc:	f814 3b01 	ldrb.w	r3, [r4], #1
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d13c      	bne.n	8001a7e <_svfiprintf_r+0xce>
 8001a04:	ebb7 0a06 	subs.w	sl, r7, r6
 8001a08:	d00b      	beq.n	8001a22 <_svfiprintf_r+0x72>
 8001a0a:	4653      	mov	r3, sl
 8001a0c:	4632      	mov	r2, r6
 8001a0e:	4629      	mov	r1, r5
 8001a10:	4640      	mov	r0, r8
 8001a12:	f7ff ff71 	bl	80018f8 <__ssputs_r>
 8001a16:	3001      	adds	r0, #1
 8001a18:	f000 80a3 	beq.w	8001b62 <_svfiprintf_r+0x1b2>
 8001a1c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001a1e:	4453      	add	r3, sl
 8001a20:	9309      	str	r3, [sp, #36]	; 0x24
 8001a22:	783b      	ldrb	r3, [r7, #0]
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	f000 809c 	beq.w	8001b62 <_svfiprintf_r+0x1b2>
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	f04f 32ff 	mov.w	r2, #4294967295
 8001a30:	9304      	str	r3, [sp, #16]
 8001a32:	9307      	str	r3, [sp, #28]
 8001a34:	9205      	str	r2, [sp, #20]
 8001a36:	9306      	str	r3, [sp, #24]
 8001a38:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8001a3c:	931a      	str	r3, [sp, #104]	; 0x68
 8001a3e:	2205      	movs	r2, #5
 8001a40:	7821      	ldrb	r1, [r4, #0]
 8001a42:	4850      	ldr	r0, [pc, #320]	; (8001b84 <_svfiprintf_r+0x1d4>)
 8001a44:	f7fe fbcc 	bl	80001e0 <memchr>
 8001a48:	1c67      	adds	r7, r4, #1
 8001a4a:	9b04      	ldr	r3, [sp, #16]
 8001a4c:	b9d8      	cbnz	r0, 8001a86 <_svfiprintf_r+0xd6>
 8001a4e:	06d9      	lsls	r1, r3, #27
 8001a50:	bf44      	itt	mi
 8001a52:	2220      	movmi	r2, #32
 8001a54:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8001a58:	071a      	lsls	r2, r3, #28
 8001a5a:	bf44      	itt	mi
 8001a5c:	222b      	movmi	r2, #43	; 0x2b
 8001a5e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8001a62:	7822      	ldrb	r2, [r4, #0]
 8001a64:	2a2a      	cmp	r2, #42	; 0x2a
 8001a66:	d016      	beq.n	8001a96 <_svfiprintf_r+0xe6>
 8001a68:	9a07      	ldr	r2, [sp, #28]
 8001a6a:	2100      	movs	r1, #0
 8001a6c:	200a      	movs	r0, #10
 8001a6e:	4627      	mov	r7, r4
 8001a70:	3401      	adds	r4, #1
 8001a72:	783b      	ldrb	r3, [r7, #0]
 8001a74:	3b30      	subs	r3, #48	; 0x30
 8001a76:	2b09      	cmp	r3, #9
 8001a78:	d951      	bls.n	8001b1e <_svfiprintf_r+0x16e>
 8001a7a:	b1c9      	cbz	r1, 8001ab0 <_svfiprintf_r+0x100>
 8001a7c:	e011      	b.n	8001aa2 <_svfiprintf_r+0xf2>
 8001a7e:	2b25      	cmp	r3, #37	; 0x25
 8001a80:	d0c0      	beq.n	8001a04 <_svfiprintf_r+0x54>
 8001a82:	4627      	mov	r7, r4
 8001a84:	e7b9      	b.n	80019fa <_svfiprintf_r+0x4a>
 8001a86:	4a3f      	ldr	r2, [pc, #252]	; (8001b84 <_svfiprintf_r+0x1d4>)
 8001a88:	1a80      	subs	r0, r0, r2
 8001a8a:	fa0b f000 	lsl.w	r0, fp, r0
 8001a8e:	4318      	orrs	r0, r3
 8001a90:	9004      	str	r0, [sp, #16]
 8001a92:	463c      	mov	r4, r7
 8001a94:	e7d3      	b.n	8001a3e <_svfiprintf_r+0x8e>
 8001a96:	9a03      	ldr	r2, [sp, #12]
 8001a98:	1d11      	adds	r1, r2, #4
 8001a9a:	6812      	ldr	r2, [r2, #0]
 8001a9c:	9103      	str	r1, [sp, #12]
 8001a9e:	2a00      	cmp	r2, #0
 8001aa0:	db01      	blt.n	8001aa6 <_svfiprintf_r+0xf6>
 8001aa2:	9207      	str	r2, [sp, #28]
 8001aa4:	e004      	b.n	8001ab0 <_svfiprintf_r+0x100>
 8001aa6:	4252      	negs	r2, r2
 8001aa8:	f043 0302 	orr.w	r3, r3, #2
 8001aac:	9207      	str	r2, [sp, #28]
 8001aae:	9304      	str	r3, [sp, #16]
 8001ab0:	783b      	ldrb	r3, [r7, #0]
 8001ab2:	2b2e      	cmp	r3, #46	; 0x2e
 8001ab4:	d10e      	bne.n	8001ad4 <_svfiprintf_r+0x124>
 8001ab6:	787b      	ldrb	r3, [r7, #1]
 8001ab8:	2b2a      	cmp	r3, #42	; 0x2a
 8001aba:	f107 0101 	add.w	r1, r7, #1
 8001abe:	d132      	bne.n	8001b26 <_svfiprintf_r+0x176>
 8001ac0:	9b03      	ldr	r3, [sp, #12]
 8001ac2:	1d1a      	adds	r2, r3, #4
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	9203      	str	r2, [sp, #12]
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	bfb8      	it	lt
 8001acc:	f04f 33ff 	movlt.w	r3, #4294967295
 8001ad0:	3702      	adds	r7, #2
 8001ad2:	9305      	str	r3, [sp, #20]
 8001ad4:	4c2c      	ldr	r4, [pc, #176]	; (8001b88 <_svfiprintf_r+0x1d8>)
 8001ad6:	7839      	ldrb	r1, [r7, #0]
 8001ad8:	2203      	movs	r2, #3
 8001ada:	4620      	mov	r0, r4
 8001adc:	f7fe fb80 	bl	80001e0 <memchr>
 8001ae0:	b138      	cbz	r0, 8001af2 <_svfiprintf_r+0x142>
 8001ae2:	2340      	movs	r3, #64	; 0x40
 8001ae4:	1b00      	subs	r0, r0, r4
 8001ae6:	fa03 f000 	lsl.w	r0, r3, r0
 8001aea:	9b04      	ldr	r3, [sp, #16]
 8001aec:	4303      	orrs	r3, r0
 8001aee:	9304      	str	r3, [sp, #16]
 8001af0:	3701      	adds	r7, #1
 8001af2:	7839      	ldrb	r1, [r7, #0]
 8001af4:	4825      	ldr	r0, [pc, #148]	; (8001b8c <_svfiprintf_r+0x1dc>)
 8001af6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8001afa:	2206      	movs	r2, #6
 8001afc:	1c7e      	adds	r6, r7, #1
 8001afe:	f7fe fb6f 	bl	80001e0 <memchr>
 8001b02:	2800      	cmp	r0, #0
 8001b04:	d035      	beq.n	8001b72 <_svfiprintf_r+0x1c2>
 8001b06:	4b22      	ldr	r3, [pc, #136]	; (8001b90 <_svfiprintf_r+0x1e0>)
 8001b08:	b9fb      	cbnz	r3, 8001b4a <_svfiprintf_r+0x19a>
 8001b0a:	9b03      	ldr	r3, [sp, #12]
 8001b0c:	3307      	adds	r3, #7
 8001b0e:	f023 0307 	bic.w	r3, r3, #7
 8001b12:	3308      	adds	r3, #8
 8001b14:	9303      	str	r3, [sp, #12]
 8001b16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001b18:	444b      	add	r3, r9
 8001b1a:	9309      	str	r3, [sp, #36]	; 0x24
 8001b1c:	e76c      	b.n	80019f8 <_svfiprintf_r+0x48>
 8001b1e:	fb00 3202 	mla	r2, r0, r2, r3
 8001b22:	2101      	movs	r1, #1
 8001b24:	e7a3      	b.n	8001a6e <_svfiprintf_r+0xbe>
 8001b26:	2300      	movs	r3, #0
 8001b28:	9305      	str	r3, [sp, #20]
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	240a      	movs	r4, #10
 8001b2e:	460f      	mov	r7, r1
 8001b30:	3101      	adds	r1, #1
 8001b32:	783a      	ldrb	r2, [r7, #0]
 8001b34:	3a30      	subs	r2, #48	; 0x30
 8001b36:	2a09      	cmp	r2, #9
 8001b38:	d903      	bls.n	8001b42 <_svfiprintf_r+0x192>
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d0ca      	beq.n	8001ad4 <_svfiprintf_r+0x124>
 8001b3e:	9005      	str	r0, [sp, #20]
 8001b40:	e7c8      	b.n	8001ad4 <_svfiprintf_r+0x124>
 8001b42:	fb04 2000 	mla	r0, r4, r0, r2
 8001b46:	2301      	movs	r3, #1
 8001b48:	e7f1      	b.n	8001b2e <_svfiprintf_r+0x17e>
 8001b4a:	ab03      	add	r3, sp, #12
 8001b4c:	9300      	str	r3, [sp, #0]
 8001b4e:	462a      	mov	r2, r5
 8001b50:	4b10      	ldr	r3, [pc, #64]	; (8001b94 <_svfiprintf_r+0x1e4>)
 8001b52:	a904      	add	r1, sp, #16
 8001b54:	4640      	mov	r0, r8
 8001b56:	f3af 8000 	nop.w
 8001b5a:	f1b0 3fff 	cmp.w	r0, #4294967295
 8001b5e:	4681      	mov	r9, r0
 8001b60:	d1d9      	bne.n	8001b16 <_svfiprintf_r+0x166>
 8001b62:	89ab      	ldrh	r3, [r5, #12]
 8001b64:	065b      	lsls	r3, r3, #25
 8001b66:	f53f af38 	bmi.w	80019da <_svfiprintf_r+0x2a>
 8001b6a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8001b6c:	b01d      	add	sp, #116	; 0x74
 8001b6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001b72:	ab03      	add	r3, sp, #12
 8001b74:	9300      	str	r3, [sp, #0]
 8001b76:	462a      	mov	r2, r5
 8001b78:	4b06      	ldr	r3, [pc, #24]	; (8001b94 <_svfiprintf_r+0x1e4>)
 8001b7a:	a904      	add	r1, sp, #16
 8001b7c:	4640      	mov	r0, r8
 8001b7e:	f000 f881 	bl	8001c84 <_printf_i>
 8001b82:	e7ea      	b.n	8001b5a <_svfiprintf_r+0x1aa>
 8001b84:	08002138 	.word	0x08002138
 8001b88:	0800213e 	.word	0x0800213e
 8001b8c:	08002142 	.word	0x08002142
 8001b90:	00000000 	.word	0x00000000
 8001b94:	080018f9 	.word	0x080018f9

08001b98 <_printf_common>:
 8001b98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001b9c:	4691      	mov	r9, r2
 8001b9e:	461f      	mov	r7, r3
 8001ba0:	688a      	ldr	r2, [r1, #8]
 8001ba2:	690b      	ldr	r3, [r1, #16]
 8001ba4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8001ba8:	4293      	cmp	r3, r2
 8001baa:	bfb8      	it	lt
 8001bac:	4613      	movlt	r3, r2
 8001bae:	f8c9 3000 	str.w	r3, [r9]
 8001bb2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8001bb6:	4606      	mov	r6, r0
 8001bb8:	460c      	mov	r4, r1
 8001bba:	b112      	cbz	r2, 8001bc2 <_printf_common+0x2a>
 8001bbc:	3301      	adds	r3, #1
 8001bbe:	f8c9 3000 	str.w	r3, [r9]
 8001bc2:	6823      	ldr	r3, [r4, #0]
 8001bc4:	0699      	lsls	r1, r3, #26
 8001bc6:	bf42      	ittt	mi
 8001bc8:	f8d9 3000 	ldrmi.w	r3, [r9]
 8001bcc:	3302      	addmi	r3, #2
 8001bce:	f8c9 3000 	strmi.w	r3, [r9]
 8001bd2:	6825      	ldr	r5, [r4, #0]
 8001bd4:	f015 0506 	ands.w	r5, r5, #6
 8001bd8:	d107      	bne.n	8001bea <_printf_common+0x52>
 8001bda:	f104 0a19 	add.w	sl, r4, #25
 8001bde:	68e3      	ldr	r3, [r4, #12]
 8001be0:	f8d9 2000 	ldr.w	r2, [r9]
 8001be4:	1a9b      	subs	r3, r3, r2
 8001be6:	429d      	cmp	r5, r3
 8001be8:	db29      	blt.n	8001c3e <_printf_common+0xa6>
 8001bea:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8001bee:	6822      	ldr	r2, [r4, #0]
 8001bf0:	3300      	adds	r3, #0
 8001bf2:	bf18      	it	ne
 8001bf4:	2301      	movne	r3, #1
 8001bf6:	0692      	lsls	r2, r2, #26
 8001bf8:	d42e      	bmi.n	8001c58 <_printf_common+0xc0>
 8001bfa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8001bfe:	4639      	mov	r1, r7
 8001c00:	4630      	mov	r0, r6
 8001c02:	47c0      	blx	r8
 8001c04:	3001      	adds	r0, #1
 8001c06:	d021      	beq.n	8001c4c <_printf_common+0xb4>
 8001c08:	6823      	ldr	r3, [r4, #0]
 8001c0a:	68e5      	ldr	r5, [r4, #12]
 8001c0c:	f8d9 2000 	ldr.w	r2, [r9]
 8001c10:	f003 0306 	and.w	r3, r3, #6
 8001c14:	2b04      	cmp	r3, #4
 8001c16:	bf08      	it	eq
 8001c18:	1aad      	subeq	r5, r5, r2
 8001c1a:	68a3      	ldr	r3, [r4, #8]
 8001c1c:	6922      	ldr	r2, [r4, #16]
 8001c1e:	bf0c      	ite	eq
 8001c20:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001c24:	2500      	movne	r5, #0
 8001c26:	4293      	cmp	r3, r2
 8001c28:	bfc4      	itt	gt
 8001c2a:	1a9b      	subgt	r3, r3, r2
 8001c2c:	18ed      	addgt	r5, r5, r3
 8001c2e:	f04f 0900 	mov.w	r9, #0
 8001c32:	341a      	adds	r4, #26
 8001c34:	454d      	cmp	r5, r9
 8001c36:	d11b      	bne.n	8001c70 <_printf_common+0xd8>
 8001c38:	2000      	movs	r0, #0
 8001c3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001c3e:	2301      	movs	r3, #1
 8001c40:	4652      	mov	r2, sl
 8001c42:	4639      	mov	r1, r7
 8001c44:	4630      	mov	r0, r6
 8001c46:	47c0      	blx	r8
 8001c48:	3001      	adds	r0, #1
 8001c4a:	d103      	bne.n	8001c54 <_printf_common+0xbc>
 8001c4c:	f04f 30ff 	mov.w	r0, #4294967295
 8001c50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001c54:	3501      	adds	r5, #1
 8001c56:	e7c2      	b.n	8001bde <_printf_common+0x46>
 8001c58:	18e1      	adds	r1, r4, r3
 8001c5a:	1c5a      	adds	r2, r3, #1
 8001c5c:	2030      	movs	r0, #48	; 0x30
 8001c5e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8001c62:	4422      	add	r2, r4
 8001c64:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8001c68:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8001c6c:	3302      	adds	r3, #2
 8001c6e:	e7c4      	b.n	8001bfa <_printf_common+0x62>
 8001c70:	2301      	movs	r3, #1
 8001c72:	4622      	mov	r2, r4
 8001c74:	4639      	mov	r1, r7
 8001c76:	4630      	mov	r0, r6
 8001c78:	47c0      	blx	r8
 8001c7a:	3001      	adds	r0, #1
 8001c7c:	d0e6      	beq.n	8001c4c <_printf_common+0xb4>
 8001c7e:	f109 0901 	add.w	r9, r9, #1
 8001c82:	e7d7      	b.n	8001c34 <_printf_common+0x9c>

08001c84 <_printf_i>:
 8001c84:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001c88:	4617      	mov	r7, r2
 8001c8a:	7e0a      	ldrb	r2, [r1, #24]
 8001c8c:	b085      	sub	sp, #20
 8001c8e:	2a6e      	cmp	r2, #110	; 0x6e
 8001c90:	4698      	mov	r8, r3
 8001c92:	4606      	mov	r6, r0
 8001c94:	460c      	mov	r4, r1
 8001c96:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8001c98:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8001c9c:	f000 80bc 	beq.w	8001e18 <_printf_i+0x194>
 8001ca0:	d81a      	bhi.n	8001cd8 <_printf_i+0x54>
 8001ca2:	2a63      	cmp	r2, #99	; 0x63
 8001ca4:	d02e      	beq.n	8001d04 <_printf_i+0x80>
 8001ca6:	d80a      	bhi.n	8001cbe <_printf_i+0x3a>
 8001ca8:	2a00      	cmp	r2, #0
 8001caa:	f000 80c8 	beq.w	8001e3e <_printf_i+0x1ba>
 8001cae:	2a58      	cmp	r2, #88	; 0x58
 8001cb0:	f000 808a 	beq.w	8001dc8 <_printf_i+0x144>
 8001cb4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001cb8:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8001cbc:	e02a      	b.n	8001d14 <_printf_i+0x90>
 8001cbe:	2a64      	cmp	r2, #100	; 0x64
 8001cc0:	d001      	beq.n	8001cc6 <_printf_i+0x42>
 8001cc2:	2a69      	cmp	r2, #105	; 0x69
 8001cc4:	d1f6      	bne.n	8001cb4 <_printf_i+0x30>
 8001cc6:	6821      	ldr	r1, [r4, #0]
 8001cc8:	681a      	ldr	r2, [r3, #0]
 8001cca:	f011 0f80 	tst.w	r1, #128	; 0x80
 8001cce:	d023      	beq.n	8001d18 <_printf_i+0x94>
 8001cd0:	1d11      	adds	r1, r2, #4
 8001cd2:	6019      	str	r1, [r3, #0]
 8001cd4:	6813      	ldr	r3, [r2, #0]
 8001cd6:	e027      	b.n	8001d28 <_printf_i+0xa4>
 8001cd8:	2a73      	cmp	r2, #115	; 0x73
 8001cda:	f000 80b4 	beq.w	8001e46 <_printf_i+0x1c2>
 8001cde:	d808      	bhi.n	8001cf2 <_printf_i+0x6e>
 8001ce0:	2a6f      	cmp	r2, #111	; 0x6f
 8001ce2:	d02a      	beq.n	8001d3a <_printf_i+0xb6>
 8001ce4:	2a70      	cmp	r2, #112	; 0x70
 8001ce6:	d1e5      	bne.n	8001cb4 <_printf_i+0x30>
 8001ce8:	680a      	ldr	r2, [r1, #0]
 8001cea:	f042 0220 	orr.w	r2, r2, #32
 8001cee:	600a      	str	r2, [r1, #0]
 8001cf0:	e003      	b.n	8001cfa <_printf_i+0x76>
 8001cf2:	2a75      	cmp	r2, #117	; 0x75
 8001cf4:	d021      	beq.n	8001d3a <_printf_i+0xb6>
 8001cf6:	2a78      	cmp	r2, #120	; 0x78
 8001cf8:	d1dc      	bne.n	8001cb4 <_printf_i+0x30>
 8001cfa:	2278      	movs	r2, #120	; 0x78
 8001cfc:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8001d00:	496e      	ldr	r1, [pc, #440]	; (8001ebc <_printf_i+0x238>)
 8001d02:	e064      	b.n	8001dce <_printf_i+0x14a>
 8001d04:	681a      	ldr	r2, [r3, #0]
 8001d06:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8001d0a:	1d11      	adds	r1, r2, #4
 8001d0c:	6019      	str	r1, [r3, #0]
 8001d0e:	6813      	ldr	r3, [r2, #0]
 8001d10:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001d14:	2301      	movs	r3, #1
 8001d16:	e0a3      	b.n	8001e60 <_printf_i+0x1dc>
 8001d18:	f011 0f40 	tst.w	r1, #64	; 0x40
 8001d1c:	f102 0104 	add.w	r1, r2, #4
 8001d20:	6019      	str	r1, [r3, #0]
 8001d22:	d0d7      	beq.n	8001cd4 <_printf_i+0x50>
 8001d24:	f9b2 3000 	ldrsh.w	r3, [r2]
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	da03      	bge.n	8001d34 <_printf_i+0xb0>
 8001d2c:	222d      	movs	r2, #45	; 0x2d
 8001d2e:	425b      	negs	r3, r3
 8001d30:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8001d34:	4962      	ldr	r1, [pc, #392]	; (8001ec0 <_printf_i+0x23c>)
 8001d36:	220a      	movs	r2, #10
 8001d38:	e017      	b.n	8001d6a <_printf_i+0xe6>
 8001d3a:	6820      	ldr	r0, [r4, #0]
 8001d3c:	6819      	ldr	r1, [r3, #0]
 8001d3e:	f010 0f80 	tst.w	r0, #128	; 0x80
 8001d42:	d003      	beq.n	8001d4c <_printf_i+0xc8>
 8001d44:	1d08      	adds	r0, r1, #4
 8001d46:	6018      	str	r0, [r3, #0]
 8001d48:	680b      	ldr	r3, [r1, #0]
 8001d4a:	e006      	b.n	8001d5a <_printf_i+0xd6>
 8001d4c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8001d50:	f101 0004 	add.w	r0, r1, #4
 8001d54:	6018      	str	r0, [r3, #0]
 8001d56:	d0f7      	beq.n	8001d48 <_printf_i+0xc4>
 8001d58:	880b      	ldrh	r3, [r1, #0]
 8001d5a:	4959      	ldr	r1, [pc, #356]	; (8001ec0 <_printf_i+0x23c>)
 8001d5c:	2a6f      	cmp	r2, #111	; 0x6f
 8001d5e:	bf14      	ite	ne
 8001d60:	220a      	movne	r2, #10
 8001d62:	2208      	moveq	r2, #8
 8001d64:	2000      	movs	r0, #0
 8001d66:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8001d6a:	6865      	ldr	r5, [r4, #4]
 8001d6c:	60a5      	str	r5, [r4, #8]
 8001d6e:	2d00      	cmp	r5, #0
 8001d70:	f2c0 809c 	blt.w	8001eac <_printf_i+0x228>
 8001d74:	6820      	ldr	r0, [r4, #0]
 8001d76:	f020 0004 	bic.w	r0, r0, #4
 8001d7a:	6020      	str	r0, [r4, #0]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d13f      	bne.n	8001e00 <_printf_i+0x17c>
 8001d80:	2d00      	cmp	r5, #0
 8001d82:	f040 8095 	bne.w	8001eb0 <_printf_i+0x22c>
 8001d86:	4675      	mov	r5, lr
 8001d88:	2a08      	cmp	r2, #8
 8001d8a:	d10b      	bne.n	8001da4 <_printf_i+0x120>
 8001d8c:	6823      	ldr	r3, [r4, #0]
 8001d8e:	07da      	lsls	r2, r3, #31
 8001d90:	d508      	bpl.n	8001da4 <_printf_i+0x120>
 8001d92:	6923      	ldr	r3, [r4, #16]
 8001d94:	6862      	ldr	r2, [r4, #4]
 8001d96:	429a      	cmp	r2, r3
 8001d98:	bfde      	ittt	le
 8001d9a:	2330      	movle	r3, #48	; 0x30
 8001d9c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8001da0:	f105 35ff 	addle.w	r5, r5, #4294967295
 8001da4:	ebae 0305 	sub.w	r3, lr, r5
 8001da8:	6123      	str	r3, [r4, #16]
 8001daa:	f8cd 8000 	str.w	r8, [sp]
 8001dae:	463b      	mov	r3, r7
 8001db0:	aa03      	add	r2, sp, #12
 8001db2:	4621      	mov	r1, r4
 8001db4:	4630      	mov	r0, r6
 8001db6:	f7ff feef 	bl	8001b98 <_printf_common>
 8001dba:	3001      	adds	r0, #1
 8001dbc:	d155      	bne.n	8001e6a <_printf_i+0x1e6>
 8001dbe:	f04f 30ff 	mov.w	r0, #4294967295
 8001dc2:	b005      	add	sp, #20
 8001dc4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001dc8:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8001dcc:	493c      	ldr	r1, [pc, #240]	; (8001ec0 <_printf_i+0x23c>)
 8001dce:	6822      	ldr	r2, [r4, #0]
 8001dd0:	6818      	ldr	r0, [r3, #0]
 8001dd2:	f012 0f80 	tst.w	r2, #128	; 0x80
 8001dd6:	f100 0504 	add.w	r5, r0, #4
 8001dda:	601d      	str	r5, [r3, #0]
 8001ddc:	d001      	beq.n	8001de2 <_printf_i+0x15e>
 8001dde:	6803      	ldr	r3, [r0, #0]
 8001de0:	e002      	b.n	8001de8 <_printf_i+0x164>
 8001de2:	0655      	lsls	r5, r2, #25
 8001de4:	d5fb      	bpl.n	8001dde <_printf_i+0x15a>
 8001de6:	8803      	ldrh	r3, [r0, #0]
 8001de8:	07d0      	lsls	r0, r2, #31
 8001dea:	bf44      	itt	mi
 8001dec:	f042 0220 	orrmi.w	r2, r2, #32
 8001df0:	6022      	strmi	r2, [r4, #0]
 8001df2:	b91b      	cbnz	r3, 8001dfc <_printf_i+0x178>
 8001df4:	6822      	ldr	r2, [r4, #0]
 8001df6:	f022 0220 	bic.w	r2, r2, #32
 8001dfa:	6022      	str	r2, [r4, #0]
 8001dfc:	2210      	movs	r2, #16
 8001dfe:	e7b1      	b.n	8001d64 <_printf_i+0xe0>
 8001e00:	4675      	mov	r5, lr
 8001e02:	fbb3 f0f2 	udiv	r0, r3, r2
 8001e06:	fb02 3310 	mls	r3, r2, r0, r3
 8001e0a:	5ccb      	ldrb	r3, [r1, r3]
 8001e0c:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8001e10:	4603      	mov	r3, r0
 8001e12:	2800      	cmp	r0, #0
 8001e14:	d1f5      	bne.n	8001e02 <_printf_i+0x17e>
 8001e16:	e7b7      	b.n	8001d88 <_printf_i+0x104>
 8001e18:	6808      	ldr	r0, [r1, #0]
 8001e1a:	681a      	ldr	r2, [r3, #0]
 8001e1c:	6949      	ldr	r1, [r1, #20]
 8001e1e:	f010 0f80 	tst.w	r0, #128	; 0x80
 8001e22:	d004      	beq.n	8001e2e <_printf_i+0x1aa>
 8001e24:	1d10      	adds	r0, r2, #4
 8001e26:	6018      	str	r0, [r3, #0]
 8001e28:	6813      	ldr	r3, [r2, #0]
 8001e2a:	6019      	str	r1, [r3, #0]
 8001e2c:	e007      	b.n	8001e3e <_printf_i+0x1ba>
 8001e2e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8001e32:	f102 0004 	add.w	r0, r2, #4
 8001e36:	6018      	str	r0, [r3, #0]
 8001e38:	6813      	ldr	r3, [r2, #0]
 8001e3a:	d0f6      	beq.n	8001e2a <_printf_i+0x1a6>
 8001e3c:	8019      	strh	r1, [r3, #0]
 8001e3e:	2300      	movs	r3, #0
 8001e40:	6123      	str	r3, [r4, #16]
 8001e42:	4675      	mov	r5, lr
 8001e44:	e7b1      	b.n	8001daa <_printf_i+0x126>
 8001e46:	681a      	ldr	r2, [r3, #0]
 8001e48:	1d11      	adds	r1, r2, #4
 8001e4a:	6019      	str	r1, [r3, #0]
 8001e4c:	6815      	ldr	r5, [r2, #0]
 8001e4e:	6862      	ldr	r2, [r4, #4]
 8001e50:	2100      	movs	r1, #0
 8001e52:	4628      	mov	r0, r5
 8001e54:	f7fe f9c4 	bl	80001e0 <memchr>
 8001e58:	b108      	cbz	r0, 8001e5e <_printf_i+0x1da>
 8001e5a:	1b40      	subs	r0, r0, r5
 8001e5c:	6060      	str	r0, [r4, #4]
 8001e5e:	6863      	ldr	r3, [r4, #4]
 8001e60:	6123      	str	r3, [r4, #16]
 8001e62:	2300      	movs	r3, #0
 8001e64:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001e68:	e79f      	b.n	8001daa <_printf_i+0x126>
 8001e6a:	6923      	ldr	r3, [r4, #16]
 8001e6c:	462a      	mov	r2, r5
 8001e6e:	4639      	mov	r1, r7
 8001e70:	4630      	mov	r0, r6
 8001e72:	47c0      	blx	r8
 8001e74:	3001      	adds	r0, #1
 8001e76:	d0a2      	beq.n	8001dbe <_printf_i+0x13a>
 8001e78:	6823      	ldr	r3, [r4, #0]
 8001e7a:	079b      	lsls	r3, r3, #30
 8001e7c:	d507      	bpl.n	8001e8e <_printf_i+0x20a>
 8001e7e:	2500      	movs	r5, #0
 8001e80:	f104 0919 	add.w	r9, r4, #25
 8001e84:	68e3      	ldr	r3, [r4, #12]
 8001e86:	9a03      	ldr	r2, [sp, #12]
 8001e88:	1a9b      	subs	r3, r3, r2
 8001e8a:	429d      	cmp	r5, r3
 8001e8c:	db05      	blt.n	8001e9a <_printf_i+0x216>
 8001e8e:	68e0      	ldr	r0, [r4, #12]
 8001e90:	9b03      	ldr	r3, [sp, #12]
 8001e92:	4298      	cmp	r0, r3
 8001e94:	bfb8      	it	lt
 8001e96:	4618      	movlt	r0, r3
 8001e98:	e793      	b.n	8001dc2 <_printf_i+0x13e>
 8001e9a:	2301      	movs	r3, #1
 8001e9c:	464a      	mov	r2, r9
 8001e9e:	4639      	mov	r1, r7
 8001ea0:	4630      	mov	r0, r6
 8001ea2:	47c0      	blx	r8
 8001ea4:	3001      	adds	r0, #1
 8001ea6:	d08a      	beq.n	8001dbe <_printf_i+0x13a>
 8001ea8:	3501      	adds	r5, #1
 8001eaa:	e7eb      	b.n	8001e84 <_printf_i+0x200>
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d1a7      	bne.n	8001e00 <_printf_i+0x17c>
 8001eb0:	780b      	ldrb	r3, [r1, #0]
 8001eb2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001eb6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001eba:	e765      	b.n	8001d88 <_printf_i+0x104>
 8001ebc:	0800215a 	.word	0x0800215a
 8001ec0:	08002149 	.word	0x08002149

08001ec4 <memcpy>:
 8001ec4:	b510      	push	{r4, lr}
 8001ec6:	1e43      	subs	r3, r0, #1
 8001ec8:	440a      	add	r2, r1
 8001eca:	4291      	cmp	r1, r2
 8001ecc:	d100      	bne.n	8001ed0 <memcpy+0xc>
 8001ece:	bd10      	pop	{r4, pc}
 8001ed0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8001ed4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8001ed8:	e7f7      	b.n	8001eca <memcpy+0x6>

08001eda <memmove>:
 8001eda:	4288      	cmp	r0, r1
 8001edc:	b510      	push	{r4, lr}
 8001ede:	eb01 0302 	add.w	r3, r1, r2
 8001ee2:	d803      	bhi.n	8001eec <memmove+0x12>
 8001ee4:	1e42      	subs	r2, r0, #1
 8001ee6:	4299      	cmp	r1, r3
 8001ee8:	d10c      	bne.n	8001f04 <memmove+0x2a>
 8001eea:	bd10      	pop	{r4, pc}
 8001eec:	4298      	cmp	r0, r3
 8001eee:	d2f9      	bcs.n	8001ee4 <memmove+0xa>
 8001ef0:	1881      	adds	r1, r0, r2
 8001ef2:	1ad2      	subs	r2, r2, r3
 8001ef4:	42d3      	cmn	r3, r2
 8001ef6:	d100      	bne.n	8001efa <memmove+0x20>
 8001ef8:	bd10      	pop	{r4, pc}
 8001efa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8001efe:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8001f02:	e7f7      	b.n	8001ef4 <memmove+0x1a>
 8001f04:	f811 4b01 	ldrb.w	r4, [r1], #1
 8001f08:	f802 4f01 	strb.w	r4, [r2, #1]!
 8001f0c:	e7eb      	b.n	8001ee6 <memmove+0xc>
	...

08001f10 <_free_r>:
 8001f10:	b538      	push	{r3, r4, r5, lr}
 8001f12:	4605      	mov	r5, r0
 8001f14:	2900      	cmp	r1, #0
 8001f16:	d045      	beq.n	8001fa4 <_free_r+0x94>
 8001f18:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001f1c:	1f0c      	subs	r4, r1, #4
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	bfb8      	it	lt
 8001f22:	18e4      	addlt	r4, r4, r3
 8001f24:	f000 f8d6 	bl	80020d4 <__malloc_lock>
 8001f28:	4a1f      	ldr	r2, [pc, #124]	; (8001fa8 <_free_r+0x98>)
 8001f2a:	6813      	ldr	r3, [r2, #0]
 8001f2c:	4610      	mov	r0, r2
 8001f2e:	b933      	cbnz	r3, 8001f3e <_free_r+0x2e>
 8001f30:	6063      	str	r3, [r4, #4]
 8001f32:	6014      	str	r4, [r2, #0]
 8001f34:	4628      	mov	r0, r5
 8001f36:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001f3a:	f000 b8cc 	b.w	80020d6 <__malloc_unlock>
 8001f3e:	42a3      	cmp	r3, r4
 8001f40:	d90c      	bls.n	8001f5c <_free_r+0x4c>
 8001f42:	6821      	ldr	r1, [r4, #0]
 8001f44:	1862      	adds	r2, r4, r1
 8001f46:	4293      	cmp	r3, r2
 8001f48:	bf04      	itt	eq
 8001f4a:	681a      	ldreq	r2, [r3, #0]
 8001f4c:	685b      	ldreq	r3, [r3, #4]
 8001f4e:	6063      	str	r3, [r4, #4]
 8001f50:	bf04      	itt	eq
 8001f52:	1852      	addeq	r2, r2, r1
 8001f54:	6022      	streq	r2, [r4, #0]
 8001f56:	6004      	str	r4, [r0, #0]
 8001f58:	e7ec      	b.n	8001f34 <_free_r+0x24>
 8001f5a:	4613      	mov	r3, r2
 8001f5c:	685a      	ldr	r2, [r3, #4]
 8001f5e:	b10a      	cbz	r2, 8001f64 <_free_r+0x54>
 8001f60:	42a2      	cmp	r2, r4
 8001f62:	d9fa      	bls.n	8001f5a <_free_r+0x4a>
 8001f64:	6819      	ldr	r1, [r3, #0]
 8001f66:	1858      	adds	r0, r3, r1
 8001f68:	42a0      	cmp	r0, r4
 8001f6a:	d10b      	bne.n	8001f84 <_free_r+0x74>
 8001f6c:	6820      	ldr	r0, [r4, #0]
 8001f6e:	4401      	add	r1, r0
 8001f70:	1858      	adds	r0, r3, r1
 8001f72:	4282      	cmp	r2, r0
 8001f74:	6019      	str	r1, [r3, #0]
 8001f76:	d1dd      	bne.n	8001f34 <_free_r+0x24>
 8001f78:	6810      	ldr	r0, [r2, #0]
 8001f7a:	6852      	ldr	r2, [r2, #4]
 8001f7c:	605a      	str	r2, [r3, #4]
 8001f7e:	4401      	add	r1, r0
 8001f80:	6019      	str	r1, [r3, #0]
 8001f82:	e7d7      	b.n	8001f34 <_free_r+0x24>
 8001f84:	d902      	bls.n	8001f8c <_free_r+0x7c>
 8001f86:	230c      	movs	r3, #12
 8001f88:	602b      	str	r3, [r5, #0]
 8001f8a:	e7d3      	b.n	8001f34 <_free_r+0x24>
 8001f8c:	6820      	ldr	r0, [r4, #0]
 8001f8e:	1821      	adds	r1, r4, r0
 8001f90:	428a      	cmp	r2, r1
 8001f92:	bf04      	itt	eq
 8001f94:	6811      	ldreq	r1, [r2, #0]
 8001f96:	6852      	ldreq	r2, [r2, #4]
 8001f98:	6062      	str	r2, [r4, #4]
 8001f9a:	bf04      	itt	eq
 8001f9c:	1809      	addeq	r1, r1, r0
 8001f9e:	6021      	streq	r1, [r4, #0]
 8001fa0:	605c      	str	r4, [r3, #4]
 8001fa2:	e7c7      	b.n	8001f34 <_free_r+0x24>
 8001fa4:	bd38      	pop	{r3, r4, r5, pc}
 8001fa6:	bf00      	nop
 8001fa8:	20000094 	.word	0x20000094

08001fac <_malloc_r>:
 8001fac:	b570      	push	{r4, r5, r6, lr}
 8001fae:	1ccd      	adds	r5, r1, #3
 8001fb0:	f025 0503 	bic.w	r5, r5, #3
 8001fb4:	3508      	adds	r5, #8
 8001fb6:	2d0c      	cmp	r5, #12
 8001fb8:	bf38      	it	cc
 8001fba:	250c      	movcc	r5, #12
 8001fbc:	2d00      	cmp	r5, #0
 8001fbe:	4606      	mov	r6, r0
 8001fc0:	db01      	blt.n	8001fc6 <_malloc_r+0x1a>
 8001fc2:	42a9      	cmp	r1, r5
 8001fc4:	d903      	bls.n	8001fce <_malloc_r+0x22>
 8001fc6:	230c      	movs	r3, #12
 8001fc8:	6033      	str	r3, [r6, #0]
 8001fca:	2000      	movs	r0, #0
 8001fcc:	bd70      	pop	{r4, r5, r6, pc}
 8001fce:	f000 f881 	bl	80020d4 <__malloc_lock>
 8001fd2:	4a23      	ldr	r2, [pc, #140]	; (8002060 <_malloc_r+0xb4>)
 8001fd4:	6814      	ldr	r4, [r2, #0]
 8001fd6:	4621      	mov	r1, r4
 8001fd8:	b991      	cbnz	r1, 8002000 <_malloc_r+0x54>
 8001fda:	4c22      	ldr	r4, [pc, #136]	; (8002064 <_malloc_r+0xb8>)
 8001fdc:	6823      	ldr	r3, [r4, #0]
 8001fde:	b91b      	cbnz	r3, 8001fe8 <_malloc_r+0x3c>
 8001fe0:	4630      	mov	r0, r6
 8001fe2:	f000 f867 	bl	80020b4 <_sbrk_r>
 8001fe6:	6020      	str	r0, [r4, #0]
 8001fe8:	4629      	mov	r1, r5
 8001fea:	4630      	mov	r0, r6
 8001fec:	f000 f862 	bl	80020b4 <_sbrk_r>
 8001ff0:	1c43      	adds	r3, r0, #1
 8001ff2:	d126      	bne.n	8002042 <_malloc_r+0x96>
 8001ff4:	230c      	movs	r3, #12
 8001ff6:	6033      	str	r3, [r6, #0]
 8001ff8:	4630      	mov	r0, r6
 8001ffa:	f000 f86c 	bl	80020d6 <__malloc_unlock>
 8001ffe:	e7e4      	b.n	8001fca <_malloc_r+0x1e>
 8002000:	680b      	ldr	r3, [r1, #0]
 8002002:	1b5b      	subs	r3, r3, r5
 8002004:	d41a      	bmi.n	800203c <_malloc_r+0x90>
 8002006:	2b0b      	cmp	r3, #11
 8002008:	d90f      	bls.n	800202a <_malloc_r+0x7e>
 800200a:	600b      	str	r3, [r1, #0]
 800200c:	50cd      	str	r5, [r1, r3]
 800200e:	18cc      	adds	r4, r1, r3
 8002010:	4630      	mov	r0, r6
 8002012:	f000 f860 	bl	80020d6 <__malloc_unlock>
 8002016:	f104 000b 	add.w	r0, r4, #11
 800201a:	1d23      	adds	r3, r4, #4
 800201c:	f020 0007 	bic.w	r0, r0, #7
 8002020:	1ac3      	subs	r3, r0, r3
 8002022:	d01b      	beq.n	800205c <_malloc_r+0xb0>
 8002024:	425a      	negs	r2, r3
 8002026:	50e2      	str	r2, [r4, r3]
 8002028:	bd70      	pop	{r4, r5, r6, pc}
 800202a:	428c      	cmp	r4, r1
 800202c:	bf0d      	iteet	eq
 800202e:	6863      	ldreq	r3, [r4, #4]
 8002030:	684b      	ldrne	r3, [r1, #4]
 8002032:	6063      	strne	r3, [r4, #4]
 8002034:	6013      	streq	r3, [r2, #0]
 8002036:	bf18      	it	ne
 8002038:	460c      	movne	r4, r1
 800203a:	e7e9      	b.n	8002010 <_malloc_r+0x64>
 800203c:	460c      	mov	r4, r1
 800203e:	6849      	ldr	r1, [r1, #4]
 8002040:	e7ca      	b.n	8001fd8 <_malloc_r+0x2c>
 8002042:	1cc4      	adds	r4, r0, #3
 8002044:	f024 0403 	bic.w	r4, r4, #3
 8002048:	42a0      	cmp	r0, r4
 800204a:	d005      	beq.n	8002058 <_malloc_r+0xac>
 800204c:	1a21      	subs	r1, r4, r0
 800204e:	4630      	mov	r0, r6
 8002050:	f000 f830 	bl	80020b4 <_sbrk_r>
 8002054:	3001      	adds	r0, #1
 8002056:	d0cd      	beq.n	8001ff4 <_malloc_r+0x48>
 8002058:	6025      	str	r5, [r4, #0]
 800205a:	e7d9      	b.n	8002010 <_malloc_r+0x64>
 800205c:	bd70      	pop	{r4, r5, r6, pc}
 800205e:	bf00      	nop
 8002060:	20000094 	.word	0x20000094
 8002064:	20000098 	.word	0x20000098

08002068 <_realloc_r>:
 8002068:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800206a:	4607      	mov	r7, r0
 800206c:	4614      	mov	r4, r2
 800206e:	460e      	mov	r6, r1
 8002070:	b921      	cbnz	r1, 800207c <_realloc_r+0x14>
 8002072:	4611      	mov	r1, r2
 8002074:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8002078:	f7ff bf98 	b.w	8001fac <_malloc_r>
 800207c:	b922      	cbnz	r2, 8002088 <_realloc_r+0x20>
 800207e:	f7ff ff47 	bl	8001f10 <_free_r>
 8002082:	4625      	mov	r5, r4
 8002084:	4628      	mov	r0, r5
 8002086:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002088:	f000 f826 	bl	80020d8 <_malloc_usable_size_r>
 800208c:	4284      	cmp	r4, r0
 800208e:	d90f      	bls.n	80020b0 <_realloc_r+0x48>
 8002090:	4621      	mov	r1, r4
 8002092:	4638      	mov	r0, r7
 8002094:	f7ff ff8a 	bl	8001fac <_malloc_r>
 8002098:	4605      	mov	r5, r0
 800209a:	2800      	cmp	r0, #0
 800209c:	d0f2      	beq.n	8002084 <_realloc_r+0x1c>
 800209e:	4631      	mov	r1, r6
 80020a0:	4622      	mov	r2, r4
 80020a2:	f7ff ff0f 	bl	8001ec4 <memcpy>
 80020a6:	4631      	mov	r1, r6
 80020a8:	4638      	mov	r0, r7
 80020aa:	f7ff ff31 	bl	8001f10 <_free_r>
 80020ae:	e7e9      	b.n	8002084 <_realloc_r+0x1c>
 80020b0:	4635      	mov	r5, r6
 80020b2:	e7e7      	b.n	8002084 <_realloc_r+0x1c>

080020b4 <_sbrk_r>:
 80020b4:	b538      	push	{r3, r4, r5, lr}
 80020b6:	4c06      	ldr	r4, [pc, #24]	; (80020d0 <_sbrk_r+0x1c>)
 80020b8:	2300      	movs	r3, #0
 80020ba:	4605      	mov	r5, r0
 80020bc:	4608      	mov	r0, r1
 80020be:	6023      	str	r3, [r4, #0]
 80020c0:	f7fe fc34 	bl	800092c <_sbrk>
 80020c4:	1c43      	adds	r3, r0, #1
 80020c6:	d102      	bne.n	80020ce <_sbrk_r+0x1a>
 80020c8:	6823      	ldr	r3, [r4, #0]
 80020ca:	b103      	cbz	r3, 80020ce <_sbrk_r+0x1a>
 80020cc:	602b      	str	r3, [r5, #0]
 80020ce:	bd38      	pop	{r3, r4, r5, pc}
 80020d0:	20000170 	.word	0x20000170

080020d4 <__malloc_lock>:
 80020d4:	4770      	bx	lr

080020d6 <__malloc_unlock>:
 80020d6:	4770      	bx	lr

080020d8 <_malloc_usable_size_r>:
 80020d8:	f851 0c04 	ldr.w	r0, [r1, #-4]
 80020dc:	2800      	cmp	r0, #0
 80020de:	f1a0 0004 	sub.w	r0, r0, #4
 80020e2:	bfbc      	itt	lt
 80020e4:	580b      	ldrlt	r3, [r1, r0]
 80020e6:	18c0      	addlt	r0, r0, r3
 80020e8:	4770      	bx	lr
	...

080020ec <_init>:
 80020ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80020ee:	bf00      	nop
 80020f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80020f2:	bc08      	pop	{r3}
 80020f4:	469e      	mov	lr, r3
 80020f6:	4770      	bx	lr

080020f8 <_fini>:
 80020f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80020fa:	bf00      	nop
 80020fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80020fe:	bc08      	pop	{r3}
 8002100:	469e      	mov	lr, r3
 8002102:	4770      	bx	lr
