INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 05:16:24 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.167ns  (required time - arrival time)
  Source:                 fork39/control/generateBlocks[1].regblock/transmitValue_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.850ns period=11.700ns})
  Destination:            buffer120/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.850ns period=11.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.700ns  (clk rise@11.700ns - clk rise@0.000ns)
  Data Path Delay:        6.280ns  (logic 0.861ns (13.710%)  route 5.419ns (86.290%))
  Logic Levels:           13  (LUT2=1 LUT3=2 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 12.183 - 11.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2288, unset)         0.508     0.508    fork39/control/generateBlocks[1].regblock/clk
                         FDSE                                         r  fork39/control/generateBlocks[1].regblock/transmitValue_reg/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.226     0.734 r  fork39/control/generateBlocks[1].regblock/transmitValue_reg/Q
                         net (fo=13, unplaced)        0.551     1.285    fork39/control/generateBlocks[1].regblock/transmitValue_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.119     1.404 r  fork39/control/generateBlocks[1].regblock/fullReg_i_3__35/O
                         net (fo=28, unplaced)        0.312     1.716    fork43/control/generateBlocks[1].regblock/buffer121_outs_valid
                         LUT5 (Prop_lut5_I3_O)        0.043     1.759 f  fork43/control/generateBlocks[1].regblock/transmitValue_i_3__54/O
                         net (fo=14, unplaced)        0.756     2.515    buffer57/control/transmitValue_reg_8
                         LUT6 (Prop_lut6_I1_O)        0.043     2.558 r  buffer57/control/transmitValue_i_5__22/O
                         net (fo=9, unplaced)         0.418     2.976    buffer57/control/transmitValue_reg_3
                         LUT6 (Prop_lut6_I1_O)        0.043     3.019 f  buffer57/control/transmitValue_i_4__33/O
                         net (fo=10, unplaced)        0.287     3.306    buffer65/control/transmitValue_reg_15
                         LUT6 (Prop_lut6_I4_O)        0.043     3.349 f  buffer65/control/fullReg_i_5__9/O
                         net (fo=12, unplaced)        0.270     3.619    control_merge10/fork_valid/generateBlocks[0].regblock/fullReg_reg_0
                         LUT6 (Prop_lut6_I2_O)        0.043     3.662 f  control_merge10/fork_valid/generateBlocks[0].regblock/fullReg_i_4__24/O
                         net (fo=4, unplaced)         0.268     3.930    control_merge10/fork_valid/generateBlocks[0].regblock/transmitValue_reg_6
                         LUT2 (Prop_lut2_I0_O)        0.043     3.973 f  control_merge10/fork_valid/generateBlocks[0].regblock/minusOp_carry_i_8__1/O
                         net (fo=16, unplaced)        0.298     4.271    fork73/control/generateBlocks[1].regblock/G_storeAddr[6]_INST_0_i_2
                         LUT3 (Prop_lut3_I2_O)        0.043     4.314 r  fork73/control/generateBlocks[1].regblock/G_storeAddr[6]_INST_0_i_7/O
                         net (fo=1, unplaced)         0.377     4.691    control_merge11/tehb/control/fork73_outs_1_valid
                         LUT6 (Prop_lut6_I0_O)        0.043     4.734 f  control_merge11/tehb/control/G_storeAddr[6]_INST_0_i_2/O
                         net (fo=49, unplaced)        0.326     5.060    fork75/generateBlocks[0].regblock/store5_dataToMem_ready
                         LUT6 (Prop_lut6_I3_O)        0.043     5.103 f  fork75/generateBlocks[0].regblock/join_inputs/Head[0]_i_2__4/O
                         net (fo=5, unplaced)         0.272     5.375    fork83/control/generateBlocks[4].regblock/buffer202_outs_ready
                         LUT3 (Prop_lut3_I1_O)        0.043     5.418 r  fork83/control/generateBlocks[4].regblock/transmitValue_i_2__18/O
                         net (fo=2, unplaced)         0.716     6.134    fork83/control/generateBlocks[5].regblock/transmitValue_reg_2
                         LUT6 (Prop_lut6_I1_O)        0.043     6.177 r  fork83/control/generateBlocks[5].regblock/transmitValue_i_3__10/O
                         net (fo=13, unplaced)        0.294     6.471    fork82/control/generateBlocks[0].regblock/anyBlockStop
                         LUT6 (Prop_lut6_I4_O)        0.043     6.514 r  fork82/control/generateBlocks[0].regblock/dataReg[4]_i_1__5/O
                         net (fo=5, unplaced)         0.274     6.788    buffer120/E[0]
                         FDRE                                         r  buffer120/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.700    11.700 r  
                                                      0.000    11.700 r  clk (IN)
                         net (fo=2288, unset)         0.483    12.183    buffer120/clk
                         FDRE                                         r  buffer120/dataReg_reg[0]/C
                         clock pessimism              0.000    12.183    
                         clock uncertainty           -0.035    12.147    
                         FDRE (Setup_fdre_C_CE)      -0.192    11.955    buffer120/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.955    
                         arrival time                          -6.788    
  -------------------------------------------------------------------
                         slack                                  5.167    




