abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c5315.blif
Line 20: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 21: Skipping line ".default_output_required 0.00 0.00 ".
Line 22: Skipping line ".default_input_drive 0.10 0.10 ".
Line 23: Skipping line ".default_output_load 2.00 ".
Line 24: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc5315                         :[0m i/o =  178/  123  lat =    0  nd =   968  edge =   2328  area =2451.00  delay =47.50  lev = 33
--------------- round 1 ---------------
seed = 3560525631
[109168] is replaced by [113076] with inverter with estimated error 0
error = 0
area = 2443
delay = 47.5
#gates = 968
output circuit result/c5315_1_0_2443_47.5.blif
time = 9082349 us
--------------- round 2 ---------------
seed = 3939862132
[113070] is replaced by [112733] with estimated error 0
error = 0
area = 2432
delay = 47.5
#gates = 964
output circuit result/c5315_2_0_2432_47.5.blif
time = 17337140 us
--------------- round 3 ---------------
seed = 3938518905
[108980] is replaced by [112698] with estimated error 0
error = 0
area = 2429
delay = 47.5
#gates = 962
output circuit result/c5315_3_0_2429_47.5.blif
time = 25468712 us
--------------- round 4 ---------------
seed = 1261525240
[117729] is replaced by [112845] with estimated error 0
error = 0
area = 2426
delay = 47.5
#gates = 961
output circuit result/c5315_4_0_2426_47.5.blif
time = 33639186 us
--------------- round 5 ---------------
seed = 3647029863
[113125] is replaced by [176607] with inverter with estimated error 0
error = 0
area = 2424
delay = 47.5
#gates = 961
output circuit result/c5315_5_0_2424_47.5.blif
time = 41780291 us
--------------- round 6 ---------------
seed = 3044599991
[108950] is replaced by [112912] with estimated error 0
error = 0
area = 2422
delay = 47.5
#gates = 960
output circuit result/c5315_6_0_2422_47.5.blif
time = 49899369 us
--------------- round 7 ---------------
seed = 467913812
[108949] is replaced by [112897] with estimated error 0
error = 0
area = 2419
delay = 47.5
#gates = 958
output circuit result/c5315_7_0_2419_47.5.blif
time = 58046516 us
--------------- round 8 ---------------
seed = 1993880424
[117053] is replaced by [112609] with estimated error 0
error = 0
area = 2417
delay = 47.5
#gates = 957
output circuit result/c5315_8_0_2417_47.5.blif
time = 66207657 us
--------------- round 9 ---------------
seed = 2246763717
[108953] is replaced by 316 with estimated error 0
error = 0
area = 2415
delay = 47.5
#gates = 956
output circuit result/c5315_9_0_2415_47.5.blif
time = 74324210 us
--------------- round 10 ---------------
seed = 1008646085
[108956] is replaced by 351 with estimated error 0
error = 0
area = 2413
delay = 47.5
#gates = 955
output circuit result/c5315_10_0_2413_47.5.blif
time = 82452103 us
--------------- round 11 ---------------
seed = 2770095559
[117015] is replaced by 583 with inverter with estimated error 0
error = 0
area = 2412
delay = 47.4
#gates = 955
output circuit result/c5315_11_0_2412_47.4.blif
time = 90560489 us
--------------- round 12 ---------------
seed = 4257072204
[108970] is replaced by 218 with estimated error 0
error = 0
area = 2410
delay = 47.4
#gates = 954
output circuit result/c5315_12_0_2410_47.4.blif
time = 98746914 us
--------------- round 13 ---------------
seed = 2857189669
[108976] is replaced by 257 with estimated error 0
error = 0
area = 2408
delay = 47.4
#gates = 953
output circuit result/c5315_13_0_2408_47.4.blif
time = 106807869 us
--------------- round 14 ---------------
seed = 693670831
[117019] is replaced by 566 with inverter with estimated error 0
error = 0
area = 2407
delay = 47.4
#gates = 953
output circuit result/c5315_14_0_2407_47.4.blif
time = 114849113 us
--------------- round 15 ---------------
seed = 1283852041
[109005] is replaced by 351 with estimated error 0
error = 0
area = 2405
delay = 47.4
#gates = 952
output circuit result/c5315_15_0_2405_47.4.blif
time = 122863162 us
--------------- round 16 ---------------
seed = 2216501389
[108973] is replaced by 206 with estimated error 0
error = 0
area = 2403
delay = 47.4
#gates = 951
output circuit result/c5315_16_0_2403_47.4.blif
time = 130899129 us
--------------- round 17 ---------------
seed = 1422325547
[115837] is replaced by [112629] with estimated error 0
error = 0
area = 2402
delay = 47.4
#gates = 950
output circuit result/c5315_17_0_2402_47.4.blif
time = 138904133 us
--------------- round 18 ---------------
seed = 3269142168
[108972] is replaced by 210 with estimated error 0
error = 0
area = 2400
delay = 47.4
#gates = 949
output circuit result/c5315_18_0_2400_47.4.blif
time = 146887168 us
--------------- round 19 ---------------
seed = 1838245880
[109012] is replaced by 218 with estimated error 0
error = 0
area = 2398
delay = 47.4
#gates = 948
output circuit result/c5315_19_0_2398_47.4.blif
time = 154880614 us
--------------- round 20 ---------------
seed = 3043811722
[108957] is replaced by 308 with estimated error 0
error = 0
area = 2396
delay = 47.4
#gates = 947
output circuit result/c5315_20_0_2396_47.4.blif
time = 162839208 us
--------------- round 21 ---------------
seed = 532453441
[115243] is replaced by [112733] with estimated error 0
error = 0
area = 2395
delay = 47.4
#gates = 946
output circuit result/c5315_21_0_2395_47.4.blif
time = 170817706 us
--------------- round 22 ---------------
seed = 3551508116
[108968] is replaced by 234 with estimated error 0
error = 0
area = 2393
delay = 47.4
#gates = 945
output circuit result/c5315_22_0_2393_47.4.blif
time = 178755556 us
--------------- round 23 ---------------
seed = 3767169783
[108962] is replaced by 281 with estimated error 0
error = 0
area = 2391
delay = 47.4
#gates = 944
output circuit result/c5315_23_0_2391_47.4.blif
time = 186821118 us
--------------- round 24 ---------------
seed = 1933581812
[108952] is replaced by 341 with estimated error 0
error = 0
area = 2389
delay = 47.4
#gates = 943
output circuit result/c5315_24_0_2389_47.4.blif
time = 194806503 us
--------------- round 25 ---------------
seed = 1455755449
[108966] is replaced by 273 with estimated error 0
error = 0
area = 2387
delay = 47.4
#gates = 942
output circuit result/c5315_25_0_2387_47.4.blif
time = 202757401 us
--------------- round 26 ---------------
seed = 905611849
[108964] is replaced by 265 with estimated error 0
error = 0
area = 2385
delay = 47.4
#gates = 941
output circuit result/c5315_26_0_2385_47.4.blif
time = 210672797 us
--------------- round 27 ---------------
seed = 4207738963
[108960] is replaced by 226 with estimated error 0
error = 0
area = 2383
delay = 47.4
#gates = 940
output circuit result/c5315_27_0_2383_47.4.blif
time = 218647232 us
--------------- round 28 ---------------
seed = 2392004488
[108978] is replaced by 324 with estimated error 0
error = 0
area = 2381
delay = 47.4
#gates = 939
output circuit result/c5315_28_0_2381_47.4.blif
time = 226541207 us
--------------- round 29 ---------------
seed = 1619951112
[112877] is replaced by [116403] with estimated error 0.00089
error = 0.00089
area = 2371
delay = 47.4
#gates = 935
output circuit result/c5315_29_0.00089_2371_47.4.blif
time = 234393513 us
--------------- round 30 ---------------
seed = 3052383067
[112894] is replaced by [116408] with estimated error 0.00196
error = 0.00196
area = 2362
delay = 47.4
#gates = 932
output circuit result/c5315_30_0.00196_2362_47.4.blif
time = 242169402 us
--------------- round 31 ---------------
seed = 2832853757
7703 is replaced by zero with estimated error 0.00377
error = 0.00377
area = 2351
delay = 47.4
#gates = 928
output circuit result/c5315_31_0.00377_2351_47.4.blif
time = 249875415 us
--------------- round 32 ---------------
seed = 4237990427
[112878] is replaced by [117801] with inverter with estimated error 0.00564
error = 0.00564
area = 2346
delay = 47.4
#gates = 927
output circuit result/c5315_32_0.00564_2346_47.4.blif
time = 257502851 us
--------------- round 33 ---------------
seed = 4234837110
7503 is replaced by zero with estimated error 0.00527
error = 0.00527
area = 2343
delay = 47.4
#gates = 926
output circuit result/c5315_33_0.00527_2343_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 265087476 us
--------------- round 34 ---------------
seed = 546102811
[116404] is replaced by zero with estimated error 0.00632
error = 0.00632
area = 2336
delay = 47.4
#gates = 923
output circuit result/c5315_34_0.00632_2336_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 272667712 us
--------------- round 35 ---------------
seed = 3905965825
6648 is replaced by zero with estimated error 0.00642
error = 0.00642
area = 2335
delay = 47.4
#gates = 922
output circuit result/c5315_35_0.00642_2335_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 280116800 us
--------------- round 36 ---------------
seed = 784135654
6641 is replaced by zero with estimated error 0.00635
error = 0.00635
area = 2334
delay = 47.4
#gates = 921
output circuit result/c5315_36_0.00635_2334_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 287579211 us
--------------- round 37 ---------------
seed = 2588192249
7504 is replaced by zero with estimated error 0.00695
error = 0.00695
area = 2331
delay = 47.4
#gates = 920
output circuit result/c5315_37_0.00695_2331_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 295027190 us
--------------- round 38 ---------------
seed = 901606148
[116409] is replaced by zero with estimated error 0.00829
error = 0.00829
area = 2324
delay = 47.4
#gates = 917
output circuit result/c5315_38_0.00829_2324_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 302465095 us
--------------- round 39 ---------------
seed = 3257071460
6643 is replaced by zero with estimated error 0.00877
error = 0.00877
area = 2323
delay = 47.4
#gates = 916
output circuit result/c5315_39_0.00877_2323_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 309820626 us
--------------- round 40 ---------------
seed = 2819390262
6646 is replaced by zero with estimated error 0.00819
error = 0.00819
area = 2322
delay = 47.4
#gates = 915
output circuit result/c5315_40_0.00819_2322_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 317151834 us
--------------- round 41 ---------------
seed = 1117940057
[116200] is replaced by [112799] with estimated error 0.01055
error = 0.01055
area = 2315
delay = 47.4
#gates = 913
output circuit result/c5315_41_0.01055_2315_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 324488907 us
--------------- round 42 ---------------
seed = 410223062
[117017] is replaced by [115618] with estimated error 0.01054
error = 0.01054
area = 2313
delay = 47.4
#gates = 912
output circuit result/c5315_42_0.01054_2313_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 331818994 us
--------------- round 43 ---------------
seed = 1070552813
[115754] is replaced by [112774] with estimated error 0.01107
error = 0.01107
area = 2312
delay = 47.4
#gates = 911
output circuit result/c5315_43_0.01107_2312_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 339119471 us
--------------- round 44 ---------------
seed = 2633493750
[115759] is replaced by [112774] with estimated error 0.01191
error = 0.01191
area = 2310
delay = 47.4
#gates = 910
output circuit result/c5315_44_0.01191_2310_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 346405383 us
--------------- round 45 ---------------
seed = 2003117382
[112870] is replaced by [116417] with estimated error 0.01366
error = 0.01366
area = 2306
delay = 47.4
#gates = 909
output circuit result/c5315_45_0.01366_2306_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 353702755 us
--------------- round 46 ---------------
seed = 3925798134
[117021] is replaced by [116417] with estimated error 0.01499
error = 0.01499
area = 2304
delay = 47.4
#gates = 908
output circuit result/c5315_46_0.01499_2304_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 360974593 us
--------------- round 47 ---------------
seed = 2026413425
[116642] is replaced by one with estimated error 0.01537
error = 0.01537
area = 2302
delay = 47.4
#gates = 907
output circuit result/c5315_47_0.01537_2302_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 368239039 us
--------------- round 48 ---------------
seed = 4034018836
[112799] is replaced by [116425] with inverter with estimated error 0.01896
error = 0.01896
area = 2299
delay = 47.4
#gates = 907
output circuit result/c5315_48_0.01896_2299_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 375473894 us
--------------- round 49 ---------------
seed = 1244945284
[115618] is replaced by [116425] with estimated error 0.01821
error = 0.01821
area = 2298
delay = 47.4
#gates = 906
output circuit result/c5315_49_0.01821_2298_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 382702159 us
--------------- round 50 ---------------
seed = 2806458700
[115808] is replaced by zero with estimated error 0.02316
error = 0.02316
area = 2294
delay = 47.4
#gates = 904
output circuit result/c5315_50_0.02316_2294_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 389944769 us
--------------- round 51 ---------------
seed = 4242803406
[115210] is replaced by zero with estimated error 0.02308
error = 0.02308
area = 2291
delay = 47.4
#gates = 902
output circuit result/c5315_51_0.02308_2291_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 397088805 us
--------------- round 52 ---------------
seed = 30477241
[172374] is replaced by [116176] with estimated error 0.02308
error = 0.02308
area = 2289
delay = 47.4
#gates = 901
output circuit result/c5315_52_0.02308_2289_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 404240044 us
--------------- round 53 ---------------
seed = 1673979395
[116397] is replaced by zero with estimated error 0.02765
error = 0.02765
area = 2285
delay = 47.4
#gates = 899
output circuit result/c5315_53_0.02765_2285_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 411382526 us
--------------- round 54 ---------------
seed = 3836033545
[116248] is replaced by one with estimated error 0.02897
error = 0.02897
area = 2283
delay = 47.4
#gates = 898
output circuit result/c5315_54_0.02897_2283_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 418456576 us
--------------- round 55 ---------------
seed = 3899094321
[112832] is replaced by [112773] with estimated error 0.02891
error = 0.02891
area = 2281
delay = 47.4
#gates = 897
output circuit result/c5315_55_0.02891_2281_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 425545730 us
--------------- round 56 ---------------
seed = 2785077128
[116240] is replaced by [116022] with estimated error 0.02749
error = 0.02749
area = 2280
delay = 47.4
#gates = 896
output circuit result/c5315_56_0.02749_2280_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 432613223 us
--------------- round 57 ---------------
seed = 1578409711
exceed error bound
