{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694309387838 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694309387842 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 10 04:29:47 2023 " "Processing started: Sun Sep 10 04:29:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694309387842 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694309387842 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694309387842 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1694309388268 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1694309388268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.v 4 4 " "Found 4 design units, including 4 entities, in source file part3.v" { { "Info" "ISGN_ENTITY_NAME" "1 part3 " "Found entity 1: part3" {  } { { "part3.v" "" { Text "G:/My Drive/Chip Design Competition/Training/Labs/Lab5/demo/part3.Verilog/part3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694309395224 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter " "Found entity 2: counter" {  } { { "part3.v" "" { Text "G:/My Drive/Chip Design Competition/Training/Labs/Lab5/demo/part3.Verilog/part3.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694309395224 ""} { "Info" "ISGN_ENTITY_NAME" "3 counter_with_load " "Found entity 3: counter_with_load" {  } { { "part3.v" "" { Text "G:/My Drive/Chip Design Competition/Training/Labs/Lab5/demo/part3.Verilog/part3.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694309395224 ""} { "Info" "ISGN_ENTITY_NAME" "4 bcd7seg " "Found entity 4: bcd7seg" {  } { { "part3.v" "" { Text "G:/My Drive/Chip Design Competition/Training/Labs/Lab5/demo/part3.Verilog/part3.v" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694309395224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694309395224 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part3 " "Elaborating entity \"part3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1694309395281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:slow_clock " "Elaborating entity \"counter\" for hierarchy \"counter:slow_clock\"" {  } { { "part3.v" "slow_clock" { Text "G:/My Drive/Chip Design Competition/Training/Labs/Lab5/demo/part3.Verilog/part3.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694309395336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:H0_count " "Elaborating entity \"counter\" for hierarchy \"counter:H0_count\"" {  } { { "part3.v" "H0_count" { Text "G:/My Drive/Chip Design Competition/Training/Labs/Lab5/demo/part3.Verilog/part3.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694309395391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:S1_count " "Elaborating entity \"counter\" for hierarchy \"counter:S1_count\"" {  } { { "part3.v" "S1_count" { Text "G:/My Drive/Chip Design Competition/Training/Labs/Lab5/demo/part3.Verilog/part3.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694309395429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_with_load counter_with_load:M0_count " "Elaborating entity \"counter_with_load\" for hierarchy \"counter_with_load:M0_count\"" {  } { { "part3.v" "M0_count" { Text "G:/My Drive/Chip Design Competition/Training/Labs/Lab5/demo/part3.Verilog/part3.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694309395468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_with_load counter_with_load:M1_count " "Elaborating entity \"counter_with_load\" for hierarchy \"counter_with_load:M1_count\"" {  } { { "part3.v" "M1_count" { Text "G:/My Drive/Chip Design Competition/Training/Labs/Lab5/demo/part3.Verilog/part3.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694309395503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd7seg bcd7seg:digit5 " "Elaborating entity \"bcd7seg\" for hierarchy \"bcd7seg:digit5\"" {  } { { "part3.v" "digit5" { Text "G:/My Drive/Chip Design Competition/Training/Labs/Lab5/demo/part3.Verilog/part3.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694309395534 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "M1\[3\] " "Net \"M1\[3\]\" is missing source, defaulting to GND" {  } { { "part3.v" "M1\[3\]" { Text "G:/My Drive/Chip Design Competition/Training/Labs/Lab5/demo/part3.Verilog/part3.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1694309395657 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1694309395657 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "M1\[3\] " "Net \"M1\[3\]\" is missing source, defaulting to GND" {  } { { "part3.v" "M1\[3\]" { Text "G:/My Drive/Chip Design Competition/Training/Labs/Lab5/demo/part3.Verilog/part3.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1694309395657 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1694309395657 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "S1\[3\] " "Net \"S1\[3\]\" is missing source, defaulting to GND" {  } { { "part3.v" "S1\[3\]" { Text "G:/My Drive/Chip Design Competition/Training/Labs/Lab5/demo/part3.Verilog/part3.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1694309395657 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "M1\[3\] " "Net \"M1\[3\]\" is missing source, defaulting to GND" {  } { { "part3.v" "M1\[3\]" { Text "G:/My Drive/Chip Design Competition/Training/Labs/Lab5/demo/part3.Verilog/part3.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1694309395657 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1694309395657 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "S1\[3\] " "Net \"S1\[3\]\" is missing source, defaulting to GND" {  } { { "part3.v" "S1\[3\]" { Text "G:/My Drive/Chip Design Competition/Training/Labs/Lab5/demo/part3.Verilog/part3.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1694309395657 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "M1\[3\] " "Net \"M1\[3\]\" is missing source, defaulting to GND" {  } { { "part3.v" "M1\[3\]" { Text "G:/My Drive/Chip Design Competition/Training/Labs/Lab5/demo/part3.Verilog/part3.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1694309395657 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1694309395657 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "S1\[3\] " "Net \"S1\[3\]\" is missing source, defaulting to GND" {  } { { "part3.v" "S1\[3\]" { Text "G:/My Drive/Chip Design Competition/Training/Labs/Lab5/demo/part3.Verilog/part3.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1694309395658 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "M1\[3\] " "Net \"M1\[3\]\" is missing source, defaulting to GND" {  } { { "part3.v" "M1\[3\]" { Text "G:/My Drive/Chip Design Competition/Training/Labs/Lab5/demo/part3.Verilog/part3.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1694309395658 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1694309395658 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "S1\[3\] " "Net \"S1\[3\]\" is missing source, defaulting to GND" {  } { { "part3.v" "S1\[3\]" { Text "G:/My Drive/Chip Design Competition/Training/Labs/Lab5/demo/part3.Verilog/part3.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1694309395658 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "M1\[3\] " "Net \"M1\[3\]\" is missing source, defaulting to GND" {  } { { "part3.v" "M1\[3\]" { Text "G:/My Drive/Chip Design Competition/Training/Labs/Lab5/demo/part3.Verilog/part3.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1694309395658 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1694309395658 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "S1\[3\] " "Net \"S1\[3\]\" is missing source, defaulting to GND" {  } { { "part3.v" "S1\[3\]" { Text "G:/My Drive/Chip Design Competition/Training/Labs/Lab5/demo/part3.Verilog/part3.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1694309395658 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "M1\[3\] " "Net \"M1\[3\]\" is missing source, defaulting to GND" {  } { { "part3.v" "M1\[3\]" { Text "G:/My Drive/Chip Design Competition/Training/Labs/Lab5/demo/part3.Verilog/part3.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1694309395658 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1694309395658 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1694309396069 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1694309396161 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1694309396815 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694309396815 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "part3.v" "" { Text "G:/My Drive/Chip Design Competition/Training/Labs/Lab5/demo/part3.Verilog/part3.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1694309397032 "|part3|SW[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1694309397032 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "163 " "Implemented 163 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1694309397032 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1694309397032 ""} { "Info" "ICUT_CUT_TM_LCELLS" "110 " "Implemented 110 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1694309397032 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1694309397032 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694309397124 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 10 04:29:57 2023 " "Processing ended: Sun Sep 10 04:29:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694309397124 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694309397124 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694309397124 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694309397124 ""}
