# Assessment framework for ML inference IP Core

Includes hardware design (FPGA) and C firmware for embedded processor. Verifies the functionality of the utilized ML inference IP core.
This version targets a Basys 3 development board (XC7A35T-1CPG236C FPGA part) with an embedded soft-core microprocessor. User interface is carried out using the UART peripheral at 115.2 kbauds.

- Hardware design:
  - Block level design of assessment framework
  - Includes test IP core
- Firmware:
  - Automatic verification of ML inference IP core outputs

