
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003295                       # Number of seconds simulated
sim_ticks                                  3294694482                       # Number of ticks simulated
final_tick                               574797617601                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 369597                       # Simulator instruction rate (inst/s)
host_op_rate                                   475618                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 283478                       # Simulator tick rate (ticks/s)
host_mem_usage                               16923164                       # Number of bytes of host memory used
host_seconds                                 11622.38                       # Real time elapsed on the host
sim_insts                                  4295601906                       # Number of instructions simulated
sim_ops                                    5527813661                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       180096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        73344                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        64896                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       106880                       # Number of bytes read from this memory
system.physmem.bytes_read::total               432640                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7424                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       197376                       # Number of bytes written to this memory
system.physmem.bytes_written::total            197376                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1407                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          573                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          507                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          835                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3380                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1542                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1542                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       582755                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     54662428                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       543905                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     22261245                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       621605                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     19697122                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       505054                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     32440034                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               131314148                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       582755                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       543905                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       621605                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       505054                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2253320                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          59907224                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               59907224                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          59907224                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       582755                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     54662428                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       543905                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     22261245                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       621605                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     19697122                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       505054                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     32440034                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              191221372                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 7900947                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2871601                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2508078                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       185228                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1420708                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1372981                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          207140                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5821                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3381230                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15969888                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2871601                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1580121                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3287728                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         907265                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        385453                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1666696                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        73710                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7775424                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.366018                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.173512                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4487696     57.72%     57.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          163739      2.11%     59.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          298574      3.84%     63.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          279596      3.60%     67.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          457127      5.88%     73.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          476122      6.12%     79.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          113632      1.46%     80.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           85295      1.10%     81.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1413643     18.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7775424                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.363450                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.021263                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3490390                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       372636                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3179300                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        12805                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        720283                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313895                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          724                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17867014                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1315                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        720283                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3639345                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         127645                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        42580                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3041769                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       203793                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17383575                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         69058                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        82881                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     23092689                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     79139812                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     79139812                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14913019                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8179639                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2045                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1001                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           549654                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2665468                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       581961                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         9562                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       194482                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16438085                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2001                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13839117                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18735                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5010027                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     13732960                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7775424                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.779854                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840795                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2712427     34.88%     34.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1448907     18.63%     53.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1255339     16.14%     69.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       773276      9.95%     79.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       806705     10.38%     89.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       472845      6.08%     96.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       211300      2.72%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        56141      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        38484      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7775424                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          54562     66.44%     66.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17503     21.31%     87.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        10055     12.24%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10858549     78.46%     78.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109511      0.79%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2375259     17.16%     96.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       494798      3.58%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13839117                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.751577                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              82120                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005934                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35554512                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     21450163                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13377269                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13921237                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34163                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       780514                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           86                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           50                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       143020                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        720283                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          67798                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         5859                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16440089                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        19886                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2665468                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       581961                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1001                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3135                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           23                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           50                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        97412                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       109970                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207382                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13574095                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2280380                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       265021                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2762876                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2048588                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            482496                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.718034                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13392873                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13377269                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8215867                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20090528                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.693122                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.408942                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11371778                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5068378                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       185517                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7055141                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.611843                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.310237                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3259221     46.20%     46.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1493748     21.17%     67.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       833393     11.81%     79.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       284504      4.03%     83.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       272604      3.86%     87.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       113725      1.61%     88.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       298078      4.22%     92.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        88721      1.26%     94.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       411147      5.83%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7055141                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11371778                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2323892                       # Number of memory references committed
system.switch_cpus0.commit.loads              1884951                       # Number of loads committed
system.switch_cpus0.commit.membars               1000                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779029                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9931216                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       411147                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23084150                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33601225                       # The number of ROB writes
system.switch_cpus0.timesIdled                   2958                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 125523                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11371778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.790095                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.790095                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.265671                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.265671                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62768724                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17543520                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18395621                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2000                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 7900947                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2920370                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2381733                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       196873                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1196469                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1134989                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          313002                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8682                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2917959                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16036948                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2920370                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1447991                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3555807                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1041772                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        487909                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1439820                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        95276                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7804246                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.545634                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.296342                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4248439     54.44%     54.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          234048      3.00%     57.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          435807      5.58%     63.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          437823      5.61%     68.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          271120      3.47%     72.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          218844      2.80%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          135062      1.73%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          126276      1.62%     78.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1696827     21.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7804246                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.369623                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.029750                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3043657                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       482626                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3415193                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        20948                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        841821                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       493643                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          705                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19223969                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         3077                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        841821                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3266025                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          93527                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        87549                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3209697                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       305623                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18530736                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        126439                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        93843                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     26046160                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     86417896                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     86417896                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16036706                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10009444                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3309                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1578                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           856235                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1712172                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       871513                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        11036                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       263546                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17459454                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3156                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13891070                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27780                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5936897                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18130009                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples      7804246                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.779937                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.899337                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2680094     34.34%     34.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1702702     21.82%     56.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1102749     14.13%     70.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       735674      9.43%     79.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       777800      9.97%     89.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       370723      4.75%     94.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       298991      3.83%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        67017      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        68496      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7804246                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          86468     72.48%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16278     13.64%     86.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16558     13.88%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11617266     83.63%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       186505      1.34%     84.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1578      0.01%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1344682      9.68%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       741039      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13891070                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.758153                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             119304                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008589                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35733470                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23399537                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13568855                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14010374                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        43813                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       666915                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          214                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           30                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       209388                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        841821                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          48358                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8375                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17462617                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        34963                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1712172                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       871513                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1578                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6580                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           30                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       121955                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       109719                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       231674                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13703635                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1282243                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       187435                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2004972                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1942839                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            722729                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.734429                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13573237                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13568855                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8644187                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24795756                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.717371                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348616                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9339443                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11499297                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5963364                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3156                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       198551                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      6962425                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.651622                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.149536                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2645335     37.99%     37.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1950571     28.02%     66.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       811119     11.65%     77.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       403513      5.80%     83.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       400603      5.75%     89.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       161817      2.32%     91.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       162020      2.33%     93.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        87244      1.25%     95.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       340203      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      6962425                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9339443                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11499297                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1707382                       # Number of memory references committed
system.switch_cpus1.commit.loads              1045257                       # Number of loads committed
system.switch_cpus1.commit.membars               1578                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1659690                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10360006                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       237132                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       340203                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24084883                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35767719                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3085                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  96701                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9339443                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11499297                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9339443                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.845976                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.845976                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.182066                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.182066                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        61553569                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18855471                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17670358                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3156                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 7900947                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2975407                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2429474                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       199939                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1247730                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1168494                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          305362                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8822                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3075043                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16153485                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2975407                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1473856                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3499975                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1039675                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        459507                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1497379                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        77921                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      7872640                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.536697                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.339037                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4372665     55.54%     55.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          286390      3.64%     59.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          431222      5.48%     64.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          297080      3.77%     68.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          208821      2.65%     71.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          202642      2.57%     73.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          122611      1.56%     75.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          263406      3.35%     78.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1687803     21.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      7872640                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.376589                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.044500                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3164040                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       481486                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3340152                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        49051                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        837898                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       498952                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          278                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      19334044                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1202                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        837898                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3342962                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          47652                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       178044                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3206592                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       259481                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      18747814                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        107465                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        88939                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     26306727                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     87247202                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     87247202                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16142281                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10164443                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3368                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1609                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           780998                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1718297                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       875199                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        10473                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       204727                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          17463223                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3213                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         13936958                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        27908                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      5848930                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     17870173                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      7872640                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.770303                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.921582                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2833191     35.99%     35.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1589143     20.19%     56.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1102159     14.00%     70.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       749813      9.52%     79.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       771233      9.80%     89.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       364048      4.62%     94.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       326412      4.15%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        62714      0.80%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        73927      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      7872640                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          75597     70.57%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         14992     14.00%     84.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16528     15.43%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11655979     83.63%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       175714      1.26%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1604      0.01%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1369629      9.83%     94.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       734032      5.27%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      13936958                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.763960                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             107117                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007686                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     35881580                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     23315401                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13546872                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14044075                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        43909                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       669367                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          591                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       208062                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        837898                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          25063                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         4690                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     17466438                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        63226                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1718297                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       875199                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1609                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          3953                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           35                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       120669                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       109792                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       230461                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13677651                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1279687                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       259306                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             1995327                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1943848                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            715640                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.731141                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13552928                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13546872                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          8770444                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         24914720                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.714588                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.352019                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9385337                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11568846                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      5897606                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3208                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       201346                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7034742                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.644530                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.175469                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2703568     38.43%     38.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2011024     28.59%     67.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       761147     10.82%     77.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       425323      6.05%     83.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       355485      5.05%     88.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       159664      2.27%     91.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       151884      2.16%     93.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       105181      1.50%     94.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       361466      5.14%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7034742                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9385337                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11568846                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1716067                       # Number of memory references committed
system.switch_cpus2.commit.loads              1048930                       # Number of loads committed
system.switch_cpus2.commit.membars               1604                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1678429                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10415058                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       239301                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       361466                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            24139728                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           35771375                       # The number of ROB writes
system.switch_cpus2.timesIdled                   1689                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  28307                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9385337                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11568846                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9385337                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.841839                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.841839                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.187875                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.187875                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        61428795                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       18843951                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       17778430                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3208                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 7900947                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2887185                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2349150                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       193869                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1221332                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1133766                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          295880                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8609                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3187617                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              15758669                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2887185                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1429646                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3308534                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         992834                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        494720                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1557315                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        76654                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      7786601                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.493355                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.301776                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4478067     57.51%     57.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          178741      2.30%     59.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          230184      2.96%     62.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          351164      4.51%     67.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          338205      4.34%     71.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          258623      3.32%     74.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          152811      1.96%     76.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          231088      2.97%     79.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1567718     20.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      7786601                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.365423                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.994529                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3294197                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       484047                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3187655                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        25176                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        795524                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       488810                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          219                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      18847339                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1188                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        795524                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3468739                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          97318                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       131716                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3034210                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       259092                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      18297494                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           74                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        111814                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        81583                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     25502763                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     85193556                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     85193556                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     15821335                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         9681428                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3851                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2179                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           737118                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1697501                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       895712                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        17584                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       309795                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          17001737                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3681                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13679354                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        25804                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      5547203                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     16878213                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          589                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      7786601                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.756781                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.896168                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2702774     34.71%     34.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1711735     21.98%     56.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1111150     14.27%     70.96% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       751807      9.66%     80.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       705268      9.06%     89.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       375149      4.82%     94.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       277178      3.56%     98.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        82307      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        69233      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      7786601                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          66839     69.33%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         13772     14.29%     83.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        15797     16.39%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11384993     83.23%     83.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       193276      1.41%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1545      0.01%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1350318      9.87%     94.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       749222      5.48%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13679354                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.731356                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              96408                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007048                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     35267521                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     22552704                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13292437                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13775762                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        46802                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       653513                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          205                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           88                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       226621                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        795524                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          57186                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9143                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     17005418                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       112328                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1697501                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       895712                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2135                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6935                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           88                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       117822                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       109557                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       227379                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13414404                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1269836                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       264950                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2002461                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1879221                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            732625                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.697822                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13296098                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13292437                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8540123                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         23981806                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.682385                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356108                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9265873                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11388241                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      5617218                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3092                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       196832                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      6991077                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.628968                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.151707                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2692844     38.52%     38.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2012377     28.78%     67.30% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       739062     10.57%     77.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       422569      6.04%     83.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       354159      5.07%     88.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       176715      2.53%     91.51% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       171415      2.45%     93.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        74156      1.06%     95.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       347780      4.97%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      6991077                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9265873                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11388241                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1713079                       # Number of memory references committed
system.switch_cpus3.commit.loads              1043988                       # Number of loads committed
system.switch_cpus3.commit.membars               1546                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1633442                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10264866                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       232383                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       347780                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            23648756                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           34806911                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3084                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 114346                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9265873                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11388241                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9265873                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.852693                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.852693                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.172755                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.172755                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        60360980                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18363445                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       17406932                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3092                       # number of misc regfile writes
system.l2.replacements                           3380                       # number of replacements
system.l2.tagsinuse                      32767.932860                       # Cycle average of tags in use
system.l2.total_refs                           990997                       # Total number of references to valid blocks.
system.l2.sampled_refs                          36148                       # Sample count of references to valid blocks.
system.l2.avg_refs                          27.414988                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           804.613603                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     14.918229                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    715.299108                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.958273                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    287.898148                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     15.569975                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    245.991705                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     12.970223                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    432.622239                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          10936.799530                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           6227.488756                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4850.339830                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           8209.463239                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.024555                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000455                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.021829                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000426                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.008786                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000475                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.007507                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000396                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.013203                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.333765                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.190048                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.148021                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.250533                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999998                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         3626                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3124                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         2605                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         3993                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   13348                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             4902                       # number of Writeback hits
system.l2.Writeback_hits::total                  4902                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         3626                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3124                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         2605                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         3993                       # number of demand (read+write) hits
system.l2.demand_hits::total                    13348                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         3626                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3124                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         2605                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         3993                       # number of overall hits
system.l2.overall_hits::total                   13348                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1407                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          573                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          507                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          835                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  3380                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1407                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          573                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          507                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          835                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3380                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1407                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          573                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          507                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          835                       # number of overall misses
system.l2.overall_misses::total                  3380                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       795278                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     86761560                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       759305                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     36493194                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       830870                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     33167070                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       821093                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     49551070                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       209179440                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       795278                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     86761560                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       759305                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     36493194                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       830870                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     33167070                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       821093                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     49551070                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        209179440                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       795278                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     86761560                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       759305                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     36493194                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       830870                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     33167070                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       821093                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     49551070                       # number of overall miss cycles
system.l2.overall_miss_latency::total       209179440                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5033                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         3697                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3112                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         4828                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               16728                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         4902                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              4902                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5033                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         3697                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         3112                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         4828                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                16728                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5033                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         3697                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         3112                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         4828                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               16728                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.279555                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.154991                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.162918                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.172949                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.202056                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.279555                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.154991                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.162918                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.172949                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.202056                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.279555                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.154991                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.162918                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.172949                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.202056                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 53018.533333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61664.221748                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 54236.071429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 63687.947644                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 51929.375000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 65418.284024                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst        63161                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 59342.598802                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 61887.408284                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 53018.533333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61664.221748                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 54236.071429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 63687.947644                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 51929.375000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 65418.284024                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst        63161                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 59342.598802                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 61887.408284                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 53018.533333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61664.221748                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 54236.071429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 63687.947644                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 51929.375000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 65418.284024                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst        63161                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 59342.598802                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 61887.408284                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1542                       # number of writebacks
system.l2.writebacks::total                      1542                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1407                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          573                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          507                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          835                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             3380                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1407                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          573                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          507                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          835                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3380                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1407                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          573                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          507                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          835                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3380                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       708675                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     78596053                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       679112                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     33205430                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       738268                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     30243097                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       744067                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     44693917                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    189608619                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       708675                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     78596053                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       679112                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     33205430                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       738268                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     30243097                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       744067                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     44693917                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    189608619                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       708675                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     78596053                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       679112                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     33205430                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       738268                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     30243097                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       744067                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     44693917                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    189608619                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.279555                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.154991                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.162918                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.172949                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.202056                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.279555                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.154991                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.162918                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.172949                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.202056                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.279555                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.154991                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.162918                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.172949                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.202056                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        47245                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 55860.734186                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst        48508                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 57950.139616                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 46141.750000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 59651.078895                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 57235.923077                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 53525.649102                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 56097.224556                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst        47245                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 55860.734186                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst        48508                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 57950.139616                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 46141.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 59651.078895                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 57235.923077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 53525.649102                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 56097.224556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst        47245                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 55860.734186                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst        48508                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 57950.139616                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 46141.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 59651.078895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 57235.923077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 53525.649102                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 56097.224556                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.918202                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001698791                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1848152.750923                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.918202                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.023907                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868459                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1666677                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1666677                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1666677                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1666677                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1666677                       # number of overall hits
system.cpu0.icache.overall_hits::total        1666677                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       990329                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       990329                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       990329                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       990329                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       990329                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       990329                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1666696                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1666696                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1666696                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1666696                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1666696                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1666696                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 52122.578947                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 52122.578947                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 52122.578947                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 52122.578947                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 52122.578947                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 52122.578947                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       812565                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       812565                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       812565                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       812565                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       812565                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       812565                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        54171                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total        54171                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst        54171                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total        54171                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst        54171                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total        54171                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5033                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223936845                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5289                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              42340.110607                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   198.993989                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    57.006011                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.777320                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.222680                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2068489                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2068489                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       436940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436940                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1000                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1000                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1000                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2505429                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2505429                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2505429                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2505429                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        15800                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        15800                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        15800                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         15800                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        15800                       # number of overall misses
system.cpu0.dcache.overall_misses::total        15800                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    695609646                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    695609646                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    695609646                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    695609646                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    695609646                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    695609646                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2084289                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2084289                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1000                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1000                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2521229                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2521229                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2521229                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2521229                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007581                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007581                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006267                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006267                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006267                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006267                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 44025.926962                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 44025.926962                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 44025.926962                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 44025.926962                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 44025.926962                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 44025.926962                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1087                       # number of writebacks
system.cpu0.dcache.writebacks::total             1087                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        10767                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        10767                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        10767                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        10767                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        10767                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        10767                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5033                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5033                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5033                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5033                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5033                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5033                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    116920722                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    116920722                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    116920722                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    116920722                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    116920722                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    116920722                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002415                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002415                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001996                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001996                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001996                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001996                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 23230.820982                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 23230.820982                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 23230.820982                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23230.820982                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 23230.820982                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23230.820982                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.958248                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1086079488                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2345744.034557                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.958248                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022369                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741920                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1439804                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1439804                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1439804                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1439804                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1439804                       # number of overall hits
system.cpu1.icache.overall_hits::total        1439804                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       989892                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       989892                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       989892                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       989892                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       989892                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       989892                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1439820                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1439820                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1439820                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1439820                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1439820                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1439820                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 61868.250000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 61868.250000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 61868.250000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 61868.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 61868.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 61868.250000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       776962                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       776962                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       776962                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       776962                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       776962                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       776962                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 55497.285714                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 55497.285714                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 55497.285714                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 55497.285714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 55497.285714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 55497.285714                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3697                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               166196735                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  3953                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              42043.191247                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   218.971639                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    37.028361                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.855358                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.144642                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       978118                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         978118                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       659019                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        659019                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1578                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1578                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1578                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1578                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1637137                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1637137                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1637137                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1637137                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         9718                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9718                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         9718                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          9718                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         9718                       # number of overall misses
system.cpu1.dcache.overall_misses::total         9718                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    328786763                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    328786763                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    328786763                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    328786763                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    328786763                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    328786763                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       987836                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       987836                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       659019                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       659019                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1578                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1578                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1578                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1578                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1646855                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1646855                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1646855                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1646855                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009838                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009838                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005901                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005901                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005901                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005901                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 33832.760136                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 33832.760136                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 33832.760136                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 33832.760136                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 33832.760136                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 33832.760136                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          841                       # number of writebacks
system.cpu1.dcache.writebacks::total              841                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6021                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6021                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6021                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6021                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6021                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6021                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3697                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3697                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3697                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3697                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3697                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3697                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     60064114                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     60064114                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     60064114                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     60064114                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     60064114                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     60064114                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003743                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003743                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002245                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002245                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002245                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002245                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 16246.717338                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 16246.717338                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 16246.717338                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16246.717338                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 16246.717338                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 16246.717338                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.569947                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1089438647                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2358092.309524                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.569947                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024952                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.739695                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1497360                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1497360                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1497360                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1497360                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1497360                       # number of overall hits
system.cpu2.icache.overall_hits::total        1497360                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1079486                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1079486                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1079486                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1079486                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1079486                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1079486                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1497379                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1497379                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1497379                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1497379                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1497379                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1497379                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000013                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000013                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 56815.052632                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 56815.052632                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 56815.052632                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 56815.052632                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 56815.052632                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 56815.052632                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       863717                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       863717                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       863717                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       863717                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       863717                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       863717                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000011                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000011                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 53982.312500                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 53982.312500                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 53982.312500                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 53982.312500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 53982.312500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 53982.312500                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3112                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               161226885                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3368                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              47870.215261                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   212.684015                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    43.315985                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.830797                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.169203                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       974074                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         974074                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       663930                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        663930                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1608                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1608                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1604                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1604                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1638004                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1638004                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1638004                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1638004                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         6405                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         6405                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         6405                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          6405                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         6405                       # number of overall misses
system.cpu2.dcache.overall_misses::total         6405                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    188128747                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    188128747                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    188128747                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    188128747                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    188128747                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    188128747                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       980479                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       980479                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       663930                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       663930                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1608                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1608                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1604                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1604                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1644409                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1644409                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1644409                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1644409                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006533                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006533                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003895                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003895                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003895                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003895                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 29372.169711                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 29372.169711                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 29372.169711                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 29372.169711                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 29372.169711                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 29372.169711                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          759                       # number of writebacks
system.cpu2.dcache.writebacks::total              759                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3293                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3293                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3293                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3293                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3293                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3293                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3112                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3112                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3112                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3112                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3112                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3112                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     56643409                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     56643409                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     56643409                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     56643409                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     56643409                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     56643409                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003174                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003174                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001892                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001892                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001892                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001892                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 18201.609576                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 18201.609576                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 18201.609576                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 18201.609576                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 18201.609576                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 18201.609576                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.970199                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1086610491                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2190746.957661                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.970199                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020786                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794824                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1557296                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1557296                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1557296                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1557296                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1557296                       # number of overall hits
system.cpu3.icache.overall_hits::total        1557296                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           19                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           19                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           19                       # number of overall misses
system.cpu3.icache.overall_misses::total           19                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      1209737                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      1209737                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      1209737                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      1209737                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      1209737                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      1209737                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1557315                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1557315                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1557315                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1557315                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1557315                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1557315                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000012                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000012                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 63670.368421                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 63670.368421                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 63670.368421                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 63670.368421                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 63670.368421                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 63670.368421                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            6                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            6                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       836433                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       836433                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       836433                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       836433                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       836433                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       836433                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst        64341                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total        64341                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst        64341                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total        64341                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst        64341                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total        64341                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4828                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               170715412                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5084                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              33578.955940                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.366872                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.633128                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.884246                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.115754                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       965387                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         965387                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       665659                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        665659                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1641                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1641                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1546                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1546                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1631046                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1631046                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1631046                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1631046                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        12423                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        12423                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          255                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          255                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12678                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12678                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12678                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12678                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    436234563                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    436234563                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     14795722                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     14795722                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    451030285                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    451030285                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    451030285                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    451030285                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       977810                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       977810                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       665914                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       665914                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1641                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1641                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1546                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1546                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1643724                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1643724                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1643724                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1643724                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012705                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012705                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000383                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000383                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007713                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007713                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007713                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007713                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 35115.073895                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 35115.073895                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 58022.439216                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 58022.439216                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 35575.823079                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 35575.823079                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 35575.823079                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 35575.823079                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2215                       # number of writebacks
system.cpu3.dcache.writebacks::total             2215                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         7595                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         7595                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          255                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          255                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         7850                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         7850                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         7850                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         7850                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4828                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4828                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4828                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4828                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4828                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4828                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     86357838                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     86357838                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     86357838                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     86357838                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     86357838                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     86357838                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004938                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004938                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002937                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002937                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002937                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002937                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 17886.876139                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 17886.876139                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 17886.876139                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 17886.876139                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 17886.876139                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 17886.876139                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
