

================================================================
== Vivado HLS Report for 'advios_makePulse'
================================================================
* Date:           Wed Oct 12 22:54:08 2022

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        advios.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      3.25|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----------+-----------+-----------+-----------+---------+
    |        Latency        |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+---------+
    |  100000004|  100000004|  100000004|  100000004|   none  |
    +-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----------+-----------+-----------+-----------+-----------+-----------+----------+
        |             |        Latency        | Iteration |  Initiation Interval  |    Trip   |          |
        |  Loop Name  |    min    |    max    |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +-------------+-----------+-----------+-----------+-----------+-----------+-----------+----------+
        |- Loop 1     |  100000002|  100000002|  100000002|          -|          -|    inf    |    no    |
        | + Loop 1.1  |  100000000|  100000000|          1|          -|          -|  100000000|    no    |
        +-------------+-----------+-----------+-----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|    103|     57|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     30|
|Register         |        -|      -|     31|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|    134|     87|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+----+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+----+----+------------+------------+
    |count_o             |     +    |      0|  17|   9|           4|           1|
    |i_1_fu_117_p2       |     +    |      0|  86|  32|          27|           1|
    |exitcond_fu_111_p2  |   icmp   |      0|   0|  16|          27|          27|
    +--------------------+----------+-------+----+----+------------+------------+
    |Total               |          |      0| 103|  57|          58|          29|
    +--------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  21|          4|    1|          4|
    |i_reg_100  |   9|          2|   27|         54|
    +-----------+----+-----------+-----+-----------+
    |Total      |  30|          6|   28|         58|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------+----+----+-----+-----------+
    |    Name   | FF | LUT| Bits| Const Bits|
    +-----------+----+----+-----+-----------+
    |ap_CS_fsm  |   4|   0|    4|          0|
    |i_reg_100  |  27|   0|   27|          0|
    +-----------+----+----+-----+-----------+
    |Total      |  31|   0|   31|          0|
    +-----------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------+-----+-----+------------+-------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | advios::makePulse | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | advios::makePulse | return value |
|count_i         |  in |    4|   ap_ovld  |       count       |    pointer   |
|count_o         | out |    4|   ap_ovld  |       count       |    pointer   |
|count_o_ap_vld  | out |    1|   ap_ovld  |       count       |    pointer   |
+----------------+-----+-----+------------+-------------------+--------------+

