// Seed: 1367929473
module module_0 ();
  wire id_1, id_2;
endmodule
module module_1 (
    output tri1 id_0,
    input wor id_1,
    input supply0 id_2
);
  wire id_4, id_5;
  module_0();
  wire id_6;
endmodule
module module_2 (
    input  tri0 id_0,
    input  tri  id_1,
    output tri1 id_2,
    input  wire id_3,
    inout  wire id_4,
    output tri  id_5,
    input  tri1 id_6
);
  wire id_8;
  module_0();
  wire id_9;
  assign id_5 = 1;
  xnor (id_2, id_3, id_4, id_6, id_8);
  assign id_5 = id_3 & id_1;
endmodule
