# Reading pref.tcl
# do Prac_2_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/Prac_2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:10:40 on Sep 25,2020
# vcom -reportprogress 300 -93 -work work D:/Documents/Semester_2_2020/EES_424/Practicals/practical_2/Prac_2/Prac_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Prac_2
# -- Compiling architecture transmitter_arch of Prac_2
# End time: 12:10:40 on Sep 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.prac_2(transmitter_arch)
# vsim work.prac_2(transmitter_arch) 
# Start time: 12:10:47 on Sep 25,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.prac_2(transmitter_arch)
vsim work.prac_2(transmitter_arch)
# End time: 12:11:07 on Sep 25,2020, Elapsed time: 0:00:20
# Errors: 0, Warnings: 0
# vsim work.prac_2(transmitter_arch) 
# Start time: 12:11:07 on Sep 25,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.prac_2(transmitter_arch)
run
# ** Note: Hello I am running before going to states.
#    Time: 0 ps  Iteration: 0  Instance: /prac_2
# End time: 12:18:57 on Sep 25,2020, Elapsed time: 0:07:50
# Errors: 0, Warnings: 0
