# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Mcpu.srcs/sources_1/imports/new" \
"../../../../Mcpu.srcs/sources_1/imports/Ccpu/ALU.v" \
"../../../../Mcpu.srcs/sources_1/new/ControlUnit.v" \
"../../../../Mcpu.srcs/sources_1/imports/Ccpu/DFlipFlop.v" \
"../../../../Mcpu.srcs/sources_1/imports/Ccpu/DR.v" \
"../../../../Mcpu.srcs/sources_1/imports/Ccpu/InstructionMemory.v" \
"../../../../Mcpu.srcs/sources_1/imports/Ccpu/InstructionRegister.v" \
"../../../../Mcpu.srcs/sources_1/imports/Ccpu/Mcpu.v" \
"../../../../Mcpu.srcs/sources_1/imports/Ccpu/Multiplexer_21.v" \
"../../../../Mcpu.srcs/sources_1/imports/Ccpu/Multiplexer_31.v" \
"../../../../Mcpu.srcs/sources_1/imports/Ccpu/NextState.v" \
"../../../../Mcpu.srcs/sources_1/imports/Ccpu/OutputFunc.v" \
"../../../../Mcpu.srcs/sources_1/imports/Ccpu/PC.v" \
"../../../../Mcpu.srcs/sources_1/imports/Ccpu/PCGenerator.v" \
"../../../../Mcpu.srcs/sources_1/imports/Ccpu/RegFile.v" \
"../../../../Mcpu.srcs/sources_1/imports/Ccpu/datamemory.v" \
"../../../../Mcpu.srcs/sources_1/imports/Ccpu/signZeroExtend.v" \
"../../../../Mcpu.srcs/sim_1/new/Test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
