\doxysubsubsubsection{SMBUS dual addressing mode }
\hypertarget{group___s_m_b_u_s__dual__addressing__mode}{}\label{group___s_m_b_u_s__dual__addressing__mode}\index{SMBUS dual addressing mode@{SMBUS dual addressing mode}}
Collaboration diagram for SMBUS dual addressing mode\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___s_m_b_u_s__dual__addressing__mode}
\end{center}
\end{figure}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___s_m_b_u_s__dual__addressing__mode_gaf65eef4d4adc4ef07922f87e79c262ce}{SMBUS\+\_\+\+DUALADDRESS\+\_\+\+DISABLE}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___s_m_b_u_s__dual__addressing__mode_gada602d6b8322f768b80b130108642dbf}{SMBUS\+\_\+\+DUALADDRESS\+\_\+\+ENABLE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab83ed1ee64439cb2734a708445f37e94}{I2\+C\+\_\+\+OAR2\+\_\+\+ENDUAL}}
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\label{doc-define-members}
\Hypertarget{group___s_m_b_u_s__dual__addressing__mode_doc-define-members}
\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___s_m_b_u_s__dual__addressing__mode_gaf65eef4d4adc4ef07922f87e79c262ce}\index{SMBUS dual addressing mode@{SMBUS dual addressing mode}!SMBUS\_DUALADDRESS\_DISABLE@{SMBUS\_DUALADDRESS\_DISABLE}}
\index{SMBUS\_DUALADDRESS\_DISABLE@{SMBUS\_DUALADDRESS\_DISABLE}!SMBUS dual addressing mode@{SMBUS dual addressing mode}}
\doxysubsubsubsubsubsection{\texorpdfstring{SMBUS\_DUALADDRESS\_DISABLE}{SMBUS\_DUALADDRESS\_DISABLE}}
{\footnotesize\ttfamily \label{group___s_m_b_u_s__dual__addressing__mode_gaf65eef4d4adc4ef07922f87e79c262ce} 
\#define SMBUS\+\_\+\+DUALADDRESS\+\_\+\+DISABLE~0x00000000U}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source_l00276}{276}} of file \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source}{stm32f4xx\+\_\+hal\+\_\+smbus.\+h}}.

\Hypertarget{group___s_m_b_u_s__dual__addressing__mode_gada602d6b8322f768b80b130108642dbf}\index{SMBUS dual addressing mode@{SMBUS dual addressing mode}!SMBUS\_DUALADDRESS\_ENABLE@{SMBUS\_DUALADDRESS\_ENABLE}}
\index{SMBUS\_DUALADDRESS\_ENABLE@{SMBUS\_DUALADDRESS\_ENABLE}!SMBUS dual addressing mode@{SMBUS dual addressing mode}}
\doxysubsubsubsubsubsection{\texorpdfstring{SMBUS\_DUALADDRESS\_ENABLE}{SMBUS\_DUALADDRESS\_ENABLE}}
{\footnotesize\ttfamily \label{group___s_m_b_u_s__dual__addressing__mode_gada602d6b8322f768b80b130108642dbf} 
\#define SMBUS\+\_\+\+DUALADDRESS\+\_\+\+ENABLE~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab83ed1ee64439cb2734a708445f37e94}{I2\+C\+\_\+\+OAR2\+\_\+\+ENDUAL}}}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source_l00277}{277}} of file \mbox{\hyperlink{stm32f4xx__hal__smbus_8h_source}{stm32f4xx\+\_\+hal\+\_\+smbus.\+h}}.

