module T(
clock,
reset,
out
);
input clock;
input reset;
output out;

wire c;

F_d f_d(
.clock(clock),
.reset(reset),
.clock_p(c)
);

F_d2 f_d2(
.clock(c),
.reset(reset),
.clock_1(out)
);

endmodule