--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Applications\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise
-v 3 -s 2 -n 3 -fastpaths -xml spi_test.twx spi_test.ncd -o spi_test.twr
spi_test.pcf -ucf spi_test.ucf

Design file:              spi_test.ncd
Physical constraint file: spi_test.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3175 - fpgaclock does not clock data to pulsepin1
WARNING:Timing:3225 - Timing constraint COMP "pulsepin1" OFFSET = OUT 20 ns 
   AFTER COMP "fpgaclock"; ignored during timing analysis
WARNING:Timing:3175 - fpgaclock does not clock data to pulsepin2
WARNING:Timing:3225 - Timing constraint COMP "pulsepin2" OFFSET = OUT 20 ns 
   AFTER COMP "fpgaclock"; ignored during timing analysis
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_fpgaclock = PERIOD TIMEGRP "fpgaclock" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 385 paths analyzed, 74 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.342ns.
--------------------------------------------------------------------------------

Paths for end point pll/clk (SLICE_X19Y19.CE), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pll/count_5 (FF)
  Destination:          pll/clk (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.271ns (Levels of Logic = 2)
  Clock Path Skew:      -0.036ns (0.294 - 0.330)
  Source Clock:         fpgaclock_BUFGP rising at 0.000ns
  Destination Clock:    fpgaclock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pll/count_5 to pll/clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y27.AQ      Tcko                  0.525   pll/count<11>
                                                       pll/count_5
    SLICE_X26Y26.B2      net (fanout=2)        1.109   pll/count<5>
    SLICE_X26Y26.B       Tilo                  0.254   pll/count<3>
                                                       pll/count[15]_GND_2_o_equal_1_o<15>2
    SLICE_X27Y26.C1      net (fanout=8)        0.671   pll/count[15]_GND_2_o_equal_1_o<15>1
    SLICE_X27Y26.C       Tilo                  0.259   pll/count[15]_GND_2_o_equal_1_o<15>
                                                       pll/count[15]_GND_2_o_equal_1_o<15>3
    SLICE_X19Y19.CE      net (fanout=1)        1.071   pll/count[15]_GND_2_o_equal_1_o
    SLICE_X19Y19.CLK     Tceck                 0.382   pll/clk
                                                       pll/clk
    -------------------------------------------------  ---------------------------
    Total                                      4.271ns (1.420ns logic, 2.851ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pll/count_4 (FF)
  Destination:          pll/clk (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.963ns (Levels of Logic = 2)
  Clock Path Skew:      -0.034ns (0.294 - 0.328)
  Source Clock:         fpgaclock_BUFGP rising at 0.000ns
  Destination Clock:    fpgaclock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pll/count_4 to pll/clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y26.DMUX    Tshcko                0.576   pll/count<3>
                                                       pll/count_4
    SLICE_X26Y26.B1      net (fanout=2)        0.750   pll/count<4>
    SLICE_X26Y26.B       Tilo                  0.254   pll/count<3>
                                                       pll/count[15]_GND_2_o_equal_1_o<15>2
    SLICE_X27Y26.C1      net (fanout=8)        0.671   pll/count[15]_GND_2_o_equal_1_o<15>1
    SLICE_X27Y26.C       Tilo                  0.259   pll/count[15]_GND_2_o_equal_1_o<15>
                                                       pll/count[15]_GND_2_o_equal_1_o<15>3
    SLICE_X19Y19.CE      net (fanout=1)        1.071   pll/count[15]_GND_2_o_equal_1_o
    SLICE_X19Y19.CLK     Tceck                 0.382   pll/clk
                                                       pll/clk
    -------------------------------------------------  ---------------------------
    Total                                      3.963ns (1.471ns logic, 2.492ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pll/count_7 (FF)
  Destination:          pll/clk (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.775ns (Levels of Logic = 2)
  Clock Path Skew:      -0.036ns (0.294 - 0.330)
  Source Clock:         fpgaclock_BUFGP rising at 0.000ns
  Destination Clock:    fpgaclock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pll/count_7 to pll/clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y27.BQ      Tcko                  0.525   pll/count<11>
                                                       pll/count_7
    SLICE_X26Y26.B3      net (fanout=2)        0.613   pll/count<7>
    SLICE_X26Y26.B       Tilo                  0.254   pll/count<3>
                                                       pll/count[15]_GND_2_o_equal_1_o<15>2
    SLICE_X27Y26.C1      net (fanout=8)        0.671   pll/count[15]_GND_2_o_equal_1_o<15>1
    SLICE_X27Y26.C       Tilo                  0.259   pll/count[15]_GND_2_o_equal_1_o<15>
                                                       pll/count[15]_GND_2_o_equal_1_o<15>3
    SLICE_X19Y19.CE      net (fanout=1)        1.071   pll/count[15]_GND_2_o_equal_1_o
    SLICE_X19Y19.CLK     Tceck                 0.382   pll/clk
                                                       pll/clk
    -------------------------------------------------  ---------------------------
    Total                                      3.775ns (1.420ns logic, 2.355ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------

Paths for end point pll/count_12 (SLICE_X26Y27.D2), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pll/count_4 (FF)
  Destination:          pll/count_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.366ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.190 - 0.199)
  Source Clock:         fpgaclock_BUFGP rising at 0.000ns
  Destination Clock:    fpgaclock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pll/count_4 to pll/count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y26.DMUX    Tshcko                0.576   pll/count<3>
                                                       pll/count_4
    SLICE_X24Y27.A2      net (fanout=2)        0.762   pll/count<4>
    SLICE_X24Y27.COUT    Topcya                0.472   pll/Mcount_count_cy<7>
                                                       pll/count<4>_rt
                                                       pll/Mcount_count_cy<7>
    SLICE_X24Y28.CIN     net (fanout=1)        0.003   pll/Mcount_count_cy<7>
    SLICE_X24Y28.COUT    Tbyp                  0.091   pll/Mcount_count_cy<11>
                                                       pll/Mcount_count_cy<11>
    SLICE_X24Y29.CIN     net (fanout=1)        0.003   pll/Mcount_count_cy<11>
    SLICE_X24Y29.AMUX    Tcina                 0.210   pll/Result<12>1
                                                       pll/Mcount_count_xor<12>
    SLICE_X26Y27.D2      net (fanout=1)        1.049   pll/Result<12>1
    SLICE_X26Y27.CLK     Tas                   0.200   pll/count<11>
                                                       pll/Mcount_count_eqn_121
                                                       pll/count_12
    -------------------------------------------------  ---------------------------
    Total                                      3.366ns (1.549ns logic, 1.817ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.599ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pll/count_0 (FF)
  Destination:          pll/count_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.357ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.190 - 0.199)
  Source Clock:         fpgaclock_BUFGP rising at 0.000ns
  Destination Clock:    fpgaclock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pll/count_0 to pll/count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y26.AQ      Tcko                  0.525   pll/count<3>
                                                       pll/count_0
    SLICE_X24Y26.A2      net (fanout=2)        0.710   pll/count<0>
    SLICE_X24Y26.COUT    Topcya                0.472   pll/Mcount_count_cy<3>
                                                       pll/Mcount_count_lut<0>_INV_0
                                                       pll/Mcount_count_cy<3>
    SLICE_X24Y27.CIN     net (fanout=1)        0.003   pll/Mcount_count_cy<3>
    SLICE_X24Y27.COUT    Tbyp                  0.091   pll/Mcount_count_cy<7>
                                                       pll/Mcount_count_cy<7>
    SLICE_X24Y28.CIN     net (fanout=1)        0.003   pll/Mcount_count_cy<7>
    SLICE_X24Y28.COUT    Tbyp                  0.091   pll/Mcount_count_cy<11>
                                                       pll/Mcount_count_cy<11>
    SLICE_X24Y29.CIN     net (fanout=1)        0.003   pll/Mcount_count_cy<11>
    SLICE_X24Y29.AMUX    Tcina                 0.210   pll/Result<12>1
                                                       pll/Mcount_count_xor<12>
    SLICE_X26Y27.D2      net (fanout=1)        1.049   pll/Result<12>1
    SLICE_X26Y27.CLK     Tas                   0.200   pll/count<11>
                                                       pll/Mcount_count_eqn_121
                                                       pll/count_12
    -------------------------------------------------  ---------------------------
    Total                                      3.357ns (1.589ns logic, 1.768ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pll/count_2 (FF)
  Destination:          pll/count_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.282ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.190 - 0.199)
  Source Clock:         fpgaclock_BUFGP rising at 0.000ns
  Destination Clock:    fpgaclock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pll/count_2 to pll/count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y26.CMUX    Tshcko                0.576   pll/count<3>
                                                       pll/count_2
    SLICE_X24Y26.C2      net (fanout=2)        0.731   pll/count<2>
    SLICE_X24Y26.COUT    Topcyc                0.325   pll/Mcount_count_cy<3>
                                                       pll/count<2>_rt
                                                       pll/Mcount_count_cy<3>
    SLICE_X24Y27.CIN     net (fanout=1)        0.003   pll/Mcount_count_cy<3>
    SLICE_X24Y27.COUT    Tbyp                  0.091   pll/Mcount_count_cy<7>
                                                       pll/Mcount_count_cy<7>
    SLICE_X24Y28.CIN     net (fanout=1)        0.003   pll/Mcount_count_cy<7>
    SLICE_X24Y28.COUT    Tbyp                  0.091   pll/Mcount_count_cy<11>
                                                       pll/Mcount_count_cy<11>
    SLICE_X24Y29.CIN     net (fanout=1)        0.003   pll/Mcount_count_cy<11>
    SLICE_X24Y29.AMUX    Tcina                 0.210   pll/Result<12>1
                                                       pll/Mcount_count_xor<12>
    SLICE_X26Y27.D2      net (fanout=1)        1.049   pll/Result<12>1
    SLICE_X26Y27.CLK     Tas                   0.200   pll/count<11>
                                                       pll/Mcount_count_eqn_121
                                                       pll/count_12
    -------------------------------------------------  ---------------------------
    Total                                      3.282ns (1.493ns logic, 1.789ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------

Paths for end point pll/count_11 (SLICE_X26Y27.D1), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pll/count_4 (FF)
  Destination:          pll/count_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.299ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.190 - 0.199)
  Source Clock:         fpgaclock_BUFGP rising at 0.000ns
  Destination Clock:    fpgaclock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pll/count_4 to pll/count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y26.DMUX    Tshcko                0.576   pll/count<3>
                                                       pll/count_4
    SLICE_X24Y27.A2      net (fanout=2)        0.762   pll/count<4>
    SLICE_X24Y27.COUT    Topcya                0.472   pll/Mcount_count_cy<7>
                                                       pll/count<4>_rt
                                                       pll/Mcount_count_cy<7>
    SLICE_X24Y28.CIN     net (fanout=1)        0.003   pll/Mcount_count_cy<7>
    SLICE_X24Y28.DMUX    Tcind                 0.289   pll/Mcount_count_cy<11>
                                                       pll/Mcount_count_cy<11>
    SLICE_X26Y27.D1      net (fanout=1)        0.858   pll/Result<11>1
    SLICE_X26Y27.CLK     Tas                   0.339   pll/count<11>
                                                       pll/Mcount_count_eqn_111
                                                       pll/count_11
    -------------------------------------------------  ---------------------------
    Total                                      3.299ns (1.676ns logic, 1.623ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pll/count_0 (FF)
  Destination:          pll/count_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.290ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.190 - 0.199)
  Source Clock:         fpgaclock_BUFGP rising at 0.000ns
  Destination Clock:    fpgaclock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pll/count_0 to pll/count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y26.AQ      Tcko                  0.525   pll/count<3>
                                                       pll/count_0
    SLICE_X24Y26.A2      net (fanout=2)        0.710   pll/count<0>
    SLICE_X24Y26.COUT    Topcya                0.472   pll/Mcount_count_cy<3>
                                                       pll/Mcount_count_lut<0>_INV_0
                                                       pll/Mcount_count_cy<3>
    SLICE_X24Y27.CIN     net (fanout=1)        0.003   pll/Mcount_count_cy<3>
    SLICE_X24Y27.COUT    Tbyp                  0.091   pll/Mcount_count_cy<7>
                                                       pll/Mcount_count_cy<7>
    SLICE_X24Y28.CIN     net (fanout=1)        0.003   pll/Mcount_count_cy<7>
    SLICE_X24Y28.DMUX    Tcind                 0.289   pll/Mcount_count_cy<11>
                                                       pll/Mcount_count_cy<11>
    SLICE_X26Y27.D1      net (fanout=1)        0.858   pll/Result<11>1
    SLICE_X26Y27.CLK     Tas                   0.339   pll/count<11>
                                                       pll/Mcount_count_eqn_111
                                                       pll/count_11
    -------------------------------------------------  ---------------------------
    Total                                      3.290ns (1.716ns logic, 1.574ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.741ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pll/count_2 (FF)
  Destination:          pll/count_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.215ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.190 - 0.199)
  Source Clock:         fpgaclock_BUFGP rising at 0.000ns
  Destination Clock:    fpgaclock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pll/count_2 to pll/count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y26.CMUX    Tshcko                0.576   pll/count<3>
                                                       pll/count_2
    SLICE_X24Y26.C2      net (fanout=2)        0.731   pll/count<2>
    SLICE_X24Y26.COUT    Topcyc                0.325   pll/Mcount_count_cy<3>
                                                       pll/count<2>_rt
                                                       pll/Mcount_count_cy<3>
    SLICE_X24Y27.CIN     net (fanout=1)        0.003   pll/Mcount_count_cy<3>
    SLICE_X24Y27.COUT    Tbyp                  0.091   pll/Mcount_count_cy<7>
                                                       pll/Mcount_count_cy<7>
    SLICE_X24Y28.CIN     net (fanout=1)        0.003   pll/Mcount_count_cy<7>
    SLICE_X24Y28.DMUX    Tcind                 0.289   pll/Mcount_count_cy<11>
                                                       pll/Mcount_count_cy<11>
    SLICE_X26Y27.D1      net (fanout=1)        0.858   pll/Result<11>1
    SLICE_X26Y27.CLK     Tas                   0.339   pll/count<11>
                                                       pll/Mcount_count_eqn_111
                                                       pll/count_11
    -------------------------------------------------  ---------------------------
    Total                                      3.215ns (1.620ns logic, 1.595ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_fpgaclock = PERIOD TIMEGRP "fpgaclock" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point pll/clk (SLICE_X19Y19.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pll/clk (FF)
  Destination:          pll/clk (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fpgaclock_BUFGP rising at 20.000ns
  Destination Clock:    fpgaclock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pll/clk to pll/clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y19.DQ      Tcko                  0.198   pll/clk
                                                       pll/clk
    SLICE_X19Y19.D6      net (fanout=2)        0.026   pll/clk
    SLICE_X19Y19.CLK     Tah         (-Th)    -0.215   pll/clk
                                                       pll/clk_INV_4_o1_INV_0
                                                       pll/clk
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.413ns logic, 0.026ns route)
                                                       (94.1% logic, 5.9% route)

--------------------------------------------------------------------------------

Paths for end point pll/clk2 (SLICE_X15Y28.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.490ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pll/clk2 (FF)
  Destination:          pll/clk2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.490ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fpgaclock_BUFGP rising at 20.000ns
  Destination Clock:    fpgaclock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pll/clk2 to pll/clk2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y28.BQ      Tcko                  0.198   pll/clk2
                                                       pll/clk2
    SLICE_X15Y28.B5      net (fanout=3)        0.077   pll/clk2
    SLICE_X15Y28.CLK     Tah         (-Th)    -0.215   pll/clk2
                                                       pll/clk2_rstpot
                                                       pll/clk2
    -------------------------------------------------  ---------------------------
    Total                                      0.490ns (0.413ns logic, 0.077ns route)
                                                       (84.3% logic, 15.7% route)

--------------------------------------------------------------------------------

Paths for end point pll/count_8 (SLICE_X26Y27.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.629ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pll/count_11 (FF)
  Destination:          pll/count_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.629ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         fpgaclock_BUFGP rising at 20.000ns
  Destination Clock:    fpgaclock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pll/count_11 to pll/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y27.DQ      Tcko                  0.234   pll/count<11>
                                                       pll/count_11
    SLICE_X26Y27.B4      net (fanout=9)        0.264   pll/count<11>
    SLICE_X26Y27.CLK     Tah         (-Th)    -0.131   pll/count<11>
                                                       pll/Mcount_count_eqn_81
                                                       pll/count_8
    -------------------------------------------------  ---------------------------
    Total                                      0.629ns (0.365ns logic, 0.264ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_fpgaclock = PERIOD TIMEGRP "fpgaclock" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: fpgaclock_BUFGP/BUFG/I0
  Logical resource: fpgaclock_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: fpgaclock_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: din_OBUF/CLK0
  Logical resource: din/CK0
  Location pin: OLOGIC_X8Y3.CLK0
  Clock network: fpgaclock_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: sync_OBUF/CLK0
  Logical resource: sync/CK0
  Location pin: OLOGIC_X11Y3.CLK0
  Clock network: fpgaclock_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "sclk" OFFSET = OUT 20 ns AFTER COMP "fpgaclock";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   9.589ns.
--------------------------------------------------------------------------------

Paths for end point sclk (N8.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  10.411ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               sclk (FF)
  Destination:          sclk (PAD)
  Source Clock:         fpgaclock_BUFGP rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      6.192ns (Levels of Logic = 1)
  Clock Path Delay:     3.372ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: fpgaclock to sclk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V10.I                Tiopi                 1.037   fpgaclock
                                                       fpgaclock
                                                       fpgaclock_BUFGP/IBUFG
                                                       ProtoComp40.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)        1.050   fpgaclock_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   fpgaclock_BUFGP/BUFG
                                                       fpgaclock_BUFGP/BUFG
    SLICE_X16Y9.CLK      net (fanout=10)       1.076   fpgaclock_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.372ns (1.246ns logic, 2.126ns route)
                                                       (37.0% logic, 63.0% route)

  Maximum Data Path at Slow Process Corner: sclk to sclk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y9.DQ       Tcko                  0.476   sclk_OBUF
                                                       sclk
    N8.O                 net (fanout=1)        2.994   sclk_OBUF
    N8.PAD               Tioop                 2.722   sclk
                                                       sclk_OBUF
                                                       sclk
    -------------------------------------------------  ---------------------------
    Total                                      6.192ns (3.198ns logic, 2.994ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "sclk" OFFSET = OUT 20 ns AFTER COMP "fpgaclock";
--------------------------------------------------------------------------------

Paths for end point sclk (N8.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.119ns (clock arrival + clock path + data path - uncertainty)
  Source:               sclk (FF)
  Destination:          sclk (PAD)
  Source Clock:         fpgaclock_BUFGP rising at 0.000ns
  Data Path Delay:      3.037ns (Levels of Logic = 1)
  Clock Path Delay:     1.107ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: fpgaclock to sclk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V10.I                Tiopi                 0.321   fpgaclock
                                                       fpgaclock
                                                       fpgaclock_BUFGP/IBUFG
                                                       ProtoComp40.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.328   fpgaclock_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   fpgaclock_BUFGP/BUFG
                                                       fpgaclock_BUFGP/BUFG
    SLICE_X16Y9.CLK      net (fanout=10)       0.399   fpgaclock_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.107ns (0.380ns logic, 0.727ns route)
                                                       (34.3% logic, 65.7% route)

  Minimum Data Path at Fast Process Corner: sclk to sclk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y9.DQ       Tcko                  0.200   sclk_OBUF
                                                       sclk
    N8.O                 net (fanout=1)        1.441   sclk_OBUF
    N8.PAD               Tioop                 1.396   sclk
                                                       sclk_OBUF
                                                       sclk
    -------------------------------------------------  ---------------------------
    Total                                      3.037ns (1.596ns logic, 1.441ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "sync" OFFSET = OUT 20 ns AFTER COMP "fpgaclock";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   8.227ns.
--------------------------------------------------------------------------------

Paths for end point sync (M10.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  11.773ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               sync (FF)
  Destination:          sync (PAD)
  Source Clock:         fpgaclock_BUFGP rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     3.962ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: fpgaclock to sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V10.I                Tiopi                 1.037   fpgaclock
                                                       fpgaclock
                                                       fpgaclock_BUFGP/IBUFG
                                                       ProtoComp40.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)        1.050   fpgaclock_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   fpgaclock_BUFGP/BUFG
                                                       fpgaclock_BUFGP/BUFG
    OLOGIC_X11Y3.CLK0    net (fanout=10)       1.666   fpgaclock_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.962ns (1.246ns logic, 2.716ns route)
                                                       (31.4% logic, 68.6% route)

  Maximum Data Path at Slow Process Corner: sync to sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X11Y3.OQ      Tockq                 1.080   sync_OBUF
                                                       sync
    M10.O                net (fanout=1)        0.438   sync_OBUF
    M10.PAD              Tioop                 2.722   sync
                                                       sync_OBUF
                                                       sync
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "sync" OFFSET = OUT 20 ns AFTER COMP "fpgaclock";
--------------------------------------------------------------------------------

Paths for end point sync (M10.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.309ns (clock arrival + clock path + data path - uncertainty)
  Source:               sync (FF)
  Destination:          sync (PAD)
  Source Clock:         fpgaclock_BUFGP rising at 0.000ns
  Data Path Delay:      2.051ns (Levels of Logic = 1)
  Clock Path Delay:     1.283ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: fpgaclock to sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V10.I                Tiopi                 0.321   fpgaclock
                                                       fpgaclock
                                                       fpgaclock_BUFGP/IBUFG
                                                       ProtoComp40.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.328   fpgaclock_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   fpgaclock_BUFGP/BUFG
                                                       fpgaclock_BUFGP/BUFG
    OLOGIC_X11Y3.CLK0    net (fanout=10)       0.575   fpgaclock_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.283ns (0.380ns logic, 0.903ns route)
                                                       (29.6% logic, 70.4% route)

  Minimum Data Path at Fast Process Corner: sync to sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X11Y3.OQ      Tockq                 0.336   sync_OBUF
                                                       sync
    M10.O                net (fanout=1)        0.319   sync_OBUF
    M10.PAD              Tioop                 1.396   sync
                                                       sync_OBUF
                                                       sync
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (1.732ns logic, 0.319ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "din" OFFSET = OUT 20 ns AFTER COMP "fpgaclock";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   8.214ns.
--------------------------------------------------------------------------------

Paths for end point din (T9.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  11.786ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               din (FF)
  Destination:          din (PAD)
  Source Clock:         fpgaclock_BUFGP rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     3.949ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: fpgaclock to din
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V10.I                Tiopi                 1.037   fpgaclock
                                                       fpgaclock
                                                       fpgaclock_BUFGP/IBUFG
                                                       ProtoComp40.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)        1.050   fpgaclock_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   fpgaclock_BUFGP/BUFG
                                                       fpgaclock_BUFGP/BUFG
    OLOGIC_X8Y3.CLK0     net (fanout=10)       1.653   fpgaclock_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.949ns (1.246ns logic, 2.703ns route)
                                                       (31.6% logic, 68.4% route)

  Maximum Data Path at Slow Process Corner: din to din
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y3.OQ       Tockq                 1.080   din_OBUF
                                                       din
    T9.O                 net (fanout=1)        0.438   din_OBUF
    T9.PAD               Tioop                 2.722   din
                                                       din_OBUF
                                                       din
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "din" OFFSET = OUT 20 ns AFTER COMP "fpgaclock";
--------------------------------------------------------------------------------

Paths for end point din (T9.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.296ns (clock arrival + clock path + data path - uncertainty)
  Source:               din (FF)
  Destination:          din (PAD)
  Source Clock:         fpgaclock_BUFGP rising at 0.000ns
  Data Path Delay:      2.051ns (Levels of Logic = 1)
  Clock Path Delay:     1.270ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: fpgaclock to din
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V10.I                Tiopi                 0.321   fpgaclock
                                                       fpgaclock
                                                       fpgaclock_BUFGP/IBUFG
                                                       ProtoComp40.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.328   fpgaclock_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   fpgaclock_BUFGP/BUFG
                                                       fpgaclock_BUFGP/BUFG
    OLOGIC_X8Y3.CLK0     net (fanout=10)       0.562   fpgaclock_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.270ns (0.380ns logic, 0.890ns route)
                                                       (29.9% logic, 70.1% route)

  Minimum Data Path at Fast Process Corner: din to din
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y3.OQ       Tockq                 0.336   din_OBUF
                                                       din
    T9.O                 net (fanout=1)        0.319   din_OBUF
    T9.PAD               Tioop                 1.396   din
                                                       din_OBUF
                                                       din
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (1.732ns logic, 0.319ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "fclk" OFFSET = OUT 20 ns AFTER COMP "fpgaclock";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   9.390ns.
--------------------------------------------------------------------------------

Paths for end point fclk (R8.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  10.610ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               fclk (FF)
  Destination:          fclk (PAD)
  Source Clock:         fpgaclock_BUFGP rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      5.993ns (Levels of Logic = 1)
  Clock Path Delay:     3.372ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: fpgaclock to fclk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V10.I                Tiopi                 1.037   fpgaclock
                                                       fpgaclock
                                                       fpgaclock_BUFGP/IBUFG
                                                       ProtoComp40.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)        1.050   fpgaclock_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   fpgaclock_BUFGP/BUFG
                                                       fpgaclock_BUFGP/BUFG
    SLICE_X17Y9.CLK      net (fanout=10)       1.076   fpgaclock_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.372ns (1.246ns logic, 2.126ns route)
                                                       (37.0% logic, 63.0% route)

  Maximum Data Path at Slow Process Corner: fclk to fclk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y9.DQ       Tcko                  0.430   fclk_OBUF
                                                       fclk
    R8.O                 net (fanout=1)        2.841   fclk_OBUF
    R8.PAD               Tioop                 2.722   fclk
                                                       fclk_OBUF
                                                       fclk
    -------------------------------------------------  ---------------------------
    Total                                      5.993ns (3.152ns logic, 2.841ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "fclk" OFFSET = OUT 20 ns AFTER COMP "fpgaclock";
--------------------------------------------------------------------------------

Paths for end point fclk (R8.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.050ns (clock arrival + clock path + data path - uncertainty)
  Source:               fclk (FF)
  Destination:          fclk (PAD)
  Source Clock:         fpgaclock_BUFGP rising at 0.000ns
  Data Path Delay:      2.968ns (Levels of Logic = 1)
  Clock Path Delay:     1.107ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: fpgaclock to fclk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V10.I                Tiopi                 0.321   fpgaclock
                                                       fpgaclock
                                                       fpgaclock_BUFGP/IBUFG
                                                       ProtoComp40.IMUX
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.328   fpgaclock_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   fpgaclock_BUFGP/BUFG
                                                       fpgaclock_BUFGP/BUFG
    SLICE_X17Y9.CLK      net (fanout=10)       0.399   fpgaclock_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.107ns (0.380ns logic, 0.727ns route)
                                                       (34.3% logic, 65.7% route)

  Minimum Data Path at Fast Process Corner: fclk to fclk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y9.DQ       Tcko                  0.198   fclk_OBUF
                                                       fclk
    R8.O                 net (fanout=1)        1.374   fclk_OBUF
    R8.PAD               Tioop                 1.396   fclk
                                                       fclk_OBUF
                                                       fclk
    -------------------------------------------------  ---------------------------
    Total                                      2.968ns (1.594ns logic, 1.374ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "pulsepin1" OFFSET = OUT 20 ns AFTER COMP "fpgaclock";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "pulsepin2" OFFSET = OUT 20 ns AFTER COMP "fpgaclock";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock fpgaclock to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
din         |         8.214(R)|      SLOW  |         3.296(R)|      FAST  |fpgaclock_BUFGP   |   0.000|
fclk        |         9.390(R)|      SLOW  |         4.050(R)|      FAST  |fpgaclock_BUFGP   |   0.000|
sclk        |         9.589(R)|      SLOW  |         4.119(R)|      FAST  |fpgaclock_BUFGP   |   0.000|
sync        |         8.227(R)|      SLOW  |         3.309(R)|      FAST  |fpgaclock_BUFGP   |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock fpgaclock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fpgaclock      |    4.342|         |         |         |
---------------+---------+---------+---------+---------+

COMP "sclk" OFFSET = OUT 20 ns AFTER COMP "fpgaclock";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
sclk                                           |        9.589|      SLOW  |        4.119|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "sync" OFFSET = OUT 20 ns AFTER COMP "fpgaclock";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
sync                                           |        8.227|      SLOW  |        3.309|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "din" OFFSET = OUT 20 ns AFTER COMP "fpgaclock";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
din                                            |        8.214|      SLOW  |        3.296|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

COMP "fclk" OFFSET = OUT 20 ns AFTER COMP "fpgaclock";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
fclk                                           |        9.390|      SLOW  |        4.050|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 389 paths, 0 nets, and 116 connections

Design statistics:
   Minimum period:   4.342ns{1}   (Maximum frequency: 230.309MHz)
   Minimum output required time after clock:   9.589ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Jul 01 20:27:54 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 179 MB



