
timescale 1ns / 1ps



module fulladderfromha_tb;
reg a,b,c;
wire s,cin;


// instantiation

fulladderfromha fa(a,b,c,s,cin);

initial begin

a = 1'b0 ; b = 1'b0 ; c = 1'b0;

#10

a = 1'b0 ; b = 1'b0 ; c = 1'b1;

#10

a = 1'b0 ; b = 1'b1 ; c = 1'b0;

#10

a = 1'b1 ; b = 1'b0 ; c = 1'b0;

#10

a = 1'b1 ; b = 1'b1; c = 1'b0;

#10

a = 1'b1 ; b = 1'b0 ; c = 1'b1;

#10

a = 1'b1 ; b = 1'b1 ; c = 1'b1;



end



endmodule

