INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Learing Doc/github/alu_homework2/32bit_ALU/32bit_ALU.srcs/sources_1/new/Subtractor_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Subtractor_32bit
