#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Nov  6 21:47:52 2025
# Process ID: 3781576
# Current directory: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W9_N7
# Command line: vivado -mode batch -source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W9_N7/run.tcl
# Log file: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W9_N7/vivado.log
# Journal file: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W9_N7/vivado.jou
# Running On: en4228283l, OS: Linux, CPU Frequency: 2999.993 MHz, CPU Physical cores: 32, Host memory: 269992 MB
#-----------------------------------------------------------
source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W9_N7/run.tcl
# read_verilog -sv /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W9_N7/design.sv
# read_xdc /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W9_N7/design.xdc
# synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Command: synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3781633
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3039.141 ; gain = 241.801 ; free physical = 126312 ; free virtual = 229516
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.605; parent = 2372.435; children = 254.171
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4012.223; parent = 3039.145; children = 973.078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dotprod' [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W9_N7/design.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dotprod' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W9_N7/design.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3132.109 ; gain = 334.770 ; free physical = 126208 ; free virtual = 229414
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.605; parent = 2372.435; children = 254.171
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4105.191; parent = 3132.113; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3149.922 ; gain = 352.582 ; free physical = 126215 ; free virtual = 229420
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.605; parent = 2372.435; children = 254.171
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4123.004; parent = 3149.926; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3149.922 ; gain = 352.582 ; free physical = 126217 ; free virtual = 229422
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.605; parent = 2372.435; children = 254.171
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4123.004; parent = 3149.926; children = 973.078
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3149.922 ; gain = 0.000 ; free physical = 126219 ; free virtual = 229425
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W9_N7/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W9_N7/design.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3317.641 ; gain = 0.000 ; free physical = 126191 ; free virtual = 229396
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3317.641 ; gain = 0.000 ; free physical = 126190 ; free virtual = 229396
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3317.641 ; gain = 520.301 ; free physical = 126251 ; free virtual = 229456
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.605; parent = 2372.435; children = 254.171
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4258.707; parent = 3285.629; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 3317.641 ; gain = 520.301 ; free physical = 126259 ; free virtual = 229464
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.605; parent = 2372.435; children = 254.171
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4258.707; parent = 3285.629; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 3317.641 ; gain = 520.301 ; free physical = 126259 ; free virtual = 229464
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.605; parent = 2372.435; children = 254.171
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4258.707; parent = 3285.629; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3317.641 ; gain = 520.301 ; free physical = 126296 ; free virtual = 229502
Synthesis current peak Physical Memory [PSS] (MB): peak = 2640.223; parent = 2386.083; children = 254.171
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4258.707; parent = 3285.629; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   25 Bit       Adders := 199   
+---Registers : 
	               25 Bit    Registers := 202   
	               17 Bit    Registers := 200   
	                1 Bit    Registers := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 3317.641 ; gain = 520.301 ; free physical = 126530 ; free virtual = 229754
Synthesis current peak Physical Memory [PSS] (MB): peak = 2696.555; parent = 2442.415; children = 254.171
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4258.707; parent = 3285.629; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 3746.938 ; gain = 949.598 ; free physical = 126108 ; free virtual = 229332
Synthesis current peak Physical Memory [PSS] (MB): peak = 3282.656; parent = 3028.517; children = 254.171
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4720.020; parent = 3746.941; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 3796.789 ; gain = 999.449 ; free physical = 126116 ; free virtual = 229339
Synthesis current peak Physical Memory [PSS] (MB): peak = 3323.836; parent = 3069.696; children = 254.171
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4769.871; parent = 3796.793; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:01:01 . Memory (MB): peak = 4186.352 ; gain = 1389.012 ; free physical = 125814 ; free virtual = 229037
Synthesis current peak Physical Memory [PSS] (MB): peak = 3354.562; parent = 3100.423; children = 254.171
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5159.434; parent = 4186.355; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:01:04 . Memory (MB): peak = 4186.352 ; gain = 1389.012 ; free physical = 125809 ; free virtual = 229032
Synthesis current peak Physical Memory [PSS] (MB): peak = 3356.352; parent = 3102.212; children = 254.171
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5159.434; parent = 4186.355; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:01:05 . Memory (MB): peak = 4186.352 ; gain = 1389.012 ; free physical = 125809 ; free virtual = 229032
Synthesis current peak Physical Memory [PSS] (MB): peak = 3357.211; parent = 3103.071; children = 254.171
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5159.434; parent = 4186.355; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:01:06 . Memory (MB): peak = 4186.352 ; gain = 1389.012 ; free physical = 125823 ; free virtual = 229046
Synthesis current peak Physical Memory [PSS] (MB): peak = 3359.133; parent = 3104.993; children = 254.171
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5159.434; parent = 4186.355; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:01:06 . Memory (MB): peak = 4186.352 ; gain = 1389.012 ; free physical = 125823 ; free virtual = 229046
Synthesis current peak Physical Memory [PSS] (MB): peak = 3359.148; parent = 3105.009; children = 254.171
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5159.434; parent = 4186.355; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:01:06 . Memory (MB): peak = 4186.352 ; gain = 1389.012 ; free physical = 125819 ; free virtual = 229042
Synthesis current peak Physical Memory [PSS] (MB): peak = 3359.164; parent = 3105.024; children = 254.171
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5159.434; parent = 4186.355; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:01:06 . Memory (MB): peak = 4186.352 ; gain = 1389.012 ; free physical = 125819 ; free virtual = 229042
Synthesis current peak Physical Memory [PSS] (MB): peak = 3359.164; parent = 3105.024; children = 254.171
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5159.434; parent = 4186.355; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|dotprod     | stage7_reg[3][19] | 4      | 20    | YES          | NO                 | YES               | 20     | 0       | 
|dotprod     | vld_layer9_reg    | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  3598|
|3     |LUT2   | 16795|
|4     |LUT3   |  1200|
|5     |LUT4   |  6000|
|6     |LUT5   |   800|
|7     |LUT6   | 14400|
|8     |SRL16E |    21|
|9     |FDRE   |  7206|
|10    |IBUF   |  6403|
|11    |OBUF   |    26|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:01:06 . Memory (MB): peak = 4186.352 ; gain = 1389.012 ; free physical = 125819 ; free virtual = 229042
Synthesis current peak Physical Memory [PSS] (MB): peak = 3359.164; parent = 3105.024; children = 254.171
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5159.434; parent = 4186.355; children = 973.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:51 ; elapsed = 00:01:02 . Memory (MB): peak = 4186.352 ; gain = 1221.293 ; free physical = 125863 ; free virtual = 229086
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:01:07 . Memory (MB): peak = 4186.359 ; gain = 1389.012 ; free physical = 125863 ; free virtual = 229087
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.31 . Memory (MB): peak = 4186.359 ; gain = 0.000 ; free physical = 125988 ; free virtual = 229211
INFO: [Netlist 29-17] Analyzing 10002 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dotprod' is not ideal for floorplanning, since the cellview 'dotprod' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W9_N7/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W9_N7/design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4210.363 ; gain = 0.000 ; free physical = 126075 ; free virtual = 229299
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6404 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 6403 instances

Synth Design complete, checksum: c59e0334
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:12 ; elapsed = 00:01:24 . Memory (MB): peak = 4210.363 ; gain = 2505.844 ; free physical = 126336 ; free virtual = 229559
# report_utilization -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W9_N7/util.rpt
# report_timing_summary -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M400_W9_N7/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 4741.555 ; gain = 531.191 ; free physical = 125586 ; free virtual = 228810
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 21:49:42 2025...
