Classic Timing Analyzer report for sram16
Wed Apr 22 16:17:19 2015
Quartus II Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CS'
  7. Clock Setup: 'WE'
  8. Clock Setup: 'Reg[15]'
  9. Clock Setup: 'Reg[6]'
 10. Clock Setup: 'Reg[14]'
 11. Clock Setup: 'Reg[7]'
 12. Clock Setup: 'Reg[13]'
 13. Clock Setup: 'Reg[5]'
 14. Clock Setup: 'Reg[12]'
 15. Clock Setup: 'Reg[4]'
 16. Clock Setup: 'Reg[3]'
 17. Clock Setup: 'Reg[11]'
 18. Clock Setup: 'Reg[10]'
 19. Clock Setup: 'Reg[2]'
 20. Clock Setup: 'Reg[1]'
 21. Clock Setup: 'Reg[9]'
 22. Clock Setup: 'Reg[0]'
 23. Clock Setup: 'Reg[8]'
 24. tsu
 25. tco
 26. tpd
 27. th
 28. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                         ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                           ; To                                                                            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.985 ns                         ; DataIn[13]                                                                     ; sram_register:inst|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; --         ; CS       ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 16.332 ns                        ; sram_register:inst17|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; DataOut[0]                                                                    ; WE         ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 17.751 ns                        ; CS                                                                             ; DataOut[0]                                                                    ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 4.322 ns                         ; DataIn[1]                                                                      ; sram_register:inst24|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; --         ; CS       ; 0            ;
; Clock Setup: 'Reg[7]'        ; N/A   ; None          ; 251.51 MHz ( period = 3.976 ns ) ; sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Reg[7]     ; Reg[7]   ; 0            ;
; Clock Setup: 'WE'            ; N/A   ; None          ; 251.51 MHz ( period = 3.976 ns ) ; sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; WE         ; WE       ; 0            ;
; Clock Setup: 'CS'            ; N/A   ; None          ; 251.51 MHz ( period = 3.976 ns ) ; sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; CS         ; CS       ; 0            ;
; Clock Setup: 'Reg[9]'        ; N/A   ; None          ; 260.15 MHz ( period = 3.844 ns ) ; sram_register:inst18|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst18|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[9]     ; Reg[9]   ; 0            ;
; Clock Setup: 'Reg[6]'        ; N/A   ; None          ; 272.33 MHz ( period = 3.672 ns ) ; sram_register:inst10|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst10|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[6]     ; Reg[6]   ; 0            ;
; Clock Setup: 'Reg[11]'       ; N/A   ; None          ; 301.02 MHz ( period = 3.322 ns ) ; sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[11]    ; Reg[11]  ; 0            ;
; Clock Setup: 'Reg[14]'       ; N/A   ; None          ; 345.07 MHz ( period = 2.898 ns ) ; sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[14]    ; Reg[14]  ; 0            ;
; Clock Setup: 'Reg[15]'       ; N/A   ; None          ; 352.61 MHz ( period = 2.836 ns ) ; sram_register:inst|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1    ; sram_register:inst|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1    ; Reg[15]    ; Reg[15]  ; 0            ;
; Clock Setup: 'Reg[13]'       ; N/A   ; None          ; 357.91 MHz ( period = 2.794 ns ) ; sram_register:inst2|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst2|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Reg[13]    ; Reg[13]  ; 0            ;
; Clock Setup: 'Reg[1]'        ; N/A   ; None          ; 359.45 MHz ( period = 2.782 ns ) ; sram_register:inst28|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst28|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[1]     ; Reg[1]   ; 0            ;
; Clock Setup: 'Reg[10]'       ; N/A   ; None          ; 364.70 MHz ( period = 2.742 ns ) ; sram_register:inst17|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst17|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[10]    ; Reg[10]  ; 0            ;
; Clock Setup: 'Reg[0]'        ; N/A   ; None          ; 365.50 MHz ( period = 2.736 ns ) ; sram_register:inst30|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst30|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[0]     ; Reg[0]   ; 0            ;
; Clock Setup: 'Reg[5]'        ; N/A   ; None          ; 372.86 MHz ( period = 2.682 ns ) ; sram_register:inst12|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst12|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[5]     ; Reg[5]   ; 0            ;
; Clock Setup: 'Reg[12]'       ; N/A   ; None          ; 385.80 MHz ( period = 2.592 ns ) ; sram_register:inst3|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst3|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; Reg[12]    ; Reg[12]  ; 0            ;
; Clock Setup: 'Reg[3]'        ; N/A   ; None          ; 393.70 MHz ( period = 2.540 ns ) ; sram_register:inst24|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst24|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[3]     ; Reg[3]   ; 0            ;
; Clock Setup: 'Reg[8]'        ; N/A   ; None          ; 395.26 MHz ( period = 2.530 ns ) ; sram_register:inst22|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst22|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[8]     ; Reg[8]   ; 0            ;
; Clock Setup: 'Reg[2]'        ; N/A   ; None          ; 405.84 MHz ( period = 2.464 ns ) ; sram_register:inst26|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst26|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[2]     ; Reg[2]   ; 0            ;
; Clock Setup: 'Reg[4]'        ; N/A   ; None          ; 413.91 MHz ( period = 2.416 ns ) ; sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[4]     ; Reg[4]   ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                ;                                                                               ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CS              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; WE              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Reg[15]         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Reg[6]          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Reg[14]         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Reg[7]          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Reg[13]         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Reg[5]          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Reg[12]         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Reg[4]          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Reg[3]          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Reg[11]         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Reg[10]         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Reg[2]          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Reg[1]          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Reg[9]          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Reg[0]          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Reg[8]          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CS'                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                           ; To                                                                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 251.51 MHz ( period = 3.976 ns )                    ; sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; CS         ; CS       ; None                        ; None                      ; 0.404 ns                ;
; N/A                                     ; 260.15 MHz ( period = 3.844 ns )                    ; sram_register:inst18|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst18|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.404 ns                ;
; N/A                                     ; 272.33 MHz ( period = 3.672 ns )                    ; sram_register:inst10|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst10|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; CS         ; CS       ; None                        ; None                      ; 0.409 ns                ;
; N/A                                     ; 291.89 MHz ( period = 3.426 ns )                    ; sram_register:inst10|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst10|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.409 ns                ;
; N/A                                     ; 301.02 MHz ( period = 3.322 ns )                    ; sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.407 ns                ;
; N/A                                     ; 338.52 MHz ( period = 2.954 ns )                    ; sram_register:inst8|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst8|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 343.64 MHz ( period = 2.910 ns )                    ; sram_register:inst16|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst16|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; CS         ; CS       ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 345.07 MHz ( period = 2.898 ns )                    ; sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.409 ns                ;
; N/A                                     ; 352.61 MHz ( period = 2.836 ns )                    ; sram_register:inst|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1    ; sram_register:inst|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1    ; CS         ; CS       ; None                        ; None                      ; 0.394 ns                ;
; N/A                                     ; 355.11 MHz ( period = 2.816 ns )                    ; sram_register:inst16|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst16|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.404 ns                ;
; N/A                                     ; 357.40 MHz ( period = 2.798 ns )                    ; sram_register:inst10|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst10|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.408 ns                ;
; N/A                                     ; 357.91 MHz ( period = 2.794 ns )                    ; sram_register:inst2|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst2|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; CS         ; CS       ; None                        ; None                      ; 0.412 ns                ;
; N/A                                     ; 357.91 MHz ( period = 2.794 ns )                    ; sram_register:inst10|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst10|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.404 ns                ;
; N/A                                     ; 358.17 MHz ( period = 2.792 ns )                    ; sram_register:inst8|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst8|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.408 ns                ;
; N/A                                     ; 358.94 MHz ( period = 2.786 ns )                    ; sram_register:inst10|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst10|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.410 ns                ;
; N/A                                     ; 359.45 MHz ( period = 2.782 ns )                    ; sram_register:inst1|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst1|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.401 ns                ;
; N/A                                     ; 359.45 MHz ( period = 2.782 ns )                    ; sram_register:inst2|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst2|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; CS         ; CS       ; None                        ; None                      ; 0.406 ns                ;
; N/A                                     ; 359.45 MHz ( period = 2.782 ns )                    ; sram_register:inst28|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst28|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.401 ns                ;
; N/A                                     ; 363.37 MHz ( period = 2.752 ns )                    ; sram_register:inst28|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst28|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.401 ns                ;
; N/A                                     ; 364.70 MHz ( period = 2.742 ns )                    ; sram_register:inst17|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst17|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 365.50 MHz ( period = 2.736 ns )                    ; sram_register:inst30|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst30|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; CS         ; CS       ; None                        ; None                      ; 0.410 ns                ;
; N/A                                     ; 366.30 MHz ( period = 2.730 ns )                    ; sram_register:inst8|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst8|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; CS         ; CS       ; None                        ; None                      ; 0.408 ns                ;
; N/A                                     ; 367.38 MHz ( period = 2.722 ns )                    ; sram_register:inst1|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst1|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; CS         ; CS       ; None                        ; None                      ; 0.407 ns                ;
; N/A                                     ; 368.19 MHz ( period = 2.716 ns )                    ; sram_register:inst8|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst8|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.404 ns                ;
; N/A                                     ; 368.46 MHz ( period = 2.714 ns )                    ; sram_register:inst8|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst8|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; CS         ; CS       ; None                        ; None                      ; 0.404 ns                ;
; N/A                                     ; 368.73 MHz ( period = 2.712 ns )                    ; sram_register:inst8|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst8|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; CS         ; CS       ; None                        ; None                      ; 0.405 ns                ;
; N/A                                     ; 368.73 MHz ( period = 2.712 ns )                    ; sram_register:inst8|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst8|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; CS         ; CS       ; None                        ; None                      ; 0.403 ns                ;
; N/A                                     ; 368.73 MHz ( period = 2.712 ns )                    ; sram_register:inst10|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst10|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.411 ns                ;
; N/A                                     ; 369.00 MHz ( period = 2.710 ns )                    ; sram_register:inst10|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst10|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; CS         ; CS       ; None                        ; None                      ; 0.401 ns                ;
; N/A                                     ; 369.00 MHz ( period = 2.710 ns )                    ; sram_register:inst8|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst8|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.404 ns                ;
; N/A                                     ; 369.00 MHz ( period = 2.710 ns )                    ; sram_register:inst8|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst8|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.404 ns                ;
; N/A                                     ; 369.00 MHz ( period = 2.710 ns )                    ; sram_register:inst8|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst8|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; CS         ; CS       ; None                        ; None                      ; 0.404 ns                ;
; N/A                                     ; 369.28 MHz ( period = 2.708 ns )                    ; sram_register:inst1|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst1|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.403 ns                ;
; N/A                                     ; 372.86 MHz ( period = 2.682 ns )                    ; sram_register:inst12|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst12|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 373.97 MHz ( period = 2.674 ns )                    ; sram_register:inst17|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst17|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; CS         ; CS       ; None                        ; None                      ; 0.395 ns                ;
; N/A                                     ; 373.97 MHz ( period = 2.674 ns )                    ; sram_register:inst12|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst12|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.395 ns                ;
; N/A                                     ; 373.97 MHz ( period = 2.674 ns )                    ; sram_register:inst17|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst17|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.395 ns                ;
; N/A                                     ; 385.80 MHz ( period = 2.592 ns )                    ; sram_register:inst3|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst3|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; CS         ; CS       ; None                        ; None                      ; 0.409 ns                ;
; N/A                                     ; 392.77 MHz ( period = 2.546 ns )                    ; sram_register:inst1|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst1|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; CS         ; CS       ; None                        ; None                      ; 0.404 ns                ;
; N/A                                     ; 393.39 MHz ( period = 2.542 ns )                    ; sram_register:inst16|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst16|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.410 ns                ;
; N/A                                     ; 393.70 MHz ( period = 2.540 ns )                    ; sram_register:inst24|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst24|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; CS         ; CS       ; None                        ; None                      ; 0.407 ns                ;
; N/A                                     ; 394.01 MHz ( period = 2.538 ns )                    ; sram_register:inst10|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst10|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.408 ns                ;
; N/A                                     ; 394.32 MHz ( period = 2.536 ns )                    ; sram_register:inst1|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst1|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; CS         ; CS       ; None                        ; None                      ; 0.405 ns                ;
; N/A                                     ; 394.32 MHz ( period = 2.536 ns )                    ; sram_register:inst10|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst10|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.409 ns                ;
; N/A                                     ; 394.63 MHz ( period = 2.534 ns )                    ; sram_register:inst18|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst18|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.405 ns                ;
; N/A                                     ; 395.26 MHz ( period = 2.530 ns )                    ; sram_register:inst16|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst16|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; CS         ; CS       ; None                        ; None                      ; 0.404 ns                ;
; N/A                                     ; 395.26 MHz ( period = 2.530 ns )                    ; sram_register:inst22|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst22|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; CS         ; CS       ; None                        ; None                      ; 0.406 ns                ;
; N/A                                     ; 395.26 MHz ( period = 2.530 ns )                    ; sram_register:inst10|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst10|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; CS         ; CS       ; None                        ; None                      ; 0.405 ns                ;
; N/A                                     ; 395.26 MHz ( period = 2.530 ns )                    ; sram_register:inst10|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst10|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.409 ns                ;
; N/A                                     ; 395.26 MHz ( period = 2.530 ns )                    ; sram_register:inst1|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst1|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; CS         ; CS       ; None                        ; None                      ; 0.405 ns                ;
; N/A                                     ; 395.57 MHz ( period = 2.528 ns )                    ; sram_register:inst10|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst10|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; CS         ; CS       ; None                        ; None                      ; 0.405 ns                ;
; N/A                                     ; 396.20 MHz ( period = 2.524 ns )                    ; sram_register:inst24|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst24|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.409 ns                ;
; N/A                                     ; 396.51 MHz ( period = 2.522 ns )                    ; sram_register:inst16|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst16|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.414 ns                ;
; N/A                                     ; 397.14 MHz ( period = 2.518 ns )                    ; sram_register:inst1|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst1|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; CS         ; CS       ; None                        ; None                      ; 0.401 ns                ;
; N/A                                     ; 397.14 MHz ( period = 2.518 ns )                    ; sram_register:inst8|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst8|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; CS         ; CS       ; None                        ; None                      ; 0.411 ns                ;
; N/A                                     ; 397.77 MHz ( period = 2.514 ns )                    ; sram_register:inst10|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst10|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.405 ns                ;
; N/A                                     ; 398.41 MHz ( period = 2.510 ns )                    ; sram_register:inst16|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst16|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; CS         ; CS       ; None                        ; None                      ; 0.410 ns                ;
; N/A                                     ; 398.72 MHz ( period = 2.508 ns )                    ; sram_register:inst1|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst1|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; CS         ; CS       ; None                        ; None                      ; 0.405 ns                ;
; N/A                                     ; 399.04 MHz ( period = 2.506 ns )                    ; sram_register:inst8|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst8|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.408 ns                ;
; N/A                                     ; 400.64 MHz ( period = 2.496 ns )                    ; sram_register:inst|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1    ; sram_register:inst|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1    ; CS         ; CS       ; None                        ; None                      ; 0.408 ns                ;
; N/A                                     ; 400.96 MHz ( period = 2.494 ns )                    ; sram_register:inst|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1    ; sram_register:inst|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1    ; CS         ; CS       ; None                        ; None                      ; 0.413 ns                ;
; N/A                                     ; 401.28 MHz ( period = 2.492 ns )                    ; sram_register:inst24|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst24|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; CS         ; CS       ; None                        ; None                      ; 0.413 ns                ;
; N/A                                     ; 401.61 MHz ( period = 2.490 ns )                    ; sram_register:inst|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1    ; sram_register:inst|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1    ; CS         ; CS       ; None                        ; None                      ; 0.404 ns                ;
; N/A                                     ; 401.93 MHz ( period = 2.488 ns )                    ; sram_register:inst1|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst1|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.405 ns                ;
; N/A                                     ; 402.58 MHz ( period = 2.484 ns )                    ; sram_register:inst8|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst8|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; CS         ; CS       ; None                        ; None                      ; 0.408 ns                ;
; N/A                                     ; 402.90 MHz ( period = 2.482 ns )                    ; sram_register:inst16|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst16|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 402.90 MHz ( period = 2.482 ns )                    ; sram_register:inst22|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst22|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 403.23 MHz ( period = 2.480 ns )                    ; sram_register:inst22|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst22|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; CS         ; CS       ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 403.23 MHz ( period = 2.480 ns )                    ; sram_register:inst17|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst17|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 403.55 MHz ( period = 2.478 ns )                    ; sram_register:inst18|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst18|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; CS         ; CS       ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 403.55 MHz ( period = 2.478 ns )                    ; sram_register:inst22|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst22|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.397 ns                ;
; N/A                                     ; 403.55 MHz ( period = 2.478 ns )                    ; sram_register:inst18|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst18|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 403.88 MHz ( period = 2.476 ns )                    ; sram_register:inst24|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst24|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.410 ns                ;
; N/A                                     ; 404.20 MHz ( period = 2.474 ns )                    ; sram_register:inst1|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst1|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; CS         ; CS       ; None                        ; None                      ; 0.407 ns                ;
; N/A                                     ; 405.52 MHz ( period = 2.466 ns )                    ; sram_register:inst28|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst28|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; CS         ; CS       ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 405.52 MHz ( period = 2.466 ns )                    ; sram_register:inst24|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst24|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.416 ns                ;
; N/A                                     ; 405.52 MHz ( period = 2.466 ns )                    ; sram_register:inst18|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst18|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.397 ns                ;
; N/A                                     ; 405.52 MHz ( period = 2.466 ns )                    ; sram_register:inst22|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst22|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 405.52 MHz ( period = 2.466 ns )                    ; sram_register:inst30|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst30|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 405.84 MHz ( period = 2.464 ns )                    ; sram_register:inst24|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst24|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; CS         ; CS       ; None                        ; None                      ; 0.397 ns                ;
; N/A                                     ; 405.84 MHz ( period = 2.464 ns )                    ; sram_register:inst18|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst18|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; CS         ; CS       ; None                        ; None                      ; 0.397 ns                ;
; N/A                                     ; 405.84 MHz ( period = 2.464 ns )                    ; sram_register:inst3|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst3|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; CS         ; CS       ; None                        ; None                      ; 0.397 ns                ;
; N/A                                     ; 405.84 MHz ( period = 2.464 ns )                    ; sram_register:inst26|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst26|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.397 ns                ;
; N/A                                     ; 406.17 MHz ( period = 2.462 ns )                    ; sram_register:inst16|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst16|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; CS         ; CS       ; None                        ; None                      ; 0.401 ns                ;
; N/A                                     ; 406.50 MHz ( period = 2.460 ns )                    ; sram_register:inst|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; CS         ; CS       ; None                        ; None                      ; 0.405 ns                ;
; N/A                                     ; 406.50 MHz ( period = 2.460 ns )                    ; sram_register:inst24|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst24|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; CS         ; CS       ; None                        ; None                      ; 0.402 ns                ;
; N/A                                     ; 406.83 MHz ( period = 2.458 ns )                    ; sram_register:inst1|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst1|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.404 ns                ;
; N/A                                     ; 407.17 MHz ( period = 2.456 ns )                    ; sram_register:inst24|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst24|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 407.50 MHz ( period = 2.454 ns )                    ; sram_register:inst8|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst8|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; CS         ; CS       ; None                        ; None                      ; 0.409 ns                ;
; N/A                                     ; 407.50 MHz ( period = 2.454 ns )                    ; sram_register:inst28|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst28|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.397 ns                ;
; N/A                                     ; 408.50 MHz ( period = 2.448 ns )                    ; sram_register:inst24|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst24|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; CS         ; CS       ; None                        ; None                      ; 0.409 ns                ;
; N/A                                     ; 408.50 MHz ( period = 2.448 ns )                    ; sram_register:inst12|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst12|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.410 ns                ;
; N/A                                     ; 409.50 MHz ( period = 2.442 ns )                    ; sram_register:inst16|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst16|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; CS         ; CS       ; None                        ; None                      ; 0.405 ns                ;
; N/A                                     ; 410.17 MHz ( period = 2.438 ns )                    ; sram_register:inst24|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst24|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.401 ns                ;
; N/A                                     ; 410.17 MHz ( period = 2.438 ns )                    ; sram_register:inst|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1    ; sram_register:inst|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1    ; CS         ; CS       ; None                        ; None                      ; 0.409 ns                ;
; N/A                                     ; 410.85 MHz ( period = 2.434 ns )                    ; sram_register:inst|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1    ; sram_register:inst|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1    ; CS         ; CS       ; None                        ; None                      ; 0.403 ns                ;
; N/A                                     ; 411.18 MHz ( period = 2.432 ns )                    ; sram_register:inst8|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst8|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; CS         ; CS       ; None                        ; None                      ; 0.408 ns                ;
; N/A                                     ; 411.86 MHz ( period = 2.428 ns )                    ; sram_register:inst|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; CS         ; CS       ; None                        ; None                      ; 0.413 ns                ;
; N/A                                     ; 411.86 MHz ( period = 2.428 ns )                    ; sram_register:inst16|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst16|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.413 ns                ;
; N/A                                     ; 412.54 MHz ( period = 2.424 ns )                    ; sram_register:inst16|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst16|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 412.88 MHz ( period = 2.422 ns )                    ; sram_register:inst2|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst2|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 412.88 MHz ( period = 2.422 ns )                    ; sram_register:inst|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1    ; sram_register:inst|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1    ; CS         ; CS       ; None                        ; None                      ; 0.408 ns                ;
; N/A                                     ; 413.22 MHz ( period = 2.420 ns )                    ; sram_register:inst26|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst26|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 413.22 MHz ( period = 2.420 ns )                    ; sram_register:inst1|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst1|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.398 ns                ;
; N/A                                     ; 413.22 MHz ( period = 2.420 ns )                    ; sram_register:inst1|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst1|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; CS         ; CS       ; None                        ; None                      ; 0.403 ns                ;
; N/A                                     ; 413.56 MHz ( period = 2.418 ns )                    ; sram_register:inst3|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst3|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 413.91 MHz ( period = 2.416 ns )                    ; sram_register:inst3|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst3|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 413.91 MHz ( period = 2.416 ns )                    ; sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 413.91 MHz ( period = 2.416 ns )                    ; sram_register:inst28|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst28|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 413.91 MHz ( period = 2.416 ns )                    ; sram_register:inst|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1    ; sram_register:inst|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1    ; CS         ; CS       ; None                        ; None                      ; 0.408 ns                ;
; N/A                                     ; 413.91 MHz ( period = 2.416 ns )                    ; sram_register:inst17|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst17|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 414.25 MHz ( period = 2.414 ns )                    ; sram_register:inst17|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst17|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; CS         ; CS       ; None                        ; None                      ; 0.397 ns                ;
; N/A                                     ; 414.25 MHz ( period = 2.414 ns )                    ; sram_register:inst12|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst12|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; CS         ; CS       ; None                        ; None                      ; 0.398 ns                ;
; N/A                                     ; 414.59 MHz ( period = 2.412 ns )                    ; sram_register:inst2|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst2|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.395 ns                ;
; N/A                                     ; 414.59 MHz ( period = 2.412 ns )                    ; sram_register:inst24|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst24|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.397 ns                ;
; N/A                                     ; 414.94 MHz ( period = 2.410 ns )                    ; sram_register:inst2|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst2|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 414.94 MHz ( period = 2.410 ns )                    ; sram_register:inst16|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst16|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.28 MHz ( period = 2.408 ns )                    ; sram_register:inst2|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst2|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.28 MHz ( period = 2.408 ns )                    ; sram_register:inst|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.28 MHz ( period = 2.408 ns )                    ; sram_register:inst|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1    ; sram_register:inst|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1    ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.28 MHz ( period = 2.408 ns )                    ; sram_register:inst|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1    ; sram_register:inst|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1    ; CS         ; CS       ; None                        ; None                      ; 0.407 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst12|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst12|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst28|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst28|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst30|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst30|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst22|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst22|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst24|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst24|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst17|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst17|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst28|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst28|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst12|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst12|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst3|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst3|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst26|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst26|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst28|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst28|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst18|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst18|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst30|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst30|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst26|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst26|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst22|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst22|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst12|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst12|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst14|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst14|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst3|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst3|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst26|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst26|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst18|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst18|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst30|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst30|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst2|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst2|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst14|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst14|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst26|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst26|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst28|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst28|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst3|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst3|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst14|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst14|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst26|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst26|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst28|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst28|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst30|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst30|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst2|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst2|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst14|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst14|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst3|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst3|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst18|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst18|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst22|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst22|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst3|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst3|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst26|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst26|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst2|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst2|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst14|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst14|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst28|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst28|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst18|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst18|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst24|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst24|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst17|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst17|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst18|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst18|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst24|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst24|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst26|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst26|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst22|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst22|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst30|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst30|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst3|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst3|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst24|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst24|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst30|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst30|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst2|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst2|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst14|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst14|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst30|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst30|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.97 MHz ( period = 2.404 ns )                    ; sram_register:inst26|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst26|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.97 MHz ( period = 2.404 ns )                    ; sram_register:inst17|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst17|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.97 MHz ( period = 2.404 ns )                    ; sram_register:inst28|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst28|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.97 MHz ( period = 2.404 ns )                    ; sram_register:inst30|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst30|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.97 MHz ( period = 2.404 ns )                    ; sram_register:inst2|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst2|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.97 MHz ( period = 2.404 ns )                    ; sram_register:inst17|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst17|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.97 MHz ( period = 2.404 ns )                    ; sram_register:inst30|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst30|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.97 MHz ( period = 2.404 ns )                    ; sram_register:inst22|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst22|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.97 MHz ( period = 2.404 ns )                    ; sram_register:inst3|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst3|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.97 MHz ( period = 2.404 ns )                    ; sram_register:inst17|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst17|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.97 MHz ( period = 2.404 ns )                    ; sram_register:inst22|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst22|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.97 MHz ( period = 2.404 ns )                    ; sram_register:inst1|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst1|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.97 MHz ( period = 2.404 ns )                    ; sram_register:inst10|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst10|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.97 MHz ( period = 2.404 ns )                    ; sram_register:inst14|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst14|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.97 MHz ( period = 2.404 ns )                    ; sram_register:inst22|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst22|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.97 MHz ( period = 2.404 ns )                    ; sram_register:inst12|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst12|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.97 MHz ( period = 2.404 ns )                    ; sram_register:inst14|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst14|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.97 MHz ( period = 2.404 ns )                    ; sram_register:inst3|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst3|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.97 MHz ( period = 2.404 ns )                    ; sram_register:inst16|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst16|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.97 MHz ( period = 2.404 ns )                    ; sram_register:inst18|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst18|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.97 MHz ( period = 2.404 ns )                    ; sram_register:inst2|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst2|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.97 MHz ( period = 2.404 ns )                    ; sram_register:inst14|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst14|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.97 MHz ( period = 2.404 ns )                    ; sram_register:inst16|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst16|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.97 MHz ( period = 2.404 ns )                    ; sram_register:inst26|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst26|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.97 MHz ( period = 2.404 ns )                    ; sram_register:inst12|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst12|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; CS         ; CS       ; None                        ; None                      ; 0.393 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                ;                                                                               ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'WE'                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                           ; To                                                                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 251.51 MHz ( period = 3.976 ns )                    ; sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; WE         ; WE       ; None                        ; None                      ; 0.404 ns                ;
; N/A                                     ; 260.15 MHz ( period = 3.844 ns )                    ; sram_register:inst18|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst18|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.404 ns                ;
; N/A                                     ; 272.33 MHz ( period = 3.672 ns )                    ; sram_register:inst10|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst10|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; WE         ; WE       ; None                        ; None                      ; 0.409 ns                ;
; N/A                                     ; 291.89 MHz ( period = 3.426 ns )                    ; sram_register:inst10|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst10|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.409 ns                ;
; N/A                                     ; 301.02 MHz ( period = 3.322 ns )                    ; sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.407 ns                ;
; N/A                                     ; 338.52 MHz ( period = 2.954 ns )                    ; sram_register:inst8|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst8|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 343.64 MHz ( period = 2.910 ns )                    ; sram_register:inst16|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst16|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; WE         ; WE       ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 345.07 MHz ( period = 2.898 ns )                    ; sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.409 ns                ;
; N/A                                     ; 352.61 MHz ( period = 2.836 ns )                    ; sram_register:inst|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1    ; sram_register:inst|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1    ; WE         ; WE       ; None                        ; None                      ; 0.394 ns                ;
; N/A                                     ; 355.11 MHz ( period = 2.816 ns )                    ; sram_register:inst16|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst16|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.404 ns                ;
; N/A                                     ; 357.40 MHz ( period = 2.798 ns )                    ; sram_register:inst10|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst10|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.408 ns                ;
; N/A                                     ; 357.91 MHz ( period = 2.794 ns )                    ; sram_register:inst2|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst2|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; WE         ; WE       ; None                        ; None                      ; 0.412 ns                ;
; N/A                                     ; 357.91 MHz ( period = 2.794 ns )                    ; sram_register:inst10|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst10|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.404 ns                ;
; N/A                                     ; 358.17 MHz ( period = 2.792 ns )                    ; sram_register:inst8|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst8|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.408 ns                ;
; N/A                                     ; 358.94 MHz ( period = 2.786 ns )                    ; sram_register:inst10|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst10|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.410 ns                ;
; N/A                                     ; 359.45 MHz ( period = 2.782 ns )                    ; sram_register:inst1|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst1|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.401 ns                ;
; N/A                                     ; 359.45 MHz ( period = 2.782 ns )                    ; sram_register:inst2|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst2|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; WE         ; WE       ; None                        ; None                      ; 0.406 ns                ;
; N/A                                     ; 359.45 MHz ( period = 2.782 ns )                    ; sram_register:inst28|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst28|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.401 ns                ;
; N/A                                     ; 363.37 MHz ( period = 2.752 ns )                    ; sram_register:inst28|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst28|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.401 ns                ;
; N/A                                     ; 364.70 MHz ( period = 2.742 ns )                    ; sram_register:inst17|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst17|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 365.50 MHz ( period = 2.736 ns )                    ; sram_register:inst30|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst30|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; WE         ; WE       ; None                        ; None                      ; 0.410 ns                ;
; N/A                                     ; 366.30 MHz ( period = 2.730 ns )                    ; sram_register:inst8|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst8|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; WE         ; WE       ; None                        ; None                      ; 0.408 ns                ;
; N/A                                     ; 367.38 MHz ( period = 2.722 ns )                    ; sram_register:inst1|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst1|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; WE         ; WE       ; None                        ; None                      ; 0.407 ns                ;
; N/A                                     ; 368.19 MHz ( period = 2.716 ns )                    ; sram_register:inst8|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst8|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.404 ns                ;
; N/A                                     ; 368.46 MHz ( period = 2.714 ns )                    ; sram_register:inst8|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst8|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; WE         ; WE       ; None                        ; None                      ; 0.404 ns                ;
; N/A                                     ; 368.73 MHz ( period = 2.712 ns )                    ; sram_register:inst8|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst8|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; WE         ; WE       ; None                        ; None                      ; 0.405 ns                ;
; N/A                                     ; 368.73 MHz ( period = 2.712 ns )                    ; sram_register:inst8|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst8|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; WE         ; WE       ; None                        ; None                      ; 0.403 ns                ;
; N/A                                     ; 368.73 MHz ( period = 2.712 ns )                    ; sram_register:inst10|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst10|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.411 ns                ;
; N/A                                     ; 369.00 MHz ( period = 2.710 ns )                    ; sram_register:inst10|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst10|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; WE         ; WE       ; None                        ; None                      ; 0.401 ns                ;
; N/A                                     ; 369.00 MHz ( period = 2.710 ns )                    ; sram_register:inst8|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst8|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.404 ns                ;
; N/A                                     ; 369.00 MHz ( period = 2.710 ns )                    ; sram_register:inst8|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst8|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.404 ns                ;
; N/A                                     ; 369.00 MHz ( period = 2.710 ns )                    ; sram_register:inst8|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst8|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; WE         ; WE       ; None                        ; None                      ; 0.404 ns                ;
; N/A                                     ; 369.28 MHz ( period = 2.708 ns )                    ; sram_register:inst1|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst1|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.403 ns                ;
; N/A                                     ; 372.86 MHz ( period = 2.682 ns )                    ; sram_register:inst12|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst12|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 373.97 MHz ( period = 2.674 ns )                    ; sram_register:inst17|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst17|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; WE         ; WE       ; None                        ; None                      ; 0.395 ns                ;
; N/A                                     ; 373.97 MHz ( period = 2.674 ns )                    ; sram_register:inst12|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst12|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.395 ns                ;
; N/A                                     ; 373.97 MHz ( period = 2.674 ns )                    ; sram_register:inst17|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst17|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.395 ns                ;
; N/A                                     ; 385.80 MHz ( period = 2.592 ns )                    ; sram_register:inst3|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst3|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; WE         ; WE       ; None                        ; None                      ; 0.409 ns                ;
; N/A                                     ; 392.77 MHz ( period = 2.546 ns )                    ; sram_register:inst1|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst1|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; WE         ; WE       ; None                        ; None                      ; 0.404 ns                ;
; N/A                                     ; 393.39 MHz ( period = 2.542 ns )                    ; sram_register:inst16|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst16|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.410 ns                ;
; N/A                                     ; 393.70 MHz ( period = 2.540 ns )                    ; sram_register:inst24|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst24|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; WE         ; WE       ; None                        ; None                      ; 0.407 ns                ;
; N/A                                     ; 394.01 MHz ( period = 2.538 ns )                    ; sram_register:inst10|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst10|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.408 ns                ;
; N/A                                     ; 394.32 MHz ( period = 2.536 ns )                    ; sram_register:inst1|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst1|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; WE         ; WE       ; None                        ; None                      ; 0.405 ns                ;
; N/A                                     ; 394.32 MHz ( period = 2.536 ns )                    ; sram_register:inst10|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst10|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.409 ns                ;
; N/A                                     ; 394.63 MHz ( period = 2.534 ns )                    ; sram_register:inst18|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst18|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.405 ns                ;
; N/A                                     ; 395.26 MHz ( period = 2.530 ns )                    ; sram_register:inst16|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst16|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; WE         ; WE       ; None                        ; None                      ; 0.404 ns                ;
; N/A                                     ; 395.26 MHz ( period = 2.530 ns )                    ; sram_register:inst22|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst22|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; WE         ; WE       ; None                        ; None                      ; 0.406 ns                ;
; N/A                                     ; 395.26 MHz ( period = 2.530 ns )                    ; sram_register:inst10|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst10|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; WE         ; WE       ; None                        ; None                      ; 0.405 ns                ;
; N/A                                     ; 395.26 MHz ( period = 2.530 ns )                    ; sram_register:inst10|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst10|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.409 ns                ;
; N/A                                     ; 395.26 MHz ( period = 2.530 ns )                    ; sram_register:inst1|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst1|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; WE         ; WE       ; None                        ; None                      ; 0.405 ns                ;
; N/A                                     ; 395.57 MHz ( period = 2.528 ns )                    ; sram_register:inst10|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst10|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; WE         ; WE       ; None                        ; None                      ; 0.405 ns                ;
; N/A                                     ; 396.20 MHz ( period = 2.524 ns )                    ; sram_register:inst24|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst24|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.409 ns                ;
; N/A                                     ; 396.51 MHz ( period = 2.522 ns )                    ; sram_register:inst16|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst16|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.414 ns                ;
; N/A                                     ; 397.14 MHz ( period = 2.518 ns )                    ; sram_register:inst1|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst1|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; WE         ; WE       ; None                        ; None                      ; 0.401 ns                ;
; N/A                                     ; 397.14 MHz ( period = 2.518 ns )                    ; sram_register:inst8|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst8|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; WE         ; WE       ; None                        ; None                      ; 0.411 ns                ;
; N/A                                     ; 397.77 MHz ( period = 2.514 ns )                    ; sram_register:inst10|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst10|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.405 ns                ;
; N/A                                     ; 398.41 MHz ( period = 2.510 ns )                    ; sram_register:inst16|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst16|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; WE         ; WE       ; None                        ; None                      ; 0.410 ns                ;
; N/A                                     ; 398.72 MHz ( period = 2.508 ns )                    ; sram_register:inst1|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst1|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; WE         ; WE       ; None                        ; None                      ; 0.405 ns                ;
; N/A                                     ; 399.04 MHz ( period = 2.506 ns )                    ; sram_register:inst8|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst8|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.408 ns                ;
; N/A                                     ; 400.64 MHz ( period = 2.496 ns )                    ; sram_register:inst|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1    ; sram_register:inst|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1    ; WE         ; WE       ; None                        ; None                      ; 0.408 ns                ;
; N/A                                     ; 400.96 MHz ( period = 2.494 ns )                    ; sram_register:inst|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1    ; sram_register:inst|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1    ; WE         ; WE       ; None                        ; None                      ; 0.413 ns                ;
; N/A                                     ; 401.28 MHz ( period = 2.492 ns )                    ; sram_register:inst24|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst24|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; WE         ; WE       ; None                        ; None                      ; 0.413 ns                ;
; N/A                                     ; 401.61 MHz ( period = 2.490 ns )                    ; sram_register:inst|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1    ; sram_register:inst|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1    ; WE         ; WE       ; None                        ; None                      ; 0.404 ns                ;
; N/A                                     ; 401.93 MHz ( period = 2.488 ns )                    ; sram_register:inst1|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst1|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.405 ns                ;
; N/A                                     ; 402.58 MHz ( period = 2.484 ns )                    ; sram_register:inst8|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst8|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; WE         ; WE       ; None                        ; None                      ; 0.408 ns                ;
; N/A                                     ; 402.90 MHz ( period = 2.482 ns )                    ; sram_register:inst16|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst16|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 402.90 MHz ( period = 2.482 ns )                    ; sram_register:inst22|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst22|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 403.23 MHz ( period = 2.480 ns )                    ; sram_register:inst22|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst22|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; WE         ; WE       ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 403.23 MHz ( period = 2.480 ns )                    ; sram_register:inst17|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst17|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 403.55 MHz ( period = 2.478 ns )                    ; sram_register:inst18|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst18|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; WE         ; WE       ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 403.55 MHz ( period = 2.478 ns )                    ; sram_register:inst22|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst22|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.397 ns                ;
; N/A                                     ; 403.55 MHz ( period = 2.478 ns )                    ; sram_register:inst18|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst18|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 403.88 MHz ( period = 2.476 ns )                    ; sram_register:inst24|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst24|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.410 ns                ;
; N/A                                     ; 404.20 MHz ( period = 2.474 ns )                    ; sram_register:inst1|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst1|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; WE         ; WE       ; None                        ; None                      ; 0.407 ns                ;
; N/A                                     ; 405.52 MHz ( period = 2.466 ns )                    ; sram_register:inst28|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst28|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; WE         ; WE       ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 405.52 MHz ( period = 2.466 ns )                    ; sram_register:inst24|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst24|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.416 ns                ;
; N/A                                     ; 405.52 MHz ( period = 2.466 ns )                    ; sram_register:inst18|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst18|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.397 ns                ;
; N/A                                     ; 405.52 MHz ( period = 2.466 ns )                    ; sram_register:inst22|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst22|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 405.52 MHz ( period = 2.466 ns )                    ; sram_register:inst30|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst30|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 405.84 MHz ( period = 2.464 ns )                    ; sram_register:inst24|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst24|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; WE         ; WE       ; None                        ; None                      ; 0.397 ns                ;
; N/A                                     ; 405.84 MHz ( period = 2.464 ns )                    ; sram_register:inst18|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst18|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; WE         ; WE       ; None                        ; None                      ; 0.397 ns                ;
; N/A                                     ; 405.84 MHz ( period = 2.464 ns )                    ; sram_register:inst3|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst3|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; WE         ; WE       ; None                        ; None                      ; 0.397 ns                ;
; N/A                                     ; 405.84 MHz ( period = 2.464 ns )                    ; sram_register:inst26|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst26|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.397 ns                ;
; N/A                                     ; 406.17 MHz ( period = 2.462 ns )                    ; sram_register:inst16|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst16|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; WE         ; WE       ; None                        ; None                      ; 0.401 ns                ;
; N/A                                     ; 406.50 MHz ( period = 2.460 ns )                    ; sram_register:inst|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; WE         ; WE       ; None                        ; None                      ; 0.405 ns                ;
; N/A                                     ; 406.50 MHz ( period = 2.460 ns )                    ; sram_register:inst24|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst24|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; WE         ; WE       ; None                        ; None                      ; 0.402 ns                ;
; N/A                                     ; 406.83 MHz ( period = 2.458 ns )                    ; sram_register:inst1|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst1|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.404 ns                ;
; N/A                                     ; 407.17 MHz ( period = 2.456 ns )                    ; sram_register:inst24|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst24|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.396 ns                ;
; N/A                                     ; 407.50 MHz ( period = 2.454 ns )                    ; sram_register:inst8|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst8|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; WE         ; WE       ; None                        ; None                      ; 0.409 ns                ;
; N/A                                     ; 407.50 MHz ( period = 2.454 ns )                    ; sram_register:inst28|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst28|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.397 ns                ;
; N/A                                     ; 408.50 MHz ( period = 2.448 ns )                    ; sram_register:inst24|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst24|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; WE         ; WE       ; None                        ; None                      ; 0.409 ns                ;
; N/A                                     ; 408.50 MHz ( period = 2.448 ns )                    ; sram_register:inst12|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst12|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.410 ns                ;
; N/A                                     ; 409.50 MHz ( period = 2.442 ns )                    ; sram_register:inst16|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst16|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; WE         ; WE       ; None                        ; None                      ; 0.405 ns                ;
; N/A                                     ; 410.17 MHz ( period = 2.438 ns )                    ; sram_register:inst24|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst24|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.401 ns                ;
; N/A                                     ; 410.17 MHz ( period = 2.438 ns )                    ; sram_register:inst|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1    ; sram_register:inst|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1    ; WE         ; WE       ; None                        ; None                      ; 0.409 ns                ;
; N/A                                     ; 410.85 MHz ( period = 2.434 ns )                    ; sram_register:inst|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1    ; sram_register:inst|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1    ; WE         ; WE       ; None                        ; None                      ; 0.403 ns                ;
; N/A                                     ; 411.18 MHz ( period = 2.432 ns )                    ; sram_register:inst8|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst8|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; WE         ; WE       ; None                        ; None                      ; 0.408 ns                ;
; N/A                                     ; 411.86 MHz ( period = 2.428 ns )                    ; sram_register:inst|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; WE         ; WE       ; None                        ; None                      ; 0.413 ns                ;
; N/A                                     ; 411.86 MHz ( period = 2.428 ns )                    ; sram_register:inst16|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst16|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.413 ns                ;
; N/A                                     ; 412.54 MHz ( period = 2.424 ns )                    ; sram_register:inst16|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst16|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 412.88 MHz ( period = 2.422 ns )                    ; sram_register:inst2|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst2|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 412.88 MHz ( period = 2.422 ns )                    ; sram_register:inst|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1    ; sram_register:inst|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1    ; WE         ; WE       ; None                        ; None                      ; 0.408 ns                ;
; N/A                                     ; 413.22 MHz ( period = 2.420 ns )                    ; sram_register:inst26|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst26|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 413.22 MHz ( period = 2.420 ns )                    ; sram_register:inst1|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst1|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.398 ns                ;
; N/A                                     ; 413.22 MHz ( period = 2.420 ns )                    ; sram_register:inst1|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst1|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; WE         ; WE       ; None                        ; None                      ; 0.403 ns                ;
; N/A                                     ; 413.56 MHz ( period = 2.418 ns )                    ; sram_register:inst3|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst3|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 413.91 MHz ( period = 2.416 ns )                    ; sram_register:inst3|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst3|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 413.91 MHz ( period = 2.416 ns )                    ; sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 413.91 MHz ( period = 2.416 ns )                    ; sram_register:inst28|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst28|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 413.91 MHz ( period = 2.416 ns )                    ; sram_register:inst|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1    ; sram_register:inst|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1    ; WE         ; WE       ; None                        ; None                      ; 0.408 ns                ;
; N/A                                     ; 413.91 MHz ( period = 2.416 ns )                    ; sram_register:inst17|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst17|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 414.25 MHz ( period = 2.414 ns )                    ; sram_register:inst17|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst17|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; WE         ; WE       ; None                        ; None                      ; 0.397 ns                ;
; N/A                                     ; 414.25 MHz ( period = 2.414 ns )                    ; sram_register:inst12|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst12|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; WE         ; WE       ; None                        ; None                      ; 0.398 ns                ;
; N/A                                     ; 414.59 MHz ( period = 2.412 ns )                    ; sram_register:inst2|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst2|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.395 ns                ;
; N/A                                     ; 414.59 MHz ( period = 2.412 ns )                    ; sram_register:inst24|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst24|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.397 ns                ;
; N/A                                     ; 414.94 MHz ( period = 2.410 ns )                    ; sram_register:inst2|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst2|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 414.94 MHz ( period = 2.410 ns )                    ; sram_register:inst16|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst16|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.28 MHz ( period = 2.408 ns )                    ; sram_register:inst2|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst2|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.28 MHz ( period = 2.408 ns )                    ; sram_register:inst|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.28 MHz ( period = 2.408 ns )                    ; sram_register:inst|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1    ; sram_register:inst|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1    ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.28 MHz ( period = 2.408 ns )                    ; sram_register:inst|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1    ; sram_register:inst|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1    ; WE         ; WE       ; None                        ; None                      ; 0.407 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst12|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst12|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst28|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst28|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst30|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst30|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst22|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst22|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst24|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst24|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst17|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst17|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst28|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst28|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst12|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst12|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst3|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst3|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst26|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst26|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst28|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst28|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst18|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst18|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst30|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst30|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst26|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst26|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst22|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst22|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst12|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst12|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst14|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst14|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst3|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst3|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst26|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst26|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst18|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst18|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst30|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst30|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst2|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst2|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst14|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst14|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst26|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst26|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst28|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst28|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst3|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst3|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst14|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst14|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst26|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst26|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst28|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst28|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst30|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst30|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst2|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst2|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst14|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst14|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst3|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst3|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst18|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst18|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst22|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst22|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst3|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst3|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst26|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst26|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst2|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst2|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst14|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst14|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst28|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst28|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst18|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst18|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst24|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst24|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst17|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst17|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst18|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst18|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst24|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst24|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst26|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst26|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst22|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst22|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst30|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst30|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst3|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst3|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst24|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst24|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst30|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst30|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst2|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst2|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst14|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst14|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; sram_register:inst30|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst30|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.97 MHz ( period = 2.404 ns )                    ; sram_register:inst26|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst26|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.97 MHz ( period = 2.404 ns )                    ; sram_register:inst17|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst17|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.97 MHz ( period = 2.404 ns )                    ; sram_register:inst28|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst28|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.97 MHz ( period = 2.404 ns )                    ; sram_register:inst30|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst30|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.97 MHz ( period = 2.404 ns )                    ; sram_register:inst2|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst2|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.97 MHz ( period = 2.404 ns )                    ; sram_register:inst17|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst17|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.97 MHz ( period = 2.404 ns )                    ; sram_register:inst30|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst30|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.97 MHz ( period = 2.404 ns )                    ; sram_register:inst22|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst22|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.97 MHz ( period = 2.404 ns )                    ; sram_register:inst3|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst3|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.97 MHz ( period = 2.404 ns )                    ; sram_register:inst17|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst17|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.97 MHz ( period = 2.404 ns )                    ; sram_register:inst22|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst22|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.97 MHz ( period = 2.404 ns )                    ; sram_register:inst1|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst1|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.97 MHz ( period = 2.404 ns )                    ; sram_register:inst10|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst10|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.97 MHz ( period = 2.404 ns )                    ; sram_register:inst14|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst14|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.97 MHz ( period = 2.404 ns )                    ; sram_register:inst22|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst22|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.97 MHz ( period = 2.404 ns )                    ; sram_register:inst12|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst12|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.97 MHz ( period = 2.404 ns )                    ; sram_register:inst14|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst14|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.97 MHz ( period = 2.404 ns )                    ; sram_register:inst3|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst3|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.97 MHz ( period = 2.404 ns )                    ; sram_register:inst16|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst16|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.97 MHz ( period = 2.404 ns )                    ; sram_register:inst18|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst18|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.97 MHz ( period = 2.404 ns )                    ; sram_register:inst2|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; sram_register:inst2|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.97 MHz ( period = 2.404 ns )                    ; sram_register:inst14|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst14|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.97 MHz ( period = 2.404 ns )                    ; sram_register:inst16|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst16|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.97 MHz ( period = 2.404 ns )                    ; sram_register:inst26|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst26|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; N/A                                     ; 415.97 MHz ( period = 2.404 ns )                    ; sram_register:inst12|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst12|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; WE         ; WE       ; None                        ; None                      ; 0.393 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                ;                                                                               ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Reg[15]'                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------+------------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                                                                         ; To                                                                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 352.61 MHz ( period = 2.836 ns ) ; sram_register:inst|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[15]    ; Reg[15]  ; None                        ; None                      ; 0.394 ns                ;
; N/A   ; 400.64 MHz ( period = 2.496 ns ) ; sram_register:inst|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[15]    ; Reg[15]  ; None                        ; None                      ; 0.408 ns                ;
; N/A   ; 400.96 MHz ( period = 2.494 ns ) ; sram_register:inst|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[15]    ; Reg[15]  ; None                        ; None                      ; 0.413 ns                ;
; N/A   ; 401.61 MHz ( period = 2.490 ns ) ; sram_register:inst|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[15]    ; Reg[15]  ; None                        ; None                      ; 0.404 ns                ;
; N/A   ; 406.50 MHz ( period = 2.460 ns ) ; sram_register:inst|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[15]    ; Reg[15]  ; None                        ; None                      ; 0.405 ns                ;
; N/A   ; 410.17 MHz ( period = 2.438 ns ) ; sram_register:inst|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[15]    ; Reg[15]  ; None                        ; None                      ; 0.409 ns                ;
; N/A   ; 410.85 MHz ( period = 2.434 ns ) ; sram_register:inst|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[15]    ; Reg[15]  ; None                        ; None                      ; 0.403 ns                ;
; N/A   ; 411.86 MHz ( period = 2.428 ns ) ; sram_register:inst|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[15]    ; Reg[15]  ; None                        ; None                      ; 0.413 ns                ;
; N/A   ; 412.88 MHz ( period = 2.422 ns ) ; sram_register:inst|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[15]    ; Reg[15]  ; None                        ; None                      ; 0.408 ns                ;
; N/A   ; 413.91 MHz ( period = 2.416 ns ) ; sram_register:inst|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[15]    ; Reg[15]  ; None                        ; None                      ; 0.408 ns                ;
; N/A   ; 415.28 MHz ( period = 2.408 ns ) ; sram_register:inst|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[15]    ; Reg[15]  ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.28 MHz ( period = 2.408 ns ) ; sram_register:inst|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[15]    ; Reg[15]  ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.28 MHz ( period = 2.408 ns ) ; sram_register:inst|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[15]    ; Reg[15]  ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; 415.97 MHz ( period = 2.404 ns ) ; sram_register:inst|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[15]    ; Reg[15]  ; None                        ; None                      ; 0.405 ns                ;
; N/A   ; 417.01 MHz ( period = 2.398 ns ) ; sram_register:inst|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[15]    ; Reg[15]  ; None                        ; None                      ; 0.402 ns                ;
; N/A   ; 419.82 MHz ( period = 2.382 ns ) ; sram_register:inst|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[15]    ; Reg[15]  ; None                        ; None                      ; 0.404 ns                ;
+-------+----------------------------------+------------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Reg[6]'                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                           ; To                                                                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 272.33 MHz ( period = 3.672 ns )               ; sram_register:inst10|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst10|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[6]     ; Reg[6]   ; None                        ; None                      ; 0.409 ns                ;
; N/A   ; 291.89 MHz ( period = 3.426 ns )               ; sram_register:inst10|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst10|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[6]     ; Reg[6]   ; None                        ; None                      ; 0.409 ns                ;
; N/A   ; 357.40 MHz ( period = 2.798 ns )               ; sram_register:inst10|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst10|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[6]     ; Reg[6]   ; None                        ; None                      ; 0.408 ns                ;
; N/A   ; 357.91 MHz ( period = 2.794 ns )               ; sram_register:inst10|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst10|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[6]     ; Reg[6]   ; None                        ; None                      ; 0.404 ns                ;
; N/A   ; 358.94 MHz ( period = 2.786 ns )               ; sram_register:inst10|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst10|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[6]     ; Reg[6]   ; None                        ; None                      ; 0.410 ns                ;
; N/A   ; 368.73 MHz ( period = 2.712 ns )               ; sram_register:inst10|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst10|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[6]     ; Reg[6]   ; None                        ; None                      ; 0.411 ns                ;
; N/A   ; 369.00 MHz ( period = 2.710 ns )               ; sram_register:inst10|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst10|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[6]     ; Reg[6]   ; None                        ; None                      ; 0.401 ns                ;
; N/A   ; 394.01 MHz ( period = 2.538 ns )               ; sram_register:inst10|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst10|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[6]     ; Reg[6]   ; None                        ; None                      ; 0.408 ns                ;
; N/A   ; 394.32 MHz ( period = 2.536 ns )               ; sram_register:inst10|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst10|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[6]     ; Reg[6]   ; None                        ; None                      ; 0.409 ns                ;
; N/A   ; 395.26 MHz ( period = 2.530 ns )               ; sram_register:inst10|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst10|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[6]     ; Reg[6]   ; None                        ; None                      ; 0.405 ns                ;
; N/A   ; 395.26 MHz ( period = 2.530 ns )               ; sram_register:inst10|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst10|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[6]     ; Reg[6]   ; None                        ; None                      ; 0.409 ns                ;
; N/A   ; 395.57 MHz ( period = 2.528 ns )               ; sram_register:inst10|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst10|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[6]     ; Reg[6]   ; None                        ; None                      ; 0.405 ns                ;
; N/A   ; 397.77 MHz ( period = 2.514 ns )               ; sram_register:inst10|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst10|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[6]     ; Reg[6]   ; None                        ; None                      ; 0.405 ns                ;
; N/A   ; 415.97 MHz ( period = 2.404 ns )               ; sram_register:inst10|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst10|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[6]     ; Reg[6]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; sram_register:inst10|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst10|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[6]     ; Reg[6]   ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; sram_register:inst10|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst10|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[6]     ; Reg[6]   ; None                        ; None                      ; 0.400 ns                ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Reg[14]'                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                          ; To                                                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 345.07 MHz ( period = 2.898 ns )               ; sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[14]    ; Reg[14]  ; None                        ; None                      ; 0.409 ns                ;
; N/A   ; 359.45 MHz ( period = 2.782 ns )               ; sram_register:inst1|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst1|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[14]    ; Reg[14]  ; None                        ; None                      ; 0.401 ns                ;
; N/A   ; 367.38 MHz ( period = 2.722 ns )               ; sram_register:inst1|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst1|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[14]    ; Reg[14]  ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; 369.28 MHz ( period = 2.708 ns )               ; sram_register:inst1|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst1|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[14]    ; Reg[14]  ; None                        ; None                      ; 0.403 ns                ;
; N/A   ; 392.77 MHz ( period = 2.546 ns )               ; sram_register:inst1|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst1|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[14]    ; Reg[14]  ; None                        ; None                      ; 0.404 ns                ;
; N/A   ; 394.32 MHz ( period = 2.536 ns )               ; sram_register:inst1|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst1|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[14]    ; Reg[14]  ; None                        ; None                      ; 0.405 ns                ;
; N/A   ; 395.26 MHz ( period = 2.530 ns )               ; sram_register:inst1|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst1|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[14]    ; Reg[14]  ; None                        ; None                      ; 0.405 ns                ;
; N/A   ; 397.14 MHz ( period = 2.518 ns )               ; sram_register:inst1|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst1|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[14]    ; Reg[14]  ; None                        ; None                      ; 0.401 ns                ;
; N/A   ; 398.72 MHz ( period = 2.508 ns )               ; sram_register:inst1|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst1|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[14]    ; Reg[14]  ; None                        ; None                      ; 0.405 ns                ;
; N/A   ; 401.93 MHz ( period = 2.488 ns )               ; sram_register:inst1|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst1|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[14]    ; Reg[14]  ; None                        ; None                      ; 0.405 ns                ;
; N/A   ; 404.20 MHz ( period = 2.474 ns )               ; sram_register:inst1|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst1|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[14]    ; Reg[14]  ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; 406.83 MHz ( period = 2.458 ns )               ; sram_register:inst1|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst1|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[14]    ; Reg[14]  ; None                        ; None                      ; 0.404 ns                ;
; N/A   ; 413.22 MHz ( period = 2.420 ns )               ; sram_register:inst1|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst1|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[14]    ; Reg[14]  ; None                        ; None                      ; 0.398 ns                ;
; N/A   ; 413.22 MHz ( period = 2.420 ns )               ; sram_register:inst1|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst1|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[14]    ; Reg[14]  ; None                        ; None                      ; 0.403 ns                ;
; N/A   ; 415.97 MHz ( period = 2.404 ns )               ; sram_register:inst1|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst1|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[14]    ; Reg[14]  ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; sram_register:inst1|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst1|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[14]    ; Reg[14]  ; None                        ; None                      ; 0.400 ns                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Reg[7]'                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                                                                          ; To                                                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 251.51 MHz ( period = 3.976 ns ) ; sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[7]     ; Reg[7]   ; None                        ; None                      ; 0.404 ns                ;
; N/A   ; 338.52 MHz ( period = 2.954 ns ) ; sram_register:inst8|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst8|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[7]     ; Reg[7]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 358.17 MHz ( period = 2.792 ns ) ; sram_register:inst8|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst8|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[7]     ; Reg[7]   ; None                        ; None                      ; 0.408 ns                ;
; N/A   ; 366.30 MHz ( period = 2.730 ns ) ; sram_register:inst8|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst8|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[7]     ; Reg[7]   ; None                        ; None                      ; 0.408 ns                ;
; N/A   ; 368.19 MHz ( period = 2.716 ns ) ; sram_register:inst8|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst8|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[7]     ; Reg[7]   ; None                        ; None                      ; 0.404 ns                ;
; N/A   ; 368.46 MHz ( period = 2.714 ns ) ; sram_register:inst8|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst8|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[7]     ; Reg[7]   ; None                        ; None                      ; 0.404 ns                ;
; N/A   ; 368.73 MHz ( period = 2.712 ns ) ; sram_register:inst8|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst8|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[7]     ; Reg[7]   ; None                        ; None                      ; 0.405 ns                ;
; N/A   ; 368.73 MHz ( period = 2.712 ns ) ; sram_register:inst8|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst8|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[7]     ; Reg[7]   ; None                        ; None                      ; 0.403 ns                ;
; N/A   ; 369.00 MHz ( period = 2.710 ns ) ; sram_register:inst8|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst8|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[7]     ; Reg[7]   ; None                        ; None                      ; 0.404 ns                ;
; N/A   ; 369.00 MHz ( period = 2.710 ns ) ; sram_register:inst8|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst8|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[7]     ; Reg[7]   ; None                        ; None                      ; 0.404 ns                ;
; N/A   ; 369.00 MHz ( period = 2.710 ns ) ; sram_register:inst8|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst8|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[7]     ; Reg[7]   ; None                        ; None                      ; 0.404 ns                ;
; N/A   ; 397.14 MHz ( period = 2.518 ns ) ; sram_register:inst8|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst8|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[7]     ; Reg[7]   ; None                        ; None                      ; 0.411 ns                ;
; N/A   ; 399.04 MHz ( period = 2.506 ns ) ; sram_register:inst8|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst8|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[7]     ; Reg[7]   ; None                        ; None                      ; 0.408 ns                ;
; N/A   ; 402.58 MHz ( period = 2.484 ns ) ; sram_register:inst8|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst8|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[7]     ; Reg[7]   ; None                        ; None                      ; 0.408 ns                ;
; N/A   ; 407.50 MHz ( period = 2.454 ns ) ; sram_register:inst8|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst8|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[7]     ; Reg[7]   ; None                        ; None                      ; 0.409 ns                ;
; N/A   ; 411.18 MHz ( period = 2.432 ns ) ; sram_register:inst8|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst8|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[7]     ; Reg[7]   ; None                        ; None                      ; 0.408 ns                ;
+-------+----------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Reg[13]'                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                                                                          ; To                                                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 357.91 MHz ( period = 2.794 ns ) ; sram_register:inst2|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst2|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[13]    ; Reg[13]  ; None                        ; None                      ; 0.412 ns                ;
; N/A   ; 359.45 MHz ( period = 2.782 ns ) ; sram_register:inst2|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst2|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[13]    ; Reg[13]  ; None                        ; None                      ; 0.406 ns                ;
; N/A   ; 412.88 MHz ( period = 2.422 ns ) ; sram_register:inst2|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst2|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[13]    ; Reg[13]  ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 414.59 MHz ( period = 2.412 ns ) ; sram_register:inst2|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst2|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[13]    ; Reg[13]  ; None                        ; None                      ; 0.395 ns                ;
; N/A   ; 414.94 MHz ( period = 2.410 ns ) ; sram_register:inst2|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst2|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[13]    ; Reg[13]  ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.28 MHz ( period = 2.408 ns ) ; sram_register:inst2|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst2|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[13]    ; Reg[13]  ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.63 MHz ( period = 2.406 ns ) ; sram_register:inst2|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst2|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[13]    ; Reg[13]  ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.63 MHz ( period = 2.406 ns ) ; sram_register:inst2|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst2|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[13]    ; Reg[13]  ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.63 MHz ( period = 2.406 ns ) ; sram_register:inst2|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst2|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[13]    ; Reg[13]  ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.63 MHz ( period = 2.406 ns ) ; sram_register:inst2|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst2|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[13]    ; Reg[13]  ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.97 MHz ( period = 2.404 ns ) ; sram_register:inst2|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst2|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[13]    ; Reg[13]  ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.97 MHz ( period = 2.404 ns ) ; sram_register:inst2|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst2|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[13]    ; Reg[13]  ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.97 MHz ( period = 2.404 ns ) ; sram_register:inst2|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst2|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[13]    ; Reg[13]  ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.97 MHz ( period = 2.404 ns ) ; sram_register:inst2|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst2|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[13]    ; Reg[13]  ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.97 MHz ( period = 2.404 ns ) ; sram_register:inst2|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst2|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[13]    ; Reg[13]  ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 416.67 MHz ( period = 2.400 ns ) ; sram_register:inst2|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst2|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[13]    ; Reg[13]  ; None                        ; None                      ; 0.397 ns                ;
+-------+----------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Reg[5]'                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------+--------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                                                                           ; To                                                                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+--------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 372.86 MHz ( period = 2.682 ns ) ; sram_register:inst12|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst12|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[5]     ; Reg[5]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 373.97 MHz ( period = 2.674 ns ) ; sram_register:inst12|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst12|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[5]     ; Reg[5]   ; None                        ; None                      ; 0.395 ns                ;
; N/A   ; 408.50 MHz ( period = 2.448 ns ) ; sram_register:inst12|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst12|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[5]     ; Reg[5]   ; None                        ; None                      ; 0.410 ns                ;
; N/A   ; 414.25 MHz ( period = 2.414 ns ) ; sram_register:inst12|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst12|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[5]     ; Reg[5]   ; None                        ; None                      ; 0.398 ns                ;
; N/A   ; 415.63 MHz ( period = 2.406 ns ) ; sram_register:inst12|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst12|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[5]     ; Reg[5]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.63 MHz ( period = 2.406 ns ) ; sram_register:inst12|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst12|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[5]     ; Reg[5]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.63 MHz ( period = 2.406 ns ) ; sram_register:inst12|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst12|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[5]     ; Reg[5]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.97 MHz ( period = 2.404 ns ) ; sram_register:inst12|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst12|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[5]     ; Reg[5]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.97 MHz ( period = 2.404 ns ) ; sram_register:inst12|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst12|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[5]     ; Reg[5]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.97 MHz ( period = 2.404 ns ) ; sram_register:inst12|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst12|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[5]     ; Reg[5]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.97 MHz ( period = 2.404 ns ) ; sram_register:inst12|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst12|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[5]     ; Reg[5]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.97 MHz ( period = 2.404 ns ) ; sram_register:inst12|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst12|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[5]     ; Reg[5]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.97 MHz ( period = 2.404 ns ) ; sram_register:inst12|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst12|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[5]     ; Reg[5]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 416.32 MHz ( period = 2.402 ns ) ; sram_register:inst12|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst12|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[5]     ; Reg[5]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 416.67 MHz ( period = 2.400 ns ) ; sram_register:inst12|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst12|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[5]     ; Reg[5]   ; None                        ; None                      ; 0.397 ns                ;
; N/A   ; 418.06 MHz ( period = 2.392 ns ) ; sram_register:inst12|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst12|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[5]     ; Reg[5]   ; None                        ; None                      ; 0.393 ns                ;
+-------+----------------------------------+--------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Reg[12]'                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                                                                          ; To                                                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 385.80 MHz ( period = 2.592 ns ) ; sram_register:inst3|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst3|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[12]    ; Reg[12]  ; None                        ; None                      ; 0.409 ns                ;
; N/A   ; 405.84 MHz ( period = 2.464 ns ) ; sram_register:inst3|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst3|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[12]    ; Reg[12]  ; None                        ; None                      ; 0.397 ns                ;
; N/A   ; 413.56 MHz ( period = 2.418 ns ) ; sram_register:inst3|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst3|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[12]    ; Reg[12]  ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 413.91 MHz ( period = 2.416 ns ) ; sram_register:inst3|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst3|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[12]    ; Reg[12]  ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.63 MHz ( period = 2.406 ns ) ; sram_register:inst3|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst3|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[12]    ; Reg[12]  ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.63 MHz ( period = 2.406 ns ) ; sram_register:inst3|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst3|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[12]    ; Reg[12]  ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.63 MHz ( period = 2.406 ns ) ; sram_register:inst3|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst3|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[12]    ; Reg[12]  ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.63 MHz ( period = 2.406 ns ) ; sram_register:inst3|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst3|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[12]    ; Reg[12]  ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.63 MHz ( period = 2.406 ns ) ; sram_register:inst3|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst3|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[12]    ; Reg[12]  ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.63 MHz ( period = 2.406 ns ) ; sram_register:inst3|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst3|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[12]    ; Reg[12]  ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.97 MHz ( period = 2.404 ns ) ; sram_register:inst3|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst3|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[12]    ; Reg[12]  ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.97 MHz ( period = 2.404 ns ) ; sram_register:inst3|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst3|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[12]    ; Reg[12]  ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.97 MHz ( period = 2.404 ns ) ; sram_register:inst3|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst3|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[12]    ; Reg[12]  ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.97 MHz ( period = 2.404 ns ) ; sram_register:inst3|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst3|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[12]    ; Reg[12]  ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 417.01 MHz ( period = 2.398 ns ) ; sram_register:inst3|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst3|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[12]    ; Reg[12]  ; None                        ; None                      ; 0.397 ns                ;
; N/A   ; 418.06 MHz ( period = 2.392 ns ) ; sram_register:inst3|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst3|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[12]    ; Reg[12]  ; None                        ; None                      ; 0.393 ns                ;
+-------+----------------------------------+-------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Reg[4]'                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------+--------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                                                                           ; To                                                                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+--------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 413.91 MHz ( period = 2.416 ns ) ; sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[4]     ; Reg[4]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.63 MHz ( period = 2.406 ns ) ; sram_register:inst14|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst14|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[4]     ; Reg[4]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.63 MHz ( period = 2.406 ns ) ; sram_register:inst14|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst14|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[4]     ; Reg[4]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.63 MHz ( period = 2.406 ns ) ; sram_register:inst14|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst14|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[4]     ; Reg[4]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.63 MHz ( period = 2.406 ns ) ; sram_register:inst14|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst14|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[4]     ; Reg[4]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.63 MHz ( period = 2.406 ns ) ; sram_register:inst14|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst14|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[4]     ; Reg[4]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.63 MHz ( period = 2.406 ns ) ; sram_register:inst14|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst14|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[4]     ; Reg[4]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.97 MHz ( period = 2.404 ns ) ; sram_register:inst14|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst14|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[4]     ; Reg[4]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.97 MHz ( period = 2.404 ns ) ; sram_register:inst14|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst14|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[4]     ; Reg[4]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.97 MHz ( period = 2.404 ns ) ; sram_register:inst14|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst14|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[4]     ; Reg[4]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.97 MHz ( period = 2.404 ns ) ; sram_register:inst14|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst14|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[4]     ; Reg[4]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.97 MHz ( period = 2.404 ns ) ; sram_register:inst14|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst14|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[4]     ; Reg[4]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.97 MHz ( period = 2.404 ns ) ; sram_register:inst14|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst14|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[4]     ; Reg[4]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 419.11 MHz ( period = 2.386 ns ) ; sram_register:inst14|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst14|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[4]     ; Reg[4]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 419.46 MHz ( period = 2.384 ns ) ; sram_register:inst14|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst14|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[4]     ; Reg[4]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 419.46 MHz ( period = 2.384 ns ) ; sram_register:inst14|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst14|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[4]     ; Reg[4]   ; None                        ; None                      ; 0.393 ns                ;
+-------+----------------------------------+--------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Reg[3]'                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------+--------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                                                                           ; To                                                                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+--------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 393.70 MHz ( period = 2.540 ns ) ; sram_register:inst24|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst24|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[3]     ; Reg[3]   ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; 396.20 MHz ( period = 2.524 ns ) ; sram_register:inst24|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst24|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[3]     ; Reg[3]   ; None                        ; None                      ; 0.409 ns                ;
; N/A   ; 401.28 MHz ( period = 2.492 ns ) ; sram_register:inst24|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst24|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[3]     ; Reg[3]   ; None                        ; None                      ; 0.413 ns                ;
; N/A   ; 403.88 MHz ( period = 2.476 ns ) ; sram_register:inst24|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst24|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[3]     ; Reg[3]   ; None                        ; None                      ; 0.410 ns                ;
; N/A   ; 405.52 MHz ( period = 2.466 ns ) ; sram_register:inst24|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst24|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[3]     ; Reg[3]   ; None                        ; None                      ; 0.416 ns                ;
; N/A   ; 405.84 MHz ( period = 2.464 ns ) ; sram_register:inst24|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst24|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[3]     ; Reg[3]   ; None                        ; None                      ; 0.397 ns                ;
; N/A   ; 406.50 MHz ( period = 2.460 ns ) ; sram_register:inst24|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst24|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[3]     ; Reg[3]   ; None                        ; None                      ; 0.402 ns                ;
; N/A   ; 407.17 MHz ( period = 2.456 ns ) ; sram_register:inst24|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst24|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[3]     ; Reg[3]   ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; 408.50 MHz ( period = 2.448 ns ) ; sram_register:inst24|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst24|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[3]     ; Reg[3]   ; None                        ; None                      ; 0.409 ns                ;
; N/A   ; 410.17 MHz ( period = 2.438 ns ) ; sram_register:inst24|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst24|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[3]     ; Reg[3]   ; None                        ; None                      ; 0.401 ns                ;
; N/A   ; 414.59 MHz ( period = 2.412 ns ) ; sram_register:inst24|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst24|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[3]     ; Reg[3]   ; None                        ; None                      ; 0.397 ns                ;
; N/A   ; 415.63 MHz ( period = 2.406 ns ) ; sram_register:inst24|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst24|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[3]     ; Reg[3]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.63 MHz ( period = 2.406 ns ) ; sram_register:inst24|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst24|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[3]     ; Reg[3]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.63 MHz ( period = 2.406 ns ) ; sram_register:inst24|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst24|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[3]     ; Reg[3]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.63 MHz ( period = 2.406 ns ) ; sram_register:inst24|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst24|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[3]     ; Reg[3]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.97 MHz ( period = 2.404 ns ) ; sram_register:inst24|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst24|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[3]     ; Reg[3]   ; None                        ; None                      ; 0.393 ns                ;
+-------+----------------------------------+--------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Reg[11]'                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------+--------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                                                                           ; To                                                                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+--------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 301.02 MHz ( period = 3.322 ns ) ; sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[11]    ; Reg[11]  ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; 343.64 MHz ( period = 2.910 ns ) ; sram_register:inst16|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst16|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[11]    ; Reg[11]  ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; 355.11 MHz ( period = 2.816 ns ) ; sram_register:inst16|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst16|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[11]    ; Reg[11]  ; None                        ; None                      ; 0.404 ns                ;
; N/A   ; 393.39 MHz ( period = 2.542 ns ) ; sram_register:inst16|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst16|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[11]    ; Reg[11]  ; None                        ; None                      ; 0.410 ns                ;
; N/A   ; 395.26 MHz ( period = 2.530 ns ) ; sram_register:inst16|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst16|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[11]    ; Reg[11]  ; None                        ; None                      ; 0.404 ns                ;
; N/A   ; 396.51 MHz ( period = 2.522 ns ) ; sram_register:inst16|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst16|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[11]    ; Reg[11]  ; None                        ; None                      ; 0.414 ns                ;
; N/A   ; 398.41 MHz ( period = 2.510 ns ) ; sram_register:inst16|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst16|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[11]    ; Reg[11]  ; None                        ; None                      ; 0.410 ns                ;
; N/A   ; 402.90 MHz ( period = 2.482 ns ) ; sram_register:inst16|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst16|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[11]    ; Reg[11]  ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; 406.17 MHz ( period = 2.462 ns ) ; sram_register:inst16|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst16|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[11]    ; Reg[11]  ; None                        ; None                      ; 0.401 ns                ;
; N/A   ; 409.50 MHz ( period = 2.442 ns ) ; sram_register:inst16|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst16|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[11]    ; Reg[11]  ; None                        ; None                      ; 0.405 ns                ;
; N/A   ; 411.86 MHz ( period = 2.428 ns ) ; sram_register:inst16|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst16|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[11]    ; Reg[11]  ; None                        ; None                      ; 0.413 ns                ;
; N/A   ; 412.54 MHz ( period = 2.424 ns ) ; sram_register:inst16|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst16|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[11]    ; Reg[11]  ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 414.94 MHz ( period = 2.410 ns ) ; sram_register:inst16|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst16|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[11]    ; Reg[11]  ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.97 MHz ( period = 2.404 ns ) ; sram_register:inst16|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst16|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[11]    ; Reg[11]  ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.97 MHz ( period = 2.404 ns ) ; sram_register:inst16|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst16|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[11]    ; Reg[11]  ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.97 MHz ( period = 2.404 ns ) ; sram_register:inst16|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst16|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[11]    ; Reg[11]  ; None                        ; None                      ; 0.393 ns                ;
+-------+----------------------------------+--------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Reg[10]'                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------+--------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                                                                           ; To                                                                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+--------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 364.70 MHz ( period = 2.742 ns ) ; sram_register:inst17|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst17|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[10]    ; Reg[10]  ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; 373.97 MHz ( period = 2.674 ns ) ; sram_register:inst17|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst17|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[10]    ; Reg[10]  ; None                        ; None                      ; 0.395 ns                ;
; N/A   ; 373.97 MHz ( period = 2.674 ns ) ; sram_register:inst17|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst17|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[10]    ; Reg[10]  ; None                        ; None                      ; 0.395 ns                ;
; N/A   ; 403.23 MHz ( period = 2.480 ns ) ; sram_register:inst17|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst17|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[10]    ; Reg[10]  ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; 413.91 MHz ( period = 2.416 ns ) ; sram_register:inst17|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst17|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[10]    ; Reg[10]  ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 414.25 MHz ( period = 2.414 ns ) ; sram_register:inst17|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst17|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[10]    ; Reg[10]  ; None                        ; None                      ; 0.397 ns                ;
; N/A   ; 415.63 MHz ( period = 2.406 ns ) ; sram_register:inst17|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst17|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[10]    ; Reg[10]  ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.63 MHz ( period = 2.406 ns ) ; sram_register:inst17|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst17|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[10]    ; Reg[10]  ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.97 MHz ( period = 2.404 ns ) ; sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[10]    ; Reg[10]  ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.97 MHz ( period = 2.404 ns ) ; sram_register:inst17|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst17|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[10]    ; Reg[10]  ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.97 MHz ( period = 2.404 ns ) ; sram_register:inst17|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst17|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[10]    ; Reg[10]  ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.97 MHz ( period = 2.404 ns ) ; sram_register:inst17|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst17|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[10]    ; Reg[10]  ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 416.32 MHz ( period = 2.402 ns ) ; sram_register:inst17|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst17|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[10]    ; Reg[10]  ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 416.32 MHz ( period = 2.402 ns ) ; sram_register:inst17|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst17|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[10]    ; Reg[10]  ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 417.71 MHz ( period = 2.394 ns ) ; sram_register:inst17|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst17|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[10]    ; Reg[10]  ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 418.41 MHz ( period = 2.390 ns ) ; sram_register:inst17|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst17|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[10]    ; Reg[10]  ; None                        ; None                      ; 0.393 ns                ;
+-------+----------------------------------+--------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Reg[2]'                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------+--------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                                                                           ; To                                                                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+--------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 405.84 MHz ( period = 2.464 ns ) ; sram_register:inst26|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst26|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[2]     ; Reg[2]   ; None                        ; None                      ; 0.397 ns                ;
; N/A   ; 413.22 MHz ( period = 2.420 ns ) ; sram_register:inst26|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst26|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[2]     ; Reg[2]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.63 MHz ( period = 2.406 ns ) ; sram_register:inst26|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst26|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[2]     ; Reg[2]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.63 MHz ( period = 2.406 ns ) ; sram_register:inst26|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst26|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[2]     ; Reg[2]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.63 MHz ( period = 2.406 ns ) ; sram_register:inst26|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst26|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[2]     ; Reg[2]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.63 MHz ( period = 2.406 ns ) ; sram_register:inst26|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst26|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[2]     ; Reg[2]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.63 MHz ( period = 2.406 ns ) ; sram_register:inst26|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst26|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[2]     ; Reg[2]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.63 MHz ( period = 2.406 ns ) ; sram_register:inst26|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst26|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[2]     ; Reg[2]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.63 MHz ( period = 2.406 ns ) ; sram_register:inst26|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst26|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[2]     ; Reg[2]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.97 MHz ( period = 2.404 ns ) ; sram_register:inst26|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst26|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[2]     ; Reg[2]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.97 MHz ( period = 2.404 ns ) ; sram_register:inst26|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst26|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[2]     ; Reg[2]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.97 MHz ( period = 2.404 ns ) ; sram_register:inst26|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst26|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[2]     ; Reg[2]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.97 MHz ( period = 2.404 ns ) ; sram_register:inst26|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst26|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[2]     ; Reg[2]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.97 MHz ( period = 2.404 ns ) ; sram_register:inst26|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst26|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[2]     ; Reg[2]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 417.71 MHz ( period = 2.394 ns ) ; sram_register:inst26|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst26|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[2]     ; Reg[2]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 418.06 MHz ( period = 2.392 ns ) ; sram_register:inst26|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst26|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[2]     ; Reg[2]   ; None                        ; None                      ; 0.393 ns                ;
+-------+----------------------------------+--------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Reg[1]'                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------+--------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                                                                           ; To                                                                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+--------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 359.45 MHz ( period = 2.782 ns ) ; sram_register:inst28|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst28|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[1]     ; Reg[1]   ; None                        ; None                      ; 0.401 ns                ;
; N/A   ; 363.37 MHz ( period = 2.752 ns ) ; sram_register:inst28|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst28|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[1]     ; Reg[1]   ; None                        ; None                      ; 0.401 ns                ;
; N/A   ; 405.52 MHz ( period = 2.466 ns ) ; sram_register:inst28|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst28|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[1]     ; Reg[1]   ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; 407.50 MHz ( period = 2.454 ns ) ; sram_register:inst28|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst28|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[1]     ; Reg[1]   ; None                        ; None                      ; 0.397 ns                ;
; N/A   ; 413.91 MHz ( period = 2.416 ns ) ; sram_register:inst28|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst28|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[1]     ; Reg[1]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.63 MHz ( period = 2.406 ns ) ; sram_register:inst28|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst28|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[1]     ; Reg[1]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.63 MHz ( period = 2.406 ns ) ; sram_register:inst28|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst28|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[1]     ; Reg[1]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.63 MHz ( period = 2.406 ns ) ; sram_register:inst28|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst28|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[1]     ; Reg[1]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.63 MHz ( period = 2.406 ns ) ; sram_register:inst28|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst28|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[1]     ; Reg[1]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.63 MHz ( period = 2.406 ns ) ; sram_register:inst28|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst28|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[1]     ; Reg[1]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.63 MHz ( period = 2.406 ns ) ; sram_register:inst28|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst28|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[1]     ; Reg[1]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.97 MHz ( period = 2.404 ns ) ; sram_register:inst28|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst28|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[1]     ; Reg[1]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.97 MHz ( period = 2.404 ns ) ; sram_register:inst28|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst28|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[1]     ; Reg[1]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.97 MHz ( period = 2.404 ns ) ; sram_register:inst28|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst28|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[1]     ; Reg[1]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 416.32 MHz ( period = 2.402 ns ) ; sram_register:inst28|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst28|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[1]     ; Reg[1]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 418.06 MHz ( period = 2.392 ns ) ; sram_register:inst28|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst28|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[1]     ; Reg[1]   ; None                        ; None                      ; 0.393 ns                ;
+-------+----------------------------------+--------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Reg[9]'                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------+--------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                                                                           ; To                                                                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+--------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 260.15 MHz ( period = 3.844 ns ) ; sram_register:inst18|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst18|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[9]     ; Reg[9]   ; None                        ; None                      ; 0.404 ns                ;
; N/A   ; 394.63 MHz ( period = 2.534 ns ) ; sram_register:inst18|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst18|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[9]     ; Reg[9]   ; None                        ; None                      ; 0.405 ns                ;
; N/A   ; 403.55 MHz ( period = 2.478 ns ) ; sram_register:inst18|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst18|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[9]     ; Reg[9]   ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; 403.55 MHz ( period = 2.478 ns ) ; sram_register:inst18|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst18|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[9]     ; Reg[9]   ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; 405.52 MHz ( period = 2.466 ns ) ; sram_register:inst18|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst18|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[9]     ; Reg[9]   ; None                        ; None                      ; 0.397 ns                ;
; N/A   ; 405.84 MHz ( period = 2.464 ns ) ; sram_register:inst18|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst18|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[9]     ; Reg[9]   ; None                        ; None                      ; 0.397 ns                ;
; N/A   ; 415.63 MHz ( period = 2.406 ns ) ; sram_register:inst18|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst18|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[9]     ; Reg[9]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.63 MHz ( period = 2.406 ns ) ; sram_register:inst18|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst18|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[9]     ; Reg[9]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.63 MHz ( period = 2.406 ns ) ; sram_register:inst18|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst18|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[9]     ; Reg[9]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.63 MHz ( period = 2.406 ns ) ; sram_register:inst18|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst18|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[9]     ; Reg[9]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.63 MHz ( period = 2.406 ns ) ; sram_register:inst18|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst18|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[9]     ; Reg[9]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.97 MHz ( period = 2.404 ns ) ; sram_register:inst18|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst18|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[9]     ; Reg[9]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.97 MHz ( period = 2.404 ns ) ; sram_register:inst18|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst18|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[9]     ; Reg[9]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.97 MHz ( period = 2.404 ns ) ; sram_register:inst18|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst18|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[9]     ; Reg[9]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.97 MHz ( period = 2.404 ns ) ; sram_register:inst18|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst18|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[9]     ; Reg[9]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 418.41 MHz ( period = 2.390 ns ) ; sram_register:inst18|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst18|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[9]     ; Reg[9]   ; None                        ; None                      ; 0.393 ns                ;
+-------+----------------------------------+--------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Reg[0]'                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------+--------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                                                                           ; To                                                                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+--------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 365.50 MHz ( period = 2.736 ns ) ; sram_register:inst30|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst30|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[0]     ; Reg[0]   ; None                        ; None                      ; 0.410 ns                ;
; N/A   ; 405.52 MHz ( period = 2.466 ns ) ; sram_register:inst30|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst30|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[0]     ; Reg[0]   ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; 415.63 MHz ( period = 2.406 ns ) ; sram_register:inst30|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst30|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[0]     ; Reg[0]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.63 MHz ( period = 2.406 ns ) ; sram_register:inst30|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst30|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[0]     ; Reg[0]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.63 MHz ( period = 2.406 ns ) ; sram_register:inst30|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst30|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[0]     ; Reg[0]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.63 MHz ( period = 2.406 ns ) ; sram_register:inst30|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst30|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[0]     ; Reg[0]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.63 MHz ( period = 2.406 ns ) ; sram_register:inst30|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst30|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[0]     ; Reg[0]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.63 MHz ( period = 2.406 ns ) ; sram_register:inst30|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst30|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[0]     ; Reg[0]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.63 MHz ( period = 2.406 ns ) ; sram_register:inst30|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst30|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[0]     ; Reg[0]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.97 MHz ( period = 2.404 ns ) ; sram_register:inst30|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst30|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[0]     ; Reg[0]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.97 MHz ( period = 2.404 ns ) ; sram_register:inst30|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst30|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[0]     ; Reg[0]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.97 MHz ( period = 2.404 ns ) ; sram_register:inst30|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst30|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[0]     ; Reg[0]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.97 MHz ( period = 2.404 ns ) ; sram_register:inst30|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst30|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[0]     ; Reg[0]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.97 MHz ( period = 2.404 ns ) ; sram_register:inst30|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst30|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[0]     ; Reg[0]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.97 MHz ( period = 2.404 ns ) ; sram_register:inst30|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst30|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[0]     ; Reg[0]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 418.06 MHz ( period = 2.392 ns ) ; sram_register:inst30|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst30|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[0]     ; Reg[0]   ; None                        ; None                      ; 0.393 ns                ;
+-------+----------------------------------+--------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Reg[8]'                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------+--------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                                                                           ; To                                                                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+--------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 395.26 MHz ( period = 2.530 ns ) ; sram_register:inst22|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst22|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[8]     ; Reg[8]   ; None                        ; None                      ; 0.406 ns                ;
; N/A   ; 402.90 MHz ( period = 2.482 ns ) ; sram_register:inst22|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst22|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[8]     ; Reg[8]   ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; 403.23 MHz ( period = 2.480 ns ) ; sram_register:inst22|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst22|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[8]     ; Reg[8]   ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; 403.55 MHz ( period = 2.478 ns ) ; sram_register:inst22|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst22|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[8]     ; Reg[8]   ; None                        ; None                      ; 0.397 ns                ;
; N/A   ; 405.52 MHz ( period = 2.466 ns ) ; sram_register:inst22|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst22|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[8]     ; Reg[8]   ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; 415.63 MHz ( period = 2.406 ns ) ; sram_register:inst22|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst22|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[8]     ; Reg[8]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.63 MHz ( period = 2.406 ns ) ; sram_register:inst22|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst22|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[8]     ; Reg[8]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.63 MHz ( period = 2.406 ns ) ; sram_register:inst22|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst22|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[8]     ; Reg[8]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.63 MHz ( period = 2.406 ns ) ; sram_register:inst22|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst22|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[8]     ; Reg[8]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.97 MHz ( period = 2.404 ns ) ; sram_register:inst22|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst22|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[8]     ; Reg[8]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.97 MHz ( period = 2.404 ns ) ; sram_register:inst22|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; sram_register:inst22|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; Reg[8]     ; Reg[8]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.97 MHz ( period = 2.404 ns ) ; sram_register:inst22|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst22|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[8]     ; Reg[8]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.97 MHz ( period = 2.404 ns ) ; sram_register:inst22|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst22|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[8]     ; Reg[8]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.97 MHz ( period = 2.404 ns ) ; sram_register:inst22|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst22|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[8]     ; Reg[8]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 415.97 MHz ( period = 2.404 ns ) ; sram_register:inst22|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst22|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[8]     ; Reg[8]   ; None                        ; None                      ; 0.393 ns                ;
; N/A   ; 419.46 MHz ( period = 2.384 ns ) ; sram_register:inst22|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; sram_register:inst22|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; Reg[8]     ; Reg[8]   ; None                        ; None                      ; 0.393 ns                ;
+-------+----------------------------------+--------------------------------------------------------------------------------+-------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+------------+------------+--------------------------------------------------------------------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From       ; To                                                                             ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------+--------------------------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; 3.985 ns   ; DataIn[13] ; sram_register:inst|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; CS       ;
; N/A                                     ; None                                                ; 3.971 ns   ; DataIn[11] ; sram_register:inst|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; CS       ;
; N/A                                     ; None                                                ; 3.939 ns   ; DataIn[13] ; sram_register:inst|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; WE       ;
; N/A                                     ; None                                                ; 3.925 ns   ; DataIn[11] ; sram_register:inst|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; WE       ;
; N/A                                     ; None                                                ; 3.625 ns   ; DataIn[8]  ; sram_register:inst|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1    ; CS       ;
; N/A                                     ; None                                                ; 3.579 ns   ; DataIn[8]  ; sram_register:inst|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1    ; WE       ;
; N/A                                     ; None                                                ; 3.566 ns   ; DataIn[9]  ; sram_register:inst|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1    ; CS       ;
; N/A                                     ; None                                                ; 3.520 ns   ; DataIn[9]  ; sram_register:inst|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1    ; WE       ;
; N/A                                     ; None                                                ; 3.478 ns   ; DataIn[7]  ; sram_register:inst|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1    ; CS       ;
; N/A                                     ; None                                                ; 3.432 ns   ; DataIn[7]  ; sram_register:inst|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1    ; WE       ;
; N/A                                     ; None                                                ; 3.364 ns   ; DataIn[8]  ; sram_register:inst1|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; Reg[14]  ;
; N/A                                     ; None                                                ; 3.332 ns   ; DataIn[4]  ; sram_register:inst|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1    ; CS       ;
; N/A                                     ; None                                                ; 3.286 ns   ; DataIn[4]  ; sram_register:inst|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1    ; WE       ;
; N/A                                     ; None                                                ; 3.282 ns   ; DataIn[10] ; sram_register:inst|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; CS       ;
; N/A                                     ; None                                                ; 3.270 ns   ; DataIn[5]  ; sram_register:inst|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1    ; CS       ;
; N/A                                     ; None                                                ; 3.252 ns   ; DataIn[6]  ; sram_register:inst|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1    ; CS       ;
; N/A                                     ; None                                                ; 3.248 ns   ; DataIn[15] ; sram_register:inst|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; CS       ;
; N/A                                     ; None                                                ; 3.241 ns   ; DataIn[12] ; sram_register:inst|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; CS       ;
; N/A                                     ; None                                                ; 3.236 ns   ; DataIn[10] ; sram_register:inst|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; WE       ;
; N/A                                     ; None                                                ; 3.230 ns   ; DataIn[14] ; sram_register:inst|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; CS       ;
; N/A                                     ; None                                                ; 3.224 ns   ; DataIn[5]  ; sram_register:inst|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1    ; WE       ;
; N/A                                     ; None                                                ; 3.206 ns   ; DataIn[6]  ; sram_register:inst|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1    ; WE       ;
; N/A                                     ; None                                                ; 3.202 ns   ; DataIn[15] ; sram_register:inst|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; WE       ;
; N/A                                     ; None                                                ; 3.201 ns   ; DataIn[4]  ; sram_register:inst22|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[8]   ;
; N/A                                     ; None                                                ; 3.195 ns   ; DataIn[12] ; sram_register:inst|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; WE       ;
; N/A                                     ; None                                                ; 3.184 ns   ; DataIn[14] ; sram_register:inst|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; WE       ;
; N/A                                     ; None                                                ; 3.182 ns   ; DataIn[8]  ; sram_register:inst1|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; CS       ;
; N/A                                     ; None                                                ; 3.070 ns   ; DataIn[8]  ; sram_register:inst1|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; WE       ;
; N/A                                     ; None                                                ; 3.034 ns   ; DataIn[7]  ; sram_register:inst1|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; Reg[14]  ;
; N/A                                     ; None                                                ; 3.025 ns   ; DataIn[8]  ; sram_register:inst28|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[1]   ;
; N/A                                     ; None                                                ; 3.005 ns   ; DataIn[6]  ; sram_register:inst28|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[1]   ;
; N/A                                     ; None                                                ; 2.981 ns   ; DataIn[13] ; sram_register:inst28|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Reg[1]   ;
; N/A                                     ; None                                                ; 2.944 ns   ; DataIn[7]  ; sram_register:inst28|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[1]   ;
; N/A                                     ; None                                                ; 2.900 ns   ; DataIn[9]  ; sram_register:inst16|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; CS       ;
; N/A                                     ; None                                                ; 2.899 ns   ; DataIn[6]  ; sram_register:inst18|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[9]   ;
; N/A                                     ; None                                                ; 2.883 ns   ; DataIn[9]  ; sram_register:inst22|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[8]   ;
; N/A                                     ; None                                                ; 2.852 ns   ; DataIn[7]  ; sram_register:inst1|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; CS       ;
; N/A                                     ; None                                                ; 2.828 ns   ; DataIn[6]  ; sram_register:inst22|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[8]   ;
; N/A                                     ; None                                                ; 2.821 ns   ; DataIn[14] ; sram_register:inst28|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Reg[1]   ;
; N/A                                     ; None                                                ; 2.820 ns   ; DataIn[14] ; sram_register:inst22|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Reg[8]   ;
; N/A                                     ; None                                                ; 2.793 ns   ; DataIn[9]  ; sram_register:inst16|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[11]  ;
; N/A                                     ; None                                                ; 2.792 ns   ; DataIn[5]  ; sram_register:inst30|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[0]   ;
; N/A                                     ; None                                                ; 2.783 ns   ; DataIn[9]  ; sram_register:inst28|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[1]   ;
; N/A                                     ; None                                                ; 2.778 ns   ; DataIn[9]  ; sram_register:inst16|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE       ;
; N/A                                     ; None                                                ; 2.770 ns   ; DataIn[9]  ; sram_register:inst30|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[0]   ;
; N/A                                     ; None                                                ; 2.770 ns   ; DataIn[13] ; sram_register:inst30|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Reg[0]   ;
; N/A                                     ; None                                                ; 2.768 ns   ; DataIn[4]  ; sram_register:inst18|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[9]   ;
; N/A                                     ; None                                                ; 2.756 ns   ; DataIn[8]  ; sram_register:inst30|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[0]   ;
; N/A                                     ; None                                                ; 2.753 ns   ; DataIn[15] ; sram_register:inst28|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Reg[1]   ;
; N/A                                     ; None                                                ; 2.740 ns   ; DataIn[7]  ; sram_register:inst1|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; WE       ;
; N/A                                     ; None                                                ; 2.721 ns   ; DataIn[12] ; sram_register:inst30|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Reg[0]   ;
; N/A                                     ; None                                                ; 2.699 ns   ; DataIn[7]  ; sram_register:inst10|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[6]   ;
; N/A                                     ; None                                                ; 2.699 ns   ; DataIn[8]  ; sram_register:inst22|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[8]   ;
; N/A                                     ; None                                                ; 2.689 ns   ; DataIn[6]  ; sram_register:inst2|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; Reg[13]  ;
; N/A                                     ; None                                                ; 2.608 ns   ; DataIn[13] ; sram_register:inst|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; Reg[15]  ;
; N/A                                     ; None                                                ; 2.594 ns   ; DataIn[11] ; sram_register:inst|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; Reg[15]  ;
; N/A                                     ; None                                                ; 2.590 ns   ; DataIn[13] ; sram_register:inst22|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Reg[8]   ;
; N/A                                     ; None                                                ; 2.570 ns   ; DataIn[8]  ; sram_register:inst16|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; CS       ;
; N/A                                     ; None                                                ; 2.561 ns   ; DataIn[8]  ; sram_register:inst24|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[3]   ;
; N/A                                     ; None                                                ; 2.541 ns   ; DataIn[14] ; sram_register:inst2|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[13]  ;
; N/A                                     ; None                                                ; 2.515 ns   ; DataIn[4]  ; sram_register:inst1|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; Reg[14]  ;
; N/A                                     ; None                                                ; 2.515 ns   ; DataIn[7]  ; sram_register:inst10|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; CS       ;
; N/A                                     ; None                                                ; 2.514 ns   ; DataIn[11] ; sram_register:inst30|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Reg[0]   ;
; N/A                                     ; None                                                ; 2.504 ns   ; DataIn[7]  ; sram_register:inst30|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[0]   ;
; N/A                                     ; None                                                ; 2.499 ns   ; DataIn[13] ; sram_register:inst16|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; CS       ;
; N/A                                     ; None                                                ; 2.495 ns   ; DataIn[10] ; sram_register:inst28|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Reg[1]   ;
; N/A                                     ; None                                                ; 2.486 ns   ; DataIn[15] ; sram_register:inst30|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Reg[0]   ;
; N/A                                     ; None                                                ; 2.484 ns   ; DataIn[14] ; sram_register:inst30|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Reg[0]   ;
; N/A                                     ; None                                                ; 2.479 ns   ; DataIn[5]  ; sram_register:inst28|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[1]   ;
; N/A                                     ; None                                                ; 2.477 ns   ; DataIn[10] ; sram_register:inst30|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Reg[0]   ;
; N/A                                     ; None                                                ; 2.474 ns   ; DataIn[14] ; sram_register:inst10|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Reg[6]   ;
; N/A                                     ; None                                                ; 2.463 ns   ; DataIn[8]  ; sram_register:inst16|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[11]  ;
; N/A                                     ; None                                                ; 2.456 ns   ; DataIn[11] ; sram_register:inst28|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Reg[1]   ;
; N/A                                     ; None                                                ; 2.448 ns   ; DataIn[8]  ; sram_register:inst16|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE       ;
; N/A                                     ; None                                                ; 2.443 ns   ; DataIn[4]  ; sram_register:inst22|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; CS       ;
; N/A                                     ; None                                                ; 2.441 ns   ; DataIn[4]  ; sram_register:inst28|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[1]   ;
; N/A                                     ; None                                                ; 2.434 ns   ; DataIn[13] ; sram_register:inst18|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Reg[9]   ;
; N/A                                     ; None                                                ; 2.411 ns   ; DataIn[13] ; sram_register:inst12|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Reg[5]   ;
; N/A                                     ; None                                                ; 2.403 ns   ; DataIn[12] ; sram_register:inst28|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Reg[1]   ;
; N/A                                     ; None                                                ; 2.396 ns   ; DataIn[7]  ; sram_register:inst10|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE       ;
; N/A                                     ; None                                                ; 2.395 ns   ; DataIn[6]  ; sram_register:inst2|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; CS       ;
; N/A                                     ; None                                                ; 2.392 ns   ; DataIn[13] ; sram_register:inst16|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Reg[11]  ;
; N/A                                     ; None                                                ; 2.383 ns   ; DataIn[12] ; sram_register:inst2|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[13]  ;
; N/A                                     ; None                                                ; 2.378 ns   ; DataIn[4]  ; sram_register:inst30|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[0]   ;
; N/A                                     ; None                                                ; 2.377 ns   ; DataIn[13] ; sram_register:inst16|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE       ;
; N/A                                     ; None                                                ; 2.363 ns   ; DataIn[8]  ; sram_register:inst2|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; Reg[13]  ;
; N/A                                     ; None                                                ; 2.346 ns   ; DataIn[6]  ; sram_register:inst30|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[0]   ;
; N/A                                     ; None                                                ; 2.340 ns   ; DataIn[8]  ; sram_register:inst10|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[6]   ;
; N/A                                     ; None                                                ; 2.333 ns   ; DataIn[4]  ; sram_register:inst1|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; CS       ;
; N/A                                     ; None                                                ; 2.328 ns   ; DataIn[7]  ; sram_register:inst22|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[8]   ;
; N/A                                     ; None                                                ; 2.324 ns   ; DataIn[15] ; sram_register:inst22|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Reg[8]   ;
; N/A                                     ; None                                                ; 2.323 ns   ; DataIn[13] ; sram_register:inst2|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[13]  ;
; N/A                                     ; None                                                ; 2.319 ns   ; DataIn[13] ; sram_register:inst24|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Reg[3]   ;
; N/A                                     ; None                                                ; 2.316 ns   ; DataIn[10] ; sram_register:inst22|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Reg[8]   ;
; N/A                                     ; None                                                ; 2.314 ns   ; DataIn[5]  ; sram_register:inst22|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[8]   ;
; N/A                                     ; None                                                ; 2.311 ns   ; DataIn[12] ; sram_register:inst22|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Reg[8]   ;
; N/A                                     ; None                                                ; 2.293 ns   ; DataIn[11] ; sram_register:inst22|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Reg[8]   ;
; N/A                                     ; None                                                ; 2.290 ns   ; DataIn[14] ; sram_register:inst10|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; CS       ;
; N/A                                     ; None                                                ; 2.284 ns   ; DataIn[14] ; sram_register:inst12|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Reg[5]   ;
; N/A                                     ; None                                                ; 2.271 ns   ; DataIn[6]  ; sram_register:inst2|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; WE       ;
; N/A                                     ; None                                                ; 2.266 ns   ; DataIn[15] ; sram_register:inst16|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; CS       ;
; N/A                                     ; None                                                ; 2.263 ns   ; DataIn[9]  ; sram_register:inst24|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[3]   ;
; N/A                                     ; None                                                ; 2.254 ns   ; DataIn[9]  ; sram_register:inst2|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; Reg[13]  ;
; N/A                                     ; None                                                ; 2.248 ns   ; DataIn[8]  ; sram_register:inst|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1    ; Reg[15]  ;
; N/A                                     ; None                                                ; 2.247 ns   ; DataIn[14] ; sram_register:inst2|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; CS       ;
; N/A                                     ; None                                                ; 2.244 ns   ; DataIn[10] ; sram_register:inst2|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[13]  ;
; N/A                                     ; None                                                ; 2.235 ns   ; DataIn[8]  ; sram_register:inst18|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[9]   ;
; N/A                                     ; None                                                ; 2.230 ns   ; DataIn[6]  ; sram_register:inst18|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; CS       ;
; N/A                                     ; None                                                ; 2.224 ns   ; DataIn[4]  ; sram_register:inst12|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[5]   ;
; N/A                                     ; None                                                ; 2.221 ns   ; DataIn[4]  ; sram_register:inst1|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; WE       ;
; N/A                                     ; None                                                ; 2.210 ns   ; DataIn[14] ; sram_register:inst18|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Reg[9]   ;
; N/A                                     ; None                                                ; 2.208 ns   ; DataIn[12] ; sram_register:inst10|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Reg[6]   ;
; N/A                                     ; None                                                ; 2.189 ns   ; DataIn[9]  ; sram_register:inst|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1    ; Reg[15]  ;
; N/A                                     ; None                                                ; 2.186 ns   ; DataIn[5]  ; sram_register:inst10|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[6]   ;
; N/A                                     ; None                                                ; 2.173 ns   ; DataIn[9]  ; sram_register:inst18|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[9]   ;
; N/A                                     ; None                                                ; 2.171 ns   ; DataIn[14] ; sram_register:inst10|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE       ;
; N/A                                     ; None                                                ; 2.159 ns   ; DataIn[15] ; sram_register:inst16|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Reg[11]  ;
; N/A                                     ; None                                                ; 2.156 ns   ; DataIn[8]  ; sram_register:inst10|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; CS       ;
; N/A                                     ; None                                                ; 2.155 ns   ; DataIn[7]  ; sram_register:inst16|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; CS       ;
; N/A                                     ; None                                                ; 2.147 ns   ; DataIn[10] ; sram_register:inst10|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Reg[6]   ;
; N/A                                     ; None                                                ; 2.146 ns   ; DataIn[8]  ; sram_register:inst14|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[4]   ;
; N/A                                     ; None                                                ; 2.144 ns   ; DataIn[15] ; sram_register:inst16|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE       ;
; N/A                                     ; None                                                ; 2.141 ns   ; DataIn[4]  ; sram_register:inst22|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE       ;
; N/A                                     ; None                                                ; 2.125 ns   ; DataIn[9]  ; sram_register:inst22|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; CS       ;
; N/A                                     ; None                                                ; 2.125 ns   ; DataIn[11] ; sram_register:inst12|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Reg[5]   ;
; N/A                                     ; None                                                ; 2.123 ns   ; DataIn[14] ; sram_register:inst2|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE       ;
; N/A                                     ; None                                                ; 2.117 ns   ; DataIn[14] ; sram_register:inst16|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; CS       ;
; N/A                                     ; None                                                ; 2.111 ns   ; DataIn[6]  ; sram_register:inst18|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE       ;
; N/A                                     ; None                                                ; 2.101 ns   ; DataIn[7]  ; sram_register:inst|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1    ; Reg[15]  ;
; N/A                                     ; None                                                ; 2.100 ns   ; DataIn[7]  ; sram_register:inst18|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[9]   ;
; N/A                                     ; None                                                ; 2.099 ns   ; DataIn[4]  ; sram_register:inst18|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; CS       ;
; N/A                                     ; None                                                ; 2.095 ns   ; DataIn[8]  ; sram_register:inst12|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[5]   ;
; N/A                                     ; None                                                ; 2.094 ns   ; DataIn[11] ; sram_register:inst16|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; CS       ;
; N/A                                     ; None                                                ; 2.089 ns   ; DataIn[12] ; sram_register:inst2|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; CS       ;
; N/A                                     ; None                                                ; 2.083 ns   ; DataIn[7]  ; sram_register:inst2|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; Reg[13]  ;
; N/A                                     ; None                                                ; 2.083 ns   ; DataIn[9]  ; sram_register:inst26|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[2]   ;
; N/A                                     ; None                                                ; 2.082 ns   ; DataIn[8]  ; sram_register:inst24|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE       ;
; N/A                                     ; None                                                ; 2.074 ns   ; DataIn[5]  ; sram_register:inst18|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[9]   ;
; N/A                                     ; None                                                ; 2.071 ns   ; DataIn[4]  ; sram_register:inst16|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; CS       ;
; N/A                                     ; None                                                ; 2.070 ns   ; DataIn[6]  ; sram_register:inst22|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; CS       ;
; N/A                                     ; None                                                ; 2.069 ns   ; DataIn[8]  ; sram_register:inst2|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; CS       ;
; N/A                                     ; None                                                ; 2.062 ns   ; DataIn[14] ; sram_register:inst22|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; CS       ;
; N/A                                     ; None                                                ; 2.061 ns   ; DataIn[14] ; sram_register:inst17|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Reg[10]  ;
; N/A                                     ; None                                                ; 2.055 ns   ; DataIn[12] ; sram_register:inst14|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Reg[4]   ;
; N/A                                     ; None                                                ; 2.051 ns   ; DataIn[4]  ; sram_register:inst14|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[4]   ;
; N/A                                     ; None                                                ; 2.048 ns   ; DataIn[7]  ; sram_register:inst16|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[11]  ;
; N/A                                     ; None                                                ; 2.047 ns   ; DataIn[6]  ; sram_register:inst26|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[2]   ;
; N/A                                     ; None                                                ; 2.037 ns   ; DataIn[8]  ; sram_register:inst10|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE       ;
; N/A                                     ; None                                                ; 2.033 ns   ; DataIn[7]  ; sram_register:inst16|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE       ;
; N/A                                     ; None                                                ; 2.032 ns   ; DataIn[14] ; sram_register:inst24|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Reg[3]   ;
; N/A                                     ; None                                                ; 2.029 ns   ; DataIn[13] ; sram_register:inst2|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; CS       ;
; N/A                                     ; None                                                ; 2.024 ns   ; DataIn[5]  ; sram_register:inst2|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; Reg[13]  ;
; N/A                                     ; None                                                ; 2.024 ns   ; DataIn[12] ; sram_register:inst10|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; CS       ;
; N/A                                     ; None                                                ; 2.022 ns   ; DataIn[8]  ; sram_register:inst28|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; CS       ;
; N/A                                     ; None                                                ; 2.021 ns   ; DataIn[12] ; sram_register:inst16|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; CS       ;
; N/A                                     ; None                                                ; 2.017 ns   ; DataIn[11] ; sram_register:inst10|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Reg[6]   ;
; N/A                                     ; None                                                ; 2.015 ns   ; DataIn[9]  ; sram_register:inst10|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[6]   ;
; N/A                                     ; None                                                ; 2.015 ns   ; DataIn[9]  ; sram_register:inst14|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[4]   ;
; N/A                                     ; None                                                ; 2.013 ns   ; DataIn[11] ; sram_register:inst2|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[13]  ;
; N/A                                     ; None                                                ; 2.010 ns   ; DataIn[14] ; sram_register:inst16|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Reg[11]  ;
; N/A                                     ; None                                                ; 2.008 ns   ; DataIn[15] ; sram_register:inst2|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[13]  ;
; N/A                                     ; None                                                ; 2.002 ns   ; DataIn[5]  ; sram_register:inst10|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; CS       ;
; N/A                                     ; None                                                ; 2.002 ns   ; DataIn[6]  ; sram_register:inst28|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; CS       ;
; N/A                                     ; None                                                ; 1.997 ns   ; DataIn[13] ; sram_register:inst10|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Reg[6]   ;
; N/A                                     ; None                                                ; 1.996 ns   ; DataIn[4]  ; sram_register:inst2|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; Reg[13]  ;
; N/A                                     ; None                                                ; 1.995 ns   ; DataIn[14] ; sram_register:inst16|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE       ;
; N/A                                     ; None                                                ; 1.988 ns   ; DataIn[4]  ; sram_register:inst17|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[10]  ;
; N/A                                     ; None                                                ; 1.987 ns   ; DataIn[11] ; sram_register:inst16|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Reg[11]  ;
; N/A                                     ; None                                                ; 1.980 ns   ; DataIn[4]  ; sram_register:inst18|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE       ;
; N/A                                     ; None                                                ; 1.978 ns   ; DataIn[13] ; sram_register:inst28|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; CS       ;
; N/A                                     ; None                                                ; 1.973 ns   ; DataIn[11] ; sram_register:inst1|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[14]  ;
; N/A                                     ; None                                                ; 1.972 ns   ; DataIn[11] ; sram_register:inst16|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE       ;
; N/A                                     ; None                                                ; 1.971 ns   ; DataIn[4]  ; sram_register:inst10|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[6]   ;
; N/A                                     ; None                                                ; 1.965 ns   ; DataIn[12] ; sram_register:inst2|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE       ;
; N/A                                     ; None                                                ; 1.964 ns   ; DataIn[4]  ; sram_register:inst16|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[11]  ;
; N/A                                     ; None                                                ; 1.963 ns   ; DataIn[10] ; sram_register:inst10|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; CS       ;
; N/A                                     ; None                                                ; 1.960 ns   ; DataIn[9]  ; sram_register:inst2|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; CS       ;
; N/A                                     ; None                                                ; 1.955 ns   ; DataIn[4]  ; sram_register:inst|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1    ; Reg[15]  ;
; N/A                                     ; None                                                ; 1.950 ns   ; DataIn[10] ; sram_register:inst2|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; CS       ;
; N/A                                     ; None                                                ; 1.949 ns   ; DataIn[4]  ; sram_register:inst16|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE       ;
; N/A                                     ; None                                                ; 1.947 ns   ; DataIn[6]  ; sram_register:inst17|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[10]  ;
; N/A                                     ; None                                                ; 1.946 ns   ; DataIn[12] ; sram_register:inst12|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Reg[5]   ;
; N/A                                     ; None                                                ; 1.945 ns   ; DataIn[8]  ; sram_register:inst2|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; WE       ;
; N/A                                     ; None                                                ; 1.941 ns   ; DataIn[7]  ; sram_register:inst28|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; CS       ;
; N/A                                     ; None                                                ; 1.941 ns   ; DataIn[8]  ; sram_register:inst22|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; CS       ;
; N/A                                     ; None                                                ; 1.941 ns   ; DataIn[11] ; sram_register:inst24|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Reg[3]   ;
; N/A                                     ; None                                                ; 1.938 ns   ; DataIn[6]  ; sram_register:inst3|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; Reg[12]  ;
; N/A                                     ; None                                                ; 1.935 ns   ; DataIn[10] ; sram_register:inst18|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Reg[9]   ;
; N/A                                     ; None                                                ; 1.915 ns   ; DataIn[6]  ; sram_register:inst1|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; Reg[14]  ;
; N/A                                     ; None                                                ; 1.914 ns   ; DataIn[12] ; sram_register:inst16|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Reg[11]  ;
; N/A                                     ; None                                                ; 1.913 ns   ; DataIn[7]  ; sram_register:inst26|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[2]   ;
; N/A                                     ; None                                                ; 1.912 ns   ; DataIn[11] ; sram_register:inst18|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Reg[9]   ;
; N/A                                     ; None                                                ; 1.906 ns   ; DataIn[15] ; sram_register:inst18|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; Reg[9]   ;
; N/A                                     ; None                                                ; 1.905 ns   ; DataIn[10] ; sram_register:inst|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; Reg[15]  ;
; N/A                                     ; None                                                ; 1.905 ns   ; DataIn[12] ; sram_register:inst10|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE       ;
; N/A                                     ; None                                                ; 1.905 ns   ; DataIn[13] ; sram_register:inst2|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE       ;
; N/A                                     ; None                                                ; 1.899 ns   ; DataIn[12] ; sram_register:inst16|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE       ;
; N/A                                     ; None                                                ; 1.893 ns   ; DataIn[5]  ; sram_register:inst|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1    ; Reg[15]  ;
; N/A                                     ; None                                                ; 1.886 ns   ; DataIn[7]  ; sram_register:inst12|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[5]   ;
; N/A                                     ; None                                                ; 1.883 ns   ; DataIn[5]  ; sram_register:inst10|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE       ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;            ;                                                                                ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+------------+--------------------------------------------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------------------------------+-------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                          ; To          ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------------------------------+-------------+------------+
; N/A                                     ; None                                                ; 16.332 ns  ; sram_register:inst17|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[0]  ; WE         ;
; N/A                                     ; None                                                ; 16.226 ns  ; sram_register:inst17|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[0]  ; CS         ;
; N/A                                     ; None                                                ; 15.717 ns  ; sram_register:inst17|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[0]  ; Reg[10]    ;
; N/A                                     ; None                                                ; 15.633 ns  ; sram_register:inst26|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[0]  ; WE         ;
; N/A                                     ; None                                                ; 15.526 ns  ; sram_register:inst26|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[0]  ; CS         ;
; N/A                                     ; None                                                ; 15.383 ns  ; sram_register:inst24|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[0]  ; CS         ;
; N/A                                     ; None                                                ; 15.383 ns  ; sram_register:inst17|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[1]  ; WE         ;
; N/A                                     ; None                                                ; 15.332 ns  ; sram_register:inst24|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[1]  ; CS         ;
; N/A                                     ; None                                                ; 15.277 ns  ; sram_register:inst17|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[1]  ; CS         ;
; N/A                                     ; None                                                ; 15.141 ns  ; sram_register:inst24|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[3]  ; CS         ;
; N/A                                     ; None                                                ; 15.072 ns  ; sram_register:inst24|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[7]  ; CS         ;
; N/A                                     ; None                                                ; 14.989 ns  ; sram_register:inst26|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[0]  ; Reg[2]     ;
; N/A                                     ; None                                                ; 14.973 ns  ; sram_register:inst24|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[0]  ; WE         ;
; N/A                                     ; None                                                ; 14.965 ns  ; sram_register:inst30|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[0]  ; WE         ;
; N/A                                     ; None                                                ; 14.946 ns  ; sram_register:inst26|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[3]  ; WE         ;
; N/A                                     ; None                                                ; 14.926 ns  ; sram_register:inst30|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[0]  ; CS         ;
; N/A                                     ; None                                                ; 14.922 ns  ; sram_register:inst24|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[1]  ; WE         ;
; N/A                                     ; None                                                ; 14.874 ns  ; sram_register:inst30|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[1]  ; WE         ;
; N/A                                     ; None                                                ; 14.863 ns  ; sram_register:inst24|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; DataOut[10] ; CS         ;
; N/A                                     ; None                                                ; 14.859 ns  ; sram_register:inst26|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; DataOut[10] ; WE         ;
; N/A                                     ; None                                                ; 14.839 ns  ; sram_register:inst26|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[3]  ; CS         ;
; N/A                                     ; None                                                ; 14.835 ns  ; sram_register:inst30|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[1]  ; CS         ;
; N/A                                     ; None                                                ; 14.781 ns  ; sram_register:inst22|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[0]  ; WE         ;
; N/A                                     ; None                                                ; 14.768 ns  ; sram_register:inst17|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[1]  ; Reg[10]    ;
; N/A                                     ; None                                                ; 14.752 ns  ; sram_register:inst26|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; DataOut[10] ; CS         ;
; N/A                                     ; None                                                ; 14.741 ns  ; sram_register:inst28|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[0]  ; WE         ;
; N/A                                     ; None                                                ; 14.731 ns  ; sram_register:inst24|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[3]  ; WE         ;
; N/A                                     ; None                                                ; 14.662 ns  ; sram_register:inst24|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[7]  ; WE         ;
; N/A                                     ; None                                                ; 14.638 ns  ; sram_register:inst18|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[0]  ; WE         ;
; N/A                                     ; None                                                ; 14.637 ns  ; sram_register:inst24|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; DataOut[13] ; CS         ;
; N/A                                     ; None                                                ; 14.612 ns  ; sram_register:inst1|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; DataOut[3]  ; WE         ;
; N/A                                     ; None                                                ; 14.586 ns  ; sram_register:inst17|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[3]  ; WE         ;
; N/A                                     ; None                                                ; 14.583 ns  ; sram_register:inst22|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[3]  ; WE         ;
; N/A                                     ; None                                                ; 14.539 ns  ; sram_register:inst28|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[1]  ; WE         ;
; N/A                                     ; None                                                ; 14.531 ns  ; sram_register:inst16|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[1]  ; WE         ;
; N/A                                     ; None                                                ; 14.519 ns  ; sram_register:inst18|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[0]  ; CS         ;
; N/A                                     ; None                                                ; 14.516 ns  ; sram_register:inst16|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[1]  ; Reg[11]    ;
; N/A                                     ; None                                                ; 14.513 ns  ; sram_register:inst14|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[1]  ; WE         ;
; N/A                                     ; None                                                ; 14.500 ns  ; sram_register:inst1|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; DataOut[3]  ; CS         ;
; N/A                                     ; None                                                ; 14.494 ns  ; sram_register:inst24|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[0]  ; Reg[3]     ;
; N/A                                     ; None                                                ; 14.481 ns  ; sram_register:inst26|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[1]  ; WE         ;
; N/A                                     ; None                                                ; 14.480 ns  ; sram_register:inst17|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[3]  ; CS         ;
; N/A                                     ; None                                                ; 14.479 ns  ; sram_register:inst22|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[0]  ; CS         ;
; N/A                                     ; None                                                ; 14.453 ns  ; sram_register:inst24|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; DataOut[10] ; WE         ;
; N/A                                     ; None                                                ; 14.443 ns  ; sram_register:inst24|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[1]  ; Reg[3]     ;
; N/A                                     ; None                                                ; 14.441 ns  ; sram_register:inst28|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[0]  ; CS         ;
; N/A                                     ; None                                                ; 14.427 ns  ; sram_register:inst18|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[1]  ; WE         ;
; N/A                                     ; None                                                ; 14.409 ns  ; sram_register:inst16|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[1]  ; CS         ;
; N/A                                     ; None                                                ; 14.406 ns  ; sram_register:inst17|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[2]  ; WE         ;
; N/A                                     ; None                                                ; 14.393 ns  ; sram_register:inst14|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[1]  ; CS         ;
; N/A                                     ; None                                                ; 14.374 ns  ; sram_register:inst26|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[1]  ; CS         ;
; N/A                                     ; None                                                ; 14.356 ns  ; sram_register:inst3|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; DataOut[1]  ; WE         ;
; N/A                                     ; None                                                ; 14.318 ns  ; sram_register:inst1|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; DataOut[3]  ; Reg[14]    ;
; N/A                                     ; None                                                ; 14.308 ns  ; sram_register:inst18|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[1]  ; CS         ;
; N/A                                     ; None                                                ; 14.302 ns  ; sram_register:inst26|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[3]  ; Reg[2]     ;
; N/A                                     ; None                                                ; 14.300 ns  ; sram_register:inst17|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[2]  ; CS         ;
; N/A                                     ; None                                                ; 14.281 ns  ; sram_register:inst22|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[3]  ; CS         ;
; N/A                                     ; None                                                ; 14.272 ns  ; sram_register:inst12|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[2]  ; WE         ;
; N/A                                     ; None                                                ; 14.260 ns  ; sram_register:inst24|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; DataOut[15] ; CS         ;
; N/A                                     ; None                                                ; 14.257 ns  ; sram_register:inst26|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[2]  ; WE         ;
; N/A                                     ; None                                                ; 14.256 ns  ; sram_register:inst|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1    ; DataOut[1]  ; Reg[15]    ;
; N/A                                     ; None                                                ; 14.256 ns  ; sram_register:inst26|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[7]  ; WE         ;
; N/A                                     ; None                                                ; 14.252 ns  ; sram_register:inst24|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[3]  ; Reg[3]     ;
; N/A                                     ; None                                                ; 14.249 ns  ; sram_register:inst3|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; DataOut[1]  ; CS         ;
; N/A                                     ; None                                                ; 14.246 ns  ; sram_register:inst24|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[8]  ; CS         ;
; N/A                                     ; None                                                ; 14.245 ns  ; sram_register:inst22|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[1]  ; WE         ;
; N/A                                     ; None                                                ; 14.239 ns  ; sram_register:inst28|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[1]  ; CS         ;
; N/A                                     ; None                                                ; 14.233 ns  ; sram_register:inst24|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[9]  ; CS         ;
; N/A                                     ; None                                                ; 14.227 ns  ; sram_register:inst24|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; DataOut[13] ; WE         ;
; N/A                                     ; None                                                ; 14.226 ns  ; sram_register:inst10|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[3]  ; WE         ;
; N/A                                     ; None                                                ; 14.215 ns  ; sram_register:inst26|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; DataOut[10] ; Reg[2]     ;
; N/A                                     ; None                                                ; 14.183 ns  ; sram_register:inst24|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[7]  ; Reg[3]     ;
; N/A                                     ; None                                                ; 14.156 ns  ; sram_register:inst17|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[5]  ; WE         ;
; N/A                                     ; None                                                ; 14.153 ns  ; sram_register:inst17|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[8]  ; WE         ;
; N/A                                     ; None                                                ; 14.150 ns  ; sram_register:inst26|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[2]  ; CS         ;
; N/A                                     ; None                                                ; 14.149 ns  ; sram_register:inst26|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[7]  ; CS         ;
; N/A                                     ; None                                                ; 14.145 ns  ; sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[0]  ; WE         ;
; N/A                                     ; None                                                ; 14.144 ns  ; sram_register:inst12|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[2]  ; CS         ;
; N/A                                     ; None                                                ; 14.130 ns  ; sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[0]  ; Reg[11]    ;
; N/A                                     ; None                                                ; 14.110 ns  ; sram_register:inst24|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[2]  ; CS         ;
; N/A                                     ; None                                                ; 14.107 ns  ; sram_register:inst10|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[3]  ; CS         ;
; N/A                                     ; None                                                ; 14.079 ns  ; sram_register:inst16|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[7]  ; WE         ;
; N/A                                     ; None                                                ; 14.068 ns  ; sram_register:inst24|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[6]  ; CS         ;
; N/A                                     ; None                                                ; 14.066 ns  ; sram_register:inst14|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[2]  ; WE         ;
; N/A                                     ; None                                                ; 14.064 ns  ; sram_register:inst16|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[7]  ; Reg[11]    ;
; N/A                                     ; None                                                ; 14.050 ns  ; sram_register:inst17|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[5]  ; CS         ;
; N/A                                     ; None                                                ; 14.048 ns  ; sram_register:inst17|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; DataOut[10] ; WE         ;
; N/A                                     ; None                                                ; 14.047 ns  ; sram_register:inst17|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[8]  ; CS         ;
; N/A                                     ; None                                                ; 14.023 ns  ; sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[0]  ; CS         ;
; N/A                                     ; None                                                ; 14.016 ns  ; sram_register:inst3|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; DataOut[1]  ; Reg[12]    ;
; N/A                                     ; None                                                ; 13.979 ns  ; sram_register:inst16|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[3]  ; WE         ;
; N/A                                     ; None                                                ; 13.974 ns  ; sram_register:inst24|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; DataOut[10] ; Reg[3]     ;
; N/A                                     ; None                                                ; 13.971 ns  ; sram_register:inst17|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[3]  ; Reg[10]    ;
; N/A                                     ; None                                                ; 13.964 ns  ; sram_register:inst16|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[3]  ; Reg[11]    ;
; N/A                                     ; None                                                ; 13.961 ns  ; sram_register:inst3|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[12] ; WE         ;
; N/A                                     ; None                                                ; 13.957 ns  ; sram_register:inst16|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[7]  ; CS         ;
; N/A                                     ; None                                                ; 13.947 ns  ; sram_register:inst30|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[3]  ; WE         ;
; N/A                                     ; None                                                ; 13.946 ns  ; sram_register:inst14|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[2]  ; CS         ;
; N/A                                     ; None                                                ; 13.943 ns  ; sram_register:inst22|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[1]  ; CS         ;
; N/A                                     ; None                                                ; 13.942 ns  ; sram_register:inst17|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; DataOut[10] ; CS         ;
; N/A                                     ; None                                                ; 13.937 ns  ; sram_register:inst18|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[3]  ; WE         ;
; N/A                                     ; None                                                ; 13.923 ns  ; sram_register:inst10|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[3]  ; Reg[6]     ;
; N/A                                     ; None                                                ; 13.908 ns  ; sram_register:inst30|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[3]  ; CS         ;
; N/A                                     ; None                                                ; 13.906 ns  ; sram_register:inst24|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; DataOut[11] ; CS         ;
; N/A                                     ; None                                                ; 13.888 ns  ; sram_register:inst14|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[0]  ; WE         ;
; N/A                                     ; None                                                ; 13.878 ns  ; sram_register:inst14|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[3]  ; WE         ;
; N/A                                     ; None                                                ; 13.874 ns  ; sram_register:inst12|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[1]  ; WE         ;
; N/A                                     ; None                                                ; 13.857 ns  ; sram_register:inst16|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[3]  ; CS         ;
; N/A                                     ; None                                                ; 13.854 ns  ; sram_register:inst22|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[2]  ; WE         ;
; N/A                                     ; None                                                ; 13.854 ns  ; sram_register:inst3|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[12] ; CS         ;
; N/A                                     ; None                                                ; 13.850 ns  ; sram_register:inst18|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[0]  ; Reg[9]     ;
; N/A                                     ; None                                                ; 13.850 ns  ; sram_register:inst24|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; DataOut[15] ; WE         ;
; N/A                                     ; None                                                ; 13.837 ns  ; sram_register:inst26|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[1]  ; Reg[2]     ;
; N/A                                     ; None                                                ; 13.836 ns  ; sram_register:inst24|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[8]  ; WE         ;
; N/A                                     ; None                                                ; 13.826 ns  ; sram_register:inst16|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; DataOut[10] ; WE         ;
; N/A                                     ; None                                                ; 13.823 ns  ; sram_register:inst24|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[9]  ; WE         ;
; N/A                                     ; None                                                ; 13.821 ns  ; sram_register:inst28|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; DataOut[10] ; WE         ;
; N/A                                     ; None                                                ; 13.818 ns  ; sram_register:inst18|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[3]  ; CS         ;
; N/A                                     ; None                                                ; 13.813 ns  ; sram_register:inst14|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[1]  ; Reg[4]     ;
; N/A                                     ; None                                                ; 13.811 ns  ; sram_register:inst16|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; DataOut[10] ; Reg[11]    ;
; N/A                                     ; None                                                ; 13.806 ns  ; sram_register:inst14|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; DataOut[12] ; WE         ;
; N/A                                     ; None                                                ; 13.801 ns  ; sram_register:inst3|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; DataOut[0]  ; WE         ;
; N/A                                     ; None                                                ; 13.800 ns  ; sram_register:inst24|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[4]  ; CS         ;
; N/A                                     ; None                                                ; 13.791 ns  ; sram_register:inst17|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[2]  ; Reg[10]    ;
; N/A                                     ; None                                                ; 13.768 ns  ; sram_register:inst14|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[0]  ; CS         ;
; N/A                                     ; None                                                ; 13.766 ns  ; sram_register:inst24|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[5]  ; CS         ;
; N/A                                     ; None                                                ; 13.765 ns  ; sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; DataOut[15] ; WE         ;
; N/A                                     ; None                                                ; 13.758 ns  ; sram_register:inst14|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[3]  ; CS         ;
; N/A                                     ; None                                                ; 13.753 ns  ; sram_register:inst30|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[0]  ; Reg[0]     ;
; N/A                                     ; None                                                ; 13.748 ns  ; sram_register:inst24|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; DataOut[13] ; Reg[3]     ;
; N/A                                     ; None                                                ; 13.746 ns  ; sram_register:inst12|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[1]  ; CS         ;
; N/A                                     ; None                                                ; 13.737 ns  ; sram_register:inst|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; DataOut[10] ; Reg[15]    ;
; N/A                                     ; None                                                ; 13.733 ns  ; sram_register:inst17|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[6]  ; WE         ;
; N/A                                     ; None                                                ; 13.729 ns  ; sram_register:inst17|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[7]  ; WE         ;
; N/A                                     ; None                                                ; 13.728 ns  ; sram_register:inst24|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; DataOut[14] ; CS         ;
; N/A                                     ; None                                                ; 13.721 ns  ; sram_register:inst22|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[0]  ; Reg[8]     ;
; N/A                                     ; None                                                ; 13.711 ns  ; sram_register:inst16|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; DataOut[13] ; WE         ;
; N/A                                     ; None                                                ; 13.704 ns  ; sram_register:inst16|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; DataOut[10] ; CS         ;
; N/A                                     ; None                                                ; 13.704 ns  ; sram_register:inst30|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; DataOut[10] ; WE         ;
; N/A                                     ; None                                                ; 13.700 ns  ; sram_register:inst24|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[2]  ; WE         ;
; N/A                                     ; None                                                ; 13.696 ns  ; sram_register:inst16|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; DataOut[13] ; Reg[11]    ;
; N/A                                     ; None                                                ; 13.694 ns  ; sram_register:inst3|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; DataOut[0]  ; CS         ;
; N/A                                     ; None                                                ; 13.690 ns  ; sram_register:inst28|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[3]  ; WE         ;
; N/A                                     ; None                                                ; 13.687 ns  ; sram_register:inst|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1    ; DataOut[0]  ; Reg[15]    ;
; N/A                                     ; None                                                ; 13.687 ns  ; sram_register:inst30|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[7]  ; WE         ;
; N/A                                     ; None                                                ; 13.686 ns  ; sram_register:inst14|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; DataOut[12] ; CS         ;
; N/A                                     ; None                                                ; 13.682 ns  ; sram_register:inst26|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; DataOut[12] ; WE         ;
; N/A                                     ; None                                                ; 13.675 ns  ; sram_register:inst3|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; DataOut[3]  ; WE         ;
; N/A                                     ; None                                                ; 13.665 ns  ; sram_register:inst30|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; DataOut[10] ; CS         ;
; N/A                                     ; None                                                ; 13.662 ns  ; sram_register:inst30|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[1]  ; Reg[0]     ;
; N/A                                     ; None                                                ; 13.659 ns  ; sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; DataOut[15] ; CS         ;
; N/A                                     ; None                                                ; 13.658 ns  ; sram_register:inst24|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[6]  ; WE         ;
; N/A                                     ; None                                                ; 13.653 ns  ; sram_register:inst8|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; DataOut[3]  ; WE         ;
; N/A                                     ; None                                                ; 13.648 ns  ; sram_register:inst30|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[7]  ; CS         ;
; N/A                                     ; None                                                ; 13.645 ns  ; sram_register:inst18|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[4]  ; WE         ;
; N/A                                     ; None                                                ; 13.639 ns  ; sram_register:inst18|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[1]  ; Reg[9]     ;
; N/A                                     ; None                                                ; 13.630 ns  ; sram_register:inst2|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; DataOut[1]  ; WE         ;
; N/A                                     ; None                                                ; 13.627 ns  ; sram_register:inst17|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[6]  ; CS         ;
; N/A                                     ; None                                                ; 13.623 ns  ; sram_register:inst17|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[7]  ; CS         ;
; N/A                                     ; None                                                ; 13.621 ns  ; sram_register:inst3|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[12] ; Reg[12]    ;
; N/A                                     ; None                                                ; 13.615 ns  ; sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[14] ; WE         ;
; N/A                                     ; None                                                ; 13.613 ns  ; sram_register:inst26|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[2]  ; Reg[2]     ;
; N/A                                     ; None                                                ; 13.612 ns  ; sram_register:inst26|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[7]  ; Reg[2]     ;
; N/A                                     ; None                                                ; 13.609 ns  ; sram_register:inst10|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[1]  ; WE         ;
; N/A                                     ; None                                                ; 13.591 ns  ; sram_register:inst|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1    ; DataOut[3]  ; Reg[15]    ;
; N/A                                     ; None                                                ; 13.589 ns  ; sram_register:inst26|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[4]  ; WE         ;
; N/A                                     ; None                                                ; 13.589 ns  ; sram_register:inst16|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; DataOut[13] ; CS         ;
; N/A                                     ; None                                                ; 13.588 ns  ; sram_register:inst8|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; DataOut[3]  ; Reg[7]     ;
; N/A                                     ; None                                                ; 13.575 ns  ; sram_register:inst26|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; DataOut[12] ; CS         ;
; N/A                                     ; None                                                ; 13.573 ns  ; sram_register:inst1|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; DataOut[1]  ; WE         ;
; N/A                                     ; None                                                ; 13.572 ns  ; sram_register:inst17|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; DataOut[11] ; WE         ;
; N/A                                     ; None                                                ; 13.568 ns  ; sram_register:inst3|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; DataOut[3]  ; CS         ;
; N/A                                     ; None                                                ; 13.558 ns  ; sram_register:inst14|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; DataOut[10] ; WE         ;
; N/A                                     ; None                                                ; 13.554 ns  ; sram_register:inst17|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[4]  ; WE         ;
; N/A                                     ; None                                                ; 13.552 ns  ; sram_register:inst22|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[2]  ; CS         ;
; N/A                                     ; None                                                ; 13.542 ns  ; sram_register:inst28|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[2]  ; WE         ;
; N/A                                     ; None                                                ; 13.541 ns  ; sram_register:inst17|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[5]  ; Reg[10]    ;
; N/A                                     ; None                                                ; 13.538 ns  ; sram_register:inst28|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[4]  ; WE         ;
; N/A                                     ; None                                                ; 13.538 ns  ; sram_register:inst17|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[8]  ; Reg[10]    ;
; N/A                                     ; None                                                ; 13.537 ns  ; sram_register:inst3|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; DataOut[2]  ; WE         ;
; N/A                                     ; None                                                ; 13.536 ns  ; sram_register:inst8|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; DataOut[3]  ; CS         ;
; N/A                                     ; None                                                ; 13.526 ns  ; sram_register:inst18|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[4]  ; CS         ;
; N/A                                     ; None                                                ; 13.523 ns  ; sram_register:inst22|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[3]  ; Reg[8]     ;
; N/A                                     ; None                                                ; 13.521 ns  ; sram_register:inst28|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; DataOut[10] ; CS         ;
; N/A                                     ; None                                                ; 13.506 ns  ; sram_register:inst2|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; DataOut[1]  ; CS         ;
; N/A                                     ; None                                                ; 13.503 ns  ; sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[14] ; CS         ;
; N/A                                     ; None                                                ; 13.498 ns  ; sram_register:inst26|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[8]  ; WE         ;
; N/A                                     ; None                                                ; 13.496 ns  ; sram_register:inst24|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; DataOut[11] ; WE         ;
; N/A                                     ; None                                                ; 13.496 ns  ; sram_register:inst24|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; DataOut[12] ; CS         ;
; N/A                                     ; None                                                ; 13.493 ns  ; sram_register:inst28|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[5]  ; WE         ;
; N/A                                     ; None                                                ; 13.490 ns  ; sram_register:inst10|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[1]  ; CS         ;
; N/A                                     ; None                                                ; 13.484 ns  ; sram_register:inst18|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[2]  ; WE         ;
; N/A                                     ; None                                                ; 13.482 ns  ; sram_register:inst26|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[4]  ; CS         ;
; N/A                                     ; None                                                ; 13.479 ns  ; sram_register:inst18|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; DataOut[10] ; WE         ;
; N/A                                     ; None                                                ; 13.474 ns  ; sram_register:inst3|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; DataOut[7]  ; WE         ;
; N/A                                     ; None                                                ; 13.466 ns  ; sram_register:inst17|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1 ; DataOut[11] ; CS         ;
; N/A                                     ; None                                                ; 13.461 ns  ; sram_register:inst3|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; DataOut[0]  ; Reg[12]    ;
; N/A                                     ; None                                                ; 13.461 ns  ; sram_register:inst1|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1   ; DataOut[1]  ; CS         ;
; N/A                                     ; None                                                ; 13.450 ns  ; sram_register:inst22|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[7]  ; WE         ;
; N/A                                     ; None                                                ; 13.448 ns  ; sram_register:inst17|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1  ; DataOut[4]  ; CS         ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                               ;             ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------------------------------+-------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; tpd                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+-----------------+---------+-------------+
; Slack                                   ; Required P2P Time                                   ; Actual P2P Time ; From    ; To          ;
+-----------------------------------------+-----------------------------------------------------+-----------------+---------+-------------+
; N/A                                     ; None                                                ; 17.751 ns       ; CS      ; DataOut[0]  ;
; N/A                                     ; None                                                ; 17.580 ns       ; OE      ; DataOut[0]  ;
; N/A                                     ; None                                                ; 17.454 ns       ; OE      ; DataOut[2]  ;
; N/A                                     ; None                                                ; 17.366 ns       ; CS      ; DataOut[1]  ;
; N/A                                     ; None                                                ; 17.238 ns       ; CS      ; DataOut[2]  ;
; N/A                                     ; None                                                ; 17.195 ns       ; OE      ; DataOut[1]  ;
; N/A                                     ; None                                                ; 17.038 ns       ; Reg[6]  ; DataOut[2]  ;
; N/A                                     ; None                                                ; 16.830 ns       ; OE      ; DataOut[3]  ;
; N/A                                     ; None                                                ; 16.646 ns       ; Reg[14] ; DataOut[1]  ;
; N/A                                     ; None                                                ; 16.638 ns       ; Reg[10] ; DataOut[0]  ;
; N/A                                     ; None                                                ; 16.638 ns       ; Reg[10] ; DataOut[1]  ;
; N/A                                     ; None                                                ; 16.638 ns       ; OE      ; DataOut[7]  ;
; N/A                                     ; None                                                ; 16.608 ns       ; Reg[10] ; DataOut[2]  ;
; N/A                                     ; None                                                ; 16.608 ns       ; Reg[10] ; DataOut[3]  ;
; N/A                                     ; None                                                ; 16.595 ns       ; Reg[6]  ; DataOut[1]  ;
; N/A                                     ; None                                                ; 16.550 ns       ; Reg[0]  ; DataOut[0]  ;
; N/A                                     ; None                                                ; 16.530 ns       ; CS      ; DataOut[3]  ;
; N/A                                     ; None                                                ; 16.519 ns       ; Reg[3]  ; DataOut[0]  ;
; N/A                                     ; None                                                ; 16.519 ns       ; Reg[3]  ; DataOut[1]  ;
; N/A                                     ; None                                                ; 16.489 ns       ; Reg[3]  ; DataOut[2]  ;
; N/A                                     ; None                                                ; 16.489 ns       ; Reg[3]  ; DataOut[3]  ;
; N/A                                     ; None                                                ; 16.457 ns       ; Reg[7]  ; DataOut[3]  ;
; N/A                                     ; None                                                ; 16.422 ns       ; CS      ; DataOut[7]  ;
; N/A                                     ; None                                                ; 16.414 ns       ; Reg[9]  ; DataOut[0]  ;
; N/A                                     ; None                                                ; 16.338 ns       ; Reg[8]  ; DataOut[0]  ;
; N/A                                     ; None                                                ; 16.324 ns       ; Reg[11] ; DataOut[0]  ;
; N/A                                     ; None                                                ; 16.288 ns       ; Reg[12] ; DataOut[0]  ;
; N/A                                     ; None                                                ; 16.288 ns       ; Reg[12] ; DataOut[1]  ;
; N/A                                     ; None                                                ; 16.271 ns       ; Reg[6]  ; DataOut[3]  ;
; N/A                                     ; None                                                ; 16.268 ns       ; Reg[4]  ; DataOut[3]  ;
; N/A                                     ; None                                                ; 16.267 ns       ; Reg[11] ; DataOut[1]  ;
; N/A                                     ; None                                                ; 16.258 ns       ; Reg[12] ; DataOut[2]  ;
; N/A                                     ; None                                                ; 16.258 ns       ; Reg[12] ; DataOut[3]  ;
; N/A                                     ; None                                                ; 16.221 ns       ; Reg[1]  ; DataOut[0]  ;
; N/A                                     ; None                                                ; 16.212 ns       ; Reg[8]  ; DataOut[1]  ;
; N/A                                     ; None                                                ; 16.198 ns       ; Reg[4]  ; DataOut[0]  ;
; N/A                                     ; None                                                ; 16.198 ns       ; Reg[4]  ; DataOut[1]  ;
; N/A                                     ; None                                                ; 16.197 ns       ; Reg[9]  ; DataOut[1]  ;
; N/A                                     ; None                                                ; 16.196 ns       ; OE      ; DataOut[10] ;
; N/A                                     ; None                                                ; 16.182 ns       ; Reg[8]  ; DataOut[2]  ;
; N/A                                     ; None                                                ; 16.182 ns       ; Reg[8]  ; DataOut[3]  ;
; N/A                                     ; None                                                ; 16.170 ns       ; Reg[2]  ; DataOut[0]  ;
; N/A                                     ; None                                                ; 16.170 ns       ; Reg[2]  ; DataOut[1]  ;
; N/A                                     ; None                                                ; 16.168 ns       ; Reg[4]  ; DataOut[2]  ;
; N/A                                     ; None                                                ; 16.165 ns       ; Reg[0]  ; DataOut[1]  ;
; N/A                                     ; None                                                ; 16.160 ns       ; Reg[10] ; DataOut[8]  ;
; N/A                                     ; None                                                ; 16.151 ns       ; CS      ; DataOut[10] ;
; N/A                                     ; None                                                ; 16.140 ns       ; Reg[2]  ; DataOut[2]  ;
; N/A                                     ; None                                                ; 16.140 ns       ; Reg[2]  ; DataOut[3]  ;
; N/A                                     ; None                                                ; 16.124 ns       ; Reg[0]  ; DataOut[2]  ;
; N/A                                     ; None                                                ; 16.124 ns       ; Reg[0]  ; DataOut[3]  ;
; N/A                                     ; None                                                ; 16.041 ns       ; Reg[3]  ; DataOut[8]  ;
; N/A                                     ; None                                                ; 16.029 ns       ; Reg[14] ; DataOut[3]  ;
; N/A                                     ; None                                                ; 16.008 ns       ; Reg[1]  ; DataOut[1]  ;
; N/A                                     ; None                                                ; 15.953 ns       ; OE      ; DataOut[4]  ;
; N/A                                     ; None                                                ; 15.950 ns       ; Reg[11] ; DataOut[10] ;
; N/A                                     ; None                                                ; 15.922 ns       ; Reg[5]  ; DataOut[0]  ;
; N/A                                     ; None                                                ; 15.922 ns       ; Reg[5]  ; DataOut[1]  ;
; N/A                                     ; None                                                ; 15.892 ns       ; Reg[5]  ; DataOut[2]  ;
; N/A                                     ; None                                                ; 15.892 ns       ; Reg[5]  ; DataOut[3]  ;
; N/A                                     ; None                                                ; 15.873 ns       ; CS      ; DataOut[4]  ;
; N/A                                     ; None                                                ; 15.867 ns       ; Reg[11] ; DataOut[3]  ;
; N/A                                     ; None                                                ; 15.853 ns       ; Reg[1]  ; DataOut[2]  ;
; N/A                                     ; None                                                ; 15.853 ns       ; Reg[1]  ; DataOut[3]  ;
; N/A                                     ; None                                                ; 15.846 ns       ; Reg[7]  ; DataOut[1]  ;
; N/A                                     ; None                                                ; 15.810 ns       ; Reg[12] ; DataOut[8]  ;
; N/A                                     ; None                                                ; 15.734 ns       ; Reg[8]  ; DataOut[8]  ;
; N/A                                     ; None                                                ; 15.730 ns       ; Reg[11] ; DataOut[7]  ;
; N/A                                     ; None                                                ; 15.722 ns       ; OE      ; DataOut[5]  ;
; N/A                                     ; None                                                ; 15.721 ns       ; OE      ; DataOut[14] ;
; N/A                                     ; None                                                ; 15.720 ns       ; Reg[4]  ; DataOut[8]  ;
; N/A                                     ; None                                                ; 15.715 ns       ; CS      ; DataOut[5]  ;
; N/A                                     ; None                                                ; 15.692 ns       ; Reg[2]  ; DataOut[8]  ;
; N/A                                     ; None                                                ; 15.676 ns       ; Reg[0]  ; DataOut[8]  ;
; N/A                                     ; None                                                ; 15.652 ns       ; Reg[13] ; DataOut[1]  ;
; N/A                                     ; None                                                ; 15.600 ns       ; OE      ; DataOut[9]  ;
; N/A                                     ; None                                                ; 15.595 ns       ; Reg[8]  ; DataOut[7]  ;
; N/A                                     ; None                                                ; 15.580 ns       ; Reg[9]  ; DataOut[3]  ;
; N/A                                     ; None                                                ; 15.580 ns       ; OE      ; DataOut[8]  ;
; N/A                                     ; None                                                ; 15.555 ns       ; OE      ; DataOut[15] ;
; N/A                                     ; None                                                ; 15.548 ns       ; CS      ; DataOut[15] ;
; N/A                                     ; None                                                ; 15.536 ns       ; CS      ; DataOut[8]  ;
; N/A                                     ; None                                                ; 15.515 ns       ; CS      ; DataOut[9]  ;
; N/A                                     ; None                                                ; 15.505 ns       ; CS      ; DataOut[14] ;
; N/A                                     ; None                                                ; 15.468 ns       ; Reg[7]  ; DataOut[0]  ;
; N/A                                     ; None                                                ; 15.463 ns       ; OE      ; DataOut[6]  ;
; N/A                                     ; None                                                ; 15.458 ns       ; Reg[13] ; DataOut[2]  ;
; N/A                                     ; None                                                ; 15.444 ns       ; Reg[5]  ; DataOut[8]  ;
; N/A                                     ; None                                                ; 15.440 ns       ; OE      ; DataOut[12] ;
; N/A                                     ; None                                                ; 15.405 ns       ; Reg[1]  ; DataOut[8]  ;
; N/A                                     ; None                                                ; 15.405 ns       ; OE      ; DataOut[13] ;
; N/A                                     ; None                                                ; 15.397 ns       ; CS      ; DataOut[13] ;
; N/A                                     ; None                                                ; 15.363 ns       ; Reg[3]  ; DataOut[10] ;
; N/A                                     ; None                                                ; 15.337 ns       ; Reg[4]  ; DataOut[10] ;
; N/A                                     ; None                                                ; 15.334 ns       ; Reg[11] ; DataOut[8]  ;
; N/A                                     ; None                                                ; 15.318 ns       ; CS      ; DataOut[6]  ;
; N/A                                     ; None                                                ; 15.313 ns       ; Reg[11] ; DataOut[9]  ;
; N/A                                     ; None                                                ; 15.305 ns       ; Reg[6]  ; DataOut[14] ;
; N/A                                     ; None                                                ; 15.263 ns       ; Reg[1]  ; DataOut[7]  ;
; N/A                                     ; None                                                ; 15.242 ns       ; Reg[7]  ; DataOut[2]  ;
; N/A                                     ; None                                                ; 15.221 ns       ; Reg[0]  ; DataOut[7]  ;
; N/A                                     ; None                                                ; 15.217 ns       ; Reg[11] ; DataOut[6]  ;
; N/A                                     ; None                                                ; 15.180 ns       ; Reg[14] ; DataOut[7]  ;
; N/A                                     ; None                                                ; 15.165 ns       ; Reg[14] ; DataOut[14] ;
; N/A                                     ; None                                                ; 15.145 ns       ; Reg[3]  ; DataOut[7]  ;
; N/A                                     ; None                                                ; 15.140 ns       ; CS      ; DataOut[12] ;
; N/A                                     ; None                                                ; 15.134 ns       ; Reg[7]  ; DataOut[8]  ;
; N/A                                     ; None                                                ; 15.133 ns       ; Reg[10] ; DataOut[15] ;
; N/A                                     ; None                                                ; 15.131 ns       ; Reg[9]  ; DataOut[2]  ;
; N/A                                     ; None                                                ; 15.114 ns       ; Reg[13] ; DataOut[3]  ;
; N/A                                     ; None                                                ; 15.112 ns       ; Reg[6]  ; DataOut[0]  ;
; N/A                                     ; None                                                ; 15.090 ns       ; CS      ; DataOut[11] ;
; N/A                                     ; None                                                ; 15.033 ns       ; Reg[11] ; DataOut[2]  ;
; N/A                                     ; None                                                ; 15.018 ns       ; OE      ; DataOut[11] ;
; N/A                                     ; None                                                ; 15.014 ns       ; Reg[3]  ; DataOut[15] ;
; N/A                                     ; None                                                ; 14.973 ns       ; Reg[14] ; DataOut[0]  ;
; N/A                                     ; None                                                ; 14.939 ns       ; Reg[2]  ; DataOut[10] ;
; N/A                                     ; None                                                ; 14.910 ns       ; Reg[8]  ; DataOut[4]  ;
; N/A                                     ; None                                                ; 14.903 ns       ; Reg[10] ; DataOut[6]  ;
; N/A                                     ; None                                                ; 14.893 ns       ; Reg[10] ; DataOut[14] ;
; N/A                                     ; None                                                ; 14.885 ns       ; Reg[2]  ; DataOut[5]  ;
; N/A                                     ; None                                                ; 14.878 ns       ; Reg[4]  ; DataOut[12] ;
; N/A                                     ; None                                                ; 14.873 ns       ; Reg[14] ; DataOut[2]  ;
; N/A                                     ; None                                                ; 14.858 ns       ; Reg[10] ; DataOut[12] ;
; N/A                                     ; None                                                ; 14.827 ns       ; Reg[10] ; DataOut[10] ;
; N/A                                     ; None                                                ; 14.820 ns       ; Reg[9]  ; DataOut[15] ;
; N/A                                     ; None                                                ; 14.816 ns       ; Reg[11] ; DataOut[13] ;
; N/A                                     ; None                                                ; 14.815 ns       ; Reg[4]  ; DataOut[13] ;
; N/A                                     ; None                                                ; 14.784 ns       ; Reg[3]  ; DataOut[6]  ;
; N/A                                     ; None                                                ; 14.783 ns       ; Reg[12] ; DataOut[15] ;
; N/A                                     ; None                                                ; 14.774 ns       ; Reg[3]  ; DataOut[14] ;
; N/A                                     ; None                                                ; 14.749 ns       ; Reg[10] ; DataOut[4]  ;
; N/A                                     ; None                                                ; 14.739 ns       ; Reg[3]  ; DataOut[12] ;
; N/A                                     ; None                                                ; 14.727 ns       ; Reg[3]  ; DataOut[9]  ;
; N/A                                     ; None                                                ; 14.718 ns       ; Reg[2]  ; DataOut[15] ;
; N/A                                     ; None                                                ; 14.707 ns       ; Reg[8]  ; DataOut[15] ;
; N/A                                     ; None                                                ; 14.693 ns       ; Reg[4]  ; DataOut[15] ;
; N/A                                     ; None                                                ; 14.686 ns       ; Reg[7]  ; DataOut[7]  ;
; N/A                                     ; None                                                ; 14.685 ns       ; Reg[7]  ; DataOut[10] ;
; N/A                                     ; None                                                ; 14.673 ns       ; Reg[11] ; DataOut[4]  ;
; N/A                                     ; None                                                ; 14.672 ns       ; Reg[0]  ; DataOut[4]  ;
; N/A                                     ; None                                                ; 14.649 ns       ; Reg[0]  ; DataOut[15] ;
; N/A                                     ; None                                                ; 14.638 ns       ; Reg[9]  ; DataOut[8]  ;
; N/A                                     ; None                                                ; 14.633 ns       ; Reg[11] ; DataOut[5]  ;
; N/A                                     ; None                                                ; 14.632 ns       ; Reg[14] ; DataOut[4]  ;
; N/A                                     ; None                                                ; 14.630 ns       ; Reg[3]  ; DataOut[4]  ;
; N/A                                     ; None                                                ; 14.630 ns       ; Reg[9]  ; DataOut[10] ;
; N/A                                     ; None                                                ; 14.619 ns       ; Reg[10] ; DataOut[5]  ;
; N/A                                     ; None                                                ; 14.619 ns       ; Reg[10] ; DataOut[7]  ;
; N/A                                     ; None                                                ; 14.609 ns       ; Reg[3]  ; DataOut[13] ;
; N/A                                     ; None                                                ; 14.592 ns       ; Reg[14] ; DataOut[10] ;
; N/A                                     ; None                                                ; 14.559 ns       ; Reg[1]  ; DataOut[4]  ;
; N/A                                     ; None                                                ; 14.557 ns       ; Reg[8]  ; DataOut[9]  ;
; N/A                                     ; None                                                ; 14.553 ns       ; Reg[12] ; DataOut[6]  ;
; N/A                                     ; None                                                ; 14.552 ns       ; Reg[12] ; DataOut[10] ;
; N/A                                     ; None                                                ; 14.543 ns       ; Reg[12] ; DataOut[14] ;
; N/A                                     ; None                                                ; 14.530 ns       ; Reg[9]  ; DataOut[7]  ;
; N/A                                     ; None                                                ; 14.518 ns       ; Reg[6]  ; DataOut[7]  ;
; N/A                                     ; None                                                ; 14.508 ns       ; Reg[12] ; DataOut[12] ;
; N/A                                     ; None                                                ; 14.500 ns       ; Reg[3]  ; DataOut[5]  ;
; N/A                                     ; None                                                ; 14.494 ns       ; Reg[9]  ; DataOut[14] ;
; N/A                                     ; None                                                ; 14.477 ns       ; Reg[8]  ; DataOut[6]  ;
; N/A                                     ; None                                                ; 14.467 ns       ; Reg[8]  ; DataOut[14] ;
; N/A                                     ; None                                                ; 14.463 ns       ; Reg[4]  ; DataOut[6]  ;
; N/A                                     ; None                                                ; 14.463 ns       ; Reg[8]  ; DataOut[10] ;
; N/A                                     ; None                                                ; 14.453 ns       ; Reg[4]  ; DataOut[14] ;
; N/A                                     ; None                                                ; 14.435 ns       ; Reg[2]  ; DataOut[6]  ;
; N/A                                     ; None                                                ; 14.432 ns       ; Reg[8]  ; DataOut[12] ;
; N/A                                     ; None                                                ; 14.425 ns       ; Reg[2]  ; DataOut[14] ;
; N/A                                     ; None                                                ; 14.420 ns       ; Reg[13] ; DataOut[0]  ;
; N/A                                     ; None                                                ; 14.419 ns       ; Reg[0]  ; DataOut[6]  ;
; N/A                                     ; None                                                ; 14.417 ns       ; Reg[5]  ; DataOut[15] ;
; N/A                                     ; None                                                ; 14.410 ns       ; Reg[11] ; DataOut[15] ;
; N/A                                     ; None                                                ; 14.409 ns       ; Reg[7]  ; DataOut[4]  ;
; N/A                                     ; None                                                ; 14.409 ns       ; Reg[0]  ; DataOut[14] ;
; N/A                                     ; None                                                ; 14.399 ns       ; Reg[12] ; DataOut[4]  ;
; N/A                                     ; None                                                ; 14.399 ns       ; Reg[10] ; DataOut[13] ;
; N/A                                     ; None                                                ; 14.390 ns       ; Reg[2]  ; DataOut[12] ;
; N/A                                     ; None                                                ; 14.378 ns       ; Reg[1]  ; DataOut[15] ;
; N/A                                     ; None                                                ; 14.374 ns       ; Reg[0]  ; DataOut[12] ;
; N/A                                     ; None                                                ; 14.343 ns       ; Reg[0]  ; DataOut[10] ;
; N/A                                     ; None                                                ; 14.336 ns       ; Reg[13] ; DataOut[7]  ;
; N/A                                     ; None                                                ; 14.314 ns       ; Reg[6]  ; DataOut[8]  ;
; N/A                                     ; None                                                ; 14.309 ns       ; Reg[4]  ; DataOut[4]  ;
; N/A                                     ; None                                                ; 14.303 ns       ; Reg[4]  ; DataOut[5]  ;
; N/A                                     ; None                                                ; 14.281 ns       ; Reg[2]  ; DataOut[4]  ;
; N/A                                     ; None                                                ; 14.274 ns       ; Reg[9]  ; DataOut[5]  ;
; N/A                                     ; None                                                ; 14.269 ns       ; Reg[12] ; DataOut[5]  ;
; N/A                                     ; None                                                ; 14.269 ns       ; Reg[12] ; DataOut[7]  ;
; N/A                                     ; None                                                ; 14.249 ns       ; Reg[8]  ; DataOut[5]  ;
; N/A                                     ; None                                                ; 14.236 ns       ; Reg[1]  ; DataOut[9]  ;
; N/A                                     ; None                                                ; 14.219 ns       ; Reg[0]  ; DataOut[9]  ;
; N/A                                     ; None                                                ; 14.205 ns       ; Reg[6]  ; DataOut[10] ;
; N/A                                     ; None                                                ; 14.187 ns       ; Reg[5]  ; DataOut[6]  ;
; N/A                                     ; None                                                ; 14.179 ns       ; Reg[4]  ; DataOut[7]  ;
; N/A                                     ; None                                                ; 14.177 ns       ; Reg[5]  ; DataOut[14] ;
; N/A                                     ; None                                                ; 14.151 ns       ; Reg[2]  ; DataOut[7]  ;
; N/A                                     ; None                                                ; 14.148 ns       ; Reg[1]  ; DataOut[6]  ;
; N/A                                     ; None                                                ; 14.142 ns       ; Reg[5]  ; DataOut[12] ;
; N/A                                     ; None                                                ; 14.138 ns       ; Reg[1]  ; DataOut[14] ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                 ;         ;             ;
+-----------------------------------------+-----------------------------------------------------+-----------------+---------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------+--------------------------------------------------------------------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From       ; To                                                                             ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------+--------------------------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; 4.322 ns  ; DataIn[1]  ; sram_register:inst24|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; CS       ;
; N/A                                     ; None                                                ; 4.298 ns  ; DataIn[3]  ; sram_register:inst26|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE       ;
; N/A                                     ; None                                                ; 4.278 ns  ; DataIn[0]  ; sram_register:inst24|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; CS       ;
; N/A                                     ; None                                                ; 4.191 ns  ; DataIn[3]  ; sram_register:inst26|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; CS       ;
; N/A                                     ; None                                                ; 4.188 ns  ; DataIn[3]  ; sram_register:inst17|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE       ;
; N/A                                     ; None                                                ; 4.082 ns  ; DataIn[3]  ; sram_register:inst17|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; CS       ;
; N/A                                     ; None                                                ; 4.034 ns  ; DataIn[0]  ; sram_register:inst17|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE       ;
; N/A                                     ; None                                                ; 3.980 ns  ; DataIn[1]  ; sram_register:inst17|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE       ;
; N/A                                     ; None                                                ; 3.954 ns  ; DataIn[3]  ; sram_register:inst24|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; CS       ;
; N/A                                     ; None                                                ; 3.928 ns  ; DataIn[0]  ; sram_register:inst17|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; CS       ;
; N/A                                     ; None                                                ; 3.915 ns  ; DataIn[1]  ; sram_register:inst3|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; WE       ;
; N/A                                     ; None                                                ; 3.912 ns  ; DataIn[1]  ; sram_register:inst24|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE       ;
; N/A                                     ; None                                                ; 3.899 ns  ; DataIn[3]  ; sram_register:inst30|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE       ;
; N/A                                     ; None                                                ; 3.874 ns  ; DataIn[1]  ; sram_register:inst17|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; CS       ;
; N/A                                     ; None                                                ; 3.868 ns  ; DataIn[0]  ; sram_register:inst24|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE       ;
; N/A                                     ; None                                                ; 3.860 ns  ; DataIn[3]  ; sram_register:inst30|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; CS       ;
; N/A                                     ; None                                                ; 3.808 ns  ; DataIn[1]  ; sram_register:inst3|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; CS       ;
; N/A                                     ; None                                                ; 3.782 ns  ; DataIn[1]  ; sram_register:inst14|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE       ;
; N/A                                     ; None                                                ; 3.779 ns  ; DataIn[2]  ; sram_register:inst12|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE       ;
; N/A                                     ; None                                                ; 3.776 ns  ; DataIn[2]  ; sram_register:inst14|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE       ;
; N/A                                     ; None                                                ; 3.738 ns  ; DataIn[0]  ; sram_register:inst14|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE       ;
; N/A                                     ; None                                                ; 3.716 ns  ; DataIn[2]  ; sram_register:inst3|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; WE       ;
; N/A                                     ; None                                                ; 3.696 ns  ; DataIn[2]  ; sram_register:inst17|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE       ;
; N/A                                     ; None                                                ; 3.695 ns  ; DataIn[1]  ; sram_register:inst12|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE       ;
; N/A                                     ; None                                                ; 3.667 ns  ; DataIn[1]  ; sram_register:inst18|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE       ;
; N/A                                     ; None                                                ; 3.662 ns  ; DataIn[1]  ; sram_register:inst14|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; CS       ;
; N/A                                     ; None                                                ; 3.656 ns  ; DataIn[2]  ; sram_register:inst14|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; CS       ;
; N/A                                     ; None                                                ; 3.654 ns  ; DataIn[3]  ; sram_register:inst26|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[2]   ;
; N/A                                     ; None                                                ; 3.651 ns  ; DataIn[2]  ; sram_register:inst12|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; CS       ;
; N/A                                     ; None                                                ; 3.651 ns  ; DataIn[2]  ; sram_register:inst26|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE       ;
; N/A                                     ; None                                                ; 3.622 ns  ; DataIn[0]  ; sram_register:inst12|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE       ;
; N/A                                     ; None                                                ; 3.618 ns  ; DataIn[0]  ; sram_register:inst14|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; CS       ;
; N/A                                     ; None                                                ; 3.609 ns  ; DataIn[2]  ; sram_register:inst3|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; CS       ;
; N/A                                     ; None                                                ; 3.600 ns  ; DataIn[1]  ; sram_register:inst26|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE       ;
; N/A                                     ; None                                                ; 3.590 ns  ; DataIn[0]  ; sram_register:inst3|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; WE       ;
; N/A                                     ; None                                                ; 3.590 ns  ; DataIn[2]  ; sram_register:inst17|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; CS       ;
; N/A                                     ; None                                                ; 3.578 ns  ; DataIn[2]  ; sram_register:inst24|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; CS       ;
; N/A                                     ; None                                                ; 3.575 ns  ; DataIn[1]  ; sram_register:inst3|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; Reg[12]  ;
; N/A                                     ; None                                                ; 3.573 ns  ; DataIn[3]  ; sram_register:inst17|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[10]  ;
; N/A                                     ; None                                                ; 3.567 ns  ; DataIn[1]  ; sram_register:inst12|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; CS       ;
; N/A                                     ; None                                                ; 3.566 ns  ; DataIn[1]  ; sram_register:inst28|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE       ;
; N/A                                     ; None                                                ; 3.559 ns  ; DataIn[0]  ; sram_register:inst28|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE       ;
; N/A                                     ; None                                                ; 3.554 ns  ; DataIn[0]  ; sram_register:inst26|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE       ;
; N/A                                     ; None                                                ; 3.548 ns  ; DataIn[1]  ; sram_register:inst18|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; CS       ;
; N/A                                     ; None                                                ; 3.544 ns  ; DataIn[2]  ; sram_register:inst26|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; CS       ;
; N/A                                     ; None                                                ; 3.544 ns  ; DataIn[3]  ; sram_register:inst24|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE       ;
; N/A                                     ; None                                                ; 3.508 ns  ; DataIn[3]  ; sram_register:inst14|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE       ;
; N/A                                     ; None                                                ; 3.494 ns  ; DataIn[0]  ; sram_register:inst12|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; CS       ;
; N/A                                     ; None                                                ; 3.493 ns  ; DataIn[1]  ; sram_register:inst26|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; CS       ;
; N/A                                     ; None                                                ; 3.491 ns  ; DataIn[1]  ; sram_register:inst22|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE       ;
; N/A                                     ; None                                                ; 3.485 ns  ; DataIn[0]  ; sram_register:inst18|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE       ;
; N/A                                     ; None                                                ; 3.483 ns  ; DataIn[0]  ; sram_register:inst3|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; CS       ;
; N/A                                     ; None                                                ; 3.454 ns  ; DataIn[3]  ; sram_register:inst22|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE       ;
; N/A                                     ; None                                                ; 3.447 ns  ; DataIn[0]  ; sram_register:inst26|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; CS       ;
; N/A                                     ; None                                                ; 3.433 ns  ; DataIn[1]  ; sram_register:inst24|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[3]   ;
; N/A                                     ; None                                                ; 3.419 ns  ; DataIn[0]  ; sram_register:inst17|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[10]  ;
; N/A                                     ; None                                                ; 3.389 ns  ; DataIn[0]  ; sram_register:inst24|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[3]   ;
; N/A                                     ; None                                                ; 3.389 ns  ; DataIn[1]  ; sram_register:inst1|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; WE       ;
; N/A                                     ; None                                                ; 3.388 ns  ; DataIn[3]  ; sram_register:inst14|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; CS       ;
; N/A                                     ; None                                                ; 3.376 ns  ; DataIn[2]  ; sram_register:inst3|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; Reg[12]  ;
; N/A                                     ; None                                                ; 3.369 ns  ; DataIn[1]  ; sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; WE       ;
; N/A                                     ; None                                                ; 3.366 ns  ; DataIn[0]  ; sram_register:inst18|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; CS       ;
; N/A                                     ; None                                                ; 3.365 ns  ; DataIn[1]  ; sram_register:inst17|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[10]  ;
; N/A                                     ; None                                                ; 3.342 ns  ; DataIn[3]  ; sram_register:inst3|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; WE       ;
; N/A                                     ; None                                                ; 3.341 ns  ; DataIn[0]  ; sram_register:inst22|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE       ;
; N/A                                     ; None                                                ; 3.304 ns  ; DataIn[1]  ; sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; Reg[7]   ;
; N/A                                     ; None                                                ; 3.303 ns  ; DataIn[0]  ; sram_register:inst30|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE       ;
; N/A                                     ; None                                                ; 3.277 ns  ; DataIn[1]  ; sram_register:inst1|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; CS       ;
; N/A                                     ; None                                                ; 3.266 ns  ; DataIn[1]  ; sram_register:inst28|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; CS       ;
; N/A                                     ; None                                                ; 3.264 ns  ; DataIn[0]  ; sram_register:inst30|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; CS       ;
; N/A                                     ; None                                                ; 3.263 ns  ; DataIn[3]  ; sram_register:inst12|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE       ;
; N/A                                     ; None                                                ; 3.259 ns  ; DataIn[0]  ; sram_register:inst28|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; CS       ;
; N/A                                     ; None                                                ; 3.253 ns  ; DataIn[1]  ; sram_register:inst10|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE       ;
; N/A                                     ; None                                                ; 3.252 ns  ; DataIn[1]  ; sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; CS       ;
; N/A                                     ; None                                                ; 3.250 ns  ; DataIn[0]  ; sram_register:inst3|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; Reg[12]  ;
; N/A                                     ; None                                                ; 3.235 ns  ; DataIn[3]  ; sram_register:inst3|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; CS       ;
; N/A                                     ; None                                                ; 3.225 ns  ; DataIn[1]  ; sram_register:inst30|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE       ;
; N/A                                     ; None                                                ; 3.189 ns  ; DataIn[1]  ; sram_register:inst22|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; CS       ;
; N/A                                     ; None                                                ; 3.186 ns  ; DataIn[1]  ; sram_register:inst30|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; CS       ;
; N/A                                     ; None                                                ; 3.168 ns  ; DataIn[2]  ; sram_register:inst24|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE       ;
; N/A                                     ; None                                                ; 3.152 ns  ; DataIn[3]  ; sram_register:inst22|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; CS       ;
; N/A                                     ; None                                                ; 3.146 ns  ; DataIn[3]  ; sram_register:inst8|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; WE       ;
; N/A                                     ; None                                                ; 3.135 ns  ; DataIn[3]  ; sram_register:inst12|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; CS       ;
; N/A                                     ; None                                                ; 3.134 ns  ; DataIn[1]  ; sram_register:inst10|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; CS       ;
; N/A                                     ; None                                                ; 3.120 ns  ; DataIn[3]  ; sram_register:inst28|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE       ;
; N/A                                     ; None                                                ; 3.095 ns  ; DataIn[1]  ; sram_register:inst1|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; Reg[14]  ;
; N/A                                     ; None                                                ; 3.082 ns  ; DataIn[1]  ; sram_register:inst14|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[4]   ;
; N/A                                     ; None                                                ; 3.081 ns  ; DataIn[2]  ; sram_register:inst17|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[10]  ;
; N/A                                     ; None                                                ; 3.081 ns  ; DataIn[3]  ; sram_register:inst8|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; Reg[7]   ;
; N/A                                     ; None                                                ; 3.076 ns  ; DataIn[2]  ; sram_register:inst14|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[4]   ;
; N/A                                     ; None                                                ; 3.072 ns  ; DataIn[1]  ; sram_register:inst16|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE       ;
; N/A                                     ; None                                                ; 3.065 ns  ; DataIn[3]  ; sram_register:inst24|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[3]   ;
; N/A                                     ; None                                                ; 3.062 ns  ; DataIn[0]  ; sram_register:inst|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1    ; Reg[15]  ;
; N/A                                     ; None                                                ; 3.057 ns  ; DataIn[1]  ; sram_register:inst16|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[11]  ;
; N/A                                     ; None                                                ; 3.039 ns  ; DataIn[0]  ; sram_register:inst22|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; CS       ;
; N/A                                     ; None                                                ; 3.038 ns  ; DataIn[0]  ; sram_register:inst14|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[4]   ;
; N/A                                     ; None                                                ; 3.031 ns  ; DataIn[0]  ; sram_register:inst1|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; WE       ;
; N/A                                     ; None                                                ; 3.029 ns  ; DataIn[3]  ; sram_register:inst8|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; CS       ;
; N/A                                     ; None                                                ; 3.021 ns  ; DataIn[3]  ; sram_register:inst1|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; WE       ;
; N/A                                     ; None                                                ; 3.012 ns  ; DataIn[2]  ; sram_register:inst2|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; WE       ;
; N/A                                     ; None                                                ; 3.007 ns  ; DataIn[2]  ; sram_register:inst26|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[2]   ;
; N/A                                     ; None                                                ; 3.002 ns  ; DataIn[3]  ; sram_register:inst3|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; Reg[12]  ;
; N/A                                     ; None                                                ; 2.992 ns  ; DataIn[1]  ; sram_register:inst2|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; WE       ;
; N/A                                     ; None                                                ; 2.985 ns  ; DataIn[3]  ; sram_register:inst18|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE       ;
; N/A                                     ; None                                                ; 2.982 ns  ; DataIn[2]  ; sram_register:inst22|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE       ;
; N/A                                     ; None                                                ; 2.972 ns  ; DataIn[0]  ; sram_register:inst8|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; WE       ;
; N/A                                     ; None                                                ; 2.956 ns  ; DataIn[1]  ; sram_register:inst26|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[2]   ;
; N/A                                     ; None                                                ; 2.950 ns  ; DataIn[1]  ; sram_register:inst10|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[6]   ;
; N/A                                     ; None                                                ; 2.950 ns  ; DataIn[1]  ; sram_register:inst16|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; CS       ;
; N/A                                     ; None                                                ; 2.939 ns  ; DataIn[2]  ; sram_register:inst12|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[5]   ;
; N/A                                     ; None                                                ; 2.937 ns  ; DataIn[2]  ; sram_register:inst18|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE       ;
; N/A                                     ; None                                                ; 2.929 ns  ; DataIn[2]  ; sram_register:inst30|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE       ;
; N/A                                     ; None                                                ; 2.928 ns  ; DataIn[0]  ; sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE       ;
; N/A                                     ; None                                                ; 2.920 ns  ; DataIn[3]  ; sram_register:inst10|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE       ;
; N/A                                     ; None                                                ; 2.919 ns  ; DataIn[0]  ; sram_register:inst1|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; CS       ;
; N/A                                     ; None                                                ; 2.913 ns  ; DataIn[0]  ; sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[11]  ;
; N/A                                     ; None                                                ; 2.910 ns  ; DataIn[0]  ; sram_register:inst26|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[2]   ;
; N/A                                     ; None                                                ; 2.909 ns  ; DataIn[3]  ; sram_register:inst1|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; CS       ;
; N/A                                     ; None                                                ; 2.907 ns  ; DataIn[0]  ; sram_register:inst8|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; Reg[7]   ;
; N/A                                     ; None                                                ; 2.902 ns  ; DataIn[2]  ; sram_register:inst28|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE       ;
; N/A                                     ; None                                                ; 2.890 ns  ; DataIn[2]  ; sram_register:inst30|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; CS       ;
; N/A                                     ; None                                                ; 2.888 ns  ; DataIn[2]  ; sram_register:inst2|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; CS       ;
; N/A                                     ; None                                                ; 2.879 ns  ; DataIn[1]  ; sram_register:inst18|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[9]   ;
; N/A                                     ; None                                                ; 2.872 ns  ; DataIn[0]  ; sram_register:inst10|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE       ;
; N/A                                     ; None                                                ; 2.868 ns  ; DataIn[1]  ; sram_register:inst2|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; CS       ;
; N/A                                     ; None                                                ; 2.866 ns  ; DataIn[3]  ; sram_register:inst18|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; CS       ;
; N/A                                     ; None                                                ; 2.855 ns  ; DataIn[0]  ; sram_register:inst8|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; CS       ;
; N/A                                     ; None                                                ; 2.855 ns  ; DataIn[1]  ; sram_register:inst12|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[5]   ;
; N/A                                     ; None                                                ; 2.852 ns  ; DataIn[3]  ; sram_register:inst|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1    ; Reg[15]  ;
; N/A                                     ; None                                                ; 2.822 ns  ; DataIn[3]  ; sram_register:inst16|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE       ;
; N/A                                     ; None                                                ; 2.820 ns  ; DataIn[3]  ; sram_register:inst28|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; CS       ;
; N/A                                     ; None                                                ; 2.818 ns  ; DataIn[2]  ; sram_register:inst18|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; CS       ;
; N/A                                     ; None                                                ; 2.808 ns  ; DataIn[3]  ; sram_register:inst14|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[4]   ;
; N/A                                     ; None                                                ; 2.807 ns  ; DataIn[3]  ; sram_register:inst16|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[11]  ;
; N/A                                     ; None                                                ; 2.806 ns  ; DataIn[0]  ; sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; CS       ;
; N/A                                     ; None                                                ; 2.801 ns  ; DataIn[3]  ; sram_register:inst10|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; CS       ;
; N/A                                     ; None                                                ; 2.798 ns  ; DataIn[1]  ; sram_register:inst|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1    ; Reg[15]  ;
; N/A                                     ; None                                                ; 2.782 ns  ; DataIn[0]  ; sram_register:inst12|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[5]   ;
; N/A                                     ; None                                                ; 2.753 ns  ; DataIn[0]  ; sram_register:inst10|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; CS       ;
; N/A                                     ; None                                                ; 2.737 ns  ; DataIn[0]  ; sram_register:inst1|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; Reg[14]  ;
; N/A                                     ; None                                                ; 2.736 ns  ; DataIn[2]  ; sram_register:inst16|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE       ;
; N/A                                     ; None                                                ; 2.735 ns  ; DataIn[0]  ; sram_register:inst2|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; WE       ;
; N/A                                     ; None                                                ; 2.727 ns  ; DataIn[3]  ; sram_register:inst1|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; Reg[14]  ;
; N/A                                     ; None                                                ; 2.721 ns  ; DataIn[2]  ; sram_register:inst16|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[11]  ;
; N/A                                     ; None                                                ; 2.709 ns  ; DataIn[3]  ; sram_register:inst2|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; WE       ;
; N/A                                     ; None                                                ; 2.700 ns  ; DataIn[3]  ; sram_register:inst16|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; CS       ;
; N/A                                     ; None                                                ; 2.697 ns  ; DataIn[0]  ; sram_register:inst18|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[9]   ;
; N/A                                     ; None                                                ; 2.689 ns  ; DataIn[2]  ; sram_register:inst24|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[3]   ;
; N/A                                     ; None                                                ; 2.687 ns  ; DataIn[3]  ; sram_register:inst30|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[0]   ;
; N/A                                     ; None                                                ; 2.680 ns  ; DataIn[2]  ; sram_register:inst22|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; CS       ;
; N/A                                     ; None                                                ; 2.617 ns  ; DataIn[3]  ; sram_register:inst10|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[6]   ;
; N/A                                     ; None                                                ; 2.614 ns  ; DataIn[2]  ; sram_register:inst16|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; CS       ;
; N/A                                     ; None                                                ; 2.611 ns  ; DataIn[0]  ; sram_register:inst2|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; CS       ;
; N/A                                     ; None                                                ; 2.602 ns  ; DataIn[2]  ; sram_register:inst28|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; CS       ;
; N/A                                     ; None                                                ; 2.594 ns  ; DataIn[2]  ; sram_register:inst2|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; Reg[13]  ;
; N/A                                     ; None                                                ; 2.585 ns  ; DataIn[3]  ; sram_register:inst2|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; CS       ;
; N/A                                     ; None                                                ; 2.574 ns  ; DataIn[1]  ; sram_register:inst2|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; Reg[13]  ;
; N/A                                     ; None                                                ; 2.569 ns  ; DataIn[0]  ; sram_register:inst10|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[6]   ;
; N/A                                     ; None                                                ; 2.463 ns  ; DataIn[2]  ; sram_register:inst|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1    ; Reg[15]  ;
; N/A                                     ; None                                                ; 2.449 ns  ; DataIn[2]  ; sram_register:inst1|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; WE       ;
; N/A                                     ; None                                                ; 2.431 ns  ; DataIn[1]  ; sram_register:inst22|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[8]   ;
; N/A                                     ; None                                                ; 2.423 ns  ; DataIn[3]  ; sram_register:inst12|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[5]   ;
; N/A                                     ; None                                                ; 2.394 ns  ; DataIn[3]  ; sram_register:inst22|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[8]   ;
; N/A                                     ; None                                                ; 2.337 ns  ; DataIn[2]  ; sram_register:inst1|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; CS       ;
; N/A                                     ; None                                                ; 2.317 ns  ; DataIn[0]  ; sram_register:inst2|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; Reg[13]  ;
; N/A                                     ; None                                                ; 2.291 ns  ; DataIn[3]  ; sram_register:inst2|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; Reg[13]  ;
; N/A                                     ; None                                                ; 2.281 ns  ; DataIn[0]  ; sram_register:inst22|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[8]   ;
; N/A                                     ; None                                                ; 2.263 ns  ; DataIn[1]  ; sram_register:inst28|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[1]   ;
; N/A                                     ; None                                                ; 2.256 ns  ; DataIn[0]  ; sram_register:inst28|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[1]   ;
; N/A                                     ; None                                                ; 2.251 ns  ; DataIn[2]  ; sram_register:inst8|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; WE       ;
; N/A                                     ; None                                                ; 2.197 ns  ; DataIn[3]  ; sram_register:inst18|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[9]   ;
; N/A                                     ; None                                                ; 2.186 ns  ; DataIn[2]  ; sram_register:inst8|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; Reg[7]   ;
; N/A                                     ; None                                                ; 2.155 ns  ; DataIn[2]  ; sram_register:inst1|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; Reg[14]  ;
; N/A                                     ; None                                                ; 2.149 ns  ; DataIn[2]  ; sram_register:inst18|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[9]   ;
; N/A                                     ; None                                                ; 2.135 ns  ; DataIn[2]  ; sram_register:inst10|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE       ;
; N/A                                     ; None                                                ; 2.134 ns  ; DataIn[2]  ; sram_register:inst8|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1   ; CS       ;
; N/A                                     ; None                                                ; 2.091 ns  ; DataIn[0]  ; sram_register:inst30|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[0]   ;
; N/A                                     ; None                                                ; 2.016 ns  ; DataIn[2]  ; sram_register:inst10|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; CS       ;
; N/A                                     ; None                                                ; 2.013 ns  ; DataIn[1]  ; sram_register:inst30|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[0]   ;
; N/A                                     ; None                                                ; 1.922 ns  ; DataIn[2]  ; sram_register:inst22|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[8]   ;
; N/A                                     ; None                                                ; 1.832 ns  ; DataIn[2]  ; sram_register:inst10|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[6]   ;
; N/A                                     ; None                                                ; 1.817 ns  ; DataIn[3]  ; sram_register:inst28|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[1]   ;
; N/A                                     ; None                                                ; 1.731 ns  ; DataIn[0]  ; sram_register:inst|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1    ; WE       ;
; N/A                                     ; None                                                ; 1.717 ns  ; DataIn[2]  ; sram_register:inst30|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[0]   ;
; N/A                                     ; None                                                ; 1.685 ns  ; DataIn[0]  ; sram_register:inst|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1    ; CS       ;
; N/A                                     ; None                                                ; 1.599 ns  ; DataIn[2]  ; sram_register:inst28|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; Reg[1]   ;
; N/A                                     ; None                                                ; 1.521 ns  ; DataIn[3]  ; sram_register:inst|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1    ; WE       ;
; N/A                                     ; None                                                ; 1.475 ns  ; DataIn[3]  ; sram_register:inst|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1    ; CS       ;
; N/A                                     ; None                                                ; 1.467 ns  ; DataIn[1]  ; sram_register:inst|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1    ; WE       ;
; N/A                                     ; None                                                ; 1.421 ns  ; DataIn[1]  ; sram_register:inst|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1    ; CS       ;
; N/A                                     ; None                                                ; 1.132 ns  ; DataIn[2]  ; sram_register:inst|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1    ; WE       ;
; N/A                                     ; None                                                ; 1.086 ns  ; DataIn[2]  ; sram_register:inst|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1    ; CS       ;
; N/A                                     ; None                                                ; 0.567 ns  ; DataIn[15] ; sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE       ;
; N/A                                     ; None                                                ; 0.551 ns  ; DataIn[5]  ; sram_register:inst24|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; CS       ;
; N/A                                     ; None                                                ; 0.534 ns  ; DataIn[10] ; sram_register:inst24|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; CS       ;
; N/A                                     ; None                                                ; 0.475 ns  ; DataIn[10] ; sram_register:inst17|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; WE       ;
; N/A                                     ; None                                                ; 0.461 ns  ; DataIn[15] ; sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; CS       ;
; N/A                                     ; None                                                ; 0.425 ns  ; DataIn[7]  ; sram_register:inst17|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; WE       ;
; N/A                                     ; None                                                ; 0.369 ns  ; DataIn[10] ; sram_register:inst17|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1 ; CS       ;
; N/A                                     ; None                                                ; 0.337 ns  ; DataIn[6]  ; sram_register:inst24|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1  ; CS       ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;            ;                                                                                ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------+--------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Apr 22 16:17:16 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sram16 -c sram16 --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "sram_register:inst|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst10|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst1|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst10|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst1|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst8|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst8|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst2|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst12|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst2|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst12|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst3|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst14|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst3|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst14|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst24|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst16|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst24|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst16|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst26|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst17|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst26|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst28|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst18|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst28|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst18|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst30|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst22|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst30|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst22|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst10|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst10|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst8|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst8|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst12|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst2|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst12|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst2|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst14|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst3|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst14|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst3|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst24|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst16|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst24|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst16|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst26|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst17|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst26|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst17|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst28|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst18|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst28|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst18|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst22|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst30|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst22|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst30|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst10|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst1|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst10|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst1|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst8|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst8|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst12|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst2|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst12|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst2|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst3|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst3|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst16|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst24|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst16|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst24|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst26|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst17|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst26|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst17|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst28|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst18|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst28|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst18|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst22|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst30|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst22|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst30|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst10|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst1|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst10|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst1|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst8|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst8|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst2|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst12|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst2|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst12|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst14|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst3|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst14|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst3|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst16|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst24|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst16|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst24|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst26|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst17|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst26|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst17|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst18|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst28|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst18|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst28|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst30|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst22|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst30|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst22|sram_cell:cell12|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst10|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst1|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst10|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst1|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst8|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst8|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst2|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst12|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst2|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst12|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst3|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst14|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst3|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst14|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst16|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst24|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst16|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst24|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst17|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst26|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst17|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst26|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst18|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst28|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst18|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst28|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst30|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst22|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst30|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst22|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst10|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst1|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst10|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst1|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst8|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst8|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst2|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst12|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst2|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst12|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst14|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst3|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst14|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst3|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst16|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst24|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst16|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst24|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst26|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst17|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst26|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst17|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst28|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst18|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst28|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst18|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst30|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst22|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst30|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst22|sram_cell:cell10|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst10|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst1|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst10|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst1|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst8|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst8|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst2|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst12|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst2|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst12|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst14|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst3|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst14|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst3|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst16|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst24|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst16|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst24|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst17|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst26|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst17|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst26|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst28|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst18|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst28|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst18|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst22|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst30|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst22|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst30|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst1|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst10|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst1|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst10|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst8|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst8|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst2|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst12|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst2|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst12|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst14|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst3|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst14|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst3|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst16|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst24|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst16|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst24|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst17|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst26|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst17|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst26|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst28|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst18|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst28|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst18|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst22|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst30|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst22|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst30|sram_cell:cell8|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst1|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst10|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst1|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst10|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst8|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst8|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst12|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst2|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst12|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst2|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst3|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst14|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst3|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst14|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst16|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst24|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst16|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst24|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst26|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst17|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst26|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst17|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst18|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst28|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst18|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst28|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst30|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst22|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst30|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst22|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst10|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst1|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst10|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst1|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst8|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst8|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst2|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst12|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst2|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst12|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst14|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst3|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst14|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst3|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst16|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst24|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst16|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst24|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst26|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst17|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst26|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst17|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst18|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst28|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst18|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst28|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst22|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst30|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst22|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst30|sram_cell:cell6|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst10|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst1|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst10|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst1|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst8|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst8|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst12|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst2|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst12|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst2|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst14|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst3|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst14|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst3|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst24|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst16|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst24|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst16|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst17|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst26|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst17|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst26|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst28|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst18|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst28|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst18|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst30|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst22|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst30|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst22|sram_cell:cell5|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst10|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst1|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst10|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst1|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst8|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst8|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst2|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst12|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst2|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst12|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst14|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst3|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst14|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst3|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst24|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst16|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst24|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst16|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst26|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst17|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst26|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst17|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst28|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst18|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst28|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst18|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst22|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst30|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst22|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst30|sram_cell:cell4|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst1|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst10|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst1|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst10|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst8|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst8|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst2|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst12|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst2|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst12|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst3|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst14|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst3|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst14|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst24|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst16|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst24|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst16|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst26|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst17|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst26|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst17|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst18|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst28|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst18|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst28|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst22|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst30|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst22|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst30|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst10|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst1|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst10|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst1|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst8|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst8|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst2|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst12|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst2|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst12|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst14|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst3|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst14|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst3|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst24|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst16|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst24|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst16|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst26|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst17|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst26|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst17|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst18|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst28|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst18|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst28|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst22|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst30|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst22|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst30|sram_cell:cell2|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst10|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst1|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst10|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst1|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst2|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst12|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst2|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst12|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst14|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst3|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst14|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst3|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst16|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst24|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst16|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst24|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst17|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst26|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst17|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst26|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst28|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst18|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst28|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst18|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst30|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst22|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst30|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst22|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst1|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst10|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst1|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst10|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst8|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst8|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst2|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst12|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst2|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst12|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst14|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst3|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst14|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst3|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst24|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst24|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst17|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst26|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst17|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst26|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst28|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst18|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst28|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst18|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst30|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst22|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is a latch
    Warning: Node "sram_register:inst30|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
    Warning: Node "sram_register:inst22|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CS" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "WE" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "Reg[15]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "Reg[6]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "Reg[14]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "Reg[7]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "Reg[13]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "Reg[5]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "Reg[12]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "Reg[4]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "Reg[3]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "Reg[11]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "Reg[10]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "Reg[2]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "Reg[1]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "Reg[9]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "Reg[0]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "Reg[8]" is a latch enable. Will not compute fmax for this pin.
Warning: Found 16 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "sram_register:inst22|sram_cell:cell15|comb~0" as buffer
    Info: Detected gated clock "sram_register:inst30|sram_cell:cell15|comb~0" as buffer
    Info: Detected gated clock "sram_register:inst18|sram_cell:cell15|comb~0" as buffer
    Info: Detected gated clock "sram_register:inst28|sram_cell:cell15|comb~0" as buffer
    Info: Detected gated clock "sram_register:inst26|sram_cell:cell15|comb~0" as buffer
    Info: Detected gated clock "sram_register:inst17|sram_cell:cell15|comb~0" as buffer
    Info: Detected gated clock "sram_register:inst16|sram_cell:cell15|comb~0" as buffer
    Info: Detected gated clock "sram_register:inst24|sram_cell:cell15|comb~0" as buffer
    Info: Detected gated clock "sram_register:inst14|sram_cell:cell15|comb~0" as buffer
    Info: Detected gated clock "sram_register:inst3|sram_cell:cell15|comb~0" as buffer
    Info: Detected gated clock "sram_register:inst12|sram_cell:cell15|comb~0" as buffer
    Info: Detected gated clock "sram_register:inst2|sram_cell:cell15|comb~0" as buffer
    Info: Detected gated clock "sram_register:inst8|sram_cell:cell15|comb~0" as buffer
    Info: Detected gated clock "sram_register:inst1|sram_cell:cell15|comb~0" as buffer
    Info: Detected gated clock "sram_register:inst10|sram_cell:cell15|comb~0" as buffer
    Info: Detected gated clock "sram_register:inst|sram_cell:cell15|comb~0" as buffer
Info: Clock "CS" has Internal fmax of 251.51 MHz between source register "sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1" and destination register "sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" (period= 3.976 ns)
    Info: + Longest register to register delay is 0.404 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X33_Y19_N28; Fanout = 1; REG Node = 'sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1'
        Info: 2: + IC(0.254 ns) + CELL(0.150 ns) = 0.404 ns; Loc. = LCCOMB_X33_Y19_N22; Fanout = 1; REG Node = 'sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1'
        Info: Total cell delay = 0.150 ns ( 37.13 % )
        Info: Total interconnect delay = 0.254 ns ( 62.87 % )
    Info: - Smallest clock skew is 0.273 ns
        Info: + Shortest clock path from clock "CS" to destination register is 6.417 ns
            Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 51; CLK Node = 'CS'
            Info: 2: + IC(1.520 ns) + CELL(0.275 ns) = 2.647 ns; Loc. = LCCOMB_X21_Y16_N0; Fanout = 1; COMB Node = 'sram_register:inst8|sram_cell:cell15|comb~0'
            Info: 3: + IC(2.009 ns) + CELL(0.000 ns) = 4.656 ns; Loc. = CLKCTRL_G6; Fanout = 32; COMB Node = 'sram_register:inst8|sram_cell:cell15|comb~0clkctrl'
            Info: 4: + IC(1.342 ns) + CELL(0.419 ns) = 6.417 ns; Loc. = LCCOMB_X33_Y19_N22; Fanout = 1; REG Node = 'sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1'
            Info: Total cell delay = 1.546 ns ( 24.09 % )
            Info: Total interconnect delay = 4.871 ns ( 75.91 % )
        Info: - Longest clock path from clock "CS" to source register is 6.144 ns
            Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 51; CLK Node = 'CS'
            Info: 2: + IC(1.520 ns) + CELL(0.275 ns) = 2.647 ns; Loc. = LCCOMB_X21_Y16_N0; Fanout = 1; COMB Node = 'sram_register:inst8|sram_cell:cell15|comb~0'
            Info: 3: + IC(2.009 ns) + CELL(0.000 ns) = 4.656 ns; Loc. = CLKCTRL_G6; Fanout = 32; COMB Node = 'sram_register:inst8|sram_cell:cell15|comb~0clkctrl'
            Info: 4: + IC(1.338 ns) + CELL(0.150 ns) = 6.144 ns; Loc. = LCCOMB_X33_Y19_N28; Fanout = 1; REG Node = 'sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1'
            Info: Total cell delay = 1.277 ns ( 20.78 % )
            Info: Total interconnect delay = 4.867 ns ( 79.22 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.857 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "WE" has Internal fmax of 251.51 MHz between source register "sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1" and destination register "sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" (period= 3.976 ns)
    Info: + Longest register to register delay is 0.404 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X33_Y19_N28; Fanout = 1; REG Node = 'sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1'
        Info: 2: + IC(0.254 ns) + CELL(0.150 ns) = 0.404 ns; Loc. = LCCOMB_X33_Y19_N22; Fanout = 1; REG Node = 'sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1'
        Info: Total cell delay = 0.150 ns ( 37.13 % )
        Info: Total interconnect delay = 0.254 ns ( 62.87 % )
    Info: - Smallest clock skew is 0.273 ns
        Info: + Shortest clock path from clock "WE" to destination register is 6.534 ns
            Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 16; CLK Node = 'WE'
            Info: 2: + IC(1.539 ns) + CELL(0.393 ns) = 2.764 ns; Loc. = LCCOMB_X21_Y16_N0; Fanout = 1; COMB Node = 'sram_register:inst8|sram_cell:cell15|comb~0'
            Info: 3: + IC(2.009 ns) + CELL(0.000 ns) = 4.773 ns; Loc. = CLKCTRL_G6; Fanout = 32; COMB Node = 'sram_register:inst8|sram_cell:cell15|comb~0clkctrl'
            Info: 4: + IC(1.342 ns) + CELL(0.419 ns) = 6.534 ns; Loc. = LCCOMB_X33_Y19_N22; Fanout = 1; REG Node = 'sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1'
            Info: Total cell delay = 1.644 ns ( 25.16 % )
            Info: Total interconnect delay = 4.890 ns ( 74.84 % )
        Info: - Longest clock path from clock "WE" to source register is 6.261 ns
            Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 16; CLK Node = 'WE'
            Info: 2: + IC(1.539 ns) + CELL(0.393 ns) = 2.764 ns; Loc. = LCCOMB_X21_Y16_N0; Fanout = 1; COMB Node = 'sram_register:inst8|sram_cell:cell15|comb~0'
            Info: 3: + IC(2.009 ns) + CELL(0.000 ns) = 4.773 ns; Loc. = CLKCTRL_G6; Fanout = 32; COMB Node = 'sram_register:inst8|sram_cell:cell15|comb~0clkctrl'
            Info: 4: + IC(1.338 ns) + CELL(0.150 ns) = 6.261 ns; Loc. = LCCOMB_X33_Y19_N28; Fanout = 1; REG Node = 'sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1'
            Info: Total cell delay = 1.375 ns ( 21.96 % )
            Info: Total interconnect delay = 4.886 ns ( 78.04 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.857 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "Reg[15]" has Internal fmax of 352.61 MHz between source register "sram_register:inst|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1" and destination register "sram_register:inst|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" (period= 2.836 ns)
    Info: + Longest register to register delay is 0.394 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X29_Y18_N6; Fanout = 1; REG Node = 'sram_register:inst|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1'
        Info: 2: + IC(0.244 ns) + CELL(0.150 ns) = 0.394 ns; Loc. = LCCOMB_X29_Y18_N4; Fanout = 1; REG Node = 'sram_register:inst|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1'
        Info: Total cell delay = 0.150 ns ( 38.07 % )
        Info: Total interconnect delay = 0.244 ns ( 61.93 % )
    Info: - Smallest clock skew is 0.142 ns
        Info: + Shortest clock path from clock "Reg[15]" to destination register is 6.064 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 18; CLK Node = 'Reg[15]'
            Info: 2: + IC(2.035 ns) + CELL(0.393 ns) = 3.427 ns; Loc. = LCCOMB_X1_Y14_N12; Fanout = 1; COMB Node = 'sram_register:inst|sram_cell:cell15|comb~0'
            Info: 3: + IC(0.879 ns) + CELL(0.000 ns) = 4.306 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'sram_register:inst|sram_cell:cell15|comb~0clkctrl'
            Info: 4: + IC(1.483 ns) + CELL(0.275 ns) = 6.064 ns; Loc. = LCCOMB_X29_Y18_N4; Fanout = 1; REG Node = 'sram_register:inst|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1'
            Info: Total cell delay = 1.667 ns ( 27.49 % )
            Info: Total interconnect delay = 4.397 ns ( 72.51 % )
        Info: - Longest clock path from clock "Reg[15]" to source register is 5.922 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 18; CLK Node = 'Reg[15]'
            Info: 2: + IC(2.035 ns) + CELL(0.393 ns) = 3.427 ns; Loc. = LCCOMB_X1_Y14_N12; Fanout = 1; COMB Node = 'sram_register:inst|sram_cell:cell15|comb~0'
            Info: 3: + IC(0.879 ns) + CELL(0.000 ns) = 4.306 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'sram_register:inst|sram_cell:cell15|comb~0clkctrl'
            Info: 4: + IC(1.466 ns) + CELL(0.150 ns) = 5.922 ns; Loc. = LCCOMB_X29_Y18_N6; Fanout = 1; REG Node = 'sram_register:inst|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1'
            Info: Total cell delay = 1.542 ns ( 26.04 % )
            Info: Total interconnect delay = 4.380 ns ( 73.96 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.166 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "Reg[6]" has Internal fmax of 272.33 MHz between source register "sram_register:inst10|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1" and destination register "sram_register:inst10|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" (period= 3.672 ns)
    Info: + Longest register to register delay is 0.409 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X23_Y21_N10; Fanout = 1; REG Node = 'sram_register:inst10|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1'
        Info: 2: + IC(0.259 ns) + CELL(0.150 ns) = 0.409 ns; Loc. = LCCOMB_X23_Y21_N28; Fanout = 1; REG Node = 'sram_register:inst10|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1'
        Info: Total cell delay = 0.150 ns ( 36.67 % )
        Info: Total interconnect delay = 0.259 ns ( 63.33 % )
    Info: - Smallest clock skew is 0.274 ns
        Info: + Shortest clock path from clock "Reg[6]" to destination register is 6.009 ns
            Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_AE9; Fanout = 3; CLK Node = 'Reg[6]'
            Info: 2: + IC(1.451 ns) + CELL(0.150 ns) = 2.461 ns; Loc. = LCCOMB_X21_Y16_N6; Fanout = 1; COMB Node = 'sram_register:inst10|sram_cell:cell15|comb~0'
            Info: 3: + IC(1.751 ns) + CELL(0.000 ns) = 4.212 ns; Loc. = CLKCTRL_G1; Fanout = 32; COMB Node = 'sram_register:inst10|sram_cell:cell15|comb~0clkctrl'
            Info: 4: + IC(1.378 ns) + CELL(0.419 ns) = 6.009 ns; Loc. = LCCOMB_X23_Y21_N28; Fanout = 1; REG Node = 'sram_register:inst10|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Slave|Q~1'
            Info: Total cell delay = 1.429 ns ( 23.78 % )
            Info: Total interconnect delay = 4.580 ns ( 76.22 % )
        Info: - Longest clock path from clock "Reg[6]" to source register is 5.735 ns
            Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_AE9; Fanout = 3; CLK Node = 'Reg[6]'
            Info: 2: + IC(1.451 ns) + CELL(0.150 ns) = 2.461 ns; Loc. = LCCOMB_X21_Y16_N6; Fanout = 1; COMB Node = 'sram_register:inst10|sram_cell:cell15|comb~0'
            Info: 3: + IC(1.751 ns) + CELL(0.000 ns) = 4.212 ns; Loc. = CLKCTRL_G1; Fanout = 32; COMB Node = 'sram_register:inst10|sram_cell:cell15|comb~0clkctrl'
            Info: 4: + IC(1.373 ns) + CELL(0.150 ns) = 5.735 ns; Loc. = LCCOMB_X23_Y21_N10; Fanout = 1; REG Node = 'sram_register:inst10|sram_cell:cell11|Master_Slave_DFF:cell|D_Latch:Master|Q~1'
            Info: Total cell delay = 1.160 ns ( 20.23 % )
            Info: Total interconnect delay = 4.575 ns ( 79.77 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.701 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "Reg[14]" has Internal fmax of 345.07 MHz between source register "sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1" and destination register "sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" (period= 2.898 ns)
    Info: + Longest register to register delay is 0.409 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X34_Y12_N30; Fanout = 1; REG Node = 'sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1'
        Info: 2: + IC(0.259 ns) + CELL(0.150 ns) = 0.409 ns; Loc. = LCCOMB_X34_Y12_N4; Fanout = 1; REG Node = 'sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1'
        Info: Total cell delay = 0.150 ns ( 36.67 % )
        Info: Total interconnect delay = 0.259 ns ( 63.33 % )
    Info: - Smallest clock skew is 0.276 ns
        Info: + Shortest clock path from clock "Reg[14]" to destination register is 6.279 ns
            Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_AC9; Fanout = 3; CLK Node = 'Reg[14]'
            Info: 2: + IC(1.479 ns) + CELL(0.150 ns) = 2.469 ns; Loc. = LCCOMB_X21_Y16_N4; Fanout = 1; COMB Node = 'sram_register:inst1|sram_cell:cell15|comb~0'
            Info: 3: + IC(2.026 ns) + CELL(0.000 ns) = 4.495 ns; Loc. = CLKCTRL_G4; Fanout = 32; COMB Node = 'sram_register:inst1|sram_cell:cell15|comb~0clkctrl'
            Info: 4: + IC(1.364 ns) + CELL(0.420 ns) = 6.279 ns; Loc. = LCCOMB_X34_Y12_N4; Fanout = 1; REG Node = 'sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1'
            Info: Total cell delay = 1.410 ns ( 22.46 % )
            Info: Total interconnect delay = 4.869 ns ( 77.54 % )
        Info: - Longest clock path from clock "Reg[14]" to source register is 6.003 ns
            Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_AC9; Fanout = 3; CLK Node = 'Reg[14]'
            Info: 2: + IC(1.479 ns) + CELL(0.150 ns) = 2.469 ns; Loc. = LCCOMB_X21_Y16_N4; Fanout = 1; COMB Node = 'sram_register:inst1|sram_cell:cell15|comb~0'
            Info: 3: + IC(2.026 ns) + CELL(0.000 ns) = 4.495 ns; Loc. = CLKCTRL_G4; Fanout = 32; COMB Node = 'sram_register:inst1|sram_cell:cell15|comb~0clkctrl'
            Info: 4: + IC(1.358 ns) + CELL(0.150 ns) = 6.003 ns; Loc. = LCCOMB_X34_Y12_N30; Fanout = 1; REG Node = 'sram_register:inst1|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1'
            Info: Total cell delay = 1.140 ns ( 18.99 % )
            Info: Total interconnect delay = 4.863 ns ( 81.01 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.316 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "Reg[7]" has Internal fmax of 251.51 MHz between source register "sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1" and destination register "sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" (period= 3.976 ns)
    Info: + Longest register to register delay is 0.404 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X33_Y19_N28; Fanout = 1; REG Node = 'sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1'
        Info: 2: + IC(0.254 ns) + CELL(0.150 ns) = 0.404 ns; Loc. = LCCOMB_X33_Y19_N22; Fanout = 1; REG Node = 'sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1'
        Info: Total cell delay = 0.150 ns ( 37.13 % )
        Info: Total interconnect delay = 0.254 ns ( 62.87 % )
    Info: - Smallest clock skew is 0.273 ns
        Info: + Shortest clock path from clock "Reg[7]" to destination register is 6.469 ns
            Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_AC10; Fanout = 3; CLK Node = 'Reg[7]'
            Info: 2: + IC(1.709 ns) + CELL(0.150 ns) = 2.699 ns; Loc. = LCCOMB_X21_Y16_N0; Fanout = 1; COMB Node = 'sram_register:inst8|sram_cell:cell15|comb~0'
            Info: 3: + IC(2.009 ns) + CELL(0.000 ns) = 4.708 ns; Loc. = CLKCTRL_G6; Fanout = 32; COMB Node = 'sram_register:inst8|sram_cell:cell15|comb~0clkctrl'
            Info: 4: + IC(1.342 ns) + CELL(0.419 ns) = 6.469 ns; Loc. = LCCOMB_X33_Y19_N22; Fanout = 1; REG Node = 'sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1'
            Info: Total cell delay = 1.409 ns ( 21.78 % )
            Info: Total interconnect delay = 5.060 ns ( 78.22 % )
        Info: - Longest clock path from clock "Reg[7]" to source register is 6.196 ns
            Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_AC10; Fanout = 3; CLK Node = 'Reg[7]'
            Info: 2: + IC(1.709 ns) + CELL(0.150 ns) = 2.699 ns; Loc. = LCCOMB_X21_Y16_N0; Fanout = 1; COMB Node = 'sram_register:inst8|sram_cell:cell15|comb~0'
            Info: 3: + IC(2.009 ns) + CELL(0.000 ns) = 4.708 ns; Loc. = CLKCTRL_G6; Fanout = 32; COMB Node = 'sram_register:inst8|sram_cell:cell15|comb~0clkctrl'
            Info: 4: + IC(1.338 ns) + CELL(0.150 ns) = 6.196 ns; Loc. = LCCOMB_X33_Y19_N28; Fanout = 1; REG Node = 'sram_register:inst8|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1'
            Info: Total cell delay = 1.140 ns ( 18.40 % )
            Info: Total interconnect delay = 5.056 ns ( 81.60 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.857 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "Reg[13]" has Internal fmax of 357.91 MHz between source register "sram_register:inst2|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1" and destination register "sram_register:inst2|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" (period= 2.794 ns)
    Info: + Longest register to register delay is 0.412 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X32_Y15_N0; Fanout = 1; REG Node = 'sram_register:inst2|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1'
        Info: 2: + IC(0.262 ns) + CELL(0.150 ns) = 0.412 ns; Loc. = LCCOMB_X32_Y15_N24; Fanout = 1; REG Node = 'sram_register:inst2|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1'
        Info: Total cell delay = 0.150 ns ( 36.41 % )
        Info: Total interconnect delay = 0.262 ns ( 63.59 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "Reg[13]" to destination register is 5.570 ns
            Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_T9; Fanout = 3; CLK Node = 'Reg[13]'
            Info: 2: + IC(1.346 ns) + CELL(0.150 ns) = 2.348 ns; Loc. = LCCOMB_X21_Y16_N30; Fanout = 1; COMB Node = 'sram_register:inst2|sram_cell:cell15|comb~0'
            Info: 3: + IC(1.549 ns) + CELL(0.000 ns) = 3.897 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'sram_register:inst2|sram_cell:cell15|comb~0clkctrl'
            Info: 4: + IC(1.398 ns) + CELL(0.275 ns) = 5.570 ns; Loc. = LCCOMB_X32_Y15_N24; Fanout = 1; REG Node = 'sram_register:inst2|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1'
            Info: Total cell delay = 1.277 ns ( 22.93 % )
            Info: Total interconnect delay = 4.293 ns ( 77.07 % )
        Info: - Longest clock path from clock "Reg[13]" to source register is 5.570 ns
            Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_T9; Fanout = 3; CLK Node = 'Reg[13]'
            Info: 2: + IC(1.346 ns) + CELL(0.150 ns) = 2.348 ns; Loc. = LCCOMB_X21_Y16_N30; Fanout = 1; COMB Node = 'sram_register:inst2|sram_cell:cell15|comb~0'
            Info: 3: + IC(1.549 ns) + CELL(0.000 ns) = 3.897 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'sram_register:inst2|sram_cell:cell15|comb~0clkctrl'
            Info: 4: + IC(1.398 ns) + CELL(0.275 ns) = 5.570 ns; Loc. = LCCOMB_X32_Y15_N0; Fanout = 1; REG Node = 'sram_register:inst2|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1'
            Info: Total cell delay = 1.277 ns ( 22.93 % )
            Info: Total interconnect delay = 4.293 ns ( 77.07 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.985 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "Reg[5]" has Internal fmax of 372.86 MHz between source register "sram_register:inst12|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1" and destination register "sram_register:inst12|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" (period= 2.682 ns)
    Info: + Longest register to register delay is 0.393 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y21_N2; Fanout = 1; REG Node = 'sram_register:inst12|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1'
        Info: 2: + IC(0.243 ns) + CELL(0.150 ns) = 0.393 ns; Loc. = LCCOMB_X21_Y21_N0; Fanout = 1; REG Node = 'sram_register:inst12|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1'
        Info: Total cell delay = 0.150 ns ( 38.17 % )
        Info: Total interconnect delay = 0.243 ns ( 61.83 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "Reg[5]" to destination register is 5.863 ns
            Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_F12; Fanout = 3; CLK Node = 'Reg[5]'
            Info: 2: + IC(1.455 ns) + CELL(0.275 ns) = 2.550 ns; Loc. = LCCOMB_X28_Y20_N2; Fanout = 1; COMB Node = 'sram_register:inst12|sram_cell:cell15|comb~0'
            Info: 3: + IC(1.683 ns) + CELL(0.000 ns) = 4.233 ns; Loc. = CLKCTRL_G10; Fanout = 32; COMB Node = 'sram_register:inst12|sram_cell:cell15|comb~0clkctrl'
            Info: 4: + IC(1.355 ns) + CELL(0.275 ns) = 5.863 ns; Loc. = LCCOMB_X21_Y21_N0; Fanout = 1; REG Node = 'sram_register:inst12|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Slave|Q~1'
            Info: Total cell delay = 1.370 ns ( 23.37 % )
            Info: Total interconnect delay = 4.493 ns ( 76.63 % )
        Info: - Longest clock path from clock "Reg[5]" to source register is 5.863 ns
            Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_F12; Fanout = 3; CLK Node = 'Reg[5]'
            Info: 2: + IC(1.455 ns) + CELL(0.275 ns) = 2.550 ns; Loc. = LCCOMB_X28_Y20_N2; Fanout = 1; COMB Node = 'sram_register:inst12|sram_cell:cell15|comb~0'
            Info: 3: + IC(1.683 ns) + CELL(0.000 ns) = 4.233 ns; Loc. = CLKCTRL_G10; Fanout = 32; COMB Node = 'sram_register:inst12|sram_cell:cell15|comb~0clkctrl'
            Info: 4: + IC(1.355 ns) + CELL(0.275 ns) = 5.863 ns; Loc. = LCCOMB_X21_Y21_N2; Fanout = 1; REG Node = 'sram_register:inst12|sram_cell:cell9|Master_Slave_DFF:cell|D_Latch:Master|Q~1'
            Info: Total cell delay = 1.370 ns ( 23.37 % )
            Info: Total interconnect delay = 4.493 ns ( 76.63 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.948 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "Reg[12]" has Internal fmax of 385.8 MHz between source register "sram_register:inst3|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1" and destination register "sram_register:inst3|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" (period= 2.592 ns)
    Info: + Longest register to register delay is 0.409 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X32_Y15_N12; Fanout = 1; REG Node = 'sram_register:inst3|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1'
        Info: 2: + IC(0.259 ns) + CELL(0.150 ns) = 0.409 ns; Loc. = LCCOMB_X32_Y15_N28; Fanout = 1; REG Node = 'sram_register:inst3|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1'
        Info: Total cell delay = 0.150 ns ( 36.67 % )
        Info: Total interconnect delay = 0.259 ns ( 63.33 % )
    Info: - Smallest clock skew is 0.274 ns
        Info: + Shortest clock path from clock "Reg[12]" to destination register is 6.584 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N24; Fanout = 3; CLK Node = 'Reg[12]'
            Info: 2: + IC(1.796 ns) + CELL(0.393 ns) = 3.031 ns; Loc. = LCCOMB_X28_Y20_N28; Fanout = 1; COMB Node = 'sram_register:inst3|sram_cell:cell15|comb~0'
            Info: 3: + IC(1.770 ns) + CELL(0.000 ns) = 4.801 ns; Loc. = CLKCTRL_G8; Fanout = 32; COMB Node = 'sram_register:inst3|sram_cell:cell15|comb~0clkctrl'
            Info: 4: + IC(1.364 ns) + CELL(0.419 ns) = 6.584 ns; Loc. = LCCOMB_X32_Y15_N28; Fanout = 1; REG Node = 'sram_register:inst3|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Slave|Q~1'
            Info: Total cell delay = 1.654 ns ( 25.12 % )
            Info: Total interconnect delay = 4.930 ns ( 74.88 % )
        Info: - Longest clock path from clock "Reg[12]" to source register is 6.310 ns
            Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N24; Fanout = 3; CLK Node = 'Reg[12]'
            Info: 2: + IC(1.796 ns) + CELL(0.393 ns) = 3.031 ns; Loc. = LCCOMB_X28_Y20_N28; Fanout = 1; COMB Node = 'sram_register:inst3|sram_cell:cell15|comb~0'
            Info: 3: + IC(1.770 ns) + CELL(0.000 ns) = 4.801 ns; Loc. = CLKCTRL_G8; Fanout = 32; COMB Node = 'sram_register:inst3|sram_cell:cell15|comb~0clkctrl'
            Info: 4: + IC(1.359 ns) + CELL(0.150 ns) = 6.310 ns; Loc. = LCCOMB_X32_Y15_N12; Fanout = 1; REG Node = 'sram_register:inst3|sram_cell:cell3|Master_Slave_DFF:cell|D_Latch:Master|Q~1'
            Info: Total cell delay = 1.385 ns ( 21.95 % )
            Info: Total interconnect delay = 4.925 ns ( 78.05 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.161 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "Reg[4]" has Internal fmax of 413.91 MHz between source register "sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1" and destination register "sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" (period= 2.416 ns)
    Info: + Longest register to register delay is 0.393 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X32_Y9_N2; Fanout = 1; REG Node = 'sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1'
        Info: 2: + IC(0.243 ns) + CELL(0.150 ns) = 0.393 ns; Loc. = LCCOMB_X32_Y9_N0; Fanout = 1; REG Node = 'sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1'
        Info: Total cell delay = 0.150 ns ( 38.17 % )
        Info: Total interconnect delay = 0.243 ns ( 61.83 % )
    Info: - Smallest clock skew is 0.133 ns
        Info: + Shortest clock path from clock "Reg[4]" to destination register is 6.064 ns
            Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_AE11; Fanout = 3; CLK Node = 'Reg[4]'
            Info: 2: + IC(1.561 ns) + CELL(0.275 ns) = 2.686 ns; Loc. = LCCOMB_X28_Y20_N22; Fanout = 1; COMB Node = 'sram_register:inst14|sram_cell:cell15|comb~0'
            Info: 3: + IC(1.761 ns) + CELL(0.000 ns) = 4.447 ns; Loc. = CLKCTRL_G13; Fanout = 32; COMB Node = 'sram_register:inst14|sram_cell:cell15|comb~0clkctrl'
            Info: 4: + IC(1.342 ns) + CELL(0.275 ns) = 6.064 ns; Loc. = LCCOMB_X32_Y9_N0; Fanout = 1; REG Node = 'sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Slave|Q~1'
            Info: Total cell delay = 1.400 ns ( 23.09 % )
            Info: Total interconnect delay = 4.664 ns ( 76.91 % )
        Info: - Longest clock path from clock "Reg[4]" to source register is 5.931 ns
            Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_AE11; Fanout = 3; CLK Node = 'Reg[4]'
            Info: 2: + IC(1.561 ns) + CELL(0.275 ns) = 2.686 ns; Loc. = LCCOMB_X28_Y20_N22; Fanout = 1; COMB Node = 'sram_register:inst14|sram_cell:cell15|comb~0'
            Info: 3: + IC(1.761 ns) + CELL(0.000 ns) = 4.447 ns; Loc. = CLKCTRL_G13; Fanout = 32; COMB Node = 'sram_register:inst14|sram_cell:cell15|comb~0clkctrl'
            Info: 4: + IC(1.334 ns) + CELL(0.150 ns) = 5.931 ns; Loc. = LCCOMB_X32_Y9_N2; Fanout = 1; REG Node = 'sram_register:inst14|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1'
            Info: Total cell delay = 1.275 ns ( 21.50 % )
            Info: Total interconnect delay = 4.656 ns ( 78.50 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.948 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "Reg[3]" has Internal fmax of 393.7 MHz between source register "sram_register:inst24|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1" and destination register "sram_register:inst24|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" (period= 2.54 ns)
    Info: + Longest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X25_Y17_N6; Fanout = 1; REG Node = 'sram_register:inst24|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1'
        Info: 2: + IC(0.257 ns) + CELL(0.150 ns) = 0.407 ns; Loc. = LCCOMB_X25_Y17_N10; Fanout = 1; REG Node = 'sram_register:inst24|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1'
        Info: Total cell delay = 0.150 ns ( 36.86 % )
        Info: Total interconnect delay = 0.257 ns ( 63.14 % )
    Info: - Smallest clock skew is 0.123 ns
        Info: + Shortest clock path from clock "Reg[3]" to destination register is 6.257 ns
            Info: 1: + IC(0.000 ns) + CELL(0.880 ns) = 0.880 ns; Loc. = PIN_J10; Fanout = 3; CLK Node = 'Reg[3]'
            Info: 2: + IC(1.505 ns) + CELL(0.275 ns) = 2.660 ns; Loc. = LCCOMB_X28_Y20_N16; Fanout = 1; COMB Node = 'sram_register:inst24|sram_cell:cell15|comb~0'
            Info: 3: + IC(1.917 ns) + CELL(0.000 ns) = 4.577 ns; Loc. = CLKCTRL_G5; Fanout = 32; COMB Node = 'sram_register:inst24|sram_cell:cell15|comb~0clkctrl'
            Info: 4: + IC(1.405 ns) + CELL(0.275 ns) = 6.257 ns; Loc. = LCCOMB_X25_Y17_N10; Fanout = 1; REG Node = 'sram_register:inst24|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Slave|Q~1'
            Info: Total cell delay = 1.430 ns ( 22.85 % )
            Info: Total interconnect delay = 4.827 ns ( 77.15 % )
        Info: - Longest clock path from clock "Reg[3]" to source register is 6.134 ns
            Info: 1: + IC(0.000 ns) + CELL(0.880 ns) = 0.880 ns; Loc. = PIN_J10; Fanout = 3; CLK Node = 'Reg[3]'
            Info: 2: + IC(1.505 ns) + CELL(0.275 ns) = 2.660 ns; Loc. = LCCOMB_X28_Y20_N16; Fanout = 1; COMB Node = 'sram_register:inst24|sram_cell:cell15|comb~0'
            Info: 3: + IC(1.917 ns) + CELL(0.000 ns) = 4.577 ns; Loc. = CLKCTRL_G5; Fanout = 32; COMB Node = 'sram_register:inst24|sram_cell:cell15|comb~0clkctrl'
            Info: 4: + IC(1.407 ns) + CELL(0.150 ns) = 6.134 ns; Loc. = LCCOMB_X25_Y17_N6; Fanout = 1; REG Node = 'sram_register:inst24|sram_cell:cell15|Master_Slave_DFF:cell|D_Latch:Master|Q~1'
            Info: Total cell delay = 1.305 ns ( 21.27 % )
            Info: Total interconnect delay = 4.829 ns ( 78.73 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.986 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "Reg[11]" has Internal fmax of 301.02 MHz between source register "sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1" and destination register "sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" (period= 3.322 ns)
    Info: + Longest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X32_Y19_N2; Fanout = 1; REG Node = 'sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1'
        Info: 2: + IC(0.257 ns) + CELL(0.150 ns) = 0.407 ns; Loc. = LCCOMB_X32_Y19_N16; Fanout = 1; REG Node = 'sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1'
        Info: Total cell delay = 0.150 ns ( 36.86 % )
        Info: Total interconnect delay = 0.257 ns ( 63.14 % )
    Info: - Smallest clock skew is 0.133 ns
        Info: + Shortest clock path from clock "Reg[11]" to destination register is 5.939 ns
            Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_G11; Fanout = 3; CLK Node = 'Reg[11]'
            Info: 2: + IC(1.793 ns) + CELL(0.150 ns) = 2.753 ns; Loc. = LCCOMB_X21_Y16_N22; Fanout = 1; COMB Node = 'sram_register:inst16|sram_cell:cell15|comb~0'
            Info: 3: + IC(1.543 ns) + CELL(0.000 ns) = 4.296 ns; Loc. = CLKCTRL_G0; Fanout = 32; COMB Node = 'sram_register:inst16|sram_cell:cell15|comb~0clkctrl'
            Info: 4: + IC(1.368 ns) + CELL(0.275 ns) = 5.939 ns; Loc. = LCCOMB_X32_Y19_N16; Fanout = 1; REG Node = 'sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1'
            Info: Total cell delay = 1.235 ns ( 20.79 % )
            Info: Total interconnect delay = 4.704 ns ( 79.21 % )
        Info: - Longest clock path from clock "Reg[11]" to source register is 5.806 ns
            Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_G11; Fanout = 3; CLK Node = 'Reg[11]'
            Info: 2: + IC(1.793 ns) + CELL(0.150 ns) = 2.753 ns; Loc. = LCCOMB_X21_Y16_N22; Fanout = 1; COMB Node = 'sram_register:inst16|sram_cell:cell15|comb~0'
            Info: 3: + IC(1.543 ns) + CELL(0.000 ns) = 4.296 ns; Loc. = CLKCTRL_G0; Fanout = 32; COMB Node = 'sram_register:inst16|sram_cell:cell15|comb~0clkctrl'
            Info: 4: + IC(1.360 ns) + CELL(0.150 ns) = 5.806 ns; Loc. = LCCOMB_X32_Y19_N2; Fanout = 1; REG Node = 'sram_register:inst16|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1'
            Info: Total cell delay = 1.110 ns ( 19.12 % )
            Info: Total interconnect delay = 4.696 ns ( 80.88 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.387 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "Reg[10]" has Internal fmax of 364.7 MHz between source register "sram_register:inst17|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1" and destination register "sram_register:inst17|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" (period= 2.742 ns)
    Info: + Longest register to register delay is 0.396 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y21_N26; Fanout = 1; REG Node = 'sram_register:inst17|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1'
        Info: 2: + IC(0.246 ns) + CELL(0.150 ns) = 0.396 ns; Loc. = LCCOMB_X31_Y21_N24; Fanout = 1; REG Node = 'sram_register:inst17|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1'
        Info: Total cell delay = 0.150 ns ( 37.88 % )
        Info: Total interconnect delay = 0.246 ns ( 62.12 % )
    Info: - Smallest clock skew is 0.001 ns
        Info: + Shortest clock path from clock "Reg[10]" to destination register is 6.424 ns
            Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_J11; Fanout = 3; CLK Node = 'Reg[10]'
            Info: 2: + IC(1.473 ns) + CELL(0.413 ns) = 2.756 ns; Loc. = LCCOMB_X28_Y20_N24; Fanout = 1; COMB Node = 'sram_register:inst17|sram_cell:cell15|comb~0'
            Info: 3: + IC(2.035 ns) + CELL(0.000 ns) = 4.791 ns; Loc. = CLKCTRL_G7; Fanout = 32; COMB Node = 'sram_register:inst17|sram_cell:cell15|comb~0clkctrl'
            Info: 4: + IC(1.358 ns) + CELL(0.275 ns) = 6.424 ns; Loc. = LCCOMB_X31_Y21_N24; Fanout = 1; REG Node = 'sram_register:inst17|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Slave|Q~1'
            Info: Total cell delay = 1.558 ns ( 24.25 % )
            Info: Total interconnect delay = 4.866 ns ( 75.75 % )
        Info: - Longest clock path from clock "Reg[10]" to source register is 6.423 ns
            Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_J11; Fanout = 3; CLK Node = 'Reg[10]'
            Info: 2: + IC(1.473 ns) + CELL(0.413 ns) = 2.756 ns; Loc. = LCCOMB_X28_Y20_N24; Fanout = 1; COMB Node = 'sram_register:inst17|sram_cell:cell15|comb~0'
            Info: 3: + IC(2.035 ns) + CELL(0.000 ns) = 4.791 ns; Loc. = CLKCTRL_G7; Fanout = 32; COMB Node = 'sram_register:inst17|sram_cell:cell15|comb~0clkctrl'
            Info: 4: + IC(1.357 ns) + CELL(0.275 ns) = 6.423 ns; Loc. = LCCOMB_X31_Y21_N26; Fanout = 1; REG Node = 'sram_register:inst17|sram_cell:cell7|Master_Slave_DFF:cell|D_Latch:Master|Q~1'
            Info: Total cell delay = 1.558 ns ( 24.26 % )
            Info: Total interconnect delay = 4.865 ns ( 75.74 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.976 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "Reg[2]" has Internal fmax of 405.84 MHz between source register "sram_register:inst26|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1" and destination register "sram_register:inst26|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" (period= 2.464 ns)
    Info: + Longest register to register delay is 0.397 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X33_Y20_N26; Fanout = 1; REG Node = 'sram_register:inst26|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1'
        Info: 2: + IC(0.247 ns) + CELL(0.150 ns) = 0.397 ns; Loc. = LCCOMB_X33_Y20_N16; Fanout = 1; REG Node = 'sram_register:inst26|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1'
        Info: Total cell delay = 0.150 ns ( 37.78 % )
        Info: Total interconnect delay = 0.247 ns ( 62.22 % )
    Info: - Smallest clock skew is 0.140 ns
        Info: + Shortest clock path from clock "Reg[2]" to destination register is 6.057 ns
            Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_C12; Fanout = 3; CLK Node = 'Reg[2]'
            Info: 2: + IC(1.494 ns) + CELL(0.393 ns) = 2.727 ns; Loc. = LCCOMB_X28_Y20_N26; Fanout = 1; COMB Node = 'sram_register:inst26|sram_cell:cell15|comb~0'
            Info: 3: + IC(1.704 ns) + CELL(0.000 ns) = 4.431 ns; Loc. = CLKCTRL_G9; Fanout = 32; COMB Node = 'sram_register:inst26|sram_cell:cell15|comb~0clkctrl'
            Info: 4: + IC(1.351 ns) + CELL(0.275 ns) = 6.057 ns; Loc. = LCCOMB_X33_Y20_N16; Fanout = 1; REG Node = 'sram_register:inst26|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1'
            Info: Total cell delay = 1.508 ns ( 24.90 % )
            Info: Total interconnect delay = 4.549 ns ( 75.10 % )
        Info: - Longest clock path from clock "Reg[2]" to source register is 5.917 ns
            Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_C12; Fanout = 3; CLK Node = 'Reg[2]'
            Info: 2: + IC(1.494 ns) + CELL(0.393 ns) = 2.727 ns; Loc. = LCCOMB_X28_Y20_N26; Fanout = 1; COMB Node = 'sram_register:inst26|sram_cell:cell15|comb~0'
            Info: 3: + IC(1.704 ns) + CELL(0.000 ns) = 4.431 ns; Loc. = CLKCTRL_G9; Fanout = 32; COMB Node = 'sram_register:inst26|sram_cell:cell15|comb~0clkctrl'
            Info: 4: + IC(1.336 ns) + CELL(0.150 ns) = 5.917 ns; Loc. = LCCOMB_X33_Y20_N26; Fanout = 1; REG Node = 'sram_register:inst26|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1'
            Info: Total cell delay = 1.383 ns ( 23.37 % )
            Info: Total interconnect delay = 4.534 ns ( 76.63 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.975 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "Reg[1]" has Internal fmax of 359.45 MHz between source register "sram_register:inst28|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1" and destination register "sram_register:inst28|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" (period= 2.782 ns)
    Info: + Longest register to register delay is 0.401 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X32_Y19_N0; Fanout = 1; REG Node = 'sram_register:inst28|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1'
        Info: 2: + IC(0.251 ns) + CELL(0.150 ns) = 0.401 ns; Loc. = LCCOMB_X32_Y19_N6; Fanout = 1; REG Node = 'sram_register:inst28|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1'
        Info: Total cell delay = 0.150 ns ( 37.41 % )
        Info: Total interconnect delay = 0.251 ns ( 62.59 % )
    Info: - Smallest clock skew is -0.001 ns
        Info: + Shortest clock path from clock "Reg[1]" to destination register is 5.148 ns
            Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_AF10; Fanout = 3; CLK Node = 'Reg[1]'
            Info: 2: + IC(0.995 ns) + CELL(0.150 ns) = 1.995 ns; Loc. = LCCOMB_X25_Y4_N12; Fanout = 1; COMB Node = 'sram_register:inst28|sram_cell:cell15|comb~0'
            Info: 3: + IC(1.480 ns) + CELL(0.000 ns) = 3.475 ns; Loc. = CLKCTRL_G12; Fanout = 32; COMB Node = 'sram_register:inst28|sram_cell:cell15|comb~0clkctrl'
            Info: 4: + IC(1.398 ns) + CELL(0.275 ns) = 5.148 ns; Loc. = LCCOMB_X32_Y19_N6; Fanout = 1; REG Node = 'sram_register:inst28|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Slave|Q~1'
            Info: Total cell delay = 1.275 ns ( 24.77 % )
            Info: Total interconnect delay = 3.873 ns ( 75.23 % )
        Info: - Longest clock path from clock "Reg[1]" to source register is 5.149 ns
            Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_AF10; Fanout = 3; CLK Node = 'Reg[1]'
            Info: 2: + IC(0.995 ns) + CELL(0.150 ns) = 1.995 ns; Loc. = LCCOMB_X25_Y4_N12; Fanout = 1; COMB Node = 'sram_register:inst28|sram_cell:cell15|comb~0'
            Info: 3: + IC(1.480 ns) + CELL(0.000 ns) = 3.475 ns; Loc. = CLKCTRL_G12; Fanout = 32; COMB Node = 'sram_register:inst28|sram_cell:cell15|comb~0clkctrl'
            Info: 4: + IC(1.399 ns) + CELL(0.275 ns) = 5.149 ns; Loc. = LCCOMB_X32_Y19_N0; Fanout = 1; REG Node = 'sram_register:inst28|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1'
            Info: Total cell delay = 1.275 ns ( 24.76 % )
            Info: Total interconnect delay = 3.874 ns ( 75.24 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.989 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "Reg[9]" has Internal fmax of 260.15 MHz between source register "sram_register:inst18|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1" and destination register "sram_register:inst18|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" (period= 3.844 ns)
    Info: + Longest register to register delay is 0.404 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X32_Y19_N28; Fanout = 1; REG Node = 'sram_register:inst18|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1'
        Info: 2: + IC(0.254 ns) + CELL(0.150 ns) = 0.404 ns; Loc. = LCCOMB_X32_Y19_N18; Fanout = 1; REG Node = 'sram_register:inst18|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1'
        Info: Total cell delay = 0.150 ns ( 37.13 % )
        Info: Total interconnect delay = 0.254 ns ( 62.87 % )
    Info: - Smallest clock skew is 0.273 ns
        Info: + Shortest clock path from clock "Reg[9]" to destination register is 5.861 ns
            Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_G12; Fanout = 3; CLK Node = 'Reg[9]'
            Info: 2: + IC(1.513 ns) + CELL(0.275 ns) = 2.598 ns; Loc. = LCCOMB_X28_Y20_N20; Fanout = 1; COMB Node = 'sram_register:inst18|sram_cell:cell15|comb~0'
            Info: 3: + IC(1.452 ns) + CELL(0.000 ns) = 4.050 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'sram_register:inst18|sram_cell:cell15|comb~0clkctrl'
            Info: 4: + IC(1.392 ns) + CELL(0.419 ns) = 5.861 ns; Loc. = LCCOMB_X32_Y19_N18; Fanout = 1; REG Node = 'sram_register:inst18|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1'
            Info: Total cell delay = 1.504 ns ( 25.66 % )
            Info: Total interconnect delay = 4.357 ns ( 74.34 % )
        Info: - Longest clock path from clock "Reg[9]" to source register is 5.588 ns
            Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_G12; Fanout = 3; CLK Node = 'Reg[9]'
            Info: 2: + IC(1.513 ns) + CELL(0.275 ns) = 2.598 ns; Loc. = LCCOMB_X28_Y20_N20; Fanout = 1; COMB Node = 'sram_register:inst18|sram_cell:cell15|comb~0'
            Info: 3: + IC(1.452 ns) + CELL(0.000 ns) = 4.050 ns; Loc. = CLKCTRL_G11; Fanout = 32; COMB Node = 'sram_register:inst18|sram_cell:cell15|comb~0clkctrl'
            Info: 4: + IC(1.388 ns) + CELL(0.150 ns) = 5.588 ns; Loc. = LCCOMB_X32_Y19_N28; Fanout = 1; REG Node = 'sram_register:inst18|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Master|Q~1'
            Info: Total cell delay = 1.235 ns ( 22.10 % )
            Info: Total interconnect delay = 4.353 ns ( 77.90 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.791 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "Reg[0]" has Internal fmax of 365.5 MHz between source register "sram_register:inst30|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1" and destination register "sram_register:inst30|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" (period= 2.736 ns)
    Info: + Longest register to register delay is 0.410 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X24_Y13_N28; Fanout = 1; REG Node = 'sram_register:inst30|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1'
        Info: 2: + IC(0.260 ns) + CELL(0.150 ns) = 0.410 ns; Loc. = LCCOMB_X24_Y13_N30; Fanout = 1; REG Node = 'sram_register:inst30|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1'
        Info: Total cell delay = 0.150 ns ( 36.59 % )
        Info: Total interconnect delay = 0.260 ns ( 63.41 % )
    Info: - Smallest clock skew is -0.001 ns
        Info: + Shortest clock path from clock "Reg[0]" to destination register is 5.121 ns
            Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_AC12; Fanout = 3; CLK Node = 'Reg[0]'
            Info: 2: + IC(0.991 ns) + CELL(0.150 ns) = 1.971 ns; Loc. = LCCOMB_X25_Y4_N14; Fanout = 1; COMB Node = 'sram_register:inst30|sram_cell:cell15|comb~0'
            Info: 3: + IC(1.504 ns) + CELL(0.000 ns) = 3.475 ns; Loc. = CLKCTRL_G14; Fanout = 32; COMB Node = 'sram_register:inst30|sram_cell:cell15|comb~0clkctrl'
            Info: 4: + IC(1.371 ns) + CELL(0.275 ns) = 5.121 ns; Loc. = LCCOMB_X24_Y13_N30; Fanout = 1; REG Node = 'sram_register:inst30|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1'
            Info: Total cell delay = 1.255 ns ( 24.51 % )
            Info: Total interconnect delay = 3.866 ns ( 75.49 % )
        Info: - Longest clock path from clock "Reg[0]" to source register is 5.122 ns
            Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_AC12; Fanout = 3; CLK Node = 'Reg[0]'
            Info: 2: + IC(0.991 ns) + CELL(0.150 ns) = 1.971 ns; Loc. = LCCOMB_X25_Y4_N14; Fanout = 1; COMB Node = 'sram_register:inst30|sram_cell:cell15|comb~0'
            Info: 3: + IC(1.504 ns) + CELL(0.000 ns) = 3.475 ns; Loc. = CLKCTRL_G14; Fanout = 32; COMB Node = 'sram_register:inst30|sram_cell:cell15|comb~0clkctrl'
            Info: 4: + IC(1.372 ns) + CELL(0.275 ns) = 5.122 ns; Loc. = LCCOMB_X24_Y13_N28; Fanout = 1; REG Node = 'sram_register:inst30|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1'
            Info: Total cell delay = 1.255 ns ( 24.50 % )
            Info: Total interconnect delay = 3.867 ns ( 75.50 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.957 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "Reg[8]" has Internal fmax of 395.26 MHz between source register "sram_register:inst22|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1" and destination register "sram_register:inst22|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" (period= 2.53 ns)
    Info: + Longest register to register delay is 0.406 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X24_Y13_N18; Fanout = 1; REG Node = 'sram_register:inst22|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1'
        Info: 2: + IC(0.256 ns) + CELL(0.150 ns) = 0.406 ns; Loc. = LCCOMB_X24_Y13_N12; Fanout = 1; REG Node = 'sram_register:inst22|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1'
        Info: Total cell delay = 0.150 ns ( 36.95 % )
        Info: Total interconnect delay = 0.256 ns ( 63.05 % )
    Info: - Smallest clock skew is 0.131 ns
        Info: + Shortest clock path from clock "Reg[8]" to destination register is 5.289 ns
            Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_AF9; Fanout = 3; CLK Node = 'Reg[8]'
            Info: 2: + IC(1.230 ns) + CELL(0.150 ns) = 2.240 ns; Loc. = LCCOMB_X25_Y4_N26; Fanout = 1; COMB Node = 'sram_register:inst22|sram_cell:cell15|comb~0'
            Info: 3: + IC(1.396 ns) + CELL(0.000 ns) = 3.636 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = 'sram_register:inst22|sram_cell:cell15|comb~0clkctrl'
            Info: 4: + IC(1.378 ns) + CELL(0.275 ns) = 5.289 ns; Loc. = LCCOMB_X24_Y13_N12; Fanout = 1; REG Node = 'sram_register:inst22|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Slave|Q~1'
            Info: Total cell delay = 1.285 ns ( 24.30 % )
            Info: Total interconnect delay = 4.004 ns ( 75.70 % )
        Info: - Longest clock path from clock "Reg[8]" to source register is 5.158 ns
            Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_AF9; Fanout = 3; CLK Node = 'Reg[8]'
            Info: 2: + IC(1.230 ns) + CELL(0.150 ns) = 2.240 ns; Loc. = LCCOMB_X25_Y4_N26; Fanout = 1; COMB Node = 'sram_register:inst22|sram_cell:cell15|comb~0'
            Info: 3: + IC(1.396 ns) + CELL(0.000 ns) = 3.636 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = 'sram_register:inst22|sram_cell:cell15|comb~0clkctrl'
            Info: 4: + IC(1.372 ns) + CELL(0.150 ns) = 5.158 ns; Loc. = LCCOMB_X24_Y13_N18; Fanout = 1; REG Node = 'sram_register:inst22|sram_cell:cell14|Master_Slave_DFF:cell|D_Latch:Master|Q~1'
            Info: Total cell delay = 1.160 ns ( 22.49 % )
            Info: Total interconnect delay = 3.998 ns ( 77.51 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.990 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "sram_register:inst|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1" (data pin = "DataIn[13]", clock pin = "CS") is 3.985 ns
    Info: + Longest pin to register delay is 7.224 ns
        Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_AE13; Fanout = 16; PIN Node = 'DataIn[13]'
        Info: 2: + IC(6.099 ns) + CELL(0.275 ns) = 7.224 ns; Loc. = LCCOMB_X24_Y16_N10; Fanout = 1; REG Node = 'sram_register:inst|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1'
        Info: Total cell delay = 1.125 ns ( 15.57 % )
        Info: Total interconnect delay = 6.099 ns ( 84.43 % )
    Info: + Micro setup delay of destination is 1.255 ns
    Info: - Shortest clock path from clock "CS" to destination register is 4.494 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 51; CLK Node = 'CS'
        Info: 2: + IC(1.048 ns) + CELL(0.150 ns) = 2.050 ns; Loc. = LCCOMB_X1_Y14_N12; Fanout = 1; COMB Node = 'sram_register:inst|sram_cell:cell15|comb~0'
        Info: 3: + IC(0.879 ns) + CELL(0.000 ns) = 2.929 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'sram_register:inst|sram_cell:cell15|comb~0clkctrl'
        Info: 4: + IC(1.415 ns) + CELL(0.150 ns) = 4.494 ns; Loc. = LCCOMB_X24_Y16_N10; Fanout = 1; REG Node = 'sram_register:inst|sram_cell:cell13|Master_Slave_DFF:cell|D_Latch:Master|Q~1'
        Info: Total cell delay = 1.152 ns ( 25.63 % )
        Info: Total interconnect delay = 3.342 ns ( 74.37 % )
Info: tco from clock "WE" to destination pin "DataOut[0]" through register "sram_register:inst17|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1" is 16.332 ns
    Info: + Longest clock path from clock "WE" to source register is 7.040 ns
        Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 16; CLK Node = 'WE'
        Info: 2: + IC(2.264 ns) + CELL(0.275 ns) = 3.371 ns; Loc. = LCCOMB_X28_Y20_N24; Fanout = 1; COMB Node = 'sram_register:inst17|sram_cell:cell15|comb~0'
        Info: 3: + IC(2.035 ns) + CELL(0.000 ns) = 5.406 ns; Loc. = CLKCTRL_G7; Fanout = 32; COMB Node = 'sram_register:inst17|sram_cell:cell15|comb~0clkctrl'
        Info: 4: + IC(1.359 ns) + CELL(0.275 ns) = 7.040 ns; Loc. = LCCOMB_X32_Y21_N0; Fanout = 1; REG Node = 'sram_register:inst17|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1'
        Info: Total cell delay = 1.382 ns ( 19.63 % )
        Info: Total interconnect delay = 5.658 ns ( 80.37 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 9.292 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X32_Y21_N0; Fanout = 1; REG Node = 'sram_register:inst17|sram_cell:cell0|Master_Slave_DFF:cell|D_Latch:Slave|Q~1'
        Info: 2: + IC(0.783 ns) + CELL(0.438 ns) = 1.221 ns; Loc. = LCCOMB_X32_Y19_N4; Fanout = 1; COMB Node = 'inst7[0]~236'
        Info: 3: + IC(0.719 ns) + CELL(0.410 ns) = 2.350 ns; Loc. = LCCOMB_X32_Y19_N26; Fanout = 1; COMB Node = 'inst7[0]~239'
        Info: 4: + IC(1.382 ns) + CELL(0.393 ns) = 4.125 ns; Loc. = LCCOMB_X34_Y12_N18; Fanout = 1; COMB Node = 'inst7[0]~240'
        Info: 5: + IC(2.349 ns) + CELL(2.818 ns) = 9.292 ns; Loc. = PIN_AE23; Fanout = 0; PIN Node = 'DataOut[0]'
        Info: Total cell delay = 4.059 ns ( 43.68 % )
        Info: Total interconnect delay = 5.233 ns ( 56.32 % )
Info: Longest tpd from source pin "CS" to destination pin "DataOut[0]" is 17.751 ns
    Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 51; CLK Node = 'CS'
    Info: 2: + IC(5.914 ns) + CELL(0.393 ns) = 7.159 ns; Loc. = LCCOMB_X25_Y4_N22; Fanout = 16; COMB Node = 'sram_register:inst30|sram_cell:cell15|DataOut~0'
    Info: 3: + IC(2.847 ns) + CELL(0.275 ns) = 10.281 ns; Loc. = LCCOMB_X32_Y19_N8; Fanout = 1; COMB Node = 'inst7[0]~238'
    Info: 4: + IC(0.253 ns) + CELL(0.275 ns) = 10.809 ns; Loc. = LCCOMB_X32_Y19_N26; Fanout = 1; COMB Node = 'inst7[0]~239'
    Info: 5: + IC(1.382 ns) + CELL(0.393 ns) = 12.584 ns; Loc. = LCCOMB_X34_Y12_N18; Fanout = 1; COMB Node = 'inst7[0]~240'
    Info: 6: + IC(2.349 ns) + CELL(2.818 ns) = 17.751 ns; Loc. = PIN_AE23; Fanout = 0; PIN Node = 'DataOut[0]'
    Info: Total cell delay = 5.006 ns ( 28.20 % )
    Info: Total interconnect delay = 12.745 ns ( 71.80 % )
Info: th for register "sram_register:inst24|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1" (data pin = "DataIn[1]", clock pin = "CS") is 4.322 ns
    Info: + Longest clock path from clock "CS" to destination register is 6.962 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 51; CLK Node = 'CS'
        Info: 2: + IC(2.284 ns) + CELL(0.413 ns) = 3.549 ns; Loc. = LCCOMB_X28_Y20_N16; Fanout = 1; COMB Node = 'sram_register:inst24|sram_cell:cell15|comb~0'
        Info: 3: + IC(1.917 ns) + CELL(0.000 ns) = 5.466 ns; Loc. = CLKCTRL_G5; Fanout = 32; COMB Node = 'sram_register:inst24|sram_cell:cell15|comb~0clkctrl'
        Info: 4: + IC(1.346 ns) + CELL(0.150 ns) = 6.962 ns; Loc. = LCCOMB_X40_Y19_N2; Fanout = 1; REG Node = 'sram_register:inst24|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1'
        Info: Total cell delay = 1.415 ns ( 20.32 % )
        Info: Total interconnect delay = 5.547 ns ( 79.68 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 2.640 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 16; PIN Node = 'DataIn[1]'
        Info: 2: + IC(1.366 ns) + CELL(0.275 ns) = 2.640 ns; Loc. = LCCOMB_X40_Y19_N2; Fanout = 1; REG Node = 'sram_register:inst24|sram_cell:cell1|Master_Slave_DFF:cell|D_Latch:Master|Q~1'
        Info: Total cell delay = 1.274 ns ( 48.26 % )
        Info: Total interconnect delay = 1.366 ns ( 51.74 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 515 warnings
    Info: Peak virtual memory: 191 megabytes
    Info: Processing ended: Wed Apr 22 16:17:20 2015
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:06


