Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sat Mar 25 11:39:39 2023
| Host         : mattliu-ZenBook-UX435EGL-UX435EGL running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 72 register/latch pins with no clock driven by root clock pin: aud_in_indv/clk20kHz/C0_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: aud_in_indv/my_audio_unit/sclk_reg/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: aud_out_indv/aud/clk_counter_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: aud_out_indv/clk50M/C0_reg/Q (HIGH)

 There are 116 register/latch pins with no clock driven by root clock pin: nolabel_line29/Oled_clock/C0_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: oled_dig_indv/clk625/C0_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 770 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.375        0.000                      0                  942        0.094        0.000                      0                  942        4.500        0.000                       0                   512  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.375        0.000                      0                  942        0.094        0.000                      0                  942        4.500        0.000                       0                   512  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.375ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.375ns  (required time - arrival time)
  Source:                 nolabel_line29/Mouse/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line29/Mouse/x_pos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.592ns  (logic 2.747ns (49.125%)  route 2.845ns (50.875%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.559     5.080    nolabel_line29/Mouse/clock_IBUF_BUFG
    SLICE_X41Y34         FDRE                                         r  nolabel_line29/Mouse/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.419     5.499 r  nolabel_line29/Mouse/x_overflow_reg/Q
                         net (fo=19, routed)          1.229     6.728    nolabel_line29/Mouse/x_overflow_reg_n_0
    SLICE_X41Y31         LUT3 (Prop_lut3_I1_O)        0.299     7.027 r  nolabel_line29/Mouse/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     7.027    nolabel_line29/Mouse/x_pos[3]_i_5_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.577 r  nolabel_line29/Mouse/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.577    nolabel_line29/Mouse/x_pos_reg[3]_i_2_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.691 r  nolabel_line29/Mouse/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.691    nolabel_line29/Mouse/x_pos_reg[7]_i_2_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.930 f  nolabel_line29/Mouse/x_pos_reg[11]_i_2/O[2]
                         net (fo=3, routed)           0.822     8.752    nolabel_line29/Mouse/plusOp9[10]
    SLICE_X42Y32         LUT2 (Prop_lut2_I0_O)        0.302     9.054 r  nolabel_line29/Mouse/gtOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.054    nolabel_line29/Mouse/gtOp_carry__0_i_2_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     9.546 f  nolabel_line29/Mouse/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.794    10.340    nolabel_line29/Mouse/gtOp
    SLICE_X41Y30         LUT5 (Prop_lut5_I4_O)        0.332    10.672 r  nolabel_line29/Mouse/x_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    10.672    nolabel_line29/Mouse/x_pos[5]_i_1_n_0
    SLICE_X41Y30         FDRE                                         r  nolabel_line29/Mouse/x_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.436    14.777    nolabel_line29/Mouse/clock_IBUF_BUFG
    SLICE_X41Y30         FDRE                                         r  nolabel_line29/Mouse/x_pos_reg[5]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X41Y30         FDRE (Setup_fdre_C_D)        0.031    15.047    nolabel_line29/Mouse/x_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -10.672    
  -------------------------------------------------------------------
                         slack                                  4.375    

Slack (MET) :             4.459ns  (required time - arrival time)
  Source:                 nolabel_line29/Mouse/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line29/Mouse/x_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.509ns  (logic 2.747ns (49.866%)  route 2.762ns (50.134%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.559     5.080    nolabel_line29/Mouse/clock_IBUF_BUFG
    SLICE_X41Y34         FDRE                                         r  nolabel_line29/Mouse/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.419     5.499 r  nolabel_line29/Mouse/x_overflow_reg/Q
                         net (fo=19, routed)          1.229     6.728    nolabel_line29/Mouse/x_overflow_reg_n_0
    SLICE_X41Y31         LUT3 (Prop_lut3_I1_O)        0.299     7.027 r  nolabel_line29/Mouse/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     7.027    nolabel_line29/Mouse/x_pos[3]_i_5_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.577 r  nolabel_line29/Mouse/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.577    nolabel_line29/Mouse/x_pos_reg[3]_i_2_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.691 r  nolabel_line29/Mouse/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.691    nolabel_line29/Mouse/x_pos_reg[7]_i_2_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.930 f  nolabel_line29/Mouse/x_pos_reg[11]_i_2/O[2]
                         net (fo=3, routed)           0.822     8.752    nolabel_line29/Mouse/plusOp9[10]
    SLICE_X42Y32         LUT2 (Prop_lut2_I0_O)        0.302     9.054 r  nolabel_line29/Mouse/gtOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.054    nolabel_line29/Mouse/gtOp_carry__0_i_2_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     9.546 f  nolabel_line29/Mouse/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.711    10.257    nolabel_line29/Mouse/gtOp
    SLICE_X43Y31         LUT5 (Prop_lut5_I4_O)        0.332    10.589 r  nolabel_line29/Mouse/x_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    10.589    nolabel_line29/Mouse/x_pos[2]_i_1_n_0
    SLICE_X43Y31         FDRE                                         r  nolabel_line29/Mouse/x_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.437    14.778    nolabel_line29/Mouse/clock_IBUF_BUFG
    SLICE_X43Y31         FDRE                                         r  nolabel_line29/Mouse/x_pos_reg[2]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X43Y31         FDRE (Setup_fdre_C_D)        0.031    15.048    nolabel_line29/Mouse/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -10.589    
  -------------------------------------------------------------------
                         slack                                  4.459    

Slack (MET) :             4.462ns  (required time - arrival time)
  Source:                 nolabel_line29/Mouse/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line29/Mouse/x_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.504ns  (logic 2.747ns (49.911%)  route 2.757ns (50.089%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.559     5.080    nolabel_line29/Mouse/clock_IBUF_BUFG
    SLICE_X41Y34         FDRE                                         r  nolabel_line29/Mouse/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.419     5.499 r  nolabel_line29/Mouse/x_overflow_reg/Q
                         net (fo=19, routed)          1.229     6.728    nolabel_line29/Mouse/x_overflow_reg_n_0
    SLICE_X41Y31         LUT3 (Prop_lut3_I1_O)        0.299     7.027 r  nolabel_line29/Mouse/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     7.027    nolabel_line29/Mouse/x_pos[3]_i_5_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.577 r  nolabel_line29/Mouse/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.577    nolabel_line29/Mouse/x_pos_reg[3]_i_2_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.691 r  nolabel_line29/Mouse/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.691    nolabel_line29/Mouse/x_pos_reg[7]_i_2_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.930 f  nolabel_line29/Mouse/x_pos_reg[11]_i_2/O[2]
                         net (fo=3, routed)           0.822     8.752    nolabel_line29/Mouse/plusOp9[10]
    SLICE_X42Y32         LUT2 (Prop_lut2_I0_O)        0.302     9.054 r  nolabel_line29/Mouse/gtOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.054    nolabel_line29/Mouse/gtOp_carry__0_i_2_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     9.546 f  nolabel_line29/Mouse/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.706    10.252    nolabel_line29/Mouse/gtOp
    SLICE_X43Y31         LUT5 (Prop_lut5_I4_O)        0.332    10.584 r  nolabel_line29/Mouse/x_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    10.584    nolabel_line29/Mouse/x_pos[1]_i_1_n_0
    SLICE_X43Y31         FDRE                                         r  nolabel_line29/Mouse/x_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.437    14.778    nolabel_line29/Mouse/clock_IBUF_BUFG
    SLICE_X43Y31         FDRE                                         r  nolabel_line29/Mouse/x_pos_reg[1]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X43Y31         FDRE (Setup_fdre_C_D)        0.029    15.046    nolabel_line29/Mouse/x_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -10.584    
  -------------------------------------------------------------------
                         slack                                  4.462    

Slack (MET) :             4.594ns  (required time - arrival time)
  Source:                 nolabel_line29/Mouse/y_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line29/Mouse/y_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.400ns  (logic 2.667ns (49.392%)  route 2.733ns (50.608%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.561     5.082    nolabel_line29/Mouse/clock_IBUF_BUFG
    SLICE_X40Y35         FDRE                                         r  nolabel_line29/Mouse/y_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  nolabel_line29/Mouse/y_pos_reg[1]/Q
                         net (fo=5, routed)           1.025     6.563    nolabel_line29/Mouse/y_pos[1]
    SLICE_X41Y35         LUT3 (Prop_lut3_I0_O)        0.124     6.687 r  nolabel_line29/Mouse/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.687    nolabel_line29/Mouse/y_pos[3]_i_5_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.237 r  nolabel_line29/Mouse/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.237    nolabel_line29/Mouse/y_pos_reg[3]_i_2_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.351 r  nolabel_line29/Mouse/y_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.351    nolabel_line29/Mouse/y_pos_reg[7]_i_2_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.685 r  nolabel_line29/Mouse/y_pos_reg[11]_i_2/O[1]
                         net (fo=3, routed)           0.818     8.503    Mouse/plusOp13[9]
    SLICE_X40Y37         LUT2 (Prop_lut2_I1_O)        0.303     8.806 r  i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.000     8.806    nolabel_line29/Mouse/y_pos_reg[8]_1[0]
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.263 f  nolabel_line29/Mouse/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.890    10.153    nolabel_line29/Mouse/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X40Y35         LUT5 (Prop_lut5_I4_O)        0.329    10.482 r  nolabel_line29/Mouse/y_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    10.482    nolabel_line29/Mouse/y_pos[1]_i_1_n_0
    SLICE_X40Y35         FDRE                                         r  nolabel_line29/Mouse/y_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.442    14.783    nolabel_line29/Mouse/clock_IBUF_BUFG
    SLICE_X40Y35         FDRE                                         r  nolabel_line29/Mouse/y_pos_reg[1]/C
                         clock pessimism              0.299    15.082    
                         clock uncertainty           -0.035    15.047    
    SLICE_X40Y35         FDRE (Setup_fdre_C_D)        0.029    15.076    nolabel_line29/Mouse/y_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                         -10.482    
  -------------------------------------------------------------------
                         slack                                  4.594    

Slack (MET) :             4.603ns  (required time - arrival time)
  Source:                 nolabel_line29/Mouse/y_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line29/Mouse/y_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.392ns  (logic 2.667ns (49.459%)  route 2.725ns (50.541%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.561     5.082    nolabel_line29/Mouse/clock_IBUF_BUFG
    SLICE_X40Y35         FDRE                                         r  nolabel_line29/Mouse/y_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  nolabel_line29/Mouse/y_pos_reg[1]/Q
                         net (fo=5, routed)           1.025     6.563    nolabel_line29/Mouse/y_pos[1]
    SLICE_X41Y35         LUT3 (Prop_lut3_I0_O)        0.124     6.687 r  nolabel_line29/Mouse/y_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.687    nolabel_line29/Mouse/y_pos[3]_i_5_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.237 r  nolabel_line29/Mouse/y_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.237    nolabel_line29/Mouse/y_pos_reg[3]_i_2_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.351 r  nolabel_line29/Mouse/y_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.351    nolabel_line29/Mouse/y_pos_reg[7]_i_2_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.685 r  nolabel_line29/Mouse/y_pos_reg[11]_i_2/O[1]
                         net (fo=3, routed)           0.818     8.503    Mouse/plusOp13[9]
    SLICE_X40Y37         LUT2 (Prop_lut2_I1_O)        0.303     8.806 r  i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.000     8.806    nolabel_line29/Mouse/y_pos_reg[8]_1[0]
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.263 f  nolabel_line29/Mouse/gtOp_inferred__0/i__carry__0/CO[1]
                         net (fo=12, routed)          0.883    10.146    nolabel_line29/Mouse/gtOp_inferred__0/i__carry__0_n_2
    SLICE_X40Y35         LUT5 (Prop_lut5_I4_O)        0.329    10.475 r  nolabel_line29/Mouse/y_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    10.475    nolabel_line29/Mouse/y_pos[2]_i_1_n_0
    SLICE_X40Y35         FDRE                                         r  nolabel_line29/Mouse/y_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.442    14.783    nolabel_line29/Mouse/clock_IBUF_BUFG
    SLICE_X40Y35         FDRE                                         r  nolabel_line29/Mouse/y_pos_reg[2]/C
                         clock pessimism              0.299    15.082    
                         clock uncertainty           -0.035    15.047    
    SLICE_X40Y35         FDRE (Setup_fdre_C_D)        0.031    15.078    nolabel_line29/Mouse/y_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                         -10.475    
  -------------------------------------------------------------------
                         slack                                  4.603    

Slack (MET) :             4.614ns  (required time - arrival time)
  Source:                 nolabel_line29/Mouse/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line29/Mouse/x_pos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.355ns  (logic 2.747ns (51.297%)  route 2.608ns (48.703%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.559     5.080    nolabel_line29/Mouse/clock_IBUF_BUFG
    SLICE_X41Y34         FDRE                                         r  nolabel_line29/Mouse/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.419     5.499 r  nolabel_line29/Mouse/x_overflow_reg/Q
                         net (fo=19, routed)          1.229     6.728    nolabel_line29/Mouse/x_overflow_reg_n_0
    SLICE_X41Y31         LUT3 (Prop_lut3_I1_O)        0.299     7.027 r  nolabel_line29/Mouse/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     7.027    nolabel_line29/Mouse/x_pos[3]_i_5_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.577 r  nolabel_line29/Mouse/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.577    nolabel_line29/Mouse/x_pos_reg[3]_i_2_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.691 r  nolabel_line29/Mouse/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.691    nolabel_line29/Mouse/x_pos_reg[7]_i_2_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.930 f  nolabel_line29/Mouse/x_pos_reg[11]_i_2/O[2]
                         net (fo=3, routed)           0.822     8.752    nolabel_line29/Mouse/plusOp9[10]
    SLICE_X42Y32         LUT2 (Prop_lut2_I0_O)        0.302     9.054 r  nolabel_line29/Mouse/gtOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.054    nolabel_line29/Mouse/gtOp_carry__0_i_2_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     9.546 f  nolabel_line29/Mouse/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.557    10.103    nolabel_line29/Mouse/gtOp
    SLICE_X43Y33         LUT5 (Prop_lut5_I4_O)        0.332    10.435 r  nolabel_line29/Mouse/x_pos[10]_i_1/O
                         net (fo=1, routed)           0.000    10.435    nolabel_line29/Mouse/x_pos[10]_i_1_n_0
    SLICE_X43Y33         FDRE                                         r  nolabel_line29/Mouse/x_pos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.440    14.781    nolabel_line29/Mouse/clock_IBUF_BUFG
    SLICE_X43Y33         FDRE                                         r  nolabel_line29/Mouse/x_pos_reg[10]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X43Y33         FDRE (Setup_fdre_C_D)        0.029    15.049    nolabel_line29/Mouse/x_pos_reg[10]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                         -10.435    
  -------------------------------------------------------------------
                         slack                                  4.614    

Slack (MET) :             4.619ns  (required time - arrival time)
  Source:                 nolabel_line29/Mouse/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line29/Mouse/x_pos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.352ns  (logic 2.747ns (51.325%)  route 2.605ns (48.675%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.559     5.080    nolabel_line29/Mouse/clock_IBUF_BUFG
    SLICE_X41Y34         FDRE                                         r  nolabel_line29/Mouse/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.419     5.499 r  nolabel_line29/Mouse/x_overflow_reg/Q
                         net (fo=19, routed)          1.229     6.728    nolabel_line29/Mouse/x_overflow_reg_n_0
    SLICE_X41Y31         LUT3 (Prop_lut3_I1_O)        0.299     7.027 r  nolabel_line29/Mouse/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     7.027    nolabel_line29/Mouse/x_pos[3]_i_5_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.577 r  nolabel_line29/Mouse/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.577    nolabel_line29/Mouse/x_pos_reg[3]_i_2_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.691 r  nolabel_line29/Mouse/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.691    nolabel_line29/Mouse/x_pos_reg[7]_i_2_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.930 f  nolabel_line29/Mouse/x_pos_reg[11]_i_2/O[2]
                         net (fo=3, routed)           0.822     8.752    nolabel_line29/Mouse/plusOp9[10]
    SLICE_X42Y32         LUT2 (Prop_lut2_I0_O)        0.302     9.054 r  nolabel_line29/Mouse/gtOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.054    nolabel_line29/Mouse/gtOp_carry__0_i_2_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     9.546 r  nolabel_line29/Mouse/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.554    10.100    nolabel_line29/Mouse/gtOp
    SLICE_X43Y33         LUT5 (Prop_lut5_I3_O)        0.332    10.432 r  nolabel_line29/Mouse/x_pos[8]_i_1/O
                         net (fo=1, routed)           0.000    10.432    nolabel_line29/Mouse/x_pos[8]_i_1_n_0
    SLICE_X43Y33         FDRE                                         r  nolabel_line29/Mouse/x_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.440    14.781    nolabel_line29/Mouse/clock_IBUF_BUFG
    SLICE_X43Y33         FDRE                                         r  nolabel_line29/Mouse/x_pos_reg[8]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X43Y33         FDRE (Setup_fdre_C_D)        0.031    15.051    nolabel_line29/Mouse/x_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                         -10.432    
  -------------------------------------------------------------------
                         slack                                  4.619    

Slack (MET) :             4.649ns  (required time - arrival time)
  Source:                 nolabel_line29/Mouse/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line29/Mouse/x_pos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.316ns  (logic 2.747ns (51.675%)  route 2.569ns (48.325%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.559     5.080    nolabel_line29/Mouse/clock_IBUF_BUFG
    SLICE_X41Y34         FDRE                                         r  nolabel_line29/Mouse/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.419     5.499 r  nolabel_line29/Mouse/x_overflow_reg/Q
                         net (fo=19, routed)          1.229     6.728    nolabel_line29/Mouse/x_overflow_reg_n_0
    SLICE_X41Y31         LUT3 (Prop_lut3_I1_O)        0.299     7.027 r  nolabel_line29/Mouse/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     7.027    nolabel_line29/Mouse/x_pos[3]_i_5_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.577 r  nolabel_line29/Mouse/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.577    nolabel_line29/Mouse/x_pos_reg[3]_i_2_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.691 r  nolabel_line29/Mouse/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.691    nolabel_line29/Mouse/x_pos_reg[7]_i_2_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.930 f  nolabel_line29/Mouse/x_pos_reg[11]_i_2/O[2]
                         net (fo=3, routed)           0.822     8.752    nolabel_line29/Mouse/plusOp9[10]
    SLICE_X42Y32         LUT2 (Prop_lut2_I0_O)        0.302     9.054 r  nolabel_line29/Mouse/gtOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.054    nolabel_line29/Mouse/gtOp_carry__0_i_2_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     9.546 f  nolabel_line29/Mouse/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.518    10.064    nolabel_line29/Mouse/gtOp
    SLICE_X41Y30         LUT5 (Prop_lut5_I4_O)        0.332    10.396 r  nolabel_line29/Mouse/x_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    10.396    nolabel_line29/Mouse/x_pos[3]_i_1_n_0
    SLICE_X41Y30         FDRE                                         r  nolabel_line29/Mouse/x_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.436    14.777    nolabel_line29/Mouse/clock_IBUF_BUFG
    SLICE_X41Y30         FDRE                                         r  nolabel_line29/Mouse/x_pos_reg[3]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X41Y30         FDRE (Setup_fdre_C_D)        0.029    15.045    nolabel_line29/Mouse/x_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -10.396    
  -------------------------------------------------------------------
                         slack                                  4.649    

Slack (MET) :             4.654ns  (required time - arrival time)
  Source:                 nolabel_line29/Mouse/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line29/Mouse/x_pos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.313ns  (logic 2.747ns (51.705%)  route 2.566ns (48.295%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.559     5.080    nolabel_line29/Mouse/clock_IBUF_BUFG
    SLICE_X41Y34         FDRE                                         r  nolabel_line29/Mouse/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.419     5.499 r  nolabel_line29/Mouse/x_overflow_reg/Q
                         net (fo=19, routed)          1.229     6.728    nolabel_line29/Mouse/x_overflow_reg_n_0
    SLICE_X41Y31         LUT3 (Prop_lut3_I1_O)        0.299     7.027 r  nolabel_line29/Mouse/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     7.027    nolabel_line29/Mouse/x_pos[3]_i_5_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.577 r  nolabel_line29/Mouse/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.577    nolabel_line29/Mouse/x_pos_reg[3]_i_2_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.691 r  nolabel_line29/Mouse/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.691    nolabel_line29/Mouse/x_pos_reg[7]_i_2_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.930 f  nolabel_line29/Mouse/x_pos_reg[11]_i_2/O[2]
                         net (fo=3, routed)           0.822     8.752    nolabel_line29/Mouse/plusOp9[10]
    SLICE_X42Y32         LUT2 (Prop_lut2_I0_O)        0.302     9.054 r  nolabel_line29/Mouse/gtOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.054    nolabel_line29/Mouse/gtOp_carry__0_i_2_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     9.546 f  nolabel_line29/Mouse/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.515    10.061    nolabel_line29/Mouse/gtOp
    SLICE_X41Y30         LUT5 (Prop_lut5_I4_O)        0.332    10.393 r  nolabel_line29/Mouse/x_pos[4]_i_1/O
                         net (fo=1, routed)           0.000    10.393    nolabel_line29/Mouse/x_pos[4]_i_1_n_0
    SLICE_X41Y30         FDRE                                         r  nolabel_line29/Mouse/x_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.436    14.777    nolabel_line29/Mouse/clock_IBUF_BUFG
    SLICE_X41Y30         FDRE                                         r  nolabel_line29/Mouse/x_pos_reg[4]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X41Y30         FDRE (Setup_fdre_C_D)        0.031    15.047    nolabel_line29/Mouse/x_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -10.393    
  -------------------------------------------------------------------
                         slack                                  4.654    

Slack (MET) :             4.694ns  (required time - arrival time)
  Source:                 nolabel_line29/Mouse/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line29/Mouse/x_pos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.275ns  (logic 2.747ns (52.072%)  route 2.528ns (47.928%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.559     5.080    nolabel_line29/Mouse/clock_IBUF_BUFG
    SLICE_X41Y34         FDRE                                         r  nolabel_line29/Mouse/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.419     5.499 r  nolabel_line29/Mouse/x_overflow_reg/Q
                         net (fo=19, routed)          1.229     6.728    nolabel_line29/Mouse/x_overflow_reg_n_0
    SLICE_X41Y31         LUT3 (Prop_lut3_I1_O)        0.299     7.027 r  nolabel_line29/Mouse/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     7.027    nolabel_line29/Mouse/x_pos[3]_i_5_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.577 r  nolabel_line29/Mouse/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.577    nolabel_line29/Mouse/x_pos_reg[3]_i_2_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.691 r  nolabel_line29/Mouse/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.691    nolabel_line29/Mouse/x_pos_reg[7]_i_2_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.930 f  nolabel_line29/Mouse/x_pos_reg[11]_i_2/O[2]
                         net (fo=3, routed)           0.822     8.752    nolabel_line29/Mouse/plusOp9[10]
    SLICE_X42Y32         LUT2 (Prop_lut2_I0_O)        0.302     9.054 r  nolabel_line29/Mouse/gtOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.054    nolabel_line29/Mouse/gtOp_carry__0_i_2_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     9.546 r  nolabel_line29/Mouse/gtOp_carry__0/CO[1]
                         net (fo=12, routed)          0.478    10.024    nolabel_line29/Mouse/gtOp
    SLICE_X43Y32         LUT5 (Prop_lut5_I3_O)        0.332    10.356 r  nolabel_line29/Mouse/x_pos[7]_i_1/O
                         net (fo=1, routed)           0.000    10.356    nolabel_line29/Mouse/x_pos[7]_i_1_n_0
    SLICE_X43Y32         FDRE                                         r  nolabel_line29/Mouse/x_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=511, routed)         1.439    14.780    nolabel_line29/Mouse/clock_IBUF_BUFG
    SLICE_X43Y32         FDRE                                         r  nolabel_line29/Mouse/x_pos_reg[7]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X43Y32         FDRE (Setup_fdre_C_D)        0.031    15.050    nolabel_line29/Mouse/x_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                         -10.356    
  -------------------------------------------------------------------
                         slack                                  4.694    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 nolabel_line29/Mouse/Inst_Ps2Interface/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line29/Mouse/Inst_Ps2Interface/ps2_clk_h_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.186ns (41.195%)  route 0.266ns (58.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.559     1.442    nolabel_line29/Mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X32Y36         FDRE                                         r  nolabel_line29/Mouse/Inst_Ps2Interface/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  nolabel_line29/Mouse/Inst_Ps2Interface/FSM_onehot_state_reg[8]/Q
                         net (fo=2, routed)           0.266     1.849    nolabel_line29/Mouse/Inst_Ps2Interface/FSM_onehot_state_reg_n_0_[8]
    SLICE_X36Y38         LUT6 (Prop_lut6_I3_O)        0.045     1.894 r  nolabel_line29/Mouse/Inst_Ps2Interface/ps2_clk_h_inv_i_2/O
                         net (fo=1, routed)           0.000     1.894    nolabel_line29/Mouse/Inst_Ps2Interface/ps2_clk_h_inv_i_1_n_0
    SLICE_X36Y38         FDRE                                         r  nolabel_line29/Mouse/Inst_Ps2Interface/ps2_clk_h_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.830     1.957    nolabel_line29/Mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X36Y38         FDRE                                         r  nolabel_line29/Mouse/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
                         clock pessimism             -0.249     1.708    
    SLICE_X36Y38         FDRE (Hold_fdre_C_D)         0.092     1.800    nolabel_line29/Mouse/Inst_Ps2Interface/ps2_clk_h_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 aud_out_indv/clk50M/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_out_indv/clk50M/COUNT_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.373ns (72.794%)  route 0.139ns (27.206%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.567     1.450    aud_out_indv/clk50M/clock_IBUF_BUFG
    SLICE_X14Y49         FDRE                                         r  aud_out_indv/clk50M/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  aud_out_indv/clk50M/COUNT_reg[18]/Q
                         net (fo=3, routed)           0.139     1.753    aud_out_indv/clk50M/COUNT_reg[18]
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.909 r  aud_out_indv/clk50M/COUNT_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.910    aud_out_indv/clk50M/COUNT_reg[16]_i_1__0_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.963 r  aud_out_indv/clk50M/COUNT_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.963    aud_out_indv/clk50M/COUNT_reg[20]_i_1__0_n_7
    SLICE_X14Y50         FDRE                                         r  aud_out_indv/clk50M/COUNT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.834     1.962    aud_out_indv/clk50M/clock_IBUF_BUFG
    SLICE_X14Y50         FDRE                                         r  aud_out_indv/clk50M/COUNT_reg[20]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.134     1.852    aud_out_indv/clk50M/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 nolabel_line29/Mouse/Inst_Ps2Interface/ps2_data_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line29/Mouse/Inst_Ps2Interface/FSM_onehot_state_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.226ns (47.416%)  route 0.251ns (52.583%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.560     1.443    nolabel_line29/Mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X35Y38         FDRE                                         r  nolabel_line29/Mouse/Inst_Ps2Interface/ps2_data_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.128     1.571 r  nolabel_line29/Mouse/Inst_Ps2Interface/ps2_data_s_reg/Q
                         net (fo=6, routed)           0.251     1.822    nolabel_line29/Mouse/Inst_Ps2Interface/ps2_data_s
    SLICE_X37Y39         LUT4 (Prop_lut4_I2_O)        0.098     1.920 r  nolabel_line29/Mouse/Inst_Ps2Interface/FSM_onehot_state[15]_i_1__0/O
                         net (fo=1, routed)           0.000     1.920    nolabel_line29/Mouse/Inst_Ps2Interface/FSM_onehot_state[15]_i_1__0_n_0
    SLICE_X37Y39         FDRE                                         r  nolabel_line29/Mouse/Inst_Ps2Interface/FSM_onehot_state_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.830     1.957    nolabel_line29/Mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X37Y39         FDRE                                         r  nolabel_line29/Mouse/Inst_Ps2Interface/FSM_onehot_state_reg[15]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X37Y39         FDRE (Hold_fdre_C_D)         0.092     1.800    nolabel_line29/Mouse/Inst_Ps2Interface/FSM_onehot_state_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 aud_out_indv/clk50M/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_out_indv/clk50M/COUNT_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.386ns (73.467%)  route 0.139ns (26.533%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.567     1.450    aud_out_indv/clk50M/clock_IBUF_BUFG
    SLICE_X14Y49         FDRE                                         r  aud_out_indv/clk50M/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  aud_out_indv/clk50M/COUNT_reg[18]/Q
                         net (fo=3, routed)           0.139     1.753    aud_out_indv/clk50M/COUNT_reg[18]
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.909 r  aud_out_indv/clk50M/COUNT_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.910    aud_out_indv/clk50M/COUNT_reg[16]_i_1__0_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.976 r  aud_out_indv/clk50M/COUNT_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.976    aud_out_indv/clk50M/COUNT_reg[20]_i_1__0_n_5
    SLICE_X14Y50         FDRE                                         r  aud_out_indv/clk50M/COUNT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.834     1.962    aud_out_indv/clk50M/clock_IBUF_BUFG
    SLICE_X14Y50         FDRE                                         r  aud_out_indv/clk50M/COUNT_reg[22]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.134     1.852    aud_out_indv/clk50M/COUNT_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 nolabel_line29/Mouse/Inst_Ps2Interface/ps2_clk_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line29/Mouse/Inst_Ps2Interface/FSM_onehot_state_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.246ns (50.325%)  route 0.243ns (49.675%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.559     1.442    nolabel_line29/Mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X34Y37         FDRE                                         r  nolabel_line29/Mouse/Inst_Ps2Interface/ps2_clk_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.148     1.590 r  nolabel_line29/Mouse/Inst_Ps2Interface/ps2_clk_s_reg/Q
                         net (fo=15, routed)          0.243     1.833    nolabel_line29/Mouse/Inst_Ps2Interface/ps2_clk_s
    SLICE_X36Y37         LUT3 (Prop_lut3_I0_O)        0.098     1.931 r  nolabel_line29/Mouse/Inst_Ps2Interface/FSM_onehot_state[16]_i_1/O
                         net (fo=1, routed)           0.000     1.931    nolabel_line29/Mouse/Inst_Ps2Interface/FSM_onehot_state[16]_i_1_n_0
    SLICE_X36Y37         FDRE                                         r  nolabel_line29/Mouse/Inst_Ps2Interface/FSM_onehot_state_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.828     1.955    nolabel_line29/Mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X36Y37         FDRE                                         r  nolabel_line29/Mouse/Inst_Ps2Interface/FSM_onehot_state_reg[16]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X36Y37         FDRE (Hold_fdre_C_D)         0.092     1.798    nolabel_line29/Mouse/Inst_Ps2Interface/FSM_onehot_state_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 nolabel_line29/Mouse/Inst_Ps2Interface/ps2_data_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line29/Mouse/Inst_Ps2Interface/frame_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.226ns (45.887%)  route 0.267ns (54.113%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.560     1.443    nolabel_line29/Mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X35Y38         FDRE                                         r  nolabel_line29/Mouse/Inst_Ps2Interface/ps2_data_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.128     1.571 r  nolabel_line29/Mouse/Inst_Ps2Interface/ps2_data_s_reg/Q
                         net (fo=6, routed)           0.267     1.838    nolabel_line29/Mouse/Inst_Ps2Interface/ps2_data_s
    SLICE_X39Y39         LUT5 (Prop_lut5_I1_O)        0.098     1.936 r  nolabel_line29/Mouse/Inst_Ps2Interface/frame[10]_i_1/O
                         net (fo=1, routed)           0.000     1.936    nolabel_line29/Mouse/Inst_Ps2Interface/frame[10]_i_1_n_0
    SLICE_X39Y39         FDRE                                         r  nolabel_line29/Mouse/Inst_Ps2Interface/frame_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.830     1.957    nolabel_line29/Mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  nolabel_line29/Mouse/Inst_Ps2Interface/frame_reg[10]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X39Y39         FDRE (Hold_fdre_C_D)         0.091     1.799    nolabel_line29/Mouse/Inst_Ps2Interface/frame_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 aud_out_indv/clk50M/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_out_indv/clk50M/COUNT_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.409ns (74.580%)  route 0.139ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.567     1.450    aud_out_indv/clk50M/clock_IBUF_BUFG
    SLICE_X14Y49         FDRE                                         r  aud_out_indv/clk50M/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  aud_out_indv/clk50M/COUNT_reg[18]/Q
                         net (fo=3, routed)           0.139     1.753    aud_out_indv/clk50M/COUNT_reg[18]
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.909 r  aud_out_indv/clk50M/COUNT_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.910    aud_out_indv/clk50M/COUNT_reg[16]_i_1__0_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.999 r  aud_out_indv/clk50M/COUNT_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.999    aud_out_indv/clk50M/COUNT_reg[20]_i_1__0_n_6
    SLICE_X14Y50         FDRE                                         r  aud_out_indv/clk50M/COUNT_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.834     1.962    aud_out_indv/clk50M/clock_IBUF_BUFG
    SLICE_X14Y50         FDRE                                         r  aud_out_indv/clk50M/COUNT_reg[21]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.134     1.852    aud_out_indv/clk50M/COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 aud_out_indv/clk50M/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_out_indv/clk50M/COUNT_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.411ns (74.672%)  route 0.139ns (25.328%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.567     1.450    aud_out_indv/clk50M/clock_IBUF_BUFG
    SLICE_X14Y49         FDRE                                         r  aud_out_indv/clk50M/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  aud_out_indv/clk50M/COUNT_reg[18]/Q
                         net (fo=3, routed)           0.139     1.753    aud_out_indv/clk50M/COUNT_reg[18]
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.909 r  aud_out_indv/clk50M/COUNT_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.910    aud_out_indv/clk50M/COUNT_reg[16]_i_1__0_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.001 r  aud_out_indv/clk50M/COUNT_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.001    aud_out_indv/clk50M/COUNT_reg[20]_i_1__0_n_4
    SLICE_X14Y50         FDRE                                         r  aud_out_indv/clk50M/COUNT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.834     1.962    aud_out_indv/clk50M/clock_IBUF_BUFG
    SLICE_X14Y50         FDRE                                         r  aud_out_indv/clk50M/COUNT_reg[23]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.134     1.852    aud_out_indv/clk50M/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 aud_out_indv/clk50M/COUNT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud_out_indv/clk50M/COUNT_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.413ns (74.764%)  route 0.139ns (25.236%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.567     1.450    aud_out_indv/clk50M/clock_IBUF_BUFG
    SLICE_X14Y49         FDRE                                         r  aud_out_indv/clk50M/COUNT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  aud_out_indv/clk50M/COUNT_reg[18]/Q
                         net (fo=3, routed)           0.139     1.753    aud_out_indv/clk50M/COUNT_reg[18]
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.909 r  aud_out_indv/clk50M/COUNT_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.910    aud_out_indv/clk50M/COUNT_reg[16]_i_1__0_n_0
    SLICE_X14Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.950 r  aud_out_indv/clk50M/COUNT_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.950    aud_out_indv/clk50M/COUNT_reg[20]_i_1__0_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.003 r  aud_out_indv/clk50M/COUNT_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.003    aud_out_indv/clk50M/COUNT_reg[24]_i_1__0_n_7
    SLICE_X14Y51         FDRE                                         r  aud_out_indv/clk50M/COUNT_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.834     1.962    aud_out_indv/clk50M/clock_IBUF_BUFG
    SLICE_X14Y51         FDRE                                         r  aud_out_indv/clk50M/COUNT_reg[24]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X14Y51         FDRE (Hold_fdre_C_D)         0.134     1.852    aud_out_indv/clk50M/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 nolabel_line29/Mouse/Inst_Ps2Interface/ps2_clk_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line29/Mouse/Inst_Ps2Interface/FSM_onehot_state_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.246ns (48.175%)  route 0.265ns (51.825%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.559     1.442    nolabel_line29/Mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X34Y37         FDRE                                         r  nolabel_line29/Mouse/Inst_Ps2Interface/ps2_clk_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.148     1.590 r  nolabel_line29/Mouse/Inst_Ps2Interface/ps2_clk_s_reg/Q
                         net (fo=15, routed)          0.265     1.855    nolabel_line29/Mouse/Inst_Ps2Interface/ps2_clk_s
    SLICE_X37Y39         LUT3 (Prop_lut3_I2_O)        0.098     1.953 r  nolabel_line29/Mouse/Inst_Ps2Interface/FSM_onehot_state[13]_i_1__2/O
                         net (fo=1, routed)           0.000     1.953    nolabel_line29/Mouse/Inst_Ps2Interface/FSM_onehot_state[13]_i_1__2_n_0
    SLICE_X37Y39         FDRE                                         r  nolabel_line29/Mouse/Inst_Ps2Interface/FSM_onehot_state_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=511, routed)         0.830     1.957    nolabel_line29/Mouse/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X37Y39         FDRE                                         r  nolabel_line29/Mouse/Inst_Ps2Interface/FSM_onehot_state_reg[13]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X37Y39         FDRE (Hold_fdre_C_D)         0.092     1.800    nolabel_line29/Mouse/Inst_Ps2Interface/FSM_onehot_state_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y82   aud_in_indv/my_audio_unit/count2_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y83   aud_in_indv/my_audio_unit/count2_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y83   aud_in_indv/my_audio_unit/count2_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y83   aud_in_indv/my_audio_unit/count2_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y83   aud_in_indv/my_audio_unit/count2_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y84   aud_in_indv/my_audio_unit/count2_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y84   aud_in_indv/my_audio_unit/count2_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y62   aud_out_indv/clk2f/COUNT_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y62   aud_out_indv/clk2f/COUNT_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y39   nolabel_line29/Mouse/Inst_Ps2Interface/tx_parity_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y41   aud_in_indv/clk20kHz/COUNT_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y41   aud_in_indv/clk20kHz/COUNT_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y41   aud_in_indv/clk20kHz/COUNT_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y41   aud_in_indv/clk20kHz/COUNT_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y42   aud_in_indv/clk20kHz/COUNT_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y42   aud_in_indv/clk20kHz/COUNT_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y42   aud_in_indv/clk20kHz/COUNT_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y39   nolabel_line29/Mouse/tx_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y39   nolabel_line29/Mouse/tx_data_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y56   aud_out_indv/clkf/COUNT_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y56   aud_out_indv/clkf/COUNT_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y56   aud_out_indv/lastRing_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y51   aud_out_indv/moduleButtonC/btnState_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y51   aud_out_indv/moduleButtonC/dbCommand_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y56   aud_out_indv/ringerCommand_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y36   nolabel_line29/Mouse/Inst_Ps2Interface/delay_63clk_count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y33   nolabel_line29/Mouse/x_inc_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y33   nolabel_line29/Mouse/x_inc_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y33   nolabel_line29/Mouse/x_inc_reg[2]/C



