// Seed: 857800874
module module_0;
  always if (id_1) $display(id_1);
  logic [7:0] id_3;
  assign id_2[1] = 1'b0 !== id_3[1];
  assign id_3[1] = id_2;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3[1] = 1;
  pmos (id_2, 1'h0);
  wire id_5;
  module_0();
endmodule
