{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1511900536569 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511900536579 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 28 15:22:16 2017 " "Processing started: Tue Nov 28 15:22:16 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511900536579 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511900536579 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VGADEMO -c VGADEMO " "Command: quartus_sta VGADEMO -c VGADEMO" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511900536579 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1511900536759 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_CV 24 " "Ignored 24 assignments for entity \"DE0_CV\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511900537769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511900537769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511900537769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511900537769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511900537769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511900537769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511900537769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511900537769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511900537769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511900537769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511900537769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511900537769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511900537769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511900537769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511900537769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511900537769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511900537769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511900537769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511900537769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511900537769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511900537769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511900537769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511900537769 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1511900537769 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511900537769 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511900537949 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511900537949 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511900537999 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511900537999 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "42 " "TimeQuest Timing Analyzer is analyzing 42 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511900538629 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGADEMO.sdc " "Synopsys Design Constraints File file not found: 'VGADEMO.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511900538829 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511900538829 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511900538851 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 10 -multiply_by 201 -duty_cycle 50.00 -name \{inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 10 -multiply_by 201 -duty_cycle 50.00 -name \{inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511900538851 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 40 -duty_cycle 50.00 -name \{inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 40 -duty_cycle 50.00 -name \{inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1511900538851 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511900538851 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511900538851 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[0\] KEY\[0\] " "create_clock -period 1.000 -name KEY\[0\] KEY\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1511900538855 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:inst11\|clock_100hz_reg clk_div:inst11\|clock_100hz_reg " "create_clock -period 1.000 -name clk_div:inst11\|clock_100hz_reg clk_div:inst11\|clock_100hz_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1511900538855 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:inst11\|clock_1Khz_reg clk_div:inst11\|clock_1Khz_reg " "create_clock -period 1.000 -name clk_div:inst11\|clock_1Khz_reg clk_div:inst11\|clock_1Khz_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1511900538855 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:inst11\|clock_10Khz_reg clk_div:inst11\|clock_10Khz_reg " "create_clock -period 1.000 -name clk_div:inst11\|clock_10Khz_reg clk_div:inst11\|clock_10Khz_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1511900538855 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:inst11\|clock_100Khz_reg clk_div:inst11\|clock_100Khz_reg " "create_clock -period 1.000 -name clk_div:inst11\|clock_100Khz_reg clk_div:inst11\|clock_100Khz_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1511900538855 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:inst11\|clock_1Mhz_reg clk_div:inst11\|clock_1Mhz_reg " "create_clock -period 1.000 -name clk_div:inst11\|clock_1Mhz_reg clk_div:inst11\|clock_1Mhz_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1511900538855 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:inst11\|clock_10Hz_reg clk_div:inst11\|clock_10Hz_reg " "create_clock -period 1.000 -name clk_div:inst11\|clock_10Hz_reg clk_div:inst11\|clock_10Hz_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1511900538855 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name IF_ID_pipe:inst6\|instr_out\[26\] IF_ID_pipe:inst6\|instr_out\[26\] " "create_clock -period 1.000 -name IF_ID_pipe:inst6\|instr_out\[26\] IF_ID_pipe:inst6\|instr_out\[26\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1511900538855 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ID_EX_PIPE:inst14\|instr_out\[0\] ID_EX_PIPE:inst14\|instr_out\[0\] " "create_clock -period 1.000 -name ID_EX_PIPE:inst14\|instr_out\[0\] ID_EX_PIPE:inst14\|instr_out\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1511900538855 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511900538855 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst16\|result\[31\]~26  from: datac  to: combout " "Cell: inst16\|result\[31\]~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511900538891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|op2_src\[1\]~0  from: datad  to: combout " "Cell: inst2\|op2_src\[1\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511900538891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511900538891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511900538891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511900538891 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511900538891 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511900538921 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511900552149 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1511900552159 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1511900552169 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1511900552689 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511900552689 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.979 " "Worst-case setup slack is -16.979" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900552699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900552699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.979            -482.313 ID_EX_PIPE:inst14\|instr_out\[0\]  " "  -16.979            -482.313 ID_EX_PIPE:inst14\|instr_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900552699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.212           -8718.200 KEY\[0\]  " "  -15.212           -8718.200 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900552699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.597            -109.437 IF_ID_pipe:inst6\|instr_out\[26\]  " "  -13.597            -109.437 IF_ID_pipe:inst6\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900552699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.217            -615.878 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  -11.217            -615.878 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900552699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.920             -20.852 CLOCK_50  " "   -2.920             -20.852 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900552699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.484              -9.371 clk_div:inst11\|clock_1Mhz_reg  " "   -1.484              -9.371 clk_div:inst11\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900552699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.484              -7.997 clk_div:inst11\|clock_100Khz_reg  " "   -1.484              -7.997 clk_div:inst11\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900552699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.350              -7.689 clk_div:inst11\|clock_1Khz_reg  " "   -1.350              -7.689 clk_div:inst11\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900552699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.342              -6.566 clk_div:inst11\|clock_100hz_reg  " "   -1.342              -6.566 clk_div:inst11\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900552699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.324              -9.076 clk_div:inst11\|clock_10Khz_reg  " "   -1.324              -9.076 clk_div:inst11\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900552699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.315              -7.294 clk_div:inst11\|clock_10Hz_reg  " "   -1.315              -7.294 clk_div:inst11\|clock_10Hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900552699 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511900552699 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.443 " "Worst-case hold slack is -5.443" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900552769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900552769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.443             -23.777 KEY\[0\]  " "   -5.443             -23.777 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900552769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.297              -0.527 ID_EX_PIPE:inst14\|instr_out\[0\]  " "   -0.297              -0.527 ID_EX_PIPE:inst14\|instr_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900552769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 CLOCK_50  " "    0.188               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900552769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.275               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.275               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900552769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.750               0.000 clk_div:inst11\|clock_100hz_reg  " "    0.750               0.000 clk_div:inst11\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900552769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.751               0.000 clk_div:inst11\|clock_1Mhz_reg  " "    0.751               0.000 clk_div:inst11\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900552769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.781               0.000 clk_div:inst11\|clock_10Khz_reg  " "    0.781               0.000 clk_div:inst11\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900552769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.786               0.000 clk_div:inst11\|clock_1Khz_reg  " "    0.786               0.000 clk_div:inst11\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900552769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.790               0.000 IF_ID_pipe:inst6\|instr_out\[26\]  " "    0.790               0.000 IF_ID_pipe:inst6\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900552769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.792               0.000 clk_div:inst11\|clock_10Hz_reg  " "    0.792               0.000 clk_div:inst11\|clock_10Hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900552769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.876               0.000 clk_div:inst11\|clock_100Khz_reg  " "    0.876               0.000 clk_div:inst11\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900552769 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511900552769 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -13.816 " "Worst-case recovery slack is -13.816" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900552779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900552779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.816             -94.016 IF_ID_pipe:inst6\|instr_out\[26\]  " "  -13.816             -94.016 IF_ID_pipe:inst6\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900552779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.762            -348.640 ID_EX_PIPE:inst14\|instr_out\[0\]  " "  -12.762            -348.640 ID_EX_PIPE:inst14\|instr_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900552779 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511900552779 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.299 " "Worst-case removal slack is 0.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900552789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900552789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 IF_ID_pipe:inst6\|instr_out\[26\]  " "    0.299               0.000 IF_ID_pipe:inst6\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900552789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.527               0.000 ID_EX_PIPE:inst14\|instr_out\[0\]  " "    0.527               0.000 ID_EX_PIPE:inst14\|instr_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900552789 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511900552789 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900552799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900552799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636           -1784.326 KEY\[0\]  " "   -2.636           -1784.326 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900552799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -5.402 clk_div:inst11\|clock_1Mhz_reg  " "   -0.538              -5.402 clk_div:inst11\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900552799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -5.384 clk_div:inst11\|clock_10Khz_reg  " "   -0.538              -5.384 clk_div:inst11\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900552799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -4.618 clk_div:inst11\|clock_10Hz_reg  " "   -0.538              -4.618 clk_div:inst11\|clock_10Hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900552799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -4.611 clk_div:inst11\|clock_1Khz_reg  " "   -0.538              -4.611 clk_div:inst11\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900552799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -4.610 clk_div:inst11\|clock_100Khz_reg  " "   -0.538              -4.610 clk_div:inst11\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900552799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -3.844 clk_div:inst11\|clock_100hz_reg  " "   -0.538              -3.844 clk_div:inst11\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900552799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.390              -6.297 IF_ID_pipe:inst6\|instr_out\[26\]  " "   -0.390              -6.297 IF_ID_pipe:inst6\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900552799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.076               0.000 ID_EX_PIPE:inst14\|instr_out\[0\]  " "    0.076               0.000 ID_EX_PIPE:inst14\|instr_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900552799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.497               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900552799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.087               0.000 CLOCK_50  " "    9.087               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900552799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.503               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.503               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900552799 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511900552799 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 60 synchronizer chains. " "Report Metastability: Found 60 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511900552899 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511900552899 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1511900552909 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511900552969 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511900560889 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst16\|result\[31\]~26  from: datac  to: combout " "Cell: inst16\|result\[31\]~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511900561304 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|op2_src\[1\]~0  from: datad  to: combout " "Cell: inst2\|op2_src\[1\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511900561304 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511900561304 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511900561304 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511900561304 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511900561304 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511900574602 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1511900574792 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511900574792 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.523 " "Worst-case setup slack is -16.523" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900574792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900574792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.523            -472.609 ID_EX_PIPE:inst14\|instr_out\[0\]  " "  -16.523            -472.609 ID_EX_PIPE:inst14\|instr_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900574792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.903           -8386.536 KEY\[0\]  " "  -14.903           -8386.536 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900574792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.260            -106.179 IF_ID_pipe:inst6\|instr_out\[26\]  " "  -13.260            -106.179 IF_ID_pipe:inst6\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900574792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.908            -592.666 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  -10.908            -592.666 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900574792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.683             -18.679 CLOCK_50  " "   -2.683             -18.679 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900574792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.544              -9.587 clk_div:inst11\|clock_1Mhz_reg  " "   -1.544              -9.587 clk_div:inst11\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900574792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.536              -8.100 clk_div:inst11\|clock_100Khz_reg  " "   -1.536              -8.100 clk_div:inst11\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900574792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.366              -7.738 clk_div:inst11\|clock_1Khz_reg  " "   -1.366              -7.738 clk_div:inst11\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900574792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.345              -6.532 clk_div:inst11\|clock_100hz_reg  " "   -1.345              -6.532 clk_div:inst11\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900574792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.340              -9.067 clk_div:inst11\|clock_10Khz_reg  " "   -1.340              -9.067 clk_div:inst11\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900574792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.318              -7.220 clk_div:inst11\|clock_10Hz_reg  " "   -1.318              -7.220 clk_div:inst11\|clock_10Hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900574792 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511900574792 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.199 " "Worst-case hold slack is -5.199" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900574872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900574872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.199             -22.481 KEY\[0\]  " "   -5.199             -22.481 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900574872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.144              -0.284 ID_EX_PIPE:inst14\|instr_out\[0\]  " "   -0.144              -0.284 ID_EX_PIPE:inst14\|instr_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900574872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.049              -0.075 CLOCK_50  " "   -0.049              -0.075 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900574872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.259               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.259               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900574872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.496               0.000 IF_ID_pipe:inst6\|instr_out\[26\]  " "    0.496               0.000 IF_ID_pipe:inst6\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900574872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.682               0.000 clk_div:inst11\|clock_100hz_reg  " "    0.682               0.000 clk_div:inst11\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900574872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.695               0.000 clk_div:inst11\|clock_1Mhz_reg  " "    0.695               0.000 clk_div:inst11\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900574872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.709               0.000 clk_div:inst11\|clock_10Khz_reg  " "    0.709               0.000 clk_div:inst11\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900574872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.720               0.000 clk_div:inst11\|clock_1Khz_reg  " "    0.720               0.000 clk_div:inst11\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900574872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.726               0.000 clk_div:inst11\|clock_10Hz_reg  " "    0.726               0.000 clk_div:inst11\|clock_10Hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900574872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.831               0.000 clk_div:inst11\|clock_100Khz_reg  " "    0.831               0.000 clk_div:inst11\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900574872 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511900574872 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -13.435 " "Worst-case recovery slack is -13.435" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900574872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900574872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.435             -91.382 IF_ID_pipe:inst6\|instr_out\[26\]  " "  -13.435             -91.382 IF_ID_pipe:inst6\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900574872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.527            -343.424 ID_EX_PIPE:inst14\|instr_out\[0\]  " "  -12.527            -343.424 ID_EX_PIPE:inst14\|instr_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900574872 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511900574872 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.000 " "Worst-case removal slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900574892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900574892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 IF_ID_pipe:inst6\|instr_out\[26\]  " "    0.000               0.000 IF_ID_pipe:inst6\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900574892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457               0.000 ID_EX_PIPE:inst14\|instr_out\[0\]  " "    0.457               0.000 ID_EX_PIPE:inst14\|instr_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900574892 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511900574892 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900574892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900574892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636           -1733.824 KEY\[0\]  " "   -2.636           -1733.824 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900574892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -5.408 clk_div:inst11\|clock_10Khz_reg  " "   -0.538              -5.408 clk_div:inst11\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900574892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -5.376 clk_div:inst11\|clock_1Mhz_reg  " "   -0.538              -5.376 clk_div:inst11\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900574892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -4.633 clk_div:inst11\|clock_10Hz_reg  " "   -0.538              -4.633 clk_div:inst11\|clock_10Hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900574892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -4.626 clk_div:inst11\|clock_1Khz_reg  " "   -0.538              -4.626 clk_div:inst11\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900574892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -4.616 clk_div:inst11\|clock_100Khz_reg  " "   -0.538              -4.616 clk_div:inst11\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900574892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -3.852 clk_div:inst11\|clock_100hz_reg  " "   -0.538              -3.852 clk_div:inst11\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900574892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.420              -5.438 IF_ID_pipe:inst6\|instr_out\[26\]  " "   -0.420              -5.438 IF_ID_pipe:inst6\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900574892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.053               0.000 ID_EX_PIPE:inst14\|instr_out\[0\]  " "    0.053               0.000 ID_EX_PIPE:inst14\|instr_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900574892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.497               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900574892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.089               0.000 CLOCK_50  " "    9.089               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900574892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.454               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.454               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900574892 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511900574892 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 60 synchronizer chains. " "Report Metastability: Found 60 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511900575002 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511900575002 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1511900575002 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511900575242 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511900583752 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst16\|result\[31\]~26  from: datac  to: combout " "Cell: inst16\|result\[31\]~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511900584172 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|op2_src\[1\]~0  from: datad  to: combout " "Cell: inst2\|op2_src\[1\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511900584172 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511900584172 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511900584172 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511900584172 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511900584172 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511900597590 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1511900597670 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511900597670 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.510 " "Worst-case setup slack is -8.510" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900597680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900597680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.510            -239.283 ID_EX_PIPE:inst14\|instr_out\[0\]  " "   -8.510            -239.283 ID_EX_PIPE:inst14\|instr_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900597680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.003           -4635.816 KEY\[0\]  " "   -8.003           -4635.816 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900597680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.098             -54.303 IF_ID_pipe:inst6\|instr_out\[26\]  " "   -7.098             -54.303 IF_ID_pipe:inst6\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900597680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.227            -342.145 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.227            -342.145 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900597680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.012             -14.300 CLOCK_50  " "   -2.012             -14.300 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900597680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.426              -2.510 clk_div:inst11\|clock_1Mhz_reg  " "   -0.426              -2.510 clk_div:inst11\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900597680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.416              -1.973 clk_div:inst11\|clock_100hz_reg  " "   -0.416              -1.973 clk_div:inst11\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900597680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.407              -2.141 clk_div:inst11\|clock_100Khz_reg  " "   -0.407              -2.141 clk_div:inst11\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900597680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.381              -2.106 clk_div:inst11\|clock_1Khz_reg  " "   -0.381              -2.106 clk_div:inst11\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900597680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.377              -2.050 clk_div:inst11\|clock_10Hz_reg  " "   -0.377              -2.050 clk_div:inst11\|clock_10Hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900597680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.366              -2.456 clk_div:inst11\|clock_10Khz_reg  " "   -0.366              -2.456 clk_div:inst11\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900597680 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511900597680 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.919 " "Worst-case hold slack is -2.919" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900597760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900597760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.919             -11.905 KEY\[0\]  " "   -2.919             -11.905 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900597760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.405              -1.663 ID_EX_PIPE:inst14\|instr_out\[0\]  " "   -0.405              -1.663 ID_EX_PIPE:inst14\|instr_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900597760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.140               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900597760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 CLOCK_50  " "    0.145               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900597760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.267               0.000 IF_ID_pipe:inst6\|instr_out\[26\]  " "    0.267               0.000 IF_ID_pipe:inst6\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900597760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 clk_div:inst11\|clock_1Mhz_reg  " "    0.308               0.000 clk_div:inst11\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900597760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.315               0.000 clk_div:inst11\|clock_1Khz_reg  " "    0.315               0.000 clk_div:inst11\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900597760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.316               0.000 clk_div:inst11\|clock_100hz_reg  " "    0.316               0.000 clk_div:inst11\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900597760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 clk_div:inst11\|clock_10Hz_reg  " "    0.320               0.000 clk_div:inst11\|clock_10Hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900597760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 clk_div:inst11\|clock_10Khz_reg  " "    0.324               0.000 clk_div:inst11\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900597760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 clk_div:inst11\|clock_100Khz_reg  " "    0.349               0.000 clk_div:inst11\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900597760 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511900597760 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.245 " "Worst-case recovery slack is -7.245" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900597770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900597770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.245             -48.859 IF_ID_pipe:inst6\|instr_out\[26\]  " "   -7.245             -48.859 IF_ID_pipe:inst6\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900597770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.348            -165.787 ID_EX_PIPE:inst14\|instr_out\[0\]  " "   -6.348            -165.787 ID_EX_PIPE:inst14\|instr_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900597770 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511900597770 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.143 " "Worst-case removal slack is -0.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900597780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900597780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.143              -0.332 ID_EX_PIPE:inst14\|instr_out\[0\]  " "   -0.143              -0.332 ID_EX_PIPE:inst14\|instr_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900597780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114               0.000 IF_ID_pipe:inst6\|instr_out\[26\]  " "    0.114               0.000 IF_ID_pipe:inst6\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900597780 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511900597780 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900597780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900597780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -710.844 KEY\[0\]  " "   -2.174            -710.844 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900597780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.179              -0.555 IF_ID_pipe:inst6\|instr_out\[26\]  " "   -0.179              -0.555 IF_ID_pipe:inst6\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900597780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.036               0.000 ID_EX_PIPE:inst14\|instr_out\[0\]  " "    0.036               0.000 ID_EX_PIPE:inst14\|instr_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900597780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.125               0.000 clk_div:inst11\|clock_10Hz_reg  " "    0.125               0.000 clk_div:inst11\|clock_10Hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900597780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 clk_div:inst11\|clock_1Khz_reg  " "    0.143               0.000 clk_div:inst11\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900597780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 clk_div:inst11\|clock_10Khz_reg  " "    0.144               0.000 clk_div:inst11\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900597780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 clk_div:inst11\|clock_100Khz_reg  " "    0.145               0.000 clk_div:inst11\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900597780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 clk_div:inst11\|clock_100hz_reg  " "    0.145               0.000 clk_div:inst11\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900597780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 clk_div:inst11\|clock_1Mhz_reg  " "    0.161               0.000 clk_div:inst11\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900597780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.497               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900597780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.123               0.000 CLOCK_50  " "    9.123               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900597780 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.790               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.790               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900597780 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511900597780 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 60 synchronizer chains. " "Report Metastability: Found 60 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511900597890 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511900597890 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1511900597900 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst16\|result\[31\]~26  from: datac  to: combout " "Cell: inst16\|result\[31\]~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511900598320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst2\|op2_src\[1\]~0  from: datad  to: combout " "Cell: inst2\|op2_src\[1\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511900598320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511900598320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511900598320 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1511900598320 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1511900598320 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511900611594 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1511900611674 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511900611674 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.671 " "Worst-case setup slack is -7.671" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900611684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900611684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.671            -216.201 ID_EX_PIPE:inst14\|instr_out\[0\]  " "   -7.671            -216.201 ID_EX_PIPE:inst14\|instr_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900611684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.067           -3953.670 KEY\[0\]  " "   -7.067           -3953.670 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900611684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.403             -49.088 IF_ID_pipe:inst6\|instr_out\[26\]  " "   -6.403             -49.088 IF_ID_pipe:inst6\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900611684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.608            -309.407 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.608            -309.407 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900611684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.543             -10.906 CLOCK_50  " "   -1.543             -10.906 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900611684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.368              -2.112 clk_div:inst11\|clock_1Mhz_reg  " "   -0.368              -2.112 clk_div:inst11\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900611684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.351              -1.755 clk_div:inst11\|clock_100Khz_reg  " "   -0.351              -1.755 clk_div:inst11\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900611684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.331              -1.570 clk_div:inst11\|clock_100hz_reg  " "   -0.331              -1.570 clk_div:inst11\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900611684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.308              -1.713 clk_div:inst11\|clock_1Khz_reg  " "   -0.308              -1.713 clk_div:inst11\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900611684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.304              -1.623 clk_div:inst11\|clock_10Hz_reg  " "   -0.304              -1.623 clk_div:inst11\|clock_10Hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900611684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.295              -1.963 clk_div:inst11\|clock_10Khz_reg  " "   -0.295              -1.963 clk_div:inst11\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900611684 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511900611684 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.687 " "Worst-case hold slack is -2.687" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900611764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900611764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.687             -10.795 KEY\[0\]  " "   -2.687             -10.795 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900611764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.270              -0.884 ID_EX_PIPE:inst14\|instr_out\[0\]  " "   -0.270              -0.884 ID_EX_PIPE:inst14\|instr_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900611764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.101              -0.182 CLOCK_50  " "   -0.101              -0.182 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900611764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.128               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.128               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900611764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.251               0.000 IF_ID_pipe:inst6\|instr_out\[26\]  " "    0.251               0.000 IF_ID_pipe:inst6\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900611764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.259               0.000 clk_div:inst11\|clock_1Mhz_reg  " "    0.259               0.000 clk_div:inst11\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900611764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.268               0.000 clk_div:inst11\|clock_1Khz_reg  " "    0.268               0.000 clk_div:inst11\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900611764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.271               0.000 clk_div:inst11\|clock_100hz_reg  " "    0.271               0.000 clk_div:inst11\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900611764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.273               0.000 clk_div:inst11\|clock_10Hz_reg  " "    0.273               0.000 clk_div:inst11\|clock_10Hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900611764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.275               0.000 clk_div:inst11\|clock_10Khz_reg  " "    0.275               0.000 clk_div:inst11\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900611764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303               0.000 clk_div:inst11\|clock_100Khz_reg  " "    0.303               0.000 clk_div:inst11\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900611764 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511900611764 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.520 " "Worst-case recovery slack is -6.520" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900611774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900611774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.520             -44.001 IF_ID_pipe:inst6\|instr_out\[26\]  " "   -6.520             -44.001 IF_ID_pipe:inst6\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900611774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.752            -151.543 ID_EX_PIPE:inst14\|instr_out\[0\]  " "   -5.752            -151.543 ID_EX_PIPE:inst14\|instr_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900611774 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511900611774 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.069 " "Worst-case removal slack is -0.069" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900611784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900611784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.069              -0.073 ID_EX_PIPE:inst14\|instr_out\[0\]  " "   -0.069              -0.073 ID_EX_PIPE:inst14\|instr_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900611784 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.070               0.000 IF_ID_pipe:inst6\|instr_out\[26\]  " "    0.070               0.000 IF_ID_pipe:inst6\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900611784 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511900611784 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900611794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900611794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -677.064 KEY\[0\]  " "   -2.174            -677.064 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900611794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.059              -0.095 IF_ID_pipe:inst6\|instr_out\[26\]  " "   -0.059              -0.095 IF_ID_pipe:inst6\|instr_out\[26\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900611794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.115               0.000 ID_EX_PIPE:inst14\|instr_out\[0\]  " "    0.115               0.000 ID_EX_PIPE:inst14\|instr_out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900611794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.127               0.000 clk_div:inst11\|clock_10Hz_reg  " "    0.127               0.000 clk_div:inst11\|clock_10Hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900611794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 clk_div:inst11\|clock_10Khz_reg  " "    0.143               0.000 clk_div:inst11\|clock_10Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900611794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 clk_div:inst11\|clock_100hz_reg  " "    0.144               0.000 clk_div:inst11\|clock_100hz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900611794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 clk_div:inst11\|clock_1Khz_reg  " "    0.144               0.000 clk_div:inst11\|clock_1Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900611794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 clk_div:inst11\|clock_100Khz_reg  " "    0.147               0.000 clk_div:inst11\|clock_100Khz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900611794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 clk_div:inst11\|clock_1Mhz_reg  " "    0.162               0.000 clk_div:inst11\|clock_1Mhz_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900611794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.497               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900611794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.140               0.000 CLOCK_50  " "    9.140               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900611794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.792               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.792               0.000 inst4\|inst4\|vgaclk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1511900611794 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511900611794 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 60 synchronizer chains. " "Report Metastability: Found 60 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1511900611894 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511900611894 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511900613661 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511900613671 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 32 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1095 " "Peak virtual memory: 1095 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511900613821 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 28 15:23:33 2017 " "Processing ended: Tue Nov 28 15:23:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511900613821 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:17 " "Elapsed time: 00:01:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511900613821 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:31 " "Total CPU time (on all processors): 00:01:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511900613821 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1511900613821 ""}
