#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri May 23 15:11:08 2025
# Process ID: 47964
# Current directory: C:/harman/May_team_project_I2C_SPI/ip_repo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent36980 C:\harman\May_team_project_I2C_SPI\ip_repo\edit_I2C_Master_v1_0.xpr
# Log file: C:/harman/May_team_project_I2C_SPI/ip_repo/vivado.log
# Journal file: C:/harman/May_team_project_I2C_SPI/ip_repo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/harman/May_team_project_I2C_SPI/ip_repo/edit_I2C_Master_v1_0.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/harman/May_team_project_I2C_SPI/ip_repo/edit_I2C_Master_v1_0.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/harman/May_team_project_I2C_SPI/ip_repo/I2C_Master_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/harman/May_team_project_I2C_SPI/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: I2C_Master_v1_0
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1449.426 ; gain = 218.309
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'I2C_Master_v1_0' [C:/harman/May_team_project_I2C_SPI/ip_repo/I2C_Master_1.0/hdl/I2C_Master_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'I2C_Master_v1_0_S00_AXI' [C:/harman/May_team_project_I2C_SPI/ip_repo/I2C_Master_1.0/hdl/I2C_Master_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/harman/May_team_project_I2C_SPI/ip_repo/I2C_Master_1.0/hdl/I2C_Master_v1_0_S00_AXI.v:236]
INFO: [Synth 8-226] default block is never used [C:/harman/May_team_project_I2C_SPI/ip_repo/I2C_Master_1.0/hdl/I2C_Master_v1_0_S00_AXI.v:377]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Master_v1_0_S00_AXI' (1#1) [C:/harman/May_team_project_I2C_SPI/ip_repo/I2C_Master_1.0/hdl/I2C_Master_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'I2C_Master' [C:/harman/May_team_project_I2C_SPI/ip_repo/I2C_Master_1.0/src/I2C_Master.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/harman/May_team_project_I2C_SPI/ip_repo/I2C_Master_1.0/src/I2C_Master.sv:121]
INFO: [Synth 8-155] case statement is not full and has no default [C:/harman/May_team_project_I2C_SPI/ip_repo/I2C_Master_1.0/src/I2C_Master.sv:85]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Master' (2#1) [C:/harman/May_team_project_I2C_SPI/ip_repo/I2C_Master_1.0/src/I2C_Master.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Master_v1_0' (3#1) [C:/harman/May_team_project_I2C_SPI/ip_repo/I2C_Master_1.0/hdl/I2C_Master_v1_0.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1525.559 ; gain = 294.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1525.559 ; gain = 294.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1525.559 ; gain = 294.441
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1525.559 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1614.418 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1755.168 ; gain = 524.051
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1755.168 ; gain = 651.070
ipx::open_ipxact_file C:/harman/May_team_project_I2C_SPI/ip_repo/I2C_Master_1.0/component.xml
WARNING: [IP_Flow 19-5226] Project source file 'c:/harman/May_team_project_I2C_SPI/ip_repo/I2C_Master_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/harman/May_team_project_I2C_SPI/ip_repo/I2C_Master_1.0/hdl/I2C_Master_v1_0_S00_AXI.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/harman/May_team_project_I2C_SPI/ip_repo/I2C_Master_1.0/hdl/I2C_Master_v1_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'c:/harman/May_team_project_I2C_SPI/ip_repo/I2C_Master_1.0/src/I2C_Master.sv' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'c:/harman/May_team_project_I2C_SPI/ip_repo/I2C_Master_1.0/hdl/I2C_Master_v1_0_S00_AXI.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'c:/harman/May_team_project_I2C_SPI/ip_repo/I2C_Master_1.0/hdl/I2C_Master_v1_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'c:/harman/May_team_project_I2C_SPI/ip_repo/I2C_Master_1.0/src/I2C_Master.sv' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/harman/May_team_project_I2C_SPI/ip_repo/I2C_Master_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-5654] Module 'I2C_Master_v1_0' uses SystemVerilog sources with a Verilog top file. These SystemVerilog files will not be analysed by the packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/harman/May_team_project_I2C_SPI/ip_repo/I2C_Master_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/harman/May_team_project_I2C_SPI/ip_repo/I2C_Master_1.0'
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1858.641 ; gain = 38.770
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'I2C_Master_v1_0' [C:/harman/May_team_project_I2C_SPI/ip_repo/I2C_Master_1.0/hdl/I2C_Master_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'I2C_Master_v1_0_S00_AXI' [C:/harman/May_team_project_I2C_SPI/ip_repo/I2C_Master_1.0/hdl/I2C_Master_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/harman/May_team_project_I2C_SPI/ip_repo/I2C_Master_1.0/hdl/I2C_Master_v1_0_S00_AXI.v:236]
INFO: [Synth 8-226] default block is never used [C:/harman/May_team_project_I2C_SPI/ip_repo/I2C_Master_1.0/hdl/I2C_Master_v1_0_S00_AXI.v:377]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Master_v1_0_S00_AXI' (1#1) [C:/harman/May_team_project_I2C_SPI/ip_repo/I2C_Master_1.0/hdl/I2C_Master_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'I2C_Master' [C:/harman/May_team_project_I2C_SPI/ip_repo/I2C_Master_1.0/src/I2C_Master.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/harman/May_team_project_I2C_SPI/ip_repo/I2C_Master_1.0/src/I2C_Master.sv:124]
INFO: [Synth 8-155] case statement is not full and has no default [C:/harman/May_team_project_I2C_SPI/ip_repo/I2C_Master_1.0/src/I2C_Master.sv:87]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Master' (2#1) [C:/harman/May_team_project_I2C_SPI/ip_repo/I2C_Master_1.0/src/I2C_Master.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Master_v1_0' (3#1) [C:/harman/May_team_project_I2C_SPI/ip_repo/I2C_Master_1.0/hdl/I2C_Master_v1_0.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1923.766 ; gain = 103.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1924.824 ; gain = 104.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1924.824 ; gain = 104.953
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1938.293 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1938.293 ; gain = 118.422
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1938.293 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'I2C_Master_v1_0' [C:/harman/May_team_project_I2C_SPI/ip_repo/I2C_Master_1.0/hdl/I2C_Master_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'I2C_Master_v1_0_S00_AXI' [C:/harman/May_team_project_I2C_SPI/ip_repo/I2C_Master_1.0/hdl/I2C_Master_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/harman/May_team_project_I2C_SPI/ip_repo/I2C_Master_1.0/hdl/I2C_Master_v1_0_S00_AXI.v:236]
INFO: [Synth 8-226] default block is never used [C:/harman/May_team_project_I2C_SPI/ip_repo/I2C_Master_1.0/hdl/I2C_Master_v1_0_S00_AXI.v:377]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Master_v1_0_S00_AXI' (1#1) [C:/harman/May_team_project_I2C_SPI/ip_repo/I2C_Master_1.0/hdl/I2C_Master_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'I2C_Master' [C:/harman/May_team_project_I2C_SPI/ip_repo/I2C_Master_1.0/src/I2C_Master.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/harman/May_team_project_I2C_SPI/ip_repo/I2C_Master_1.0/src/I2C_Master.sv:124]
INFO: [Synth 8-155] case statement is not full and has no default [C:/harman/May_team_project_I2C_SPI/ip_repo/I2C_Master_1.0/src/I2C_Master.sv:87]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Master' (2#1) [C:/harman/May_team_project_I2C_SPI/ip_repo/I2C_Master_1.0/src/I2C_Master.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Master_v1_0' (3#1) [C:/harman/May_team_project_I2C_SPI/ip_repo/I2C_Master_1.0/hdl/I2C_Master_v1_0.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1938.293 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1953.035 ; gain = 14.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1953.035 ; gain = 14.742
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1970.883 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1970.883 ; gain = 32.590
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/harman/May_team_project_I2C_SPI/ip_repo/I2C_Master_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/harman/May_team_project_I2C_SPI/ip_repo/I2C_Master_1.0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-5654] Module 'I2C_Master_v1_0' uses SystemVerilog sources with a Verilog top file. These SystemVerilog files will not be analysed by the packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/harman/May_team_project_I2C_SPI/ip_repo/I2C_Master_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/harman/May_team_project_I2C_SPI/ip_repo/I2C_Master_1.0'
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/harman/May_team_project_I2C_SPI/ip_repo/I2C_Master_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/harman/May_team_project_I2C_SPI/ip_repo/I2C_Master_1.0'
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 23 15:27:42 2025...
