<profile>

<section name = "Vitis HLS Report for 'SlidingWindowMagSampleFetcher'" level="0">
<item name = "Date">Fri Apr 29 19:01:55 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">SlidingWindowMagSampleFetcher</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 2.676 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">35, 417, 0.350 us, 4.170 us, 36, 418, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_loadSlidingWindow_fu_205">loadSlidingWindow, 1, 382, 10.000 ns, 3.820 us, 1, 382, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">31, 31, 1, 1, 1, 32, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 36, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">2, -, 1253, 1430, -</column>
<column name="Memory">0, -, 12, 3, -</column>
<column name="Multiplexer">-, -, -, 164, -</column>
<column name="Register">-, -, 29, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="axi_s_axi_U">axi_s_axi, 0, 0, 88, 120, 0</column>
<column name="grp_loadSlidingWindow_fu_205">loadSlidingWindow, 2, 0, 1165, 1310, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="sliding_window_buffer_count_s_U">sliding_window_buffer_count_s, 0, 12, 3, 0, 32, 6, 1, 192</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln8_fu_236_p2">+, 0, 0, 12, 5, 1</column>
<column name="ap_block_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_on_subcall_done">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln8_fu_247_p2">icmp, 0, 0, 9, 5, 2</column>
<column name="icmp_ln94_fu_257_p2">icmp, 0, 0, 11, 8, 8</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">31, 6, 1, 6</column>
<column name="ap_phi_mux_sliding_window_size_0_phi_fu_197_p4">9, 2, 1, 2</column>
<column name="indvar_i_reg_182">9, 2, 5, 10</column>
<column name="n_samples_ap_vld_in_sig">9, 2, 1, 2</column>
<column name="n_samples_ap_vld_preg">9, 2, 1, 2</column>
<column name="n_samples_blk_n">9, 2, 1, 2</column>
<column name="n_samples_in_sig">9, 2, 6, 12</column>
<column name="sliding_window_buffer_count_s_address0">14, 3, 5, 15</column>
<column name="sliding_window_buffer_count_s_ce0">14, 3, 1, 3</column>
<column name="sliding_window_buffer_count_s_d0">14, 3, 6, 18</column>
<column name="sliding_window_buffer_count_s_we0">14, 3, 1, 3</column>
<column name="start_write_o">9, 2, 1, 2</column>
<column name="write_finished">14, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="bfr_irq_read_reg_275">1, 0, 1, 0</column>
<column name="grp_loadSlidingWindow_fu_205_ap_start_reg">1, 0, 1, 0</column>
<column name="indvar_i_reg_182">5, 0, 5, 0</column>
<column name="n_periods_read_reg_262">8, 0, 8, 0</column>
<column name="n_samples_ap_vld_preg">1, 0, 1, 0</column>
<column name="n_samples_preg">6, 0, 6, 0</column>
<column name="sliding_window_size_0_reg_193">1, 0, 1, 0</column>
<column name="start_write_read_reg_284">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_axi_AWVALID">in, 1, s_axi, axi, pointer</column>
<column name="s_axi_axi_AWREADY">out, 1, s_axi, axi, pointer</column>
<column name="s_axi_axi_AWADDR">in, 5, s_axi, axi, pointer</column>
<column name="s_axi_axi_WVALID">in, 1, s_axi, axi, pointer</column>
<column name="s_axi_axi_WREADY">out, 1, s_axi, axi, pointer</column>
<column name="s_axi_axi_WDATA">in, 32, s_axi, axi, pointer</column>
<column name="s_axi_axi_WSTRB">in, 4, s_axi, axi, pointer</column>
<column name="s_axi_axi_ARVALID">in, 1, s_axi, axi, pointer</column>
<column name="s_axi_axi_ARREADY">out, 1, s_axi, axi, pointer</column>
<column name="s_axi_axi_ARADDR">in, 5, s_axi, axi, pointer</column>
<column name="s_axi_axi_RVALID">out, 1, s_axi, axi, pointer</column>
<column name="s_axi_axi_RREADY">in, 1, s_axi, axi, pointer</column>
<column name="s_axi_axi_RDATA">out, 32, s_axi, axi, pointer</column>
<column name="s_axi_axi_RRESP">out, 2, s_axi, axi, pointer</column>
<column name="s_axi_axi_BVALID">out, 1, s_axi, axi, pointer</column>
<column name="s_axi_axi_BREADY">in, 1, s_axi, axi, pointer</column>
<column name="s_axi_axi_BRESP">out, 2, s_axi, axi, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, SlidingWindowMagSampleFetcher, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, SlidingWindowMagSampleFetcher, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, SlidingWindowMagSampleFetcher, return value</column>
<column name="buffer_in_0_address0">out, 4, ap_memory, buffer_in_0, array</column>
<column name="buffer_in_0_ce0">out, 1, ap_memory, buffer_in_0, array</column>
<column name="buffer_in_0_q0">in, 32, ap_memory, buffer_in_0, array</column>
<column name="buffer_in_1_address0">out, 4, ap_memory, buffer_in_1, array</column>
<column name="buffer_in_1_ce0">out, 1, ap_memory, buffer_in_1, array</column>
<column name="buffer_in_1_q0">in, 32, ap_memory, buffer_in_1, array</column>
<column name="buffer_in_2_address0">out, 4, ap_memory, buffer_in_2, array</column>
<column name="buffer_in_2_ce0">out, 1, ap_memory, buffer_in_2, array</column>
<column name="buffer_in_2_q0">in, 32, ap_memory, buffer_in_2, array</column>
<column name="buffer_in_3_address0">out, 4, ap_memory, buffer_in_3, array</column>
<column name="buffer_in_3_ce0">out, 1, ap_memory, buffer_in_3, array</column>
<column name="buffer_in_3_q0">in, 32, ap_memory, buffer_in_3, array</column>
<column name="buffer_in_4_address0">out, 4, ap_memory, buffer_in_4, array</column>
<column name="buffer_in_4_ce0">out, 1, ap_memory, buffer_in_4, array</column>
<column name="buffer_in_4_q0">in, 32, ap_memory, buffer_in_4, array</column>
<column name="buffer_in_5_address0">out, 4, ap_memory, buffer_in_5, array</column>
<column name="buffer_in_5_ce0">out, 1, ap_memory, buffer_in_5, array</column>
<column name="buffer_in_5_q0">in, 32, ap_memory, buffer_in_5, array</column>
<column name="buffer_in_6_address0">out, 4, ap_memory, buffer_in_6, array</column>
<column name="buffer_in_6_ce0">out, 1, ap_memory, buffer_in_6, array</column>
<column name="buffer_in_6_q0">in, 32, ap_memory, buffer_in_6, array</column>
<column name="buffer_in_7_address0">out, 4, ap_memory, buffer_in_7, array</column>
<column name="buffer_in_7_ce0">out, 1, ap_memory, buffer_in_7, array</column>
<column name="buffer_in_7_q0">in, 32, ap_memory, buffer_in_7, array</column>
<column name="buffer_in_8_address0">out, 4, ap_memory, buffer_in_8, array</column>
<column name="buffer_in_8_ce0">out, 1, ap_memory, buffer_in_8, array</column>
<column name="buffer_in_8_q0">in, 32, ap_memory, buffer_in_8, array</column>
<column name="buffer_in_9_address0">out, 4, ap_memory, buffer_in_9, array</column>
<column name="buffer_in_9_ce0">out, 1, ap_memory, buffer_in_9, array</column>
<column name="buffer_in_9_q0">in, 32, ap_memory, buffer_in_9, array</column>
<column name="buffer_in_10_address0">out, 4, ap_memory, buffer_in_10, array</column>
<column name="buffer_in_10_ce0">out, 1, ap_memory, buffer_in_10, array</column>
<column name="buffer_in_10_q0">in, 32, ap_memory, buffer_in_10, array</column>
<column name="buffer_in_11_address0">out, 4, ap_memory, buffer_in_11, array</column>
<column name="buffer_in_11_ce0">out, 1, ap_memory, buffer_in_11, array</column>
<column name="buffer_in_11_q0">in, 32, ap_memory, buffer_in_11, array</column>
<column name="buffer_out_address0">out, 12, ap_memory, buffer_out, array</column>
<column name="buffer_out_ce0">out, 1, ap_memory, buffer_out, array</column>
<column name="buffer_out_we0">out, 1, ap_memory, buffer_out, array</column>
<column name="buffer_out_d0">out, 32, ap_memory, buffer_out, array</column>
<column name="buffer_out_q0">in, 32, ap_memory, buffer_out, array</column>
<column name="buffer_out_address1">out, 12, ap_memory, buffer_out, array</column>
<column name="buffer_out_ce1">out, 1, ap_memory, buffer_out, array</column>
<column name="buffer_out_we1">out, 1, ap_memory, buffer_out, array</column>
<column name="buffer_out_d1">out, 32, ap_memory, buffer_out, array</column>
<column name="buffer_out_q1">in, 32, ap_memory, buffer_out, array</column>
<column name="bfr_irq">in, 1, ap_none, bfr_irq, pointer</column>
<column name="n_samples">in, 6, ap_vld, n_samples, pointer</column>
<column name="n_samples_ap_vld">in, 1, ap_vld, n_samples, pointer</column>
<column name="start_write_i">in, 1, ap_ovld, start_write, pointer</column>
<column name="start_write_o">out, 1, ap_ovld, start_write, pointer</column>
<column name="start_write_o_ap_vld">out, 1, ap_ovld, start_write, pointer</column>
<column name="write_finished">out, 1, ap_vld, write_finished, pointer</column>
<column name="write_finished_ap_vld">out, 1, ap_vld, write_finished, pointer</column>
</table>
</item>
</section>
</profile>
