// Seed: 3013738144
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    input tri1 id_2,
    input supply0 id_3,
    output wire id_4
);
  wire id_6;
  module_0(
      id_6, id_6
  );
endmodule
module module_2 (
    input tri1 id_0,
    input tri1 id_1,
    input wand id_2,
    input supply0 id_3,
    output uwire id_4,
    input wand id_5,
    output tri1 id_6,
    input tri1 id_7,
    input uwire id_8,
    input supply1 id_9,
    input uwire id_10
    , id_13,
    output tri id_11
);
  assign id_11 = 1'b0;
  module_0(
      id_13, id_13
  );
endmodule
