--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml brainwars_secondary.twx brainwars_secondary.ncd -o
brainwars_secondary.twr brainwars_secondary.pcf -ucf brainwars_secondary.ucf

Design file:              brainwars_secondary.ncd
Physical constraint file: brainwars_secondary.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst_n       |   11.095(R)|      SLOW  |   -4.251(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
rst_n_in    |    7.908(R)|      SLOW  |   -2.241(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
LCD_cs<0>   |         8.576(R)|      SLOW  |         4.559(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_cs<1>   |         8.031(R)|      SLOW  |         4.251(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<0> |         9.266(R)|      SLOW  |         4.985(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<1> |         9.176(R)|      SLOW  |         4.949(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<2> |         9.275(R)|      SLOW  |         5.053(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<3> |         9.081(R)|      SLOW  |         4.922(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<4> |         8.653(R)|      SLOW  |         4.618(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<5> |         8.411(R)|      SLOW  |         4.453(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<6> |         8.675(R)|      SLOW  |         4.651(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_data<7> |         8.402(R)|      SLOW  |         4.494(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_di      |         9.561(R)|      SLOW  |         5.173(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
LCD_en      |         9.458(R)|      SLOW  |         5.105(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
audio_bck   |         7.052(R)|      SLOW  |         3.642(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
audio_data  |         9.512(R)|      SLOW  |         3.756(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
audio_ws    |         7.023(R)|      SLOW  |         3.626(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.259|         |         |         |
note_in<0>     |         |    6.881|         |         |
note_in<1>     |         |    6.881|         |         |
note_in<2>     |         |    6.881|         |         |
note_in<3>     |         |    6.881|         |         |
note_in<4>     |         |    6.881|         |         |
note_in<5>     |         |    6.881|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock note_in<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
note_in<0>     |         |         |    0.341|    0.341|
note_in<1>     |         |         |    0.198|    0.198|
note_in<2>     |         |         |    0.123|    0.123|
note_in<3>     |         |         |   -0.082|   -0.082|
note_in<4>     |         |         |   -0.045|   -0.045|
note_in<5>     |         |         |   -0.349|   -0.349|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock note_in<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
note_in<0>     |         |         |    0.380|    0.380|
note_in<1>     |         |         |    0.250|    0.250|
note_in<2>     |         |         |    0.175|    0.175|
note_in<3>     |         |         |   -0.030|   -0.030|
note_in<4>     |         |         |    0.007|    0.007|
note_in<5>     |         |         |   -0.297|   -0.297|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock note_in<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
note_in<0>     |         |         |    0.792|    0.792|
note_in<1>     |         |         |    0.629|    0.629|
note_in<2>     |         |         |    0.444|    0.444|
note_in<3>     |         |         |    0.191|    0.191|
note_in<4>     |         |         |    0.291|    0.291|
note_in<5>     |         |         |   -0.076|   -0.076|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock note_in<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
note_in<0>     |         |         |    1.118|    1.118|
note_in<1>     |         |         |    0.955|    0.955|
note_in<2>     |         |         |    0.770|    0.770|
note_in<3>     |         |         |    0.509|    0.509|
note_in<4>     |         |         |    0.617|    0.617|
note_in<5>     |         |         |    0.162|    0.162|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock note_in<4>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
note_in<0>     |         |         |    0.620|    0.620|
note_in<1>     |         |         |    0.457|    0.457|
note_in<2>     |         |         |    0.272|    0.272|
note_in<3>     |         |         |    0.064|    0.064|
note_in<4>     |         |         |    0.119|    0.119|
note_in<5>     |         |         |   -0.203|   -0.203|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock note_in<5>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
note_in<0>     |         |         |    0.998|    0.998|
note_in<1>     |         |         |    0.835|    0.835|
note_in<2>     |         |         |    0.650|    0.650|
note_in<3>     |         |         |    0.389|    0.389|
note_in<4>     |         |         |    0.497|    0.497|
note_in<5>     |         |         |    0.029|    0.029|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clk            |audio_sysclk   |    7.915|
rst_n          |LCD_rst        |    9.548|
rst_n          |rst_n_out      |    9.152|
rst_n_in       |LCD_rst        |    6.361|
---------------+---------------+---------+


Analysis completed Thu Jun 18 00:59:23 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 288 MB



