
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v
# synth_design -part xc7z020clg484-3 -top a25_register_bank -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top a25_register_bank -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 247128 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1500.535 ; gain = 26.895 ; free physical = 251890 ; free virtual = 314335
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'a25_register_bank' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:16]
	Parameter REGOP bound to: 4'b0000 
	Parameter MULT bound to: 4'b0001 
	Parameter SWAP bound to: 4'b0010 
	Parameter TRANS bound to: 4'b0011 
	Parameter MTRANS bound to: 4'b0100 
	Parameter BRANCH bound to: 4'b0101 
	Parameter CODTRANS bound to: 4'b0110 
	Parameter COREGOP bound to: 4'b0111 
	Parameter CORTRANS bound to: 4'b1000 
	Parameter SWI bound to: 4'b1001 
	Parameter AND bound to: 4'b0000 
	Parameter EOR bound to: 4'b0001 
	Parameter SUB bound to: 4'b0010 
	Parameter RSB bound to: 4'b0011 
	Parameter ADD bound to: 4'b0100 
	Parameter ADC bound to: 4'b0101 
	Parameter SBC bound to: 4'b0110 
	Parameter RSC bound to: 4'b0111 
	Parameter TST bound to: 4'b1000 
	Parameter TEQ bound to: 4'b1001 
	Parameter CMP bound to: 4'b1010 
	Parameter CMN bound to: 4'b1011 
	Parameter ORR bound to: 4'b1100 
	Parameter MOV bound to: 4'b1101 
	Parameter BIC bound to: 4'b1110 
	Parameter MVN bound to: 4'b1111 
	Parameter EQ bound to: 4'b0000 
	Parameter NE bound to: 4'b0001 
	Parameter CS bound to: 4'b0010 
	Parameter CC bound to: 4'b0011 
	Parameter MI bound to: 4'b0100 
	Parameter PL bound to: 4'b0101 
	Parameter VS bound to: 4'b0110 
	Parameter VC bound to: 4'b0111 
	Parameter HI bound to: 4'b1000 
	Parameter LS bound to: 4'b1001 
	Parameter GE bound to: 4'b1010 
	Parameter LT bound to: 4'b1011 
	Parameter GT bound to: 4'b1100 
	Parameter LE bound to: 4'b1101 
	Parameter AL bound to: 4'b1110 
	Parameter NV bound to: 4'b1111 
	Parameter LSL bound to: 2'b00 
	Parameter LSR bound to: 2'b01 
	Parameter ASR bound to: 2'b10 
	Parameter RRX bound to: 2'b11 
	Parameter ROR bound to: 2'b11 
	Parameter SVC bound to: 2'b11 
	Parameter IRQ bound to: 2'b10 
	Parameter FIRQ bound to: 2'b01 
	Parameter USR bound to: 2'b00 
	Parameter OH_USR bound to: 6'b000000 
	Parameter OH_IRQ bound to: 6'b000001 
	Parameter OH_FIRQ bound to: 6'b000010 
	Parameter OH_SVC bound to: 6'b000011 
INFO: [Synth 8-6155] done synthesizing module 'a25_register_bank' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank.v:16]
WARNING: [Synth 8-3917] design a25_register_bank has port o_pc[31] driven by constant 0
WARNING: [Synth 8-3917] design a25_register_bank has port o_pc[30] driven by constant 0
WARNING: [Synth 8-3917] design a25_register_bank has port o_pc[29] driven by constant 0
WARNING: [Synth 8-3917] design a25_register_bank has port o_pc[28] driven by constant 0
WARNING: [Synth 8-3917] design a25_register_bank has port o_pc[27] driven by constant 0
WARNING: [Synth 8-3917] design a25_register_bank has port o_pc[26] driven by constant 0
WARNING: [Synth 8-3917] design a25_register_bank has port o_pc[1] driven by constant 0
WARNING: [Synth 8-3917] design a25_register_bank has port o_pc[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 72.660 ; free physical = 251592 ; free virtual = 314038
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 72.660 ; free physical = 251585 ; free virtual = 314031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.301 ; gain = 80.660 ; free physical = 251584 ; free virtual = 314030
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-5544] ROM "decode" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1570.305 ; gain = 96.664 ; free physical = 251522 ; free virtual = 313968
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 26    
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 42    
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module a25_register_bank 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 26    
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 42    
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design a25_register_bank has port o_pc[31] driven by constant 0
WARNING: [Synth 8-3917] design a25_register_bank has port o_pc[30] driven by constant 0
WARNING: [Synth 8-3917] design a25_register_bank has port o_pc[29] driven by constant 0
WARNING: [Synth 8-3917] design a25_register_bank has port o_pc[28] driven by constant 0
WARNING: [Synth 8-3917] design a25_register_bank has port o_pc[27] driven by constant 0
WARNING: [Synth 8-3917] design a25_register_bank has port o_pc[26] driven by constant 0
WARNING: [Synth 8-3917] design a25_register_bank has port o_pc[1] driven by constant 0
WARNING: [Synth 8-3917] design a25_register_bank has port o_pc[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1771.289 ; gain = 297.648 ; free physical = 250249 ; free virtual = 312735
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1771.293 ; gain = 297.652 ; free physical = 250307 ; free virtual = 312797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1771.293 ; gain = 297.652 ; free physical = 250029 ; free virtual = 312519
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1771.293 ; gain = 297.652 ; free physical = 249925 ; free virtual = 312415
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1771.293 ; gain = 297.652 ; free physical = 249924 ; free virtual = 312414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1771.293 ; gain = 297.652 ; free physical = 249919 ; free virtual = 312409
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1771.293 ; gain = 297.652 ; free physical = 249920 ; free virtual = 312410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1771.293 ; gain = 297.652 ; free physical = 249678 ; free virtual = 312168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1771.293 ; gain = 297.652 ; free physical = 249676 ; free virtual = 312166
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT2  |    13|
|2     |LUT3  |   106|
|3     |LUT4  |   292|
|4     |LUT5  |   600|
|5     |LUT6  |   795|
|6     |MUXF7 |   128|
|7     |FDRE  |   856|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  2790|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1771.293 ; gain = 297.652 ; free physical = 249675 ; free virtual = 312165
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1771.293 ; gain = 297.652 ; free physical = 249668 ; free virtual = 312158
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1771.297 ; gain = 297.652 ; free physical = 249676 ; free virtual = 312166
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 128 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'a25_register_bank' is not ideal for floorplanning, since the cellview 'a25_register_bank' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1856.461 ; gain = 0.000 ; free physical = 250278 ; free virtual = 312765
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1856.461 ; gain = 382.918 ; free physical = 250338 ; free virtual = 312825
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2418.117 ; gain = 561.656 ; free physical = 247214 ; free virtual = 309702
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports i_clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2418.117 ; gain = 0.000 ; free physical = 247211 ; free virtual = 309698
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2442.125 ; gain = 0.000 ; free physical = 247174 ; free virtual = 309663
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "i_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2514.191 ; gain = 0.000 ; free physical = 246345 ; free virtual = 308845

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: a0df9c93

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2514.191 ; gain = 0.000 ; free physical = 246341 ; free virtual = 308841

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: a0df9c93

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2514.191 ; gain = 0.000 ; free physical = 246014 ; free virtual = 308513
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: a0df9c93

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2514.191 ; gain = 0.000 ; free physical = 246006 ; free virtual = 308506
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: a0df9c93

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2514.191 ; gain = 0.000 ; free physical = 245999 ; free virtual = 308499
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: a0df9c93

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2514.191 ; gain = 0.000 ; free physical = 245996 ; free virtual = 308496
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: a0df9c93

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2514.191 ; gain = 0.000 ; free physical = 245975 ; free virtual = 308475
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: a0df9c93

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2514.191 ; gain = 0.000 ; free physical = 245980 ; free virtual = 308480
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2514.191 ; gain = 0.000 ; free physical = 245979 ; free virtual = 308478
Ending Logic Optimization Task | Checksum: a0df9c93

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2514.191 ; gain = 0.000 ; free physical = 245979 ; free virtual = 308478

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: a0df9c93

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2514.191 ; gain = 0.000 ; free physical = 245970 ; free virtual = 308470

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: a0df9c93

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2514.191 ; gain = 0.000 ; free physical = 245970 ; free virtual = 308470

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2514.191 ; gain = 0.000 ; free physical = 245970 ; free virtual = 308470
Ending Netlist Obfuscation Task | Checksum: a0df9c93

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2514.191 ; gain = 0.000 ; free physical = 245969 ; free virtual = 308469
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2514.191 ; gain = 0.000 ; free physical = 245962 ; free virtual = 308462
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: a0df9c93
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module a25_register_bank ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2530.172 ; gain = 0.000 ; free physical = 245871 ; free virtual = 308371
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "i_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
IDT: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2530.176 ; gain = 0.004 ; free physical = 245832 ; free virtual = 308332
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
INFO: [Pwropt 34-10] Applying ODC optimizations ...
PSMgr Creation: Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2530.176 ; gain = 0.004 ; free physical = 245819 ; free virtual = 308319
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2715.348 ; gain = 185.172 ; free physical = 245831 ; free virtual = 308331
Power optimization passes: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2715.348 ; gain = 185.176 ; free physical = 245830 ; free virtual = 308330

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 245817 ; free virtual = 308318


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design a25_register_bank ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 856
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: a0df9c93

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 245812 ; free virtual = 308312
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: a0df9c93
Power optimization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2715.348 ; gain = 201.156 ; free physical = 245809 ; free virtual = 308309
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 27383968 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: a0df9c93

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 245793 ; free virtual = 308294
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: a0df9c93

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 245788 ; free virtual = 308289
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: a0df9c93

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 245700 ; free virtual = 308202
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: a0df9c93

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 245688 ; free virtual = 308190
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: a0df9c93

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 245677 ; free virtual = 308179

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 245682 ; free virtual = 308184
Ending Netlist Obfuscation Task | Checksum: a0df9c93

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 245676 ; free virtual = 308178
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 245213 ; free virtual = 307715
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 50380890

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 245212 ; free virtual = 307713
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 245209 ; free virtual = 307712

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f41e26f1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 245092 ; free virtual = 307586

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 179a1099b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 245011 ; free virtual = 307505

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 179a1099b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 245018 ; free virtual = 307512
Phase 1 Placer Initialization | Checksum: 179a1099b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 245014 ; free virtual = 307508

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 179a1099b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 245012 ; free virtual = 307506
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 1506e7b39

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 244873 ; free virtual = 307366

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1506e7b39

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 244878 ; free virtual = 307372

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16b3cf63e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 244877 ; free virtual = 307370

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a832e433

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 244874 ; free virtual = 307367

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a832e433

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 244878 ; free virtual = 307371

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 207a53dc6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 244800 ; free virtual = 307295

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1916756a9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 244766 ; free virtual = 307261

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1916756a9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 244750 ; free virtual = 307245
Phase 3 Detail Placement | Checksum: 1916756a9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 244757 ; free virtual = 307252

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1916756a9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 244746 ; free virtual = 307241

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1916756a9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 244737 ; free virtual = 307232

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1916756a9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 244728 ; free virtual = 307223

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 244741 ; free virtual = 307235
Phase 4.4 Final Placement Cleanup | Checksum: ed813848

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 244740 ; free virtual = 307233
Phase 4 Post Placement Optimization and Clean-Up | Checksum: ed813848

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 244726 ; free virtual = 307220
Ending Placer Task | Checksum: a62d6a93

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 244748 ; free virtual = 307241
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 244739 ; free virtual = 307233
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 244812 ; free virtual = 307305

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 237869036

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 244795 ; free virtual = 307288
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 Fanout Optimization | Checksum: 237869036

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 244779 ; free virtual = 307272

Phase 3 Placement Based Optimization
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 3 Placement Based Optimization | Checksum: 237869036

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 244777 ; free virtual = 307270

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 244778 ; free virtual = 307271
Phase 4 Rewire | Checksum: 237869036

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 244778 ; free virtual = 307271

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 5 Critical Cell Optimization | Checksum: 237869036

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 244794 ; free virtual = 307287

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 237869036

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 244794 ; free virtual = 307287

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 237869036

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 244793 ; free virtual = 307286

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 237869036

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 244792 ; free virtual = 307285

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 237869036

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.90 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 244781 ; free virtual = 307274

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-607] No candidate nets found for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 0 net.  Swapped 0 pin.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 10 Critical Pin Optimization | Checksum: 237869036

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 244780 ; free virtual = 307273

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 237869036

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 244777 ; free virtual = 307270

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 237869036

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 244781 ; free virtual = 307275
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 244781 ; free virtual = 307275
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.000 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Placement Based    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |          11  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 244779 ; free virtual = 307272
Ending Physical Synthesis Task | Checksum: 237869036

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 244780 ; free virtual = 307273
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 244776 ; free virtual = 307269
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 244756 ; free virtual = 307250
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 244703 ; free virtual = 307204
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "i_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 55f56203 ConstDB: 0 ShapeSum: fab4852b RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "i_reg[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_reg[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_read_data[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_read_data[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_core_stall" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_core_stall". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_reg_bank_wen[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_reg_bank_wen[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_mode_idec[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_mode_idec[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_mode_idec[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_mode_idec[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "i_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "i_reg[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_reg[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_reg_bank_wen[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_reg_bank_wen[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_read_data[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_read_data[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_reg_bank_wen[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_reg_bank_wen[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_rn_sel[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_rn_sel[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_rn_sel[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_rn_sel[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_read_data_rd[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_read_data_rd[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_read_data_rd[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_read_data_rd[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_read_data_rd[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_read_data_rd[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_read_data_rd[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_read_data_rd[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_pc_wen" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_pc_wen". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_reg[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_reg[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_read_data[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_read_data[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_reg_bank_wen[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_reg_bank_wen[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_firq_not_user_mode" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_firq_not_user_mode". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_reg[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_reg[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_read_data[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_read_data[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_reg[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_reg[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_read_data[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_read_data[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_reg[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_reg[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_read_data[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_read_data[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_rs_sel[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_rs_sel[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_rs_sel[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_rs_sel[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_mode_rds_exec[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_mode_rds_exec[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_reg_bank_wen[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_reg_bank_wen[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_rm_sel[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_rm_sel[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_rm_sel[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_rm_sel[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_reg_bank_wen[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_reg_bank_wen[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_mode_rds_exec[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_mode_rds_exec[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_reg_bank_wen[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_reg_bank_wen[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_reg[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_reg[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_read_data[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_read_data[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_reg_bank_wen[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_reg_bank_wen[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_rm_sel[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_rm_sel[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_rm_sel[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_rm_sel[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_pc[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_pc[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_read_data[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_read_data[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_reg[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_reg[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_reg_bank_wen[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_reg_bank_wen[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_rn_sel[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_rn_sel[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_rn_sel[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_rn_sel[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_rs_sel[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_rs_sel[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_rs_sel[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_rs_sel[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_reg_bank_wen[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_reg_bank_wen[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_mode[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_mode[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_mode[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_mode[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_reg_bank_wen[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_reg_bank_wen[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_reg_bank_wen[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_reg_bank_wen[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_pc[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_pc[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_reg_bank_wen[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_reg_bank_wen[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_reg[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_reg[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_read_data[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_read_data[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_reg[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_reg[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_read_data[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_read_data[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_reg_bank_wen[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_reg_bank_wen[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_mode_exec[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_mode_exec[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_mode_exec[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_mode_exec[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_mode_rds_exec[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_mode_rds_exec[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_mode_rds_exec[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_mode_rds_exec[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_reg_bank_wen[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_reg_bank_wen[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_reg[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_reg[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_read_data[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_read_data[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_reg[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_reg[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_read_data[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_read_data[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_reg[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_reg[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_read_data[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_read_data[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_pc[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_pc[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_read_data_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_read_data_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_mem_stall" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_mem_stall". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_reg[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_reg[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_read_data[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_read_data[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_reg[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_reg[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_read_data[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_read_data[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_pc[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_pc[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_pc[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_pc[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_reg[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_reg[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_read_data[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_read_data[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_pc[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_pc[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_status_bits_irq_mask" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_status_bits_irq_mask". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_reg[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_reg[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_read_data[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_read_data[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_status_bits_flags[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_status_bits_flags[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_status_bits_firq_mask" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_status_bits_firq_mask". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_pc[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_pc[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_reg[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_reg[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_read_data[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_read_data[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_reg[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_reg[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_read_data[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_read_data[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_reg[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_reg[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_read_data[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_read_data[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_pc[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_pc[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_reg[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_reg[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_wb_read_data[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_wb_read_data[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "i_status_bits_flags[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_status_bits_flags[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 18dd99b05

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 246735 ; free virtual = 309310
Post Restoration Checksum: NetGraph: cca12b79 NumContArr: c1386f8c Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 18dd99b05

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 246687 ; free virtual = 309263

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 18dd99b05

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 246629 ; free virtual = 309204

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 18dd99b05

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 246626 ; free virtual = 309201
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 13683cec8

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 246522 ; free virtual = 309099
Phase 2 Router Initialization | Checksum: 13683cec8

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 246521 ; free virtual = 309097

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 12b220e2d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 246442 ; free virtual = 309017

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 182
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 180043eef

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 246400 ; free virtual = 308976
Phase 4 Rip-up And Reroute | Checksum: 180043eef

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 246399 ; free virtual = 308974

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 180043eef

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 246397 ; free virtual = 308972

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 180043eef

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 246396 ; free virtual = 308972
Phase 5 Delay and Skew Optimization | Checksum: 180043eef

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 246395 ; free virtual = 308971

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 180043eef

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 246405 ; free virtual = 308981
Phase 6.1 Hold Fix Iter | Checksum: 180043eef

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 246404 ; free virtual = 308980
Phase 6 Post Hold Fix | Checksum: 180043eef

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 246405 ; free virtual = 308980

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.203997 %
  Global Horizontal Routing Utilization  = 0.232928 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 180043eef

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 246396 ; free virtual = 308972

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 180043eef

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 246393 ; free virtual = 308968

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1603df007

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 246378 ; free virtual = 308954

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 1603df007

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 246375 ; free virtual = 308951
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 246391 ; free virtual = 308966

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 246390 ; free virtual = 308965
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 246388 ; free virtual = 308964
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 246312 ; free virtual = 308889
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2715.348 ; gain = 0.000 ; free physical = 246283 ; free virtual = 308864
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "i_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_register_bank/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2750.793 ; gain = 0.000 ; free physical = 247824 ; free virtual = 310393
INFO: [Common 17-206] Exiting Vivado at Tue Jan 11 22:45:08 2022...
