

================================================================
== Vitis HLS Report for 'StreamingDataflowPartition_1_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3'
================================================================
* Date:           Wed Mar 26 22:47:51 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        project_StreamingDataflowPartition_1_LabelSelect_hls_0
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  6.159 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       11|       11|  0.220 us|  0.220 us|   10|   10|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_488_3  |        9|        9|         1|          1|          1|    10|  yes(flp)|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     53|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     72|    -|
|Register         |        -|    -|      18|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      18|    125|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |block_fu_122_p2                   |         +|   0|  0|  13|           4|           1|
    |cmp_fu_95_p2                      |      icmp|   0|  0|  13|           4|           4|
    |icmp_ln488_fu_128_p2              |      icmp|   0|  0|  13|           4|           4|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |select_ln509_1_fu_114_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln509_fu_105_p3            |    select|   0|  0|   8|           1|           8|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  53|          15|          22|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------+----+-----------+-----+-----------+
    |                        Name                        | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                                         |   9|          2|    1|          2|
    |ap_sig_allocacmp_block_13_load                      |   9|          2|    4|          8|
    |ap_sig_allocacmp_conv2_i_i12_lcssa_lcssa17_i2_load  |   9|          2|    8|         16|
    |ap_sig_allocacmp_p_load                             |   9|          2|    4|          8|
    |block_13_fu_50                                      |   9|          2|    4|          8|
    |conv2_i_i12_lcssa_lcssa17_i2_fu_46                  |   9|          2|    8|         16|
    |empty_fu_42                                         |   9|          2|    4|          8|
    |in0_V_TDATA_blk_n                                   |   9|          2|    1|          2|
    +----------------------------------------------------+----+-----------+-----+-----------+
    |Total                                               |  72|         16|   34|         68|
    +----------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+---+----+-----+-----------+
    |                Name                | FF| LUT| Bits| Const Bits|
    +------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                           |  1|   0|    1|          0|
    |ap_done_reg                         |  1|   0|    1|          0|
    |block_13_fu_50                      |  4|   0|    4|          0|
    |conv2_i_i12_lcssa_lcssa17_i2_fu_46  |  8|   0|    8|          0|
    |empty_fu_42                         |  4|   0|    4|          0|
    +------------------------------------+---+----+-----+-----------+
    |Total                               | 18|   0|   18|          0|
    +------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                               Source Object                              |    C Type    |
+-------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  StreamingDataflowPartition_1_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  StreamingDataflowPartition_1_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  StreamingDataflowPartition_1_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  StreamingDataflowPartition_1_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  StreamingDataflowPartition_1_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  StreamingDataflowPartition_1_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3|  return value|
|in0_V_TVALID             |   in|    1|        axis|                                                                     in0_V|       pointer|
|in0_V_TDATA              |   in|    8|        axis|                                                                     in0_V|       pointer|
|in0_V_TREADY             |  out|    1|        axis|                                                                     in0_V|       pointer|
|select_ln509_out         |  out|    8|      ap_vld|                                                          select_ln509_out|       pointer|
|select_ln509_out_ap_vld  |  out|    1|      ap_vld|                                                          select_ln509_out|       pointer|
+-------------------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.15>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 4 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%conv2_i_i12_lcssa_lcssa17_i2 = alloca i32 1"   --->   Operation 5 'alloca' 'conv2_i_i12_lcssa_lcssa17_i2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%block_13 = alloca i32 1"   --->   Operation 6 'alloca' 'block_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in0_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %block_13"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %conv2_i_i12_lcssa_lcssa17_i2"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %empty"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln488 = br void %VITIS_LOOP_491_4.i.split" [/home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:488->top_StreamingDataflowPartition_1_LabelSelect_hls_0.cpp:18]   --->   Operation 11 'br' 'br_ln488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_load = load i4 %empty" [/home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:502->top_StreamingDataflowPartition_1_LabelSelect_hls_0.cpp:18]   --->   Operation 12 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%conv2_i_i12_lcssa_lcssa17_i2_load = load i8 %conv2_i_i12_lcssa_lcssa17_i2" [/home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:509->top_StreamingDataflowPartition_1_LabelSelect_hls_0.cpp:18]   --->   Operation 13 'load' 'conv2_i_i12_lcssa_lcssa17_i2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%block_13_load = load i4 %block_13" [/home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:522->top_StreamingDataflowPartition_1_LabelSelect_hls_0.cpp:18]   --->   Operation 14 'load' 'block_13_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln489 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 2, i32 0, i32 0, void @empty_1" [/home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:489->top_StreamingDataflowPartition_1_LabelSelect_hls_0.cpp:18]   --->   Operation 15 'specpipeline' 'specpipeline_ln489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%speclooptripcount_ln488 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [/home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:488->top_StreamingDataflowPartition_1_LabelSelect_hls_0.cpp:18]   --->   Operation 16 'speclooptripcount' 'speclooptripcount_ln488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln488 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [/home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:488->top_StreamingDataflowPartition_1_LabelSelect_hls_0.cpp:18]   --->   Operation 17 'specloopname' 'specloopname_ln488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.51ns)   --->   "%in0_V_read = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %in0_V" [/home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:490->top_StreamingDataflowPartition_1_LabelSelect_hls_0.cpp:18]   --->   Operation 18 'read' 'in0_V_read' <Predicate = true> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 2.22> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%inval = trunc i8 %in0_V_read" [/home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:490->top_StreamingDataflowPartition_1_LabelSelect_hls_0.cpp:18]   --->   Operation 19 'trunc' 'inval' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.73ns)   --->   "%cmp = icmp_ugt  i4 %inval, i4 %p_load" [/home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:502->top_StreamingDataflowPartition_1_LabelSelect_hls_0.cpp:18]   --->   Operation 20 'icmp' 'cmp' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%conv2_i_i_i = zext i4 %block_13_load" [/home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:522->top_StreamingDataflowPartition_1_LabelSelect_hls_0.cpp:18]   --->   Operation 21 'zext' 'conv2_i_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.24ns)   --->   "%select_ln509 = select i1 %cmp, i8 %conv2_i_i_i, i8 %conv2_i_i12_lcssa_lcssa17_i2_load" [/home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:509->top_StreamingDataflowPartition_1_LabelSelect_hls_0.cpp:18]   --->   Operation 22 'select' 'select_ln509' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.02ns)   --->   "%select_ln509_1 = select i1 %cmp, i4 %inval, i4 %p_load" [/home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:509->top_StreamingDataflowPartition_1_LabelSelect_hls_0.cpp:18]   --->   Operation 23 'select' 'select_ln509_1' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.73ns)   --->   "%block = add i4 %block_13_load, i4 1" [/home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:522->top_StreamingDataflowPartition_1_LabelSelect_hls_0.cpp:18]   --->   Operation 24 'add' 'block' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.73ns)   --->   "%icmp_ln488 = icmp_eq  i4 %block_13_load, i4 9" [/home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:488->top_StreamingDataflowPartition_1_LabelSelect_hls_0.cpp:18]   --->   Operation 25 'icmp' 'icmp_ln488' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln522 = store i4 %block, i4 %block_13" [/home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:522->top_StreamingDataflowPartition_1_LabelSelect_hls_0.cpp:18]   --->   Operation 26 'store' 'store_ln522' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln509 = store i8 %select_ln509, i8 %conv2_i_i12_lcssa_lcssa17_i2" [/home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:509->top_StreamingDataflowPartition_1_LabelSelect_hls_0.cpp:18]   --->   Operation 27 'store' 'store_ln509' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln509 = store i4 %select_ln509_1, i4 %empty" [/home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:509->top_StreamingDataflowPartition_1_LabelSelect_hls_0.cpp:18]   --->   Operation 28 'store' 'store_ln509' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln488 = br i1 %icmp_ln488, void %VITIS_LOOP_491_4.i.split, void %_Z17LabelSelect_BatchILj10ELj1ELj1E7ap_uintILi4EES0_ILi8EEEvRN3hls6streamIS0_IXmlT0_srT2_5widthEELi0EEERNS4_IT3_Li0EEEj.exit.exitStub" [/home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:488->top_StreamingDataflowPartition_1_LabelSelect_hls_0.cpp:18]   --->   Operation 29 'br' 'br_ln488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%write_ln509 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %select_ln509_out, i8 %select_ln509" [/home/emre/Documents/finn/deps/finn-hlslib/maxpool.h:509->top_StreamingDataflowPartition_1_LabelSelect_hls_0.cpp:18]   --->   Operation 30 'write' 'write_ln509' <Predicate = (icmp_ln488)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 31 'ret' 'ret_ln0' <Predicate = (icmp_ln488)> <Delay = 1.58>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ select_ln509_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                             (alloca           ) [ 01]
conv2_i_i12_lcssa_lcssa17_i2      (alloca           ) [ 01]
block_13                          (alloca           ) [ 01]
specinterface_ln0                 (specinterface    ) [ 00]
store_ln0                         (store            ) [ 00]
store_ln0                         (store            ) [ 00]
store_ln0                         (store            ) [ 00]
br_ln488                          (br               ) [ 00]
p_load                            (load             ) [ 00]
conv2_i_i12_lcssa_lcssa17_i2_load (load             ) [ 00]
block_13_load                     (load             ) [ 00]
specpipeline_ln489                (specpipeline     ) [ 00]
speclooptripcount_ln488           (speclooptripcount) [ 00]
specloopname_ln488                (specloopname     ) [ 00]
in0_V_read                        (read             ) [ 00]
inval                             (trunc            ) [ 00]
cmp                               (icmp             ) [ 00]
conv2_i_i_i                       (zext             ) [ 00]
select_ln509                      (select           ) [ 00]
select_ln509_1                    (select           ) [ 00]
block                             (add              ) [ 00]
icmp_ln488                        (icmp             ) [ 01]
store_ln522                       (store            ) [ 00]
store_ln509                       (store            ) [ 00]
store_ln509                       (store            ) [ 00]
br_ln488                          (br               ) [ 00]
write_ln509                       (write            ) [ 00]
ret_ln0                           (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="select_ln509_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln509_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P128A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="empty_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="conv2_i_i12_lcssa_lcssa17_i2_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv2_i_i12_lcssa_lcssa17_i2/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="block_13_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_13/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="in0_V_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="8" slack="0"/>
<pin id="56" dir="0" index="1" bw="8" slack="0"/>
<pin id="57" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in0_V_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="write_ln509_write_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="8" slack="0"/>
<pin id="63" dir="0" index="2" bw="8" slack="0"/>
<pin id="64" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln509/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="store_ln0_store_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="1" slack="0"/>
<pin id="69" dir="0" index="1" bw="4" slack="0"/>
<pin id="70" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="store_ln0_store_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="0" index="1" bw="8" slack="0"/>
<pin id="75" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="store_ln0_store_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="1" slack="0"/>
<pin id="79" dir="0" index="1" bw="4" slack="0"/>
<pin id="80" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="p_load_load_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="4" slack="0"/>
<pin id="84" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="conv2_i_i12_lcssa_lcssa17_i2_load_load_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="8" slack="0"/>
<pin id="87" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv2_i_i12_lcssa_lcssa17_i2_load/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="block_13_load_load_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="4" slack="0"/>
<pin id="90" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="block_13_load/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="inval_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="8" slack="0"/>
<pin id="93" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="inval/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="cmp_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="4" slack="0"/>
<pin id="97" dir="0" index="1" bw="4" slack="0"/>
<pin id="98" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="conv2_i_i_i_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="4" slack="0"/>
<pin id="103" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv2_i_i_i/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="select_ln509_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="0"/>
<pin id="107" dir="0" index="1" bw="8" slack="0"/>
<pin id="108" dir="0" index="2" bw="8" slack="0"/>
<pin id="109" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln509/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="select_ln509_1_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="4" slack="0"/>
<pin id="117" dir="0" index="2" bw="4" slack="0"/>
<pin id="118" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln509_1/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="block_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="4" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="block/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="icmp_ln488_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="4" slack="0"/>
<pin id="130" dir="0" index="1" bw="4" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln488/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln522_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="4" slack="0"/>
<pin id="136" dir="0" index="1" bw="4" slack="0"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln522/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln509_store_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="0"/>
<pin id="141" dir="0" index="1" bw="8" slack="0"/>
<pin id="142" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln509/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln509_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="4" slack="0"/>
<pin id="146" dir="0" index="1" bw="4" slack="0"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln509/1 "/>
</bind>
</comp>

<comp id="149" class="1005" name="empty_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="4" slack="0"/>
<pin id="151" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="156" class="1005" name="conv2_i_i12_lcssa_lcssa17_i2_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="conv2_i_i12_lcssa_lcssa17_i2 "/>
</bind>
</comp>

<comp id="163" class="1005" name="block_13_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="4" slack="0"/>
<pin id="165" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="block_13 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="4" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="34" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="40" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="18" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="76"><net_src comp="20" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="81"><net_src comp="18" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="94"><net_src comp="54" pin="2"/><net_sink comp="91" pin=0"/></net>

<net id="99"><net_src comp="91" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="100"><net_src comp="82" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="104"><net_src comp="88" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="110"><net_src comp="95" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="101" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="112"><net_src comp="85" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="113"><net_src comp="105" pin="3"/><net_sink comp="60" pin=2"/></net>

<net id="119"><net_src comp="95" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="91" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="82" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="126"><net_src comp="88" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="36" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="88" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="38" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="122" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="143"><net_src comp="105" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="114" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="42" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="77" pin=1"/></net>

<net id="154"><net_src comp="149" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="155"><net_src comp="149" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="159"><net_src comp="46" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="161"><net_src comp="156" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="162"><net_src comp="156" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="166"><net_src comp="50" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="67" pin=1"/></net>

<net id="168"><net_src comp="163" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="169"><net_src comp="163" pin="1"/><net_sink comp="134" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in0_V | {}
	Port: select_ln509_out | {1 }
 - Input state : 
	Port: StreamingDataflowPartition_1_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3 : in0_V | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		p_load : 1
		conv2_i_i12_lcssa_lcssa17_i2_load : 1
		block_13_load : 1
		cmp : 1
		conv2_i_i_i : 2
		select_ln509 : 2
		select_ln509_1 : 2
		block : 2
		icmp_ln488 : 2
		store_ln522 : 3
		store_ln509 : 3
		store_ln509 : 3
		br_ln488 : 3
		write_ln509 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|   icmp   |        cmp_fu_95        |    0    |    13   |
|          |    icmp_ln488_fu_128    |    0    |    13   |
|----------|-------------------------|---------|---------|
|    add   |       block_fu_122      |    0    |    13   |
|----------|-------------------------|---------|---------|
|  select  |   select_ln509_fu_105   |    0    |    8    |
|          |  select_ln509_1_fu_114  |    0    |    4    |
|----------|-------------------------|---------|---------|
|   read   |  in0_V_read_read_fu_54  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln509_write_fu_60 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |       inval_fu_91       |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |    conv2_i_i_i_fu_101   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    51   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------+--------+
|                                    |   FF   |
+------------------------------------+--------+
|          block_13_reg_163          |    4   |
|conv2_i_i12_lcssa_lcssa17_i2_reg_156|    8   |
|            empty_reg_149           |    4   |
+------------------------------------+--------+
|                Total               |   16   |
+------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   51   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   16   |    -   |
+-----------+--------+--------+
|   Total   |   16   |   51   |
+-----------+--------+--------+
