Yehua Su , Wenjing Rao, Runtime analysis for defect-tolerant logic mapping on nanoscale crossbar architectures, Proceedings of the 2009 IEEE/ACM International Symposium on Nanoscale Architectures, p.75-78, July 30-31, 2009
Cihan Tunc , Mehdi B. Tahoori, Variation tolerant logic mapping for crossbar array nano architectures, Proceedings of the 2010 Asia and South Pacific Design Automation Conference, January 18-21, 2010, Taipei, Taiwan
Mehdi B. Tahoori, Low-overhead defect tolerance in crossbar nanoarchitectures, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.5 n.2, p.1-24, July 2009
Sezer Gören , H. Fatih Ugurdag , Okan Palaz, Defect-Aware Nanocrossbar Logic Mapping through Matrix Canonization Using Two-Dimensional Radix Sort, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.7 n.3, p.1-16, August 2011
Bo Yuan , Bin Li, A Fast Extraction Algorithm for Defect-Free Subcrossbar in Nanoelectronic Crossbar, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.10 n.3, p.1-19, April 2014
Matthias Hölzl , Axel Rauschmayer , Martin Wirsing, Engineering of Software-Intensive Systems: State of the Art and Research Challenges, Software-Intensive Systems and New Computing Paradigms: Challenges and Visions, Springer-Verlag, Berlin, Heidelberg, 2008
Masoud Zamani , Hanieh Mirzaei , Mehdi B. Tahoori, ILP formulations for variation/defect-tolerant logic mapping on crossbar nano-architectures, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.9 n.3, p.1-21, September 2013
Nishant Patil , Albert Lin , Jie Zhang , H.-S. Philip Wong , Subhasish Mitra, Digital VLSI logic technology using Carbon Nanotube FETs: frequently asked questions, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California
Wang, System-on-Chip Test Architectures: Nanometer  Design for Testability, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2007
