multiline_comment|/*&n; * This code largely moved from arch/i386/kernel/time.c.&n; * See comments there for proper credits.&n; */
macro_line|#include &lt;linux/spinlock.h&gt;
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;linux/timex.h&gt;
macro_line|#include &lt;linux/errno.h&gt;
macro_line|#include &lt;asm/timer.h&gt;
macro_line|#include &lt;asm/io.h&gt;
r_extern
r_int
id|x86_udelay_tsc
suffix:semicolon
r_extern
id|spinlock_t
id|i8253_lock
suffix:semicolon
DECL|variable|use_tsc
r_static
r_int
id|use_tsc
suffix:semicolon
multiline_comment|/* Number of usecs that the last interrupt was delayed */
DECL|variable|delay_at_last_interrupt
r_static
r_int
id|delay_at_last_interrupt
suffix:semicolon
DECL|variable|last_tsc_low
r_static
r_int
r_int
id|last_tsc_low
suffix:semicolon
multiline_comment|/* lsb 32 bits of Time Stamp Counter */
multiline_comment|/* Cached *multiplier* to convert TSC counts to microseconds.&n; * (see the equation below).&n; * Equal to 2^32 * (1 / (clocks per usec) ).&n; * Initialized in time_init.&n; */
DECL|variable|fast_gettimeoffset_quotient
r_int
r_int
id|fast_gettimeoffset_quotient
suffix:semicolon
DECL|function|get_offset_tsc
r_static
r_int
r_int
id|get_offset_tsc
c_func
(paren
r_void
)paren
(brace
r_register
r_int
r_int
id|eax
comma
id|edx
suffix:semicolon
multiline_comment|/* Read the Time Stamp Counter */
id|rdtsc
c_func
(paren
id|eax
comma
id|edx
)paren
suffix:semicolon
multiline_comment|/* .. relative to previous jiffy (32 bits is enough) */
id|eax
op_sub_assign
id|last_tsc_low
suffix:semicolon
multiline_comment|/* tsc_low delta */
multiline_comment|/*&n;         * Time offset = (tsc_low delta) * fast_gettimeoffset_quotient&n;         *             = (tsc_low delta) * (usecs_per_clock)&n;         *             = (tsc_low delta) * (usecs_per_jiffy / clocks_per_jiffy)&n;&t; *&n;&t; * Using a mull instead of a divl saves up to 31 clock cycles&n;&t; * in the critical path.&n;         */
id|__asm__
c_func
(paren
l_string|&quot;mull %2&quot;
suffix:colon
l_string|&quot;=a&quot;
(paren
id|eax
)paren
comma
l_string|&quot;=d&quot;
(paren
id|edx
)paren
suffix:colon
l_string|&quot;rm&quot;
(paren
id|fast_gettimeoffset_quotient
)paren
comma
l_string|&quot;0&quot;
(paren
id|eax
)paren
)paren
suffix:semicolon
multiline_comment|/* our adjusted time offset in microseconds */
r_return
id|delay_at_last_interrupt
op_plus
id|edx
suffix:semicolon
)brace
DECL|function|mark_offset_tsc
r_static
r_void
id|mark_offset_tsc
c_func
(paren
r_void
)paren
(brace
r_int
id|count
suffix:semicolon
multiline_comment|/*&n;&t; * It is important that these two operations happen almost at&n;&t; * the same time. We do the RDTSC stuff first, since it&squot;s&n;&t; * faster. To avoid any inconsistencies, we need interrupts&n;&t; * disabled locally.&n;&t; */
multiline_comment|/*&n;&t; * Interrupts are just disabled locally since the timer irq&n;&t; * has the SA_INTERRUPT flag set. -arca&n;&t; */
multiline_comment|/* read Pentium cycle counter */
id|rdtscl
c_func
(paren
id|last_tsc_low
)paren
suffix:semicolon
id|spin_lock
c_func
(paren
op_amp
id|i8253_lock
)paren
suffix:semicolon
id|outb_p
c_func
(paren
l_int|0x00
comma
l_int|0x43
)paren
suffix:semicolon
multiline_comment|/* latch the count ASAP */
id|count
op_assign
id|inb_p
c_func
(paren
l_int|0x40
)paren
suffix:semicolon
multiline_comment|/* read the latched count */
id|count
op_or_assign
id|inb
c_func
(paren
l_int|0x40
)paren
op_lshift
l_int|8
suffix:semicolon
id|spin_unlock
c_func
(paren
op_amp
id|i8253_lock
)paren
suffix:semicolon
id|count
op_assign
(paren
(paren
id|LATCH
op_minus
l_int|1
)paren
op_minus
id|count
)paren
op_star
id|TICK_SIZE
suffix:semicolon
id|delay_at_last_interrupt
op_assign
(paren
id|count
op_plus
id|LATCH
op_div
l_int|2
)paren
op_div
id|LATCH
suffix:semicolon
)brace
multiline_comment|/* ------ Calibrate the TSC ------- &n; * Return 2^32 * (1 / (TSC clocks per usec)) for do_fast_gettimeoffset().&n; * Too much 64-bit arithmetic here to do this cleanly in C, and for&n; * accuracy&squot;s sake we want to keep the overhead on the CTC speaker (channel 2)&n; * output busy loop as low as possible. We avoid reading the CTC registers&n; * directly because of the awkward 8-bit access mechanism of the 82C54&n; * device.&n; */
DECL|macro|CALIBRATE_LATCH
mdefine_line|#define CALIBRATE_LATCH&t;(5 * LATCH)
DECL|macro|CALIBRATE_TIME
mdefine_line|#define CALIBRATE_TIME&t;(5 * 1000020/HZ)
DECL|function|calibrate_tsc
r_static
r_int
r_int
id|__init
id|calibrate_tsc
c_func
(paren
r_void
)paren
(brace
multiline_comment|/* Set the Gate high, disable speaker */
id|outb
c_func
(paren
(paren
id|inb
c_func
(paren
l_int|0x61
)paren
op_amp
op_complement
l_int|0x02
)paren
op_or
l_int|0x01
comma
l_int|0x61
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * Now let&squot;s take care of CTC channel 2&n;&t; *&n;&t; * Set the Gate high, program CTC channel 2 for mode 0,&n;&t; * (interrupt on terminal count mode), binary count,&n;&t; * load 5 * LATCH count, (LSB and MSB) to begin countdown.&n;&t; */
id|outb
c_func
(paren
l_int|0xb0
comma
l_int|0x43
)paren
suffix:semicolon
multiline_comment|/* binary, mode 0, LSB/MSB, Ch 2 */
id|outb
c_func
(paren
id|CALIBRATE_LATCH
op_amp
l_int|0xff
comma
l_int|0x42
)paren
suffix:semicolon
multiline_comment|/* LSB of count */
id|outb
c_func
(paren
id|CALIBRATE_LATCH
op_rshift
l_int|8
comma
l_int|0x42
)paren
suffix:semicolon
multiline_comment|/* MSB of count */
(brace
r_int
r_int
id|startlow
comma
id|starthigh
suffix:semicolon
r_int
r_int
id|endlow
comma
id|endhigh
suffix:semicolon
r_int
r_int
id|count
suffix:semicolon
id|rdtsc
c_func
(paren
id|startlow
comma
id|starthigh
)paren
suffix:semicolon
id|count
op_assign
l_int|0
suffix:semicolon
r_do
(brace
id|count
op_increment
suffix:semicolon
)brace
r_while
c_loop
(paren
(paren
id|inb
c_func
(paren
l_int|0x61
)paren
op_amp
l_int|0x20
)paren
op_eq
l_int|0
)paren
suffix:semicolon
id|rdtsc
c_func
(paren
id|endlow
comma
id|endhigh
)paren
suffix:semicolon
id|last_tsc_low
op_assign
id|endlow
suffix:semicolon
multiline_comment|/* Error: ECTCNEVERSET */
r_if
c_cond
(paren
id|count
op_le
l_int|1
)paren
r_goto
id|bad_ctc
suffix:semicolon
multiline_comment|/* 64-bit subtract - gcc just messes up with long longs */
id|__asm__
c_func
(paren
l_string|&quot;subl %2,%0&bslash;n&bslash;t&quot;
l_string|&quot;sbbl %3,%1&quot;
suffix:colon
l_string|&quot;=a&quot;
(paren
id|endlow
)paren
comma
l_string|&quot;=d&quot;
(paren
id|endhigh
)paren
suffix:colon
l_string|&quot;g&quot;
(paren
id|startlow
)paren
comma
l_string|&quot;g&quot;
(paren
id|starthigh
)paren
comma
l_string|&quot;0&quot;
(paren
id|endlow
)paren
comma
l_string|&quot;1&quot;
(paren
id|endhigh
)paren
)paren
suffix:semicolon
multiline_comment|/* Error: ECPUTOOFAST */
r_if
c_cond
(paren
id|endhigh
)paren
r_goto
id|bad_ctc
suffix:semicolon
multiline_comment|/* Error: ECPUTOOSLOW */
r_if
c_cond
(paren
id|endlow
op_le
id|CALIBRATE_TIME
)paren
r_goto
id|bad_ctc
suffix:semicolon
id|__asm__
c_func
(paren
l_string|&quot;divl %2&quot;
suffix:colon
l_string|&quot;=a&quot;
(paren
id|endlow
)paren
comma
l_string|&quot;=d&quot;
(paren
id|endhigh
)paren
suffix:colon
l_string|&quot;r&quot;
(paren
id|endlow
)paren
comma
l_string|&quot;0&quot;
(paren
l_int|0
)paren
comma
l_string|&quot;1&quot;
(paren
id|CALIBRATE_TIME
)paren
)paren
suffix:semicolon
r_return
id|endlow
suffix:semicolon
)brace
multiline_comment|/*&n;&t; * The CTC wasn&squot;t reliable: we got a hit on the very first read,&n;&t; * or the CPU was so fast/slow that the quotient wouldn&squot;t fit in&n;&t; * 32 bits..&n;&t; */
id|bad_ctc
suffix:colon
r_return
l_int|0
suffix:semicolon
)brace
macro_line|#ifdef CONFIG_CPU_FREQ
r_static
r_int
DECL|function|time_cpufreq_notifier
id|time_cpufreq_notifier
c_func
(paren
r_struct
id|notifier_block
op_star
id|nb
comma
r_int
r_int
id|val
comma
r_void
op_star
id|data
)paren
(brace
r_struct
id|cpufreq_freqs
op_star
id|freq
op_assign
id|data
suffix:semicolon
r_int
r_int
id|i
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|cpu_has_tsc
)paren
r_return
l_int|0
suffix:semicolon
r_switch
c_cond
(paren
id|val
)paren
(brace
r_case
id|CPUFREQ_PRECHANGE
suffix:colon
r_if
c_cond
(paren
(paren
id|freq-&gt;old
OL
id|freq
op_member_access_from_pointer
r_new
)paren
op_logical_and
(paren
(paren
id|freq-&gt;cpu
op_eq
id|CPUFREQ_ALL_CPUS
)paren
op_logical_or
(paren
id|freq-&gt;cpu
op_eq
l_int|0
)paren
)paren
)paren
(brace
id|cpu_khz
op_assign
id|cpufreq_scale
c_func
(paren
id|cpu_khz
comma
id|freq-&gt;old
comma
id|freq
op_member_access_from_pointer
r_new
)paren
suffix:semicolon
id|fast_gettimeoffset_quotient
op_assign
id|cpufreq_scale
c_func
(paren
id|fast_gettimeoffset_quotient
comma
id|freq
op_member_access_from_pointer
r_new
comma
id|freq-&gt;old
)paren
suffix:semicolon
)brace
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|NR_CPUS
suffix:semicolon
id|i
op_increment
)paren
r_if
c_cond
(paren
(paren
id|freq-&gt;cpu
op_eq
id|CPUFREQ_ALL_CPUS
)paren
op_logical_or
(paren
id|freq-&gt;cpu
op_eq
id|i
)paren
)paren
id|cpu_data
(braket
id|i
)braket
dot
id|loops_per_jiffy
op_assign
id|cpufreq_scale
c_func
(paren
id|cpu_data
(braket
id|i
)braket
dot
id|loops_per_jiffy
comma
id|freq-&gt;old
comma
id|freq
op_member_access_from_pointer
r_new
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
id|CPUFREQ_POSTCHANGE
suffix:colon
r_if
c_cond
(paren
(paren
id|freq
op_member_access_from_pointer
r_new
OL
id|freq-&gt;old
)paren
op_logical_and
(paren
(paren
id|freq-&gt;cpu
op_eq
id|CPUFREQ_ALL_CPUS
)paren
op_logical_or
(paren
id|freq-&gt;cpu
op_eq
l_int|0
)paren
)paren
)paren
(brace
id|cpu_khz
op_assign
id|cpufreq_scale
c_func
(paren
id|cpu_khz
comma
id|freq-&gt;old
comma
id|freq
op_member_access_from_pointer
r_new
)paren
suffix:semicolon
id|fast_gettimeoffset_quotient
op_assign
id|cpufreq_scale
c_func
(paren
id|fast_gettimeoffset_quotient
comma
id|freq
op_member_access_from_pointer
r_new
comma
id|freq-&gt;old
)paren
suffix:semicolon
)brace
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|NR_CPUS
suffix:semicolon
id|i
op_increment
)paren
r_if
c_cond
(paren
(paren
id|freq-&gt;cpu
op_eq
id|CPUFREQ_ALL_CPUS
)paren
op_logical_or
(paren
id|freq-&gt;cpu
op_eq
id|i
)paren
)paren
id|cpu_data
(braket
id|i
)braket
dot
id|loops_per_jiffy
op_assign
id|cpufreq_scale
c_func
(paren
id|cpu_data
(braket
id|i
)braket
dot
id|loops_per_jiffy
comma
id|freq-&gt;old
comma
id|freq
op_member_access_from_pointer
r_new
)paren
suffix:semicolon
r_break
suffix:semicolon
)brace
r_return
l_int|0
suffix:semicolon
)brace
DECL|variable|time_cpufreq_notifier_block
r_static
r_struct
id|notifier_block
id|time_cpufreq_notifier_block
op_assign
(brace
id|notifier_call
suffix:colon
id|time_cpufreq_notifier
)brace
suffix:semicolon
macro_line|#endif
DECL|function|init_tsc
r_static
r_int
id|init_tsc
c_func
(paren
r_void
)paren
(brace
multiline_comment|/*&n;&t; * If we have APM enabled or the CPU clock speed is variable&n;&t; * (CPU stops clock on HLT or slows clock to save power)&n;&t; * then the TSC timestamps may diverge by up to 1 jiffy from&n;&t; * &squot;real time&squot; but nothing will break.&n;&t; * The most frequent case is that the CPU is &quot;woken&quot; from a halt&n;&t; * state by the timer interrupt itself, so we get 0 error. In the&n;&t; * rare cases where a driver would &quot;wake&quot; the CPU and request a&n;&t; * timestamp, the maximum error is &lt; 1 jiffy. But timestamps are&n;&t; * still perfectly ordered.&n;&t; * Note that the TSC counter will be reset if APM suspends&n;&t; * to disk; this won&squot;t break the kernel, though, &squot;cuz we&squot;re&n;&t; * smart.  See arch/i386/kernel/apm.c.&n;&t; */
multiline_comment|/*&n; &t; *&t;Firstly we have to do a CPU check for chips with&n; &t; * &t;a potentially buggy TSC. At this point we haven&squot;t run&n; &t; *&t;the ident/bugs checks so we must run this hook as it&n; &t; *&t;may turn off the TSC flag.&n; &t; *&n; &t; *&t;NOTE: this doesnt yet handle SMP 486 machines where only&n; &t; *&t;some CPU&squot;s have a TSC. Thats never worked and nobody has&n; &t; *&t;moaned if you have the only one in the world - you fix it!&n; &t; */
id|dodgy_tsc
c_func
(paren
)paren
suffix:semicolon
r_if
c_cond
(paren
id|cpu_has_tsc
)paren
(brace
r_int
r_int
id|tsc_quotient
op_assign
id|calibrate_tsc
c_func
(paren
)paren
suffix:semicolon
r_if
c_cond
(paren
id|tsc_quotient
)paren
(brace
id|fast_gettimeoffset_quotient
op_assign
id|tsc_quotient
suffix:semicolon
id|use_tsc
op_assign
l_int|1
suffix:semicolon
multiline_comment|/*&n;&t;&t;&t; *&t;We could be more selective here I suspect&n;&t;&t;&t; *&t;and just enable this for the next intel chips ?&n;&t;&t;&t; */
id|x86_udelay_tsc
op_assign
l_int|1
suffix:semicolon
multiline_comment|/* report CPU clock rate in Hz.&n;&t;&t;&t; * The formula is (10^6 * 2^32) / (2^32 * 1 / (clocks/us)) =&n;&t;&t;&t; * clock/second. Our precision is about 100 ppm.&n;&t;&t;&t; */
(brace
r_int
r_int
id|eax
op_assign
l_int|0
comma
id|edx
op_assign
l_int|1000
suffix:semicolon
id|__asm__
c_func
(paren
l_string|&quot;divl %2&quot;
suffix:colon
l_string|&quot;=a&quot;
(paren
id|cpu_khz
)paren
comma
l_string|&quot;=d&quot;
(paren
id|edx
)paren
suffix:colon
l_string|&quot;r&quot;
(paren
id|tsc_quotient
)paren
comma
l_string|&quot;0&quot;
(paren
id|eax
)paren
comma
l_string|&quot;1&quot;
(paren
id|edx
)paren
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;Detected %lu.%03lu MHz processor.&bslash;n&quot;
comma
id|cpu_khz
op_div
l_int|1000
comma
id|cpu_khz
op_mod
l_int|1000
)paren
suffix:semicolon
)brace
macro_line|#ifdef CONFIG_CPU_FREQ
id|cpufreq_register_notifier
c_func
(paren
op_amp
id|time_cpufreq_notifier_block
comma
id|CPUFREQ_TRANSITION_NOTIFIER
)paren
suffix:semicolon
macro_line|#endif
r_return
l_int|0
suffix:semicolon
)brace
)brace
r_return
op_minus
id|ENODEV
suffix:semicolon
)brace
multiline_comment|/************************************************************/
multiline_comment|/* tsc timer_opts struct */
DECL|variable|timer_tsc
r_struct
id|timer_opts
id|timer_tsc
op_assign
(brace
dot
id|init
op_assign
id|init_tsc
comma
dot
id|mark_offset
op_assign
id|mark_offset_tsc
comma
dot
id|get_offset
op_assign
id|get_offset_tsc
comma
)brace
suffix:semicolon
eof
