#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Fri Jun 30 14:35:23 2017
# Process ID: 2758
# Current directory: /home/fmlab3/vivado_projects/controllernewdynamic2/controllernewdynamic2.runs/impl_1
# Command line: vivado -log conrtollernewdynamic2_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source conrtollernewdynamic2_wrapper.tcl -notrace
# Log file: /home/fmlab3/vivado_projects/controllernewdynamic2/controllernewdynamic2.runs/impl_1/conrtollernewdynamic2_wrapper.vdi
# Journal file: /home/fmlab3/vivado_projects/controllernewdynamic2/controllernewdynamic2.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source conrtollernewdynamic2_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/fmlab3/vivado_projects'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/fmlab3/vivado_projects' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/fmlab3/vivado_projects/controllernewdynamic2/controllernewdynamic2.runs/impl_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/fmlab3/vivado_installed/Vivado/2017.1/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:fromfarziweak:1.0'. The one found in IP location '/home/fmlab3/vivado_projects/fromfarziweak_1.0' will take precedence over the same IP in location /home/fmlab3/vivado_projects/ip_repo/fromfarziweak_1.0
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/fmlab3/vivado_projects/controllernewdynamic2/controllernewdynamic2.srcs/sources_1/bd/conrtollernewdynamic2/ip/conrtollernewdynamic2_newdynamics2_0_0/conrtollernewdynamic2_newdynamics2_0_0.dcp' for cell 'conrtollernewdynamic2_i/newdynamics2_0'
INFO: [Project 1-454] Reading design checkpoint '/home/fmlab3/vivado_projects/controllernewdynamic2/controllernewdynamic2.srcs/sources_1/bd/conrtollernewdynamic2/ip/conrtollernewdynamic2_processing_system7_0_0/conrtollernewdynamic2_processing_system7_0_0.dcp' for cell 'conrtollernewdynamic2_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/fmlab3/vivado_projects/controllernewdynamic2/controllernewdynamic2.srcs/sources_1/bd/conrtollernewdynamic2/ip/conrtollernewdynamic2_rst_ps7_0_100M_0/conrtollernewdynamic2_rst_ps7_0_100M_0.dcp' for cell 'conrtollernewdynamic2_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/fmlab3/vivado_projects/controllernewdynamic2/controllernewdynamic2.srcs/sources_1/bd/conrtollernewdynamic2/ip/conrtollernewdynamic2_auto_pc_0/conrtollernewdynamic2_auto_pc_0.dcp' for cell 'conrtollernewdynamic2_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/fmlab3/vivado_projects/controllernewdynamic2/controllernewdynamic2.srcs/sources_1/bd/conrtollernewdynamic2/ip/conrtollernewdynamic2_processing_system7_0_0/conrtollernewdynamic2_processing_system7_0_0.xdc] for cell 'conrtollernewdynamic2_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/fmlab3/vivado_projects/controllernewdynamic2/controllernewdynamic2.srcs/sources_1/bd/conrtollernewdynamic2/ip/conrtollernewdynamic2_processing_system7_0_0/conrtollernewdynamic2_processing_system7_0_0.xdc] for cell 'conrtollernewdynamic2_i/processing_system7_0/inst'
Parsing XDC File [/home/fmlab3/vivado_projects/controllernewdynamic2/controllernewdynamic2.srcs/sources_1/bd/conrtollernewdynamic2/ip/conrtollernewdynamic2_rst_ps7_0_100M_0/conrtollernewdynamic2_rst_ps7_0_100M_0_board.xdc] for cell 'conrtollernewdynamic2_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/fmlab3/vivado_projects/controllernewdynamic2/controllernewdynamic2.srcs/sources_1/bd/conrtollernewdynamic2/ip/conrtollernewdynamic2_rst_ps7_0_100M_0/conrtollernewdynamic2_rst_ps7_0_100M_0_board.xdc] for cell 'conrtollernewdynamic2_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/fmlab3/vivado_projects/controllernewdynamic2/controllernewdynamic2.srcs/sources_1/bd/conrtollernewdynamic2/ip/conrtollernewdynamic2_rst_ps7_0_100M_0/conrtollernewdynamic2_rst_ps7_0_100M_0.xdc] for cell 'conrtollernewdynamic2_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/fmlab3/vivado_projects/controllernewdynamic2/controllernewdynamic2.srcs/sources_1/bd/conrtollernewdynamic2/ip/conrtollernewdynamic2_rst_ps7_0_100M_0/conrtollernewdynamic2_rst_ps7_0_100M_0.xdc] for cell 'conrtollernewdynamic2_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1538.086 ; gain = 401.543 ; free physical = 23799 ; free virtual = 61431
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1638.113 ; gain = 100.027 ; free physical = 23790 ; free virtual = 61423
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 125378a1c

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2080.605 ; gain = 0.000 ; free physical = 23406 ; free virtual = 61052
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 60 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1d3b303a8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2080.605 ; gain = 0.000 ; free physical = 23400 ; free virtual = 61046
INFO: [Opt 31-389] Phase Constant propagation created 4 cells and removed 12 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1eeee1c98

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2080.605 ; gain = 0.000 ; free physical = 23399 ; free virtual = 61045
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 390 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1eeee1c98

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2080.605 ; gain = 0.000 ; free physical = 23399 ; free virtual = 61045
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1eeee1c98

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2080.605 ; gain = 0.000 ; free physical = 23399 ; free virtual = 61045
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2080.605 ; gain = 0.000 ; free physical = 23399 ; free virtual = 61045
Ending Logic Optimization Task | Checksum: 1eeee1c98

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2080.605 ; gain = 0.000 ; free physical = 23399 ; free virtual = 61045

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: f0fb1b56

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2080.605 ; gain = 0.000 ; free physical = 23400 ; free virtual = 61046
28 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2080.605 ; gain = 542.520 ; free physical = 23400 ; free virtual = 61046
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2104.617 ; gain = 0.000 ; free physical = 23394 ; free virtual = 61043
INFO: [Common 17-1381] The checkpoint '/home/fmlab3/vivado_projects/controllernewdynamic2/controllernewdynamic2.runs/impl_1/conrtollernewdynamic2_wrapper_opt.dcp' has been generated.
Command: report_drc -file conrtollernewdynamic2_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/fmlab3/vivado_projects/controllernewdynamic2/controllernewdynamic2.runs/impl_1/conrtollernewdynamic2_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2144.637 ; gain = 0.000 ; free physical = 23379 ; free virtual = 61028
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ed6c1890

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2144.637 ; gain = 0.000 ; free physical = 23379 ; free virtual = 61028
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2144.637 ; gain = 0.000 ; free physical = 23383 ; free virtual = 61033

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10593e2e0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2144.637 ; gain = 0.000 ; free physical = 23370 ; free virtual = 61020

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 10586a9df

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2159.297 ; gain = 14.660 ; free physical = 23341 ; free virtual = 60992

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 10586a9df

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2159.297 ; gain = 14.660 ; free physical = 23341 ; free virtual = 60992
Phase 1 Placer Initialization | Checksum: 10586a9df

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2159.297 ; gain = 14.660 ; free physical = 23341 ; free virtual = 60992

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 11127b30b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 2215.324 ; gain = 70.688 ; free physical = 23306 ; free virtual = 60958

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11127b30b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 2215.324 ; gain = 70.688 ; free physical = 23306 ; free virtual = 60958

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1778c128c

Time (s): cpu = 00:00:35 ; elapsed = 00:00:15 . Memory (MB): peak = 2215.324 ; gain = 70.688 ; free physical = 23300 ; free virtual = 60952

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 168b307f7

Time (s): cpu = 00:00:35 ; elapsed = 00:00:15 . Memory (MB): peak = 2215.324 ; gain = 70.688 ; free physical = 23300 ; free virtual = 60952

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 168b307f7

Time (s): cpu = 00:00:35 ; elapsed = 00:00:15 . Memory (MB): peak = 2215.324 ; gain = 70.688 ; free physical = 23300 ; free virtual = 60952

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 11c1af4f0

Time (s): cpu = 00:00:37 ; elapsed = 00:00:16 . Memory (MB): peak = 2215.324 ; gain = 70.688 ; free physical = 23300 ; free virtual = 60952

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1b677fe23

Time (s): cpu = 00:00:38 ; elapsed = 00:00:17 . Memory (MB): peak = 2215.324 ; gain = 70.688 ; free physical = 23298 ; free virtual = 60950

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 12456e273

Time (s): cpu = 00:00:41 ; elapsed = 00:00:20 . Memory (MB): peak = 2215.324 ; gain = 70.688 ; free physical = 23285 ; free virtual = 60937

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1289518b0

Time (s): cpu = 00:00:42 ; elapsed = 00:00:20 . Memory (MB): peak = 2215.324 ; gain = 70.688 ; free physical = 23285 ; free virtual = 60938

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1289518b0

Time (s): cpu = 00:00:42 ; elapsed = 00:00:20 . Memory (MB): peak = 2215.324 ; gain = 70.688 ; free physical = 23285 ; free virtual = 60938

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 91000b1b

Time (s): cpu = 00:00:45 ; elapsed = 00:00:22 . Memory (MB): peak = 2215.324 ; gain = 70.688 ; free physical = 23286 ; free virtual = 60939
Phase 3 Detail Placement | Checksum: 91000b1b

Time (s): cpu = 00:00:45 ; elapsed = 00:00:22 . Memory (MB): peak = 2215.324 ; gain = 70.688 ; free physical = 23286 ; free virtual = 60939

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11a47d314

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 11a47d314

Time (s): cpu = 00:00:49 ; elapsed = 00:00:23 . Memory (MB): peak = 2215.324 ; gain = 70.688 ; free physical = 23283 ; free virtual = 60936
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.503. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1372874a7

Time (s): cpu = 00:01:00 ; elapsed = 00:00:34 . Memory (MB): peak = 2215.324 ; gain = 70.688 ; free physical = 23275 ; free virtual = 60928
Phase 4.1 Post Commit Optimization | Checksum: 1372874a7

Time (s): cpu = 00:01:00 ; elapsed = 00:00:34 . Memory (MB): peak = 2215.324 ; gain = 70.688 ; free physical = 23275 ; free virtual = 60928

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1372874a7

Time (s): cpu = 00:01:00 ; elapsed = 00:00:34 . Memory (MB): peak = 2215.324 ; gain = 70.688 ; free physical = 23276 ; free virtual = 60930

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1372874a7

Time (s): cpu = 00:01:00 ; elapsed = 00:00:34 . Memory (MB): peak = 2215.324 ; gain = 70.688 ; free physical = 23276 ; free virtual = 60930

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 10c82f9b8

Time (s): cpu = 00:01:00 ; elapsed = 00:00:34 . Memory (MB): peak = 2215.324 ; gain = 70.688 ; free physical = 23276 ; free virtual = 60929
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 10c82f9b8

Time (s): cpu = 00:01:00 ; elapsed = 00:00:34 . Memory (MB): peak = 2215.324 ; gain = 70.688 ; free physical = 23276 ; free virtual = 60929
Ending Placer Task | Checksum: 92839aae

Time (s): cpu = 00:01:00 ; elapsed = 00:00:34 . Memory (MB): peak = 2215.324 ; gain = 70.688 ; free physical = 23297 ; free virtual = 60950
47 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:03 ; elapsed = 00:00:35 . Memory (MB): peak = 2215.324 ; gain = 70.688 ; free physical = 23297 ; free virtual = 60950
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2215.324 ; gain = 0.000 ; free physical = 23277 ; free virtual = 60949
INFO: [Common 17-1381] The checkpoint '/home/fmlab3/vivado_projects/controllernewdynamic2/controllernewdynamic2.runs/impl_1/conrtollernewdynamic2_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2215.324 ; gain = 0.000 ; free physical = 23286 ; free virtual = 60942
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2215.324 ; gain = 0.000 ; free physical = 23295 ; free virtual = 60952
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2215.324 ; gain = 0.000 ; free physical = 23295 ; free virtual = 60952
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 265d6a67 ConstDB: 0 ShapeSum: 6c263047 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1402368bc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2334.969 ; gain = 100.668 ; free physical = 23138 ; free virtual = 60799

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1402368bc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2334.969 ; gain = 100.668 ; free physical = 23141 ; free virtual = 60802

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1402368bc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2334.969 ; gain = 100.668 ; free physical = 23111 ; free virtual = 60773

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1402368bc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2334.969 ; gain = 100.668 ; free physical = 23111 ; free virtual = 60773
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1f91f8e03

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2345.012 ; gain = 110.711 ; free physical = 23092 ; free virtual = 60754
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.556  | TNS=0.000  | WHS=-0.187 | THS=-12.498|

Phase 2 Router Initialization | Checksum: 2c84eef4b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 2345.012 ; gain = 110.711 ; free physical = 23092 ; free virtual = 60754

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 14a750c1a

Time (s): cpu = 00:00:46 ; elapsed = 00:00:18 . Memory (MB): peak = 2389.996 ; gain = 155.695 ; free physical = 23064 ; free virtual = 60726

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 36574
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.990 | TNS=-5.012 | WHS=N/A    | THS=N/A    |

WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: 24d844ca7

Time (s): cpu = 00:05:50 ; elapsed = 00:01:50 . Memory (MB): peak = 2414.996 ; gain = 180.695 ; free physical = 23073 ; free virtual = 60733

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 22341
 Number of Nodes with overlaps = 9405
 Number of Nodes with overlaps = 2851
 Number of Nodes with overlaps = 421
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.121 | TNS=-20.915| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 184610fe1

Time (s): cpu = 00:12:25 ; elapsed = 00:03:42 . Memory (MB): peak = 2414.996 ; gain = 180.695 ; free physical = 23106 ; free virtual = 60772

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 486
 Number of Nodes with overlaps = 1325
 Number of Nodes with overlaps = 548
 Number of Nodes with overlaps = 131
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.071 | TNS=-9.185 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 88caa547

Time (s): cpu = 00:14:04 ; elapsed = 00:04:15 . Memory (MB): peak = 2414.996 ; gain = 180.695 ; free physical = 23113 ; free virtual = 60780
Phase 4 Rip-up And Reroute | Checksum: 88caa547

Time (s): cpu = 00:14:04 ; elapsed = 00:04:15 . Memory (MB): peak = 2414.996 ; gain = 180.695 ; free physical = 23113 ; free virtual = 60780

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 12400628e

Time (s): cpu = 00:14:05 ; elapsed = 00:04:15 . Memory (MB): peak = 2414.996 ; gain = 180.695 ; free physical = 23113 ; free virtual = 60780
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.058 | TNS=-8.848 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1d73f7c03

Time (s): cpu = 00:14:08 ; elapsed = 00:04:17 . Memory (MB): peak = 2414.996 ; gain = 180.695 ; free physical = 23099 ; free virtual = 60765

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d73f7c03

Time (s): cpu = 00:14:08 ; elapsed = 00:04:17 . Memory (MB): peak = 2414.996 ; gain = 180.695 ; free physical = 23099 ; free virtual = 60766
Phase 5 Delay and Skew Optimization | Checksum: 1d73f7c03

Time (s): cpu = 00:14:08 ; elapsed = 00:04:17 . Memory (MB): peak = 2414.996 ; gain = 180.695 ; free physical = 23099 ; free virtual = 60766

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b218dca9

Time (s): cpu = 00:14:09 ; elapsed = 00:04:18 . Memory (MB): peak = 2414.996 ; gain = 180.695 ; free physical = 23099 ; free virtual = 60765
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.058 | TNS=-3.759 | WHS=0.036  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 16ffbe21f

Time (s): cpu = 00:14:09 ; elapsed = 00:04:18 . Memory (MB): peak = 2414.996 ; gain = 180.695 ; free physical = 23099 ; free virtual = 60765
Phase 6 Post Hold Fix | Checksum: 16ffbe21f

Time (s): cpu = 00:14:09 ; elapsed = 00:04:18 . Memory (MB): peak = 2414.996 ; gain = 180.695 ; free physical = 23099 ; free virtual = 60765

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 15.4109 %
  Global Horizontal Routing Utilization  = 17.5587 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 8x8 Area, Max Cong = 88.0349%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X32Y22 -> INT_R_X39Y29
South Dir 8x8 Area, Max Cong = 88.9358%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X24Y30 -> INT_R_X31Y37
   INT_L_X32Y30 -> INT_R_X39Y37
East Dir 16x16 Area, Max Cong = 88.7408%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X32Y22 -> INT_R_X47Y37
West Dir 8x8 Area, Max Cong = 94.4164%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X24Y38 -> INT_R_X31Y45
   INT_L_X24Y30 -> INT_R_X31Y37
   INT_L_X32Y30 -> INT_R_X39Y37
   INT_L_X24Y22 -> INT_R_X31Y29
   INT_L_X32Y22 -> INT_R_X39Y29
Phase 7 Route finalize | Checksum: 10443c925

Time (s): cpu = 00:14:09 ; elapsed = 00:04:18 . Memory (MB): peak = 2414.996 ; gain = 180.695 ; free physical = 23098 ; free virtual = 60765

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 10443c925

Time (s): cpu = 00:14:09 ; elapsed = 00:04:18 . Memory (MB): peak = 2414.996 ; gain = 180.695 ; free physical = 23097 ; free virtual = 60763

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 8388b760

Time (s): cpu = 00:14:10 ; elapsed = 00:04:19 . Memory (MB): peak = 2414.996 ; gain = 180.695 ; free physical = 23097 ; free virtual = 60764

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.058 | TNS=-3.759 | WHS=0.036  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 8388b760

Time (s): cpu = 00:14:10 ; elapsed = 00:04:19 . Memory (MB): peak = 2414.996 ; gain = 180.695 ; free physical = 23097 ; free virtual = 60764
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:14:10 ; elapsed = 00:04:19 . Memory (MB): peak = 2414.996 ; gain = 180.695 ; free physical = 23146 ; free virtual = 60813

Routing Is Done.
61 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:14:14 ; elapsed = 00:04:20 . Memory (MB): peak = 2415.125 ; gain = 199.801 ; free physical = 23146 ; free virtual = 60813
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2439.008 ; gain = 0.000 ; free physical = 23123 ; free virtual = 60814
INFO: [Common 17-1381] The checkpoint '/home/fmlab3/vivado_projects/controllernewdynamic2/controllernewdynamic2.runs/impl_1/conrtollernewdynamic2_wrapper_routed.dcp' has been generated.
Command: report_drc -file conrtollernewdynamic2_wrapper_drc_routed.rpt -pb conrtollernewdynamic2_wrapper_drc_routed.pb -rpx conrtollernewdynamic2_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/fmlab3/vivado_projects/controllernewdynamic2/controllernewdynamic2.runs/impl_1/conrtollernewdynamic2_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file conrtollernewdynamic2_wrapper_methodology_drc_routed.rpt -rpx conrtollernewdynamic2_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/fmlab3/vivado_projects/controllernewdynamic2/controllernewdynamic2.runs/impl_1/conrtollernewdynamic2_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file conrtollernewdynamic2_wrapper_power_routed.rpt -pb conrtollernewdynamic2_wrapper_power_summary_routed.pb -rpx conrtollernewdynamic2_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
68 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Common 17-206] Exiting Vivado at Fri Jun 30 14:40:58 2017...
#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Fri Jun 30 14:41:23 2017
# Process ID: 6740
# Current directory: /home/fmlab3/vivado_projects/controllernewdynamic2/controllernewdynamic2.runs/impl_1
# Command line: vivado -log conrtollernewdynamic2_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source conrtollernewdynamic2_wrapper.tcl -notrace
# Log file: /home/fmlab3/vivado_projects/controllernewdynamic2/controllernewdynamic2.runs/impl_1/conrtollernewdynamic2_wrapper.vdi
# Journal file: /home/fmlab3/vivado_projects/controllernewdynamic2/controllernewdynamic2.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source conrtollernewdynamic2_wrapper.tcl -notrace
Command: open_checkpoint conrtollernewdynamic2_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1085.758 ; gain = 0.000 ; free physical = 24149 ; free virtual = 61829
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/fmlab3/vivado_projects/controllernewdynamic2/controllernewdynamic2.runs/impl_1/.Xil/Vivado-6740-fmlab3/dcp3/conrtollernewdynamic2_wrapper_board.xdc]
Finished Parsing XDC File [/home/fmlab3/vivado_projects/controllernewdynamic2/controllernewdynamic2.runs/impl_1/.Xil/Vivado-6740-fmlab3/dcp3/conrtollernewdynamic2_wrapper_board.xdc]
Parsing XDC File [/home/fmlab3/vivado_projects/controllernewdynamic2/controllernewdynamic2.runs/impl_1/.Xil/Vivado-6740-fmlab3/dcp3/conrtollernewdynamic2_wrapper_early.xdc]
Finished Parsing XDC File [/home/fmlab3/vivado_projects/controllernewdynamic2/controllernewdynamic2.runs/impl_1/.Xil/Vivado-6740-fmlab3/dcp3/conrtollernewdynamic2_wrapper_early.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.76 . Memory (MB): peak = 1456.152 ; gain = 18.000 ; free physical = 23765 ; free virtual = 61470
Restored from archive | CPU: 0.740000 secs | Memory: 16.832527 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.76 . Memory (MB): peak = 1456.152 ; gain = 18.000 ; free physical = 23765 ; free virtual = 61470
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.1 (64-bit) build 1846317
open_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1456.152 ; gain = 370.395 ; free physical = 23790 ; free virtual = 61470
Command: write_bitstream -force conrtollernewdynamic2_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./conrtollernewdynamic2_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/fmlab3/vivado_projects/controllernewdynamic2/controllernewdynamic2.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Jun 30 14:41:51 2017. For additional details about this file, please refer to the WebTalk help file at /home/fmlab3/vivado_installed/Vivado/2017.1/doc/webtalk_introduction.html.
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 1958.527 ; gain = 502.375 ; free physical = 23713 ; free virtual = 61404
INFO: [Common 17-206] Exiting Vivado at Fri Jun 30 14:41:51 2017...
