

================================================================
== Vivado HLS Report for 'PE_1469'
================================================================
* Date:           Thu Aug 31 03:12:08 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.336 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       65|       65| 0.650 us | 0.650 us |   65|   65|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- PE_LOOP  |       63|       63|         9|          5|          1|    12|    yes   |
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     34|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     348|    711|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    122|    -|
|Register         |        -|      -|     116|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      5|     464|    867|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      2|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+----------------------+---------+-------+-----+-----+-----+
    |          Instance          |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +----------------------------+----------------------+---------+-------+-----+-----+-----+
    |Bert_layer_fadd_3bkb_U3782  |Bert_layer_fadd_3bkb  |        0|      2|  205|  390|    0|
    |Bert_layer_fmul_3cud_U3783  |Bert_layer_fmul_3cud  |        0|      3|  143|  321|    0|
    +----------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                       |                      |        0|      5|  348|  711|    0|
    +----------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |k_fu_168_p2                       |     +    |      0|  0|  13|           4|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln7_fu_162_p2                |   icmp   |      0|  0|   9|           4|           4|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  34|          14|          12|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |A_in_V_blk_n                  |   9|          2|    1|          2|
    |A_out_V_blk_n                 |   9|          2|    1|          2|
    |B_in_V_blk_n                  |   9|          2|    1|          2|
    |B_out_V_blk_n                 |   9|          2|    1|          2|
    |C_out_o                       |   9|          2|   32|         64|
    |ap_NS_fsm                     |  41|          8|    1|          8|
    |ap_done                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_phi_mux_k_0_phi_fu_143_p4  |   9|          2|    4|          8|
    |k_0_reg_139                   |   9|          2|    4|          8|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 122|         26|   47|        100|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   7|   0|    7|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |icmp_ln7_reg_174                |   1|   0|    1|          0|
    |icmp_ln7_reg_174_pp0_iter1_reg  |   1|   0|    1|          0|
    |k_0_reg_139                     |   4|   0|    4|          0|
    |k_reg_178                       |   4|   0|    4|          0|
    |tmp_485_reg_189                 |  32|   0|   32|          0|
    |tmp_reg_183                     |  32|   0|   32|          0|
    |tmp_s_reg_195                   |  32|   0|   32|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 116|   0|  116|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |    PE.1469   | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |    PE.1469   | return value |
|ap_start        |  in |    1| ap_ctrl_hs |    PE.1469   | return value |
|ap_done         | out |    1| ap_ctrl_hs |    PE.1469   | return value |
|ap_continue     |  in |    1| ap_ctrl_hs |    PE.1469   | return value |
|ap_idle         | out |    1| ap_ctrl_hs |    PE.1469   | return value |
|ap_ready        | out |    1| ap_ctrl_hs |    PE.1469   | return value |
|A_in_V_dout     |  in |   32|   ap_fifo  |    A_in_V    |    pointer   |
|A_in_V_empty_n  |  in |    1|   ap_fifo  |    A_in_V    |    pointer   |
|A_in_V_read     | out |    1|   ap_fifo  |    A_in_V    |    pointer   |
|A_out_V_din     | out |   32|   ap_fifo  |    A_out_V   |    pointer   |
|A_out_V_full_n  |  in |    1|   ap_fifo  |    A_out_V   |    pointer   |
|A_out_V_write   | out |    1|   ap_fifo  |    A_out_V   |    pointer   |
|B_in_V_dout     |  in |   32|   ap_fifo  |    B_in_V    |    pointer   |
|B_in_V_empty_n  |  in |    1|   ap_fifo  |    B_in_V    |    pointer   |
|B_in_V_read     | out |    1|   ap_fifo  |    B_in_V    |    pointer   |
|B_out_V_din     | out |   32|   ap_fifo  |    B_out_V   |    pointer   |
|B_out_V_full_n  |  in |    1|   ap_fifo  |    B_out_V   |    pointer   |
|B_out_V_write   | out |    1|   ap_fifo  |    B_out_V   |    pointer   |
|C_out_i         |  in |   32|   ap_ovld  |     C_out    |    pointer   |
|C_out_o         | out |   32|   ap_ovld  |     C_out    |    pointer   |
|C_out_o_ap_vld  | out |    1|   ap_ovld  |     C_out    |    pointer   |
+----------------+-----+-----+------------+--------------+--------------+

