#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x559843d71230 .scope module, "testbench" "testbench" 2 15;
 .timescale 0 0;
v0x559843d8d630_0 .net "bench_clk", 0 0, L_0x559843d8dd60;  1 drivers
v0x559843d8d6f0_0 .net "bench_in_data", 7 0, L_0x559843d8df40;  1 drivers
v0x559843d8d790_0 .net "bench_in_ready", 0 0, L_0x559843d8e150;  1 drivers
v0x559843d8d890_0 .net "bench_in_valid", 0 0, L_0x559843d8de00;  1 drivers
v0x559843d8d960_0 .net "bench_out_data", 7 0, L_0x559843d5b160;  1 drivers
v0x559843d8da50_0 .net "bench_out_ready", 0 0, L_0x559843d8e030;  1 drivers
v0x559843d8db20_0 .net "bench_out_valid", 0 0, L_0x559843d57d70;  1 drivers
v0x559843d8dbf0_0 .var "bench_reset", 0 0;
v0x559843d8dcc0_0 .var "indata_array", 0 10;
L_0x559843d8dd60 .part v0x559843d8dcc0_0, 10, 1;
L_0x559843d8de00 .part v0x559843d8dcc0_0, 9, 1;
L_0x559843d8df40 .part v0x559843d8dcc0_0, 1, 8;
L_0x559843d8e030 .part v0x559843d8dcc0_0, 0, 1;
S_0x559843d713c0 .scope module, "inst" "altera_avalon_st_pipeline_base" 2 45, 3 1 0, S_0x559843d71230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "in_ready";
    .port_info 3 /INPUT 1 "in_valid";
    .port_info 4 /INPUT 8 "in_data";
    .port_info 5 /INPUT 1 "out_ready";
    .port_info 6 /OUTPUT 1 "out_valid";
    .port_info 7 /OUTPUT 8 "out_data";
P_0x559843d52840 .param/l "BITS_PER_SYMBOL" 0 3 13, +C4<00000000000000000000000000001000>;
P_0x559843d52880 .param/l "DATA_WIDTH" 1 3 15, +C4<0000000000000000000000000000000000000000000000000000000000001000>;
P_0x559843d528c0 .param/l "PIPELINE_READY" 0 3 14, +C4<00000000000000000000000000000001>;
P_0x559843d52900 .param/l "SYMBOLS_PER_BEAT" 0 3 12, +C4<00000000000000000000000000000001>;
L_0x559843d57d70 .functor BUFZ 1, v0x559843d8cea0_0, C4<0>, C4<0>, C4<0>;
L_0x559843d5b160 .functor BUFZ 8, v0x559843d5b3d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x559843d57e90_0 .net "clk", 0 0, L_0x559843d8dd60;  alias, 1 drivers
v0x559843d57f60_0 .var "data0", 7 0;
v0x559843d5b3d0_0 .var "data1", 7 0;
v0x559843d5b470_0 .var "full0", 0 0;
v0x559843d8cea0_0 .var "full1", 0 0;
v0x559843d8cfb0_0 .net "in_data", 7 0, L_0x559843d8df40;  alias, 1 drivers
v0x559843d8d090_0 .net "in_ready", 0 0, L_0x559843d8e150;  alias, 1 drivers
v0x559843d8d150_0 .net "in_valid", 0 0, L_0x559843d8de00;  alias, 1 drivers
v0x559843d8d210_0 .net "out_data", 7 0, L_0x559843d5b160;  alias, 1 drivers
v0x559843d8d2f0_0 .net "out_ready", 0 0, L_0x559843d8e030;  alias, 1 drivers
v0x559843d8d3b0_0 .net "out_valid", 0 0, L_0x559843d57d70;  alias, 1 drivers
v0x559843d8d470_0 .net "reset", 0 0, v0x559843d8dbf0_0;  1 drivers
S_0x559843d2dcf0 .scope generate, "REGISTERED_READY_PLINE" "REGISTERED_READY_PLINE" 3 36, 3 36 0, S_0x559843d713c0;
 .timescale 0 0;
E_0x559843d67c60 .event posedge, v0x559843d8d470_0, v0x559843d57e90_0;
L_0x559843d8e150 .reduce/nor v0x559843d5b470_0;
    .scope S_0x559843d2dcf0;
T_0 ;
    %wait E_0x559843d67c60;
    %load/vec4 v0x559843d8d470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x559843d57f60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x559843d5b3d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x559843d5b470_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x559843d8cfb0_0;
    %assign/vec4 v0x559843d57f60_0, 0;
T_0.2 ;
    %load/vec4 v0x559843d8cea0_0;
    %inv;
    %flag_set/vec4 8;
    %load/vec4 v0x559843d8d2f0_0;
    %load/vec4 v0x559843d8d3b0_0;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_0.4, 9;
    %load/vec4 v0x559843d5b470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v0x559843d57f60_0;
    %assign/vec4 v0x559843d5b3d0_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x559843d8cfb0_0;
    %assign/vec4 v0x559843d5b3d0_0, 0;
T_0.7 ;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x559843d2dcf0;
T_1 ;
    %wait E_0x559843d67c60;
    %load/vec4 v0x559843d8d470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559843d5b470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559843d8cea0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x559843d5b470_0;
    %inv;
    %load/vec4 v0x559843d8cea0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x559843d8d150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559843d8cea0_0, 0;
T_1.4 ;
T_1.2 ;
    %load/vec4 v0x559843d8cea0_0;
    %load/vec4 v0x559843d5b470_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x559843d8d150_0;
    %load/vec4 v0x559843d8d2f0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559843d5b470_0, 0;
T_1.8 ;
    %load/vec4 v0x559843d8d150_0;
    %inv;
    %load/vec4 v0x559843d8d2f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559843d8cea0_0, 0;
T_1.10 ;
T_1.6 ;
    %load/vec4 v0x559843d8cea0_0;
    %load/vec4 v0x559843d5b470_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %load/vec4 v0x559843d8d2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.14, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559843d5b470_0, 0;
T_1.14 ;
T_1.12 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x559843d71230;
T_2 ;
    %vpi_call 2 35 "$dumpfile", "21.vcd" {0 0 0};
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x559843d71230 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559843d8dbf0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x559843d71230;
T_3 ;
    %delay 5, 0;
    %vpi_func 2 42 "$random" 32 {0 0 0};
    %pad/s 11;
    %store/vec4 v0x559843d8dcc0_0, 0, 11;
    %jmp T_3;
    .thread T_3;
    .scope S_0x559843d71230;
T_4 ;
    %vpi_call 2 58 "$monitor", $time, " bench_reset = %b, clk = %b , in_valid = %b , in_data = %b , out_ready = %b , in_ready = %b , out_valid = %b , out_data = %b  ", v0x559843d8dbf0_0, v0x559843d8d630_0, v0x559843d8d890_0, v0x559843d8d6f0_0, v0x559843d8da50_0, v0x559843d8d790_0, v0x559843d8db20_0, v0x559843d8d960_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x559843d71230;
T_5 ;
    %delay 199, 0;
    %vpi_call 2 64 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "wavedrom_dataset/testbenches/21_tb.v";
    "wavedrom_dataset/verilog_modules/97.v";
