// Seed: 1220544516
module module_0 (
    input supply0 id_0,
    input uwire id_1,
    input supply0 id_2,
    output wor id_3,
    input uwire id_4,
    input tri0 id_5,
    input tri id_6,
    output tri id_7,
    output tri1 id_8,
    input tri1 id_9,
    input supply0 id_10,
    input tri id_11,
    output tri1 id_12
    , id_18,
    input tri id_13,
    output uwire id_14,
    output supply0 id_15,
    output supply0 id_16
);
endmodule
module module_1 #(
    parameter id_15 = 32'd75,
    parameter id_7  = 32'd28
) (
    input wire id_0,
    input wire id_1,
    output supply1 id_2,
    output wire id_3,
    output tri id_4,
    output supply1 id_5,
    output uwire id_6,
    input uwire _id_7,
    output wand id_8,
    input tri1 id_9,
    input tri id_10,
    output uwire id_11,
    output tri id_12,
    input tri0 id_13,
    output supply1 id_14,
    input uwire _id_15
);
  parameter id_17 = 1 & -1;
  wire id_18;
  wire id_19;
  ;
  module_0 modCall_1 (
      id_0,
      id_10,
      id_13,
      id_4,
      id_1,
      id_13,
      id_13,
      id_12,
      id_8,
      id_13,
      id_9,
      id_9,
      id_2,
      id_0,
      id_14,
      id_12,
      id_2
  );
  assign modCall_1.id_1 = 0;
  wire  id_20 [id_15 : id_7];
  logic id_21;
  ;
  wire id_22 = id_13;
  assign id_5 = -1;
  assign id_2 = -1;
  logic [1  -  1 : 1] id_23 = id_15;
  assign id_23 = id_0;
endmodule
