|L6
hit <= System:inst.hit
CLK => inst18.IN0
CLK => DivergentBlock:inst14.C_in
CLK => inst15.IN0
CLK => inst29.IN0
CLK => lpm_ram_dq0:inst1.clock
CLK => inst21.IN1
CLK => inst28.IN0
CLK => inst30.IN0
CLK => inst31.IN0
Res[0] <= DivergentBlock:inst14.Res[0]
Res[1] <= DivergentBlock:inst14.Res[1]
Res[2] <= DivergentBlock:inst14.Res[2]
Res[3] <= DivergentBlock:inst14.Res[3]
Res[4] <= DivergentBlock:inst14.Res[4]
Res[5] <= DivergentBlock:inst14.Res[5]
Res[6] <= DivergentBlock:inst14.Res[6]
Res[7] <= DivergentBlock:inst14.Res[7]
Res[8] <= DivergentBlock:inst14.Res[8]
Res[9] <= DivergentBlock:inst14.Res[9]
Res[10] <= DivergentBlock:inst14.Res[10]
write => inst19.DATAIN
write => inst13.IN0
adres[0] => System:inst.address[0]
adres[0] => BUSMUX:inst34.dataa[0]
adres[0] => adapterAdresForRAM:inst6.full[0]
adres[1] => System:inst.address[1]
adres[1] => BUSMUX:inst34.dataa[1]
adres[1] => adapterAdresForRAM:inst6.full[1]
adres[2] => System:inst.address[2]
adres[2] => BUSMUX:inst34.dataa[2]
adres[2] => adapterAdresForRAM:inst6.full[2]
adres[3] => System:inst.address[3]
adres[3] => BUSMUX:inst34.dataa[3]
adres[3] => adapterAdresForRAM:inst6.full[3]
adres[4] => System:inst.address[4]
adres[4] => BUSMUX:inst34.dataa[4]
adres[4] => adapterAdresForRAM:inst6.full[4]
adres[5] => System:inst.address[5]
adres[5] => BUSMUX:inst34.dataa[5]
adres[5] => adapterAdresForRAM:inst6.full[5]
adres[6] => System:inst.address[6]
adres[6] => BUSMUX:inst34.dataa[6]
adres[6] => adapterAdresForRAM:inst6.full[6]
data[0] => lpm_ram_dq0:inst1.data[0]
data[1] => lpm_ram_dq0:inst1.data[1]
data[2] => lpm_ram_dq0:inst1.data[2]
data[3] => lpm_ram_dq0:inst1.data[3]
wren <= inst2.DB_MAX_OUTPUT_PORT_TYPE
Cash[0] <= System:inst.Cash[0]
Cash[1] <= System:inst.Cash[1]
Cash[2] <= System:inst.Cash[2]
Cash[3] <= System:inst.Cash[3]
Write0[0] <= System:inst.Write_0_0
Write0[1] <= System:inst.Write_0_1
Write0[2] <= System:inst.Write_0_2
Write0[3] <= System:inst.Write_0_3
Write1[0] <= System:inst.Wrrite_1_0
Write1[1] <= System:inst.Write_1_1
Write1[2] <= System:inst.Write_1_2
Write1[3] <= System:inst.Write_1_3


|L6|System:inst
hit <= inst17.DB_MAX_OUTPUT_PORT_TYPE
CLK => cashSystem:inst.CLK
CLK => inst19.IN0
CLK => cashSystem:inst1.CLK
CLK => cashSystem:inst2.CLK
CLK => cashSystem:inst3.CLK
refresh => inst28.IN1
refresh => inst31.IN1
refresh => inst32.IN1
refresh => inst48.IN1
refresh => inst49.IN1
refresh => inst50.IN1
refresh => inst51.IN1
refresh => inst29.IN1
address[0] => adresDecoder:inst4.adres[0]
address[1] => adresDecoder:inst4.adres[1]
address[2] => adresDecoder:inst4.adres[2]
address[3] => adresDecoder:inst4.adres[3]
address[4] => adresDecoder:inst4.adres[4]
address[5] => adresDecoder:inst4.adres[5]
address[6] => adresDecoder:inst4.adres[6]
write => inst9.IN1
write => inst10.IN1
write => inst11.IN1
write => inst12.IN1
write => inst13.IN1
write => inst14.IN1
write => inst7.IN1
write => inst8.IN1
data[0] => cashSystem:inst1.write[0]
data[0] => cashSystem:inst2.write[0]
data[0] => cashSystem:inst3.write[0]
data[0] => cashSystem:inst.write[0]
data[1] => cashSystem:inst1.write[1]
data[1] => cashSystem:inst2.write[1]
data[1] => cashSystem:inst3.write[1]
data[1] => cashSystem:inst.write[1]
data[2] => cashSystem:inst1.write[2]
data[2] => cashSystem:inst2.write[2]
data[2] => cashSystem:inst3.write[2]
data[2] => cashSystem:inst.write[2]
data[3] => cashSystem:inst1.write[3]
data[3] => cashSystem:inst2.write[3]
data[3] => cashSystem:inst3.write[3]
data[3] => cashSystem:inst.write[3]
data[4] => cashSystem:inst1.write[4]
data[4] => cashSystem:inst2.write[4]
data[4] => cashSystem:inst3.write[4]
data[4] => cashSystem:inst.write[4]
data[5] => cashSystem:inst1.write[5]
data[5] => cashSystem:inst2.write[5]
data[5] => cashSystem:inst3.write[5]
data[5] => cashSystem:inst.write[5]
data[6] => cashSystem:inst1.write[6]
data[6] => cashSystem:inst2.write[6]
data[6] => cashSystem:inst3.write[6]
data[6] => cashSystem:inst.write[6]
data[7] => cashSystem:inst1.write[7]
data[7] => cashSystem:inst2.write[7]
data[7] => cashSystem:inst3.write[7]
data[7] => cashSystem:inst.write[7]
data[8] => cashSystem:inst1.write[8]
data[8] => cashSystem:inst2.write[8]
data[8] => cashSystem:inst3.write[8]
data[8] => cashSystem:inst.write[8]
data[9] => cashSystem:inst1.write[9]
data[9] => cashSystem:inst2.write[9]
data[9] => cashSystem:inst3.write[9]
data[9] => cashSystem:inst.write[9]
data[10] => cashSystem:inst1.write[10]
data[10] => cashSystem:inst2.write[10]
data[10] => cashSystem:inst3.write[10]
data[10] => cashSystem:inst.write[10]
data[11] => cashSystem:inst1.write[11]
data[11] => cashSystem:inst2.write[11]
data[11] => cashSystem:inst3.write[11]
data[11] => cashSystem:inst.write[11]
data[12] => cashSystem:inst1.write[12]
data[12] => cashSystem:inst2.write[12]
data[12] => cashSystem:inst3.write[12]
data[12] => cashSystem:inst.write[12]
data[13] => cashSystem:inst1.write[13]
data[13] => cashSystem:inst2.write[13]
data[13] => cashSystem:inst3.write[13]
data[13] => cashSystem:inst.write[13]
data[14] => cashSystem:inst1.write[14]
data[14] => cashSystem:inst2.write[14]
data[14] => cashSystem:inst3.write[14]
data[14] => cashSystem:inst.write[14]
data[15] => cashSystem:inst1.write[15]
data[15] => cashSystem:inst2.write[15]
data[15] => cashSystem:inst3.write[15]
data[15] => cashSystem:inst.write[15]
Write_0_3 <= Comporator:inst15.Write_0_3
Write_0_2 <= Comporator:inst15.Write_0_2
Write_0_1 <= Comporator:inst15.Write_0_1
Write_1_3 <= Comporator:inst15.Write_1_3
Write_1_2 <= Comporator:inst15.Write_1_2
Write_1_1 <= Comporator:inst15.Write_1_1
Wrrite_1_0 <= Comporator:inst15.Write_1_0
Write_0_0 <= Comporator:inst15.Write_0_0
Cash[0] <= lpm_or3:inst5.result[0]
Cash[1] <= lpm_or3:inst5.result[1]
Cash[2] <= lpm_or3:inst5.result[2]
Cash[3] <= lpm_or3:inst5.result[3]


|L6|System:inst|cashSystem:inst
hit <= inst2.DB_MAX_OUTPUT_PORT_TYPE
wren1 => CashBank:inst1.wren
wren1 => CashBank:inst1.writeTag
wren1 => lpm_counter0:counter1.sclr
CLK => CashBank:inst1.CLK
CLK => CashBank:inst.CLK
CLK => inst5.IN0
write[0] => CashBank:inst1.data[0]
write[0] => CashBank:inst.data[0]
write[1] => CashBank:inst1.data[1]
write[1] => CashBank:inst.data[1]
write[2] => CashBank:inst1.data[2]
write[2] => CashBank:inst.data[2]
write[3] => CashBank:inst1.data[3]
write[3] => CashBank:inst.data[3]
write[4] => CashBank:inst1.data[4]
write[4] => CashBank:inst.data[4]
write[5] => CashBank:inst1.data[5]
write[5] => CashBank:inst.data[5]
write[6] => CashBank:inst1.data[6]
write[6] => CashBank:inst.data[6]
write[7] => CashBank:inst1.data[7]
write[7] => CashBank:inst.data[7]
write[8] => CashBank:inst1.data[8]
write[8] => CashBank:inst.data[8]
write[9] => CashBank:inst1.data[9]
write[9] => CashBank:inst.data[9]
write[10] => CashBank:inst1.data[10]
write[10] => CashBank:inst.data[10]
write[11] => CashBank:inst1.data[11]
write[11] => CashBank:inst.data[11]
write[12] => CashBank:inst1.data[12]
write[12] => CashBank:inst.data[12]
write[13] => CashBank:inst1.data[13]
write[13] => CashBank:inst.data[13]
write[14] => CashBank:inst1.data[14]
write[14] => CashBank:inst.data[14]
write[15] => CashBank:inst1.data[15]
write[15] => CashBank:inst.data[15]
newTag[0] => CashBank:inst1.newTag[0]
newTag[0] => CashBank:inst.newTag[0]
newTag[1] => CashBank:inst1.newTag[1]
newTag[1] => CashBank:inst.newTag[1]
newTag[2] => CashBank:inst1.newTag[2]
newTag[2] => CashBank:inst.newTag[2]
newTag[3] => CashBank:inst1.newTag[3]
newTag[3] => CashBank:inst.newTag[3]
newTag[4] => CashBank:inst1.newTag[4]
newTag[4] => CashBank:inst.newTag[4]
offset[0] => CashBank:inst1.offset[0]
offset[0] => CashBank:inst.offset[0]
offset[1] => CashBank:inst1.offset[1]
offset[1] => CashBank:inst.offset[1]
tag[0] => CashBank:inst1.tag[0]
tag[0] => CashBank:inst.tag[0]
tag[1] => CashBank:inst1.tag[1]
tag[1] => CashBank:inst.tag[1]
tag[2] => CashBank:inst1.tag[2]
tag[2] => CashBank:inst.tag[2]
tag[3] => CashBank:inst1.tag[3]
tag[3] => CashBank:inst.tag[3]
tag[4] => CashBank:inst1.tag[4]
tag[4] => CashBank:inst.tag[4]
wren0 => CashBank:inst.wren
wren0 => CashBank:inst.writeTag
wren0 => lpm_counter0:counter0.sclr
hit0 <= CashBank:inst.hit
hit1 <= CashBank:inst1.hit
count0[0] <= lpm_counter0:counter0.q[0]
count0[1] <= lpm_counter0:counter0.q[1]
count0[2] <= lpm_counter0:counter0.q[2]
count0[3] <= lpm_counter0:counter0.q[3]
count0[4] <= lpm_counter0:counter0.q[4]
count0[5] <= lpm_counter0:counter0.q[5]
count0[6] <= lpm_counter0:counter0.q[6]
count0[7] <= lpm_counter0:counter0.q[7]
count1[0] <= lpm_counter0:counter1.q[0]
count1[1] <= lpm_counter0:counter1.q[1]
count1[2] <= lpm_counter0:counter1.q[2]
count1[3] <= lpm_counter0:counter1.q[3]
count1[4] <= lpm_counter0:counter1.q[4]
count1[5] <= lpm_counter0:counter1.q[5]
count1[6] <= lpm_counter0:counter1.q[6]
count1[7] <= lpm_counter0:counter1.q[7]
res[0] <= lpm_or0:inst3.result[0]
res[1] <= lpm_or0:inst3.result[1]
res[2] <= lpm_or0:inst3.result[2]
res[3] <= lpm_or0:inst3.result[3]


|L6|System:inst|cashSystem:inst|CashBank:inst1
hit <= inst13.DB_MAX_OUTPUT_PORT_TYPE
wren => inst10~0.IN1
wren => inst10.CLK
wren => Cash:inst.wren
tag[0] => lpm_compare0:inst3.dataa[0]
tag[1] => lpm_compare0:inst3.dataa[1]
tag[2] => lpm_compare0:inst3.dataa[2]
tag[3] => lpm_compare0:inst3.dataa[3]
tag[4] => lpm_compare0:inst3.dataa[4]
CLK => inst4.IN0
writeTag => inst7.IN1
newTag[0] => lpm_dff1:inst1.data[0]
newTag[1] => lpm_dff1:inst1.data[1]
newTag[2] => lpm_dff1:inst1.data[2]
newTag[3] => lpm_dff1:inst1.data[3]
newTag[4] => lpm_dff1:inst1.data[4]
result[0] <= Cash:inst.result[0]
result[1] <= Cash:inst.result[1]
result[2] <= Cash:inst.result[2]
result[3] <= Cash:inst.result[3]
data[0] => Cash:inst.data[0]
data[1] => Cash:inst.data[1]
data[2] => Cash:inst.data[2]
data[3] => Cash:inst.data[3]
data[4] => Cash:inst.data[4]
data[5] => Cash:inst.data[5]
data[6] => Cash:inst.data[6]
data[7] => Cash:inst.data[7]
data[8] => Cash:inst.data[8]
data[9] => Cash:inst.data[9]
data[10] => Cash:inst.data[10]
data[11] => Cash:inst.data[11]
data[12] => Cash:inst.data[12]
data[13] => Cash:inst.data[13]
data[14] => Cash:inst.data[14]
data[15] => Cash:inst.data[15]
offset[0] => Cash:inst.offset[0]
offset[1] => Cash:inst.offset[1]


|L6|System:inst|cashSystem:inst|CashBank:inst1|lpm_compare0:inst3
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
AeB <= lpm_compare:lpm_compare_component.AeB


|L6|System:inst|cashSystem:inst|CashBank:inst1|lpm_compare0:inst3|lpm_compare:lpm_compare_component
dataa[0] => cmpr_lag:auto_generated.dataa[0]
dataa[1] => cmpr_lag:auto_generated.dataa[1]
dataa[2] => cmpr_lag:auto_generated.dataa[2]
dataa[3] => cmpr_lag:auto_generated.dataa[3]
dataa[4] => cmpr_lag:auto_generated.dataa[4]
datab[0] => cmpr_lag:auto_generated.datab[0]
datab[1] => cmpr_lag:auto_generated.datab[1]
datab[2] => cmpr_lag:auto_generated.datab[2]
datab[3] => cmpr_lag:auto_generated.datab[3]
datab[4] => cmpr_lag:auto_generated.datab[4]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_lag:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|L6|System:inst|cashSystem:inst|CashBank:inst1|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_lag:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~2.IN0
dataa[1] => data_wire[0]~3.IN0
dataa[2] => data_wire[1]~0.IN0
dataa[3] => data_wire[1]~1.IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0]~2.IN1
datab[1] => data_wire[0]~3.IN1
datab[2] => data_wire[1]~0.IN1
datab[3] => data_wire[1]~1.IN1
datab[4] => data_wire[2].IN1


|L6|System:inst|cashSystem:inst|CashBank:inst1|lpm_dff1:inst1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]


|L6|System:inst|cashSystem:inst|CashBank:inst1|lpm_dff1:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst|CashBank:inst1|Cash:inst
result[0] <= BUSMUX:inst9.result[0]
result[1] <= BUSMUX:inst9.result[1]
result[2] <= BUSMUX:inst9.result[2]
result[3] <= BUSMUX:inst9.result[3]
enable => BUSMUX:inst9.sel
wren => RONWren:inst.wren
CLK => RONWren:inst.CLK
data[0] => RONWren:inst.data[0]
data[1] => RONWren:inst.data[1]
data[2] => RONWren:inst.data[2]
data[3] => RONWren:inst.data[3]
data[4] => RONWren:inst.data[4]
data[5] => RONWren:inst.data[5]
data[6] => RONWren:inst.data[6]
data[7] => RONWren:inst.data[7]
data[8] => RONWren:inst.data[8]
data[9] => RONWren:inst.data[9]
data[10] => RONWren:inst.data[10]
data[11] => RONWren:inst.data[11]
data[12] => RONWren:inst.data[12]
data[13] => RONWren:inst.data[13]
data[14] => RONWren:inst.data[14]
data[15] => RONWren:inst.data[15]
offset[0] => lpm_mux0:inst7.sel[0]
offset[1] => lpm_mux0:inst7.sel[1]


|L6|System:inst|cashSystem:inst|CashBank:inst1|Cash:inst|BUSMUX:inst9
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|L6|System:inst|cashSystem:inst|CashBank:inst1|Cash:inst|BUSMUX:inst9|lpm_mux:$00000
data[0][0] => mux_8gc:auto_generated.data[0]
data[0][1] => mux_8gc:auto_generated.data[1]
data[0][2] => mux_8gc:auto_generated.data[2]
data[0][3] => mux_8gc:auto_generated.data[3]
data[1][0] => mux_8gc:auto_generated.data[4]
data[1][1] => mux_8gc:auto_generated.data[5]
data[1][2] => mux_8gc:auto_generated.data[6]
data[1][3] => mux_8gc:auto_generated.data[7]
sel[0] => mux_8gc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_8gc:auto_generated.result[0]
result[1] <= mux_8gc:auto_generated.result[1]
result[2] <= mux_8gc:auto_generated.result[2]
result[3] <= mux_8gc:auto_generated.result[3]


|L6|System:inst|cashSystem:inst|CashBank:inst1|Cash:inst|BUSMUX:inst9|lpm_mux:$00000|mux_8gc:auto_generated
data[0] => result_node[0]~7.IN1
data[1] => result_node[1]~5.IN1
data[2] => result_node[2]~3.IN1
data[3] => result_node[3]~1.IN1
data[4] => result_node[0]~6.IN1
data[5] => result_node[1]~4.IN1
data[6] => result_node[2]~2.IN1
data[7] => result_node[3]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[2]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[1]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[0]~6.IN0
sel[0] => _~3.IN0


|L6|System:inst|cashSystem:inst|CashBank:inst1|Cash:inst|lpm_mux0:inst7
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]


|L6|System:inst|cashSystem:inst|CashBank:inst1|Cash:inst|lpm_mux0:inst7|lpm_mux:lpm_mux_component
data[0][0] => mux_msd:auto_generated.data[0]
data[0][1] => mux_msd:auto_generated.data[1]
data[0][2] => mux_msd:auto_generated.data[2]
data[0][3] => mux_msd:auto_generated.data[3]
data[1][0] => mux_msd:auto_generated.data[4]
data[1][1] => mux_msd:auto_generated.data[5]
data[1][2] => mux_msd:auto_generated.data[6]
data[1][3] => mux_msd:auto_generated.data[7]
data[2][0] => mux_msd:auto_generated.data[8]
data[2][1] => mux_msd:auto_generated.data[9]
data[2][2] => mux_msd:auto_generated.data[10]
data[2][3] => mux_msd:auto_generated.data[11]
data[3][0] => mux_msd:auto_generated.data[12]
data[3][1] => mux_msd:auto_generated.data[13]
data[3][2] => mux_msd:auto_generated.data[14]
data[3][3] => mux_msd:auto_generated.data[15]
sel[0] => mux_msd:auto_generated.sel[0]
sel[1] => mux_msd:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_msd:auto_generated.result[0]
result[1] <= mux_msd:auto_generated.result[1]
result[2] <= mux_msd:auto_generated.result[2]
result[3] <= mux_msd:auto_generated.result[3]


|L6|System:inst|cashSystem:inst|CashBank:inst1|Cash:inst|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_msd:auto_generated
data[0] => _~56.IN0
data[0] => _~64.IN0
data[1] => _~38.IN0
data[1] => _~46.IN0
data[2] => _~20.IN0
data[2] => _~28.IN0
data[3] => _~2.IN0
data[3] => _~10.IN0
data[4] => _~54.IN0
data[5] => _~36.IN0
data[6] => _~18.IN0
data[7] => _~0.IN0
data[8] => _~59.IN1
data[8] => _~67.IN1
data[9] => _~41.IN1
data[9] => _~49.IN1
data[10] => _~23.IN1
data[10] => _~31.IN1
data[11] => _~5.IN1
data[11] => _~13.IN1
data[12] => _~71.IN0
data[13] => _~53.IN0
data[14] => _~35.IN0
data[15] => _~17.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _~0.IN1
sel[0] => _~3.IN0
sel[0] => _~5.IN0
sel[0] => _~11.IN0
sel[0] => _~13.IN0
sel[0] => _~16.IN0
sel[0] => _~18.IN1
sel[0] => _~21.IN0
sel[0] => _~23.IN0
sel[0] => _~29.IN0
sel[0] => _~31.IN0
sel[0] => _~34.IN0
sel[0] => _~36.IN1
sel[0] => _~39.IN0
sel[0] => _~41.IN0
sel[0] => _~47.IN0
sel[0] => _~49.IN0
sel[0] => _~52.IN0
sel[0] => _~54.IN1
sel[0] => _~57.IN0
sel[0] => _~59.IN0
sel[0] => _~65.IN0
sel[0] => _~67.IN0
sel[0] => _~70.IN0
sel[1] => _~1.IN0
sel[1] => _~6.IN0
sel[1] => _~9.IN0
sel[1] => _~14.IN0
sel[1] => _~19.IN0
sel[1] => _~24.IN0
sel[1] => _~27.IN0
sel[1] => _~32.IN0
sel[1] => _~37.IN0
sel[1] => _~42.IN0
sel[1] => _~45.IN0
sel[1] => _~50.IN0
sel[1] => _~55.IN0
sel[1] => _~60.IN0
sel[1] => _~63.IN0
sel[1] => _~68.IN0


|L6|System:inst|cashSystem:inst|CashBank:inst1|Cash:inst|RONWren:inst
A0[0] <= RON:inst1.A0[0]
A0[1] <= RON:inst1.A0[1]
A0[2] <= RON:inst1.A0[2]
A0[3] <= RON:inst1.A0[3]
wren => inst.IN0
CLK => inst.IN1
data[0] => RON:inst1.data[0]
data[1] => RON:inst1.data[1]
data[2] => RON:inst1.data[2]
data[3] => RON:inst1.data[3]
data[4] => RON:inst1.data[4]
data[5] => RON:inst1.data[5]
data[6] => RON:inst1.data[6]
data[7] => RON:inst1.data[7]
data[8] => RON:inst1.data[8]
data[9] => RON:inst1.data[9]
data[10] => RON:inst1.data[10]
data[11] => RON:inst1.data[11]
data[12] => RON:inst1.data[12]
data[13] => RON:inst1.data[13]
data[14] => RON:inst1.data[14]
data[15] => RON:inst1.data[15]
A1[0] <= RON:inst1.A1[0]
A1[1] <= RON:inst1.A1[1]
A1[2] <= RON:inst1.A1[2]
A1[3] <= RON:inst1.A1[3]
A2[0] <= RON:inst1.A2[0]
A2[1] <= RON:inst1.A2[1]
A2[2] <= RON:inst1.A2[2]
A2[3] <= RON:inst1.A2[3]
A3[0] <= RON:inst1.A3[0]
A3[1] <= RON:inst1.A3[1]
A3[2] <= RON:inst1.A3[2]
A3[3] <= RON:inst1.A3[3]


|L6|System:inst|cashSystem:inst|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1
A0[0] <= lpm_dff0:word0.q[0]
A0[1] <= lpm_dff0:word0.q[1]
A0[2] <= lpm_dff0:word0.q[2]
A0[3] <= lpm_dff0:word0.q[3]
clock => lpm_dff0:word0.clock
clock => lpm_dff0:word1.clock
clock => lpm_dff0:word2.clock
clock => lpm_dff0:word3.clock
data[0] => Parser:inst4.data[0]
data[0] => Parser:inst5.data[0]
data[0] => Parser:inst6.data[0]
data[0] => Parser:inst7.data[0]
data[1] => Parser:inst4.data[1]
data[1] => Parser:inst5.data[1]
data[1] => Parser:inst6.data[1]
data[1] => Parser:inst7.data[1]
data[2] => Parser:inst4.data[2]
data[2] => Parser:inst5.data[2]
data[2] => Parser:inst6.data[2]
data[2] => Parser:inst7.data[2]
data[3] => Parser:inst4.data[3]
data[3] => Parser:inst5.data[3]
data[3] => Parser:inst6.data[3]
data[3] => Parser:inst7.data[3]
data[4] => Parser:inst4.data[4]
data[4] => Parser:inst5.data[4]
data[4] => Parser:inst6.data[4]
data[4] => Parser:inst7.data[4]
data[5] => Parser:inst4.data[5]
data[5] => Parser:inst5.data[5]
data[5] => Parser:inst6.data[5]
data[5] => Parser:inst7.data[5]
data[6] => Parser:inst4.data[6]
data[6] => Parser:inst5.data[6]
data[6] => Parser:inst6.data[6]
data[6] => Parser:inst7.data[6]
data[7] => Parser:inst4.data[7]
data[7] => Parser:inst5.data[7]
data[7] => Parser:inst6.data[7]
data[7] => Parser:inst7.data[7]
data[8] => Parser:inst4.data[8]
data[8] => Parser:inst5.data[8]
data[8] => Parser:inst6.data[8]
data[8] => Parser:inst7.data[8]
data[9] => Parser:inst4.data[9]
data[9] => Parser:inst5.data[9]
data[9] => Parser:inst6.data[9]
data[9] => Parser:inst7.data[9]
data[10] => Parser:inst4.data[10]
data[10] => Parser:inst5.data[10]
data[10] => Parser:inst6.data[10]
data[10] => Parser:inst7.data[10]
data[11] => Parser:inst4.data[11]
data[11] => Parser:inst5.data[11]
data[11] => Parser:inst6.data[11]
data[11] => Parser:inst7.data[11]
data[12] => Parser:inst4.data[12]
data[12] => Parser:inst5.data[12]
data[12] => Parser:inst6.data[12]
data[12] => Parser:inst7.data[12]
data[13] => Parser:inst4.data[13]
data[13] => Parser:inst5.data[13]
data[13] => Parser:inst6.data[13]
data[13] => Parser:inst7.data[13]
data[14] => Parser:inst4.data[14]
data[14] => Parser:inst5.data[14]
data[14] => Parser:inst6.data[14]
data[14] => Parser:inst7.data[14]
data[15] => Parser:inst4.data[15]
data[15] => Parser:inst5.data[15]
data[15] => Parser:inst6.data[15]
data[15] => Parser:inst7.data[15]
A1[0] <= lpm_dff0:word1.q[0]
A1[1] <= lpm_dff0:word1.q[1]
A1[2] <= lpm_dff0:word1.q[2]
A1[3] <= lpm_dff0:word1.q[3]
A2[0] <= lpm_dff0:word2.q[0]
A2[1] <= lpm_dff0:word2.q[1]
A2[2] <= lpm_dff0:word2.q[2]
A2[3] <= lpm_dff0:word2.q[3]
A3[0] <= lpm_dff0:word3.q[0]
A3[1] <= lpm_dff0:word3.q[1]
A3[2] <= lpm_dff0:word3.q[2]
A3[3] <= lpm_dff0:word3.q[3]


|L6|System:inst|cashSystem:inst|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|lpm_dff0:word0
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]


|L6|System:inst|cashSystem:inst|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|lpm_dff0:word0|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|Parser:inst4
res[0] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
index[0] => Decoder:inst16.A
index[1] => Decoder:inst16.B
data[0] => inst12.IN1
data[1] => inst8.IN1
data[2] => inst4.IN1
data[3] => inst.IN1
data[4] => inst13.IN1
data[5] => inst9.IN1
data[6] => inst5.IN1
data[7] => inst1.IN1
data[8] => inst14.IN1
data[9] => inst10.IN1
data[10] => inst6.IN1
data[11] => inst2.IN1
data[12] => inst15.IN1
data[13] => inst11.IN1
data[14] => inst7.IN1
data[15] => inst3.IN1


|L6|System:inst|cashSystem:inst|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|Parser:inst4|Decoder:inst16
Y0 <= 16dmux:inst.Q0
B => 16dmux:inst.B
A => 16dmux:inst.A
Y1 <= 16dmux:inst.Q1
Y2 <= 16dmux:inst.Q2
Y3 <= 16dmux:inst.Q3


|L6|System:inst|cashSystem:inst|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|Parser:inst4|Decoder:inst16|16dmux:inst
Q8 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A => 5.IN0
A => 22.IN0
A => 14.IN0
A => 12.IN0
A => 10.IN0
A => 26.IN0
A => 28.IN0
A => 30.IN0
A => 32.IN0
B => 6.IN0
B => 20.IN1
B => 14.IN2
B => 11.IN1
B => 10.IN1
B => 26.IN1
B => 27.IN1
B => 30.IN1
B => 31.IN1
C => 7.IN0
C => 13.IN2
C => 12.IN2
C => 11.IN2
C => 10.IN2
C => 26.IN2
C => 27.IN2
C => 28.IN2
C => 29.IN2
D => 24.IN3
D => 22.IN3
D => 20.IN3
D => 14.IN3
D => 13.IN3
D => 12.IN3
D => 11.IN3
D => 10.IN3
D => 8.IN0
Q9 <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q10 <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q11 <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q12 <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q13 <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q14 <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q15 <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q7 <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q6 <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= 32.DB_MAX_OUTPUT_PORT_TYPE
Q0 <= 33.DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|lpm_constant0:inst8
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]


|L6|System:inst|cashSystem:inst|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|lpm_constant0:inst8|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>


|L6|System:inst|cashSystem:inst|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|lpm_dff0:word1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]


|L6|System:inst|cashSystem:inst|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|lpm_dff0:word1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|Parser:inst5
res[0] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
index[0] => Decoder:inst16.A
index[1] => Decoder:inst16.B
data[0] => inst12.IN1
data[1] => inst8.IN1
data[2] => inst4.IN1
data[3] => inst.IN1
data[4] => inst13.IN1
data[5] => inst9.IN1
data[6] => inst5.IN1
data[7] => inst1.IN1
data[8] => inst14.IN1
data[9] => inst10.IN1
data[10] => inst6.IN1
data[11] => inst2.IN1
data[12] => inst15.IN1
data[13] => inst11.IN1
data[14] => inst7.IN1
data[15] => inst3.IN1


|L6|System:inst|cashSystem:inst|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|Parser:inst5|Decoder:inst16
Y0 <= 16dmux:inst.Q0
B => 16dmux:inst.B
A => 16dmux:inst.A
Y1 <= 16dmux:inst.Q1
Y2 <= 16dmux:inst.Q2
Y3 <= 16dmux:inst.Q3


|L6|System:inst|cashSystem:inst|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|Parser:inst5|Decoder:inst16|16dmux:inst
Q8 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A => 5.IN0
A => 22.IN0
A => 14.IN0
A => 12.IN0
A => 10.IN0
A => 26.IN0
A => 28.IN0
A => 30.IN0
A => 32.IN0
B => 6.IN0
B => 20.IN1
B => 14.IN2
B => 11.IN1
B => 10.IN1
B => 26.IN1
B => 27.IN1
B => 30.IN1
B => 31.IN1
C => 7.IN0
C => 13.IN2
C => 12.IN2
C => 11.IN2
C => 10.IN2
C => 26.IN2
C => 27.IN2
C => 28.IN2
C => 29.IN2
D => 24.IN3
D => 22.IN3
D => 20.IN3
D => 14.IN3
D => 13.IN3
D => 12.IN3
D => 11.IN3
D => 10.IN3
D => 8.IN0
Q9 <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q10 <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q11 <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q12 <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q13 <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q14 <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q15 <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q7 <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q6 <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= 32.DB_MAX_OUTPUT_PORT_TYPE
Q0 <= 33.DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|lpm_constant1:inst9
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]


|L6|System:inst|cashSystem:inst|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|lpm_constant1:inst9|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <GND>


|L6|System:inst|cashSystem:inst|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|lpm_dff0:word2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]


|L6|System:inst|cashSystem:inst|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|lpm_dff0:word2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|Parser:inst6
res[0] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
index[0] => Decoder:inst16.A
index[1] => Decoder:inst16.B
data[0] => inst12.IN1
data[1] => inst8.IN1
data[2] => inst4.IN1
data[3] => inst.IN1
data[4] => inst13.IN1
data[5] => inst9.IN1
data[6] => inst5.IN1
data[7] => inst1.IN1
data[8] => inst14.IN1
data[9] => inst10.IN1
data[10] => inst6.IN1
data[11] => inst2.IN1
data[12] => inst15.IN1
data[13] => inst11.IN1
data[14] => inst7.IN1
data[15] => inst3.IN1


|L6|System:inst|cashSystem:inst|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|Parser:inst6|Decoder:inst16
Y0 <= 16dmux:inst.Q0
B => 16dmux:inst.B
A => 16dmux:inst.A
Y1 <= 16dmux:inst.Q1
Y2 <= 16dmux:inst.Q2
Y3 <= 16dmux:inst.Q3


|L6|System:inst|cashSystem:inst|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|Parser:inst6|Decoder:inst16|16dmux:inst
Q8 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A => 5.IN0
A => 22.IN0
A => 14.IN0
A => 12.IN0
A => 10.IN0
A => 26.IN0
A => 28.IN0
A => 30.IN0
A => 32.IN0
B => 6.IN0
B => 20.IN1
B => 14.IN2
B => 11.IN1
B => 10.IN1
B => 26.IN1
B => 27.IN1
B => 30.IN1
B => 31.IN1
C => 7.IN0
C => 13.IN2
C => 12.IN2
C => 11.IN2
C => 10.IN2
C => 26.IN2
C => 27.IN2
C => 28.IN2
C => 29.IN2
D => 24.IN3
D => 22.IN3
D => 20.IN3
D => 14.IN3
D => 13.IN3
D => 12.IN3
D => 11.IN3
D => 10.IN3
D => 8.IN0
Q9 <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q10 <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q11 <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q12 <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q13 <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q14 <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q15 <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q7 <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q6 <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= 32.DB_MAX_OUTPUT_PORT_TYPE
Q0 <= 33.DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|lpm_constant2:inst10
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]


|L6|System:inst|cashSystem:inst|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|lpm_constant2:inst10|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <VCC>


|L6|System:inst|cashSystem:inst|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|lpm_dff0:word3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]


|L6|System:inst|cashSystem:inst|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|lpm_dff0:word3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|Parser:inst7
res[0] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
index[0] => Decoder:inst16.A
index[1] => Decoder:inst16.B
data[0] => inst12.IN1
data[1] => inst8.IN1
data[2] => inst4.IN1
data[3] => inst.IN1
data[4] => inst13.IN1
data[5] => inst9.IN1
data[6] => inst5.IN1
data[7] => inst1.IN1
data[8] => inst14.IN1
data[9] => inst10.IN1
data[10] => inst6.IN1
data[11] => inst2.IN1
data[12] => inst15.IN1
data[13] => inst11.IN1
data[14] => inst7.IN1
data[15] => inst3.IN1


|L6|System:inst|cashSystem:inst|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|Parser:inst7|Decoder:inst16
Y0 <= 16dmux:inst.Q0
B => 16dmux:inst.B
A => 16dmux:inst.A
Y1 <= 16dmux:inst.Q1
Y2 <= 16dmux:inst.Q2
Y3 <= 16dmux:inst.Q3


|L6|System:inst|cashSystem:inst|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|Parser:inst7|Decoder:inst16|16dmux:inst
Q8 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A => 5.IN0
A => 22.IN0
A => 14.IN0
A => 12.IN0
A => 10.IN0
A => 26.IN0
A => 28.IN0
A => 30.IN0
A => 32.IN0
B => 6.IN0
B => 20.IN1
B => 14.IN2
B => 11.IN1
B => 10.IN1
B => 26.IN1
B => 27.IN1
B => 30.IN1
B => 31.IN1
C => 7.IN0
C => 13.IN2
C => 12.IN2
C => 11.IN2
C => 10.IN2
C => 26.IN2
C => 27.IN2
C => 28.IN2
C => 29.IN2
D => 24.IN3
D => 22.IN3
D => 20.IN3
D => 14.IN3
D => 13.IN3
D => 12.IN3
D => 11.IN3
D => 10.IN3
D => 8.IN0
Q9 <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q10 <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q11 <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q12 <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q13 <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q14 <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q15 <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q7 <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q6 <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= 32.DB_MAX_OUTPUT_PORT_TYPE
Q0 <= 33.DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|lpm_constant3:inst11
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]


|L6|System:inst|cashSystem:inst|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|lpm_constant3:inst11|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <VCC>


|L6|System:inst|cashSystem:inst|CashBank:inst
hit <= inst13.DB_MAX_OUTPUT_PORT_TYPE
wren => inst10~0.IN1
wren => inst10.CLK
wren => Cash:inst.wren
tag[0] => lpm_compare0:inst3.dataa[0]
tag[1] => lpm_compare0:inst3.dataa[1]
tag[2] => lpm_compare0:inst3.dataa[2]
tag[3] => lpm_compare0:inst3.dataa[3]
tag[4] => lpm_compare0:inst3.dataa[4]
CLK => inst4.IN0
writeTag => inst7.IN1
newTag[0] => lpm_dff1:inst1.data[0]
newTag[1] => lpm_dff1:inst1.data[1]
newTag[2] => lpm_dff1:inst1.data[2]
newTag[3] => lpm_dff1:inst1.data[3]
newTag[4] => lpm_dff1:inst1.data[4]
result[0] <= Cash:inst.result[0]
result[1] <= Cash:inst.result[1]
result[2] <= Cash:inst.result[2]
result[3] <= Cash:inst.result[3]
data[0] => Cash:inst.data[0]
data[1] => Cash:inst.data[1]
data[2] => Cash:inst.data[2]
data[3] => Cash:inst.data[3]
data[4] => Cash:inst.data[4]
data[5] => Cash:inst.data[5]
data[6] => Cash:inst.data[6]
data[7] => Cash:inst.data[7]
data[8] => Cash:inst.data[8]
data[9] => Cash:inst.data[9]
data[10] => Cash:inst.data[10]
data[11] => Cash:inst.data[11]
data[12] => Cash:inst.data[12]
data[13] => Cash:inst.data[13]
data[14] => Cash:inst.data[14]
data[15] => Cash:inst.data[15]
offset[0] => Cash:inst.offset[0]
offset[1] => Cash:inst.offset[1]


|L6|System:inst|cashSystem:inst|CashBank:inst|lpm_compare0:inst3
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
AeB <= lpm_compare:lpm_compare_component.AeB


|L6|System:inst|cashSystem:inst|CashBank:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component
dataa[0] => cmpr_lag:auto_generated.dataa[0]
dataa[1] => cmpr_lag:auto_generated.dataa[1]
dataa[2] => cmpr_lag:auto_generated.dataa[2]
dataa[3] => cmpr_lag:auto_generated.dataa[3]
dataa[4] => cmpr_lag:auto_generated.dataa[4]
datab[0] => cmpr_lag:auto_generated.datab[0]
datab[1] => cmpr_lag:auto_generated.datab[1]
datab[2] => cmpr_lag:auto_generated.datab[2]
datab[3] => cmpr_lag:auto_generated.datab[3]
datab[4] => cmpr_lag:auto_generated.datab[4]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_lag:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|L6|System:inst|cashSystem:inst|CashBank:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_lag:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~2.IN0
dataa[1] => data_wire[0]~3.IN0
dataa[2] => data_wire[1]~0.IN0
dataa[3] => data_wire[1]~1.IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0]~2.IN1
datab[1] => data_wire[0]~3.IN1
datab[2] => data_wire[1]~0.IN1
datab[3] => data_wire[1]~1.IN1
datab[4] => data_wire[2].IN1


|L6|System:inst|cashSystem:inst|CashBank:inst|lpm_dff1:inst1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]


|L6|System:inst|cashSystem:inst|CashBank:inst|lpm_dff1:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst|CashBank:inst|Cash:inst
result[0] <= BUSMUX:inst9.result[0]
result[1] <= BUSMUX:inst9.result[1]
result[2] <= BUSMUX:inst9.result[2]
result[3] <= BUSMUX:inst9.result[3]
enable => BUSMUX:inst9.sel
wren => RONWren:inst.wren
CLK => RONWren:inst.CLK
data[0] => RONWren:inst.data[0]
data[1] => RONWren:inst.data[1]
data[2] => RONWren:inst.data[2]
data[3] => RONWren:inst.data[3]
data[4] => RONWren:inst.data[4]
data[5] => RONWren:inst.data[5]
data[6] => RONWren:inst.data[6]
data[7] => RONWren:inst.data[7]
data[8] => RONWren:inst.data[8]
data[9] => RONWren:inst.data[9]
data[10] => RONWren:inst.data[10]
data[11] => RONWren:inst.data[11]
data[12] => RONWren:inst.data[12]
data[13] => RONWren:inst.data[13]
data[14] => RONWren:inst.data[14]
data[15] => RONWren:inst.data[15]
offset[0] => lpm_mux0:inst7.sel[0]
offset[1] => lpm_mux0:inst7.sel[1]


|L6|System:inst|cashSystem:inst|CashBank:inst|Cash:inst|BUSMUX:inst9
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|L6|System:inst|cashSystem:inst|CashBank:inst|Cash:inst|BUSMUX:inst9|lpm_mux:$00000
data[0][0] => mux_8gc:auto_generated.data[0]
data[0][1] => mux_8gc:auto_generated.data[1]
data[0][2] => mux_8gc:auto_generated.data[2]
data[0][3] => mux_8gc:auto_generated.data[3]
data[1][0] => mux_8gc:auto_generated.data[4]
data[1][1] => mux_8gc:auto_generated.data[5]
data[1][2] => mux_8gc:auto_generated.data[6]
data[1][3] => mux_8gc:auto_generated.data[7]
sel[0] => mux_8gc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_8gc:auto_generated.result[0]
result[1] <= mux_8gc:auto_generated.result[1]
result[2] <= mux_8gc:auto_generated.result[2]
result[3] <= mux_8gc:auto_generated.result[3]


|L6|System:inst|cashSystem:inst|CashBank:inst|Cash:inst|BUSMUX:inst9|lpm_mux:$00000|mux_8gc:auto_generated
data[0] => result_node[0]~7.IN1
data[1] => result_node[1]~5.IN1
data[2] => result_node[2]~3.IN1
data[3] => result_node[3]~1.IN1
data[4] => result_node[0]~6.IN1
data[5] => result_node[1]~4.IN1
data[6] => result_node[2]~2.IN1
data[7] => result_node[3]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[2]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[1]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[0]~6.IN0
sel[0] => _~3.IN0


|L6|System:inst|cashSystem:inst|CashBank:inst|Cash:inst|lpm_mux0:inst7
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]


|L6|System:inst|cashSystem:inst|CashBank:inst|Cash:inst|lpm_mux0:inst7|lpm_mux:lpm_mux_component
data[0][0] => mux_msd:auto_generated.data[0]
data[0][1] => mux_msd:auto_generated.data[1]
data[0][2] => mux_msd:auto_generated.data[2]
data[0][3] => mux_msd:auto_generated.data[3]
data[1][0] => mux_msd:auto_generated.data[4]
data[1][1] => mux_msd:auto_generated.data[5]
data[1][2] => mux_msd:auto_generated.data[6]
data[1][3] => mux_msd:auto_generated.data[7]
data[2][0] => mux_msd:auto_generated.data[8]
data[2][1] => mux_msd:auto_generated.data[9]
data[2][2] => mux_msd:auto_generated.data[10]
data[2][3] => mux_msd:auto_generated.data[11]
data[3][0] => mux_msd:auto_generated.data[12]
data[3][1] => mux_msd:auto_generated.data[13]
data[3][2] => mux_msd:auto_generated.data[14]
data[3][3] => mux_msd:auto_generated.data[15]
sel[0] => mux_msd:auto_generated.sel[0]
sel[1] => mux_msd:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_msd:auto_generated.result[0]
result[1] <= mux_msd:auto_generated.result[1]
result[2] <= mux_msd:auto_generated.result[2]
result[3] <= mux_msd:auto_generated.result[3]


|L6|System:inst|cashSystem:inst|CashBank:inst|Cash:inst|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_msd:auto_generated
data[0] => _~56.IN0
data[0] => _~64.IN0
data[1] => _~38.IN0
data[1] => _~46.IN0
data[2] => _~20.IN0
data[2] => _~28.IN0
data[3] => _~2.IN0
data[3] => _~10.IN0
data[4] => _~54.IN0
data[5] => _~36.IN0
data[6] => _~18.IN0
data[7] => _~0.IN0
data[8] => _~59.IN1
data[8] => _~67.IN1
data[9] => _~41.IN1
data[9] => _~49.IN1
data[10] => _~23.IN1
data[10] => _~31.IN1
data[11] => _~5.IN1
data[11] => _~13.IN1
data[12] => _~71.IN0
data[13] => _~53.IN0
data[14] => _~35.IN0
data[15] => _~17.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _~0.IN1
sel[0] => _~3.IN0
sel[0] => _~5.IN0
sel[0] => _~11.IN0
sel[0] => _~13.IN0
sel[0] => _~16.IN0
sel[0] => _~18.IN1
sel[0] => _~21.IN0
sel[0] => _~23.IN0
sel[0] => _~29.IN0
sel[0] => _~31.IN0
sel[0] => _~34.IN0
sel[0] => _~36.IN1
sel[0] => _~39.IN0
sel[0] => _~41.IN0
sel[0] => _~47.IN0
sel[0] => _~49.IN0
sel[0] => _~52.IN0
sel[0] => _~54.IN1
sel[0] => _~57.IN0
sel[0] => _~59.IN0
sel[0] => _~65.IN0
sel[0] => _~67.IN0
sel[0] => _~70.IN0
sel[1] => _~1.IN0
sel[1] => _~6.IN0
sel[1] => _~9.IN0
sel[1] => _~14.IN0
sel[1] => _~19.IN0
sel[1] => _~24.IN0
sel[1] => _~27.IN0
sel[1] => _~32.IN0
sel[1] => _~37.IN0
sel[1] => _~42.IN0
sel[1] => _~45.IN0
sel[1] => _~50.IN0
sel[1] => _~55.IN0
sel[1] => _~60.IN0
sel[1] => _~63.IN0
sel[1] => _~68.IN0


|L6|System:inst|cashSystem:inst|CashBank:inst|Cash:inst|RONWren:inst
A0[0] <= RON:inst1.A0[0]
A0[1] <= RON:inst1.A0[1]
A0[2] <= RON:inst1.A0[2]
A0[3] <= RON:inst1.A0[3]
wren => inst.IN0
CLK => inst.IN1
data[0] => RON:inst1.data[0]
data[1] => RON:inst1.data[1]
data[2] => RON:inst1.data[2]
data[3] => RON:inst1.data[3]
data[4] => RON:inst1.data[4]
data[5] => RON:inst1.data[5]
data[6] => RON:inst1.data[6]
data[7] => RON:inst1.data[7]
data[8] => RON:inst1.data[8]
data[9] => RON:inst1.data[9]
data[10] => RON:inst1.data[10]
data[11] => RON:inst1.data[11]
data[12] => RON:inst1.data[12]
data[13] => RON:inst1.data[13]
data[14] => RON:inst1.data[14]
data[15] => RON:inst1.data[15]
A1[0] <= RON:inst1.A1[0]
A1[1] <= RON:inst1.A1[1]
A1[2] <= RON:inst1.A1[2]
A1[3] <= RON:inst1.A1[3]
A2[0] <= RON:inst1.A2[0]
A2[1] <= RON:inst1.A2[1]
A2[2] <= RON:inst1.A2[2]
A2[3] <= RON:inst1.A2[3]
A3[0] <= RON:inst1.A3[0]
A3[1] <= RON:inst1.A3[1]
A3[2] <= RON:inst1.A3[2]
A3[3] <= RON:inst1.A3[3]


|L6|System:inst|cashSystem:inst|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1
A0[0] <= lpm_dff0:word0.q[0]
A0[1] <= lpm_dff0:word0.q[1]
A0[2] <= lpm_dff0:word0.q[2]
A0[3] <= lpm_dff0:word0.q[3]
clock => lpm_dff0:word0.clock
clock => lpm_dff0:word1.clock
clock => lpm_dff0:word2.clock
clock => lpm_dff0:word3.clock
data[0] => Parser:inst4.data[0]
data[0] => Parser:inst5.data[0]
data[0] => Parser:inst6.data[0]
data[0] => Parser:inst7.data[0]
data[1] => Parser:inst4.data[1]
data[1] => Parser:inst5.data[1]
data[1] => Parser:inst6.data[1]
data[1] => Parser:inst7.data[1]
data[2] => Parser:inst4.data[2]
data[2] => Parser:inst5.data[2]
data[2] => Parser:inst6.data[2]
data[2] => Parser:inst7.data[2]
data[3] => Parser:inst4.data[3]
data[3] => Parser:inst5.data[3]
data[3] => Parser:inst6.data[3]
data[3] => Parser:inst7.data[3]
data[4] => Parser:inst4.data[4]
data[4] => Parser:inst5.data[4]
data[4] => Parser:inst6.data[4]
data[4] => Parser:inst7.data[4]
data[5] => Parser:inst4.data[5]
data[5] => Parser:inst5.data[5]
data[5] => Parser:inst6.data[5]
data[5] => Parser:inst7.data[5]
data[6] => Parser:inst4.data[6]
data[6] => Parser:inst5.data[6]
data[6] => Parser:inst6.data[6]
data[6] => Parser:inst7.data[6]
data[7] => Parser:inst4.data[7]
data[7] => Parser:inst5.data[7]
data[7] => Parser:inst6.data[7]
data[7] => Parser:inst7.data[7]
data[8] => Parser:inst4.data[8]
data[8] => Parser:inst5.data[8]
data[8] => Parser:inst6.data[8]
data[8] => Parser:inst7.data[8]
data[9] => Parser:inst4.data[9]
data[9] => Parser:inst5.data[9]
data[9] => Parser:inst6.data[9]
data[9] => Parser:inst7.data[9]
data[10] => Parser:inst4.data[10]
data[10] => Parser:inst5.data[10]
data[10] => Parser:inst6.data[10]
data[10] => Parser:inst7.data[10]
data[11] => Parser:inst4.data[11]
data[11] => Parser:inst5.data[11]
data[11] => Parser:inst6.data[11]
data[11] => Parser:inst7.data[11]
data[12] => Parser:inst4.data[12]
data[12] => Parser:inst5.data[12]
data[12] => Parser:inst6.data[12]
data[12] => Parser:inst7.data[12]
data[13] => Parser:inst4.data[13]
data[13] => Parser:inst5.data[13]
data[13] => Parser:inst6.data[13]
data[13] => Parser:inst7.data[13]
data[14] => Parser:inst4.data[14]
data[14] => Parser:inst5.data[14]
data[14] => Parser:inst6.data[14]
data[14] => Parser:inst7.data[14]
data[15] => Parser:inst4.data[15]
data[15] => Parser:inst5.data[15]
data[15] => Parser:inst6.data[15]
data[15] => Parser:inst7.data[15]
A1[0] <= lpm_dff0:word1.q[0]
A1[1] <= lpm_dff0:word1.q[1]
A1[2] <= lpm_dff0:word1.q[2]
A1[3] <= lpm_dff0:word1.q[3]
A2[0] <= lpm_dff0:word2.q[0]
A2[1] <= lpm_dff0:word2.q[1]
A2[2] <= lpm_dff0:word2.q[2]
A2[3] <= lpm_dff0:word2.q[3]
A3[0] <= lpm_dff0:word3.q[0]
A3[1] <= lpm_dff0:word3.q[1]
A3[2] <= lpm_dff0:word3.q[2]
A3[3] <= lpm_dff0:word3.q[3]


|L6|System:inst|cashSystem:inst|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|lpm_dff0:word0
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]


|L6|System:inst|cashSystem:inst|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|lpm_dff0:word0|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|Parser:inst4
res[0] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
index[0] => Decoder:inst16.A
index[1] => Decoder:inst16.B
data[0] => inst12.IN1
data[1] => inst8.IN1
data[2] => inst4.IN1
data[3] => inst.IN1
data[4] => inst13.IN1
data[5] => inst9.IN1
data[6] => inst5.IN1
data[7] => inst1.IN1
data[8] => inst14.IN1
data[9] => inst10.IN1
data[10] => inst6.IN1
data[11] => inst2.IN1
data[12] => inst15.IN1
data[13] => inst11.IN1
data[14] => inst7.IN1
data[15] => inst3.IN1


|L6|System:inst|cashSystem:inst|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|Parser:inst4|Decoder:inst16
Y0 <= 16dmux:inst.Q0
B => 16dmux:inst.B
A => 16dmux:inst.A
Y1 <= 16dmux:inst.Q1
Y2 <= 16dmux:inst.Q2
Y3 <= 16dmux:inst.Q3


|L6|System:inst|cashSystem:inst|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|Parser:inst4|Decoder:inst16|16dmux:inst
Q8 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A => 5.IN0
A => 22.IN0
A => 14.IN0
A => 12.IN0
A => 10.IN0
A => 26.IN0
A => 28.IN0
A => 30.IN0
A => 32.IN0
B => 6.IN0
B => 20.IN1
B => 14.IN2
B => 11.IN1
B => 10.IN1
B => 26.IN1
B => 27.IN1
B => 30.IN1
B => 31.IN1
C => 7.IN0
C => 13.IN2
C => 12.IN2
C => 11.IN2
C => 10.IN2
C => 26.IN2
C => 27.IN2
C => 28.IN2
C => 29.IN2
D => 24.IN3
D => 22.IN3
D => 20.IN3
D => 14.IN3
D => 13.IN3
D => 12.IN3
D => 11.IN3
D => 10.IN3
D => 8.IN0
Q9 <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q10 <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q11 <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q12 <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q13 <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q14 <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q15 <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q7 <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q6 <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= 32.DB_MAX_OUTPUT_PORT_TYPE
Q0 <= 33.DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|lpm_constant0:inst8
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]


|L6|System:inst|cashSystem:inst|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|lpm_constant0:inst8|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>


|L6|System:inst|cashSystem:inst|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|lpm_dff0:word1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]


|L6|System:inst|cashSystem:inst|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|lpm_dff0:word1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|Parser:inst5
res[0] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
index[0] => Decoder:inst16.A
index[1] => Decoder:inst16.B
data[0] => inst12.IN1
data[1] => inst8.IN1
data[2] => inst4.IN1
data[3] => inst.IN1
data[4] => inst13.IN1
data[5] => inst9.IN1
data[6] => inst5.IN1
data[7] => inst1.IN1
data[8] => inst14.IN1
data[9] => inst10.IN1
data[10] => inst6.IN1
data[11] => inst2.IN1
data[12] => inst15.IN1
data[13] => inst11.IN1
data[14] => inst7.IN1
data[15] => inst3.IN1


|L6|System:inst|cashSystem:inst|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|Parser:inst5|Decoder:inst16
Y0 <= 16dmux:inst.Q0
B => 16dmux:inst.B
A => 16dmux:inst.A
Y1 <= 16dmux:inst.Q1
Y2 <= 16dmux:inst.Q2
Y3 <= 16dmux:inst.Q3


|L6|System:inst|cashSystem:inst|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|Parser:inst5|Decoder:inst16|16dmux:inst
Q8 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A => 5.IN0
A => 22.IN0
A => 14.IN0
A => 12.IN0
A => 10.IN0
A => 26.IN0
A => 28.IN0
A => 30.IN0
A => 32.IN0
B => 6.IN0
B => 20.IN1
B => 14.IN2
B => 11.IN1
B => 10.IN1
B => 26.IN1
B => 27.IN1
B => 30.IN1
B => 31.IN1
C => 7.IN0
C => 13.IN2
C => 12.IN2
C => 11.IN2
C => 10.IN2
C => 26.IN2
C => 27.IN2
C => 28.IN2
C => 29.IN2
D => 24.IN3
D => 22.IN3
D => 20.IN3
D => 14.IN3
D => 13.IN3
D => 12.IN3
D => 11.IN3
D => 10.IN3
D => 8.IN0
Q9 <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q10 <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q11 <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q12 <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q13 <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q14 <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q15 <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q7 <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q6 <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= 32.DB_MAX_OUTPUT_PORT_TYPE
Q0 <= 33.DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|lpm_constant1:inst9
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]


|L6|System:inst|cashSystem:inst|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|lpm_constant1:inst9|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <GND>


|L6|System:inst|cashSystem:inst|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|lpm_dff0:word2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]


|L6|System:inst|cashSystem:inst|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|lpm_dff0:word2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|Parser:inst6
res[0] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
index[0] => Decoder:inst16.A
index[1] => Decoder:inst16.B
data[0] => inst12.IN1
data[1] => inst8.IN1
data[2] => inst4.IN1
data[3] => inst.IN1
data[4] => inst13.IN1
data[5] => inst9.IN1
data[6] => inst5.IN1
data[7] => inst1.IN1
data[8] => inst14.IN1
data[9] => inst10.IN1
data[10] => inst6.IN1
data[11] => inst2.IN1
data[12] => inst15.IN1
data[13] => inst11.IN1
data[14] => inst7.IN1
data[15] => inst3.IN1


|L6|System:inst|cashSystem:inst|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|Parser:inst6|Decoder:inst16
Y0 <= 16dmux:inst.Q0
B => 16dmux:inst.B
A => 16dmux:inst.A
Y1 <= 16dmux:inst.Q1
Y2 <= 16dmux:inst.Q2
Y3 <= 16dmux:inst.Q3


|L6|System:inst|cashSystem:inst|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|Parser:inst6|Decoder:inst16|16dmux:inst
Q8 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A => 5.IN0
A => 22.IN0
A => 14.IN0
A => 12.IN0
A => 10.IN0
A => 26.IN0
A => 28.IN0
A => 30.IN0
A => 32.IN0
B => 6.IN0
B => 20.IN1
B => 14.IN2
B => 11.IN1
B => 10.IN1
B => 26.IN1
B => 27.IN1
B => 30.IN1
B => 31.IN1
C => 7.IN0
C => 13.IN2
C => 12.IN2
C => 11.IN2
C => 10.IN2
C => 26.IN2
C => 27.IN2
C => 28.IN2
C => 29.IN2
D => 24.IN3
D => 22.IN3
D => 20.IN3
D => 14.IN3
D => 13.IN3
D => 12.IN3
D => 11.IN3
D => 10.IN3
D => 8.IN0
Q9 <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q10 <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q11 <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q12 <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q13 <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q14 <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q15 <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q7 <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q6 <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= 32.DB_MAX_OUTPUT_PORT_TYPE
Q0 <= 33.DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|lpm_constant2:inst10
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]


|L6|System:inst|cashSystem:inst|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|lpm_constant2:inst10|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <VCC>


|L6|System:inst|cashSystem:inst|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|lpm_dff0:word3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]


|L6|System:inst|cashSystem:inst|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|lpm_dff0:word3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|Parser:inst7
res[0] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
index[0] => Decoder:inst16.A
index[1] => Decoder:inst16.B
data[0] => inst12.IN1
data[1] => inst8.IN1
data[2] => inst4.IN1
data[3] => inst.IN1
data[4] => inst13.IN1
data[5] => inst9.IN1
data[6] => inst5.IN1
data[7] => inst1.IN1
data[8] => inst14.IN1
data[9] => inst10.IN1
data[10] => inst6.IN1
data[11] => inst2.IN1
data[12] => inst15.IN1
data[13] => inst11.IN1
data[14] => inst7.IN1
data[15] => inst3.IN1


|L6|System:inst|cashSystem:inst|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|Parser:inst7|Decoder:inst16
Y0 <= 16dmux:inst.Q0
B => 16dmux:inst.B
A => 16dmux:inst.A
Y1 <= 16dmux:inst.Q1
Y2 <= 16dmux:inst.Q2
Y3 <= 16dmux:inst.Q3


|L6|System:inst|cashSystem:inst|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|Parser:inst7|Decoder:inst16|16dmux:inst
Q8 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A => 5.IN0
A => 22.IN0
A => 14.IN0
A => 12.IN0
A => 10.IN0
A => 26.IN0
A => 28.IN0
A => 30.IN0
A => 32.IN0
B => 6.IN0
B => 20.IN1
B => 14.IN2
B => 11.IN1
B => 10.IN1
B => 26.IN1
B => 27.IN1
B => 30.IN1
B => 31.IN1
C => 7.IN0
C => 13.IN2
C => 12.IN2
C => 11.IN2
C => 10.IN2
C => 26.IN2
C => 27.IN2
C => 28.IN2
C => 29.IN2
D => 24.IN3
D => 22.IN3
D => 20.IN3
D => 14.IN3
D => 13.IN3
D => 12.IN3
D => 11.IN3
D => 10.IN3
D => 8.IN0
Q9 <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q10 <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q11 <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q12 <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q13 <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q14 <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q15 <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q7 <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q6 <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= 32.DB_MAX_OUTPUT_PORT_TYPE
Q0 <= 33.DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|lpm_constant3:inst11
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]


|L6|System:inst|cashSystem:inst|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|lpm_constant3:inst11|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <VCC>


|L6|System:inst|cashSystem:inst|lpm_counter0:counter0
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]


|L6|System:inst|cashSystem:inst|lpm_counter0:counter0|lpm_counter:lpm_counter_component
clock => cntr_rsh:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_rsh:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_rsh:auto_generated.q[0]
q[1] <= cntr_rsh:auto_generated.q[1]
q[2] <= cntr_rsh:auto_generated.q[2]
q[3] <= cntr_rsh:auto_generated.q[3]
q[4] <= cntr_rsh:auto_generated.q[4]
q[5] <= cntr_rsh:auto_generated.q[5]
q[6] <= cntr_rsh:auto_generated.q[6]
q[7] <= cntr_rsh:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|L6|System:inst|cashSystem:inst|lpm_counter0:counter0|lpm_counter:lpm_counter_component|cntr_rsh:auto_generated
clock => counter_cella0.CLK
clock => counter_cella1.CLK
clock => counter_cella2.CLK
clock => counter_cella3.CLK
clock => counter_cella4.CLK
clock => counter_cella5.CLK
clock => counter_cella6.CLK
clock => counter_cella7.CLK
q[0] <= counter_cella0.REGOUT
q[1] <= counter_cella1.REGOUT
q[2] <= counter_cella2.REGOUT
q[3] <= counter_cella3.REGOUT
q[4] <= counter_cella4.REGOUT
q[5] <= counter_cella5.REGOUT
q[6] <= counter_cella6.REGOUT
q[7] <= counter_cella7.REGOUT
sclr => counter_cella0.SCLR
sclr => counter_cella1.SCLR
sclr => counter_cella2.SCLR
sclr => counter_cella3.SCLR
sclr => counter_cella4.SCLR
sclr => counter_cella5.SCLR
sclr => counter_cella6.SCLR
sclr => counter_cella7.SCLR


|L6|System:inst|cashSystem:inst|lpm_counter0:counter1
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]


|L6|System:inst|cashSystem:inst|lpm_counter0:counter1|lpm_counter:lpm_counter_component
clock => cntr_rsh:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_rsh:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_rsh:auto_generated.q[0]
q[1] <= cntr_rsh:auto_generated.q[1]
q[2] <= cntr_rsh:auto_generated.q[2]
q[3] <= cntr_rsh:auto_generated.q[3]
q[4] <= cntr_rsh:auto_generated.q[4]
q[5] <= cntr_rsh:auto_generated.q[5]
q[6] <= cntr_rsh:auto_generated.q[6]
q[7] <= cntr_rsh:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|L6|System:inst|cashSystem:inst|lpm_counter0:counter1|lpm_counter:lpm_counter_component|cntr_rsh:auto_generated
clock => counter_cella0.CLK
clock => counter_cella1.CLK
clock => counter_cella2.CLK
clock => counter_cella3.CLK
clock => counter_cella4.CLK
clock => counter_cella5.CLK
clock => counter_cella6.CLK
clock => counter_cella7.CLK
q[0] <= counter_cella0.REGOUT
q[1] <= counter_cella1.REGOUT
q[2] <= counter_cella2.REGOUT
q[3] <= counter_cella3.REGOUT
q[4] <= counter_cella4.REGOUT
q[5] <= counter_cella5.REGOUT
q[6] <= counter_cella6.REGOUT
q[7] <= counter_cella7.REGOUT
sclr => counter_cella0.SCLR
sclr => counter_cella1.SCLR
sclr => counter_cella2.SCLR
sclr => counter_cella3.SCLR
sclr => counter_cella4.SCLR
sclr => counter_cella5.SCLR
sclr => counter_cella6.SCLR
sclr => counter_cella7.SCLR


|L6|System:inst|cashSystem:inst|lpm_or0:inst3
data0x[0] => LPM_OR:lpm_or_component.DATA[0][0]
data0x[1] => LPM_OR:lpm_or_component.DATA[0][1]
data0x[2] => LPM_OR:lpm_or_component.DATA[0][2]
data0x[3] => LPM_OR:lpm_or_component.DATA[0][3]
data1x[0] => LPM_OR:lpm_or_component.DATA[1][0]
data1x[1] => LPM_OR:lpm_or_component.DATA[1][1]
data1x[2] => LPM_OR:lpm_or_component.DATA[1][2]
data1x[3] => LPM_OR:lpm_or_component.DATA[1][3]
result[0] <= LPM_OR:lpm_or_component.RESULT[0]
result[1] <= LPM_OR:lpm_or_component.RESULT[1]
result[2] <= LPM_OR:lpm_or_component.RESULT[2]
result[3] <= LPM_OR:lpm_or_component.RESULT[3]


|L6|System:inst|cashSystem:inst|lpm_or0:inst3|LPM_OR:lpm_or_component
data[0][0] => or_node[0][1].IN1
data[0][1] => or_node[1][1].IN1
data[0][2] => or_node[2][1].IN1
data[0][3] => or_node[3][1].IN1
data[1][0] => or_node[0][1].IN0
data[1][1] => or_node[1][1].IN0
data[1][2] => or_node[2][1].IN0
data[1][3] => or_node[3][1].IN0
result[0] <= or_node[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= or_node[1][1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= or_node[2][1].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= or_node[3][1].DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|adresDecoder:inst4
flag <= inst4.DB_MAX_OUTPUT_PORT_TYPE
tag[0] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
tag[1] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
tag[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
tag[3] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
tag[4] <= inst.DB_MAX_OUTPUT_PORT_TYPE
enable => inst4.IN0
enable => inst3.IN0
enable => inst2.IN0
enable => inst1.IN0
enable => inst.IN0
enable => inst7.IN0
enable => inst8.IN0
adres[0] => inst8.IN1
adres[1] => inst7.IN1
adres[2] => inst4.IN1
adres[3] => inst3.IN1
adres[4] => inst2.IN1
adres[5] => inst1.IN1
adres[6] => inst.IN1
offset[0] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
offset[1] <= inst7.DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|Comporator:inst15
Write_0_0 <= Decoder:inst28.Y0
CLK => lpm_compare1:inst23.clock
CLK => lpm_compare1:inst16.clock
CLK => lpm_compare1:inst20.clock
CLK => lpm_compare1:inst24.clock
CLK => lpm_compare1:inst15.clock
CLK => lpm_compare1:inst19.clock
Cash_0_0[0] => lpm_compare1:inst16.dataa[0]
Cash_0_0[0] => BUSMUX:inst17.datab[0]
Cash_0_0[1] => lpm_compare1:inst16.dataa[1]
Cash_0_0[1] => BUSMUX:inst17.datab[1]
Cash_0_0[2] => lpm_compare1:inst16.dataa[2]
Cash_0_0[2] => BUSMUX:inst17.datab[2]
Cash_0_0[3] => lpm_compare1:inst16.dataa[3]
Cash_0_0[3] => BUSMUX:inst17.datab[3]
Cash_0_0[4] => lpm_compare1:inst16.dataa[4]
Cash_0_0[4] => BUSMUX:inst17.datab[4]
Cash_0_0[5] => lpm_compare1:inst16.dataa[5]
Cash_0_0[5] => BUSMUX:inst17.datab[5]
Cash_0_0[6] => lpm_compare1:inst16.dataa[6]
Cash_0_0[6] => BUSMUX:inst17.datab[6]
Cash_0_0[7] => lpm_compare1:inst16.dataa[7]
Cash_0_0[7] => BUSMUX:inst17.datab[7]
Cash_1_0[0] => lpm_compare1:inst16.datab[0]
Cash_1_0[0] => BUSMUX:inst17.dataa[0]
Cash_1_0[1] => lpm_compare1:inst16.datab[1]
Cash_1_0[1] => BUSMUX:inst17.dataa[1]
Cash_1_0[2] => lpm_compare1:inst16.datab[2]
Cash_1_0[2] => BUSMUX:inst17.dataa[2]
Cash_1_0[3] => lpm_compare1:inst16.datab[3]
Cash_1_0[3] => BUSMUX:inst17.dataa[3]
Cash_1_0[4] => lpm_compare1:inst16.datab[4]
Cash_1_0[4] => BUSMUX:inst17.dataa[4]
Cash_1_0[5] => lpm_compare1:inst16.datab[5]
Cash_1_0[5] => BUSMUX:inst17.dataa[5]
Cash_1_0[6] => lpm_compare1:inst16.datab[6]
Cash_1_0[6] => BUSMUX:inst17.dataa[6]
Cash_1_0[7] => lpm_compare1:inst16.datab[7]
Cash_1_0[7] => BUSMUX:inst17.dataa[7]
Cash_2_0[0] => lpm_compare1:inst20.dataa[0]
Cash_2_0[0] => BUSMUX:inst21.datab[0]
Cash_2_0[1] => lpm_compare1:inst20.dataa[1]
Cash_2_0[1] => BUSMUX:inst21.datab[1]
Cash_2_0[2] => lpm_compare1:inst20.dataa[2]
Cash_2_0[2] => BUSMUX:inst21.datab[2]
Cash_2_0[3] => lpm_compare1:inst20.dataa[3]
Cash_2_0[3] => BUSMUX:inst21.datab[3]
Cash_2_0[4] => lpm_compare1:inst20.dataa[4]
Cash_2_0[4] => BUSMUX:inst21.datab[4]
Cash_2_0[5] => lpm_compare1:inst20.dataa[5]
Cash_2_0[5] => BUSMUX:inst21.datab[5]
Cash_2_0[6] => lpm_compare1:inst20.dataa[6]
Cash_2_0[6] => BUSMUX:inst21.datab[6]
Cash_2_0[7] => lpm_compare1:inst20.dataa[7]
Cash_2_0[7] => BUSMUX:inst21.datab[7]
Cash_3_0[0] => lpm_compare1:inst20.datab[0]
Cash_3_0[0] => BUSMUX:inst21.dataa[0]
Cash_3_0[1] => lpm_compare1:inst20.datab[1]
Cash_3_0[1] => BUSMUX:inst21.dataa[1]
Cash_3_0[2] => lpm_compare1:inst20.datab[2]
Cash_3_0[2] => BUSMUX:inst21.dataa[2]
Cash_3_0[3] => lpm_compare1:inst20.datab[3]
Cash_3_0[3] => BUSMUX:inst21.dataa[3]
Cash_3_0[4] => lpm_compare1:inst20.datab[4]
Cash_3_0[4] => BUSMUX:inst21.dataa[4]
Cash_3_0[5] => lpm_compare1:inst20.datab[5]
Cash_3_0[5] => BUSMUX:inst21.dataa[5]
Cash_3_0[6] => lpm_compare1:inst20.datab[6]
Cash_3_0[6] => BUSMUX:inst21.dataa[6]
Cash_3_0[7] => lpm_compare1:inst20.datab[7]
Cash_3_0[7] => BUSMUX:inst21.dataa[7]
Write_0_3 <= Decoder:inst28.Y3
Write_0_2 <= Decoder:inst28.Y2
Write_0_1 <= Decoder:inst28.Y1
Write_1_3 <= Decoder:inst27.Y3
Cash_0_1[0] => lpm_compare1:inst15.dataa[0]
Cash_0_1[0] => BUSMUX:inst18.datab[0]
Cash_0_1[1] => lpm_compare1:inst15.dataa[1]
Cash_0_1[1] => BUSMUX:inst18.datab[1]
Cash_0_1[2] => lpm_compare1:inst15.dataa[2]
Cash_0_1[2] => BUSMUX:inst18.datab[2]
Cash_0_1[3] => lpm_compare1:inst15.dataa[3]
Cash_0_1[3] => BUSMUX:inst18.datab[3]
Cash_0_1[4] => lpm_compare1:inst15.dataa[4]
Cash_0_1[4] => BUSMUX:inst18.datab[4]
Cash_0_1[5] => lpm_compare1:inst15.dataa[5]
Cash_0_1[5] => BUSMUX:inst18.datab[5]
Cash_0_1[6] => lpm_compare1:inst15.dataa[6]
Cash_0_1[6] => BUSMUX:inst18.datab[6]
Cash_0_1[7] => lpm_compare1:inst15.dataa[7]
Cash_0_1[7] => BUSMUX:inst18.datab[7]
Cash_1_1[0] => lpm_compare1:inst15.datab[0]
Cash_1_1[0] => BUSMUX:inst18.dataa[0]
Cash_1_1[1] => lpm_compare1:inst15.datab[1]
Cash_1_1[1] => BUSMUX:inst18.dataa[1]
Cash_1_1[2] => lpm_compare1:inst15.datab[2]
Cash_1_1[2] => BUSMUX:inst18.dataa[2]
Cash_1_1[3] => lpm_compare1:inst15.datab[3]
Cash_1_1[3] => BUSMUX:inst18.dataa[3]
Cash_1_1[4] => lpm_compare1:inst15.datab[4]
Cash_1_1[4] => BUSMUX:inst18.dataa[4]
Cash_1_1[5] => lpm_compare1:inst15.datab[5]
Cash_1_1[5] => BUSMUX:inst18.dataa[5]
Cash_1_1[6] => lpm_compare1:inst15.datab[6]
Cash_1_1[6] => BUSMUX:inst18.dataa[6]
Cash_1_1[7] => lpm_compare1:inst15.datab[7]
Cash_1_1[7] => BUSMUX:inst18.dataa[7]
Cash_2_1[0] => lpm_compare1:inst19.dataa[0]
Cash_2_1[0] => BUSMUX:inst22.datab[0]
Cash_2_1[1] => lpm_compare1:inst19.dataa[1]
Cash_2_1[1] => BUSMUX:inst22.datab[1]
Cash_2_1[2] => lpm_compare1:inst19.dataa[2]
Cash_2_1[2] => BUSMUX:inst22.datab[2]
Cash_2_1[3] => lpm_compare1:inst19.dataa[3]
Cash_2_1[3] => BUSMUX:inst22.datab[3]
Cash_2_1[4] => lpm_compare1:inst19.dataa[4]
Cash_2_1[4] => BUSMUX:inst22.datab[4]
Cash_2_1[5] => lpm_compare1:inst19.dataa[5]
Cash_2_1[5] => BUSMUX:inst22.datab[5]
Cash_2_1[6] => lpm_compare1:inst19.dataa[6]
Cash_2_1[6] => BUSMUX:inst22.datab[6]
Cash_2_1[7] => lpm_compare1:inst19.dataa[7]
Cash_2_1[7] => BUSMUX:inst22.datab[7]
Cash_3_1[0] => lpm_compare1:inst19.datab[0]
Cash_3_1[0] => BUSMUX:inst22.dataa[0]
Cash_3_1[1] => lpm_compare1:inst19.datab[1]
Cash_3_1[1] => BUSMUX:inst22.dataa[1]
Cash_3_1[2] => lpm_compare1:inst19.datab[2]
Cash_3_1[2] => BUSMUX:inst22.dataa[2]
Cash_3_1[3] => lpm_compare1:inst19.datab[3]
Cash_3_1[3] => BUSMUX:inst22.dataa[3]
Cash_3_1[4] => lpm_compare1:inst19.datab[4]
Cash_3_1[4] => BUSMUX:inst22.dataa[4]
Cash_3_1[5] => lpm_compare1:inst19.datab[5]
Cash_3_1[5] => BUSMUX:inst22.dataa[5]
Cash_3_1[6] => lpm_compare1:inst19.datab[6]
Cash_3_1[6] => BUSMUX:inst22.dataa[6]
Cash_3_1[7] => lpm_compare1:inst19.datab[7]
Cash_3_1[7] => BUSMUX:inst22.dataa[7]
Write_1_2 <= Decoder:inst27.Y2
Write_1_1 <= Decoder:inst27.Y1
Write_1_0 <= Decoder:inst27.Y0


|L6|System:inst|Comporator:inst15|Decoder:inst28
Y0 <= 16dmux:inst.Q0
B => 16dmux:inst.B
A => 16dmux:inst.A
Y1 <= 16dmux:inst.Q1
Y2 <= 16dmux:inst.Q2
Y3 <= 16dmux:inst.Q3


|L6|System:inst|Comporator:inst15|Decoder:inst28|16dmux:inst
Q8 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A => 5.IN0
A => 22.IN0
A => 14.IN0
A => 12.IN0
A => 10.IN0
A => 26.IN0
A => 28.IN0
A => 30.IN0
A => 32.IN0
B => 6.IN0
B => 20.IN1
B => 14.IN2
B => 11.IN1
B => 10.IN1
B => 26.IN1
B => 27.IN1
B => 30.IN1
B => 31.IN1
C => 7.IN0
C => 13.IN2
C => 12.IN2
C => 11.IN2
C => 10.IN2
C => 26.IN2
C => 27.IN2
C => 28.IN2
C => 29.IN2
D => 24.IN3
D => 22.IN3
D => 20.IN3
D => 14.IN3
D => 13.IN3
D => 12.IN3
D => 11.IN3
D => 10.IN3
D => 8.IN0
Q9 <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q10 <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q11 <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q12 <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q13 <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q14 <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q15 <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q7 <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q6 <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= 32.DB_MAX_OUTPUT_PORT_TYPE
Q0 <= 33.DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|Comporator:inst15|21mux:inst46
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|L6|System:inst|Comporator:inst15|lpm_compare1:inst23
clock => lpm_compare:lpm_compare_component.clock
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
AgB <= lpm_compare:lpm_compare_component.AgB


|L6|System:inst|Comporator:inst15|lpm_compare1:inst23|lpm_compare:lpm_compare_component
dataa[0] => cmpr_i8i:auto_generated.dataa[0]
dataa[1] => cmpr_i8i:auto_generated.dataa[1]
dataa[2] => cmpr_i8i:auto_generated.dataa[2]
dataa[3] => cmpr_i8i:auto_generated.dataa[3]
dataa[4] => cmpr_i8i:auto_generated.dataa[4]
dataa[5] => cmpr_i8i:auto_generated.dataa[5]
dataa[6] => cmpr_i8i:auto_generated.dataa[6]
dataa[7] => cmpr_i8i:auto_generated.dataa[7]
datab[0] => cmpr_i8i:auto_generated.datab[0]
datab[1] => cmpr_i8i:auto_generated.datab[1]
datab[2] => cmpr_i8i:auto_generated.datab[2]
datab[3] => cmpr_i8i:auto_generated.datab[3]
datab[4] => cmpr_i8i:auto_generated.datab[4]
datab[5] => cmpr_i8i:auto_generated.datab[5]
datab[6] => cmpr_i8i:auto_generated.datab[6]
datab[7] => cmpr_i8i:auto_generated.datab[7]
clock => cmpr_i8i:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_i8i:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|L6|System:inst|Comporator:inst15|lpm_compare1:inst23|lpm_compare:lpm_compare_component|cmpr_i8i:auto_generated
agb <= agb_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
clock => agb_dffe[0].CLK
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
datab[0] => op_1.IN15
datab[1] => op_1.IN13
datab[2] => op_1.IN11
datab[3] => op_1.IN9
datab[4] => op_1.IN7
datab[5] => op_1.IN5
datab[6] => op_1.IN3
datab[7] => op_1.IN1


|L6|System:inst|Comporator:inst15|BUSMUX:inst17
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]


|L6|System:inst|Comporator:inst15|BUSMUX:inst17|lpm_mux:$00000
data[0][0] => mux_cgc:auto_generated.data[0]
data[0][1] => mux_cgc:auto_generated.data[1]
data[0][2] => mux_cgc:auto_generated.data[2]
data[0][3] => mux_cgc:auto_generated.data[3]
data[0][4] => mux_cgc:auto_generated.data[4]
data[0][5] => mux_cgc:auto_generated.data[5]
data[0][6] => mux_cgc:auto_generated.data[6]
data[0][7] => mux_cgc:auto_generated.data[7]
data[1][0] => mux_cgc:auto_generated.data[8]
data[1][1] => mux_cgc:auto_generated.data[9]
data[1][2] => mux_cgc:auto_generated.data[10]
data[1][3] => mux_cgc:auto_generated.data[11]
data[1][4] => mux_cgc:auto_generated.data[12]
data[1][5] => mux_cgc:auto_generated.data[13]
data[1][6] => mux_cgc:auto_generated.data[14]
data[1][7] => mux_cgc:auto_generated.data[15]
sel[0] => mux_cgc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cgc:auto_generated.result[0]
result[1] <= mux_cgc:auto_generated.result[1]
result[2] <= mux_cgc:auto_generated.result[2]
result[3] <= mux_cgc:auto_generated.result[3]
result[4] <= mux_cgc:auto_generated.result[4]
result[5] <= mux_cgc:auto_generated.result[5]
result[6] <= mux_cgc:auto_generated.result[6]
result[7] <= mux_cgc:auto_generated.result[7]


|L6|System:inst|Comporator:inst15|BUSMUX:inst17|lpm_mux:$00000|mux_cgc:auto_generated
data[0] => result_node[0]~15.IN1
data[1] => result_node[1]~13.IN1
data[2] => result_node[2]~11.IN1
data[3] => result_node[3]~9.IN1
data[4] => result_node[4]~7.IN1
data[5] => result_node[5]~5.IN1
data[6] => result_node[6]~3.IN1
data[7] => result_node[7]~1.IN1
data[8] => result_node[0]~14.IN1
data[9] => result_node[1]~12.IN1
data[10] => result_node[2]~10.IN1
data[11] => result_node[3]~8.IN1
data[12] => result_node[4]~6.IN1
data[13] => result_node[5]~4.IN1
data[14] => result_node[6]~2.IN1
data[15] => result_node[7]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[6]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[5]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[4]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[3]~8.IN0
sel[0] => _~4.IN0
sel[0] => result_node[2]~10.IN0
sel[0] => _~5.IN0
sel[0] => result_node[1]~12.IN0
sel[0] => _~6.IN0
sel[0] => result_node[0]~14.IN0
sel[0] => _~7.IN0


|L6|System:inst|Comporator:inst15|lpm_compare1:inst16
clock => lpm_compare:lpm_compare_component.clock
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
AgB <= lpm_compare:lpm_compare_component.AgB


|L6|System:inst|Comporator:inst15|lpm_compare1:inst16|lpm_compare:lpm_compare_component
dataa[0] => cmpr_i8i:auto_generated.dataa[0]
dataa[1] => cmpr_i8i:auto_generated.dataa[1]
dataa[2] => cmpr_i8i:auto_generated.dataa[2]
dataa[3] => cmpr_i8i:auto_generated.dataa[3]
dataa[4] => cmpr_i8i:auto_generated.dataa[4]
dataa[5] => cmpr_i8i:auto_generated.dataa[5]
dataa[6] => cmpr_i8i:auto_generated.dataa[6]
dataa[7] => cmpr_i8i:auto_generated.dataa[7]
datab[0] => cmpr_i8i:auto_generated.datab[0]
datab[1] => cmpr_i8i:auto_generated.datab[1]
datab[2] => cmpr_i8i:auto_generated.datab[2]
datab[3] => cmpr_i8i:auto_generated.datab[3]
datab[4] => cmpr_i8i:auto_generated.datab[4]
datab[5] => cmpr_i8i:auto_generated.datab[5]
datab[6] => cmpr_i8i:auto_generated.datab[6]
datab[7] => cmpr_i8i:auto_generated.datab[7]
clock => cmpr_i8i:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_i8i:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|L6|System:inst|Comporator:inst15|lpm_compare1:inst16|lpm_compare:lpm_compare_component|cmpr_i8i:auto_generated
agb <= agb_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
clock => agb_dffe[0].CLK
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
datab[0] => op_1.IN15
datab[1] => op_1.IN13
datab[2] => op_1.IN11
datab[3] => op_1.IN9
datab[4] => op_1.IN7
datab[5] => op_1.IN5
datab[6] => op_1.IN3
datab[7] => op_1.IN1


|L6|System:inst|Comporator:inst15|BUSMUX:inst21
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]


|L6|System:inst|Comporator:inst15|BUSMUX:inst21|lpm_mux:$00000
data[0][0] => mux_cgc:auto_generated.data[0]
data[0][1] => mux_cgc:auto_generated.data[1]
data[0][2] => mux_cgc:auto_generated.data[2]
data[0][3] => mux_cgc:auto_generated.data[3]
data[0][4] => mux_cgc:auto_generated.data[4]
data[0][5] => mux_cgc:auto_generated.data[5]
data[0][6] => mux_cgc:auto_generated.data[6]
data[0][7] => mux_cgc:auto_generated.data[7]
data[1][0] => mux_cgc:auto_generated.data[8]
data[1][1] => mux_cgc:auto_generated.data[9]
data[1][2] => mux_cgc:auto_generated.data[10]
data[1][3] => mux_cgc:auto_generated.data[11]
data[1][4] => mux_cgc:auto_generated.data[12]
data[1][5] => mux_cgc:auto_generated.data[13]
data[1][6] => mux_cgc:auto_generated.data[14]
data[1][7] => mux_cgc:auto_generated.data[15]
sel[0] => mux_cgc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cgc:auto_generated.result[0]
result[1] <= mux_cgc:auto_generated.result[1]
result[2] <= mux_cgc:auto_generated.result[2]
result[3] <= mux_cgc:auto_generated.result[3]
result[4] <= mux_cgc:auto_generated.result[4]
result[5] <= mux_cgc:auto_generated.result[5]
result[6] <= mux_cgc:auto_generated.result[6]
result[7] <= mux_cgc:auto_generated.result[7]


|L6|System:inst|Comporator:inst15|BUSMUX:inst21|lpm_mux:$00000|mux_cgc:auto_generated
data[0] => result_node[0]~15.IN1
data[1] => result_node[1]~13.IN1
data[2] => result_node[2]~11.IN1
data[3] => result_node[3]~9.IN1
data[4] => result_node[4]~7.IN1
data[5] => result_node[5]~5.IN1
data[6] => result_node[6]~3.IN1
data[7] => result_node[7]~1.IN1
data[8] => result_node[0]~14.IN1
data[9] => result_node[1]~12.IN1
data[10] => result_node[2]~10.IN1
data[11] => result_node[3]~8.IN1
data[12] => result_node[4]~6.IN1
data[13] => result_node[5]~4.IN1
data[14] => result_node[6]~2.IN1
data[15] => result_node[7]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[6]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[5]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[4]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[3]~8.IN0
sel[0] => _~4.IN0
sel[0] => result_node[2]~10.IN0
sel[0] => _~5.IN0
sel[0] => result_node[1]~12.IN0
sel[0] => _~6.IN0
sel[0] => result_node[0]~14.IN0
sel[0] => _~7.IN0


|L6|System:inst|Comporator:inst15|lpm_compare1:inst20
clock => lpm_compare:lpm_compare_component.clock
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
AgB <= lpm_compare:lpm_compare_component.AgB


|L6|System:inst|Comporator:inst15|lpm_compare1:inst20|lpm_compare:lpm_compare_component
dataa[0] => cmpr_i8i:auto_generated.dataa[0]
dataa[1] => cmpr_i8i:auto_generated.dataa[1]
dataa[2] => cmpr_i8i:auto_generated.dataa[2]
dataa[3] => cmpr_i8i:auto_generated.dataa[3]
dataa[4] => cmpr_i8i:auto_generated.dataa[4]
dataa[5] => cmpr_i8i:auto_generated.dataa[5]
dataa[6] => cmpr_i8i:auto_generated.dataa[6]
dataa[7] => cmpr_i8i:auto_generated.dataa[7]
datab[0] => cmpr_i8i:auto_generated.datab[0]
datab[1] => cmpr_i8i:auto_generated.datab[1]
datab[2] => cmpr_i8i:auto_generated.datab[2]
datab[3] => cmpr_i8i:auto_generated.datab[3]
datab[4] => cmpr_i8i:auto_generated.datab[4]
datab[5] => cmpr_i8i:auto_generated.datab[5]
datab[6] => cmpr_i8i:auto_generated.datab[6]
datab[7] => cmpr_i8i:auto_generated.datab[7]
clock => cmpr_i8i:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_i8i:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|L6|System:inst|Comporator:inst15|lpm_compare1:inst20|lpm_compare:lpm_compare_component|cmpr_i8i:auto_generated
agb <= agb_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
clock => agb_dffe[0].CLK
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
datab[0] => op_1.IN15
datab[1] => op_1.IN13
datab[2] => op_1.IN11
datab[3] => op_1.IN9
datab[4] => op_1.IN7
datab[5] => op_1.IN5
datab[6] => op_1.IN3
datab[7] => op_1.IN1


|L6|System:inst|Comporator:inst15|Decoder:inst27
Y0 <= 16dmux:inst.Q0
B => 16dmux:inst.B
A => 16dmux:inst.A
Y1 <= 16dmux:inst.Q1
Y2 <= 16dmux:inst.Q2
Y3 <= 16dmux:inst.Q3


|L6|System:inst|Comporator:inst15|Decoder:inst27|16dmux:inst
Q8 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A => 5.IN0
A => 22.IN0
A => 14.IN0
A => 12.IN0
A => 10.IN0
A => 26.IN0
A => 28.IN0
A => 30.IN0
A => 32.IN0
B => 6.IN0
B => 20.IN1
B => 14.IN2
B => 11.IN1
B => 10.IN1
B => 26.IN1
B => 27.IN1
B => 30.IN1
B => 31.IN1
C => 7.IN0
C => 13.IN2
C => 12.IN2
C => 11.IN2
C => 10.IN2
C => 26.IN2
C => 27.IN2
C => 28.IN2
C => 29.IN2
D => 24.IN3
D => 22.IN3
D => 20.IN3
D => 14.IN3
D => 13.IN3
D => 12.IN3
D => 11.IN3
D => 10.IN3
D => 8.IN0
Q9 <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q10 <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q11 <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q12 <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q13 <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q14 <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q15 <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q7 <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q6 <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= 32.DB_MAX_OUTPUT_PORT_TYPE
Q0 <= 33.DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|Comporator:inst15|21mux:inst45
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|L6|System:inst|Comporator:inst15|lpm_compare1:inst24
clock => lpm_compare:lpm_compare_component.clock
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
AgB <= lpm_compare:lpm_compare_component.AgB


|L6|System:inst|Comporator:inst15|lpm_compare1:inst24|lpm_compare:lpm_compare_component
dataa[0] => cmpr_i8i:auto_generated.dataa[0]
dataa[1] => cmpr_i8i:auto_generated.dataa[1]
dataa[2] => cmpr_i8i:auto_generated.dataa[2]
dataa[3] => cmpr_i8i:auto_generated.dataa[3]
dataa[4] => cmpr_i8i:auto_generated.dataa[4]
dataa[5] => cmpr_i8i:auto_generated.dataa[5]
dataa[6] => cmpr_i8i:auto_generated.dataa[6]
dataa[7] => cmpr_i8i:auto_generated.dataa[7]
datab[0] => cmpr_i8i:auto_generated.datab[0]
datab[1] => cmpr_i8i:auto_generated.datab[1]
datab[2] => cmpr_i8i:auto_generated.datab[2]
datab[3] => cmpr_i8i:auto_generated.datab[3]
datab[4] => cmpr_i8i:auto_generated.datab[4]
datab[5] => cmpr_i8i:auto_generated.datab[5]
datab[6] => cmpr_i8i:auto_generated.datab[6]
datab[7] => cmpr_i8i:auto_generated.datab[7]
clock => cmpr_i8i:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_i8i:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|L6|System:inst|Comporator:inst15|lpm_compare1:inst24|lpm_compare:lpm_compare_component|cmpr_i8i:auto_generated
agb <= agb_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
clock => agb_dffe[0].CLK
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
datab[0] => op_1.IN15
datab[1] => op_1.IN13
datab[2] => op_1.IN11
datab[3] => op_1.IN9
datab[4] => op_1.IN7
datab[5] => op_1.IN5
datab[6] => op_1.IN3
datab[7] => op_1.IN1


|L6|System:inst|Comporator:inst15|BUSMUX:inst18
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]


|L6|System:inst|Comporator:inst15|BUSMUX:inst18|lpm_mux:$00000
data[0][0] => mux_cgc:auto_generated.data[0]
data[0][1] => mux_cgc:auto_generated.data[1]
data[0][2] => mux_cgc:auto_generated.data[2]
data[0][3] => mux_cgc:auto_generated.data[3]
data[0][4] => mux_cgc:auto_generated.data[4]
data[0][5] => mux_cgc:auto_generated.data[5]
data[0][6] => mux_cgc:auto_generated.data[6]
data[0][7] => mux_cgc:auto_generated.data[7]
data[1][0] => mux_cgc:auto_generated.data[8]
data[1][1] => mux_cgc:auto_generated.data[9]
data[1][2] => mux_cgc:auto_generated.data[10]
data[1][3] => mux_cgc:auto_generated.data[11]
data[1][4] => mux_cgc:auto_generated.data[12]
data[1][5] => mux_cgc:auto_generated.data[13]
data[1][6] => mux_cgc:auto_generated.data[14]
data[1][7] => mux_cgc:auto_generated.data[15]
sel[0] => mux_cgc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cgc:auto_generated.result[0]
result[1] <= mux_cgc:auto_generated.result[1]
result[2] <= mux_cgc:auto_generated.result[2]
result[3] <= mux_cgc:auto_generated.result[3]
result[4] <= mux_cgc:auto_generated.result[4]
result[5] <= mux_cgc:auto_generated.result[5]
result[6] <= mux_cgc:auto_generated.result[6]
result[7] <= mux_cgc:auto_generated.result[7]


|L6|System:inst|Comporator:inst15|BUSMUX:inst18|lpm_mux:$00000|mux_cgc:auto_generated
data[0] => result_node[0]~15.IN1
data[1] => result_node[1]~13.IN1
data[2] => result_node[2]~11.IN1
data[3] => result_node[3]~9.IN1
data[4] => result_node[4]~7.IN1
data[5] => result_node[5]~5.IN1
data[6] => result_node[6]~3.IN1
data[7] => result_node[7]~1.IN1
data[8] => result_node[0]~14.IN1
data[9] => result_node[1]~12.IN1
data[10] => result_node[2]~10.IN1
data[11] => result_node[3]~8.IN1
data[12] => result_node[4]~6.IN1
data[13] => result_node[5]~4.IN1
data[14] => result_node[6]~2.IN1
data[15] => result_node[7]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[6]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[5]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[4]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[3]~8.IN0
sel[0] => _~4.IN0
sel[0] => result_node[2]~10.IN0
sel[0] => _~5.IN0
sel[0] => result_node[1]~12.IN0
sel[0] => _~6.IN0
sel[0] => result_node[0]~14.IN0
sel[0] => _~7.IN0


|L6|System:inst|Comporator:inst15|lpm_compare1:inst15
clock => lpm_compare:lpm_compare_component.clock
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
AgB <= lpm_compare:lpm_compare_component.AgB


|L6|System:inst|Comporator:inst15|lpm_compare1:inst15|lpm_compare:lpm_compare_component
dataa[0] => cmpr_i8i:auto_generated.dataa[0]
dataa[1] => cmpr_i8i:auto_generated.dataa[1]
dataa[2] => cmpr_i8i:auto_generated.dataa[2]
dataa[3] => cmpr_i8i:auto_generated.dataa[3]
dataa[4] => cmpr_i8i:auto_generated.dataa[4]
dataa[5] => cmpr_i8i:auto_generated.dataa[5]
dataa[6] => cmpr_i8i:auto_generated.dataa[6]
dataa[7] => cmpr_i8i:auto_generated.dataa[7]
datab[0] => cmpr_i8i:auto_generated.datab[0]
datab[1] => cmpr_i8i:auto_generated.datab[1]
datab[2] => cmpr_i8i:auto_generated.datab[2]
datab[3] => cmpr_i8i:auto_generated.datab[3]
datab[4] => cmpr_i8i:auto_generated.datab[4]
datab[5] => cmpr_i8i:auto_generated.datab[5]
datab[6] => cmpr_i8i:auto_generated.datab[6]
datab[7] => cmpr_i8i:auto_generated.datab[7]
clock => cmpr_i8i:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_i8i:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|L6|System:inst|Comporator:inst15|lpm_compare1:inst15|lpm_compare:lpm_compare_component|cmpr_i8i:auto_generated
agb <= agb_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
clock => agb_dffe[0].CLK
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
datab[0] => op_1.IN15
datab[1] => op_1.IN13
datab[2] => op_1.IN11
datab[3] => op_1.IN9
datab[4] => op_1.IN7
datab[5] => op_1.IN5
datab[6] => op_1.IN3
datab[7] => op_1.IN1


|L6|System:inst|Comporator:inst15|BUSMUX:inst22
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]


|L6|System:inst|Comporator:inst15|BUSMUX:inst22|lpm_mux:$00000
data[0][0] => mux_cgc:auto_generated.data[0]
data[0][1] => mux_cgc:auto_generated.data[1]
data[0][2] => mux_cgc:auto_generated.data[2]
data[0][3] => mux_cgc:auto_generated.data[3]
data[0][4] => mux_cgc:auto_generated.data[4]
data[0][5] => mux_cgc:auto_generated.data[5]
data[0][6] => mux_cgc:auto_generated.data[6]
data[0][7] => mux_cgc:auto_generated.data[7]
data[1][0] => mux_cgc:auto_generated.data[8]
data[1][1] => mux_cgc:auto_generated.data[9]
data[1][2] => mux_cgc:auto_generated.data[10]
data[1][3] => mux_cgc:auto_generated.data[11]
data[1][4] => mux_cgc:auto_generated.data[12]
data[1][5] => mux_cgc:auto_generated.data[13]
data[1][6] => mux_cgc:auto_generated.data[14]
data[1][7] => mux_cgc:auto_generated.data[15]
sel[0] => mux_cgc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_cgc:auto_generated.result[0]
result[1] <= mux_cgc:auto_generated.result[1]
result[2] <= mux_cgc:auto_generated.result[2]
result[3] <= mux_cgc:auto_generated.result[3]
result[4] <= mux_cgc:auto_generated.result[4]
result[5] <= mux_cgc:auto_generated.result[5]
result[6] <= mux_cgc:auto_generated.result[6]
result[7] <= mux_cgc:auto_generated.result[7]


|L6|System:inst|Comporator:inst15|BUSMUX:inst22|lpm_mux:$00000|mux_cgc:auto_generated
data[0] => result_node[0]~15.IN1
data[1] => result_node[1]~13.IN1
data[2] => result_node[2]~11.IN1
data[3] => result_node[3]~9.IN1
data[4] => result_node[4]~7.IN1
data[5] => result_node[5]~5.IN1
data[6] => result_node[6]~3.IN1
data[7] => result_node[7]~1.IN1
data[8] => result_node[0]~14.IN1
data[9] => result_node[1]~12.IN1
data[10] => result_node[2]~10.IN1
data[11] => result_node[3]~8.IN1
data[12] => result_node[4]~6.IN1
data[13] => result_node[5]~4.IN1
data[14] => result_node[6]~2.IN1
data[15] => result_node[7]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[7]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[6]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[5]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[4]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[3]~8.IN0
sel[0] => _~4.IN0
sel[0] => result_node[2]~10.IN0
sel[0] => _~5.IN0
sel[0] => result_node[1]~12.IN0
sel[0] => _~6.IN0
sel[0] => result_node[0]~14.IN0
sel[0] => _~7.IN0


|L6|System:inst|Comporator:inst15|lpm_compare1:inst19
clock => lpm_compare:lpm_compare_component.clock
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
dataa[5] => lpm_compare:lpm_compare_component.dataa[5]
dataa[6] => lpm_compare:lpm_compare_component.dataa[6]
dataa[7] => lpm_compare:lpm_compare_component.dataa[7]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
datab[5] => lpm_compare:lpm_compare_component.datab[5]
datab[6] => lpm_compare:lpm_compare_component.datab[6]
datab[7] => lpm_compare:lpm_compare_component.datab[7]
AgB <= lpm_compare:lpm_compare_component.AgB


|L6|System:inst|Comporator:inst15|lpm_compare1:inst19|lpm_compare:lpm_compare_component
dataa[0] => cmpr_i8i:auto_generated.dataa[0]
dataa[1] => cmpr_i8i:auto_generated.dataa[1]
dataa[2] => cmpr_i8i:auto_generated.dataa[2]
dataa[3] => cmpr_i8i:auto_generated.dataa[3]
dataa[4] => cmpr_i8i:auto_generated.dataa[4]
dataa[5] => cmpr_i8i:auto_generated.dataa[5]
dataa[6] => cmpr_i8i:auto_generated.dataa[6]
dataa[7] => cmpr_i8i:auto_generated.dataa[7]
datab[0] => cmpr_i8i:auto_generated.datab[0]
datab[1] => cmpr_i8i:auto_generated.datab[1]
datab[2] => cmpr_i8i:auto_generated.datab[2]
datab[3] => cmpr_i8i:auto_generated.datab[3]
datab[4] => cmpr_i8i:auto_generated.datab[4]
datab[5] => cmpr_i8i:auto_generated.datab[5]
datab[6] => cmpr_i8i:auto_generated.datab[6]
datab[7] => cmpr_i8i:auto_generated.datab[7]
clock => cmpr_i8i:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= <GND>
agb <= cmpr_i8i:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|L6|System:inst|Comporator:inst15|lpm_compare1:inst19|lpm_compare:lpm_compare_component|cmpr_i8i:auto_generated
agb <= agb_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
clock => agb_dffe[0].CLK
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
datab[0] => op_1.IN15
datab[1] => op_1.IN13
datab[2] => op_1.IN11
datab[3] => op_1.IN9
datab[4] => op_1.IN7
datab[5] => op_1.IN5
datab[6] => op_1.IN3
datab[7] => op_1.IN1


|L6|System:inst|cashSystem:inst1
hit <= inst2.DB_MAX_OUTPUT_PORT_TYPE
wren1 => CashBank:inst1.wren
wren1 => CashBank:inst1.writeTag
wren1 => lpm_counter0:counter1.sclr
CLK => CashBank:inst1.CLK
CLK => CashBank:inst.CLK
CLK => inst5.IN0
write[0] => CashBank:inst1.data[0]
write[0] => CashBank:inst.data[0]
write[1] => CashBank:inst1.data[1]
write[1] => CashBank:inst.data[1]
write[2] => CashBank:inst1.data[2]
write[2] => CashBank:inst.data[2]
write[3] => CashBank:inst1.data[3]
write[3] => CashBank:inst.data[3]
write[4] => CashBank:inst1.data[4]
write[4] => CashBank:inst.data[4]
write[5] => CashBank:inst1.data[5]
write[5] => CashBank:inst.data[5]
write[6] => CashBank:inst1.data[6]
write[6] => CashBank:inst.data[6]
write[7] => CashBank:inst1.data[7]
write[7] => CashBank:inst.data[7]
write[8] => CashBank:inst1.data[8]
write[8] => CashBank:inst.data[8]
write[9] => CashBank:inst1.data[9]
write[9] => CashBank:inst.data[9]
write[10] => CashBank:inst1.data[10]
write[10] => CashBank:inst.data[10]
write[11] => CashBank:inst1.data[11]
write[11] => CashBank:inst.data[11]
write[12] => CashBank:inst1.data[12]
write[12] => CashBank:inst.data[12]
write[13] => CashBank:inst1.data[13]
write[13] => CashBank:inst.data[13]
write[14] => CashBank:inst1.data[14]
write[14] => CashBank:inst.data[14]
write[15] => CashBank:inst1.data[15]
write[15] => CashBank:inst.data[15]
newTag[0] => CashBank:inst1.newTag[0]
newTag[0] => CashBank:inst.newTag[0]
newTag[1] => CashBank:inst1.newTag[1]
newTag[1] => CashBank:inst.newTag[1]
newTag[2] => CashBank:inst1.newTag[2]
newTag[2] => CashBank:inst.newTag[2]
newTag[3] => CashBank:inst1.newTag[3]
newTag[3] => CashBank:inst.newTag[3]
newTag[4] => CashBank:inst1.newTag[4]
newTag[4] => CashBank:inst.newTag[4]
offset[0] => CashBank:inst1.offset[0]
offset[0] => CashBank:inst.offset[0]
offset[1] => CashBank:inst1.offset[1]
offset[1] => CashBank:inst.offset[1]
tag[0] => CashBank:inst1.tag[0]
tag[0] => CashBank:inst.tag[0]
tag[1] => CashBank:inst1.tag[1]
tag[1] => CashBank:inst.tag[1]
tag[2] => CashBank:inst1.tag[2]
tag[2] => CashBank:inst.tag[2]
tag[3] => CashBank:inst1.tag[3]
tag[3] => CashBank:inst.tag[3]
tag[4] => CashBank:inst1.tag[4]
tag[4] => CashBank:inst.tag[4]
wren0 => CashBank:inst.wren
wren0 => CashBank:inst.writeTag
wren0 => lpm_counter0:counter0.sclr
hit0 <= CashBank:inst.hit
hit1 <= CashBank:inst1.hit
count0[0] <= lpm_counter0:counter0.q[0]
count0[1] <= lpm_counter0:counter0.q[1]
count0[2] <= lpm_counter0:counter0.q[2]
count0[3] <= lpm_counter0:counter0.q[3]
count0[4] <= lpm_counter0:counter0.q[4]
count0[5] <= lpm_counter0:counter0.q[5]
count0[6] <= lpm_counter0:counter0.q[6]
count0[7] <= lpm_counter0:counter0.q[7]
count1[0] <= lpm_counter0:counter1.q[0]
count1[1] <= lpm_counter0:counter1.q[1]
count1[2] <= lpm_counter0:counter1.q[2]
count1[3] <= lpm_counter0:counter1.q[3]
count1[4] <= lpm_counter0:counter1.q[4]
count1[5] <= lpm_counter0:counter1.q[5]
count1[6] <= lpm_counter0:counter1.q[6]
count1[7] <= lpm_counter0:counter1.q[7]
res[0] <= lpm_or0:inst3.result[0]
res[1] <= lpm_or0:inst3.result[1]
res[2] <= lpm_or0:inst3.result[2]
res[3] <= lpm_or0:inst3.result[3]


|L6|System:inst|cashSystem:inst1|CashBank:inst1
hit <= inst13.DB_MAX_OUTPUT_PORT_TYPE
wren => inst10~0.IN1
wren => inst10.CLK
wren => Cash:inst.wren
tag[0] => lpm_compare0:inst3.dataa[0]
tag[1] => lpm_compare0:inst3.dataa[1]
tag[2] => lpm_compare0:inst3.dataa[2]
tag[3] => lpm_compare0:inst3.dataa[3]
tag[4] => lpm_compare0:inst3.dataa[4]
CLK => inst4.IN0
writeTag => inst7.IN1
newTag[0] => lpm_dff1:inst1.data[0]
newTag[1] => lpm_dff1:inst1.data[1]
newTag[2] => lpm_dff1:inst1.data[2]
newTag[3] => lpm_dff1:inst1.data[3]
newTag[4] => lpm_dff1:inst1.data[4]
result[0] <= Cash:inst.result[0]
result[1] <= Cash:inst.result[1]
result[2] <= Cash:inst.result[2]
result[3] <= Cash:inst.result[3]
data[0] => Cash:inst.data[0]
data[1] => Cash:inst.data[1]
data[2] => Cash:inst.data[2]
data[3] => Cash:inst.data[3]
data[4] => Cash:inst.data[4]
data[5] => Cash:inst.data[5]
data[6] => Cash:inst.data[6]
data[7] => Cash:inst.data[7]
data[8] => Cash:inst.data[8]
data[9] => Cash:inst.data[9]
data[10] => Cash:inst.data[10]
data[11] => Cash:inst.data[11]
data[12] => Cash:inst.data[12]
data[13] => Cash:inst.data[13]
data[14] => Cash:inst.data[14]
data[15] => Cash:inst.data[15]
offset[0] => Cash:inst.offset[0]
offset[1] => Cash:inst.offset[1]


|L6|System:inst|cashSystem:inst1|CashBank:inst1|lpm_compare0:inst3
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
AeB <= lpm_compare:lpm_compare_component.AeB


|L6|System:inst|cashSystem:inst1|CashBank:inst1|lpm_compare0:inst3|lpm_compare:lpm_compare_component
dataa[0] => cmpr_lag:auto_generated.dataa[0]
dataa[1] => cmpr_lag:auto_generated.dataa[1]
dataa[2] => cmpr_lag:auto_generated.dataa[2]
dataa[3] => cmpr_lag:auto_generated.dataa[3]
dataa[4] => cmpr_lag:auto_generated.dataa[4]
datab[0] => cmpr_lag:auto_generated.datab[0]
datab[1] => cmpr_lag:auto_generated.datab[1]
datab[2] => cmpr_lag:auto_generated.datab[2]
datab[3] => cmpr_lag:auto_generated.datab[3]
datab[4] => cmpr_lag:auto_generated.datab[4]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_lag:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|L6|System:inst|cashSystem:inst1|CashBank:inst1|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_lag:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~2.IN0
dataa[1] => data_wire[0]~3.IN0
dataa[2] => data_wire[1]~0.IN0
dataa[3] => data_wire[1]~1.IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0]~2.IN1
datab[1] => data_wire[0]~3.IN1
datab[2] => data_wire[1]~0.IN1
datab[3] => data_wire[1]~1.IN1
datab[4] => data_wire[2].IN1


|L6|System:inst|cashSystem:inst1|CashBank:inst1|lpm_dff1:inst1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]


|L6|System:inst|cashSystem:inst1|CashBank:inst1|lpm_dff1:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst1|CashBank:inst1|Cash:inst
result[0] <= BUSMUX:inst9.result[0]
result[1] <= BUSMUX:inst9.result[1]
result[2] <= BUSMUX:inst9.result[2]
result[3] <= BUSMUX:inst9.result[3]
enable => BUSMUX:inst9.sel
wren => RONWren:inst.wren
CLK => RONWren:inst.CLK
data[0] => RONWren:inst.data[0]
data[1] => RONWren:inst.data[1]
data[2] => RONWren:inst.data[2]
data[3] => RONWren:inst.data[3]
data[4] => RONWren:inst.data[4]
data[5] => RONWren:inst.data[5]
data[6] => RONWren:inst.data[6]
data[7] => RONWren:inst.data[7]
data[8] => RONWren:inst.data[8]
data[9] => RONWren:inst.data[9]
data[10] => RONWren:inst.data[10]
data[11] => RONWren:inst.data[11]
data[12] => RONWren:inst.data[12]
data[13] => RONWren:inst.data[13]
data[14] => RONWren:inst.data[14]
data[15] => RONWren:inst.data[15]
offset[0] => lpm_mux0:inst7.sel[0]
offset[1] => lpm_mux0:inst7.sel[1]


|L6|System:inst|cashSystem:inst1|CashBank:inst1|Cash:inst|BUSMUX:inst9
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|L6|System:inst|cashSystem:inst1|CashBank:inst1|Cash:inst|BUSMUX:inst9|lpm_mux:$00000
data[0][0] => mux_8gc:auto_generated.data[0]
data[0][1] => mux_8gc:auto_generated.data[1]
data[0][2] => mux_8gc:auto_generated.data[2]
data[0][3] => mux_8gc:auto_generated.data[3]
data[1][0] => mux_8gc:auto_generated.data[4]
data[1][1] => mux_8gc:auto_generated.data[5]
data[1][2] => mux_8gc:auto_generated.data[6]
data[1][3] => mux_8gc:auto_generated.data[7]
sel[0] => mux_8gc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_8gc:auto_generated.result[0]
result[1] <= mux_8gc:auto_generated.result[1]
result[2] <= mux_8gc:auto_generated.result[2]
result[3] <= mux_8gc:auto_generated.result[3]


|L6|System:inst|cashSystem:inst1|CashBank:inst1|Cash:inst|BUSMUX:inst9|lpm_mux:$00000|mux_8gc:auto_generated
data[0] => result_node[0]~7.IN1
data[1] => result_node[1]~5.IN1
data[2] => result_node[2]~3.IN1
data[3] => result_node[3]~1.IN1
data[4] => result_node[0]~6.IN1
data[5] => result_node[1]~4.IN1
data[6] => result_node[2]~2.IN1
data[7] => result_node[3]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[2]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[1]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[0]~6.IN0
sel[0] => _~3.IN0


|L6|System:inst|cashSystem:inst1|CashBank:inst1|Cash:inst|lpm_mux0:inst7
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]


|L6|System:inst|cashSystem:inst1|CashBank:inst1|Cash:inst|lpm_mux0:inst7|lpm_mux:lpm_mux_component
data[0][0] => mux_msd:auto_generated.data[0]
data[0][1] => mux_msd:auto_generated.data[1]
data[0][2] => mux_msd:auto_generated.data[2]
data[0][3] => mux_msd:auto_generated.data[3]
data[1][0] => mux_msd:auto_generated.data[4]
data[1][1] => mux_msd:auto_generated.data[5]
data[1][2] => mux_msd:auto_generated.data[6]
data[1][3] => mux_msd:auto_generated.data[7]
data[2][0] => mux_msd:auto_generated.data[8]
data[2][1] => mux_msd:auto_generated.data[9]
data[2][2] => mux_msd:auto_generated.data[10]
data[2][3] => mux_msd:auto_generated.data[11]
data[3][0] => mux_msd:auto_generated.data[12]
data[3][1] => mux_msd:auto_generated.data[13]
data[3][2] => mux_msd:auto_generated.data[14]
data[3][3] => mux_msd:auto_generated.data[15]
sel[0] => mux_msd:auto_generated.sel[0]
sel[1] => mux_msd:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_msd:auto_generated.result[0]
result[1] <= mux_msd:auto_generated.result[1]
result[2] <= mux_msd:auto_generated.result[2]
result[3] <= mux_msd:auto_generated.result[3]


|L6|System:inst|cashSystem:inst1|CashBank:inst1|Cash:inst|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_msd:auto_generated
data[0] => _~56.IN0
data[0] => _~64.IN0
data[1] => _~38.IN0
data[1] => _~46.IN0
data[2] => _~20.IN0
data[2] => _~28.IN0
data[3] => _~2.IN0
data[3] => _~10.IN0
data[4] => _~54.IN0
data[5] => _~36.IN0
data[6] => _~18.IN0
data[7] => _~0.IN0
data[8] => _~59.IN1
data[8] => _~67.IN1
data[9] => _~41.IN1
data[9] => _~49.IN1
data[10] => _~23.IN1
data[10] => _~31.IN1
data[11] => _~5.IN1
data[11] => _~13.IN1
data[12] => _~71.IN0
data[13] => _~53.IN0
data[14] => _~35.IN0
data[15] => _~17.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _~0.IN1
sel[0] => _~3.IN0
sel[0] => _~5.IN0
sel[0] => _~11.IN0
sel[0] => _~13.IN0
sel[0] => _~16.IN0
sel[0] => _~18.IN1
sel[0] => _~21.IN0
sel[0] => _~23.IN0
sel[0] => _~29.IN0
sel[0] => _~31.IN0
sel[0] => _~34.IN0
sel[0] => _~36.IN1
sel[0] => _~39.IN0
sel[0] => _~41.IN0
sel[0] => _~47.IN0
sel[0] => _~49.IN0
sel[0] => _~52.IN0
sel[0] => _~54.IN1
sel[0] => _~57.IN0
sel[0] => _~59.IN0
sel[0] => _~65.IN0
sel[0] => _~67.IN0
sel[0] => _~70.IN0
sel[1] => _~1.IN0
sel[1] => _~6.IN0
sel[1] => _~9.IN0
sel[1] => _~14.IN0
sel[1] => _~19.IN0
sel[1] => _~24.IN0
sel[1] => _~27.IN0
sel[1] => _~32.IN0
sel[1] => _~37.IN0
sel[1] => _~42.IN0
sel[1] => _~45.IN0
sel[1] => _~50.IN0
sel[1] => _~55.IN0
sel[1] => _~60.IN0
sel[1] => _~63.IN0
sel[1] => _~68.IN0


|L6|System:inst|cashSystem:inst1|CashBank:inst1|Cash:inst|RONWren:inst
A0[0] <= RON:inst1.A0[0]
A0[1] <= RON:inst1.A0[1]
A0[2] <= RON:inst1.A0[2]
A0[3] <= RON:inst1.A0[3]
wren => inst.IN0
CLK => inst.IN1
data[0] => RON:inst1.data[0]
data[1] => RON:inst1.data[1]
data[2] => RON:inst1.data[2]
data[3] => RON:inst1.data[3]
data[4] => RON:inst1.data[4]
data[5] => RON:inst1.data[5]
data[6] => RON:inst1.data[6]
data[7] => RON:inst1.data[7]
data[8] => RON:inst1.data[8]
data[9] => RON:inst1.data[9]
data[10] => RON:inst1.data[10]
data[11] => RON:inst1.data[11]
data[12] => RON:inst1.data[12]
data[13] => RON:inst1.data[13]
data[14] => RON:inst1.data[14]
data[15] => RON:inst1.data[15]
A1[0] <= RON:inst1.A1[0]
A1[1] <= RON:inst1.A1[1]
A1[2] <= RON:inst1.A1[2]
A1[3] <= RON:inst1.A1[3]
A2[0] <= RON:inst1.A2[0]
A2[1] <= RON:inst1.A2[1]
A2[2] <= RON:inst1.A2[2]
A2[3] <= RON:inst1.A2[3]
A3[0] <= RON:inst1.A3[0]
A3[1] <= RON:inst1.A3[1]
A3[2] <= RON:inst1.A3[2]
A3[3] <= RON:inst1.A3[3]


|L6|System:inst|cashSystem:inst1|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1
A0[0] <= lpm_dff0:word0.q[0]
A0[1] <= lpm_dff0:word0.q[1]
A0[2] <= lpm_dff0:word0.q[2]
A0[3] <= lpm_dff0:word0.q[3]
clock => lpm_dff0:word0.clock
clock => lpm_dff0:word1.clock
clock => lpm_dff0:word2.clock
clock => lpm_dff0:word3.clock
data[0] => Parser:inst4.data[0]
data[0] => Parser:inst5.data[0]
data[0] => Parser:inst6.data[0]
data[0] => Parser:inst7.data[0]
data[1] => Parser:inst4.data[1]
data[1] => Parser:inst5.data[1]
data[1] => Parser:inst6.data[1]
data[1] => Parser:inst7.data[1]
data[2] => Parser:inst4.data[2]
data[2] => Parser:inst5.data[2]
data[2] => Parser:inst6.data[2]
data[2] => Parser:inst7.data[2]
data[3] => Parser:inst4.data[3]
data[3] => Parser:inst5.data[3]
data[3] => Parser:inst6.data[3]
data[3] => Parser:inst7.data[3]
data[4] => Parser:inst4.data[4]
data[4] => Parser:inst5.data[4]
data[4] => Parser:inst6.data[4]
data[4] => Parser:inst7.data[4]
data[5] => Parser:inst4.data[5]
data[5] => Parser:inst5.data[5]
data[5] => Parser:inst6.data[5]
data[5] => Parser:inst7.data[5]
data[6] => Parser:inst4.data[6]
data[6] => Parser:inst5.data[6]
data[6] => Parser:inst6.data[6]
data[6] => Parser:inst7.data[6]
data[7] => Parser:inst4.data[7]
data[7] => Parser:inst5.data[7]
data[7] => Parser:inst6.data[7]
data[7] => Parser:inst7.data[7]
data[8] => Parser:inst4.data[8]
data[8] => Parser:inst5.data[8]
data[8] => Parser:inst6.data[8]
data[8] => Parser:inst7.data[8]
data[9] => Parser:inst4.data[9]
data[9] => Parser:inst5.data[9]
data[9] => Parser:inst6.data[9]
data[9] => Parser:inst7.data[9]
data[10] => Parser:inst4.data[10]
data[10] => Parser:inst5.data[10]
data[10] => Parser:inst6.data[10]
data[10] => Parser:inst7.data[10]
data[11] => Parser:inst4.data[11]
data[11] => Parser:inst5.data[11]
data[11] => Parser:inst6.data[11]
data[11] => Parser:inst7.data[11]
data[12] => Parser:inst4.data[12]
data[12] => Parser:inst5.data[12]
data[12] => Parser:inst6.data[12]
data[12] => Parser:inst7.data[12]
data[13] => Parser:inst4.data[13]
data[13] => Parser:inst5.data[13]
data[13] => Parser:inst6.data[13]
data[13] => Parser:inst7.data[13]
data[14] => Parser:inst4.data[14]
data[14] => Parser:inst5.data[14]
data[14] => Parser:inst6.data[14]
data[14] => Parser:inst7.data[14]
data[15] => Parser:inst4.data[15]
data[15] => Parser:inst5.data[15]
data[15] => Parser:inst6.data[15]
data[15] => Parser:inst7.data[15]
A1[0] <= lpm_dff0:word1.q[0]
A1[1] <= lpm_dff0:word1.q[1]
A1[2] <= lpm_dff0:word1.q[2]
A1[3] <= lpm_dff0:word1.q[3]
A2[0] <= lpm_dff0:word2.q[0]
A2[1] <= lpm_dff0:word2.q[1]
A2[2] <= lpm_dff0:word2.q[2]
A2[3] <= lpm_dff0:word2.q[3]
A3[0] <= lpm_dff0:word3.q[0]
A3[1] <= lpm_dff0:word3.q[1]
A3[2] <= lpm_dff0:word3.q[2]
A3[3] <= lpm_dff0:word3.q[3]


|L6|System:inst|cashSystem:inst1|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|lpm_dff0:word0
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]


|L6|System:inst|cashSystem:inst1|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|lpm_dff0:word0|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst1|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|Parser:inst4
res[0] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
index[0] => Decoder:inst16.A
index[1] => Decoder:inst16.B
data[0] => inst12.IN1
data[1] => inst8.IN1
data[2] => inst4.IN1
data[3] => inst.IN1
data[4] => inst13.IN1
data[5] => inst9.IN1
data[6] => inst5.IN1
data[7] => inst1.IN1
data[8] => inst14.IN1
data[9] => inst10.IN1
data[10] => inst6.IN1
data[11] => inst2.IN1
data[12] => inst15.IN1
data[13] => inst11.IN1
data[14] => inst7.IN1
data[15] => inst3.IN1


|L6|System:inst|cashSystem:inst1|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|Parser:inst4|Decoder:inst16
Y0 <= 16dmux:inst.Q0
B => 16dmux:inst.B
A => 16dmux:inst.A
Y1 <= 16dmux:inst.Q1
Y2 <= 16dmux:inst.Q2
Y3 <= 16dmux:inst.Q3


|L6|System:inst|cashSystem:inst1|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|Parser:inst4|Decoder:inst16|16dmux:inst
Q8 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A => 5.IN0
A => 22.IN0
A => 14.IN0
A => 12.IN0
A => 10.IN0
A => 26.IN0
A => 28.IN0
A => 30.IN0
A => 32.IN0
B => 6.IN0
B => 20.IN1
B => 14.IN2
B => 11.IN1
B => 10.IN1
B => 26.IN1
B => 27.IN1
B => 30.IN1
B => 31.IN1
C => 7.IN0
C => 13.IN2
C => 12.IN2
C => 11.IN2
C => 10.IN2
C => 26.IN2
C => 27.IN2
C => 28.IN2
C => 29.IN2
D => 24.IN3
D => 22.IN3
D => 20.IN3
D => 14.IN3
D => 13.IN3
D => 12.IN3
D => 11.IN3
D => 10.IN3
D => 8.IN0
Q9 <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q10 <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q11 <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q12 <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q13 <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q14 <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q15 <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q7 <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q6 <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= 32.DB_MAX_OUTPUT_PORT_TYPE
Q0 <= 33.DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst1|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|lpm_constant0:inst8
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]


|L6|System:inst|cashSystem:inst1|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|lpm_constant0:inst8|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>


|L6|System:inst|cashSystem:inst1|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|lpm_dff0:word1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]


|L6|System:inst|cashSystem:inst1|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|lpm_dff0:word1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst1|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|Parser:inst5
res[0] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
index[0] => Decoder:inst16.A
index[1] => Decoder:inst16.B
data[0] => inst12.IN1
data[1] => inst8.IN1
data[2] => inst4.IN1
data[3] => inst.IN1
data[4] => inst13.IN1
data[5] => inst9.IN1
data[6] => inst5.IN1
data[7] => inst1.IN1
data[8] => inst14.IN1
data[9] => inst10.IN1
data[10] => inst6.IN1
data[11] => inst2.IN1
data[12] => inst15.IN1
data[13] => inst11.IN1
data[14] => inst7.IN1
data[15] => inst3.IN1


|L6|System:inst|cashSystem:inst1|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|Parser:inst5|Decoder:inst16
Y0 <= 16dmux:inst.Q0
B => 16dmux:inst.B
A => 16dmux:inst.A
Y1 <= 16dmux:inst.Q1
Y2 <= 16dmux:inst.Q2
Y3 <= 16dmux:inst.Q3


|L6|System:inst|cashSystem:inst1|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|Parser:inst5|Decoder:inst16|16dmux:inst
Q8 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A => 5.IN0
A => 22.IN0
A => 14.IN0
A => 12.IN0
A => 10.IN0
A => 26.IN0
A => 28.IN0
A => 30.IN0
A => 32.IN0
B => 6.IN0
B => 20.IN1
B => 14.IN2
B => 11.IN1
B => 10.IN1
B => 26.IN1
B => 27.IN1
B => 30.IN1
B => 31.IN1
C => 7.IN0
C => 13.IN2
C => 12.IN2
C => 11.IN2
C => 10.IN2
C => 26.IN2
C => 27.IN2
C => 28.IN2
C => 29.IN2
D => 24.IN3
D => 22.IN3
D => 20.IN3
D => 14.IN3
D => 13.IN3
D => 12.IN3
D => 11.IN3
D => 10.IN3
D => 8.IN0
Q9 <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q10 <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q11 <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q12 <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q13 <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q14 <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q15 <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q7 <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q6 <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= 32.DB_MAX_OUTPUT_PORT_TYPE
Q0 <= 33.DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst1|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|lpm_constant1:inst9
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]


|L6|System:inst|cashSystem:inst1|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|lpm_constant1:inst9|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <GND>


|L6|System:inst|cashSystem:inst1|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|lpm_dff0:word2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]


|L6|System:inst|cashSystem:inst1|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|lpm_dff0:word2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst1|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|Parser:inst6
res[0] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
index[0] => Decoder:inst16.A
index[1] => Decoder:inst16.B
data[0] => inst12.IN1
data[1] => inst8.IN1
data[2] => inst4.IN1
data[3] => inst.IN1
data[4] => inst13.IN1
data[5] => inst9.IN1
data[6] => inst5.IN1
data[7] => inst1.IN1
data[8] => inst14.IN1
data[9] => inst10.IN1
data[10] => inst6.IN1
data[11] => inst2.IN1
data[12] => inst15.IN1
data[13] => inst11.IN1
data[14] => inst7.IN1
data[15] => inst3.IN1


|L6|System:inst|cashSystem:inst1|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|Parser:inst6|Decoder:inst16
Y0 <= 16dmux:inst.Q0
B => 16dmux:inst.B
A => 16dmux:inst.A
Y1 <= 16dmux:inst.Q1
Y2 <= 16dmux:inst.Q2
Y3 <= 16dmux:inst.Q3


|L6|System:inst|cashSystem:inst1|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|Parser:inst6|Decoder:inst16|16dmux:inst
Q8 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A => 5.IN0
A => 22.IN0
A => 14.IN0
A => 12.IN0
A => 10.IN0
A => 26.IN0
A => 28.IN0
A => 30.IN0
A => 32.IN0
B => 6.IN0
B => 20.IN1
B => 14.IN2
B => 11.IN1
B => 10.IN1
B => 26.IN1
B => 27.IN1
B => 30.IN1
B => 31.IN1
C => 7.IN0
C => 13.IN2
C => 12.IN2
C => 11.IN2
C => 10.IN2
C => 26.IN2
C => 27.IN2
C => 28.IN2
C => 29.IN2
D => 24.IN3
D => 22.IN3
D => 20.IN3
D => 14.IN3
D => 13.IN3
D => 12.IN3
D => 11.IN3
D => 10.IN3
D => 8.IN0
Q9 <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q10 <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q11 <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q12 <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q13 <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q14 <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q15 <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q7 <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q6 <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= 32.DB_MAX_OUTPUT_PORT_TYPE
Q0 <= 33.DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst1|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|lpm_constant2:inst10
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]


|L6|System:inst|cashSystem:inst1|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|lpm_constant2:inst10|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <VCC>


|L6|System:inst|cashSystem:inst1|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|lpm_dff0:word3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]


|L6|System:inst|cashSystem:inst1|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|lpm_dff0:word3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst1|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|Parser:inst7
res[0] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
index[0] => Decoder:inst16.A
index[1] => Decoder:inst16.B
data[0] => inst12.IN1
data[1] => inst8.IN1
data[2] => inst4.IN1
data[3] => inst.IN1
data[4] => inst13.IN1
data[5] => inst9.IN1
data[6] => inst5.IN1
data[7] => inst1.IN1
data[8] => inst14.IN1
data[9] => inst10.IN1
data[10] => inst6.IN1
data[11] => inst2.IN1
data[12] => inst15.IN1
data[13] => inst11.IN1
data[14] => inst7.IN1
data[15] => inst3.IN1


|L6|System:inst|cashSystem:inst1|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|Parser:inst7|Decoder:inst16
Y0 <= 16dmux:inst.Q0
B => 16dmux:inst.B
A => 16dmux:inst.A
Y1 <= 16dmux:inst.Q1
Y2 <= 16dmux:inst.Q2
Y3 <= 16dmux:inst.Q3


|L6|System:inst|cashSystem:inst1|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|Parser:inst7|Decoder:inst16|16dmux:inst
Q8 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A => 5.IN0
A => 22.IN0
A => 14.IN0
A => 12.IN0
A => 10.IN0
A => 26.IN0
A => 28.IN0
A => 30.IN0
A => 32.IN0
B => 6.IN0
B => 20.IN1
B => 14.IN2
B => 11.IN1
B => 10.IN1
B => 26.IN1
B => 27.IN1
B => 30.IN1
B => 31.IN1
C => 7.IN0
C => 13.IN2
C => 12.IN2
C => 11.IN2
C => 10.IN2
C => 26.IN2
C => 27.IN2
C => 28.IN2
C => 29.IN2
D => 24.IN3
D => 22.IN3
D => 20.IN3
D => 14.IN3
D => 13.IN3
D => 12.IN3
D => 11.IN3
D => 10.IN3
D => 8.IN0
Q9 <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q10 <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q11 <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q12 <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q13 <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q14 <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q15 <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q7 <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q6 <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= 32.DB_MAX_OUTPUT_PORT_TYPE
Q0 <= 33.DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst1|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|lpm_constant3:inst11
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]


|L6|System:inst|cashSystem:inst1|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|lpm_constant3:inst11|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <VCC>


|L6|System:inst|cashSystem:inst1|CashBank:inst
hit <= inst13.DB_MAX_OUTPUT_PORT_TYPE
wren => inst10~0.IN1
wren => inst10.CLK
wren => Cash:inst.wren
tag[0] => lpm_compare0:inst3.dataa[0]
tag[1] => lpm_compare0:inst3.dataa[1]
tag[2] => lpm_compare0:inst3.dataa[2]
tag[3] => lpm_compare0:inst3.dataa[3]
tag[4] => lpm_compare0:inst3.dataa[4]
CLK => inst4.IN0
writeTag => inst7.IN1
newTag[0] => lpm_dff1:inst1.data[0]
newTag[1] => lpm_dff1:inst1.data[1]
newTag[2] => lpm_dff1:inst1.data[2]
newTag[3] => lpm_dff1:inst1.data[3]
newTag[4] => lpm_dff1:inst1.data[4]
result[0] <= Cash:inst.result[0]
result[1] <= Cash:inst.result[1]
result[2] <= Cash:inst.result[2]
result[3] <= Cash:inst.result[3]
data[0] => Cash:inst.data[0]
data[1] => Cash:inst.data[1]
data[2] => Cash:inst.data[2]
data[3] => Cash:inst.data[3]
data[4] => Cash:inst.data[4]
data[5] => Cash:inst.data[5]
data[6] => Cash:inst.data[6]
data[7] => Cash:inst.data[7]
data[8] => Cash:inst.data[8]
data[9] => Cash:inst.data[9]
data[10] => Cash:inst.data[10]
data[11] => Cash:inst.data[11]
data[12] => Cash:inst.data[12]
data[13] => Cash:inst.data[13]
data[14] => Cash:inst.data[14]
data[15] => Cash:inst.data[15]
offset[0] => Cash:inst.offset[0]
offset[1] => Cash:inst.offset[1]


|L6|System:inst|cashSystem:inst1|CashBank:inst|lpm_compare0:inst3
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
AeB <= lpm_compare:lpm_compare_component.AeB


|L6|System:inst|cashSystem:inst1|CashBank:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component
dataa[0] => cmpr_lag:auto_generated.dataa[0]
dataa[1] => cmpr_lag:auto_generated.dataa[1]
dataa[2] => cmpr_lag:auto_generated.dataa[2]
dataa[3] => cmpr_lag:auto_generated.dataa[3]
dataa[4] => cmpr_lag:auto_generated.dataa[4]
datab[0] => cmpr_lag:auto_generated.datab[0]
datab[1] => cmpr_lag:auto_generated.datab[1]
datab[2] => cmpr_lag:auto_generated.datab[2]
datab[3] => cmpr_lag:auto_generated.datab[3]
datab[4] => cmpr_lag:auto_generated.datab[4]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_lag:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|L6|System:inst|cashSystem:inst1|CashBank:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_lag:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~2.IN0
dataa[1] => data_wire[0]~3.IN0
dataa[2] => data_wire[1]~0.IN0
dataa[3] => data_wire[1]~1.IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0]~2.IN1
datab[1] => data_wire[0]~3.IN1
datab[2] => data_wire[1]~0.IN1
datab[3] => data_wire[1]~1.IN1
datab[4] => data_wire[2].IN1


|L6|System:inst|cashSystem:inst1|CashBank:inst|lpm_dff1:inst1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]


|L6|System:inst|cashSystem:inst1|CashBank:inst|lpm_dff1:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst1|CashBank:inst|Cash:inst
result[0] <= BUSMUX:inst9.result[0]
result[1] <= BUSMUX:inst9.result[1]
result[2] <= BUSMUX:inst9.result[2]
result[3] <= BUSMUX:inst9.result[3]
enable => BUSMUX:inst9.sel
wren => RONWren:inst.wren
CLK => RONWren:inst.CLK
data[0] => RONWren:inst.data[0]
data[1] => RONWren:inst.data[1]
data[2] => RONWren:inst.data[2]
data[3] => RONWren:inst.data[3]
data[4] => RONWren:inst.data[4]
data[5] => RONWren:inst.data[5]
data[6] => RONWren:inst.data[6]
data[7] => RONWren:inst.data[7]
data[8] => RONWren:inst.data[8]
data[9] => RONWren:inst.data[9]
data[10] => RONWren:inst.data[10]
data[11] => RONWren:inst.data[11]
data[12] => RONWren:inst.data[12]
data[13] => RONWren:inst.data[13]
data[14] => RONWren:inst.data[14]
data[15] => RONWren:inst.data[15]
offset[0] => lpm_mux0:inst7.sel[0]
offset[1] => lpm_mux0:inst7.sel[1]


|L6|System:inst|cashSystem:inst1|CashBank:inst|Cash:inst|BUSMUX:inst9
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|L6|System:inst|cashSystem:inst1|CashBank:inst|Cash:inst|BUSMUX:inst9|lpm_mux:$00000
data[0][0] => mux_8gc:auto_generated.data[0]
data[0][1] => mux_8gc:auto_generated.data[1]
data[0][2] => mux_8gc:auto_generated.data[2]
data[0][3] => mux_8gc:auto_generated.data[3]
data[1][0] => mux_8gc:auto_generated.data[4]
data[1][1] => mux_8gc:auto_generated.data[5]
data[1][2] => mux_8gc:auto_generated.data[6]
data[1][3] => mux_8gc:auto_generated.data[7]
sel[0] => mux_8gc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_8gc:auto_generated.result[0]
result[1] <= mux_8gc:auto_generated.result[1]
result[2] <= mux_8gc:auto_generated.result[2]
result[3] <= mux_8gc:auto_generated.result[3]


|L6|System:inst|cashSystem:inst1|CashBank:inst|Cash:inst|BUSMUX:inst9|lpm_mux:$00000|mux_8gc:auto_generated
data[0] => result_node[0]~7.IN1
data[1] => result_node[1]~5.IN1
data[2] => result_node[2]~3.IN1
data[3] => result_node[3]~1.IN1
data[4] => result_node[0]~6.IN1
data[5] => result_node[1]~4.IN1
data[6] => result_node[2]~2.IN1
data[7] => result_node[3]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[2]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[1]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[0]~6.IN0
sel[0] => _~3.IN0


|L6|System:inst|cashSystem:inst1|CashBank:inst|Cash:inst|lpm_mux0:inst7
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]


|L6|System:inst|cashSystem:inst1|CashBank:inst|Cash:inst|lpm_mux0:inst7|lpm_mux:lpm_mux_component
data[0][0] => mux_msd:auto_generated.data[0]
data[0][1] => mux_msd:auto_generated.data[1]
data[0][2] => mux_msd:auto_generated.data[2]
data[0][3] => mux_msd:auto_generated.data[3]
data[1][0] => mux_msd:auto_generated.data[4]
data[1][1] => mux_msd:auto_generated.data[5]
data[1][2] => mux_msd:auto_generated.data[6]
data[1][3] => mux_msd:auto_generated.data[7]
data[2][0] => mux_msd:auto_generated.data[8]
data[2][1] => mux_msd:auto_generated.data[9]
data[2][2] => mux_msd:auto_generated.data[10]
data[2][3] => mux_msd:auto_generated.data[11]
data[3][0] => mux_msd:auto_generated.data[12]
data[3][1] => mux_msd:auto_generated.data[13]
data[3][2] => mux_msd:auto_generated.data[14]
data[3][3] => mux_msd:auto_generated.data[15]
sel[0] => mux_msd:auto_generated.sel[0]
sel[1] => mux_msd:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_msd:auto_generated.result[0]
result[1] <= mux_msd:auto_generated.result[1]
result[2] <= mux_msd:auto_generated.result[2]
result[3] <= mux_msd:auto_generated.result[3]


|L6|System:inst|cashSystem:inst1|CashBank:inst|Cash:inst|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_msd:auto_generated
data[0] => _~56.IN0
data[0] => _~64.IN0
data[1] => _~38.IN0
data[1] => _~46.IN0
data[2] => _~20.IN0
data[2] => _~28.IN0
data[3] => _~2.IN0
data[3] => _~10.IN0
data[4] => _~54.IN0
data[5] => _~36.IN0
data[6] => _~18.IN0
data[7] => _~0.IN0
data[8] => _~59.IN1
data[8] => _~67.IN1
data[9] => _~41.IN1
data[9] => _~49.IN1
data[10] => _~23.IN1
data[10] => _~31.IN1
data[11] => _~5.IN1
data[11] => _~13.IN1
data[12] => _~71.IN0
data[13] => _~53.IN0
data[14] => _~35.IN0
data[15] => _~17.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _~0.IN1
sel[0] => _~3.IN0
sel[0] => _~5.IN0
sel[0] => _~11.IN0
sel[0] => _~13.IN0
sel[0] => _~16.IN0
sel[0] => _~18.IN1
sel[0] => _~21.IN0
sel[0] => _~23.IN0
sel[0] => _~29.IN0
sel[0] => _~31.IN0
sel[0] => _~34.IN0
sel[0] => _~36.IN1
sel[0] => _~39.IN0
sel[0] => _~41.IN0
sel[0] => _~47.IN0
sel[0] => _~49.IN0
sel[0] => _~52.IN0
sel[0] => _~54.IN1
sel[0] => _~57.IN0
sel[0] => _~59.IN0
sel[0] => _~65.IN0
sel[0] => _~67.IN0
sel[0] => _~70.IN0
sel[1] => _~1.IN0
sel[1] => _~6.IN0
sel[1] => _~9.IN0
sel[1] => _~14.IN0
sel[1] => _~19.IN0
sel[1] => _~24.IN0
sel[1] => _~27.IN0
sel[1] => _~32.IN0
sel[1] => _~37.IN0
sel[1] => _~42.IN0
sel[1] => _~45.IN0
sel[1] => _~50.IN0
sel[1] => _~55.IN0
sel[1] => _~60.IN0
sel[1] => _~63.IN0
sel[1] => _~68.IN0


|L6|System:inst|cashSystem:inst1|CashBank:inst|Cash:inst|RONWren:inst
A0[0] <= RON:inst1.A0[0]
A0[1] <= RON:inst1.A0[1]
A0[2] <= RON:inst1.A0[2]
A0[3] <= RON:inst1.A0[3]
wren => inst.IN0
CLK => inst.IN1
data[0] => RON:inst1.data[0]
data[1] => RON:inst1.data[1]
data[2] => RON:inst1.data[2]
data[3] => RON:inst1.data[3]
data[4] => RON:inst1.data[4]
data[5] => RON:inst1.data[5]
data[6] => RON:inst1.data[6]
data[7] => RON:inst1.data[7]
data[8] => RON:inst1.data[8]
data[9] => RON:inst1.data[9]
data[10] => RON:inst1.data[10]
data[11] => RON:inst1.data[11]
data[12] => RON:inst1.data[12]
data[13] => RON:inst1.data[13]
data[14] => RON:inst1.data[14]
data[15] => RON:inst1.data[15]
A1[0] <= RON:inst1.A1[0]
A1[1] <= RON:inst1.A1[1]
A1[2] <= RON:inst1.A1[2]
A1[3] <= RON:inst1.A1[3]
A2[0] <= RON:inst1.A2[0]
A2[1] <= RON:inst1.A2[1]
A2[2] <= RON:inst1.A2[2]
A2[3] <= RON:inst1.A2[3]
A3[0] <= RON:inst1.A3[0]
A3[1] <= RON:inst1.A3[1]
A3[2] <= RON:inst1.A3[2]
A3[3] <= RON:inst1.A3[3]


|L6|System:inst|cashSystem:inst1|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1
A0[0] <= lpm_dff0:word0.q[0]
A0[1] <= lpm_dff0:word0.q[1]
A0[2] <= lpm_dff0:word0.q[2]
A0[3] <= lpm_dff0:word0.q[3]
clock => lpm_dff0:word0.clock
clock => lpm_dff0:word1.clock
clock => lpm_dff0:word2.clock
clock => lpm_dff0:word3.clock
data[0] => Parser:inst4.data[0]
data[0] => Parser:inst5.data[0]
data[0] => Parser:inst6.data[0]
data[0] => Parser:inst7.data[0]
data[1] => Parser:inst4.data[1]
data[1] => Parser:inst5.data[1]
data[1] => Parser:inst6.data[1]
data[1] => Parser:inst7.data[1]
data[2] => Parser:inst4.data[2]
data[2] => Parser:inst5.data[2]
data[2] => Parser:inst6.data[2]
data[2] => Parser:inst7.data[2]
data[3] => Parser:inst4.data[3]
data[3] => Parser:inst5.data[3]
data[3] => Parser:inst6.data[3]
data[3] => Parser:inst7.data[3]
data[4] => Parser:inst4.data[4]
data[4] => Parser:inst5.data[4]
data[4] => Parser:inst6.data[4]
data[4] => Parser:inst7.data[4]
data[5] => Parser:inst4.data[5]
data[5] => Parser:inst5.data[5]
data[5] => Parser:inst6.data[5]
data[5] => Parser:inst7.data[5]
data[6] => Parser:inst4.data[6]
data[6] => Parser:inst5.data[6]
data[6] => Parser:inst6.data[6]
data[6] => Parser:inst7.data[6]
data[7] => Parser:inst4.data[7]
data[7] => Parser:inst5.data[7]
data[7] => Parser:inst6.data[7]
data[7] => Parser:inst7.data[7]
data[8] => Parser:inst4.data[8]
data[8] => Parser:inst5.data[8]
data[8] => Parser:inst6.data[8]
data[8] => Parser:inst7.data[8]
data[9] => Parser:inst4.data[9]
data[9] => Parser:inst5.data[9]
data[9] => Parser:inst6.data[9]
data[9] => Parser:inst7.data[9]
data[10] => Parser:inst4.data[10]
data[10] => Parser:inst5.data[10]
data[10] => Parser:inst6.data[10]
data[10] => Parser:inst7.data[10]
data[11] => Parser:inst4.data[11]
data[11] => Parser:inst5.data[11]
data[11] => Parser:inst6.data[11]
data[11] => Parser:inst7.data[11]
data[12] => Parser:inst4.data[12]
data[12] => Parser:inst5.data[12]
data[12] => Parser:inst6.data[12]
data[12] => Parser:inst7.data[12]
data[13] => Parser:inst4.data[13]
data[13] => Parser:inst5.data[13]
data[13] => Parser:inst6.data[13]
data[13] => Parser:inst7.data[13]
data[14] => Parser:inst4.data[14]
data[14] => Parser:inst5.data[14]
data[14] => Parser:inst6.data[14]
data[14] => Parser:inst7.data[14]
data[15] => Parser:inst4.data[15]
data[15] => Parser:inst5.data[15]
data[15] => Parser:inst6.data[15]
data[15] => Parser:inst7.data[15]
A1[0] <= lpm_dff0:word1.q[0]
A1[1] <= lpm_dff0:word1.q[1]
A1[2] <= lpm_dff0:word1.q[2]
A1[3] <= lpm_dff0:word1.q[3]
A2[0] <= lpm_dff0:word2.q[0]
A2[1] <= lpm_dff0:word2.q[1]
A2[2] <= lpm_dff0:word2.q[2]
A2[3] <= lpm_dff0:word2.q[3]
A3[0] <= lpm_dff0:word3.q[0]
A3[1] <= lpm_dff0:word3.q[1]
A3[2] <= lpm_dff0:word3.q[2]
A3[3] <= lpm_dff0:word3.q[3]


|L6|System:inst|cashSystem:inst1|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|lpm_dff0:word0
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]


|L6|System:inst|cashSystem:inst1|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|lpm_dff0:word0|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst1|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|Parser:inst4
res[0] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
index[0] => Decoder:inst16.A
index[1] => Decoder:inst16.B
data[0] => inst12.IN1
data[1] => inst8.IN1
data[2] => inst4.IN1
data[3] => inst.IN1
data[4] => inst13.IN1
data[5] => inst9.IN1
data[6] => inst5.IN1
data[7] => inst1.IN1
data[8] => inst14.IN1
data[9] => inst10.IN1
data[10] => inst6.IN1
data[11] => inst2.IN1
data[12] => inst15.IN1
data[13] => inst11.IN1
data[14] => inst7.IN1
data[15] => inst3.IN1


|L6|System:inst|cashSystem:inst1|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|Parser:inst4|Decoder:inst16
Y0 <= 16dmux:inst.Q0
B => 16dmux:inst.B
A => 16dmux:inst.A
Y1 <= 16dmux:inst.Q1
Y2 <= 16dmux:inst.Q2
Y3 <= 16dmux:inst.Q3


|L6|System:inst|cashSystem:inst1|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|Parser:inst4|Decoder:inst16|16dmux:inst
Q8 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A => 5.IN0
A => 22.IN0
A => 14.IN0
A => 12.IN0
A => 10.IN0
A => 26.IN0
A => 28.IN0
A => 30.IN0
A => 32.IN0
B => 6.IN0
B => 20.IN1
B => 14.IN2
B => 11.IN1
B => 10.IN1
B => 26.IN1
B => 27.IN1
B => 30.IN1
B => 31.IN1
C => 7.IN0
C => 13.IN2
C => 12.IN2
C => 11.IN2
C => 10.IN2
C => 26.IN2
C => 27.IN2
C => 28.IN2
C => 29.IN2
D => 24.IN3
D => 22.IN3
D => 20.IN3
D => 14.IN3
D => 13.IN3
D => 12.IN3
D => 11.IN3
D => 10.IN3
D => 8.IN0
Q9 <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q10 <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q11 <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q12 <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q13 <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q14 <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q15 <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q7 <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q6 <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= 32.DB_MAX_OUTPUT_PORT_TYPE
Q0 <= 33.DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst1|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|lpm_constant0:inst8
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]


|L6|System:inst|cashSystem:inst1|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|lpm_constant0:inst8|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>


|L6|System:inst|cashSystem:inst1|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|lpm_dff0:word1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]


|L6|System:inst|cashSystem:inst1|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|lpm_dff0:word1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst1|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|Parser:inst5
res[0] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
index[0] => Decoder:inst16.A
index[1] => Decoder:inst16.B
data[0] => inst12.IN1
data[1] => inst8.IN1
data[2] => inst4.IN1
data[3] => inst.IN1
data[4] => inst13.IN1
data[5] => inst9.IN1
data[6] => inst5.IN1
data[7] => inst1.IN1
data[8] => inst14.IN1
data[9] => inst10.IN1
data[10] => inst6.IN1
data[11] => inst2.IN1
data[12] => inst15.IN1
data[13] => inst11.IN1
data[14] => inst7.IN1
data[15] => inst3.IN1


|L6|System:inst|cashSystem:inst1|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|Parser:inst5|Decoder:inst16
Y0 <= 16dmux:inst.Q0
B => 16dmux:inst.B
A => 16dmux:inst.A
Y1 <= 16dmux:inst.Q1
Y2 <= 16dmux:inst.Q2
Y3 <= 16dmux:inst.Q3


|L6|System:inst|cashSystem:inst1|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|Parser:inst5|Decoder:inst16|16dmux:inst
Q8 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A => 5.IN0
A => 22.IN0
A => 14.IN0
A => 12.IN0
A => 10.IN0
A => 26.IN0
A => 28.IN0
A => 30.IN0
A => 32.IN0
B => 6.IN0
B => 20.IN1
B => 14.IN2
B => 11.IN1
B => 10.IN1
B => 26.IN1
B => 27.IN1
B => 30.IN1
B => 31.IN1
C => 7.IN0
C => 13.IN2
C => 12.IN2
C => 11.IN2
C => 10.IN2
C => 26.IN2
C => 27.IN2
C => 28.IN2
C => 29.IN2
D => 24.IN3
D => 22.IN3
D => 20.IN3
D => 14.IN3
D => 13.IN3
D => 12.IN3
D => 11.IN3
D => 10.IN3
D => 8.IN0
Q9 <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q10 <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q11 <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q12 <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q13 <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q14 <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q15 <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q7 <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q6 <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= 32.DB_MAX_OUTPUT_PORT_TYPE
Q0 <= 33.DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst1|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|lpm_constant1:inst9
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]


|L6|System:inst|cashSystem:inst1|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|lpm_constant1:inst9|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <GND>


|L6|System:inst|cashSystem:inst1|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|lpm_dff0:word2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]


|L6|System:inst|cashSystem:inst1|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|lpm_dff0:word2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst1|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|Parser:inst6
res[0] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
index[0] => Decoder:inst16.A
index[1] => Decoder:inst16.B
data[0] => inst12.IN1
data[1] => inst8.IN1
data[2] => inst4.IN1
data[3] => inst.IN1
data[4] => inst13.IN1
data[5] => inst9.IN1
data[6] => inst5.IN1
data[7] => inst1.IN1
data[8] => inst14.IN1
data[9] => inst10.IN1
data[10] => inst6.IN1
data[11] => inst2.IN1
data[12] => inst15.IN1
data[13] => inst11.IN1
data[14] => inst7.IN1
data[15] => inst3.IN1


|L6|System:inst|cashSystem:inst1|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|Parser:inst6|Decoder:inst16
Y0 <= 16dmux:inst.Q0
B => 16dmux:inst.B
A => 16dmux:inst.A
Y1 <= 16dmux:inst.Q1
Y2 <= 16dmux:inst.Q2
Y3 <= 16dmux:inst.Q3


|L6|System:inst|cashSystem:inst1|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|Parser:inst6|Decoder:inst16|16dmux:inst
Q8 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A => 5.IN0
A => 22.IN0
A => 14.IN0
A => 12.IN0
A => 10.IN0
A => 26.IN0
A => 28.IN0
A => 30.IN0
A => 32.IN0
B => 6.IN0
B => 20.IN1
B => 14.IN2
B => 11.IN1
B => 10.IN1
B => 26.IN1
B => 27.IN1
B => 30.IN1
B => 31.IN1
C => 7.IN0
C => 13.IN2
C => 12.IN2
C => 11.IN2
C => 10.IN2
C => 26.IN2
C => 27.IN2
C => 28.IN2
C => 29.IN2
D => 24.IN3
D => 22.IN3
D => 20.IN3
D => 14.IN3
D => 13.IN3
D => 12.IN3
D => 11.IN3
D => 10.IN3
D => 8.IN0
Q9 <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q10 <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q11 <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q12 <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q13 <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q14 <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q15 <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q7 <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q6 <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= 32.DB_MAX_OUTPUT_PORT_TYPE
Q0 <= 33.DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst1|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|lpm_constant2:inst10
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]


|L6|System:inst|cashSystem:inst1|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|lpm_constant2:inst10|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <VCC>


|L6|System:inst|cashSystem:inst1|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|lpm_dff0:word3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]


|L6|System:inst|cashSystem:inst1|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|lpm_dff0:word3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst1|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|Parser:inst7
res[0] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
index[0] => Decoder:inst16.A
index[1] => Decoder:inst16.B
data[0] => inst12.IN1
data[1] => inst8.IN1
data[2] => inst4.IN1
data[3] => inst.IN1
data[4] => inst13.IN1
data[5] => inst9.IN1
data[6] => inst5.IN1
data[7] => inst1.IN1
data[8] => inst14.IN1
data[9] => inst10.IN1
data[10] => inst6.IN1
data[11] => inst2.IN1
data[12] => inst15.IN1
data[13] => inst11.IN1
data[14] => inst7.IN1
data[15] => inst3.IN1


|L6|System:inst|cashSystem:inst1|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|Parser:inst7|Decoder:inst16
Y0 <= 16dmux:inst.Q0
B => 16dmux:inst.B
A => 16dmux:inst.A
Y1 <= 16dmux:inst.Q1
Y2 <= 16dmux:inst.Q2
Y3 <= 16dmux:inst.Q3


|L6|System:inst|cashSystem:inst1|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|Parser:inst7|Decoder:inst16|16dmux:inst
Q8 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A => 5.IN0
A => 22.IN0
A => 14.IN0
A => 12.IN0
A => 10.IN0
A => 26.IN0
A => 28.IN0
A => 30.IN0
A => 32.IN0
B => 6.IN0
B => 20.IN1
B => 14.IN2
B => 11.IN1
B => 10.IN1
B => 26.IN1
B => 27.IN1
B => 30.IN1
B => 31.IN1
C => 7.IN0
C => 13.IN2
C => 12.IN2
C => 11.IN2
C => 10.IN2
C => 26.IN2
C => 27.IN2
C => 28.IN2
C => 29.IN2
D => 24.IN3
D => 22.IN3
D => 20.IN3
D => 14.IN3
D => 13.IN3
D => 12.IN3
D => 11.IN3
D => 10.IN3
D => 8.IN0
Q9 <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q10 <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q11 <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q12 <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q13 <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q14 <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q15 <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q7 <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q6 <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= 32.DB_MAX_OUTPUT_PORT_TYPE
Q0 <= 33.DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst1|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|lpm_constant3:inst11
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]


|L6|System:inst|cashSystem:inst1|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|lpm_constant3:inst11|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <VCC>


|L6|System:inst|cashSystem:inst1|lpm_counter0:counter0
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]


|L6|System:inst|cashSystem:inst1|lpm_counter0:counter0|lpm_counter:lpm_counter_component
clock => cntr_rsh:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_rsh:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_rsh:auto_generated.q[0]
q[1] <= cntr_rsh:auto_generated.q[1]
q[2] <= cntr_rsh:auto_generated.q[2]
q[3] <= cntr_rsh:auto_generated.q[3]
q[4] <= cntr_rsh:auto_generated.q[4]
q[5] <= cntr_rsh:auto_generated.q[5]
q[6] <= cntr_rsh:auto_generated.q[6]
q[7] <= cntr_rsh:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|L6|System:inst|cashSystem:inst1|lpm_counter0:counter0|lpm_counter:lpm_counter_component|cntr_rsh:auto_generated
clock => counter_cella0.CLK
clock => counter_cella1.CLK
clock => counter_cella2.CLK
clock => counter_cella3.CLK
clock => counter_cella4.CLK
clock => counter_cella5.CLK
clock => counter_cella6.CLK
clock => counter_cella7.CLK
q[0] <= counter_cella0.REGOUT
q[1] <= counter_cella1.REGOUT
q[2] <= counter_cella2.REGOUT
q[3] <= counter_cella3.REGOUT
q[4] <= counter_cella4.REGOUT
q[5] <= counter_cella5.REGOUT
q[6] <= counter_cella6.REGOUT
q[7] <= counter_cella7.REGOUT
sclr => counter_cella0.SCLR
sclr => counter_cella1.SCLR
sclr => counter_cella2.SCLR
sclr => counter_cella3.SCLR
sclr => counter_cella4.SCLR
sclr => counter_cella5.SCLR
sclr => counter_cella6.SCLR
sclr => counter_cella7.SCLR


|L6|System:inst|cashSystem:inst1|lpm_counter0:counter1
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]


|L6|System:inst|cashSystem:inst1|lpm_counter0:counter1|lpm_counter:lpm_counter_component
clock => cntr_rsh:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_rsh:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_rsh:auto_generated.q[0]
q[1] <= cntr_rsh:auto_generated.q[1]
q[2] <= cntr_rsh:auto_generated.q[2]
q[3] <= cntr_rsh:auto_generated.q[3]
q[4] <= cntr_rsh:auto_generated.q[4]
q[5] <= cntr_rsh:auto_generated.q[5]
q[6] <= cntr_rsh:auto_generated.q[6]
q[7] <= cntr_rsh:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|L6|System:inst|cashSystem:inst1|lpm_counter0:counter1|lpm_counter:lpm_counter_component|cntr_rsh:auto_generated
clock => counter_cella0.CLK
clock => counter_cella1.CLK
clock => counter_cella2.CLK
clock => counter_cella3.CLK
clock => counter_cella4.CLK
clock => counter_cella5.CLK
clock => counter_cella6.CLK
clock => counter_cella7.CLK
q[0] <= counter_cella0.REGOUT
q[1] <= counter_cella1.REGOUT
q[2] <= counter_cella2.REGOUT
q[3] <= counter_cella3.REGOUT
q[4] <= counter_cella4.REGOUT
q[5] <= counter_cella5.REGOUT
q[6] <= counter_cella6.REGOUT
q[7] <= counter_cella7.REGOUT
sclr => counter_cella0.SCLR
sclr => counter_cella1.SCLR
sclr => counter_cella2.SCLR
sclr => counter_cella3.SCLR
sclr => counter_cella4.SCLR
sclr => counter_cella5.SCLR
sclr => counter_cella6.SCLR
sclr => counter_cella7.SCLR


|L6|System:inst|cashSystem:inst1|lpm_or0:inst3
data0x[0] => LPM_OR:lpm_or_component.DATA[0][0]
data0x[1] => LPM_OR:lpm_or_component.DATA[0][1]
data0x[2] => LPM_OR:lpm_or_component.DATA[0][2]
data0x[3] => LPM_OR:lpm_or_component.DATA[0][3]
data1x[0] => LPM_OR:lpm_or_component.DATA[1][0]
data1x[1] => LPM_OR:lpm_or_component.DATA[1][1]
data1x[2] => LPM_OR:lpm_or_component.DATA[1][2]
data1x[3] => LPM_OR:lpm_or_component.DATA[1][3]
result[0] <= LPM_OR:lpm_or_component.RESULT[0]
result[1] <= LPM_OR:lpm_or_component.RESULT[1]
result[2] <= LPM_OR:lpm_or_component.RESULT[2]
result[3] <= LPM_OR:lpm_or_component.RESULT[3]


|L6|System:inst|cashSystem:inst1|lpm_or0:inst3|LPM_OR:lpm_or_component
data[0][0] => or_node[0][1].IN1
data[0][1] => or_node[1][1].IN1
data[0][2] => or_node[2][1].IN1
data[0][3] => or_node[3][1].IN1
data[1][0] => or_node[0][1].IN0
data[1][1] => or_node[1][1].IN0
data[1][2] => or_node[2][1].IN0
data[1][3] => or_node[3][1].IN0
result[0] <= or_node[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= or_node[1][1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= or_node[2][1].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= or_node[3][1].DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst2
hit <= inst2.DB_MAX_OUTPUT_PORT_TYPE
wren1 => CashBank:inst1.wren
wren1 => CashBank:inst1.writeTag
wren1 => lpm_counter0:counter1.sclr
CLK => CashBank:inst1.CLK
CLK => CashBank:inst.CLK
CLK => inst5.IN0
write[0] => CashBank:inst1.data[0]
write[0] => CashBank:inst.data[0]
write[1] => CashBank:inst1.data[1]
write[1] => CashBank:inst.data[1]
write[2] => CashBank:inst1.data[2]
write[2] => CashBank:inst.data[2]
write[3] => CashBank:inst1.data[3]
write[3] => CashBank:inst.data[3]
write[4] => CashBank:inst1.data[4]
write[4] => CashBank:inst.data[4]
write[5] => CashBank:inst1.data[5]
write[5] => CashBank:inst.data[5]
write[6] => CashBank:inst1.data[6]
write[6] => CashBank:inst.data[6]
write[7] => CashBank:inst1.data[7]
write[7] => CashBank:inst.data[7]
write[8] => CashBank:inst1.data[8]
write[8] => CashBank:inst.data[8]
write[9] => CashBank:inst1.data[9]
write[9] => CashBank:inst.data[9]
write[10] => CashBank:inst1.data[10]
write[10] => CashBank:inst.data[10]
write[11] => CashBank:inst1.data[11]
write[11] => CashBank:inst.data[11]
write[12] => CashBank:inst1.data[12]
write[12] => CashBank:inst.data[12]
write[13] => CashBank:inst1.data[13]
write[13] => CashBank:inst.data[13]
write[14] => CashBank:inst1.data[14]
write[14] => CashBank:inst.data[14]
write[15] => CashBank:inst1.data[15]
write[15] => CashBank:inst.data[15]
newTag[0] => CashBank:inst1.newTag[0]
newTag[0] => CashBank:inst.newTag[0]
newTag[1] => CashBank:inst1.newTag[1]
newTag[1] => CashBank:inst.newTag[1]
newTag[2] => CashBank:inst1.newTag[2]
newTag[2] => CashBank:inst.newTag[2]
newTag[3] => CashBank:inst1.newTag[3]
newTag[3] => CashBank:inst.newTag[3]
newTag[4] => CashBank:inst1.newTag[4]
newTag[4] => CashBank:inst.newTag[4]
offset[0] => CashBank:inst1.offset[0]
offset[0] => CashBank:inst.offset[0]
offset[1] => CashBank:inst1.offset[1]
offset[1] => CashBank:inst.offset[1]
tag[0] => CashBank:inst1.tag[0]
tag[0] => CashBank:inst.tag[0]
tag[1] => CashBank:inst1.tag[1]
tag[1] => CashBank:inst.tag[1]
tag[2] => CashBank:inst1.tag[2]
tag[2] => CashBank:inst.tag[2]
tag[3] => CashBank:inst1.tag[3]
tag[3] => CashBank:inst.tag[3]
tag[4] => CashBank:inst1.tag[4]
tag[4] => CashBank:inst.tag[4]
wren0 => CashBank:inst.wren
wren0 => CashBank:inst.writeTag
wren0 => lpm_counter0:counter0.sclr
hit0 <= CashBank:inst.hit
hit1 <= CashBank:inst1.hit
count0[0] <= lpm_counter0:counter0.q[0]
count0[1] <= lpm_counter0:counter0.q[1]
count0[2] <= lpm_counter0:counter0.q[2]
count0[3] <= lpm_counter0:counter0.q[3]
count0[4] <= lpm_counter0:counter0.q[4]
count0[5] <= lpm_counter0:counter0.q[5]
count0[6] <= lpm_counter0:counter0.q[6]
count0[7] <= lpm_counter0:counter0.q[7]
count1[0] <= lpm_counter0:counter1.q[0]
count1[1] <= lpm_counter0:counter1.q[1]
count1[2] <= lpm_counter0:counter1.q[2]
count1[3] <= lpm_counter0:counter1.q[3]
count1[4] <= lpm_counter0:counter1.q[4]
count1[5] <= lpm_counter0:counter1.q[5]
count1[6] <= lpm_counter0:counter1.q[6]
count1[7] <= lpm_counter0:counter1.q[7]
res[0] <= lpm_or0:inst3.result[0]
res[1] <= lpm_or0:inst3.result[1]
res[2] <= lpm_or0:inst3.result[2]
res[3] <= lpm_or0:inst3.result[3]


|L6|System:inst|cashSystem:inst2|CashBank:inst1
hit <= inst13.DB_MAX_OUTPUT_PORT_TYPE
wren => inst10~0.IN1
wren => inst10.CLK
wren => Cash:inst.wren
tag[0] => lpm_compare0:inst3.dataa[0]
tag[1] => lpm_compare0:inst3.dataa[1]
tag[2] => lpm_compare0:inst3.dataa[2]
tag[3] => lpm_compare0:inst3.dataa[3]
tag[4] => lpm_compare0:inst3.dataa[4]
CLK => inst4.IN0
writeTag => inst7.IN1
newTag[0] => lpm_dff1:inst1.data[0]
newTag[1] => lpm_dff1:inst1.data[1]
newTag[2] => lpm_dff1:inst1.data[2]
newTag[3] => lpm_dff1:inst1.data[3]
newTag[4] => lpm_dff1:inst1.data[4]
result[0] <= Cash:inst.result[0]
result[1] <= Cash:inst.result[1]
result[2] <= Cash:inst.result[2]
result[3] <= Cash:inst.result[3]
data[0] => Cash:inst.data[0]
data[1] => Cash:inst.data[1]
data[2] => Cash:inst.data[2]
data[3] => Cash:inst.data[3]
data[4] => Cash:inst.data[4]
data[5] => Cash:inst.data[5]
data[6] => Cash:inst.data[6]
data[7] => Cash:inst.data[7]
data[8] => Cash:inst.data[8]
data[9] => Cash:inst.data[9]
data[10] => Cash:inst.data[10]
data[11] => Cash:inst.data[11]
data[12] => Cash:inst.data[12]
data[13] => Cash:inst.data[13]
data[14] => Cash:inst.data[14]
data[15] => Cash:inst.data[15]
offset[0] => Cash:inst.offset[0]
offset[1] => Cash:inst.offset[1]


|L6|System:inst|cashSystem:inst2|CashBank:inst1|lpm_compare0:inst3
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
AeB <= lpm_compare:lpm_compare_component.AeB


|L6|System:inst|cashSystem:inst2|CashBank:inst1|lpm_compare0:inst3|lpm_compare:lpm_compare_component
dataa[0] => cmpr_lag:auto_generated.dataa[0]
dataa[1] => cmpr_lag:auto_generated.dataa[1]
dataa[2] => cmpr_lag:auto_generated.dataa[2]
dataa[3] => cmpr_lag:auto_generated.dataa[3]
dataa[4] => cmpr_lag:auto_generated.dataa[4]
datab[0] => cmpr_lag:auto_generated.datab[0]
datab[1] => cmpr_lag:auto_generated.datab[1]
datab[2] => cmpr_lag:auto_generated.datab[2]
datab[3] => cmpr_lag:auto_generated.datab[3]
datab[4] => cmpr_lag:auto_generated.datab[4]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_lag:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|L6|System:inst|cashSystem:inst2|CashBank:inst1|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_lag:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~2.IN0
dataa[1] => data_wire[0]~3.IN0
dataa[2] => data_wire[1]~0.IN0
dataa[3] => data_wire[1]~1.IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0]~2.IN1
datab[1] => data_wire[0]~3.IN1
datab[2] => data_wire[1]~0.IN1
datab[3] => data_wire[1]~1.IN1
datab[4] => data_wire[2].IN1


|L6|System:inst|cashSystem:inst2|CashBank:inst1|lpm_dff1:inst1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]


|L6|System:inst|cashSystem:inst2|CashBank:inst1|lpm_dff1:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst2|CashBank:inst1|Cash:inst
result[0] <= BUSMUX:inst9.result[0]
result[1] <= BUSMUX:inst9.result[1]
result[2] <= BUSMUX:inst9.result[2]
result[3] <= BUSMUX:inst9.result[3]
enable => BUSMUX:inst9.sel
wren => RONWren:inst.wren
CLK => RONWren:inst.CLK
data[0] => RONWren:inst.data[0]
data[1] => RONWren:inst.data[1]
data[2] => RONWren:inst.data[2]
data[3] => RONWren:inst.data[3]
data[4] => RONWren:inst.data[4]
data[5] => RONWren:inst.data[5]
data[6] => RONWren:inst.data[6]
data[7] => RONWren:inst.data[7]
data[8] => RONWren:inst.data[8]
data[9] => RONWren:inst.data[9]
data[10] => RONWren:inst.data[10]
data[11] => RONWren:inst.data[11]
data[12] => RONWren:inst.data[12]
data[13] => RONWren:inst.data[13]
data[14] => RONWren:inst.data[14]
data[15] => RONWren:inst.data[15]
offset[0] => lpm_mux0:inst7.sel[0]
offset[1] => lpm_mux0:inst7.sel[1]


|L6|System:inst|cashSystem:inst2|CashBank:inst1|Cash:inst|BUSMUX:inst9
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|L6|System:inst|cashSystem:inst2|CashBank:inst1|Cash:inst|BUSMUX:inst9|lpm_mux:$00000
data[0][0] => mux_8gc:auto_generated.data[0]
data[0][1] => mux_8gc:auto_generated.data[1]
data[0][2] => mux_8gc:auto_generated.data[2]
data[0][3] => mux_8gc:auto_generated.data[3]
data[1][0] => mux_8gc:auto_generated.data[4]
data[1][1] => mux_8gc:auto_generated.data[5]
data[1][2] => mux_8gc:auto_generated.data[6]
data[1][3] => mux_8gc:auto_generated.data[7]
sel[0] => mux_8gc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_8gc:auto_generated.result[0]
result[1] <= mux_8gc:auto_generated.result[1]
result[2] <= mux_8gc:auto_generated.result[2]
result[3] <= mux_8gc:auto_generated.result[3]


|L6|System:inst|cashSystem:inst2|CashBank:inst1|Cash:inst|BUSMUX:inst9|lpm_mux:$00000|mux_8gc:auto_generated
data[0] => result_node[0]~7.IN1
data[1] => result_node[1]~5.IN1
data[2] => result_node[2]~3.IN1
data[3] => result_node[3]~1.IN1
data[4] => result_node[0]~6.IN1
data[5] => result_node[1]~4.IN1
data[6] => result_node[2]~2.IN1
data[7] => result_node[3]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[2]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[1]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[0]~6.IN0
sel[0] => _~3.IN0


|L6|System:inst|cashSystem:inst2|CashBank:inst1|Cash:inst|lpm_mux0:inst7
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]


|L6|System:inst|cashSystem:inst2|CashBank:inst1|Cash:inst|lpm_mux0:inst7|lpm_mux:lpm_mux_component
data[0][0] => mux_msd:auto_generated.data[0]
data[0][1] => mux_msd:auto_generated.data[1]
data[0][2] => mux_msd:auto_generated.data[2]
data[0][3] => mux_msd:auto_generated.data[3]
data[1][0] => mux_msd:auto_generated.data[4]
data[1][1] => mux_msd:auto_generated.data[5]
data[1][2] => mux_msd:auto_generated.data[6]
data[1][3] => mux_msd:auto_generated.data[7]
data[2][0] => mux_msd:auto_generated.data[8]
data[2][1] => mux_msd:auto_generated.data[9]
data[2][2] => mux_msd:auto_generated.data[10]
data[2][3] => mux_msd:auto_generated.data[11]
data[3][0] => mux_msd:auto_generated.data[12]
data[3][1] => mux_msd:auto_generated.data[13]
data[3][2] => mux_msd:auto_generated.data[14]
data[3][3] => mux_msd:auto_generated.data[15]
sel[0] => mux_msd:auto_generated.sel[0]
sel[1] => mux_msd:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_msd:auto_generated.result[0]
result[1] <= mux_msd:auto_generated.result[1]
result[2] <= mux_msd:auto_generated.result[2]
result[3] <= mux_msd:auto_generated.result[3]


|L6|System:inst|cashSystem:inst2|CashBank:inst1|Cash:inst|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_msd:auto_generated
data[0] => _~56.IN0
data[0] => _~64.IN0
data[1] => _~38.IN0
data[1] => _~46.IN0
data[2] => _~20.IN0
data[2] => _~28.IN0
data[3] => _~2.IN0
data[3] => _~10.IN0
data[4] => _~54.IN0
data[5] => _~36.IN0
data[6] => _~18.IN0
data[7] => _~0.IN0
data[8] => _~59.IN1
data[8] => _~67.IN1
data[9] => _~41.IN1
data[9] => _~49.IN1
data[10] => _~23.IN1
data[10] => _~31.IN1
data[11] => _~5.IN1
data[11] => _~13.IN1
data[12] => _~71.IN0
data[13] => _~53.IN0
data[14] => _~35.IN0
data[15] => _~17.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _~0.IN1
sel[0] => _~3.IN0
sel[0] => _~5.IN0
sel[0] => _~11.IN0
sel[0] => _~13.IN0
sel[0] => _~16.IN0
sel[0] => _~18.IN1
sel[0] => _~21.IN0
sel[0] => _~23.IN0
sel[0] => _~29.IN0
sel[0] => _~31.IN0
sel[0] => _~34.IN0
sel[0] => _~36.IN1
sel[0] => _~39.IN0
sel[0] => _~41.IN0
sel[0] => _~47.IN0
sel[0] => _~49.IN0
sel[0] => _~52.IN0
sel[0] => _~54.IN1
sel[0] => _~57.IN0
sel[0] => _~59.IN0
sel[0] => _~65.IN0
sel[0] => _~67.IN0
sel[0] => _~70.IN0
sel[1] => _~1.IN0
sel[1] => _~6.IN0
sel[1] => _~9.IN0
sel[1] => _~14.IN0
sel[1] => _~19.IN0
sel[1] => _~24.IN0
sel[1] => _~27.IN0
sel[1] => _~32.IN0
sel[1] => _~37.IN0
sel[1] => _~42.IN0
sel[1] => _~45.IN0
sel[1] => _~50.IN0
sel[1] => _~55.IN0
sel[1] => _~60.IN0
sel[1] => _~63.IN0
sel[1] => _~68.IN0


|L6|System:inst|cashSystem:inst2|CashBank:inst1|Cash:inst|RONWren:inst
A0[0] <= RON:inst1.A0[0]
A0[1] <= RON:inst1.A0[1]
A0[2] <= RON:inst1.A0[2]
A0[3] <= RON:inst1.A0[3]
wren => inst.IN0
CLK => inst.IN1
data[0] => RON:inst1.data[0]
data[1] => RON:inst1.data[1]
data[2] => RON:inst1.data[2]
data[3] => RON:inst1.data[3]
data[4] => RON:inst1.data[4]
data[5] => RON:inst1.data[5]
data[6] => RON:inst1.data[6]
data[7] => RON:inst1.data[7]
data[8] => RON:inst1.data[8]
data[9] => RON:inst1.data[9]
data[10] => RON:inst1.data[10]
data[11] => RON:inst1.data[11]
data[12] => RON:inst1.data[12]
data[13] => RON:inst1.data[13]
data[14] => RON:inst1.data[14]
data[15] => RON:inst1.data[15]
A1[0] <= RON:inst1.A1[0]
A1[1] <= RON:inst1.A1[1]
A1[2] <= RON:inst1.A1[2]
A1[3] <= RON:inst1.A1[3]
A2[0] <= RON:inst1.A2[0]
A2[1] <= RON:inst1.A2[1]
A2[2] <= RON:inst1.A2[2]
A2[3] <= RON:inst1.A2[3]
A3[0] <= RON:inst1.A3[0]
A3[1] <= RON:inst1.A3[1]
A3[2] <= RON:inst1.A3[2]
A3[3] <= RON:inst1.A3[3]


|L6|System:inst|cashSystem:inst2|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1
A0[0] <= lpm_dff0:word0.q[0]
A0[1] <= lpm_dff0:word0.q[1]
A0[2] <= lpm_dff0:word0.q[2]
A0[3] <= lpm_dff0:word0.q[3]
clock => lpm_dff0:word0.clock
clock => lpm_dff0:word1.clock
clock => lpm_dff0:word2.clock
clock => lpm_dff0:word3.clock
data[0] => Parser:inst4.data[0]
data[0] => Parser:inst5.data[0]
data[0] => Parser:inst6.data[0]
data[0] => Parser:inst7.data[0]
data[1] => Parser:inst4.data[1]
data[1] => Parser:inst5.data[1]
data[1] => Parser:inst6.data[1]
data[1] => Parser:inst7.data[1]
data[2] => Parser:inst4.data[2]
data[2] => Parser:inst5.data[2]
data[2] => Parser:inst6.data[2]
data[2] => Parser:inst7.data[2]
data[3] => Parser:inst4.data[3]
data[3] => Parser:inst5.data[3]
data[3] => Parser:inst6.data[3]
data[3] => Parser:inst7.data[3]
data[4] => Parser:inst4.data[4]
data[4] => Parser:inst5.data[4]
data[4] => Parser:inst6.data[4]
data[4] => Parser:inst7.data[4]
data[5] => Parser:inst4.data[5]
data[5] => Parser:inst5.data[5]
data[5] => Parser:inst6.data[5]
data[5] => Parser:inst7.data[5]
data[6] => Parser:inst4.data[6]
data[6] => Parser:inst5.data[6]
data[6] => Parser:inst6.data[6]
data[6] => Parser:inst7.data[6]
data[7] => Parser:inst4.data[7]
data[7] => Parser:inst5.data[7]
data[7] => Parser:inst6.data[7]
data[7] => Parser:inst7.data[7]
data[8] => Parser:inst4.data[8]
data[8] => Parser:inst5.data[8]
data[8] => Parser:inst6.data[8]
data[8] => Parser:inst7.data[8]
data[9] => Parser:inst4.data[9]
data[9] => Parser:inst5.data[9]
data[9] => Parser:inst6.data[9]
data[9] => Parser:inst7.data[9]
data[10] => Parser:inst4.data[10]
data[10] => Parser:inst5.data[10]
data[10] => Parser:inst6.data[10]
data[10] => Parser:inst7.data[10]
data[11] => Parser:inst4.data[11]
data[11] => Parser:inst5.data[11]
data[11] => Parser:inst6.data[11]
data[11] => Parser:inst7.data[11]
data[12] => Parser:inst4.data[12]
data[12] => Parser:inst5.data[12]
data[12] => Parser:inst6.data[12]
data[12] => Parser:inst7.data[12]
data[13] => Parser:inst4.data[13]
data[13] => Parser:inst5.data[13]
data[13] => Parser:inst6.data[13]
data[13] => Parser:inst7.data[13]
data[14] => Parser:inst4.data[14]
data[14] => Parser:inst5.data[14]
data[14] => Parser:inst6.data[14]
data[14] => Parser:inst7.data[14]
data[15] => Parser:inst4.data[15]
data[15] => Parser:inst5.data[15]
data[15] => Parser:inst6.data[15]
data[15] => Parser:inst7.data[15]
A1[0] <= lpm_dff0:word1.q[0]
A1[1] <= lpm_dff0:word1.q[1]
A1[2] <= lpm_dff0:word1.q[2]
A1[3] <= lpm_dff0:word1.q[3]
A2[0] <= lpm_dff0:word2.q[0]
A2[1] <= lpm_dff0:word2.q[1]
A2[2] <= lpm_dff0:word2.q[2]
A2[3] <= lpm_dff0:word2.q[3]
A3[0] <= lpm_dff0:word3.q[0]
A3[1] <= lpm_dff0:word3.q[1]
A3[2] <= lpm_dff0:word3.q[2]
A3[3] <= lpm_dff0:word3.q[3]


|L6|System:inst|cashSystem:inst2|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|lpm_dff0:word0
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]


|L6|System:inst|cashSystem:inst2|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|lpm_dff0:word0|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst2|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|Parser:inst4
res[0] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
index[0] => Decoder:inst16.A
index[1] => Decoder:inst16.B
data[0] => inst12.IN1
data[1] => inst8.IN1
data[2] => inst4.IN1
data[3] => inst.IN1
data[4] => inst13.IN1
data[5] => inst9.IN1
data[6] => inst5.IN1
data[7] => inst1.IN1
data[8] => inst14.IN1
data[9] => inst10.IN1
data[10] => inst6.IN1
data[11] => inst2.IN1
data[12] => inst15.IN1
data[13] => inst11.IN1
data[14] => inst7.IN1
data[15] => inst3.IN1


|L6|System:inst|cashSystem:inst2|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|Parser:inst4|Decoder:inst16
Y0 <= 16dmux:inst.Q0
B => 16dmux:inst.B
A => 16dmux:inst.A
Y1 <= 16dmux:inst.Q1
Y2 <= 16dmux:inst.Q2
Y3 <= 16dmux:inst.Q3


|L6|System:inst|cashSystem:inst2|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|Parser:inst4|Decoder:inst16|16dmux:inst
Q8 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A => 5.IN0
A => 22.IN0
A => 14.IN0
A => 12.IN0
A => 10.IN0
A => 26.IN0
A => 28.IN0
A => 30.IN0
A => 32.IN0
B => 6.IN0
B => 20.IN1
B => 14.IN2
B => 11.IN1
B => 10.IN1
B => 26.IN1
B => 27.IN1
B => 30.IN1
B => 31.IN1
C => 7.IN0
C => 13.IN2
C => 12.IN2
C => 11.IN2
C => 10.IN2
C => 26.IN2
C => 27.IN2
C => 28.IN2
C => 29.IN2
D => 24.IN3
D => 22.IN3
D => 20.IN3
D => 14.IN3
D => 13.IN3
D => 12.IN3
D => 11.IN3
D => 10.IN3
D => 8.IN0
Q9 <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q10 <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q11 <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q12 <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q13 <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q14 <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q15 <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q7 <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q6 <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= 32.DB_MAX_OUTPUT_PORT_TYPE
Q0 <= 33.DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst2|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|lpm_constant0:inst8
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]


|L6|System:inst|cashSystem:inst2|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|lpm_constant0:inst8|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>


|L6|System:inst|cashSystem:inst2|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|lpm_dff0:word1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]


|L6|System:inst|cashSystem:inst2|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|lpm_dff0:word1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst2|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|Parser:inst5
res[0] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
index[0] => Decoder:inst16.A
index[1] => Decoder:inst16.B
data[0] => inst12.IN1
data[1] => inst8.IN1
data[2] => inst4.IN1
data[3] => inst.IN1
data[4] => inst13.IN1
data[5] => inst9.IN1
data[6] => inst5.IN1
data[7] => inst1.IN1
data[8] => inst14.IN1
data[9] => inst10.IN1
data[10] => inst6.IN1
data[11] => inst2.IN1
data[12] => inst15.IN1
data[13] => inst11.IN1
data[14] => inst7.IN1
data[15] => inst3.IN1


|L6|System:inst|cashSystem:inst2|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|Parser:inst5|Decoder:inst16
Y0 <= 16dmux:inst.Q0
B => 16dmux:inst.B
A => 16dmux:inst.A
Y1 <= 16dmux:inst.Q1
Y2 <= 16dmux:inst.Q2
Y3 <= 16dmux:inst.Q3


|L6|System:inst|cashSystem:inst2|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|Parser:inst5|Decoder:inst16|16dmux:inst
Q8 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A => 5.IN0
A => 22.IN0
A => 14.IN0
A => 12.IN0
A => 10.IN0
A => 26.IN0
A => 28.IN0
A => 30.IN0
A => 32.IN0
B => 6.IN0
B => 20.IN1
B => 14.IN2
B => 11.IN1
B => 10.IN1
B => 26.IN1
B => 27.IN1
B => 30.IN1
B => 31.IN1
C => 7.IN0
C => 13.IN2
C => 12.IN2
C => 11.IN2
C => 10.IN2
C => 26.IN2
C => 27.IN2
C => 28.IN2
C => 29.IN2
D => 24.IN3
D => 22.IN3
D => 20.IN3
D => 14.IN3
D => 13.IN3
D => 12.IN3
D => 11.IN3
D => 10.IN3
D => 8.IN0
Q9 <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q10 <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q11 <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q12 <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q13 <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q14 <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q15 <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q7 <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q6 <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= 32.DB_MAX_OUTPUT_PORT_TYPE
Q0 <= 33.DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst2|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|lpm_constant1:inst9
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]


|L6|System:inst|cashSystem:inst2|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|lpm_constant1:inst9|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <GND>


|L6|System:inst|cashSystem:inst2|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|lpm_dff0:word2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]


|L6|System:inst|cashSystem:inst2|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|lpm_dff0:word2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst2|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|Parser:inst6
res[0] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
index[0] => Decoder:inst16.A
index[1] => Decoder:inst16.B
data[0] => inst12.IN1
data[1] => inst8.IN1
data[2] => inst4.IN1
data[3] => inst.IN1
data[4] => inst13.IN1
data[5] => inst9.IN1
data[6] => inst5.IN1
data[7] => inst1.IN1
data[8] => inst14.IN1
data[9] => inst10.IN1
data[10] => inst6.IN1
data[11] => inst2.IN1
data[12] => inst15.IN1
data[13] => inst11.IN1
data[14] => inst7.IN1
data[15] => inst3.IN1


|L6|System:inst|cashSystem:inst2|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|Parser:inst6|Decoder:inst16
Y0 <= 16dmux:inst.Q0
B => 16dmux:inst.B
A => 16dmux:inst.A
Y1 <= 16dmux:inst.Q1
Y2 <= 16dmux:inst.Q2
Y3 <= 16dmux:inst.Q3


|L6|System:inst|cashSystem:inst2|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|Parser:inst6|Decoder:inst16|16dmux:inst
Q8 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A => 5.IN0
A => 22.IN0
A => 14.IN0
A => 12.IN0
A => 10.IN0
A => 26.IN0
A => 28.IN0
A => 30.IN0
A => 32.IN0
B => 6.IN0
B => 20.IN1
B => 14.IN2
B => 11.IN1
B => 10.IN1
B => 26.IN1
B => 27.IN1
B => 30.IN1
B => 31.IN1
C => 7.IN0
C => 13.IN2
C => 12.IN2
C => 11.IN2
C => 10.IN2
C => 26.IN2
C => 27.IN2
C => 28.IN2
C => 29.IN2
D => 24.IN3
D => 22.IN3
D => 20.IN3
D => 14.IN3
D => 13.IN3
D => 12.IN3
D => 11.IN3
D => 10.IN3
D => 8.IN0
Q9 <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q10 <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q11 <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q12 <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q13 <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q14 <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q15 <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q7 <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q6 <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= 32.DB_MAX_OUTPUT_PORT_TYPE
Q0 <= 33.DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst2|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|lpm_constant2:inst10
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]


|L6|System:inst|cashSystem:inst2|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|lpm_constant2:inst10|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <VCC>


|L6|System:inst|cashSystem:inst2|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|lpm_dff0:word3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]


|L6|System:inst|cashSystem:inst2|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|lpm_dff0:word3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst2|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|Parser:inst7
res[0] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
index[0] => Decoder:inst16.A
index[1] => Decoder:inst16.B
data[0] => inst12.IN1
data[1] => inst8.IN1
data[2] => inst4.IN1
data[3] => inst.IN1
data[4] => inst13.IN1
data[5] => inst9.IN1
data[6] => inst5.IN1
data[7] => inst1.IN1
data[8] => inst14.IN1
data[9] => inst10.IN1
data[10] => inst6.IN1
data[11] => inst2.IN1
data[12] => inst15.IN1
data[13] => inst11.IN1
data[14] => inst7.IN1
data[15] => inst3.IN1


|L6|System:inst|cashSystem:inst2|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|Parser:inst7|Decoder:inst16
Y0 <= 16dmux:inst.Q0
B => 16dmux:inst.B
A => 16dmux:inst.A
Y1 <= 16dmux:inst.Q1
Y2 <= 16dmux:inst.Q2
Y3 <= 16dmux:inst.Q3


|L6|System:inst|cashSystem:inst2|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|Parser:inst7|Decoder:inst16|16dmux:inst
Q8 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A => 5.IN0
A => 22.IN0
A => 14.IN0
A => 12.IN0
A => 10.IN0
A => 26.IN0
A => 28.IN0
A => 30.IN0
A => 32.IN0
B => 6.IN0
B => 20.IN1
B => 14.IN2
B => 11.IN1
B => 10.IN1
B => 26.IN1
B => 27.IN1
B => 30.IN1
B => 31.IN1
C => 7.IN0
C => 13.IN2
C => 12.IN2
C => 11.IN2
C => 10.IN2
C => 26.IN2
C => 27.IN2
C => 28.IN2
C => 29.IN2
D => 24.IN3
D => 22.IN3
D => 20.IN3
D => 14.IN3
D => 13.IN3
D => 12.IN3
D => 11.IN3
D => 10.IN3
D => 8.IN0
Q9 <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q10 <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q11 <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q12 <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q13 <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q14 <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q15 <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q7 <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q6 <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= 32.DB_MAX_OUTPUT_PORT_TYPE
Q0 <= 33.DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst2|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|lpm_constant3:inst11
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]


|L6|System:inst|cashSystem:inst2|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|lpm_constant3:inst11|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <VCC>


|L6|System:inst|cashSystem:inst2|CashBank:inst
hit <= inst13.DB_MAX_OUTPUT_PORT_TYPE
wren => inst10~0.IN1
wren => inst10.CLK
wren => Cash:inst.wren
tag[0] => lpm_compare0:inst3.dataa[0]
tag[1] => lpm_compare0:inst3.dataa[1]
tag[2] => lpm_compare0:inst3.dataa[2]
tag[3] => lpm_compare0:inst3.dataa[3]
tag[4] => lpm_compare0:inst3.dataa[4]
CLK => inst4.IN0
writeTag => inst7.IN1
newTag[0] => lpm_dff1:inst1.data[0]
newTag[1] => lpm_dff1:inst1.data[1]
newTag[2] => lpm_dff1:inst1.data[2]
newTag[3] => lpm_dff1:inst1.data[3]
newTag[4] => lpm_dff1:inst1.data[4]
result[0] <= Cash:inst.result[0]
result[1] <= Cash:inst.result[1]
result[2] <= Cash:inst.result[2]
result[3] <= Cash:inst.result[3]
data[0] => Cash:inst.data[0]
data[1] => Cash:inst.data[1]
data[2] => Cash:inst.data[2]
data[3] => Cash:inst.data[3]
data[4] => Cash:inst.data[4]
data[5] => Cash:inst.data[5]
data[6] => Cash:inst.data[6]
data[7] => Cash:inst.data[7]
data[8] => Cash:inst.data[8]
data[9] => Cash:inst.data[9]
data[10] => Cash:inst.data[10]
data[11] => Cash:inst.data[11]
data[12] => Cash:inst.data[12]
data[13] => Cash:inst.data[13]
data[14] => Cash:inst.data[14]
data[15] => Cash:inst.data[15]
offset[0] => Cash:inst.offset[0]
offset[1] => Cash:inst.offset[1]


|L6|System:inst|cashSystem:inst2|CashBank:inst|lpm_compare0:inst3
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
AeB <= lpm_compare:lpm_compare_component.AeB


|L6|System:inst|cashSystem:inst2|CashBank:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component
dataa[0] => cmpr_lag:auto_generated.dataa[0]
dataa[1] => cmpr_lag:auto_generated.dataa[1]
dataa[2] => cmpr_lag:auto_generated.dataa[2]
dataa[3] => cmpr_lag:auto_generated.dataa[3]
dataa[4] => cmpr_lag:auto_generated.dataa[4]
datab[0] => cmpr_lag:auto_generated.datab[0]
datab[1] => cmpr_lag:auto_generated.datab[1]
datab[2] => cmpr_lag:auto_generated.datab[2]
datab[3] => cmpr_lag:auto_generated.datab[3]
datab[4] => cmpr_lag:auto_generated.datab[4]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_lag:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|L6|System:inst|cashSystem:inst2|CashBank:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_lag:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~2.IN0
dataa[1] => data_wire[0]~3.IN0
dataa[2] => data_wire[1]~0.IN0
dataa[3] => data_wire[1]~1.IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0]~2.IN1
datab[1] => data_wire[0]~3.IN1
datab[2] => data_wire[1]~0.IN1
datab[3] => data_wire[1]~1.IN1
datab[4] => data_wire[2].IN1


|L6|System:inst|cashSystem:inst2|CashBank:inst|lpm_dff1:inst1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]


|L6|System:inst|cashSystem:inst2|CashBank:inst|lpm_dff1:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst2|CashBank:inst|Cash:inst
result[0] <= BUSMUX:inst9.result[0]
result[1] <= BUSMUX:inst9.result[1]
result[2] <= BUSMUX:inst9.result[2]
result[3] <= BUSMUX:inst9.result[3]
enable => BUSMUX:inst9.sel
wren => RONWren:inst.wren
CLK => RONWren:inst.CLK
data[0] => RONWren:inst.data[0]
data[1] => RONWren:inst.data[1]
data[2] => RONWren:inst.data[2]
data[3] => RONWren:inst.data[3]
data[4] => RONWren:inst.data[4]
data[5] => RONWren:inst.data[5]
data[6] => RONWren:inst.data[6]
data[7] => RONWren:inst.data[7]
data[8] => RONWren:inst.data[8]
data[9] => RONWren:inst.data[9]
data[10] => RONWren:inst.data[10]
data[11] => RONWren:inst.data[11]
data[12] => RONWren:inst.data[12]
data[13] => RONWren:inst.data[13]
data[14] => RONWren:inst.data[14]
data[15] => RONWren:inst.data[15]
offset[0] => lpm_mux0:inst7.sel[0]
offset[1] => lpm_mux0:inst7.sel[1]


|L6|System:inst|cashSystem:inst2|CashBank:inst|Cash:inst|BUSMUX:inst9
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|L6|System:inst|cashSystem:inst2|CashBank:inst|Cash:inst|BUSMUX:inst9|lpm_mux:$00000
data[0][0] => mux_8gc:auto_generated.data[0]
data[0][1] => mux_8gc:auto_generated.data[1]
data[0][2] => mux_8gc:auto_generated.data[2]
data[0][3] => mux_8gc:auto_generated.data[3]
data[1][0] => mux_8gc:auto_generated.data[4]
data[1][1] => mux_8gc:auto_generated.data[5]
data[1][2] => mux_8gc:auto_generated.data[6]
data[1][3] => mux_8gc:auto_generated.data[7]
sel[0] => mux_8gc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_8gc:auto_generated.result[0]
result[1] <= mux_8gc:auto_generated.result[1]
result[2] <= mux_8gc:auto_generated.result[2]
result[3] <= mux_8gc:auto_generated.result[3]


|L6|System:inst|cashSystem:inst2|CashBank:inst|Cash:inst|BUSMUX:inst9|lpm_mux:$00000|mux_8gc:auto_generated
data[0] => result_node[0]~7.IN1
data[1] => result_node[1]~5.IN1
data[2] => result_node[2]~3.IN1
data[3] => result_node[3]~1.IN1
data[4] => result_node[0]~6.IN1
data[5] => result_node[1]~4.IN1
data[6] => result_node[2]~2.IN1
data[7] => result_node[3]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[2]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[1]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[0]~6.IN0
sel[0] => _~3.IN0


|L6|System:inst|cashSystem:inst2|CashBank:inst|Cash:inst|lpm_mux0:inst7
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]


|L6|System:inst|cashSystem:inst2|CashBank:inst|Cash:inst|lpm_mux0:inst7|lpm_mux:lpm_mux_component
data[0][0] => mux_msd:auto_generated.data[0]
data[0][1] => mux_msd:auto_generated.data[1]
data[0][2] => mux_msd:auto_generated.data[2]
data[0][3] => mux_msd:auto_generated.data[3]
data[1][0] => mux_msd:auto_generated.data[4]
data[1][1] => mux_msd:auto_generated.data[5]
data[1][2] => mux_msd:auto_generated.data[6]
data[1][3] => mux_msd:auto_generated.data[7]
data[2][0] => mux_msd:auto_generated.data[8]
data[2][1] => mux_msd:auto_generated.data[9]
data[2][2] => mux_msd:auto_generated.data[10]
data[2][3] => mux_msd:auto_generated.data[11]
data[3][0] => mux_msd:auto_generated.data[12]
data[3][1] => mux_msd:auto_generated.data[13]
data[3][2] => mux_msd:auto_generated.data[14]
data[3][3] => mux_msd:auto_generated.data[15]
sel[0] => mux_msd:auto_generated.sel[0]
sel[1] => mux_msd:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_msd:auto_generated.result[0]
result[1] <= mux_msd:auto_generated.result[1]
result[2] <= mux_msd:auto_generated.result[2]
result[3] <= mux_msd:auto_generated.result[3]


|L6|System:inst|cashSystem:inst2|CashBank:inst|Cash:inst|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_msd:auto_generated
data[0] => _~56.IN0
data[0] => _~64.IN0
data[1] => _~38.IN0
data[1] => _~46.IN0
data[2] => _~20.IN0
data[2] => _~28.IN0
data[3] => _~2.IN0
data[3] => _~10.IN0
data[4] => _~54.IN0
data[5] => _~36.IN0
data[6] => _~18.IN0
data[7] => _~0.IN0
data[8] => _~59.IN1
data[8] => _~67.IN1
data[9] => _~41.IN1
data[9] => _~49.IN1
data[10] => _~23.IN1
data[10] => _~31.IN1
data[11] => _~5.IN1
data[11] => _~13.IN1
data[12] => _~71.IN0
data[13] => _~53.IN0
data[14] => _~35.IN0
data[15] => _~17.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _~0.IN1
sel[0] => _~3.IN0
sel[0] => _~5.IN0
sel[0] => _~11.IN0
sel[0] => _~13.IN0
sel[0] => _~16.IN0
sel[0] => _~18.IN1
sel[0] => _~21.IN0
sel[0] => _~23.IN0
sel[0] => _~29.IN0
sel[0] => _~31.IN0
sel[0] => _~34.IN0
sel[0] => _~36.IN1
sel[0] => _~39.IN0
sel[0] => _~41.IN0
sel[0] => _~47.IN0
sel[0] => _~49.IN0
sel[0] => _~52.IN0
sel[0] => _~54.IN1
sel[0] => _~57.IN0
sel[0] => _~59.IN0
sel[0] => _~65.IN0
sel[0] => _~67.IN0
sel[0] => _~70.IN0
sel[1] => _~1.IN0
sel[1] => _~6.IN0
sel[1] => _~9.IN0
sel[1] => _~14.IN0
sel[1] => _~19.IN0
sel[1] => _~24.IN0
sel[1] => _~27.IN0
sel[1] => _~32.IN0
sel[1] => _~37.IN0
sel[1] => _~42.IN0
sel[1] => _~45.IN0
sel[1] => _~50.IN0
sel[1] => _~55.IN0
sel[1] => _~60.IN0
sel[1] => _~63.IN0
sel[1] => _~68.IN0


|L6|System:inst|cashSystem:inst2|CashBank:inst|Cash:inst|RONWren:inst
A0[0] <= RON:inst1.A0[0]
A0[1] <= RON:inst1.A0[1]
A0[2] <= RON:inst1.A0[2]
A0[3] <= RON:inst1.A0[3]
wren => inst.IN0
CLK => inst.IN1
data[0] => RON:inst1.data[0]
data[1] => RON:inst1.data[1]
data[2] => RON:inst1.data[2]
data[3] => RON:inst1.data[3]
data[4] => RON:inst1.data[4]
data[5] => RON:inst1.data[5]
data[6] => RON:inst1.data[6]
data[7] => RON:inst1.data[7]
data[8] => RON:inst1.data[8]
data[9] => RON:inst1.data[9]
data[10] => RON:inst1.data[10]
data[11] => RON:inst1.data[11]
data[12] => RON:inst1.data[12]
data[13] => RON:inst1.data[13]
data[14] => RON:inst1.data[14]
data[15] => RON:inst1.data[15]
A1[0] <= RON:inst1.A1[0]
A1[1] <= RON:inst1.A1[1]
A1[2] <= RON:inst1.A1[2]
A1[3] <= RON:inst1.A1[3]
A2[0] <= RON:inst1.A2[0]
A2[1] <= RON:inst1.A2[1]
A2[2] <= RON:inst1.A2[2]
A2[3] <= RON:inst1.A2[3]
A3[0] <= RON:inst1.A3[0]
A3[1] <= RON:inst1.A3[1]
A3[2] <= RON:inst1.A3[2]
A3[3] <= RON:inst1.A3[3]


|L6|System:inst|cashSystem:inst2|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1
A0[0] <= lpm_dff0:word0.q[0]
A0[1] <= lpm_dff0:word0.q[1]
A0[2] <= lpm_dff0:word0.q[2]
A0[3] <= lpm_dff0:word0.q[3]
clock => lpm_dff0:word0.clock
clock => lpm_dff0:word1.clock
clock => lpm_dff0:word2.clock
clock => lpm_dff0:word3.clock
data[0] => Parser:inst4.data[0]
data[0] => Parser:inst5.data[0]
data[0] => Parser:inst6.data[0]
data[0] => Parser:inst7.data[0]
data[1] => Parser:inst4.data[1]
data[1] => Parser:inst5.data[1]
data[1] => Parser:inst6.data[1]
data[1] => Parser:inst7.data[1]
data[2] => Parser:inst4.data[2]
data[2] => Parser:inst5.data[2]
data[2] => Parser:inst6.data[2]
data[2] => Parser:inst7.data[2]
data[3] => Parser:inst4.data[3]
data[3] => Parser:inst5.data[3]
data[3] => Parser:inst6.data[3]
data[3] => Parser:inst7.data[3]
data[4] => Parser:inst4.data[4]
data[4] => Parser:inst5.data[4]
data[4] => Parser:inst6.data[4]
data[4] => Parser:inst7.data[4]
data[5] => Parser:inst4.data[5]
data[5] => Parser:inst5.data[5]
data[5] => Parser:inst6.data[5]
data[5] => Parser:inst7.data[5]
data[6] => Parser:inst4.data[6]
data[6] => Parser:inst5.data[6]
data[6] => Parser:inst6.data[6]
data[6] => Parser:inst7.data[6]
data[7] => Parser:inst4.data[7]
data[7] => Parser:inst5.data[7]
data[7] => Parser:inst6.data[7]
data[7] => Parser:inst7.data[7]
data[8] => Parser:inst4.data[8]
data[8] => Parser:inst5.data[8]
data[8] => Parser:inst6.data[8]
data[8] => Parser:inst7.data[8]
data[9] => Parser:inst4.data[9]
data[9] => Parser:inst5.data[9]
data[9] => Parser:inst6.data[9]
data[9] => Parser:inst7.data[9]
data[10] => Parser:inst4.data[10]
data[10] => Parser:inst5.data[10]
data[10] => Parser:inst6.data[10]
data[10] => Parser:inst7.data[10]
data[11] => Parser:inst4.data[11]
data[11] => Parser:inst5.data[11]
data[11] => Parser:inst6.data[11]
data[11] => Parser:inst7.data[11]
data[12] => Parser:inst4.data[12]
data[12] => Parser:inst5.data[12]
data[12] => Parser:inst6.data[12]
data[12] => Parser:inst7.data[12]
data[13] => Parser:inst4.data[13]
data[13] => Parser:inst5.data[13]
data[13] => Parser:inst6.data[13]
data[13] => Parser:inst7.data[13]
data[14] => Parser:inst4.data[14]
data[14] => Parser:inst5.data[14]
data[14] => Parser:inst6.data[14]
data[14] => Parser:inst7.data[14]
data[15] => Parser:inst4.data[15]
data[15] => Parser:inst5.data[15]
data[15] => Parser:inst6.data[15]
data[15] => Parser:inst7.data[15]
A1[0] <= lpm_dff0:word1.q[0]
A1[1] <= lpm_dff0:word1.q[1]
A1[2] <= lpm_dff0:word1.q[2]
A1[3] <= lpm_dff0:word1.q[3]
A2[0] <= lpm_dff0:word2.q[0]
A2[1] <= lpm_dff0:word2.q[1]
A2[2] <= lpm_dff0:word2.q[2]
A2[3] <= lpm_dff0:word2.q[3]
A3[0] <= lpm_dff0:word3.q[0]
A3[1] <= lpm_dff0:word3.q[1]
A3[2] <= lpm_dff0:word3.q[2]
A3[3] <= lpm_dff0:word3.q[3]


|L6|System:inst|cashSystem:inst2|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|lpm_dff0:word0
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]


|L6|System:inst|cashSystem:inst2|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|lpm_dff0:word0|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst2|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|Parser:inst4
res[0] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
index[0] => Decoder:inst16.A
index[1] => Decoder:inst16.B
data[0] => inst12.IN1
data[1] => inst8.IN1
data[2] => inst4.IN1
data[3] => inst.IN1
data[4] => inst13.IN1
data[5] => inst9.IN1
data[6] => inst5.IN1
data[7] => inst1.IN1
data[8] => inst14.IN1
data[9] => inst10.IN1
data[10] => inst6.IN1
data[11] => inst2.IN1
data[12] => inst15.IN1
data[13] => inst11.IN1
data[14] => inst7.IN1
data[15] => inst3.IN1


|L6|System:inst|cashSystem:inst2|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|Parser:inst4|Decoder:inst16
Y0 <= 16dmux:inst.Q0
B => 16dmux:inst.B
A => 16dmux:inst.A
Y1 <= 16dmux:inst.Q1
Y2 <= 16dmux:inst.Q2
Y3 <= 16dmux:inst.Q3


|L6|System:inst|cashSystem:inst2|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|Parser:inst4|Decoder:inst16|16dmux:inst
Q8 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A => 5.IN0
A => 22.IN0
A => 14.IN0
A => 12.IN0
A => 10.IN0
A => 26.IN0
A => 28.IN0
A => 30.IN0
A => 32.IN0
B => 6.IN0
B => 20.IN1
B => 14.IN2
B => 11.IN1
B => 10.IN1
B => 26.IN1
B => 27.IN1
B => 30.IN1
B => 31.IN1
C => 7.IN0
C => 13.IN2
C => 12.IN2
C => 11.IN2
C => 10.IN2
C => 26.IN2
C => 27.IN2
C => 28.IN2
C => 29.IN2
D => 24.IN3
D => 22.IN3
D => 20.IN3
D => 14.IN3
D => 13.IN3
D => 12.IN3
D => 11.IN3
D => 10.IN3
D => 8.IN0
Q9 <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q10 <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q11 <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q12 <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q13 <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q14 <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q15 <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q7 <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q6 <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= 32.DB_MAX_OUTPUT_PORT_TYPE
Q0 <= 33.DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst2|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|lpm_constant0:inst8
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]


|L6|System:inst|cashSystem:inst2|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|lpm_constant0:inst8|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>


|L6|System:inst|cashSystem:inst2|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|lpm_dff0:word1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]


|L6|System:inst|cashSystem:inst2|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|lpm_dff0:word1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst2|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|Parser:inst5
res[0] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
index[0] => Decoder:inst16.A
index[1] => Decoder:inst16.B
data[0] => inst12.IN1
data[1] => inst8.IN1
data[2] => inst4.IN1
data[3] => inst.IN1
data[4] => inst13.IN1
data[5] => inst9.IN1
data[6] => inst5.IN1
data[7] => inst1.IN1
data[8] => inst14.IN1
data[9] => inst10.IN1
data[10] => inst6.IN1
data[11] => inst2.IN1
data[12] => inst15.IN1
data[13] => inst11.IN1
data[14] => inst7.IN1
data[15] => inst3.IN1


|L6|System:inst|cashSystem:inst2|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|Parser:inst5|Decoder:inst16
Y0 <= 16dmux:inst.Q0
B => 16dmux:inst.B
A => 16dmux:inst.A
Y1 <= 16dmux:inst.Q1
Y2 <= 16dmux:inst.Q2
Y3 <= 16dmux:inst.Q3


|L6|System:inst|cashSystem:inst2|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|Parser:inst5|Decoder:inst16|16dmux:inst
Q8 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A => 5.IN0
A => 22.IN0
A => 14.IN0
A => 12.IN0
A => 10.IN0
A => 26.IN0
A => 28.IN0
A => 30.IN0
A => 32.IN0
B => 6.IN0
B => 20.IN1
B => 14.IN2
B => 11.IN1
B => 10.IN1
B => 26.IN1
B => 27.IN1
B => 30.IN1
B => 31.IN1
C => 7.IN0
C => 13.IN2
C => 12.IN2
C => 11.IN2
C => 10.IN2
C => 26.IN2
C => 27.IN2
C => 28.IN2
C => 29.IN2
D => 24.IN3
D => 22.IN3
D => 20.IN3
D => 14.IN3
D => 13.IN3
D => 12.IN3
D => 11.IN3
D => 10.IN3
D => 8.IN0
Q9 <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q10 <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q11 <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q12 <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q13 <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q14 <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q15 <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q7 <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q6 <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= 32.DB_MAX_OUTPUT_PORT_TYPE
Q0 <= 33.DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst2|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|lpm_constant1:inst9
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]


|L6|System:inst|cashSystem:inst2|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|lpm_constant1:inst9|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <GND>


|L6|System:inst|cashSystem:inst2|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|lpm_dff0:word2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]


|L6|System:inst|cashSystem:inst2|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|lpm_dff0:word2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst2|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|Parser:inst6
res[0] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
index[0] => Decoder:inst16.A
index[1] => Decoder:inst16.B
data[0] => inst12.IN1
data[1] => inst8.IN1
data[2] => inst4.IN1
data[3] => inst.IN1
data[4] => inst13.IN1
data[5] => inst9.IN1
data[6] => inst5.IN1
data[7] => inst1.IN1
data[8] => inst14.IN1
data[9] => inst10.IN1
data[10] => inst6.IN1
data[11] => inst2.IN1
data[12] => inst15.IN1
data[13] => inst11.IN1
data[14] => inst7.IN1
data[15] => inst3.IN1


|L6|System:inst|cashSystem:inst2|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|Parser:inst6|Decoder:inst16
Y0 <= 16dmux:inst.Q0
B => 16dmux:inst.B
A => 16dmux:inst.A
Y1 <= 16dmux:inst.Q1
Y2 <= 16dmux:inst.Q2
Y3 <= 16dmux:inst.Q3


|L6|System:inst|cashSystem:inst2|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|Parser:inst6|Decoder:inst16|16dmux:inst
Q8 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A => 5.IN0
A => 22.IN0
A => 14.IN0
A => 12.IN0
A => 10.IN0
A => 26.IN0
A => 28.IN0
A => 30.IN0
A => 32.IN0
B => 6.IN0
B => 20.IN1
B => 14.IN2
B => 11.IN1
B => 10.IN1
B => 26.IN1
B => 27.IN1
B => 30.IN1
B => 31.IN1
C => 7.IN0
C => 13.IN2
C => 12.IN2
C => 11.IN2
C => 10.IN2
C => 26.IN2
C => 27.IN2
C => 28.IN2
C => 29.IN2
D => 24.IN3
D => 22.IN3
D => 20.IN3
D => 14.IN3
D => 13.IN3
D => 12.IN3
D => 11.IN3
D => 10.IN3
D => 8.IN0
Q9 <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q10 <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q11 <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q12 <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q13 <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q14 <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q15 <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q7 <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q6 <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= 32.DB_MAX_OUTPUT_PORT_TYPE
Q0 <= 33.DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst2|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|lpm_constant2:inst10
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]


|L6|System:inst|cashSystem:inst2|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|lpm_constant2:inst10|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <VCC>


|L6|System:inst|cashSystem:inst2|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|lpm_dff0:word3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]


|L6|System:inst|cashSystem:inst2|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|lpm_dff0:word3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst2|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|Parser:inst7
res[0] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
index[0] => Decoder:inst16.A
index[1] => Decoder:inst16.B
data[0] => inst12.IN1
data[1] => inst8.IN1
data[2] => inst4.IN1
data[3] => inst.IN1
data[4] => inst13.IN1
data[5] => inst9.IN1
data[6] => inst5.IN1
data[7] => inst1.IN1
data[8] => inst14.IN1
data[9] => inst10.IN1
data[10] => inst6.IN1
data[11] => inst2.IN1
data[12] => inst15.IN1
data[13] => inst11.IN1
data[14] => inst7.IN1
data[15] => inst3.IN1


|L6|System:inst|cashSystem:inst2|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|Parser:inst7|Decoder:inst16
Y0 <= 16dmux:inst.Q0
B => 16dmux:inst.B
A => 16dmux:inst.A
Y1 <= 16dmux:inst.Q1
Y2 <= 16dmux:inst.Q2
Y3 <= 16dmux:inst.Q3


|L6|System:inst|cashSystem:inst2|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|Parser:inst7|Decoder:inst16|16dmux:inst
Q8 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A => 5.IN0
A => 22.IN0
A => 14.IN0
A => 12.IN0
A => 10.IN0
A => 26.IN0
A => 28.IN0
A => 30.IN0
A => 32.IN0
B => 6.IN0
B => 20.IN1
B => 14.IN2
B => 11.IN1
B => 10.IN1
B => 26.IN1
B => 27.IN1
B => 30.IN1
B => 31.IN1
C => 7.IN0
C => 13.IN2
C => 12.IN2
C => 11.IN2
C => 10.IN2
C => 26.IN2
C => 27.IN2
C => 28.IN2
C => 29.IN2
D => 24.IN3
D => 22.IN3
D => 20.IN3
D => 14.IN3
D => 13.IN3
D => 12.IN3
D => 11.IN3
D => 10.IN3
D => 8.IN0
Q9 <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q10 <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q11 <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q12 <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q13 <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q14 <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q15 <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q7 <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q6 <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= 32.DB_MAX_OUTPUT_PORT_TYPE
Q0 <= 33.DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst2|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|lpm_constant3:inst11
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]


|L6|System:inst|cashSystem:inst2|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|lpm_constant3:inst11|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <VCC>


|L6|System:inst|cashSystem:inst2|lpm_counter0:counter0
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]


|L6|System:inst|cashSystem:inst2|lpm_counter0:counter0|lpm_counter:lpm_counter_component
clock => cntr_rsh:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_rsh:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_rsh:auto_generated.q[0]
q[1] <= cntr_rsh:auto_generated.q[1]
q[2] <= cntr_rsh:auto_generated.q[2]
q[3] <= cntr_rsh:auto_generated.q[3]
q[4] <= cntr_rsh:auto_generated.q[4]
q[5] <= cntr_rsh:auto_generated.q[5]
q[6] <= cntr_rsh:auto_generated.q[6]
q[7] <= cntr_rsh:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|L6|System:inst|cashSystem:inst2|lpm_counter0:counter0|lpm_counter:lpm_counter_component|cntr_rsh:auto_generated
clock => counter_cella0.CLK
clock => counter_cella1.CLK
clock => counter_cella2.CLK
clock => counter_cella3.CLK
clock => counter_cella4.CLK
clock => counter_cella5.CLK
clock => counter_cella6.CLK
clock => counter_cella7.CLK
q[0] <= counter_cella0.REGOUT
q[1] <= counter_cella1.REGOUT
q[2] <= counter_cella2.REGOUT
q[3] <= counter_cella3.REGOUT
q[4] <= counter_cella4.REGOUT
q[5] <= counter_cella5.REGOUT
q[6] <= counter_cella6.REGOUT
q[7] <= counter_cella7.REGOUT
sclr => counter_cella0.SCLR
sclr => counter_cella1.SCLR
sclr => counter_cella2.SCLR
sclr => counter_cella3.SCLR
sclr => counter_cella4.SCLR
sclr => counter_cella5.SCLR
sclr => counter_cella6.SCLR
sclr => counter_cella7.SCLR


|L6|System:inst|cashSystem:inst2|lpm_counter0:counter1
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]


|L6|System:inst|cashSystem:inst2|lpm_counter0:counter1|lpm_counter:lpm_counter_component
clock => cntr_rsh:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_rsh:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_rsh:auto_generated.q[0]
q[1] <= cntr_rsh:auto_generated.q[1]
q[2] <= cntr_rsh:auto_generated.q[2]
q[3] <= cntr_rsh:auto_generated.q[3]
q[4] <= cntr_rsh:auto_generated.q[4]
q[5] <= cntr_rsh:auto_generated.q[5]
q[6] <= cntr_rsh:auto_generated.q[6]
q[7] <= cntr_rsh:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|L6|System:inst|cashSystem:inst2|lpm_counter0:counter1|lpm_counter:lpm_counter_component|cntr_rsh:auto_generated
clock => counter_cella0.CLK
clock => counter_cella1.CLK
clock => counter_cella2.CLK
clock => counter_cella3.CLK
clock => counter_cella4.CLK
clock => counter_cella5.CLK
clock => counter_cella6.CLK
clock => counter_cella7.CLK
q[0] <= counter_cella0.REGOUT
q[1] <= counter_cella1.REGOUT
q[2] <= counter_cella2.REGOUT
q[3] <= counter_cella3.REGOUT
q[4] <= counter_cella4.REGOUT
q[5] <= counter_cella5.REGOUT
q[6] <= counter_cella6.REGOUT
q[7] <= counter_cella7.REGOUT
sclr => counter_cella0.SCLR
sclr => counter_cella1.SCLR
sclr => counter_cella2.SCLR
sclr => counter_cella3.SCLR
sclr => counter_cella4.SCLR
sclr => counter_cella5.SCLR
sclr => counter_cella6.SCLR
sclr => counter_cella7.SCLR


|L6|System:inst|cashSystem:inst2|lpm_or0:inst3
data0x[0] => LPM_OR:lpm_or_component.DATA[0][0]
data0x[1] => LPM_OR:lpm_or_component.DATA[0][1]
data0x[2] => LPM_OR:lpm_or_component.DATA[0][2]
data0x[3] => LPM_OR:lpm_or_component.DATA[0][3]
data1x[0] => LPM_OR:lpm_or_component.DATA[1][0]
data1x[1] => LPM_OR:lpm_or_component.DATA[1][1]
data1x[2] => LPM_OR:lpm_or_component.DATA[1][2]
data1x[3] => LPM_OR:lpm_or_component.DATA[1][3]
result[0] <= LPM_OR:lpm_or_component.RESULT[0]
result[1] <= LPM_OR:lpm_or_component.RESULT[1]
result[2] <= LPM_OR:lpm_or_component.RESULT[2]
result[3] <= LPM_OR:lpm_or_component.RESULT[3]


|L6|System:inst|cashSystem:inst2|lpm_or0:inst3|LPM_OR:lpm_or_component
data[0][0] => or_node[0][1].IN1
data[0][1] => or_node[1][1].IN1
data[0][2] => or_node[2][1].IN1
data[0][3] => or_node[3][1].IN1
data[1][0] => or_node[0][1].IN0
data[1][1] => or_node[1][1].IN0
data[1][2] => or_node[2][1].IN0
data[1][3] => or_node[3][1].IN0
result[0] <= or_node[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= or_node[1][1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= or_node[2][1].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= or_node[3][1].DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst3
hit <= inst2.DB_MAX_OUTPUT_PORT_TYPE
wren1 => CashBank:inst1.wren
wren1 => CashBank:inst1.writeTag
wren1 => lpm_counter0:counter1.sclr
CLK => CashBank:inst1.CLK
CLK => CashBank:inst.CLK
CLK => inst5.IN0
write[0] => CashBank:inst1.data[0]
write[0] => CashBank:inst.data[0]
write[1] => CashBank:inst1.data[1]
write[1] => CashBank:inst.data[1]
write[2] => CashBank:inst1.data[2]
write[2] => CashBank:inst.data[2]
write[3] => CashBank:inst1.data[3]
write[3] => CashBank:inst.data[3]
write[4] => CashBank:inst1.data[4]
write[4] => CashBank:inst.data[4]
write[5] => CashBank:inst1.data[5]
write[5] => CashBank:inst.data[5]
write[6] => CashBank:inst1.data[6]
write[6] => CashBank:inst.data[6]
write[7] => CashBank:inst1.data[7]
write[7] => CashBank:inst.data[7]
write[8] => CashBank:inst1.data[8]
write[8] => CashBank:inst.data[8]
write[9] => CashBank:inst1.data[9]
write[9] => CashBank:inst.data[9]
write[10] => CashBank:inst1.data[10]
write[10] => CashBank:inst.data[10]
write[11] => CashBank:inst1.data[11]
write[11] => CashBank:inst.data[11]
write[12] => CashBank:inst1.data[12]
write[12] => CashBank:inst.data[12]
write[13] => CashBank:inst1.data[13]
write[13] => CashBank:inst.data[13]
write[14] => CashBank:inst1.data[14]
write[14] => CashBank:inst.data[14]
write[15] => CashBank:inst1.data[15]
write[15] => CashBank:inst.data[15]
newTag[0] => CashBank:inst1.newTag[0]
newTag[0] => CashBank:inst.newTag[0]
newTag[1] => CashBank:inst1.newTag[1]
newTag[1] => CashBank:inst.newTag[1]
newTag[2] => CashBank:inst1.newTag[2]
newTag[2] => CashBank:inst.newTag[2]
newTag[3] => CashBank:inst1.newTag[3]
newTag[3] => CashBank:inst.newTag[3]
newTag[4] => CashBank:inst1.newTag[4]
newTag[4] => CashBank:inst.newTag[4]
offset[0] => CashBank:inst1.offset[0]
offset[0] => CashBank:inst.offset[0]
offset[1] => CashBank:inst1.offset[1]
offset[1] => CashBank:inst.offset[1]
tag[0] => CashBank:inst1.tag[0]
tag[0] => CashBank:inst.tag[0]
tag[1] => CashBank:inst1.tag[1]
tag[1] => CashBank:inst.tag[1]
tag[2] => CashBank:inst1.tag[2]
tag[2] => CashBank:inst.tag[2]
tag[3] => CashBank:inst1.tag[3]
tag[3] => CashBank:inst.tag[3]
tag[4] => CashBank:inst1.tag[4]
tag[4] => CashBank:inst.tag[4]
wren0 => CashBank:inst.wren
wren0 => CashBank:inst.writeTag
wren0 => lpm_counter0:counter0.sclr
hit0 <= CashBank:inst.hit
hit1 <= CashBank:inst1.hit
count0[0] <= lpm_counter0:counter0.q[0]
count0[1] <= lpm_counter0:counter0.q[1]
count0[2] <= lpm_counter0:counter0.q[2]
count0[3] <= lpm_counter0:counter0.q[3]
count0[4] <= lpm_counter0:counter0.q[4]
count0[5] <= lpm_counter0:counter0.q[5]
count0[6] <= lpm_counter0:counter0.q[6]
count0[7] <= lpm_counter0:counter0.q[7]
count1[0] <= lpm_counter0:counter1.q[0]
count1[1] <= lpm_counter0:counter1.q[1]
count1[2] <= lpm_counter0:counter1.q[2]
count1[3] <= lpm_counter0:counter1.q[3]
count1[4] <= lpm_counter0:counter1.q[4]
count1[5] <= lpm_counter0:counter1.q[5]
count1[6] <= lpm_counter0:counter1.q[6]
count1[7] <= lpm_counter0:counter1.q[7]
res[0] <= lpm_or0:inst3.result[0]
res[1] <= lpm_or0:inst3.result[1]
res[2] <= lpm_or0:inst3.result[2]
res[3] <= lpm_or0:inst3.result[3]


|L6|System:inst|cashSystem:inst3|CashBank:inst1
hit <= inst13.DB_MAX_OUTPUT_PORT_TYPE
wren => inst10~0.IN1
wren => inst10.CLK
wren => Cash:inst.wren
tag[0] => lpm_compare0:inst3.dataa[0]
tag[1] => lpm_compare0:inst3.dataa[1]
tag[2] => lpm_compare0:inst3.dataa[2]
tag[3] => lpm_compare0:inst3.dataa[3]
tag[4] => lpm_compare0:inst3.dataa[4]
CLK => inst4.IN0
writeTag => inst7.IN1
newTag[0] => lpm_dff1:inst1.data[0]
newTag[1] => lpm_dff1:inst1.data[1]
newTag[2] => lpm_dff1:inst1.data[2]
newTag[3] => lpm_dff1:inst1.data[3]
newTag[4] => lpm_dff1:inst1.data[4]
result[0] <= Cash:inst.result[0]
result[1] <= Cash:inst.result[1]
result[2] <= Cash:inst.result[2]
result[3] <= Cash:inst.result[3]
data[0] => Cash:inst.data[0]
data[1] => Cash:inst.data[1]
data[2] => Cash:inst.data[2]
data[3] => Cash:inst.data[3]
data[4] => Cash:inst.data[4]
data[5] => Cash:inst.data[5]
data[6] => Cash:inst.data[6]
data[7] => Cash:inst.data[7]
data[8] => Cash:inst.data[8]
data[9] => Cash:inst.data[9]
data[10] => Cash:inst.data[10]
data[11] => Cash:inst.data[11]
data[12] => Cash:inst.data[12]
data[13] => Cash:inst.data[13]
data[14] => Cash:inst.data[14]
data[15] => Cash:inst.data[15]
offset[0] => Cash:inst.offset[0]
offset[1] => Cash:inst.offset[1]


|L6|System:inst|cashSystem:inst3|CashBank:inst1|lpm_compare0:inst3
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
AeB <= lpm_compare:lpm_compare_component.AeB


|L6|System:inst|cashSystem:inst3|CashBank:inst1|lpm_compare0:inst3|lpm_compare:lpm_compare_component
dataa[0] => cmpr_lag:auto_generated.dataa[0]
dataa[1] => cmpr_lag:auto_generated.dataa[1]
dataa[2] => cmpr_lag:auto_generated.dataa[2]
dataa[3] => cmpr_lag:auto_generated.dataa[3]
dataa[4] => cmpr_lag:auto_generated.dataa[4]
datab[0] => cmpr_lag:auto_generated.datab[0]
datab[1] => cmpr_lag:auto_generated.datab[1]
datab[2] => cmpr_lag:auto_generated.datab[2]
datab[3] => cmpr_lag:auto_generated.datab[3]
datab[4] => cmpr_lag:auto_generated.datab[4]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_lag:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|L6|System:inst|cashSystem:inst3|CashBank:inst1|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_lag:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~2.IN0
dataa[1] => data_wire[0]~3.IN0
dataa[2] => data_wire[1]~0.IN0
dataa[3] => data_wire[1]~1.IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0]~2.IN1
datab[1] => data_wire[0]~3.IN1
datab[2] => data_wire[1]~0.IN1
datab[3] => data_wire[1]~1.IN1
datab[4] => data_wire[2].IN1


|L6|System:inst|cashSystem:inst3|CashBank:inst1|lpm_dff1:inst1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]


|L6|System:inst|cashSystem:inst3|CashBank:inst1|lpm_dff1:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst3|CashBank:inst1|Cash:inst
result[0] <= BUSMUX:inst9.result[0]
result[1] <= BUSMUX:inst9.result[1]
result[2] <= BUSMUX:inst9.result[2]
result[3] <= BUSMUX:inst9.result[3]
enable => BUSMUX:inst9.sel
wren => RONWren:inst.wren
CLK => RONWren:inst.CLK
data[0] => RONWren:inst.data[0]
data[1] => RONWren:inst.data[1]
data[2] => RONWren:inst.data[2]
data[3] => RONWren:inst.data[3]
data[4] => RONWren:inst.data[4]
data[5] => RONWren:inst.data[5]
data[6] => RONWren:inst.data[6]
data[7] => RONWren:inst.data[7]
data[8] => RONWren:inst.data[8]
data[9] => RONWren:inst.data[9]
data[10] => RONWren:inst.data[10]
data[11] => RONWren:inst.data[11]
data[12] => RONWren:inst.data[12]
data[13] => RONWren:inst.data[13]
data[14] => RONWren:inst.data[14]
data[15] => RONWren:inst.data[15]
offset[0] => lpm_mux0:inst7.sel[0]
offset[1] => lpm_mux0:inst7.sel[1]


|L6|System:inst|cashSystem:inst3|CashBank:inst1|Cash:inst|BUSMUX:inst9
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|L6|System:inst|cashSystem:inst3|CashBank:inst1|Cash:inst|BUSMUX:inst9|lpm_mux:$00000
data[0][0] => mux_8gc:auto_generated.data[0]
data[0][1] => mux_8gc:auto_generated.data[1]
data[0][2] => mux_8gc:auto_generated.data[2]
data[0][3] => mux_8gc:auto_generated.data[3]
data[1][0] => mux_8gc:auto_generated.data[4]
data[1][1] => mux_8gc:auto_generated.data[5]
data[1][2] => mux_8gc:auto_generated.data[6]
data[1][3] => mux_8gc:auto_generated.data[7]
sel[0] => mux_8gc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_8gc:auto_generated.result[0]
result[1] <= mux_8gc:auto_generated.result[1]
result[2] <= mux_8gc:auto_generated.result[2]
result[3] <= mux_8gc:auto_generated.result[3]


|L6|System:inst|cashSystem:inst3|CashBank:inst1|Cash:inst|BUSMUX:inst9|lpm_mux:$00000|mux_8gc:auto_generated
data[0] => result_node[0]~7.IN1
data[1] => result_node[1]~5.IN1
data[2] => result_node[2]~3.IN1
data[3] => result_node[3]~1.IN1
data[4] => result_node[0]~6.IN1
data[5] => result_node[1]~4.IN1
data[6] => result_node[2]~2.IN1
data[7] => result_node[3]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[2]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[1]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[0]~6.IN0
sel[0] => _~3.IN0


|L6|System:inst|cashSystem:inst3|CashBank:inst1|Cash:inst|lpm_mux0:inst7
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]


|L6|System:inst|cashSystem:inst3|CashBank:inst1|Cash:inst|lpm_mux0:inst7|lpm_mux:lpm_mux_component
data[0][0] => mux_msd:auto_generated.data[0]
data[0][1] => mux_msd:auto_generated.data[1]
data[0][2] => mux_msd:auto_generated.data[2]
data[0][3] => mux_msd:auto_generated.data[3]
data[1][0] => mux_msd:auto_generated.data[4]
data[1][1] => mux_msd:auto_generated.data[5]
data[1][2] => mux_msd:auto_generated.data[6]
data[1][3] => mux_msd:auto_generated.data[7]
data[2][0] => mux_msd:auto_generated.data[8]
data[2][1] => mux_msd:auto_generated.data[9]
data[2][2] => mux_msd:auto_generated.data[10]
data[2][3] => mux_msd:auto_generated.data[11]
data[3][0] => mux_msd:auto_generated.data[12]
data[3][1] => mux_msd:auto_generated.data[13]
data[3][2] => mux_msd:auto_generated.data[14]
data[3][3] => mux_msd:auto_generated.data[15]
sel[0] => mux_msd:auto_generated.sel[0]
sel[1] => mux_msd:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_msd:auto_generated.result[0]
result[1] <= mux_msd:auto_generated.result[1]
result[2] <= mux_msd:auto_generated.result[2]
result[3] <= mux_msd:auto_generated.result[3]


|L6|System:inst|cashSystem:inst3|CashBank:inst1|Cash:inst|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_msd:auto_generated
data[0] => _~56.IN0
data[0] => _~64.IN0
data[1] => _~38.IN0
data[1] => _~46.IN0
data[2] => _~20.IN0
data[2] => _~28.IN0
data[3] => _~2.IN0
data[3] => _~10.IN0
data[4] => _~54.IN0
data[5] => _~36.IN0
data[6] => _~18.IN0
data[7] => _~0.IN0
data[8] => _~59.IN1
data[8] => _~67.IN1
data[9] => _~41.IN1
data[9] => _~49.IN1
data[10] => _~23.IN1
data[10] => _~31.IN1
data[11] => _~5.IN1
data[11] => _~13.IN1
data[12] => _~71.IN0
data[13] => _~53.IN0
data[14] => _~35.IN0
data[15] => _~17.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _~0.IN1
sel[0] => _~3.IN0
sel[0] => _~5.IN0
sel[0] => _~11.IN0
sel[0] => _~13.IN0
sel[0] => _~16.IN0
sel[0] => _~18.IN1
sel[0] => _~21.IN0
sel[0] => _~23.IN0
sel[0] => _~29.IN0
sel[0] => _~31.IN0
sel[0] => _~34.IN0
sel[0] => _~36.IN1
sel[0] => _~39.IN0
sel[0] => _~41.IN0
sel[0] => _~47.IN0
sel[0] => _~49.IN0
sel[0] => _~52.IN0
sel[0] => _~54.IN1
sel[0] => _~57.IN0
sel[0] => _~59.IN0
sel[0] => _~65.IN0
sel[0] => _~67.IN0
sel[0] => _~70.IN0
sel[1] => _~1.IN0
sel[1] => _~6.IN0
sel[1] => _~9.IN0
sel[1] => _~14.IN0
sel[1] => _~19.IN0
sel[1] => _~24.IN0
sel[1] => _~27.IN0
sel[1] => _~32.IN0
sel[1] => _~37.IN0
sel[1] => _~42.IN0
sel[1] => _~45.IN0
sel[1] => _~50.IN0
sel[1] => _~55.IN0
sel[1] => _~60.IN0
sel[1] => _~63.IN0
sel[1] => _~68.IN0


|L6|System:inst|cashSystem:inst3|CashBank:inst1|Cash:inst|RONWren:inst
A0[0] <= RON:inst1.A0[0]
A0[1] <= RON:inst1.A0[1]
A0[2] <= RON:inst1.A0[2]
A0[3] <= RON:inst1.A0[3]
wren => inst.IN0
CLK => inst.IN1
data[0] => RON:inst1.data[0]
data[1] => RON:inst1.data[1]
data[2] => RON:inst1.data[2]
data[3] => RON:inst1.data[3]
data[4] => RON:inst1.data[4]
data[5] => RON:inst1.data[5]
data[6] => RON:inst1.data[6]
data[7] => RON:inst1.data[7]
data[8] => RON:inst1.data[8]
data[9] => RON:inst1.data[9]
data[10] => RON:inst1.data[10]
data[11] => RON:inst1.data[11]
data[12] => RON:inst1.data[12]
data[13] => RON:inst1.data[13]
data[14] => RON:inst1.data[14]
data[15] => RON:inst1.data[15]
A1[0] <= RON:inst1.A1[0]
A1[1] <= RON:inst1.A1[1]
A1[2] <= RON:inst1.A1[2]
A1[3] <= RON:inst1.A1[3]
A2[0] <= RON:inst1.A2[0]
A2[1] <= RON:inst1.A2[1]
A2[2] <= RON:inst1.A2[2]
A2[3] <= RON:inst1.A2[3]
A3[0] <= RON:inst1.A3[0]
A3[1] <= RON:inst1.A3[1]
A3[2] <= RON:inst1.A3[2]
A3[3] <= RON:inst1.A3[3]


|L6|System:inst|cashSystem:inst3|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1
A0[0] <= lpm_dff0:word0.q[0]
A0[1] <= lpm_dff0:word0.q[1]
A0[2] <= lpm_dff0:word0.q[2]
A0[3] <= lpm_dff0:word0.q[3]
clock => lpm_dff0:word0.clock
clock => lpm_dff0:word1.clock
clock => lpm_dff0:word2.clock
clock => lpm_dff0:word3.clock
data[0] => Parser:inst4.data[0]
data[0] => Parser:inst5.data[0]
data[0] => Parser:inst6.data[0]
data[0] => Parser:inst7.data[0]
data[1] => Parser:inst4.data[1]
data[1] => Parser:inst5.data[1]
data[1] => Parser:inst6.data[1]
data[1] => Parser:inst7.data[1]
data[2] => Parser:inst4.data[2]
data[2] => Parser:inst5.data[2]
data[2] => Parser:inst6.data[2]
data[2] => Parser:inst7.data[2]
data[3] => Parser:inst4.data[3]
data[3] => Parser:inst5.data[3]
data[3] => Parser:inst6.data[3]
data[3] => Parser:inst7.data[3]
data[4] => Parser:inst4.data[4]
data[4] => Parser:inst5.data[4]
data[4] => Parser:inst6.data[4]
data[4] => Parser:inst7.data[4]
data[5] => Parser:inst4.data[5]
data[5] => Parser:inst5.data[5]
data[5] => Parser:inst6.data[5]
data[5] => Parser:inst7.data[5]
data[6] => Parser:inst4.data[6]
data[6] => Parser:inst5.data[6]
data[6] => Parser:inst6.data[6]
data[6] => Parser:inst7.data[6]
data[7] => Parser:inst4.data[7]
data[7] => Parser:inst5.data[7]
data[7] => Parser:inst6.data[7]
data[7] => Parser:inst7.data[7]
data[8] => Parser:inst4.data[8]
data[8] => Parser:inst5.data[8]
data[8] => Parser:inst6.data[8]
data[8] => Parser:inst7.data[8]
data[9] => Parser:inst4.data[9]
data[9] => Parser:inst5.data[9]
data[9] => Parser:inst6.data[9]
data[9] => Parser:inst7.data[9]
data[10] => Parser:inst4.data[10]
data[10] => Parser:inst5.data[10]
data[10] => Parser:inst6.data[10]
data[10] => Parser:inst7.data[10]
data[11] => Parser:inst4.data[11]
data[11] => Parser:inst5.data[11]
data[11] => Parser:inst6.data[11]
data[11] => Parser:inst7.data[11]
data[12] => Parser:inst4.data[12]
data[12] => Parser:inst5.data[12]
data[12] => Parser:inst6.data[12]
data[12] => Parser:inst7.data[12]
data[13] => Parser:inst4.data[13]
data[13] => Parser:inst5.data[13]
data[13] => Parser:inst6.data[13]
data[13] => Parser:inst7.data[13]
data[14] => Parser:inst4.data[14]
data[14] => Parser:inst5.data[14]
data[14] => Parser:inst6.data[14]
data[14] => Parser:inst7.data[14]
data[15] => Parser:inst4.data[15]
data[15] => Parser:inst5.data[15]
data[15] => Parser:inst6.data[15]
data[15] => Parser:inst7.data[15]
A1[0] <= lpm_dff0:word1.q[0]
A1[1] <= lpm_dff0:word1.q[1]
A1[2] <= lpm_dff0:word1.q[2]
A1[3] <= lpm_dff0:word1.q[3]
A2[0] <= lpm_dff0:word2.q[0]
A2[1] <= lpm_dff0:word2.q[1]
A2[2] <= lpm_dff0:word2.q[2]
A2[3] <= lpm_dff0:word2.q[3]
A3[0] <= lpm_dff0:word3.q[0]
A3[1] <= lpm_dff0:word3.q[1]
A3[2] <= lpm_dff0:word3.q[2]
A3[3] <= lpm_dff0:word3.q[3]


|L6|System:inst|cashSystem:inst3|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|lpm_dff0:word0
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]


|L6|System:inst|cashSystem:inst3|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|lpm_dff0:word0|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst3|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|Parser:inst4
res[0] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
index[0] => Decoder:inst16.A
index[1] => Decoder:inst16.B
data[0] => inst12.IN1
data[1] => inst8.IN1
data[2] => inst4.IN1
data[3] => inst.IN1
data[4] => inst13.IN1
data[5] => inst9.IN1
data[6] => inst5.IN1
data[7] => inst1.IN1
data[8] => inst14.IN1
data[9] => inst10.IN1
data[10] => inst6.IN1
data[11] => inst2.IN1
data[12] => inst15.IN1
data[13] => inst11.IN1
data[14] => inst7.IN1
data[15] => inst3.IN1


|L6|System:inst|cashSystem:inst3|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|Parser:inst4|Decoder:inst16
Y0 <= 16dmux:inst.Q0
B => 16dmux:inst.B
A => 16dmux:inst.A
Y1 <= 16dmux:inst.Q1
Y2 <= 16dmux:inst.Q2
Y3 <= 16dmux:inst.Q3


|L6|System:inst|cashSystem:inst3|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|Parser:inst4|Decoder:inst16|16dmux:inst
Q8 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A => 5.IN0
A => 22.IN0
A => 14.IN0
A => 12.IN0
A => 10.IN0
A => 26.IN0
A => 28.IN0
A => 30.IN0
A => 32.IN0
B => 6.IN0
B => 20.IN1
B => 14.IN2
B => 11.IN1
B => 10.IN1
B => 26.IN1
B => 27.IN1
B => 30.IN1
B => 31.IN1
C => 7.IN0
C => 13.IN2
C => 12.IN2
C => 11.IN2
C => 10.IN2
C => 26.IN2
C => 27.IN2
C => 28.IN2
C => 29.IN2
D => 24.IN3
D => 22.IN3
D => 20.IN3
D => 14.IN3
D => 13.IN3
D => 12.IN3
D => 11.IN3
D => 10.IN3
D => 8.IN0
Q9 <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q10 <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q11 <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q12 <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q13 <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q14 <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q15 <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q7 <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q6 <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= 32.DB_MAX_OUTPUT_PORT_TYPE
Q0 <= 33.DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst3|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|lpm_constant0:inst8
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]


|L6|System:inst|cashSystem:inst3|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|lpm_constant0:inst8|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>


|L6|System:inst|cashSystem:inst3|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|lpm_dff0:word1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]


|L6|System:inst|cashSystem:inst3|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|lpm_dff0:word1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst3|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|Parser:inst5
res[0] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
index[0] => Decoder:inst16.A
index[1] => Decoder:inst16.B
data[0] => inst12.IN1
data[1] => inst8.IN1
data[2] => inst4.IN1
data[3] => inst.IN1
data[4] => inst13.IN1
data[5] => inst9.IN1
data[6] => inst5.IN1
data[7] => inst1.IN1
data[8] => inst14.IN1
data[9] => inst10.IN1
data[10] => inst6.IN1
data[11] => inst2.IN1
data[12] => inst15.IN1
data[13] => inst11.IN1
data[14] => inst7.IN1
data[15] => inst3.IN1


|L6|System:inst|cashSystem:inst3|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|Parser:inst5|Decoder:inst16
Y0 <= 16dmux:inst.Q0
B => 16dmux:inst.B
A => 16dmux:inst.A
Y1 <= 16dmux:inst.Q1
Y2 <= 16dmux:inst.Q2
Y3 <= 16dmux:inst.Q3


|L6|System:inst|cashSystem:inst3|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|Parser:inst5|Decoder:inst16|16dmux:inst
Q8 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A => 5.IN0
A => 22.IN0
A => 14.IN0
A => 12.IN0
A => 10.IN0
A => 26.IN0
A => 28.IN0
A => 30.IN0
A => 32.IN0
B => 6.IN0
B => 20.IN1
B => 14.IN2
B => 11.IN1
B => 10.IN1
B => 26.IN1
B => 27.IN1
B => 30.IN1
B => 31.IN1
C => 7.IN0
C => 13.IN2
C => 12.IN2
C => 11.IN2
C => 10.IN2
C => 26.IN2
C => 27.IN2
C => 28.IN2
C => 29.IN2
D => 24.IN3
D => 22.IN3
D => 20.IN3
D => 14.IN3
D => 13.IN3
D => 12.IN3
D => 11.IN3
D => 10.IN3
D => 8.IN0
Q9 <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q10 <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q11 <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q12 <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q13 <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q14 <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q15 <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q7 <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q6 <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= 32.DB_MAX_OUTPUT_PORT_TYPE
Q0 <= 33.DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst3|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|lpm_constant1:inst9
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]


|L6|System:inst|cashSystem:inst3|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|lpm_constant1:inst9|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <GND>


|L6|System:inst|cashSystem:inst3|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|lpm_dff0:word2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]


|L6|System:inst|cashSystem:inst3|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|lpm_dff0:word2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst3|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|Parser:inst6
res[0] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
index[0] => Decoder:inst16.A
index[1] => Decoder:inst16.B
data[0] => inst12.IN1
data[1] => inst8.IN1
data[2] => inst4.IN1
data[3] => inst.IN1
data[4] => inst13.IN1
data[5] => inst9.IN1
data[6] => inst5.IN1
data[7] => inst1.IN1
data[8] => inst14.IN1
data[9] => inst10.IN1
data[10] => inst6.IN1
data[11] => inst2.IN1
data[12] => inst15.IN1
data[13] => inst11.IN1
data[14] => inst7.IN1
data[15] => inst3.IN1


|L6|System:inst|cashSystem:inst3|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|Parser:inst6|Decoder:inst16
Y0 <= 16dmux:inst.Q0
B => 16dmux:inst.B
A => 16dmux:inst.A
Y1 <= 16dmux:inst.Q1
Y2 <= 16dmux:inst.Q2
Y3 <= 16dmux:inst.Q3


|L6|System:inst|cashSystem:inst3|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|Parser:inst6|Decoder:inst16|16dmux:inst
Q8 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A => 5.IN0
A => 22.IN0
A => 14.IN0
A => 12.IN0
A => 10.IN0
A => 26.IN0
A => 28.IN0
A => 30.IN0
A => 32.IN0
B => 6.IN0
B => 20.IN1
B => 14.IN2
B => 11.IN1
B => 10.IN1
B => 26.IN1
B => 27.IN1
B => 30.IN1
B => 31.IN1
C => 7.IN0
C => 13.IN2
C => 12.IN2
C => 11.IN2
C => 10.IN2
C => 26.IN2
C => 27.IN2
C => 28.IN2
C => 29.IN2
D => 24.IN3
D => 22.IN3
D => 20.IN3
D => 14.IN3
D => 13.IN3
D => 12.IN3
D => 11.IN3
D => 10.IN3
D => 8.IN0
Q9 <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q10 <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q11 <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q12 <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q13 <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q14 <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q15 <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q7 <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q6 <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= 32.DB_MAX_OUTPUT_PORT_TYPE
Q0 <= 33.DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst3|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|lpm_constant2:inst10
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]


|L6|System:inst|cashSystem:inst3|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|lpm_constant2:inst10|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <VCC>


|L6|System:inst|cashSystem:inst3|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|lpm_dff0:word3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]


|L6|System:inst|cashSystem:inst3|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|lpm_dff0:word3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst3|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|Parser:inst7
res[0] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
index[0] => Decoder:inst16.A
index[1] => Decoder:inst16.B
data[0] => inst12.IN1
data[1] => inst8.IN1
data[2] => inst4.IN1
data[3] => inst.IN1
data[4] => inst13.IN1
data[5] => inst9.IN1
data[6] => inst5.IN1
data[7] => inst1.IN1
data[8] => inst14.IN1
data[9] => inst10.IN1
data[10] => inst6.IN1
data[11] => inst2.IN1
data[12] => inst15.IN1
data[13] => inst11.IN1
data[14] => inst7.IN1
data[15] => inst3.IN1


|L6|System:inst|cashSystem:inst3|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|Parser:inst7|Decoder:inst16
Y0 <= 16dmux:inst.Q0
B => 16dmux:inst.B
A => 16dmux:inst.A
Y1 <= 16dmux:inst.Q1
Y2 <= 16dmux:inst.Q2
Y3 <= 16dmux:inst.Q3


|L6|System:inst|cashSystem:inst3|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|Parser:inst7|Decoder:inst16|16dmux:inst
Q8 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A => 5.IN0
A => 22.IN0
A => 14.IN0
A => 12.IN0
A => 10.IN0
A => 26.IN0
A => 28.IN0
A => 30.IN0
A => 32.IN0
B => 6.IN0
B => 20.IN1
B => 14.IN2
B => 11.IN1
B => 10.IN1
B => 26.IN1
B => 27.IN1
B => 30.IN1
B => 31.IN1
C => 7.IN0
C => 13.IN2
C => 12.IN2
C => 11.IN2
C => 10.IN2
C => 26.IN2
C => 27.IN2
C => 28.IN2
C => 29.IN2
D => 24.IN3
D => 22.IN3
D => 20.IN3
D => 14.IN3
D => 13.IN3
D => 12.IN3
D => 11.IN3
D => 10.IN3
D => 8.IN0
Q9 <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q10 <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q11 <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q12 <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q13 <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q14 <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q15 <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q7 <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q6 <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= 32.DB_MAX_OUTPUT_PORT_TYPE
Q0 <= 33.DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst3|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|lpm_constant3:inst11
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]


|L6|System:inst|cashSystem:inst3|CashBank:inst1|Cash:inst|RONWren:inst|RON:inst1|lpm_constant3:inst11|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <VCC>


|L6|System:inst|cashSystem:inst3|CashBank:inst
hit <= inst13.DB_MAX_OUTPUT_PORT_TYPE
wren => inst10~0.IN1
wren => inst10.CLK
wren => Cash:inst.wren
tag[0] => lpm_compare0:inst3.dataa[0]
tag[1] => lpm_compare0:inst3.dataa[1]
tag[2] => lpm_compare0:inst3.dataa[2]
tag[3] => lpm_compare0:inst3.dataa[3]
tag[4] => lpm_compare0:inst3.dataa[4]
CLK => inst4.IN0
writeTag => inst7.IN1
newTag[0] => lpm_dff1:inst1.data[0]
newTag[1] => lpm_dff1:inst1.data[1]
newTag[2] => lpm_dff1:inst1.data[2]
newTag[3] => lpm_dff1:inst1.data[3]
newTag[4] => lpm_dff1:inst1.data[4]
result[0] <= Cash:inst.result[0]
result[1] <= Cash:inst.result[1]
result[2] <= Cash:inst.result[2]
result[3] <= Cash:inst.result[3]
data[0] => Cash:inst.data[0]
data[1] => Cash:inst.data[1]
data[2] => Cash:inst.data[2]
data[3] => Cash:inst.data[3]
data[4] => Cash:inst.data[4]
data[5] => Cash:inst.data[5]
data[6] => Cash:inst.data[6]
data[7] => Cash:inst.data[7]
data[8] => Cash:inst.data[8]
data[9] => Cash:inst.data[9]
data[10] => Cash:inst.data[10]
data[11] => Cash:inst.data[11]
data[12] => Cash:inst.data[12]
data[13] => Cash:inst.data[13]
data[14] => Cash:inst.data[14]
data[15] => Cash:inst.data[15]
offset[0] => Cash:inst.offset[0]
offset[1] => Cash:inst.offset[1]


|L6|System:inst|cashSystem:inst3|CashBank:inst|lpm_compare0:inst3
dataa[0] => lpm_compare:lpm_compare_component.dataa[0]
dataa[1] => lpm_compare:lpm_compare_component.dataa[1]
dataa[2] => lpm_compare:lpm_compare_component.dataa[2]
dataa[3] => lpm_compare:lpm_compare_component.dataa[3]
dataa[4] => lpm_compare:lpm_compare_component.dataa[4]
datab[0] => lpm_compare:lpm_compare_component.datab[0]
datab[1] => lpm_compare:lpm_compare_component.datab[1]
datab[2] => lpm_compare:lpm_compare_component.datab[2]
datab[3] => lpm_compare:lpm_compare_component.datab[3]
datab[4] => lpm_compare:lpm_compare_component.datab[4]
AeB <= lpm_compare:lpm_compare_component.AeB


|L6|System:inst|cashSystem:inst3|CashBank:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component
dataa[0] => cmpr_lag:auto_generated.dataa[0]
dataa[1] => cmpr_lag:auto_generated.dataa[1]
dataa[2] => cmpr_lag:auto_generated.dataa[2]
dataa[3] => cmpr_lag:auto_generated.dataa[3]
dataa[4] => cmpr_lag:auto_generated.dataa[4]
datab[0] => cmpr_lag:auto_generated.datab[0]
datab[1] => cmpr_lag:auto_generated.datab[1]
datab[2] => cmpr_lag:auto_generated.datab[2]
datab[3] => cmpr_lag:auto_generated.datab[3]
datab[4] => cmpr_lag:auto_generated.datab[4]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_lag:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|L6|System:inst|cashSystem:inst3|CashBank:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_lag:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0]~2.IN0
dataa[1] => data_wire[0]~3.IN0
dataa[2] => data_wire[1]~0.IN0
dataa[3] => data_wire[1]~1.IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0]~2.IN1
datab[1] => data_wire[0]~3.IN1
datab[2] => data_wire[1]~0.IN1
datab[3] => data_wire[1]~1.IN1
datab[4] => data_wire[2].IN1


|L6|System:inst|cashSystem:inst3|CashBank:inst|lpm_dff1:inst1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]


|L6|System:inst|cashSystem:inst3|CashBank:inst|lpm_dff1:inst1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst3|CashBank:inst|Cash:inst
result[0] <= BUSMUX:inst9.result[0]
result[1] <= BUSMUX:inst9.result[1]
result[2] <= BUSMUX:inst9.result[2]
result[3] <= BUSMUX:inst9.result[3]
enable => BUSMUX:inst9.sel
wren => RONWren:inst.wren
CLK => RONWren:inst.CLK
data[0] => RONWren:inst.data[0]
data[1] => RONWren:inst.data[1]
data[2] => RONWren:inst.data[2]
data[3] => RONWren:inst.data[3]
data[4] => RONWren:inst.data[4]
data[5] => RONWren:inst.data[5]
data[6] => RONWren:inst.data[6]
data[7] => RONWren:inst.data[7]
data[8] => RONWren:inst.data[8]
data[9] => RONWren:inst.data[9]
data[10] => RONWren:inst.data[10]
data[11] => RONWren:inst.data[11]
data[12] => RONWren:inst.data[12]
data[13] => RONWren:inst.data[13]
data[14] => RONWren:inst.data[14]
data[15] => RONWren:inst.data[15]
offset[0] => lpm_mux0:inst7.sel[0]
offset[1] => lpm_mux0:inst7.sel[1]


|L6|System:inst|cashSystem:inst3|CashBank:inst|Cash:inst|BUSMUX:inst9
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|L6|System:inst|cashSystem:inst3|CashBank:inst|Cash:inst|BUSMUX:inst9|lpm_mux:$00000
data[0][0] => mux_8gc:auto_generated.data[0]
data[0][1] => mux_8gc:auto_generated.data[1]
data[0][2] => mux_8gc:auto_generated.data[2]
data[0][3] => mux_8gc:auto_generated.data[3]
data[1][0] => mux_8gc:auto_generated.data[4]
data[1][1] => mux_8gc:auto_generated.data[5]
data[1][2] => mux_8gc:auto_generated.data[6]
data[1][3] => mux_8gc:auto_generated.data[7]
sel[0] => mux_8gc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_8gc:auto_generated.result[0]
result[1] <= mux_8gc:auto_generated.result[1]
result[2] <= mux_8gc:auto_generated.result[2]
result[3] <= mux_8gc:auto_generated.result[3]


|L6|System:inst|cashSystem:inst3|CashBank:inst|Cash:inst|BUSMUX:inst9|lpm_mux:$00000|mux_8gc:auto_generated
data[0] => result_node[0]~7.IN1
data[1] => result_node[1]~5.IN1
data[2] => result_node[2]~3.IN1
data[3] => result_node[3]~1.IN1
data[4] => result_node[0]~6.IN1
data[5] => result_node[1]~4.IN1
data[6] => result_node[2]~2.IN1
data[7] => result_node[3]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[2]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[1]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[0]~6.IN0
sel[0] => _~3.IN0


|L6|System:inst|cashSystem:inst3|CashBank:inst|Cash:inst|lpm_mux0:inst7
data0x[0] => LPM_MUX:lpm_mux_component.DATA[0][0]
data0x[1] => LPM_MUX:lpm_mux_component.DATA[0][1]
data0x[2] => LPM_MUX:lpm_mux_component.DATA[0][2]
data0x[3] => LPM_MUX:lpm_mux_component.DATA[0][3]
data1x[0] => LPM_MUX:lpm_mux_component.DATA[1][0]
data1x[1] => LPM_MUX:lpm_mux_component.DATA[1][1]
data1x[2] => LPM_MUX:lpm_mux_component.DATA[1][2]
data1x[3] => LPM_MUX:lpm_mux_component.DATA[1][3]
data2x[0] => LPM_MUX:lpm_mux_component.DATA[2][0]
data2x[1] => LPM_MUX:lpm_mux_component.DATA[2][1]
data2x[2] => LPM_MUX:lpm_mux_component.DATA[2][2]
data2x[3] => LPM_MUX:lpm_mux_component.DATA[2][3]
data3x[0] => LPM_MUX:lpm_mux_component.DATA[3][0]
data3x[1] => LPM_MUX:lpm_mux_component.DATA[3][1]
data3x[2] => LPM_MUX:lpm_mux_component.DATA[3][2]
data3x[3] => LPM_MUX:lpm_mux_component.DATA[3][3]
sel[0] => LPM_MUX:lpm_mux_component.SEL[0]
sel[1] => LPM_MUX:lpm_mux_component.SEL[1]
result[0] <= LPM_MUX:lpm_mux_component.RESULT[0]
result[1] <= LPM_MUX:lpm_mux_component.RESULT[1]
result[2] <= LPM_MUX:lpm_mux_component.RESULT[2]
result[3] <= LPM_MUX:lpm_mux_component.RESULT[3]


|L6|System:inst|cashSystem:inst3|CashBank:inst|Cash:inst|lpm_mux0:inst7|lpm_mux:lpm_mux_component
data[0][0] => mux_msd:auto_generated.data[0]
data[0][1] => mux_msd:auto_generated.data[1]
data[0][2] => mux_msd:auto_generated.data[2]
data[0][3] => mux_msd:auto_generated.data[3]
data[1][0] => mux_msd:auto_generated.data[4]
data[1][1] => mux_msd:auto_generated.data[5]
data[1][2] => mux_msd:auto_generated.data[6]
data[1][3] => mux_msd:auto_generated.data[7]
data[2][0] => mux_msd:auto_generated.data[8]
data[2][1] => mux_msd:auto_generated.data[9]
data[2][2] => mux_msd:auto_generated.data[10]
data[2][3] => mux_msd:auto_generated.data[11]
data[3][0] => mux_msd:auto_generated.data[12]
data[3][1] => mux_msd:auto_generated.data[13]
data[3][2] => mux_msd:auto_generated.data[14]
data[3][3] => mux_msd:auto_generated.data[15]
sel[0] => mux_msd:auto_generated.sel[0]
sel[1] => mux_msd:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_msd:auto_generated.result[0]
result[1] <= mux_msd:auto_generated.result[1]
result[2] <= mux_msd:auto_generated.result[2]
result[3] <= mux_msd:auto_generated.result[3]


|L6|System:inst|cashSystem:inst3|CashBank:inst|Cash:inst|lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_msd:auto_generated
data[0] => _~56.IN0
data[0] => _~64.IN0
data[1] => _~38.IN0
data[1] => _~46.IN0
data[2] => _~20.IN0
data[2] => _~28.IN0
data[3] => _~2.IN0
data[3] => _~10.IN0
data[4] => _~54.IN0
data[5] => _~36.IN0
data[6] => _~18.IN0
data[7] => _~0.IN0
data[8] => _~59.IN1
data[8] => _~67.IN1
data[9] => _~41.IN1
data[9] => _~49.IN1
data[10] => _~23.IN1
data[10] => _~31.IN1
data[11] => _~5.IN1
data[11] => _~13.IN1
data[12] => _~71.IN0
data[13] => _~53.IN0
data[14] => _~35.IN0
data[15] => _~17.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _~0.IN1
sel[0] => _~3.IN0
sel[0] => _~5.IN0
sel[0] => _~11.IN0
sel[0] => _~13.IN0
sel[0] => _~16.IN0
sel[0] => _~18.IN1
sel[0] => _~21.IN0
sel[0] => _~23.IN0
sel[0] => _~29.IN0
sel[0] => _~31.IN0
sel[0] => _~34.IN0
sel[0] => _~36.IN1
sel[0] => _~39.IN0
sel[0] => _~41.IN0
sel[0] => _~47.IN0
sel[0] => _~49.IN0
sel[0] => _~52.IN0
sel[0] => _~54.IN1
sel[0] => _~57.IN0
sel[0] => _~59.IN0
sel[0] => _~65.IN0
sel[0] => _~67.IN0
sel[0] => _~70.IN0
sel[1] => _~1.IN0
sel[1] => _~6.IN0
sel[1] => _~9.IN0
sel[1] => _~14.IN0
sel[1] => _~19.IN0
sel[1] => _~24.IN0
sel[1] => _~27.IN0
sel[1] => _~32.IN0
sel[1] => _~37.IN0
sel[1] => _~42.IN0
sel[1] => _~45.IN0
sel[1] => _~50.IN0
sel[1] => _~55.IN0
sel[1] => _~60.IN0
sel[1] => _~63.IN0
sel[1] => _~68.IN0


|L6|System:inst|cashSystem:inst3|CashBank:inst|Cash:inst|RONWren:inst
A0[0] <= RON:inst1.A0[0]
A0[1] <= RON:inst1.A0[1]
A0[2] <= RON:inst1.A0[2]
A0[3] <= RON:inst1.A0[3]
wren => inst.IN0
CLK => inst.IN1
data[0] => RON:inst1.data[0]
data[1] => RON:inst1.data[1]
data[2] => RON:inst1.data[2]
data[3] => RON:inst1.data[3]
data[4] => RON:inst1.data[4]
data[5] => RON:inst1.data[5]
data[6] => RON:inst1.data[6]
data[7] => RON:inst1.data[7]
data[8] => RON:inst1.data[8]
data[9] => RON:inst1.data[9]
data[10] => RON:inst1.data[10]
data[11] => RON:inst1.data[11]
data[12] => RON:inst1.data[12]
data[13] => RON:inst1.data[13]
data[14] => RON:inst1.data[14]
data[15] => RON:inst1.data[15]
A1[0] <= RON:inst1.A1[0]
A1[1] <= RON:inst1.A1[1]
A1[2] <= RON:inst1.A1[2]
A1[3] <= RON:inst1.A1[3]
A2[0] <= RON:inst1.A2[0]
A2[1] <= RON:inst1.A2[1]
A2[2] <= RON:inst1.A2[2]
A2[3] <= RON:inst1.A2[3]
A3[0] <= RON:inst1.A3[0]
A3[1] <= RON:inst1.A3[1]
A3[2] <= RON:inst1.A3[2]
A3[3] <= RON:inst1.A3[3]


|L6|System:inst|cashSystem:inst3|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1
A0[0] <= lpm_dff0:word0.q[0]
A0[1] <= lpm_dff0:word0.q[1]
A0[2] <= lpm_dff0:word0.q[2]
A0[3] <= lpm_dff0:word0.q[3]
clock => lpm_dff0:word0.clock
clock => lpm_dff0:word1.clock
clock => lpm_dff0:word2.clock
clock => lpm_dff0:word3.clock
data[0] => Parser:inst4.data[0]
data[0] => Parser:inst5.data[0]
data[0] => Parser:inst6.data[0]
data[0] => Parser:inst7.data[0]
data[1] => Parser:inst4.data[1]
data[1] => Parser:inst5.data[1]
data[1] => Parser:inst6.data[1]
data[1] => Parser:inst7.data[1]
data[2] => Parser:inst4.data[2]
data[2] => Parser:inst5.data[2]
data[2] => Parser:inst6.data[2]
data[2] => Parser:inst7.data[2]
data[3] => Parser:inst4.data[3]
data[3] => Parser:inst5.data[3]
data[3] => Parser:inst6.data[3]
data[3] => Parser:inst7.data[3]
data[4] => Parser:inst4.data[4]
data[4] => Parser:inst5.data[4]
data[4] => Parser:inst6.data[4]
data[4] => Parser:inst7.data[4]
data[5] => Parser:inst4.data[5]
data[5] => Parser:inst5.data[5]
data[5] => Parser:inst6.data[5]
data[5] => Parser:inst7.data[5]
data[6] => Parser:inst4.data[6]
data[6] => Parser:inst5.data[6]
data[6] => Parser:inst6.data[6]
data[6] => Parser:inst7.data[6]
data[7] => Parser:inst4.data[7]
data[7] => Parser:inst5.data[7]
data[7] => Parser:inst6.data[7]
data[7] => Parser:inst7.data[7]
data[8] => Parser:inst4.data[8]
data[8] => Parser:inst5.data[8]
data[8] => Parser:inst6.data[8]
data[8] => Parser:inst7.data[8]
data[9] => Parser:inst4.data[9]
data[9] => Parser:inst5.data[9]
data[9] => Parser:inst6.data[9]
data[9] => Parser:inst7.data[9]
data[10] => Parser:inst4.data[10]
data[10] => Parser:inst5.data[10]
data[10] => Parser:inst6.data[10]
data[10] => Parser:inst7.data[10]
data[11] => Parser:inst4.data[11]
data[11] => Parser:inst5.data[11]
data[11] => Parser:inst6.data[11]
data[11] => Parser:inst7.data[11]
data[12] => Parser:inst4.data[12]
data[12] => Parser:inst5.data[12]
data[12] => Parser:inst6.data[12]
data[12] => Parser:inst7.data[12]
data[13] => Parser:inst4.data[13]
data[13] => Parser:inst5.data[13]
data[13] => Parser:inst6.data[13]
data[13] => Parser:inst7.data[13]
data[14] => Parser:inst4.data[14]
data[14] => Parser:inst5.data[14]
data[14] => Parser:inst6.data[14]
data[14] => Parser:inst7.data[14]
data[15] => Parser:inst4.data[15]
data[15] => Parser:inst5.data[15]
data[15] => Parser:inst6.data[15]
data[15] => Parser:inst7.data[15]
A1[0] <= lpm_dff0:word1.q[0]
A1[1] <= lpm_dff0:word1.q[1]
A1[2] <= lpm_dff0:word1.q[2]
A1[3] <= lpm_dff0:word1.q[3]
A2[0] <= lpm_dff0:word2.q[0]
A2[1] <= lpm_dff0:word2.q[1]
A2[2] <= lpm_dff0:word2.q[2]
A2[3] <= lpm_dff0:word2.q[3]
A3[0] <= lpm_dff0:word3.q[0]
A3[1] <= lpm_dff0:word3.q[1]
A3[2] <= lpm_dff0:word3.q[2]
A3[3] <= lpm_dff0:word3.q[3]


|L6|System:inst|cashSystem:inst3|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|lpm_dff0:word0
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]


|L6|System:inst|cashSystem:inst3|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|lpm_dff0:word0|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst3|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|Parser:inst4
res[0] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
index[0] => Decoder:inst16.A
index[1] => Decoder:inst16.B
data[0] => inst12.IN1
data[1] => inst8.IN1
data[2] => inst4.IN1
data[3] => inst.IN1
data[4] => inst13.IN1
data[5] => inst9.IN1
data[6] => inst5.IN1
data[7] => inst1.IN1
data[8] => inst14.IN1
data[9] => inst10.IN1
data[10] => inst6.IN1
data[11] => inst2.IN1
data[12] => inst15.IN1
data[13] => inst11.IN1
data[14] => inst7.IN1
data[15] => inst3.IN1


|L6|System:inst|cashSystem:inst3|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|Parser:inst4|Decoder:inst16
Y0 <= 16dmux:inst.Q0
B => 16dmux:inst.B
A => 16dmux:inst.A
Y1 <= 16dmux:inst.Q1
Y2 <= 16dmux:inst.Q2
Y3 <= 16dmux:inst.Q3


|L6|System:inst|cashSystem:inst3|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|Parser:inst4|Decoder:inst16|16dmux:inst
Q8 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A => 5.IN0
A => 22.IN0
A => 14.IN0
A => 12.IN0
A => 10.IN0
A => 26.IN0
A => 28.IN0
A => 30.IN0
A => 32.IN0
B => 6.IN0
B => 20.IN1
B => 14.IN2
B => 11.IN1
B => 10.IN1
B => 26.IN1
B => 27.IN1
B => 30.IN1
B => 31.IN1
C => 7.IN0
C => 13.IN2
C => 12.IN2
C => 11.IN2
C => 10.IN2
C => 26.IN2
C => 27.IN2
C => 28.IN2
C => 29.IN2
D => 24.IN3
D => 22.IN3
D => 20.IN3
D => 14.IN3
D => 13.IN3
D => 12.IN3
D => 11.IN3
D => 10.IN3
D => 8.IN0
Q9 <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q10 <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q11 <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q12 <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q13 <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q14 <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q15 <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q7 <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q6 <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= 32.DB_MAX_OUTPUT_PORT_TYPE
Q0 <= 33.DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst3|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|lpm_constant0:inst8
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]


|L6|System:inst|cashSystem:inst3|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|lpm_constant0:inst8|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <GND>


|L6|System:inst|cashSystem:inst3|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|lpm_dff0:word1
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]


|L6|System:inst|cashSystem:inst3|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|lpm_dff0:word1|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst3|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|Parser:inst5
res[0] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
index[0] => Decoder:inst16.A
index[1] => Decoder:inst16.B
data[0] => inst12.IN1
data[1] => inst8.IN1
data[2] => inst4.IN1
data[3] => inst.IN1
data[4] => inst13.IN1
data[5] => inst9.IN1
data[6] => inst5.IN1
data[7] => inst1.IN1
data[8] => inst14.IN1
data[9] => inst10.IN1
data[10] => inst6.IN1
data[11] => inst2.IN1
data[12] => inst15.IN1
data[13] => inst11.IN1
data[14] => inst7.IN1
data[15] => inst3.IN1


|L6|System:inst|cashSystem:inst3|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|Parser:inst5|Decoder:inst16
Y0 <= 16dmux:inst.Q0
B => 16dmux:inst.B
A => 16dmux:inst.A
Y1 <= 16dmux:inst.Q1
Y2 <= 16dmux:inst.Q2
Y3 <= 16dmux:inst.Q3


|L6|System:inst|cashSystem:inst3|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|Parser:inst5|Decoder:inst16|16dmux:inst
Q8 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A => 5.IN0
A => 22.IN0
A => 14.IN0
A => 12.IN0
A => 10.IN0
A => 26.IN0
A => 28.IN0
A => 30.IN0
A => 32.IN0
B => 6.IN0
B => 20.IN1
B => 14.IN2
B => 11.IN1
B => 10.IN1
B => 26.IN1
B => 27.IN1
B => 30.IN1
B => 31.IN1
C => 7.IN0
C => 13.IN2
C => 12.IN2
C => 11.IN2
C => 10.IN2
C => 26.IN2
C => 27.IN2
C => 28.IN2
C => 29.IN2
D => 24.IN3
D => 22.IN3
D => 20.IN3
D => 14.IN3
D => 13.IN3
D => 12.IN3
D => 11.IN3
D => 10.IN3
D => 8.IN0
Q9 <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q10 <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q11 <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q12 <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q13 <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q14 <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q15 <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q7 <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q6 <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= 32.DB_MAX_OUTPUT_PORT_TYPE
Q0 <= 33.DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst3|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|lpm_constant1:inst9
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]


|L6|System:inst|cashSystem:inst3|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|lpm_constant1:inst9|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <GND>


|L6|System:inst|cashSystem:inst3|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|lpm_dff0:word2
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]


|L6|System:inst|cashSystem:inst3|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|lpm_dff0:word2|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst3|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|Parser:inst6
res[0] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
index[0] => Decoder:inst16.A
index[1] => Decoder:inst16.B
data[0] => inst12.IN1
data[1] => inst8.IN1
data[2] => inst4.IN1
data[3] => inst.IN1
data[4] => inst13.IN1
data[5] => inst9.IN1
data[6] => inst5.IN1
data[7] => inst1.IN1
data[8] => inst14.IN1
data[9] => inst10.IN1
data[10] => inst6.IN1
data[11] => inst2.IN1
data[12] => inst15.IN1
data[13] => inst11.IN1
data[14] => inst7.IN1
data[15] => inst3.IN1


|L6|System:inst|cashSystem:inst3|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|Parser:inst6|Decoder:inst16
Y0 <= 16dmux:inst.Q0
B => 16dmux:inst.B
A => 16dmux:inst.A
Y1 <= 16dmux:inst.Q1
Y2 <= 16dmux:inst.Q2
Y3 <= 16dmux:inst.Q3


|L6|System:inst|cashSystem:inst3|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|Parser:inst6|Decoder:inst16|16dmux:inst
Q8 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A => 5.IN0
A => 22.IN0
A => 14.IN0
A => 12.IN0
A => 10.IN0
A => 26.IN0
A => 28.IN0
A => 30.IN0
A => 32.IN0
B => 6.IN0
B => 20.IN1
B => 14.IN2
B => 11.IN1
B => 10.IN1
B => 26.IN1
B => 27.IN1
B => 30.IN1
B => 31.IN1
C => 7.IN0
C => 13.IN2
C => 12.IN2
C => 11.IN2
C => 10.IN2
C => 26.IN2
C => 27.IN2
C => 28.IN2
C => 29.IN2
D => 24.IN3
D => 22.IN3
D => 20.IN3
D => 14.IN3
D => 13.IN3
D => 12.IN3
D => 11.IN3
D => 10.IN3
D => 8.IN0
Q9 <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q10 <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q11 <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q12 <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q13 <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q14 <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q15 <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q7 <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q6 <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= 32.DB_MAX_OUTPUT_PORT_TYPE
Q0 <= 33.DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst3|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|lpm_constant2:inst10
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]


|L6|System:inst|cashSystem:inst3|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|lpm_constant2:inst10|lpm_constant:lpm_constant_component
result[0] <= <GND>
result[1] <= <VCC>


|L6|System:inst|cashSystem:inst3|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|lpm_dff0:word3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]


|L6|System:inst|cashSystem:inst3|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|lpm_dff0:word3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst3|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|Parser:inst7
res[0] <= inst20.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= inst19.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= inst18.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
index[0] => Decoder:inst16.A
index[1] => Decoder:inst16.B
data[0] => inst12.IN1
data[1] => inst8.IN1
data[2] => inst4.IN1
data[3] => inst.IN1
data[4] => inst13.IN1
data[5] => inst9.IN1
data[6] => inst5.IN1
data[7] => inst1.IN1
data[8] => inst14.IN1
data[9] => inst10.IN1
data[10] => inst6.IN1
data[11] => inst2.IN1
data[12] => inst15.IN1
data[13] => inst11.IN1
data[14] => inst7.IN1
data[15] => inst3.IN1


|L6|System:inst|cashSystem:inst3|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|Parser:inst7|Decoder:inst16
Y0 <= 16dmux:inst.Q0
B => 16dmux:inst.B
A => 16dmux:inst.A
Y1 <= 16dmux:inst.Q1
Y2 <= 16dmux:inst.Q2
Y3 <= 16dmux:inst.Q3


|L6|System:inst|cashSystem:inst3|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|Parser:inst7|Decoder:inst16|16dmux:inst
Q8 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A => 5.IN0
A => 22.IN0
A => 14.IN0
A => 12.IN0
A => 10.IN0
A => 26.IN0
A => 28.IN0
A => 30.IN0
A => 32.IN0
B => 6.IN0
B => 20.IN1
B => 14.IN2
B => 11.IN1
B => 10.IN1
B => 26.IN1
B => 27.IN1
B => 30.IN1
B => 31.IN1
C => 7.IN0
C => 13.IN2
C => 12.IN2
C => 11.IN2
C => 10.IN2
C => 26.IN2
C => 27.IN2
C => 28.IN2
C => 29.IN2
D => 24.IN3
D => 22.IN3
D => 20.IN3
D => 14.IN3
D => 13.IN3
D => 12.IN3
D => 11.IN3
D => 10.IN3
D => 8.IN0
Q9 <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q10 <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q11 <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q12 <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q13 <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q14 <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q15 <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q7 <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q6 <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= 32.DB_MAX_OUTPUT_PORT_TYPE
Q0 <= 33.DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|cashSystem:inst3|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|lpm_constant3:inst11
result[0] <= lpm_constant:lpm_constant_component.result[0]
result[1] <= lpm_constant:lpm_constant_component.result[1]


|L6|System:inst|cashSystem:inst3|CashBank:inst|Cash:inst|RONWren:inst|RON:inst1|lpm_constant3:inst11|lpm_constant:lpm_constant_component
result[0] <= <VCC>
result[1] <= <VCC>


|L6|System:inst|cashSystem:inst3|lpm_counter0:counter0
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]


|L6|System:inst|cashSystem:inst3|lpm_counter0:counter0|lpm_counter:lpm_counter_component
clock => cntr_rsh:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_rsh:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_rsh:auto_generated.q[0]
q[1] <= cntr_rsh:auto_generated.q[1]
q[2] <= cntr_rsh:auto_generated.q[2]
q[3] <= cntr_rsh:auto_generated.q[3]
q[4] <= cntr_rsh:auto_generated.q[4]
q[5] <= cntr_rsh:auto_generated.q[5]
q[6] <= cntr_rsh:auto_generated.q[6]
q[7] <= cntr_rsh:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|L6|System:inst|cashSystem:inst3|lpm_counter0:counter0|lpm_counter:lpm_counter_component|cntr_rsh:auto_generated
clock => counter_cella0.CLK
clock => counter_cella1.CLK
clock => counter_cella2.CLK
clock => counter_cella3.CLK
clock => counter_cella4.CLK
clock => counter_cella5.CLK
clock => counter_cella6.CLK
clock => counter_cella7.CLK
q[0] <= counter_cella0.REGOUT
q[1] <= counter_cella1.REGOUT
q[2] <= counter_cella2.REGOUT
q[3] <= counter_cella3.REGOUT
q[4] <= counter_cella4.REGOUT
q[5] <= counter_cella5.REGOUT
q[6] <= counter_cella6.REGOUT
q[7] <= counter_cella7.REGOUT
sclr => counter_cella0.SCLR
sclr => counter_cella1.SCLR
sclr => counter_cella2.SCLR
sclr => counter_cella3.SCLR
sclr => counter_cella4.SCLR
sclr => counter_cella5.SCLR
sclr => counter_cella6.SCLR
sclr => counter_cella7.SCLR


|L6|System:inst|cashSystem:inst3|lpm_counter0:counter1
clock => lpm_counter:lpm_counter_component.clock
sclr => lpm_counter:lpm_counter_component.sclr
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]


|L6|System:inst|cashSystem:inst3|lpm_counter0:counter1|lpm_counter:lpm_counter_component
clock => cntr_rsh:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_rsh:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_rsh:auto_generated.q[0]
q[1] <= cntr_rsh:auto_generated.q[1]
q[2] <= cntr_rsh:auto_generated.q[2]
q[3] <= cntr_rsh:auto_generated.q[3]
q[4] <= cntr_rsh:auto_generated.q[4]
q[5] <= cntr_rsh:auto_generated.q[5]
q[6] <= cntr_rsh:auto_generated.q[6]
q[7] <= cntr_rsh:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|L6|System:inst|cashSystem:inst3|lpm_counter0:counter1|lpm_counter:lpm_counter_component|cntr_rsh:auto_generated
clock => counter_cella0.CLK
clock => counter_cella1.CLK
clock => counter_cella2.CLK
clock => counter_cella3.CLK
clock => counter_cella4.CLK
clock => counter_cella5.CLK
clock => counter_cella6.CLK
clock => counter_cella7.CLK
q[0] <= counter_cella0.REGOUT
q[1] <= counter_cella1.REGOUT
q[2] <= counter_cella2.REGOUT
q[3] <= counter_cella3.REGOUT
q[4] <= counter_cella4.REGOUT
q[5] <= counter_cella5.REGOUT
q[6] <= counter_cella6.REGOUT
q[7] <= counter_cella7.REGOUT
sclr => counter_cella0.SCLR
sclr => counter_cella1.SCLR
sclr => counter_cella2.SCLR
sclr => counter_cella3.SCLR
sclr => counter_cella4.SCLR
sclr => counter_cella5.SCLR
sclr => counter_cella6.SCLR
sclr => counter_cella7.SCLR


|L6|System:inst|cashSystem:inst3|lpm_or0:inst3
data0x[0] => LPM_OR:lpm_or_component.DATA[0][0]
data0x[1] => LPM_OR:lpm_or_component.DATA[0][1]
data0x[2] => LPM_OR:lpm_or_component.DATA[0][2]
data0x[3] => LPM_OR:lpm_or_component.DATA[0][3]
data1x[0] => LPM_OR:lpm_or_component.DATA[1][0]
data1x[1] => LPM_OR:lpm_or_component.DATA[1][1]
data1x[2] => LPM_OR:lpm_or_component.DATA[1][2]
data1x[3] => LPM_OR:lpm_or_component.DATA[1][3]
result[0] <= LPM_OR:lpm_or_component.RESULT[0]
result[1] <= LPM_OR:lpm_or_component.RESULT[1]
result[2] <= LPM_OR:lpm_or_component.RESULT[2]
result[3] <= LPM_OR:lpm_or_component.RESULT[3]


|L6|System:inst|cashSystem:inst3|lpm_or0:inst3|LPM_OR:lpm_or_component
data[0][0] => or_node[0][1].IN1
data[0][1] => or_node[1][1].IN1
data[0][2] => or_node[2][1].IN1
data[0][3] => or_node[3][1].IN1
data[1][0] => or_node[0][1].IN0
data[1][1] => or_node[1][1].IN0
data[1][2] => or_node[2][1].IN0
data[1][3] => or_node[3][1].IN0
result[0] <= or_node[0][1].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= or_node[1][1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= or_node[2][1].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= or_node[3][1].DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|lpm_or3:inst5
data0x[0] => LPM_OR:lpm_or_component.DATA[0][0]
data0x[1] => LPM_OR:lpm_or_component.DATA[0][1]
data0x[2] => LPM_OR:lpm_or_component.DATA[0][2]
data0x[3] => LPM_OR:lpm_or_component.DATA[0][3]
data1x[0] => LPM_OR:lpm_or_component.DATA[1][0]
data1x[1] => LPM_OR:lpm_or_component.DATA[1][1]
data1x[2] => LPM_OR:lpm_or_component.DATA[1][2]
data1x[3] => LPM_OR:lpm_or_component.DATA[1][3]
data2x[0] => LPM_OR:lpm_or_component.DATA[2][0]
data2x[1] => LPM_OR:lpm_or_component.DATA[2][1]
data2x[2] => LPM_OR:lpm_or_component.DATA[2][2]
data2x[3] => LPM_OR:lpm_or_component.DATA[2][3]
data3x[0] => LPM_OR:lpm_or_component.DATA[3][0]
data3x[1] => LPM_OR:lpm_or_component.DATA[3][1]
data3x[2] => LPM_OR:lpm_or_component.DATA[3][2]
data3x[3] => LPM_OR:lpm_or_component.DATA[3][3]
result[0] <= LPM_OR:lpm_or_component.RESULT[0]
result[1] <= LPM_OR:lpm_or_component.RESULT[1]
result[2] <= LPM_OR:lpm_or_component.RESULT[2]
result[3] <= LPM_OR:lpm_or_component.RESULT[3]


|L6|System:inst|lpm_or3:inst5|LPM_OR:lpm_or_component
data[0][0] => or_node[0][1].IN1
data[0][1] => or_node[1][1].IN1
data[0][2] => or_node[2][1].IN1
data[0][3] => or_node[3][1].IN1
data[1][0] => or_node[0][1].IN0
data[1][1] => or_node[1][1].IN0
data[1][2] => or_node[2][1].IN0
data[1][3] => or_node[3][1].IN0
data[2][0] => or_node[0][2].IN0
data[2][1] => or_node[1][2].IN0
data[2][2] => or_node[2][2].IN0
data[2][3] => or_node[3][2].IN0
data[3][0] => or_node[0][3].IN0
data[3][1] => or_node[1][3].IN0
data[3][2] => or_node[2][3].IN0
data[3][3] => or_node[3][3].IN0
result[0] <= or_node[0][3].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= or_node[1][3].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= or_node[2][3].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= or_node[3][3].DB_MAX_OUTPUT_PORT_TYPE


|L6|System:inst|BUSMUX:inst44
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|L6|System:inst|BUSMUX:inst44|lpm_mux:$00000
data[0][0] => mux_8gc:auto_generated.data[0]
data[0][1] => mux_8gc:auto_generated.data[1]
data[0][2] => mux_8gc:auto_generated.data[2]
data[0][3] => mux_8gc:auto_generated.data[3]
data[1][0] => mux_8gc:auto_generated.data[4]
data[1][1] => mux_8gc:auto_generated.data[5]
data[1][2] => mux_8gc:auto_generated.data[6]
data[1][3] => mux_8gc:auto_generated.data[7]
sel[0] => mux_8gc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_8gc:auto_generated.result[0]
result[1] <= mux_8gc:auto_generated.result[1]
result[2] <= mux_8gc:auto_generated.result[2]
result[3] <= mux_8gc:auto_generated.result[3]


|L6|System:inst|BUSMUX:inst44|lpm_mux:$00000|mux_8gc:auto_generated
data[0] => result_node[0]~7.IN1
data[1] => result_node[1]~5.IN1
data[2] => result_node[2]~3.IN1
data[3] => result_node[3]~1.IN1
data[4] => result_node[0]~6.IN1
data[5] => result_node[1]~4.IN1
data[6] => result_node[2]~2.IN1
data[7] => result_node[3]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[2]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[1]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[0]~6.IN0
sel[0] => _~3.IN0


|L6|System:inst|BUSMUX:inst42
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|L6|System:inst|BUSMUX:inst42|lpm_mux:$00000
data[0][0] => mux_8gc:auto_generated.data[0]
data[0][1] => mux_8gc:auto_generated.data[1]
data[0][2] => mux_8gc:auto_generated.data[2]
data[0][3] => mux_8gc:auto_generated.data[3]
data[1][0] => mux_8gc:auto_generated.data[4]
data[1][1] => mux_8gc:auto_generated.data[5]
data[1][2] => mux_8gc:auto_generated.data[6]
data[1][3] => mux_8gc:auto_generated.data[7]
sel[0] => mux_8gc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_8gc:auto_generated.result[0]
result[1] <= mux_8gc:auto_generated.result[1]
result[2] <= mux_8gc:auto_generated.result[2]
result[3] <= mux_8gc:auto_generated.result[3]


|L6|System:inst|BUSMUX:inst42|lpm_mux:$00000|mux_8gc:auto_generated
data[0] => result_node[0]~7.IN1
data[1] => result_node[1]~5.IN1
data[2] => result_node[2]~3.IN1
data[3] => result_node[3]~1.IN1
data[4] => result_node[0]~6.IN1
data[5] => result_node[1]~4.IN1
data[6] => result_node[2]~2.IN1
data[7] => result_node[3]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[2]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[1]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[0]~6.IN0
sel[0] => _~3.IN0


|L6|System:inst|BUSMUX:inst37
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|L6|System:inst|BUSMUX:inst37|lpm_mux:$00000
data[0][0] => mux_8gc:auto_generated.data[0]
data[0][1] => mux_8gc:auto_generated.data[1]
data[0][2] => mux_8gc:auto_generated.data[2]
data[0][3] => mux_8gc:auto_generated.data[3]
data[1][0] => mux_8gc:auto_generated.data[4]
data[1][1] => mux_8gc:auto_generated.data[5]
data[1][2] => mux_8gc:auto_generated.data[6]
data[1][3] => mux_8gc:auto_generated.data[7]
sel[0] => mux_8gc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_8gc:auto_generated.result[0]
result[1] <= mux_8gc:auto_generated.result[1]
result[2] <= mux_8gc:auto_generated.result[2]
result[3] <= mux_8gc:auto_generated.result[3]


|L6|System:inst|BUSMUX:inst37|lpm_mux:$00000|mux_8gc:auto_generated
data[0] => result_node[0]~7.IN1
data[1] => result_node[1]~5.IN1
data[2] => result_node[2]~3.IN1
data[3] => result_node[3]~1.IN1
data[4] => result_node[0]~6.IN1
data[5] => result_node[1]~4.IN1
data[6] => result_node[2]~2.IN1
data[7] => result_node[3]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[2]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[1]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[0]~6.IN0
sel[0] => _~3.IN0


|L6|System:inst|BUSMUX:inst38
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]


|L6|System:inst|BUSMUX:inst38|lpm_mux:$00000
data[0][0] => mux_8gc:auto_generated.data[0]
data[0][1] => mux_8gc:auto_generated.data[1]
data[0][2] => mux_8gc:auto_generated.data[2]
data[0][3] => mux_8gc:auto_generated.data[3]
data[1][0] => mux_8gc:auto_generated.data[4]
data[1][1] => mux_8gc:auto_generated.data[5]
data[1][2] => mux_8gc:auto_generated.data[6]
data[1][3] => mux_8gc:auto_generated.data[7]
sel[0] => mux_8gc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_8gc:auto_generated.result[0]
result[1] <= mux_8gc:auto_generated.result[1]
result[2] <= mux_8gc:auto_generated.result[2]
result[3] <= mux_8gc:auto_generated.result[3]


|L6|System:inst|BUSMUX:inst38|lpm_mux:$00000|mux_8gc:auto_generated
data[0] => result_node[0]~7.IN1
data[1] => result_node[1]~5.IN1
data[2] => result_node[2]~3.IN1
data[3] => result_node[3]~1.IN1
data[4] => result_node[0]~6.IN1
data[5] => result_node[1]~4.IN1
data[6] => result_node[2]~2.IN1
data[7] => result_node[3]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[3]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[2]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[1]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[0]~6.IN0
sel[0] => _~3.IN0


|L6|DivergentBlock:inst14
Res[0] <= 16dmux:inst.Q1
Res[1] <= 16dmux:inst.Q2
Res[2] <= 16dmux:inst.Q3
Res[3] <= 16dmux:inst.Q4
Res[4] <= 16dmux:inst.Q5
Res[5] <= 16dmux:inst.Q6
Res[6] <= 16dmux:inst.Q7
Res[7] <= 16dmux:inst.Q8
Res[8] <= 16dmux:inst.Q9
Res[9] <= 16dmux:inst.Q10
Res[10] <= 16dmux:inst.Q11
C_in => 74163:inst1.CLK


|L6|DivergentBlock:inst14|16dmux:inst
Q8 <= 24.DB_MAX_OUTPUT_PORT_TYPE
A => 5.IN0
A => 22.IN0
A => 14.IN0
A => 12.IN0
A => 10.IN0
A => 26.IN0
A => 28.IN0
A => 30.IN0
A => 32.IN0
B => 6.IN0
B => 20.IN1
B => 14.IN2
B => 11.IN1
B => 10.IN1
B => 26.IN1
B => 27.IN1
B => 30.IN1
B => 31.IN1
C => 7.IN0
C => 13.IN2
C => 12.IN2
C => 11.IN2
C => 10.IN2
C => 26.IN2
C => 27.IN2
C => 28.IN2
C => 29.IN2
D => 24.IN3
D => 22.IN3
D => 20.IN3
D => 14.IN3
D => 13.IN3
D => 12.IN3
D => 11.IN3
D => 10.IN3
D => 8.IN0
Q9 <= 22.DB_MAX_OUTPUT_PORT_TYPE
Q10 <= 20.DB_MAX_OUTPUT_PORT_TYPE
Q11 <= 14.DB_MAX_OUTPUT_PORT_TYPE
Q12 <= 13.DB_MAX_OUTPUT_PORT_TYPE
Q13 <= 12.DB_MAX_OUTPUT_PORT_TYPE
Q14 <= 11.DB_MAX_OUTPUT_PORT_TYPE
Q15 <= 10.DB_MAX_OUTPUT_PORT_TYPE
Q7 <= 26.DB_MAX_OUTPUT_PORT_TYPE
Q6 <= 27.DB_MAX_OUTPUT_PORT_TYPE
Q5 <= 28.DB_MAX_OUTPUT_PORT_TYPE
Q4 <= 29.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= 30.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= 32.DB_MAX_OUTPUT_PORT_TYPE
Q0 <= 33.DB_MAX_OUTPUT_PORT_TYPE


|L6|DivergentBlock:inst14|74163:inst1
clk => f74163:sub.clk
ldn => f74163:sub.ldn
clrn => f74163:sub.clrn
enp => f74163:sub.enp
ent => f74163:sub.ent
d => ~NO_FANOUT~
c => ~NO_FANOUT~
b => ~NO_FANOUT~
a => ~NO_FANOUT~
qd <= f74163:sub.qd
qc <= f74163:sub.qc
qb <= f74163:sub.qb
qa <= f74163:sub.qa
rco <= f74163:sub.rco


|L6|DivergentBlock:inst14|74163:inst1|f74163:sub
RCO <= 129.DB_MAX_OUTPUT_PORT_TYPE
CLK => 134.CLK
CLK => 122.CLK
CLK => 111.CLK
CLK => 34.CLK
CLRN => 137.IN0
CLRN => 126.IN0
CLRN => 115.IN0
CLRN => 68.IN0
D => 136.IN0
LDN => 144.IN0
LDN => 132.IN0
LDN => 121.IN0
LDN => 110.IN0
LDN => 71.IN0
ENP => 130.IN0
ENP => 119.IN0
ENP => 108.IN0
ENP => 105.IN0
C => 124.IN0
B => 113.IN0
A => 70.IN0
ENT => 140.DATAIN
QD <= 134.DB_MAX_OUTPUT_PORT_TYPE
QC <= 122.DB_MAX_OUTPUT_PORT_TYPE
QB <= 111.DB_MAX_OUTPUT_PORT_TYPE
QA <= 34.DB_MAX_OUTPUT_PORT_TYPE


|L6|SUM:inst12
data[0] <= inst17.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= inst12.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
data[8] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
data[9] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
data[10] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
data[11] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
data[12] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
data[13] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
data[14] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
data[15] <= inst.DB_MAX_OUTPUT_PORT_TYPE
enable => inst.IN0
enable => inst3.IN0
enable => inst4.IN0
enable => inst5.IN0
enable => inst6.IN0
enable => inst7.IN0
enable => inst8.IN0
enable => inst9.IN0
enable => inst10.IN0
enable => inst11.IN0
enable => inst12.IN0
enable => inst13.IN0
enable => inst14.IN0
enable => inst15.IN0
enable => inst16.IN0
enable => inst17.IN0
part1[0] => inst5.IN1
part1[1] => inst4.IN1
part1[2] => inst3.IN1
part1[3] => inst.IN1
part2[0] => inst9.IN1
part2[1] => inst8.IN1
part2[2] => inst7.IN1
part2[3] => inst6.IN1
part3[0] => inst13.IN1
part3[1] => inst12.IN1
part3[2] => inst11.IN1
part3[3] => inst10.IN1
part4[0] => inst17.IN1
part4[1] => inst16.IN1
part4[2] => inst15.IN1
part4[3] => inst14.IN1


|L6|lpm_dff3:inst8
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]


|L6|lpm_dff3:inst8|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE


|L6|lpm_ram_dq0:inst1
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]


|L6|lpm_ram_dq0:inst1|altsyncram:altsyncram_component
wren_a => altsyncram_21c1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_21c1:auto_generated.data_a[0]
data_a[1] => altsyncram_21c1:auto_generated.data_a[1]
data_a[2] => altsyncram_21c1:auto_generated.data_a[2]
data_a[3] => altsyncram_21c1:auto_generated.data_a[3]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_21c1:auto_generated.address_a[0]
address_a[1] => altsyncram_21c1:auto_generated.address_a[1]
address_a[2] => altsyncram_21c1:auto_generated.address_a[2]
address_a[3] => altsyncram_21c1:auto_generated.address_a[3]
address_a[4] => altsyncram_21c1:auto_generated.address_a[4]
address_a[5] => altsyncram_21c1:auto_generated.address_a[5]
address_a[6] => altsyncram_21c1:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_21c1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_21c1:auto_generated.q_a[0]
q_a[1] <= altsyncram_21c1:auto_generated.q_a[1]
q_a[2] <= altsyncram_21c1:auto_generated.q_a[2]
q_a[3] <= altsyncram_21c1:auto_generated.q_a[3]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|L6|lpm_ram_dq0:inst1|altsyncram:altsyncram_component|altsyncram_21c1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE


|L6|BUSMUX:inst34
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]


|L6|BUSMUX:inst34|lpm_mux:$00000
data[0][0] => mux_bgc:auto_generated.data[0]
data[0][1] => mux_bgc:auto_generated.data[1]
data[0][2] => mux_bgc:auto_generated.data[2]
data[0][3] => mux_bgc:auto_generated.data[3]
data[0][4] => mux_bgc:auto_generated.data[4]
data[0][5] => mux_bgc:auto_generated.data[5]
data[0][6] => mux_bgc:auto_generated.data[6]
data[1][0] => mux_bgc:auto_generated.data[7]
data[1][1] => mux_bgc:auto_generated.data[8]
data[1][2] => mux_bgc:auto_generated.data[9]
data[1][3] => mux_bgc:auto_generated.data[10]
data[1][4] => mux_bgc:auto_generated.data[11]
data[1][5] => mux_bgc:auto_generated.data[12]
data[1][6] => mux_bgc:auto_generated.data[13]
sel[0] => mux_bgc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_bgc:auto_generated.result[0]
result[1] <= mux_bgc:auto_generated.result[1]
result[2] <= mux_bgc:auto_generated.result[2]
result[3] <= mux_bgc:auto_generated.result[3]
result[4] <= mux_bgc:auto_generated.result[4]
result[5] <= mux_bgc:auto_generated.result[5]
result[6] <= mux_bgc:auto_generated.result[6]


|L6|BUSMUX:inst34|lpm_mux:$00000|mux_bgc:auto_generated
data[0] => result_node[0]~13.IN1
data[1] => result_node[1]~11.IN1
data[2] => result_node[2]~9.IN1
data[3] => result_node[3]~7.IN1
data[4] => result_node[4]~5.IN1
data[5] => result_node[5]~3.IN1
data[6] => result_node[6]~1.IN1
data[7] => result_node[0]~12.IN1
data[8] => result_node[1]~10.IN1
data[9] => result_node[2]~8.IN1
data[10] => result_node[3]~6.IN1
data[11] => result_node[4]~4.IN1
data[12] => result_node[5]~2.IN1
data[13] => result_node[6]~0.IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[6]~0.IN0
sel[0] => _~0.IN0
sel[0] => result_node[5]~2.IN0
sel[0] => _~1.IN0
sel[0] => result_node[4]~4.IN0
sel[0] => _~2.IN0
sel[0] => result_node[3]~6.IN0
sel[0] => _~3.IN0
sel[0] => result_node[2]~8.IN0
sel[0] => _~4.IN0
sel[0] => result_node[1]~10.IN0
sel[0] => _~5.IN0
sel[0] => result_node[0]~12.IN0
sel[0] => _~6.IN0


|L6|reverseAdapter:inst7
adres[0] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
adres[1] <= inst6.DB_MAX_OUTPUT_PORT_TYPE
adres[2] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
adres[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
adres[4] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
adres[5] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
adres[6] <= inst.DB_MAX_OUTPUT_PORT_TYPE
part[0] => inst5.IN1
part[1] => inst3.IN1
part[2] => inst2.IN1
part[3] => inst1.IN1
part[4] => inst.IN1
counter[0] => inst7.IN1
counter[1] => inst6.IN1


|L6|lpm_counter1:inst5
clock => lpm_counter:lpm_counter_component.clock
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]


|L6|lpm_counter1:inst5|lpm_counter:lpm_counter_component
clock => cntr_1eh:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_1eh:auto_generated.q[0]
q[1] <= cntr_1eh:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|L6|lpm_counter1:inst5|lpm_counter:lpm_counter_component|cntr_1eh:auto_generated
clock => counter_cella0.CLK
clock => counter_cella1.CLK
q[0] <= counter_cella0.REGOUT
q[1] <= counter_cella1.REGOUT


|L6|adapterAdresForRAM:inst6
adres[0] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
adres[1] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
adres[2] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
adres[3] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
adres[4] <= inst.DB_MAX_OUTPUT_PORT_TYPE
full[0] => ~NO_FANOUT~
full[1] => ~NO_FANOUT~
full[2] => inst5.IN1
full[3] => inst3.IN1
full[4] => inst2.IN1
full[5] => inst1.IN1
full[6] => inst.IN1


|L6|lpm_dff3:inst9
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]


|L6|lpm_dff3:inst9|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE


|L6|lpm_dff3:inst10
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]


|L6|lpm_dff3:inst10|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE


|L6|lpm_dff3:inst11
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]


|L6|lpm_dff3:inst11|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE


