library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

library UNISIM;
use UNISIM.VComponents.all;

entity CAPTURE_VIRTEXx_WRAPPER is

end CAPTURE_VIRTEXx_WRAPPER;

architecture synth of CAPTURE_VIRTEXx_WRAPPER is begin

end synth;


