0.6
2017.4
Dec 15 2017
21:07:18
D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.sim/Memory/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,axi_protocol_checker_v2_0_1;axi_vip_v1_1_1;processing_system7_vip_v1_0_3;smartconnect_v1_0;xilinx_vip,,,,,,
D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/Memory/new/Memory_TB.v,1514733933,verilog,,,,Memory_tb,,axi_protocol_checker_v2_0_0;axi_protocol_checker_v2_0_1;axi_vip_v1_1_0;axi_vip_v1_1_1;processing_system7_vip_v1_0_2;processing_system7_vip_v1_0_3;smartconnect_v1_0;xilinx_vip,../../../../BakkArbeit2.srcs/sources_1/bd/BakkArbeit_Blockdesign/ipshared/d5d3/hdl/verilog;../../../../BakkArbeit2.srcs/sources_1/bd/BakkArbeit_Blockdesign/ipshared/e0a2/hdl;../../../../BakkArbeit2.srcs/sources_1/bd/BakkArbeit_Blockdesign/ipshared/ec67/hdl;D:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/sources_1/imports/Desktop/Memory.v,1514840105,verilog,,D:/BakkArbeit/git/VivadoProject2/BakkArbeit2.srcs/Memory/new/Memory_TB.v,,Memory,,axi_protocol_checker_v2_0_1;axi_vip_v1_1_1;processing_system7_vip_v1_0_3;smartconnect_v1_0;xilinx_vip,../../../../BakkArbeit2.srcs/sources_1/bd/PicoRV32_BD/ipshared/02c8/hdl/verilog;../../../../BakkArbeit2.srcs/sources_1/bd/PicoRV32_BD/ipshared/1313/hdl;../../../../BakkArbeit2.srcs/sources_1/bd/PicoRV32_BD/ipshared/ec67/hdl;D:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
