gen7_check_mailbox_status	,	F_516
RC_SW_TARGET_STATE_SHIFT	,	V_680
FW_BLC2	,	V_290
ILK_DPFDUNIT_CLOCK_GATE_ENABLE	,	V_903
ilk_initial_watermarks	,	F_291
intel_crtc_active	,	F_59
vlv_read_wm_values	,	F_300
VLV_TURBO_SOC_OVERRIDE	,	V_812
i915_gem_request_get	,	F_533
"timeout waiting for pcode read (from mbox %x) to finish for %ps\n"	,	L_111
INIT_DELAYED_WORK	,	F_538
max_gpu_freq	,	V_741
GEN7_PCODE_TIMEOUT	,	V_1079
I915_READ8	,	F_418
ilk_setup_wm_latency	,	F_175
"Max supported pixel clock with scaling exceeded\n"	,	L_41
FW_WM_VLV	,	F_73
DDREC	,	V_593
gen6_update_ring_freq	,	F_385
ei_down	,	V_613
size	,	V_108
for_each_crtc	,	F_310
init_clock_gating	,	V_1061
max_freq	,	V_662
GEN9_SAGV_ENABLE	,	V_412
kernel_context	,	V_891
GFP_ATOMIC	,	V_1093
g4x_raw_fbc_wm_set	,	F_83
result	,	V_312
gen6_init_rps_frequencies	,	F_369
SKL_RC_HASH_OUTSIDE	,	V_5
i85x_init_clock_gating	,	F_500
"warning: pcode (read from mbox %x) mailbox access failed for %ps\n"	,	L_110
intel_set_rps	,	F_346
policy	,	V_745
a	,	V_361
MEM_MODE	,	V_1057
reply_mask	,	V_1088
b	,	V_362
"BIOS didn't set up PCBR, fixing up\n"	,	L_82
c	,	V_827
plane_downscale	,	V_461
CURSOR_SR	,	V_154
i	,	V_57
apply_memory_bw_wa	,	V_507
DSPFW_HPLL_SR_EN	,	V_180
DSPHOWM	,	V_186
m	,	V_826
mltr	,	V_338
r	,	V_374
t	,	V_832
x	,	V_833
y	,	V_464
MEMMODE_FSTART_MASK	,	V_579
GEN7_HALF_SLICE_CHICKEN1	,	V_1000
ilk_compute_intermediate_wm	,	F_182
DSPFW2	,	V_169
needs_modeset	,	V_256
DSPFW3	,	V_73
DSPFW4	,	V_188
DSPFW5	,	V_189
"Requested display configuration exceeds system watermark limitations\n"	,	L_45
intel_calculate_wm	,	F_50
DSPFW6	,	V_190
DSPFW7	,	V_210
gen9_init_clock_gating	,	F_1
i915_ggtt	,	V_672
vlv_write_wm_values	,	F_69
WM0_PIPEA_ILK	,	V_398
skl_build_pipe_wm	,	F_256
pfit_size	,	V_454
ilk_cursor_wm_max	,	F_151
vlv_merge_wm	,	F_127
gen9_disable_rc6	,	F_356
"[PLANE:%d:%s] blocks required = %u/%u, lines required = %u/31\n"	,	L_46
"assuming DDR DVFS is disabled\n"	,	L_53
PLANE_WM_EN	,	V_518
"%s watermarks: PM2=%d, PM5=%d, DDR DVFS=%d\n"	,	L_15
MEMMODE_FMAX_MASK	,	V_576
lcfuse	,	V_860
drm_modeset_lock	,	F_280
pri_val	,	V_292
GEN6_PCODE_READ_RC6VIDS	,	V_736
FB_GFX_FMIN_AT_VMIN_FUSE_SHIFT	,	V_770
IDLE_TIME_MASK	,	V_690
valleyview_cleanup_pctx	,	F_404
intel_pxfreq	,	F_414
RC6_CTX_IN_DRAM	,	V_683
i9xx_update_wm	,	F_132
ips_ping_for_i915_load	,	F_431
pipe_src_h	,	V_455
ilk_compute_wm_results	,	F_188
WM0_PIPEC_IVB	,	V_400
pctx_paddr	,	V_789
fp_9_div_8	,	V_462
cacheline_size	,	V_120
"Disabling the SAGV\n"	,	L_39
compute_pipe_wm	,	V_1065
skl_plane_downscale_amount	,	F_223
tlb_miss	,	V_163
wm0_pipe_reg	,	V_547
ddrpll	,	V_45
GEN6_PM_RP_UP_THRESHOLD	,	V_641
"Initial HPLL watermarks: plane=%d, SR cursor=%d fbc=%d\n"	,	L_50
spin_unlock	,	F_125
BIT	,	F_93
vlv_nc_read	,	F_394
PLANE_WM_LINES_MASK	,	V_546
"unknown fsb frequency 0x%04x\n"	,	L_2
ILK_PABSTRETCH_DIS	,	V_951
DSPFW1	,	V_148
valleyview_init_gt_powersave	,	F_408
"Enabling RC6 states: "	,	L_62
total_rate	,	V_252
GEN6_RP_INTERRUPT_LIMITS	,	V_645
"Unknown FSB/MEM found, disable CxSR\n"	,	L_3
IS_I915GM	,	F_34
tmp	,	V_29
ilk_init_lp_watermarks	,	F_469
intel_init_pm	,	F_511
mode_config	,	V_531
suspended	,	V_1095
FB_GFX_FGUARANTEED_FREQ_FUSE_SHIFT	,	V_773
GEN6_GAMUNIT_CLOCK_GATE_DISABLE	,	V_964
intel_wm_plane_visible	,	F_55
sanitize_rc6_option	,	F_366
"No clock gating settings or workarounds applied.\n"	,	L_101
pipe_src_w	,	V_248
GEN8_SDEUNIT_CLOCK_GATE_DISABLE	,	V_18
SSKPD_WM3_SHIFT	,	V_337
cpufreq_cpu_put	,	F_387
DRM_INFO	,	F_368
trace_intel_memory_cxsr	,	F_35
plane_pixel_rate	,	V_504
srwm	,	V_265
pineview_cursor_hplloff_wm	,	V_159
to_intel_crtc_state	,	F_115
gen7_setup_fixed_func_scheduler	,	F_477
L3_HIGH_PRIO_CREDITS	,	F_483
ILK_VSDPFD_FULL	,	V_911
drm_atomic_crtc_needs_modeset	,	F_114
"max GPU freq: %d MHz (%u)\n"	,	L_88
WM1_LP_FBC_SHIFT_BDW	,	V_378
skylake_init_clock_gating	,	F_487
num_pipes_active	,	V_305
DISP_FBC_MEMORY_WAKE	,	V_12
to_intel_crtc	,	F_39
valleyview_init_clock_gating	,	F_494
diff1	,	V_829
num_levels	,	V_227
intel_enable_rc6	,	F_378
"GPLL enabled? %s\n"	,	L_95
"bad pxval: %ld\n"	,	L_97
PLANE_CURSOR	,	V_107
vlv_need_sprite0_fifo_workaround	,	F_105
drm_atomic_get_existing_crtc_state	,	F_273
ILK_DSPCLK_GATE_D	,	V_915
cherryview_enable_rps	,	F_412
GEN6_RC_CTL_RC6_ENABLE	,	V_669
DE_PCU_EVENT	,	V_603
FB_FMAX_VMIN_FREQ_HI_MASK	,	V_780
"failed to find known CxSR latency "	,	L_104
spin_lock_irq	,	F_318
pipe	,	V_91
RAMCLK_GATE_D	,	V_1029
valleyview_rps_max_freq	,	F_395
fixed16_to_u32_round_up	,	F_249
rc6_mode	,	V_729
cpp	,	V_112
crtc_htotal	,	V_218
"DSPFW1 register is %x\n"	,	L_11
DSTATE_PLL_D3_OFF	,	V_1045
DSPARB_CSTART_SHIFT	,	V_109
planeb_wm	,	V_278
pipe_name	,	F_303
y_tiled	,	V_508
intel_init_clock_gating_hooks	,	F_506
cxsr	,	V_81
i915_gpu_raise	,	F_427
list_for_each_entry	,	F_296
DSPCLK_GATE_D	,	V_1034
CSHRDDR3CTL_DDR3	,	V_44
latency	,	V_56
i9xx_get_fifo_size	,	F_43
ilk_plane_wm_reg_max	,	F_147
dst_w	,	V_445
units	,	V_1101
SPRITEC	,	V_193
VLV_WM_LEVEL_DDR_DVFS	,	V_247
SPRITED	,	V_192
SPRITEA	,	V_178
SPRITEB	,	V_176
"PCBR: 0x%08x\n"	,	L_83
ei_up	,	V_612
active_planes	,	V_235
dst_h	,	V_446
CLKCFG_FSB_MASK	,	V_31
dsparb	,	V_94
update_wm	,	V_552
I915_GTT_OFFSET_NONE	,	V_796
ECOSKPD	,	V_1048
g4x_pipe_wm	,	V_225
skl_allocate_pipe_ddb	,	F_239
intel_fbc_init	,	F_512
HPLL_CURSOR	,	V_162
default_wm	,	V_123
IS_BROADWELL	,	F_164
PLANEB_HI	,	V_206
for_each_intel_plane	,	F_306
SPRITEE	,	V_196
SPRITEF	,	V_195
DSSUNIT_CLOCK_GATE_DISABLE	,	V_1033
cursor_hpll_disable	,	V_160
skl_needs_memory_bw_wa	,	F_198
"GPM control not setup properly.\n"	,	L_72
i915_update_gfx_val	,	F_423
I965_RCC_CLOCK_GATE_DISABLE	,	V_1035
GEN6_WIZ_HASHING_MASK	,	V_939
IS_ERR	,	F_277
DPLS_EDP_PPS_FIX_DIS	,	V_925
pipe_downscale	,	V_452
"HW_CTRL %s HW_RC6 %s SW_TARGET_STATE %x\n"	,	L_66
GEN7_COMMON_SLICE_CHICKEN1	,	V_1002
old_crtc_state	,	V_258
wm_info	,	V_273
FORCE_DDR_LOW_FREQ	,	V_64
ilk_merge_wm_level	,	F_183
PXVFREQ_PX_SHIFT	,	V_582
PUNIT_REG_GPU_FREQ_REQ	,	V_648
fifo_extra	,	V_249
state	,	V_143
"Sprite WM%d too large %u (max %u)\n"	,	L_25
ilk_disable_lp_wm	,	F_197
intel_suspend_hw	,	F_503
FB_GFX_FGUARANTEED_FREQ_FUSE_MASK	,	V_772
min_freq	,	V_663
GEN7_ROW_CHICKEN2	,	V_1008
IS_I945GM	,	F_31
adjusted_mode	,	V_139
__intel_rps_boost_work	,	F_528
do_div	,	F_422
num_active_crtcs	,	V_242
valleyview_disable_rps	,	F_360
paddr	,	V_790
wm_intermediate_val	,	V_489
VFMUNIT_CLOCK_GATE_DISABLE	,	V_908
cur	,	V_310
"GPLL not enabled\n"	,	L_94
trace_vlv_wm	,	F_70
ironlake_set_drps	,	F_312
IS_CHERRYVIEW	,	F_25
stolen_base	,	V_785
GEN9_MEM_LATENCY_LEVEL_3_7_SHIFT	,	V_330
skl_plane_wm	,	V_421
MEMMODE_FMIN_MASK	,	V_578
vstart	,	V_565
MARIUNIT_CLOCK_GATE_DISABLE	,	V_905
PLANE_WM_TRANS	,	F_261
"Setting FIFO watermarks - A: %d, B: %d, C: %d, SR %d\n"	,	L_22
ILK_DPFCUNIT_CLOCK_GATE_DISABLE	,	V_902
ilk_wm_values	,	V_371
limits	,	V_606
SPRITEB_HI	,	V_207
intel_enable_gt_powersave	,	F_454
i915_gpu_turbo_disable	,	F_430
is_fixed16_zero	,	F_254
GEN8_PUSHBUS_SHIFT	,	V_696
vlv_init_gpll_ref_freq	,	F_406
GEN6_RC_CONTROL	,	V_664
min_delay	,	V_584
GEN7_DOP_CLOCK_GATE_ENABLE	,	V_16
sprite1_start	,	V_93
skl_ddb_entry_init_from_hw	,	F_216
cwm	,	V_276
GEN6_MBCUNIT_SNPCR	,	V_1014
CUR_WM	,	F_264
PUNIT_REG_GPU_LFM	,	V_781
VRHUNIT_CLOCK_GATE_DISABLE	,	V_1030
rc6vids	,	V_727
div_u64	,	F_241
valleyview_enable_rps	,	F_413
intel_crtc_state	,	V_83
wait_for_atomic	,	F_320
"Enabling the SAGV\n"	,	L_36
SKL_EDP_PSR_FIX_RDWRAP	,	V_4
GEN6_PMINTRMSK	,	V_646
linetime_wm	,	V_515
skl_initial_wm	,	F_288
gen9_disable_rps	,	F_357
pre	,	V_821
unlock	,	V_892
pri	,	V_308
valleyview_check_pctx	,	F_398
ibx_init_clock_gating	,	F_465
FORCEWAKE_ALL	,	V_666
IS_I865G	,	F_510
GEN6_RP_MEDIA_IS_GFX	,	V_630
GEN6_RC_CTL_HW_ENABLE	,	V_681
rgvmodectl	,	V_561
intel_pipe_wm	,	V_345
new_ddb	,	V_525
chv_gpu_freq	,	F_526
CHICKEN_PAR1_1	,	V_3
vlv_get_cck_clock	,	F_407
wm_mutex	,	V_79
GEN6_PCODE_WRITE_MIN_FREQ_TABLE	,	V_752
ironlake_init_clock_gating	,	F_470
czclk_freq	,	V_799
ring_freq	,	V_751
fifo_state	,	V_90
trace_g4x_wm	,	F_67
VLV_OVERRIDE_EN	,	V_809
G4X_WM_LEVEL_SR	,	V_213
SDEW	,	V_863
rotation	,	V_479
start	,	V_435
vlv_cck_read	,	F_410
idle_freq	,	V_649
SOUTH_CHICKEN2	,	V_924
"PCODE timeout, retrying with preemption disabled\n"	,	L_116
total_min_blocks	,	V_484
PXWL	,	F_441
downscale_amount	,	V_495
kabylake_init_clock_gating	,	F_485
intel_crtc	,	V_85
modeset	,	V_534
IOSF_NC_FB_GFX_FREQ_FUSE	,	V_771
MEM_DISPLAY_B_TRICKLE_FEED_DISABLE	,	V_1060
pctx_size	,	V_792
_3D_CHICKEN_SF_DISABLE_OBJEND_CULL	,	V_996
intel_autoenable_gt_powersave	,	F_445
active_changed	,	V_540
fmax	,	V_562
"Gen9 Plane"	,	L_34
skl_wm_method1	,	F_242
i845_wm_info	,	V_291
skl_wm_method2	,	F_244
skl_wm_level	,	V_512
INTEL_DEVID	,	F_166
gen6_disable_rps_interrupts	,	F_349
WM_DIRTY_LP	,	F_193
gfx_power	,	V_847
HSW_PCODE_DYNAMIC_DUTY_CYCLE_CONTROL	,	V_707
I915_WRITE_FW	,	F_123
DRM_DEBUG_DRIVER	,	F_11
ips_link_to_i915_driver	,	V_859
skl_cursor_allocation	,	F_215
WM3S_LP_IVB	,	V_407
sseu	,	V_757
alloc_size	,	V_482
clamp_t	,	F_370
intel_engine_cs	,	V_712
GEN7_CSC1_RHWO_OPT_DISABLE_IN_RCC	,	V_1003
CLKCFG_FSB_533	,	V_32
intel_rps_limits	,	F_326
connection_mutex	,	V_532
scaling_factor	,	V_743
intel_gpu_ips_teardown	,	F_436
intel_wm_num_levels	,	F_54
primary	,	V_142
skl_get_total_relative_data_rate	,	F_234
intel_get_crtc_for_pipe	,	F_68
L3_GENERAL_PRIO_CREDITS	,	F_482
"%s watermarks: normal=%d, SR=%d, HPLL=%d\n"	,	L_13
i945_wm_info	,	V_279
I915_FIFO_LINE_SIZE	,	V_269
ggtt	,	V_673
GEN7_WA_FOR_GEN7_L3_CONTROL	,	V_1005
GLK_CL2_PWR_DOWN	,	V_28
bxt_init_clock_gating	,	F_5
linetime_us	,	V_493
PIXEL_SUBSPAN_COLLECT_OPT_DISABLE	,	V_990
GEN7_FF_THREAD_MODE	,	V_952
"FIFO size - (0x%08x) %s: %d\n"	,	L_6
HIZ_RAW_STALL_OPT_DISABLE	,	V_988
intel_print_wm_latency	,	F_171
fbc_en	,	V_170
pxw	,	V_861
atomic_update_watermarks	,	V_1063
"Failed to enable the SAGV\n"	,	L_38
cxsr_latency	,	V_52
general_prio_credits	,	V_958
sr_latency_ns	,	V_267
WM_DIRTY_LP_ALL	,	V_390
ret_wm	,	V_365
intel_wm_config	,	V_301
small	,	V_221
display_sr	,	V_147
unused_crtc	,	V_136
dstate	,	V_1043
ilk_validate_pipe_wm	,	F_178
"RP1(Guar Freq) GPU freq: %d MHz (%u)\n"	,	L_90
method1	,	V_298
g4x_raw_crtc_wm_is_valid	,	F_87
method2	,	V_299
latency_ns	,	V_117
ilk_wm_maximums	,	V_307
trans_wm	,	V_516
valleyview_rps_guar_freq	,	F_393
corr2	,	V_850
DSPFW8_CHV	,	V_194
DSPHOWM1	,	V_187
format	,	V_144
nth_active_pipe	,	V_434
I915_WRITE16	,	F_315
min_gpu_freq	,	V_742
FB_FMAX_VMIN_FREQ_LO_MASK	,	V_777
enable_rc6	,	V_674
sskpd	,	V_331
WM3_LP_ILK	,	V_395
WM_MISC	,	V_401
GT_INTERVAL_FROM_US	,	F_328
GEN8_CONFIG0	,	V_6
update_wm_pre	,	V_538
"Failed to read display plane latency. "	,	L_102
cherryview_rps_rpe_freq	,	F_390
request	,	V_1087
intel_cstate	,	V_469
valleyview_rps_min_freq	,	F_397
htotal	,	V_113
MEMMODE_FSTART_SHIFT	,	V_580
RC_SW_TARGET_STATE_MASK	,	V_679
BXT_RP_STATE_CAP	,	V_704
SPRITEF_HI	,	V_201
ddb	,	V_438
WARN_ON	,	F_97
ilk_pipe_wm_get_hw_state	,	F_297
ddl	,	V_183
GEN9_PCODE_SAGV_CONTROL	,	V_411
"Failed to set RPS for idle\n"	,	L_60
dspclk_gate	,	V_899
min_t	,	F_81
GEN7_L3_CHICKEN_MODE_REGISTER	,	V_1006
GEN7_PCODE_MIN_FREQ_TABLE_GT_RATIO_OUT_OF_RANGE	,	V_1075
"Overclocking supported, max: %dMHz, overclock: %dMHz\n"	,	L_99
i915_gpu_lower	,	F_428
preempt_enable	,	F_523
GEN6_RC6pp_THRESHOLD	,	V_735
num_waiters	,	V_658
symbol_put	,	F_434
fbc_wm_enabled	,	V_368
cherryview_disable_rps	,	F_359
skl_ddb_get_hw_state	,	F_217
MI_ARB_C3_LP_WRITE_ENABLE	,	V_1052
intel_ddb_partitioning	,	V_302
dev	,	V_88
cherryview_rps_min_freq	,	F_392
fmin	,	V_563
NSEC_PER_MSEC	,	V_846
GEN6_FREQUENCY	,	F_334
ext_v	,	V_852
ARRAY_SIZE	,	F_13
PUNIT_GPU_DUTYCYCLE_RPE_FREQ_MASK	,	V_766
vlv_wm_get_hw_state	,	F_307
RC_OP_FLUSH_ENABLE	,	V_921
IS_HASWELL	,	F_163
ilk_wm_merge	,	F_184
active	,	V_131
ilk_compute_cur_wm	,	F_144
yesno	,	F_304
stolen_reserved_base	,	V_686
snb_wm_latency_quirk	,	F_174
"GT fifo had a previous error %x\n"	,	L_78
"disabling CxSR\n"	,	L_106
GEN7_SQ_CHICKEN_MBCUNIT_SQINTMOB	,	V_986
I915_READ16	,	F_10
SSKPD_WM0_SHIFT	,	V_333
ilk_compute_wm_maximums	,	F_152
VLV_BIAS_CPU_125_SOC_875	,	V_818
MEMINT_EVAL_CHG_EN	,	V_588
for_each_intel_crtc	,	F_58
drm_plane	,	V_350
gen6_sanitize_rps_pm_mask	,	F_330
plane_bytes_per_line	,	V_501
hdisplay	,	V_268
y_plane_blocks	,	V_488
intel_engine_id	,	V_714
intel_has_sagv	,	F_201
FB_GFX_FMAX_AT_VMAX_FUSE	,	V_756
g4x_merge_wm	,	F_98
IS_GEN2	,	F_133
"%s WM%d latency %u (%u.%u usec)\n"	,	L_29
DEIMR	,	V_605
"warning: pcode (read from mbox %x) mailbox access failed for %ps: %d\n"	,	L_112
cur_freq	,	V_617
wait_for	,	F_19
uncore	,	V_262
IS_GEN9	,	F_210
IS_GEN4	,	F_514
IS_GEN3	,	F_508
IS_GEN6	,	F_176
intel_enable_sagv	,	F_205
IS_GEN5	,	F_168
"cursor %d\n"	,	L_18
vlv_wm_sanitize	,	F_308
ilk_wm_lp_to_level	,	F_186
PXVFREQ_PX_MASK	,	V_581
jiffies	,	V_596
intel_read_wm_latency	,	F_160
intel_plane	,	V_130
intel_display_power_domain	,	V_441
active_pipe_changes	,	V_437
L3SQ_URB_READ_CAM_MATCH_DISABLE	,	V_1012
OVRUNIT_CLOCK_GATE_DISABLE	,	V_1031
i830_init_clock_gating	,	F_501
"Punit not acking DDR DVFS request, "	,	L_52
"FBC watermarks: SR=%d, HPLL=%d\n"	,	L_14
ddb_partitioning	,	V_303
WM_DIRTY_LINETIME	,	F_191
_pxvid_to_vd	,	F_419
GEN6_RC1_WAKE_RATE_LIMIT	,	V_731
FB_GFX_FREQ_FUSE_MASK	,	V_762
intel_disable_sagv	,	F_207
MI_ARB_STATE	,	V_1037
reply	,	V_1089
IS_SKYLAKE	,	F_4
g4x_initial_watermarks	,	F_100
FW_BLC	,	V_289
GEN6_GT_MODE	,	V_938
up_threshold	,	V_634
hw_vals	,	V_539
count	,	V_845
planes	,	V_423
intel_plane_state	,	V_128
new_wm	,	V_244
CLKCFG_MEM_800	,	V_41
GEN6_PCODE_WRITE_RC6VIDS	,	V_737
pch_pfit	,	V_453
skl_ddb_entry_size	,	F_240
_MASKED_BIT_DISABLE	,	F_33
vlv_program_watermarks	,	F_128
chipset_val	,	V_853
ilk_display_fifo_size	,	F_145
DEIIR	,	V_604
"Disable CxSR\n"	,	L_103
i915_gem_request_alloc	,	F_459
RING_MAX_IDLE	,	F_376
intel_get_cxsr_latency	,	F_12
ignore	,	V_522
DDRMPLL1	,	V_47
GEN9_DEFAULT_FIXES	,	V_7
intel_atomic_state	,	V_232
plane_bpp	,	V_474
ilk_validate_wm_level	,	F_154
_FW_WM_VLV	,	F_301
MEMCTL_FREQ_SHIFT	,	V_559
vidfreq	,	V_819
"minimum required %d/%d\n"	,	L_44
intel_atomic_get_crtc_state	,	F_282
GEN6_RC_CTL_EI_MODE	,	F_362
enable_execlists	,	V_893
i915_gem_object_put	,	F_405
PEW	,	F_438
PLANEC_HI	,	V_203
i915_gem_object_create_stolen	,	F_403
RC6_LOCATION	,	V_682
"No SAGV found on system, ignoring\n"	,	L_37
sagv_block_time_us	,	V_417
lock	,	V_263
trace_vlv_fifo_size	,	F_119
"unexpected fall-through in intel_init_pm\n"	,	L_109
DISP_FBC_WM_DIS	,	V_11
skl_plane_relative_data_rate	,	F_232
"stuck trying to change perf mode\n"	,	L_58
GEN6_PCODE_SUCCESS	,	V_1070
vlv_wm_method2	,	F_102
vlv_wm_state	,	V_255
vlv_optimize_watermarks	,	F_130
plane_y_data_rate	,	V_471
MEMINT_CX_SUPR_EN	,	V_587
__intel_wait_for_register_fw	,	F_518
GEN7_FF_VS_REF_CNT_FFME	,	V_973
status	,	V_1082
PUNIT_GPU_DUTYCYCLE_REG	,	V_764
DRM_PLANE_TYPE_PRIMARY	,	V_355
pipe_wm	,	V_346
gen6_rps_pm_mask	,	F_329
FB_GFX_FMAX_AT_VMAX_2SS8EU_FUSE_SHIFT	,	V_761
DEIER	,	V_602
waitboost	,	V_657
MEMINT_EVAL_CHG	,	V_601
PWRCTX_MAXCNT_RCSUNIT	,	V_689
"(found ddr%s fsb freq %d, mem freq %d), "	,	L_105
GEN6_PCODE_READY	,	V_1083
VLV_RENDER_RC6_COUNT_EN	,	V_808
pineview_cursor_wm	,	V_151
max	,	F_64
"(requested %d, valid %d)\n"	,	L_75
WM1S_LP_EN	,	V_381
intel_can_enable_sagv	,	F_209
plane_data_rate	,	V_470
"FIFO watermarks - A: %d, B: %d\n"	,	L_20
intel_wm_level	,	V_311
TR1	,	V_838
cstate	,	V_294
skl_pipe_wm_get_hw_state	,	F_294
PCH_LP_PARTITION_LEVEL_DISABLE	,	V_957
pineview_display_wm	,	V_146
gen6_enable_rps	,	F_381
intel_queue_rps_boost_for_request	,	F_531
MI_AGPBUSY_830_MODE	,	V_1056
hsw_compute_linetime_wm	,	F_156
"Enabling RC6 states: RC6 %s\n"	,	L_64
gen6_disable_rps	,	F_358
g4x_compute_intermediate_wm	,	F_96
i915_gem_request_completed	,	F_351
PCH_DPLUNIT_CLOCK_GATE_DISABLE	,	V_922
g4x_wm_get_hw_state	,	F_302
MCPPCE_EN	,	V_568
drm	,	V_541
vlv_raw_crtc_wm_is_valid	,	F_112
CM0_PIPELINED_RENDER_FLUSH_DISABLE	,	V_920
FBC_SR	,	V_173
TSE	,	V_570
ironlake_disable_drps	,	F_325
g4x_setup_wm_latency	,	F_74
"memory self-refresh is %s (was %s)\n"	,	L_5
cherryview_check_pctx	,	F_399
MCH_SSKPD_WM0_VAL	,	V_935
i830_a_wm_info	,	V_281
entries	,	V_118
wm_state	,	V_231
"Initial watermarks: pipe %c, plane=%d, cursor=%d, sprite=%d\n"	,	L_48
enable_fbc_wm	,	V_373
i965_cursor_wm_info	,	V_271
HALF_SLICE_CHICKEN3	,	V_992
VLV_COUNT_RANGE_HIGH	,	V_806
dst	,	V_220
intel_fixup_cur_wm_latency	,	F_169
rc6_ctx_base	,	V_675
WARN_ON_ONCE	,	F_49
SSKPD_WM1_SHIFT	,	V_335
GEN6_RP_UP_THRESHOLD	,	V_624
"BIOS enabled RC states: "	,	L_65
GTFIFODBG	,	V_730
"2"	,	L_108
intel_watermark_params	,	V_115
mem	,	V_55
IS_GEN9_LP	,	F_367
IS_G4X	,	F_27
MCH_SSKPD_WM0_MASK	,	V_934
lpt_suspend_hw	,	F_480
optimize_watermarks	,	V_1067
need_postvbl_update	,	V_241
queue_delayed_work	,	F_462
max_downscale	,	V_460
_3D_CHICKEN3_SF_DISABLE_PIPELINED_ATTR_FETCH	,	V_950
"GFX pause not setup properly.\n"	,	L_71
bxt_check_bios_rc6_setup	,	F_365
"3"	,	L_107
container_of	,	F_457
"Setting FIFO watermarks - A: %d\n"	,	L_23
plane_en	,	V_424
MEMCTL_SFCAVM	,	V_560
GEN6_AGGRESSIVE_TURBO	,	V_644
CLKCFG_FSB_800	,	V_34
GEN6_RC6_THRESHOLD	,	V_724
DSPARB2	,	V_99
DSPARB3	,	V_102
"RC6 Base location not set properly.\n"	,	L_67
g4x_invalidate_wms	,	F_88
SVSMUNIT_CLOCK_GATE_DISABLE	,	V_906
crtc_clock	,	V_145
plane_extra	,	V_254
CUR_BUF_CFG	,	F_221
height	,	V_466
WM_DIRTY_FBC	,	V_391
NEEDS_WaRsDisableCoarsePowerGating	,	F_379
"Initial watermarks: SR plane=%d, SR cursor=%d level=%d cxsr=%d\n"	,	L_55
INSTPM_AGPBUSY_INT_EN	,	V_1051
snpcr	,	V_995
i915_switch_context	,	F_460
cherryview_init_clock_gating	,	F_495
ilk_compute_wm_level	,	F_155
compute_global_watermarks	,	V_1064
uint8_t	,	T_6
boost	,	V_656
i915_gfx_val	,	F_425
IOSF_NC_FB_GFX_FMAX_FUSE_LO	,	V_776
FBC_LLC_READ_CTRL	,	V_966
FW_BLC_SELF_FIFO_MASK	,	V_288
cur_ddb	,	V_527
ips_linetime	,	V_323
min_freq_softlimit	,	V_608
src_h	,	V_444
freq	,	V_651
skl_hw	,	V_528
gen6_check_mch_setup	,	F_474
cpt_init_clock_gating	,	F_471
GEN6_WIZ_HASHING_16x4	,	V_940
max_ia_freq	,	V_739
min	,	F_80
skl_compute_wm_levels	,	F_252
src_w	,	V_443
"Failed to disable the SAGV (%d)\n"	,	L_40
SR_HI	,	V_200
y_plane	,	V_485
"Engine Idle wait time not set properly.\n"	,	L_69
GUC_MAX_IDLE_COUNT	,	V_720
valleyview_set_rps	,	F_338
dirty	,	V_224
PCH_CPUNIT_CLOCK_GATE_DISABLE	,	V_923
DDL_CURSOR_SHIFT	,	V_184
VF_UNIT_CLOCK_GATE_DISABLE	,	V_1026
IS_VALLEYVIEW	,	F_24
i915_add_request	,	F_461
drm_i915_private	,	V_1
FB_GFX_FMAX_AT_VMAX_2SS4EU_FUSE_SHIFT	,	V_759
ILK_DPFC_NUKE_ON_ANY_MODIFICATION	,	V_965
last_adj	,	V_636
i915_gpu_busy	,	F_429
GEN7_FF_TS_SCHED_HW	,	V_954
num_active_planes	,	V_234
plane_blocks_per_line	,	V_492
skl_ddb_add_affected_planes	,	F_272
GLK_CL0_PWR_DOWN	,	V_26
RENCLK_GATE_D2	,	V_1025
RENCLK_GATE_D1	,	V_1024
g4x_optimize_watermarks	,	F_101
__builtin_return_address	,	F_517
sagv_status	,	V_408
sprites_enabled	,	V_304
loop	,	V_1099
"warning: pcode (write of 0x%08x to mbox %x) mailbox access failed for %ps\n"	,	L_113
fbc_val	,	V_320
skl_check_pipe_max_pixel_rate	,	F_229
GEN7_FF_VS_SCHED_HW	,	V_955
fifo_size	,	V_116
DDL_SPRITE_SHIFT	,	F_72
WM0_PIPE_SPRITE_MASK	,	V_549
VLV_RENDER_RC0_COUNT_EN	,	V_816
is_mobile	,	V_843
lpt_init_clock_gating	,	F_478
fifo_left	,	V_250
drm_atomic_state	,	V_349
HSW_SCRATCH1	,	V_981
is_disabling	,	F_52
skl_write_plane_wm	,	F_259
TRANS_CHICKEN1_DP0UNIT_GC_DISABLE	,	V_933
"%s WM%d latency not provided\n"	,	L_28
plane_id	,	V_215
intel_uncore_forcewake_get	,	F_341
GEN7_L3CNTLREG1	,	V_1004
IOSF_NC_FB_GFX_FMAX_FUSE_HI	,	V_779
alloc	,	V_428
GEN8_CHICKEN_DCPR_1	,	V_8
PWRCTX_MAXCNT_VECSUNIT	,	V_693
ilk_compute_fbc_wm	,	F_85
wm_results	,	V_526
haswell_init_clock_gating	,	F_490
DEUC	,	V_1036
GEN7_FF_SCHED_MASK	,	V_953
request_boost	,	V_1092
ilk_compute_pipe_wm	,	F_179
DRM_FORMAT_NV12	,	V_468
mask	,	V_637
WM_DIRTY_PIPE	,	F_192
skl_ddb_entry	,	V_427
active_crtcs	,	V_418
"Couldn't fix incorrect rc6 voltage\n"	,	L_81
is_enabling	,	F_53
PINEVIEW_SELF_REFRESH_EN	,	V_74
intel_vgpu_active	,	F_455
ILK_VRHUNIT_CLOCK_GATE_DISABLE	,	V_900
vlv_compute_wm_level	,	F_104
intel_set_memory_cxsr	,	F_37
DIV_ROUND_UP_ULL	,	F_47
SPRITEC_HI	,	V_205
base	,	V_87
FW_BLC_SELF_EN	,	V_72
WM_MISC_DATA_PARTITION_5_6	,	V_402
wm_pipe	,	V_383
g4x_write_wm_values	,	F_65
IS_IVYBRIDGE	,	F_170
DSPFW_SR_MASK	,	V_149
state2	,	V_851
GLK_REVID_A1	,	V_23
vlv_punit_write	,	F_18
state1	,	V_849
PWRCTX_MAXCNT_BCSUNIT	,	V_692
CLKCFG_FSB_400	,	V_36
enable	,	V_59
pessimal_latency_ns	,	V_284
vlv_invert_wm_value	,	F_108
GEN6_RP_DOWN_IDLE_AVG	,	V_633
val	,	V_24
skl_pcode_request	,	F_208
intel_fixup_spr_wm_latency	,	F_167
i915	,	V_655
fstart	,	V_564
rc_ctl	,	V_676
work	,	V_660
MEMCTL_CMD_SHIFT	,	V_558
"Adjusting RC6 mask to %d "	,	L_74
GEN6_PCODE_FREQ_RING_RATIO_SHIFT	,	V_754
IS_KABYLAKE	,	F_202
max_fixed16	,	F_226
eu_total	,	V_758
intel_init_emon	,	F_437
"WM latency values increased to avoid potential underruns\n"	,	L_30
GEN6_PCODE_DATA	,	V_1085
WM1_LP_FBC_SHIFT	,	V_379
WARN_ONCE	,	F_339
"Failed to reset RPS to initial values\n"	,	L_76
COND	,	F_520
HSW_FREQUENCY	,	F_333
HAS_PCH_NOP	,	F_493
ENODEV	,	V_1072
GEN6_MBC_SNPCR_MASK	,	V_1015
"Cursor"	,	L_33
I915_READ	,	F_3
vbt	,	V_928
POWER_DOMAIN_PIPE	,	F_218
total_data_rate	,	V_472
PXW	,	F_440
intel_fbc_is_active	,	F_185
gpu_freq	,	V_738
VLV_FIFO	,	F_122
gen6_init_clock_gating	,	F_475
MEMCTL_CMD_CHFREQ	,	V_557
ilk_plane_wm_max	,	F_150
__intel_autoenable_gt_powersave	,	F_456
EAGAIN	,	V_1084
udelay	,	F_484
intel_get_linetime_us	,	F_246
skl_write_wm_level	,	F_258
GEN6_RC1e_THRESHOLD	,	V_733
intel_rc6_residency_us	,	F_541
max3	,	F_117
sprite0_fifo_extra	,	V_251
ILK_DPFCRUNIT_CLOCK_GATE_DISABLE	,	V_901
atomic_inc	,	F_352
threshold	,	V_126
PIPE_WM_LINETIME	,	F_196
MEMCTL_CMD_STS	,	V_556
GEN6_PCODE_TIMEOUT	,	V_1077
intel_pm_setup	,	F_536
power_domain	,	V_442
intel_runtime_pm_get_noresume	,	F_464
IS_I945G	,	F_30
skl_wm_values	,	V_536
"A"	,	L_8
IS_IVB_GT1	,	F_492
gen6_set_rps	,	F_331
ilk	,	V_353
for_crtc	,	V_431
div_fixed16	,	F_225
PTR_ERR	,	F_278
INTEL_RC6_ENABLE	,	V_700
LOW_POWER	,	V_615
I915_READ64	,	F_165
skl_pcode_try_request	,	F_519
intel_update_watermarks	,	F_311
tsfs	,	V_834
schedule_work	,	F_354
I915_FORMAT_MOD_Y_TILED_CCS	,	V_477
CHICKEN_PIPESL_1	,	F_489
"min GPU freq: %d MHz (%u)\n"	,	L_91
I965_RCZ_CLOCK_GATE_DISABLE	,	V_1039
"B"	,	L_7
TRANS_CHICKEN1	,	F_473
TRANS_CHICKEN2	,	F_472
max_delay	,	V_583
last_enabled_level	,	V_367
symbol_get	,	F_433
old_plane_state	,	V_236
HAS_FW_BLC	,	F_137
to_intel_atomic_state	,	F_91
PLANE_WM_BLOCKS_MASK	,	V_545
chv_freq_opcode	,	F_527
plane_state	,	V_129
value	,	V_223
INTEL_GEN	,	F_146
WM0_PIPE_PLANE_MASK	,	V_548
r_t	,	V_50
__i915_gfx_val	,	F_424
ddb_allocation	,	V_496
GEN7_WA_L3_CHICKEN_MODE	,	V_1007
sprites_scaled	,	V_347
GEN6_RC_IDLE_HYSTERSIS	,	V_718
stolen	,	V_787
GEN6_PM_RP_DOWN_TIMEOUT	,	V_640
DEW	,	F_439
PIPE_WM_LINETIME_IPS_LINETIME	,	F_158
drm_i915_gem_request	,	V_652
pctx_addr	,	V_782
optimal	,	V_233
old_ddb	,	V_537
"Initial SR watermarks: plane=%d, cursor=%d fbc=%d\n"	,	L_49
sprstate	,	V_316
WM0_PIPEB_ILK	,	V_399
for_each_intel_plane_on_crtc	,	F_212
drm_atomic_get_plane_state	,	F_276
GEN6_PCODE_FREQ_IA_RATIO_SHIFT	,	V_753
vid	,	V_868
KBL_REVID_B0	,	V_963
gen8_set_l3sqc_credits	,	F_481
"self-refresh entries: %d, wm: %d\n"	,	L_16
FORCEWAKE_MEDIA	,	V_650
sprite0_start	,	V_92
ktime_get_raw_ns	,	F_323
gpll_ref_freq	,	V_797
VLV_PCBR	,	V_783
"timed out waiting for Punit DDR DVFS request\n"	,	L_4
HAS_PCH_LPT	,	F_504
TSFS_SLOPE_SHIFT	,	V_837
raw	,	V_226
drm_plane_state	,	V_351
ips	,	V_49
curstate	,	V_317
pm_rps_events	,	V_642
GEN6_PCODE_MIN_FREQ_TABLE_GT_RATIO_OUT_OF_RANGE	,	V_1074
g4x_compute_pipe_wm	,	F_90
preempt_disable	,	F_522
I965_RCPB_CLOCK_GATE_DISABLE	,	V_1040
PCH_DPLSUNIT_CLOCK_GATE_DISABLE	,	V_897
i915_wm_info	,	V_280
for_each_new_crtc_in_state	,	F_271
HSW_GTT_CACHE_EN	,	V_976
_wait_for	,	F_521
drm_crtc	,	V_430
fifo_changed	,	V_257
HSW_ECOCHK_ARB_PRIO_SOL	,	V_969
MI_ARB_DISPLAY_TRICKLE_FEED_DISABLE	,	V_1038
out_blocks	,	V_497
rcs	,	V_886
MEMSWCTL	,	V_555
gen6_rps_reset_ei	,	F_344
drm_i915_gem_object	,	V_286
fwater_hi	,	V_275
TSFS_SLOPE_MASK	,	V_836
GEN9_PCODE_READ_MEM_LATENCY	,	V_326
logical	,	V_325
cpufreq_policy	,	V_744
x_tiled	,	V_509
i965_update_wm	,	F_131
ilk_compute_pri_wm	,	F_142
cur_delay	,	V_585
GEN9_CLKGATE_DIS_0	,	V_20
GEN6_RP_DOWN_EI	,	V_625
ECO_GATING_CX_ONLY	,	V_1049
ilk_wm_max_level	,	F_161
PLANEC_OLD	,	V_272
"RC6 %s\n"	,	L_77
vlv	,	V_80
GEN6_RP_UP_BUSY_AVG	,	V_632
cdclk	,	V_324
fsb_freq	,	V_33
pristate	,	V_315
lockdep_assert_held	,	F_313
WM1_LP_SR_EN	,	V_377
best_lp_wm	,	V_544
g4x_wm_values	,	V_164
post	,	V_820
reg	,	V_137
drm_crtc_mask	,	F_214
fp_w_ratio	,	V_447
skl_compute_linetime_wm	,	F_253
"unknown memory frequency 0x%02x\n"	,	L_1
dirty_pipes	,	V_535
VLV_DDL	,	F_71
cpuinfo	,	V_746
req	,	V_887
ret	,	V_77
i915_mch_val	,	F_417
pixel_rate	,	V_111
FB_GFX_FMIN_AT_VMIN_FUSE	,	V_769
POSTING_READ	,	F_26
ddb_size	,	V_433
skl_atomic_update_crtc_wm	,	F_287
skl_ddb_entry_write	,	F_257
hpll	,	V_174
ilk_write_wm_values	,	F_195
GEN6_RC_SLEEP	,	V_721
DDL_PRECISION_HIGH	,	V_264
CCK_GPLL_CLOCK_CONTROL	,	V_798
skl_copy_wm_for_pipe	,	F_283
skl_latency	,	V_344
PLANE_BUF_CFG	,	F_220
GEN6_RP_DOWN_TIMEOUT	,	V_710
CLKCFG_FSB_667	,	V_35
engine	,	V_713
kmalloc	,	F_532
intel_print_rc6_info	,	F_361
end	,	V_436
"Setting FIFO watermarks - A: 8, B: 8, C: 8, SR %d\n"	,	L_19
DRAIN_LATENCY_MASK	,	V_551
sandybridge_pcode_write	,	F_206
WM2_LP_ILK	,	V_396
skl_write_cursor_wm	,	F_263
crtc_h	,	V_451
add_fixed16_u32	,	F_243
broadwell_init_clock_gating	,	F_488
GCFG_DIS	,	V_1023
skl_compute_wm	,	F_286
FW_BLC_SELF_VLV	,	V_69
IS_PINEVIEW	,	F_29
intel_runtime_pm_get	,	F_443
crtc_w	,	V_219
DRM_DEBUG	,	F_314
GEN7_MAX_PS_THREAD_DEP	,	V_1017
GEN8_PUSHBUS_CONTROL	,	V_694
GEN6_ENCODE_RC6_VID	,	F_384
DISP_ARB_CTL	,	V_10
init_context	,	V_890
hpll_en	,	V_179
mul_fixed16	,	F_227
chv_set_memory_dvfs	,	F_15
sb_lock	,	V_801
HZ	,	V_895
CACHE_MODE_1	,	V_989
vlv_raw_plane_wm_is_valid	,	F_111
TRANS_CHICKEN2_FDI_POLARITY_REVERSED	,	V_927
CACHE_MODE_0	,	V_919
GEN6_RP_MEDIA_HW_NORMAL_MODE	,	V_629
gen3_init_clock_gating	,	F_499
GT_FREQUENCY_MULTIPLIER	,	V_1091
i830_get_fifo_size	,	F_44
nop_init_clock_gating	,	F_505
CUR_WM_TRANS	,	F_265
gen6_rps_boost	,	F_350
IS_IRONLAKE_M	,	F_453
g4x_wm_state	,	V_230
IS_CANNONLAKE	,	F_204
GEN7_RC_CTL_TO_MODE	,	V_668
intel_pstate	,	V_457
out_unlock	,	V_856
i915_reg_t	,	T_8
"RPe GPU freq: %d MHz (%u)\n"	,	L_89
CLKCFG_MEM_MASK	,	V_37
PIPE_WM_LINETIME_TIME	,	F_159
GEN6_RC_EVALUATION_INTERVAL	,	V_717
I965_FBC_CLOCK_GATE_DISABLE	,	V_1042
G4X_WM_LEVEL_HPLL	,	V_214
is_sprite	,	V_300
GEN8_HDCUNIT_CLOCK_GATE_DISABLE_HDCREQ	,	V_19
is_lp	,	V_297
WM0_PIPE_SPRITE_SHIFT	,	V_385
skl_update_pipe_wm	,	F_269
ivybridge_init_clock_gating	,	F_491
PLANEA	,	V_168
PLANEC	,	V_198
PLANEB	,	V_167
PUNIT_REG_DDR_SETUP2	,	V_62
skl_ddb_entry_equal	,	F_275
skl_compute_ddb	,	F_279
err	,	V_647
spr_val	,	V_313
g4x	,	V_82
max_level	,	V_127
onoff	,	F_364
autoenable_work	,	V_884
USHRT_MAX	,	V_217
IS_GLK_REVID	,	F_7
modifier	,	V_425
DDL_PLANE_SHIFT	,	V_185
mchdev_lock	,	V_554
mode	,	V_667
GEN6_PCODE_UNIMPLEMENTED_CMD	,	V_1071
g4x_fbc_fifo_size	,	F_76
y_data_rate	,	V_486
__i915_chipset_val	,	F_415
new	,	V_125
ilk_wm_lp_latency	,	F_187
BDW_DPRS_MASK_VBLANK_SRD	,	V_971
I965_FIFO_SIZE	,	V_270
GLK_CL1_PWR_DOWN	,	V_27
vlv_initial_watermarks	,	F_129
DISP_DATA_PARTITION_5_6	,	V_404
GEN8_MISC_CTRL0	,	V_698
uint16_t	,	T_5
rp1	,	V_767
rp0	,	V_755
vlv_fifo_state	,	V_89
vlv_invalidate_wms	,	F_107
FBC_HPLL_SR	,	V_175
struct_mutex	,	V_881
pcbr	,	V_791
OVCUNIT_CLOCK_GATE_DISABLE	,	V_1032
HAS_GUC	,	F_377
wm_size	,	V_119
skl_ddb_allocation_overlaps	,	F_268
DSPFW_HPLL_CURSOR_MASK	,	V_161
dsparb2	,	V_95
"SKL Mailbox read error = %d\n"	,	L_27
dsparb3	,	V_96
g4x_compute_wm	,	F_77
vlv_residency_raw	,	F_540
to_intel_plane	,	F_56
rpe	,	V_763
VLV_PCBR_ADDR_SHIFT	,	V_788
_MASKED_FIELD	,	F_476
SSKPD_WM2_SHIFT	,	V_336
ilk_increase_wm_latency	,	F_172
wm_linetime	,	V_382
mmio_base	,	V_719
GPLLENABLE	,	V_813
VLV_WM_LEVEL_PM5	,	V_246
rpn	,	V_768
VLV_WM_LEVEL_PM2	,	V_245
rps	,	V_60
interm_pbpl	,	V_500
partitioning	,	V_370
GEN6_RC6_WAKE_RATE_LIMIT	,	V_716
pri_latency	,	V_211
RC6_CTX_BASE_MASK	,	V_685
GEN6_RC_CTL_RC6p_ENABLE	,	V_670
graphics_val	,	V_854
data_rate	,	V_465
GEN6_RP_DOWN_IDLE_CONT	,	V_814
"Initial watermarks: pipe %c, plane=%d, cursor=%d, sprite0=%d, sprite1=%d\n"	,	L_54
GEN6_RCZUNIT_CLOCK_GATE_DISABLE	,	V_1013
DIV_ROUND_UP	,	F_51
broadwater_init_clock_gating	,	F_498
RCBMAXAVG	,	V_573
skl_compute_plane_wm	,	F_248
BETWEEN	,	V_618
CM0_STC_EVICT_DISABLE_LRA_SNB	,	V_941
DSPFW_FBC_SR_EN	,	V_171
mbox	,	V_1081
get_fifo_size	,	V_283
I915_MAX_PLANES	,	V_483
POSTING_READ16	,	F_316
DSTATE_GFX_CLOCK_GATING	,	V_1046
uint_fixed_16_16_t	,	T_7
_3D_CHICKEN	,	V_936
_FW_WM	,	F_299
"not enough stolen space for PCTX, disabling\n"	,	L_84
cparams	,	V_831
DSPCNTR	,	F_467
vlv_punit_read	,	F_17
GEN6_OFFSET	,	F_335
gen9_enable_rc6	,	F_374
g4x_init_clock_gating	,	F_496
ironlake_enable_drps	,	F_317
GEN9_MEDIA_PG_IDLE_HYSTERESIS	,	V_722
DISP_ARB_CTL2	,	V_403
LCFUSE02	,	V_879
compute_intermediate_wm	,	V_1066
cherryview_init_gt_powersave	,	F_409
WM1S_LP_ILK	,	V_405
mutex_init	,	F_537
planea_wm	,	V_277
CSIEW0	,	V_864
CSIEW1	,	V_865
pineview_update_wm	,	F_60
CSIEW2	,	V_866
DSPFW9_CHV	,	V_197
mutex_unlock	,	F_21
FB_GFX_MAX_FREQ_FUSE_MASK	,	V_774
pipe_max_pixel_rate	,	V_459
FP_16_16_MAX	,	V_490
typeof	,	F_458
SR	,	V_150
GEN7_GT_MODE	,	V_991
enableddisabled	,	F_36
horiz_pixels	,	V_293
DSPSURF	,	F_468
RCBMINAVG	,	V_574
for_each_intel_plane_in_state	,	F_94
mutex_lock	,	F_16
usable_level	,	V_352
rp_state_cap	,	V_703
ilk_wm_fbc	,	F_141
I915_FORMAT_MOD_Y_TILED	,	V_475
intel_uncore_forcewake_put	,	F_342
mdelay	,	F_321
PLANE_NV12_BUF_CFG	,	F_262
sandybridge_pcode_read	,	F_162
drm_for_each_plane_mask	,	F_274
IS_GEN9_BC	,	F_199
intel_sanitize_gt_powersave	,	F_450
FORCE_DDR_FREQ_REQ_ACK	,	V_65
drm_rotation_90_or_270	,	F_236
selected_result	,	V_499
HSW_SCRATCH1_L3_DATA_ATOMICS_DISABLE	,	V_982
DMIEC	,	V_592
results	,	V_372
IS_I85X	,	F_509
crtc_state	,	V_84
wakeref_count	,	V_1096
PWM2_GATING_DIS	,	V_22
WM1_LP_SR_SHIFT	,	V_376
WARN	,	F_237
VLV_FIFO_START	,	F_41
ETIMEDOUT	,	V_1078
ilk_optimize_watermarks	,	F_292
"warning: pcode (write of 0x%08x to mbox %x) mailbox access failed for %ps: %d\n"	,	L_115
g4x_plane_fifo_size	,	F_75
rp0_freq	,	V_619
name	,	V_229
"GPLL ref"	,	L_85
valleyview_cleanup_gt_powersave	,	F_411
TRANS_CHICKEN2_FRAME_START_DELAY_MASK	,	V_930
"You should update your BIOS. Correcting minimum rc6 voltage (%dmV-&gt;%dmV)\n"	,	L_80
ilk_compute_spr_wm	,	F_143
"DSPFW3 register is %x\n"	,	L_12
GEN6_PCODE_ERROR_MASK	,	V_1069
MEMINTREN	,	V_586
i915_ironlake_get_mem_freq	,	F_9
lp_wm_5_6	,	V_543
"GPLL reference freq: %d kHz\n"	,	L_86
now	,	V_828
skl_ddb_allocation	,	V_440
"DDR speed: %d MHz\n"	,	L_87
POSTING_READ_FW	,	F_124
out_lines	,	V_498
GEN9_MEDIA_PG_ENABLE	,	V_726
DOP_CLOCK_GATING_DISABLE	,	V_1009
VLV_GUNIT_CLOCK_GATE	,	V_1022
intel_init_gt_powersave	,	F_442
GEN6_RP_CONTROL	,	V_627
GEN7_ROW_CHICKEN2_GT2	,	V_1010
GEN8_UCGCTL6	,	V_17
VIDSTART	,	V_589
HIGH_POWER	,	V_620
last_count1	,	V_591
DRM_MODE_FLAG_INTERLACE	,	V_420
last_count2	,	V_597
VLV_SOC_TDP_EN	,	V_810
uint64_t	,	T_4
"Wrong MCH_SSKPD value: 0x%08x This can cause underruns.\n"	,	L_100
CHICKEN3_DGMG_DONE_FIX_DISABLE	,	V_999
fdi_rx_polarity_inverted	,	V_929
TRANS_CHICKEN2_DISABLE_DEEP_COLOR_MODESWITCH	,	V_932
drm_atomic_crtc_state_for_each_plane_state	,	F_180
drm_device	,	V_238
_intel_set_memory_cxsr	,	F_23
INTEL_RC6pp_ENABLE	,	V_702
ipc_enabled	,	V_510
SPRITED_HI	,	V_204
"fmax: %d, fmin: %d, fstart: %d\n"	,	L_57
i845_update_wm	,	F_138
fp_h_ratio	,	V_448
fbc	,	V_172
pipes_modified	,	F_270
PWRCTX_MAXCNT_VCSUNIT0	,	V_691
crtc	,	V_86
drm_rect_width	,	F_79
PAGE_SIZE	,	V_687
GEN6_PCODE_MAILBOX	,	V_1068
DSPFW7_CHV	,	V_191
level1	,	V_388
GEN9_FREQ_SCALER	,	V_708
level2	,	V_389
FW_BLC_SELF	,	V_71
PLANE_WM_LINES_SHIFT	,	V_519
flags	,	V_419
"GPU status: 0x%08x\n"	,	L_96
enabled	,	V_135
"Initial SR=%s HPLL=%s FBC=%s\n"	,	L_51
GEN6_DECODE_RC6_VID	,	F_383
GEN6_RPNSWREQ	,	V_643
pvid_to_extvid	,	F_420
"Sprite"	,	L_32
a_wm	,	V_363
intel_disable_gt_powersave	,	F_451
pcbr_offset	,	V_795
num_pipes	,	V_261
IS_KBL_REVID	,	F_486
u32_to_fixed16	,	F_224
old_pipe_wm	,	V_524
spin_unlock_irq	,	F_324
GS_UNIT_CLOCK_GATE_DISABLE	,	V_1027
G4X_WM_LEVEL_NORMAL	,	V_212
display	,	V_282
MASK_WAKEMEM	,	V_9
IS_I965GM	,	F_28
DSPARB_BEND_SHIFT	,	V_110
cxsr_enabled	,	V_266
pxvid	,	V_840
CLKCFG_MEM_667	,	V_40
WM0_PIPE_CURSOR_MASK	,	V_550
intel_init_clock_gating	,	F_502
ECR	,	V_862
width	,	V_114
GEN9_MEM_LATENCY_LEVEL_MASK	,	V_327
max_freq_softlimit	,	V_607
gen6_reset_rps_interrupts	,	F_452
cur_val	,	V_314
pctx	,	V_794
adjusted_pixel_rate	,	V_494
"Pushbus not setup properly.\n"	,	L_70
FB_GFX_MAX_FREQ_FUSE_SHIFT	,	V_775
"Odd GPU freq value\n"	,	L_59
intel_cleanup_gt_powersave	,	F_446
GEN9_PG_ENABLE	,	V_665
visible	,	V_134
for_each_pipe	,	F_66
round_jiffies_up_relative	,	F_463
MEMINTRSTS	,	V_600
ffs	,	F_211
intel_gpu_freq	,	F_337
GEN8_L3SQCREG1	,	V_961
MEMMODE_FMAX_SHIFT	,	V_577
"Couldn't check for BIOS workaround\n"	,	L_79
MLTR_ILK	,	V_339
FW_CSPWRDWNEN	,	V_70
HSW_ROW_CHICKEN3	,	V_983
__i915_update_gfx_val	,	F_421
dotclk	,	V_458
EG1	,	V_872
DSTATE_DOT_CLOCK_GATING	,	V_1047
EG0	,	V_871
EG3	,	V_874
EG2	,	V_873
EG5	,	V_876
EG4	,	V_875
GEN6_GFXPAUSE	,	V_697
EG7	,	V_878
GEN7_SQ_CHICKEN_MBCUNIT_CONFIG	,	V_985
ilk_fbc_wm_reg_max	,	F_149
EG6	,	V_877
intel_gpu_ips_init	,	F_435
CSHRDDR3CTL	,	V_42
vlv_raw_plane_wm_set	,	F_109
lp_wm_1_2	,	V_542
GEN7_L3SQCREG1	,	V_1020
GEN7_L3SQCREG4	,	V_1011
GEN6_RC_VIDEO_FREQ	,	V_709
min_scanlines	,	V_473
total_count	,	V_822
"Primary WM%d too large %u (max %u)\n"	,	L_24
PUNIT_GPU_DUTYCYCLE_RPE_FREQ_SHIFT	,	V_765
cherryview_setup_pctx	,	F_400
EOVERFLOW	,	V_1076
GT_FIFO_FREE_ENTRIES_CHV	,	V_804
glk_init_clock_gating	,	F_6
queue_work	,	F_535
"Primary"	,	L_31
PLANE_SPRITE1	,	V_106
PLANE_SPRITE0	,	V_105
FORCE_DDR_HIGH_FREQ	,	V_63
plane	,	V_103
atomic_set	,	F_539
IS_PINEVIEW_G	,	F_61
last_time2	,	V_599
intel_fb_obj	,	F_135
MCH_SSKPD	,	V_332
awake	,	V_858
g4x_tlb_miss_wa	,	F_63
LCFUSE_HIV_MASK	,	V_880
last_time1	,	V_595
ilk_compute_wm_config	,	F_289
gen9_enable_rps	,	F_373
mult_frac	,	F_388
DRM_DEBUG_ATOMIC	,	F_285
div_round_up_fixed16	,	F_251
max_wm	,	V_122
for_each_plane_id_on_crtc	,	F_89
diff	,	V_749
HAS_PCH_SPLIT	,	F_513
g4x_raw_plane_wm_set	,	F_82
DSPARB	,	V_98
WM1_LP_LATENCY_SHIFT	,	V_375
intel_rps_client	,	V_654
_3D_CHICKEN3_SF_DISABLE_FASTCLIP_CULL	,	V_949
intermediate	,	V_239
byt_freq_opcode	,	F_525
is_desktop	,	V_53
pipe_size	,	V_432
IS_GEMINILAKE	,	F_230
PXVFREQ	,	F_319
vlv_get_fifo_size	,	F_38
GEN6_UCGCTL2	,	V_945
intel_get_crtc_for_plane	,	F_134
GEN6_UCGCTL1	,	V_942
RCS	,	V_888
GEN6_BLBUNIT_CLOCK_GATE_DISABLE	,	V_943
GEN9_RENDER_PG_ENABLE	,	V_725
hw_lock	,	V_61
ia_freq	,	V_750
INIT_WORK	,	F_534
g4x_wm_sanitize	,	F_305
is_ddr3	,	V_43
DSPFW_CURSOR_SR_MASK	,	V_153
set	,	F_372
_MASKED_BIT_ENABLE	,	F_32
old_wm	,	V_243
min_ring_freq	,	V_740
"self-refresh entries: %d\n"	,	L_21
gen6_check_mailbox_status	,	F_515
GEN6_RP_UP_EI	,	V_623
i915_gem_object_create_stolen_for_preallocated	,	F_402
config	,	V_140
ilk_wm_get_hw_state	,	F_309
DRM_DEBUG_KMS	,	F_14
PUNIT_REG_GPU_FREQ_STS	,	V_800
intel_runtime_pm_put	,	F_447
min_fixed16	,	F_250
HSW_SAMPLE_C_PERFORMANCE	,	V_993
PMMISC	,	V_567
g4x_disable_trickle_feed	,	F_466
I915_FORMAT_MOD_Yf_TILED	,	V_476
gen6_rps_busy	,	F_343
stolen_size	,	V_793
GEN6_EU_TCUNIT_CLOCK_GATE_DISABLE	,	V_980
DRM_ERROR	,	F_20
_3D_CHICKEN2_WM_READ_PIPELINED	,	V_918
boosts	,	V_661
fb	,	V_133
cursor	,	V_181
GEN9_SAGV_IS_DISABLED	,	V_416
work_struct	,	V_885
SOUTH_DSPCLK_GATE_D	,	V_896
wm_lp_spr	,	V_380
cpufreq_cpu_get	,	F_386
GEN6_RC6p_THRESHOLD	,	V_734
last_retired_context	,	V_889
"RC6 disabled, disabling runtime PM support\n"	,	L_98
rate	,	V_253
"Unsupported pixel depth %u for rotation"	,	L_42
i915_gem_request_put	,	F_529
GEN7_FF_DS_SCHED_HW	,	V_956
HPLL_SR	,	V_158
GEN9_MEM_LATENCY_LEVEL_2_6_SHIFT	,	V_329
merged	,	V_366
VLV_COUNTER_CONTROL	,	V_805
gt	,	V_857
GEN6_RC_CTL_RC6pp_ENABLE	,	V_671
VLV_B0_WA_L3SQCREG1_VALUE	,	V_1021
"Odd GPU freq values\n"	,	L_93
obj	,	V_287
diffms	,	V_844
realloc_pipes	,	V_529
GEN6_RC_STATE	,	V_678
ddcc_status	,	V_706
"timeout waiting for pcode write of 0x%08x to mbox %x to finish for %ps\n"	,	L_114
"FIFO watermark level: %d\n"	,	L_10
FW_WM	,	F_62
GEN7_PCODE_ILLEGAL_DATA	,	V_1080
MISSING_CASE	,	F_42
CHICKEN3_DGMG_REQ_OUT_FIX_DISABLE	,	V_998
mutex_is_locked	,	F_382
i915_gem_object_is_tiled	,	F_136
dev_priv	,	V_2
hw	,	V_394
MEMMODECTL	,	V_566
skl	,	V_422
new_power	,	V_609
CHV_BIAS_CPU_50_SOC_50	,	V_811
id	,	V_132
rc_sw_target	,	V_677
down_scale_amount	,	V_467
clamp	,	F_347
I965_ISC_CLOCK_GATE_DISABLE	,	V_1041
large	,	V_222
VLV_RC_CTL_CTX_RST_PARALLEL	,	V_817
MEM_DISPLAY_A_TRICKLE_FEED_DISABLE	,	V_1059
lower	,	V_1097
skl_wm_get_hw_state	,	F_295
params	,	V_882
mul_u32_fixed16	,	F_245
wm_lp	,	V_369
fsb	,	V_54
"Cursor WM%d too large %u (max %u)\n"	,	L_26
IS_BROXTON	,	F_200
y_tile_minimum	,	V_505
l1	,	V_520
l2	,	V_521
mem_value	,	V_296
GEN6_PCODE_ILLEGAL_CMD	,	V_1073
FBC_LLC_FULLY_OPEN	,	V_967
SSKPD_WM_MASK	,	V_334
u16	,	T_2
GEN6_RP_MEDIA_TURBO	,	V_628
PIPE_B	,	V_100
PIPE_A	,	V_97
PIPE_C	,	V_101
to_i915	,	F_40
CHICKEN_MISC_2	,	V_25
"self-refresh watermark: display plane %d "	,	L_17
intel_display_power_put	,	F_222
pxvidfreq	,	V_867
GEN9_MEM_LATENCY_LEVEL_1_5_SHIFT	,	V_328
GEN9_FREQUENCY	,	F_332
rp1_freq	,	V_621
GEN6_RCPBUNIT_CLOCK_GATE_DISABLE	,	V_946
PUNIT_REG_DSPFREQ	,	V_66
u32	,	T_1
I915_FORMAT_MOD_X_TILED	,	V_426
vlv_setup_wm_latency	,	F_103
vlv_raw_plane_wm_compute	,	F_110
GEN6_RP_STATE_CAP	,	V_705
GEN6_CSUNIT_CLOCK_GATE_DISABLE	,	V_944
mm	,	V_784
vlv_pctx	,	V_786
skip_hw_write	,	V_622
DISPPLANE_TRICKLE_FEED_DISABLE	,	V_898
i845_get_fifo_size	,	F_45
level	,	V_216
"Requested display configuration exceeds system DDB limitations"	,	L_43
WM1_LP_ILK	,	V_397
GEN6_RP_DOWN_THRESHOLD	,	V_626
ILK_DPARBUNIT_CLOCK_GATE_ENABLE	,	V_912
"LP0 watermark invalid\n"	,	L_35
entry	,	V_439
spr	,	V_309
"[PLANE:%d:%s] ddb (%d - %d) -&gt; (%d - %d)\n"	,	L_47
PLANE_WM	,	F_260
g4x_raw_plane_wm_is_valid	,	F_86
DRM_PLANE_TYPE_CURSOR	,	V_357
INTEL_DDB_PART_1_2	,	V_348
GFXEC	,	V_598
disable_cxsr	,	V_240
newstate	,	V_360
PWM1_GATING_DIS	,	V_21
ENXIO	,	V_413
drm_crtc_state	,	V_456
gen6_enable_rps_interrupts	,	F_345
div_round_up_u32_fixed16	,	F_231
drm_framebuffer	,	V_141
"RC6 disabled by BIOS\n"	,	L_73
i915_mch_dev	,	V_855
"FIFO entries required for mode: %d\n"	,	L_9
MEM_DISPLAY_TRICKLE_FEED_DISABLE	,	V_1058
bpp	,	V_463
src	,	V_359
stolen_reserved_size	,	V_688
ILK_FBCQ_DIS	,	V_914
for_each_intel_crtc_mask	,	F_281
ilk_program_watermarks	,	F_290
crestline_init_clock_gating	,	F_497
u64	,	T_10
GEN9_SAGV_DISABLE	,	V_415
RCUPEI	,	V_571
intel_wm_method2	,	F_48
GEN6_RCCUNIT_CLOCK_GATE_DISABLE	,	V_947
intel_wm_method1	,	F_46
chv_set_memory_pm5	,	F_22
CACHE_MODE_0_GEN7	,	V_987
L3_PRIO_CREDITS_MASK	,	V_962
skl_setup_wm_latency	,	F_177
GAM_ECOCHK	,	V_968
pm	,	V_1094
r1	,	V_386
GEN6_RP_ENABLE	,	V_631
r2	,	V_387
I915_SAGV_DISABLED	,	V_414
"gpu busy, RCS change rejected\n"	,	L_56
GEN6_PM_RP_DOWN_THRESHOLD	,	V_639
FORCE_ARB_IDLE_PLANES	,	V_994
ps	,	V_354
upper	,	V_1098
I915_WRITE	,	F_2
y_minimum	,	V_481
intel_state	,	V_321
DPA_MASK_VBLANK_SRD	,	V_970
cancel_delayed_work_sync	,	F_449
GEN6_MBC_SNPCR_MED	,	V_1016
I915_FORMAT_MOD_Yf_TILED_CCS	,	V_478
DCLK	,	V_748
csipll	,	V_46
rc6_mask	,	V_715
DSP_MAXFIFO_PM5_ENABLE	,	V_67
old	,	V_124
linetime	,	V_322
for_each_engine	,	F_375
i915_chipset_val	,	F_416
I915_SAGV_ENABLED	,	V_410
DRM_PLANE_TYPE_OVERLAY	,	V_356
MEMIHYST	,	V_575
efficient_freq	,	V_616
MLTR_WM2_SHIFT	,	V_342
GEN7_L3BANK2X_CLOCK_GATE_DISABLE	,	V_1019
SPRITEA_HI	,	V_208
rgvswctl	,	V_553
ILK_DPFC_CHICKEN	,	V_13
chipset_power	,	V_830
rq	,	V_653
GEN6_RP_IDLE_HYSTERSIS	,	V_711
RC6_CTX_BASE	,	V_684
count1	,	V_823
count2	,	V_824
downscale_w	,	V_450
to_intel_plane_state	,	F_95
skl_ddb_entries_overlap	,	F_267
count3	,	V_825
FB_FMAX_VMIN_FREQ_LO_SHIFT	,	V_778
timeout_base_ms	,	V_1090
FB_GFX_FMAX_AT_VMAX_2SS6EU_FUSE_SHIFT	,	V_760
initial_watermarks	,	V_1062
PLANEA_HI	,	V_209
old_fifo_state	,	V_259
GEN8_PUSHBUS_ENABLE	,	V_695
GEN6_RC_SLEEP_PSMI_CONTROL	,	V_974
CURSORC	,	V_199
CURSORB	,	V_166
threshold_down	,	V_611
CURSORA	,	V_177
cherryview_rps_max_freq	,	F_389
gen8_enable_rps	,	F_380
INTEL_INFO	,	F_116
sr	,	V_165
mul_round_up_u32_fixed16	,	F_233
vlv_compute_intermediate_wm	,	F_126
I915_SAGV_NOT_CONTROLLED	,	V_409
skl_ddb_get_pipe_allocation_limits	,	F_213
u8	,	T_9
ILK_DPARB_GATE	,	V_910
WM0_PIPE_PLANE_SHIFT	,	V_384
TSFS_INTR_MASK	,	V_839
hweight32	,	F_92
uint32_t	,	T_3
drm_rect_height	,	F_181
was_enabled	,	V_68
i830_bc_wm_info	,	V_285
ILK_DISPLAY_CHICKEN1	,	V_913
ILK_DISPLAY_CHICKEN2	,	V_909
IVB_CHICKEN3	,	V_997
time_hw	,	V_1100
max_t	,	F_173
downscale_h	,	V_449
GEN7_PSD_SINGLE_PORT_DISPATCH_ENABLE	,	V_1001
i915_pineview_get_mem_freq	,	F_8
"RC6 Base address not as expected.\n"	,	L_68
HAS_PCH_LPT_LP	,	F_479
I915_READ_FW	,	F_121
INTEL_DDB_PART_5_6	,	V_306
gen6_rps_idle	,	F_348
CHICKEN_PAR2_1	,	V_978
high_prio_credits	,	V_959
skl_ddb_calc_min	,	F_238
gen6_set_rps_thresholds	,	F_327
valleyview_setup_pctx	,	F_401
GTT_CACHE_EN_ALL	,	V_977
guard_size	,	V_121
cursor_sr	,	V_152
boost_freq	,	V_659
drm_display_mode	,	V_138
CLKCFG	,	V_30
res_blocks	,	V_502
vlv_wm_values	,	V_182
ilk_compute_wm_dirty	,	F_190
vd	,	V_841
sr_fifo_size	,	V_260
GEN6_PM_RP_UP_EI_EXPIRED	,	V_638
OGW0	,	V_869
OGW1	,	V_870
vm	,	V_842
intel_suspend_gt_powersave	,	F_448
y_min_scanlines	,	V_506
threshold_up	,	V_610
changed	,	V_343
GEN8_FF_DS_REF_CNT_FFME	,	V_972
CL_UNIT_CLOCK_GATE_DISABLE	,	V_1028
skl_compute_transition_wm	,	F_255
IS_COFFEELAKE	,	F_203
GEM_BUG_ON	,	F_355
SV_CLOCK_GATE_DISABLE	,	V_1053
wm	,	V_78
_3D_CHICKEN_HIZ_PLANE_DISABLE_MSAA_4X_SNB	,	V_937
wq	,	V_894
display_hpll_disable	,	V_156
"RP1(Guar) GPU freq: %d MHz (%u)\n"	,	L_92
skl_pipe_downscale_amount	,	F_228
plane_blocks	,	V_487
acquire_ctx	,	V_533
previous	,	V_393
vlv_compute_pipe_wm	,	F_113
ilk_cursor_wm_reg_max	,	F_148
pineview_display_hplloff_wm	,	V_155
ddb_blocks	,	V_511
GEN6_PCODE_DATA1	,	V_1086
READ_ONCE	,	F_353
single_enabled_crtc	,	F_57
pipe_enabled	,	V_358
g4x_read_wm_values	,	F_298
GEN6_READ_OC_PARAMS	,	V_883
pipe_htotal	,	V_491
GEN7_UCGCTL4	,	V_1018
ILK_ELPIN_409_SELECT	,	V_916
byt_gpu_freq	,	F_524
jiffies_to_msecs	,	F_322
IS_I965G	,	F_507
DIV_ROUND_CLOSEST	,	F_157
cherryview_rps_guar_freq	,	F_391
cxsr_latency_table	,	V_58
TSC1	,	V_569
PCH_3DCGDIS0	,	V_904
GT_FIFO_SBDEDICATE_FREE_ENTRY_CHV	,	V_803
PCH_3DCGDIS1	,	V_907
INTEL_RC6p_ENABLE	,	V_701
GEN7_MISCCPCTL	,	V_15
MI_STATE	,	V_1054
GEN9_RENDER_PG_IDLE_HYSTERESIS	,	V_723
kfree	,	F_530
D_STATE	,	V_1044
out	,	V_228
CLKCFG_MEM_533	,	V_38
"RC6 %s RC6p %s RC6pp %s\n"	,	L_63
gen	,	V_699
GEN8_RC_SEMA_IDLE_MSG_DISABLE	,	V_975
spr_latency	,	V_318
power	,	V_614
VLV_MEDIA_RC6_COUNT_EN	,	V_807
res_lines	,	V_503
HAS_RC6p	,	F_363
down_threshold	,	V_635
trace_intel_gpu_freq_change	,	F_336
EINVAL	,	V_237
MI_AGPBUSY_INT_EN	,	V_1055
DSPFW_HPLL_SR_MASK	,	V_157
IS_GM45	,	F_78
WM_DIRTY_DDB	,	V_392
intel_display_power_get_if_enabled	,	F_219
minimum	,	V_480
HSW_ROW_CHICKEN3_L3_GLOBAL_ATOMICS_DISABLE	,	V_984
vlv_set_rps_idle	,	F_340
ECO_FLIP_DONE	,	V_1050
skl_print_wm_changes	,	F_284
MEMMODE_SWMODE_EN	,	V_590
mem_freq	,	V_39
corr	,	V_848
pstate	,	V_295
valleyview_rps_rpe_freq	,	F_396
vlv_compute_fifo	,	F_106
num_active	,	V_429
CCK_FUSE_REG	,	V_802
KVM_CONFIG_CHANGE_NOTIFICATION_SELECT	,	V_979
c_m	,	V_51
i915_read_mch_val	,	F_426
skl_ddb_min_alloc	,	F_235
GEN6_RC6pp_WAKE_RATE_LIMIT	,	V_732
INSTPM_SELF_EN	,	V_76
MLTR_WM1_SHIFT	,	V_340
gtfifodbg	,	V_728
reset_rps	,	F_371
misccpctl	,	V_960
TSFS	,	V_835
CSIPLL0	,	V_48
ILK_DPFC_DISABLE_DUMMY0	,	V_14
ILK_SRLT_MASK	,	V_341
distrust_bios_wm	,	V_530
cur_latency	,	V_319
SPRITEE_HI	,	V_202
INSTPM	,	V_75
plane_res_b	,	V_513
skl_pipe_wm	,	V_517
_ilk_disable_lp_wm	,	F_194
link	,	F_432
vlv_atomic_update_fifo	,	F_118
skl_wm_level_from_reg_val	,	F_293
plane_res_l	,	V_514
I915_MAX_PIPES	,	V_523
VLV_MEDIA_RC0_COUNT_EN	,	V_815
"Failed to set idle frequency\n"	,	L_61
ilk_compute_wm_reg_maximums	,	F_153
g4x_raw_plane_wm_compute	,	F_84
ilk_wm_method2	,	F_140
ilk_wm_method1	,	F_139
spin_lock	,	F_120
ilk_find_best_result	,	F_189
WM2S_LP_IVB	,	V_406
skl_wm_level_equals	,	F_266
CSIEC	,	V_594
RCDNEI	,	V_572
intel_freq_opcode	,	F_444
skl_adjusted_plane_pixel_rate	,	F_247
fwater_lo	,	V_274
tsc_khz	,	V_747
PLANE_PRIMARY	,	V_104
TRANS_CHICKEN2_TIMING_OVERRIDE	,	V_926
g4x_program_watermarks	,	F_99
_3D_CHICKEN3	,	V_948
_3D_CHICKEN2	,	V_917
TRANS_CHICKEN2_DISABLE_DEEP_COLOR_COUNTER	,	V_931
b_wm	,	V_364
