**********
* Copyright Intusoft 1997
* All Rights Reserved
**********
**********
*SRC=74F00;F00_Def;TTL;74Fxx;2 input NAND gate
*SYM=NAND2
*NAME=D_Nand;A;A;[2]#1
*FAMILY TTLin TTLout
*pinout N14A 1 2 3;4 5 6;9 10 8;12 13 11:VCC=14 GND=7
*pinout J14A 1 2 3;4 5 6;9 10 8;12 13 11:VCC=14 GND=7
*pinout M14A 1 2 3;4 5 6;9 10 8;12 13 11:VCC=14 GND=7
*pinout M14D 1 2 3;4 5 6;9 10 8;12 13 11:VCC=14 GND=7
*pinout W14B 1 2 3;4 5 6;9 10 8;12 13 11:VCC=14 GND=7
*pinout E20A 2 3 4;6 8 9;13 14 12;18 19 16:VCC=20 GND=10
*PARAM=rise_delay;rise delay;real;3.7n;1p -;no;-;yes
*PARAM=fall_delay;fall delay;real;3.2n;1p -;no;-;yes
*PARAM=input_load;input load value (F);real;1p;-;no;-;yes
.MODEL F00_Def D_Nand(Rise_Delay=3.7N Fall_Delay=3.2N Input_Load=1P)
**********
*SRC=74F10;F10_Def;TTL;74Fxx;3 input NAND gate
*SYM=NAND3
*NAME=D_Nand;A;A;[3]#1
*FAMILY TTLin TTLout
*pinout N14A 1 2 13 12;3 4 5 6;9 10 11 8:VCC=14 GND=7
*pinout J14A 1 2 13 12;3 4 5 6;9 10 11 8:VCC=14 GND=7
*pinout M14A 1 2 13 12;3 4 5 6;9 10 11 8:VCC=14 GND=7
*pinout M14D 1 2 13 12;3 4 5 6;9 10 11 8:VCC=14 GND=7
*pinout W14B 1 2 13 12;3 4 5 6;9 10 11 8:VCC=14 GND=7
*pinout E20A 2 3 19 18;4 6 8 9;13 14 16 12:VCC=20 GND=10
*PARAM=rise_delay;rise delay;real;3.7n;1p -;no;-;yes
*PARAM=fall_delay;fall delay;real;3.2n;1p -;no;-;yes
*PARAM=input_load;input load value (F);real;1p;-;no;-;yes
.MODEL F10_Def D_Nand(Rise_Delay=3.7N Fall_Delay=3.2N Input_Load=1P)
**********
*SRC=74F20;F20_Def;TTL;74Fxx;4 input NAND gate
*SYM=NAND4
*NAME=D_Nand;A;A;[4]#1
*FAMILY TTLin TTLout
*pinout N14A 1 2 4 5 6;9 10 12 13 8:VCC=14 GND=7
*pinout J14A 1 2 4 5 6;9 10 12 13 8:VCC=14 GND=7
*pinout M14A 1 2 4 5 6;9 10 12 13 8:VCC=14 GND=7
*pinout M14D 1 2 4 5 6;9 10 12 13 8:VCC=14 GND=7
*pinout W14B 1 2 4 5 6;9 10 12 13 8:VCC=14 GND=7
*pinout E20A 2 3 6 8 9;13 14 18 19 12:VCC=20 GND=10
*PARAM=rise_delay;rise delay;real;3.7n;1p -;no;-;yes
*PARAM=fall_delay;fall delay;real;3.2n;1p -;no;-;yes
*PARAM=input_load;input load value (F);real;1p;-;no;-;yes
.MODEL F20_Def D_Nand(Rise_Delay=3.7N Fall_Delay=3.2N Input_Load=1P)
**********
*SRC=74F08;F08_Def;TTL;74Fxx;2 input AND gate
*SYM=AND2
*NAME=D_And;A;A;[2]#1
*FAMILY TTLin TTLout
*pinout N14A 1 2 3;4 5 6;9 10 8;12 13 11:VCC=14 GND=7
*pinout J14A 1 2 3;4 5 6;9 10 8;12 13 11:VCC=14 GND=7
*pinout M14A 1 2 3;4 5 6;9 10 8;12 13 11:VCC=14 GND=7
*pinout M14D 1 2 3;4 5 6;9 10 8;12 13 11:VCC=14 GND=7
*pinout W14B 1 2 3;4 5 6;9 10 8;12 13 11:VCC=14 GND=7
*pinout E20A 2 3 4;6 8 9;13 14 12;18 19 16:VCC=20 GND=10
*PARAM=rise_delay;rise delay;real;4.2n;1p -;no;-;yes
*PARAM=fall_delay;fall delay;real;4n;1p -;no;-;yes
*PARAM=input_load;input load value (F);real;1p;-;no;-;yes
.MODEL F08_Def D_And(Rise_Delay=4.2N Fall_Delay=4N Input_Load=1P)
**********
*SRC=74F11;F11_Def;TTL;74Fxx;3 input AND gate
*SYM=AND3
*NAME=D_And;A;A;[3]#1
*FAMILY TTLin TTLout
*pinout N14A 1 2 13 12;3 4 5 6;9 10 11 8:VCC=14 GND=7
*pinout J14A 1 2 13 12;3 4 5 6;9 10 11 8:VCC=14 GND=7
*pinout M14A 1 2 13 12;3 4 5 6;9 10 11 8:VCC=14 GND=7
*pinout M14D 1 2 13 12;3 4 5 6;9 10 11 8:VCC=14 GND=7
*pinout W14B 1 2 13 12;3 4 5 6;9 10 11 8:VCC=14 GND=7
*pinout E20A 2 3 19 18;4 6 8 9;13 14 16 12:VCC=20 GND=10
*PARAM=rise_delay;rise delay;real;4.2n;1p -;no;-;yes
*PARAM=fall_delay;fall delay;real;4.1n;1p -;no;-;yes
*PARAM=input_load;input load value (F);real;1p;-;no;-;yes
.MODEL F11_Def D_And(Rise_Delay=4.2N Fall_Delay=4.1N Input_Load=1P)
**********
*SRC=74F32;F32_Def;TTL;74Fxx;2 input OR gate
*SYM=OR2
*NAME=D_or;A;A;[2]#1
*FAMILY TTLin TTLout
*pinout N14A 1 2 3;4 5 6;9 10 8;12 13 11:VCC=14 GND=7
*pinout J14A 1 2 3;4 5 6;9 10 8;12 13 11:VCC=14 GND=7
*pinout M14A 1 2 3;4 5 6;9 10 8;12 13 11:VCC=14 GND=7
*pinout M14D 1 2 3;4 5 6;9 10 8;12 13 11:VCC=14 GND=7
*pinout W14B 1 2 3;4 5 6;9 10 8;12 13 11:VCC=14 GND=7
*pinout E20A 2 3 4;6 8 9;13 14 12;18 19 16:VCC=20 GND=10
*PARAM=rise_delay;rise delay;real;4.2n;1p -;no;-;yes
*PARAM=fall_delay;fall delay;real;4n;1p -;no;-;yes
*PARAM=input_load;input load value (F);real;1p;-;no;-;yes
.MODEL F32_Def D_or(Rise_Delay=4.2N Fall_Delay=4N Input_Load=1P)
**********

