This is all verilog code written for the data acquisition control logic block. The code is written in system verilog and was created in quartus prime.
