********************************************************************
                            Global Net Report
********************************************************************
  
Product: Designer
Release: v11.5
Version: 11.5.0.26
Date: Fri Nov 11 14:45:50 2016
Design Name: Top  Family: IGLOO  Die: AGLN250V2  Package: 100 VQFP


Automatic Global Net Placement Result:
Status: Global net placement completed successfully


Global Nets Information:

        |----------------------------------------------------------|
        |Global Nets              |Loads                           |
        |----------------------------------------------------------|
        |Name                     |Core      |IO        |RAM       |
        |----------------------------------------------------------|
        |GLA                      |       35 |        0 |        0 |
        |----------------------------------------------------------|
        |modulator_0_output_signal|       18 |        0 |        0 |
        |----------------------------------------------------------|
        |reset_c                  |       76 |        0 |        0 |
        |----------------------------------------------------------|
        |ten_mhz_clock_0_clock_out|       17 |        0 |        0 |
        |----------------------------------------------------------|
        |two_mhz_clock_output_pin |       14 |        0 |        0 |
        |----------------------------------------------------------|

Nets Sharing Loads:

        |---------------------------------------------------|
        |Global Net               |Shares Loads With ...    |
        |---------------------------------------------------|
        |GLA                      |reset_c                  |
        |---------------------------------------------------|
        |modulator_0_output_signal|reset_c                  |
        |                         |two_mhz_clock_output_pin |
        |---------------------------------------------------|
        |reset_c                  |GLA                      |
        |                         |modulator_0_output_signal|
        |                         |ten_mhz_clock_0_clock_out|
        |                         |two_mhz_clock_output_pin |
        |---------------------------------------------------|
        |ten_mhz_clock_0_clock_out|reset_c                  |
        |---------------------------------------------------|
        |two_mhz_clock_output_pin |modulator_0_output_signal|
        |                         |reset_c                  |
        |---------------------------------------------------|

Summary of Global Net Placement:

        |-----------------------------------------------------------------------------|
        |Global Net               |Assignment          |Violation                     |
        |-----------------------------------------------------------------------------|
        |GLA                      |MIDDLE_LEFT         |                              |
        |-----------------------------------------------------------------------------|
        |modulator_0_output_signal|MIDDLE_RIGHT        |                              |
        |-----------------------------------------------------------------------------|
        |reset_c                  |MIDDLE_LEFT         |                              |
        |-----------------------------------------------------------------------------|
        |ten_mhz_clock_0_clock_out|MIDDLE_RIGHT        |                              |
        |-----------------------------------------------------------------------------|
        |two_mhz_clock_output_pin |MIDDLE_LEFT         |                              |
        |-----------------------------------------------------------------------------|
