$date
	Mon Jun  5 10:28:55 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! out3 $end
$var wire 1 " out2 $end
$var wire 1 # out1 $end
$var wire 1 $ out0 $end
$var reg 1 % en $end
$var reg 1 & in0 $end
$var reg 1 ' in1 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
1%
1$
0#
0"
0!
$end
#10
0$
1"
1'
#20
0"
0'
1&
0%
#30
1!
0#
1'
1%
#40
