/*
 *  CMSIS Pack Debug Access Sequence Log
 *  File        : C:\repo\stm32f103c8\sdk_2025\sdk2025_Sequences_0000.log
 *  Created     : 22:48:11 (22/03/2025)
 *  Device      : STM32F103C8
 *  PDSC File   : C:/Keil_v5/ARM/Packs/Keil/STM32F1xx_DFP/2.4.1/Keil.STM32F1xx_DFP.pdsc
 *  Config File : C:\repo\stm32f103c8\sdk_2025\DebugConfig\sdk_STM32F103C8_1.0.0.dbgconf
 *
 */

[22:48:11.833]  **********  Sequence "DebugDeviceUnlock"  (Context="Target Access", Pname="", info="")
[22:48:11.833]  
[22:48:11.833]  <debugvars>
[22:48:11.834]    // Pre-defined
[22:48:11.834]    __protocol=0x00010002      (Protocol="SWD", SWJ-DP="True")
[22:48:11.835]    __connection=0x00000202    (Connection Type="Flash", Reset Type="System Reset")
[22:48:11.835]    __dp=0x00000000
[22:48:11.835]    __ap=0x00000000
[22:48:11.835]    __traceout=0x00000001      (SWO Trace)
[22:48:11.836]    __errorcontrol=0x00000000  (Skip Errors="False")
[22:48:11.836]    __FlashAddr=0x00000000
[22:48:11.836]    __FlashLen=0x00000000
[22:48:11.836]    __FlashArg=0x00000000
[22:48:11.836]    __FlashOp=0x00000000
[22:48:11.837]    __Result=0x00000000
[22:48:11.837]    
[22:48:11.837]    // User-defined
[22:48:11.837]    DbgMCU_CR=0x00000007
[22:48:11.837]  </debugvars>
[22:48:11.837]  
[22:48:11.837]  <sequence name="DebugDeviceUnlock" Pname="" disable="false" info="">
[22:48:11.838]    <block atomic="false" info="">
[22:48:11.838]      Sequence("CheckID");
[22:48:11.838]        <sequence name="CheckID" Pname="" disable="false" info="">
[22:48:11.838]          <block atomic="false" info="">
[22:48:11.838]            __var pidr1 = 0;
[22:48:11.838]              // -> [pidr1 <= 0x00000000]
[22:48:11.838]            __var pidr2 = 0;
[22:48:11.839]              // -> [pidr2 <= 0x00000000]
[22:48:11.839]            __var jep106id = 0;
[22:48:11.839]              // -> [jep106id <= 0x00000000]
[22:48:11.839]            __var ROMTableBase = 0;
[22:48:11.839]              // -> [ROMTableBase <= 0x00000000]
[22:48:11.839]            __ap = 0;      // AHB-AP
[22:48:11.840]              // -> [__ap <= 0x00000000]
[22:48:11.840]            ROMTableBase = ReadAP(0xF8) & ~0x3;
[22:48:11.840]              // -> [ReadAP(0x000000F8) => 0xE00FF003]   (__dp=0x00000000, __ap=0x00000000)
[22:48:11.840]              // -> [ROMTableBase <= 0xE00FF000]
[22:48:11.840]            pidr1 = Read32(ROMTableBase + 0x0FE4);
[22:48:11.841]              // -> [Read32(0xE00FFFE4) => 0x00000004]   (__dp=0x00000000, __ap=0x00000000)
[22:48:11.841]              // -> [pidr1 <= 0x00000004]
[22:48:11.841]            pidr2 = Read32(ROMTableBase + 0x0FE8);
[22:48:11.842]              // -> [Read32(0xE00FFFE8) => 0x0000000A]   (__dp=0x00000000, __ap=0x00000000)
[22:48:11.842]              // -> [pidr2 <= 0x0000000A]
[22:48:11.842]            jep106id = ((pidr2 & 0x7) << 4 ) | ((pidr1 >> 4) & 0xF);
[22:48:11.842]              // -> [jep106id <= 0x00000020]
[22:48:11.842]          </block>
[22:48:11.842]          <control if="jep106id != 0x20" while="" timeout="0" info="">
[22:48:11.843]            // if-block "jep106id != 0x20"
[22:48:11.843]              // =>  FALSE
[22:48:11.843]            // skip if-block "jep106id != 0x20"
[22:48:11.843]          </control>
[22:48:11.843]        </sequence>
[22:48:11.843]    </block>
[22:48:11.843]  </sequence>
[22:48:11.844]  
[22:48:11.844]  **********  Sequence "DebugCoreStart"  (Context="Target Access", Pname="", info="")
[22:48:11.844]  
[22:48:11.844]  <debugvars>
[22:48:11.844]    // Pre-defined
[22:48:11.844]    __protocol=0x00010002      (Protocol="SWD", SWJ-DP="True")
[22:48:11.844]    __connection=0x00000202    (Connection Type="Flash", Reset Type="System Reset")
[22:48:11.845]    __dp=0x00000000
[22:48:11.845]    __ap=0x00000000
[22:48:11.845]    __traceout=0x00000001      (SWO Trace)
[22:48:11.845]    __errorcontrol=0x00000000  (Skip Errors="False")
[22:48:11.845]    __FlashAddr=0x00000000
[22:48:11.845]    __FlashLen=0x00000000
[22:48:11.846]    __FlashArg=0x00000000
[22:48:11.846]    __FlashOp=0x00000000
[22:48:11.846]    __Result=0x00000000
[22:48:11.846]    
[22:48:11.846]    // User-defined
[22:48:11.846]    DbgMCU_CR=0x00000007
[22:48:11.846]  </debugvars>
[22:48:11.847]  
[22:48:11.847]  <sequence name="DebugCoreStart" Pname="" disable="false" info="">
[22:48:11.847]    <block atomic="false" info="">
[22:48:11.847]      Write32(0xE000EDF0, 0xA05F0001);                                        // Enable Core Debug via DHCSR
[22:48:11.848]        // -> [Write32(0xE000EDF0, 0xA05F0001)]   (__dp=0x00000000, __ap=0x00000000)
[22:48:11.848]      Write32(0xE0042004, DbgMCU_CR);                                         // DBGMCU_CR: Configure MCU Debug
[22:48:11.849]        // -> [Write32(0xE0042004, 0x00000007)]   (__dp=0x00000000, __ap=0x00000000)
[22:48:11.849]    </block>
[22:48:11.849]  </sequence>
[22:48:11.849]  
