# Progress Tracker

## Statistics

| Phase | Completed | Total | Progress |
|-------|-----------|-------|----------|
| 01_synthesis | 5 | 5 | ██████████ |
| 02_floorplan | 4 | 4 | ██████████ |
| 03_placement | 4 | 4 | ██████████ |
| 04_cts | 4 | 4 | ██████████ |
| 05_routing | 4 | 4 | ██████████ |
| 06_signoff | 4 | 4 | ██████████ |

---

## Daily Progress

### Day 1 - Beginner (Nangate45)
- [x] syn_001 - The Missing Library
- [x] flp_001 - The Vanishing Voltage
- [x] plc_001 - The Density Dilemma
- [x] cts_001 - The Missing Clock
- [x] rte_001 - The Blocked Path
- [x] sgn_001 - The Forgotten fanout

### Day 2 - Intermediate (Sky130HD)
- [x] syn_002 - The Corner Chaos
- [x] flp_002 - The Halo Headache
- [x] plc_002 - The Timing Turmoil
- [x] cts_002 - The Buffer Bonanza
- [x] rte_002 - The Adjustment Agony
- [x] sgn_002 - The Constraint Crisis

### Day 3 - Advanced (ASAP7)
- [x] syn_003 - The Voltage Vortex
- [x] flp_003 - Density Disaster
- [x] plc_003 - Padding Panic
- [x] cts_003 - Sink Shuffle
- [x] rte_003 - NDR Nightmare
- [x] sgn_003 - Corner Catastrophe

### Day 4 - Expert (Multi-PDK)
- [x] syn_004 - Forbidden Cells
- [x] flp_004 - Blockage Blunder
- [x] plc_004 - Padding Overflow
- [x] cts_004 - Skew Spiral
- [x] rte_004 - Congestion Catastrophe
- [x] sgn_004 - Slew Spiral

### Day 5 - Master (Advanced Concepts)
- [x] syn_005 - False Path Fiasco
- [x] flp_005 - Utilization Utopia
- [x] plc_005 - Routability Ruin
- [x] cts_005 - Clock Confusion
- [x] rte_005 - Via Violation
- [x] sgn_005 - DRC Disaster

---

## Achievements

| Badge | Description | Earned |
|-------|-------------|--------|
| First Step | Complete first puzzle | [x] |
| Day 1 Complete | Complete all Day 1 puzzles | [x] |
| Day 2 Complete | Complete all Day 2 puzzles | [x] |
| Day 3 Complete | Complete all Day 3 puzzles | [x] |
| Day 4 Complete | Complete all Day 4 puzzles | [x] |
| Day 5 Started | Complete first Day 5 puzzle | [x] |
| Synthesizer | Complete all synthesis puzzles | [x] |
| Architect | Complete all floorplan puzzles | [x] |
| Placer | Complete all placement puzzles | [x] |
| Clock Master | Complete all CTS puzzles | [x] |
| Router | Complete all routing puzzles | [x] |
| Sign-off Pro | Complete all signoff puzzles | [x] |
| PD Master | Complete all puzzles | [x] |

---

## Puzzle Log

### Completed

| Date | Puzzle | PDK | Score | Notes |
|------|--------|-----|-------|-------|
| Day 1 | syn_001 | Nangate45 | ✅ | PDK path configuration |
| Day 1 | flp_001 | Nangate45 | ✅ | PDN voltage nets |
| Day 1 | plc_001 | Nangate45 | ✅ | Placement density |
| Day 1 | cts_001 | Nangate45 | ✅ | Clock port definition |
| Day 1 | rte_001 | Nangate45 | ✅ | Routing layers |
| Day 1 | sgn_001 | Nangate45 | ✅ | Max fanout |
| Day 2 | syn_002 | Sky130HD | ✅ | Multi-corner PVT |
| Day 2 | flp_002 | Sky130HD | ✅ | Macro halos |
| Day 2 | plc_002 | Sky130HD | ✅ | Timing-driven placement |
| Day 2 | cts_002 | Sky130HD | ✅ | Clock buffer selection |
| Day 2 | rte_002 | Sky130HD | ✅ | Layer adjustments |
| Day 2 | sgn_002 | Sky130HD | ✅ | I/O delay constraints |
| Day 3 | syn_003 | ASAP7 | 6/7 | Multi-Vt library matching |
| Day 3 | flp_003 | ASAP7 | 6/7 | Die/core sizing, density targets |
| Day 3 | plc_003 | ASAP7 | 6/7 | Cell padding for 7nm routing |
| Day 3 | cts_003 | ASAP7 | 7/7 | Sink clustering, cluster diameter |
| Day 3 | rte_003 | ASAP7 | 7/7 | Min routing layer, metal stack |
| Day 3 | sgn_003 | ASAP7 | 7/7 | Multi-corner analysis, PVT corners |
| Day 4 | syn_004 | Sky130HD | 7/7 | Forbidden cells, dont_use verification |
| Day 4 | flp_004 | Sky130HD | 6/7 | Placement blockage coordinates |
| Day 4 | plc_004 | Sky130HD | 6/7 | Cell padding overflow, capacity calculation |
| Day 4 | cts_004 | Sky130HD | 7/7 | Wire RC for CTS, parasitic estimation |
| Day 4 | rte_004 | Sky130HD | 7/7 | Layer adjustment strategy, congestion |
| Day 4 | sgn_004 | Sky130HD | 6/7 | Slew constraints, repair_design |
| Day 5 | syn_005 | Nangate45 | 7/7 | False path wildcards, SDC debugging |
| Day 5 | flp_005 | Nangate45 | 7/7 | Die/core sizing, utilization calculation |
| Day 5 | plc_005 | Nangate45 | 7/7 | Layer adjustment, routing congestion |
| Day 5 | cts_005 | Nangate45 | 5/7 | SDC/Verilog case sensitivity, clock validation |
| Day 5 | rte_005 | Nangate45 | 6/7 | Routing layer allocation, metal stack usage |
| Day 5 | sgn_005 | Nangate45 | 6/7 | DRC constraints, repair_design, capacitance |

---

## PDK Experience

| PDK | Node | Puzzles Completed |
|-----|------|-------------------|
| Nangate45 | 45nm | 12 |
| Sky130HD | 130nm | 12 |
| ASAP7 | 7nm | 6 |
