-- Copyright (C) 1991-2011 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II"
-- VERSION "Version 11.0 Build 157 04/27/2011 SJ Web Edition"

-- DATE "05/26/2013 22:31:10"

-- 
-- Device: Altera EP3C25F324C6 Package FBGA324
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIII;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIII.CYCLONEIII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	PDP8L IS
    PORT (
	Tx_out : OUT std_logic;
	Led : OUT std_logic_vector(3 DOWNTO 0);
	altera_reserved_tms : IN std_logic := '0';
	altera_reserved_tck : IN std_logic := '0';
	altera_reserved_tdi : IN std_logic := '0';
	altera_reserved_tdo : OUT std_logic;
	Rx_in : IN std_logic;
	Clk : IN std_logic;
	Reset : IN std_logic
	);
END PDP8L;

-- Design Ports Information
-- Tx_out	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Led[0]	=>  Location: PIN_P13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Led[1]	=>  Location: PIN_T1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Led[2]	=>  Location: PIN_N12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Led[3]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Reset	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Clk	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Rx_in	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tms	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tck	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tdi	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tdo	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF PDP8L IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_Tx_out : std_logic;
SIGNAL ww_Led : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_Rx_in : std_logic;
SIGNAL ww_Clk : std_logic;
SIGNAL ww_Reset : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \DIVIDER1|drxclk~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Reset~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \DIVIDER1|dtxclk~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout\ : std_logic;
SIGNAL \DIVIDER1|Add1~10_combout\ : std_logic;
SIGNAL \DIVIDER1|Add1~20_combout\ : std_logic;
SIGNAL \DIVIDER1|Add1~30_combout\ : std_logic;
SIGNAL \DIVIDER1|Add1~40_combout\ : std_logic;
SIGNAL \DIVIDER1|Add1~42_combout\ : std_logic;
SIGNAL \DIVIDER1|Add1~44_combout\ : std_logic;
SIGNAL \DIVIDER1|Add1~54_combout\ : std_logic;
SIGNAL \DIVIDER1|Add1~58_combout\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15_combout\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~8_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~8_combout\ : std_logic;
SIGNAL \DIVIDER1|Add0~14_combout\ : std_logic;
SIGNAL \CPU1|Add3~2_combout\ : std_logic;
SIGNAL \CPU1|Add6~0_combout\ : std_logic;
SIGNAL \CPU1|Add4~4_combout\ : std_logic;
SIGNAL \CPU1|Add6~2_combout\ : std_logic;
SIGNAL \CPU1|Add6~4_combout\ : std_logic;
SIGNAL \CPU1|Add4~8_combout\ : std_logic;
SIGNAL \CPU1|Add6~6_combout\ : std_logic;
SIGNAL \CPU1|Add3~10_combout\ : std_logic;
SIGNAL \CPU1|Add6~8_combout\ : std_logic;
SIGNAL \CPU1|Add3~12_combout\ : std_logic;
SIGNAL \CPU1|Add6~10_combout\ : std_logic;
SIGNAL \CPU1|Add2~14_combout\ : std_logic;
SIGNAL \CPU1|Add3~14_combout\ : std_logic;
SIGNAL \CPU1|Add3~18_combout\ : std_logic;
SIGNAL \CPU1|Add6~16_combout\ : std_logic;
SIGNAL \CPU1|Add3~21\ : std_logic;
SIGNAL \CPU1|Add6~19\ : std_logic;
SIGNAL \CPU1|Add3~22_combout\ : std_logic;
SIGNAL \CPU1|Add6~20_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0\ : std_logic;
SIGNAL \CPU1|Add5~2_combout\ : std_logic;
SIGNAL \CPU1|Add5~14_combout\ : std_logic;
SIGNAL \CPU1|Add5~16_combout\ : std_logic;
SIGNAL \CPU1|Add1~6_combout\ : std_logic;
SIGNAL \CPU1|Add1~12_combout\ : std_logic;
SIGNAL \CPU1|Add1~23\ : std_logic;
SIGNAL \CPU1|Add1~24_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout\ : std_logic;
SIGNAL \DIVIDER1|Add2~1\ : std_logic;
SIGNAL \DIVIDER1|Add2~0_combout\ : std_logic;
SIGNAL \DIVIDER1|Add2~3\ : std_logic;
SIGNAL \DIVIDER1|Add2~2_combout\ : std_logic;
SIGNAL \DIVIDER1|Add2~5\ : std_logic;
SIGNAL \DIVIDER1|Add2~4_combout\ : std_logic;
SIGNAL \DIVIDER1|Add2~7\ : std_logic;
SIGNAL \DIVIDER1|Add2~6_combout\ : std_logic;
SIGNAL \DIVIDER1|Add2~9\ : std_logic;
SIGNAL \DIVIDER1|Add2~8_combout\ : std_logic;
SIGNAL \DIVIDER1|Add2~11\ : std_logic;
SIGNAL \DIVIDER1|Add2~10_combout\ : std_logic;
SIGNAL \DIVIDER1|Add2~12_combout\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout\ : std_logic;
SIGNAL \UART1|Mux0~0_combout\ : std_logic;
SIGNAL \UART1|Mux0~1_combout\ : std_logic;
SIGNAL \UART1|tx_out~1_combout\ : std_logic;
SIGNAL \UART1|tx_out~2_combout\ : std_logic;
SIGNAL \DIVIDER1|Equal2~3_combout\ : std_logic;
SIGNAL \DIVIDER1|Equal2~6_combout\ : std_logic;
SIGNAL \DIVIDER1|Equal2~8_combout\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~3_combout\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\ : std_logic;
SIGNAL \UART1|tx_reg[6]~0_combout\ : std_logic;
SIGNAL \UART1|tx_cnt~0_combout\ : std_logic;
SIGNAL \DIVIDER1|leddiv~2_combout\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~17_combout\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~18_combout\ : std_logic;
SIGNAL \CPU1|Mrd~0_combout\ : std_logic;
SIGNAL \CPU1|Mrd~combout\ : std_logic;
SIGNAL \CPU1|MA[1]~3_combout\ : std_logic;
SIGNAL \CPU1|MA[2]~6_combout\ : std_logic;
SIGNAL \CPU1|MA[5]~12_combout\ : std_logic;
SIGNAL \CPU1|MA[7]~16_combout\ : std_logic;
SIGNAL \CPU1|MA[9]~20_combout\ : std_logic;
SIGNAL \CPU1|MA[11]~24_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~15_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode658w[2]~0_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode666w[2]~0_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode645w[2]~0_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode674w[2]~0_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2_combout\ : std_logic;
SIGNAL \CPU1|Equal1~1_combout\ : std_logic;
SIGNAL \CPU1|Tty[6]~1_combout\ : std_logic;
SIGNAL \DIVIDER1|txdiv~4_combout\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout\ : std_logic;
SIGNAL \CPU1|Equal14~0_combout\ : std_logic;
SIGNAL \CPU1|Equal1~3_combout\ : std_logic;
SIGNAL \CPU1|Equal5~3_combout\ : std_logic;
SIGNAL \CPU1|WideOr2~0_combout\ : std_logic;
SIGNAL \CPU1|Equal21~1_combout\ : std_logic;
SIGNAL \CPU1|Mux52~4_combout\ : std_logic;
SIGNAL \CPU1|Mux45~2_combout\ : std_logic;
SIGNAL \CPU1|Mux52~5_combout\ : std_logic;
SIGNAL \CPU1|Mux52~6_combout\ : std_logic;
SIGNAL \CPU1|Mux52~7_combout\ : std_logic;
SIGNAL \CPU1|Mux45~3_combout\ : std_logic;
SIGNAL \CPU1|Mux52~8_combout\ : std_logic;
SIGNAL \CPU1|Mux52~9_combout\ : std_logic;
SIGNAL \CPU1|Mux52~10_combout\ : std_logic;
SIGNAL \CPU1|pc[5]~2_combout\ : std_logic;
SIGNAL \CPU1|pc[5]~3_combout\ : std_logic;
SIGNAL \CPU1|pc[5]~4_combout\ : std_logic;
SIGNAL \CPU1|Selector86~0_combout\ : std_logic;
SIGNAL \CPU1|Selector85~0_combout\ : std_logic;
SIGNAL \CPU1|Selector83~0_combout\ : std_logic;
SIGNAL \CPU1|Selector82~0_combout\ : std_logic;
SIGNAL \CPU1|Selector82~1_combout\ : std_logic;
SIGNAL \CPU1|Mux45~5_combout\ : std_logic;
SIGNAL \CPU1|Mux45~6_combout\ : std_logic;
SIGNAL \CPU1|Mux45~8_combout\ : std_logic;
SIGNAL \CPU1|Selector78~0_combout\ : std_logic;
SIGNAL \CPU1|Selector78~1_combout\ : std_logic;
SIGNAL \CPU1|Selector76~0_combout\ : std_logic;
SIGNAL \CPU1|Selector76~1_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4_combout\ : std_logic;
SIGNAL \CPU1|Mux23~0_combout\ : std_logic;
SIGNAL \CPU1|Mux23~2_combout\ : std_logic;
SIGNAL \CPU1|Mux23~3_combout\ : std_logic;
SIGNAL \CPU1|Selector54~1_combout\ : std_logic;
SIGNAL \CPU1|ir~6_combout\ : std_logic;
SIGNAL \CPU1|acc~15_combout\ : std_logic;
SIGNAL \CPU1|Mux4~4_combout\ : std_logic;
SIGNAL \CPU1|Mux24~3_combout\ : std_logic;
SIGNAL \CPU1|Mux4~6_combout\ : std_logic;
SIGNAL \CPU1|acc~17_combout\ : std_logic;
SIGNAL \CPU1|Mux25~1_combout\ : std_logic;
SIGNAL \CPU1|acc~18_combout\ : std_logic;
SIGNAL \CPU1|Mux20~2_combout\ : std_logic;
SIGNAL \CPU1|Mux4~13_combout\ : std_logic;
SIGNAL \CPU1|Mux19~2_combout\ : std_logic;
SIGNAL \CPU1|acc~20_combout\ : std_logic;
SIGNAL \CPU1|Mux21~2_combout\ : std_logic;
SIGNAL \CPU1|Mux21~3_combout\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout\ : std_logic;
SIGNAL \CPU1|Selector119~2_combout\ : std_logic;
SIGNAL \CPU1|Mux4~15_combout\ : std_logic;
SIGNAL \CPU1|Mux14~6_combout\ : std_logic;
SIGNAL \CPU1|Mux4~18_combout\ : std_logic;
SIGNAL \CPU1|Mux15~6_combout\ : std_logic;
SIGNAL \CPU1|Mux16~8_combout\ : std_logic;
SIGNAL \CPU1|Mux4~20_combout\ : std_logic;
SIGNAL \CPU1|Mux16~12_combout\ : std_logic;
SIGNAL \CPU1|Mux4~21_combout\ : std_logic;
SIGNAL \CPU1|Mux17~2_combout\ : std_logic;
SIGNAL \CPU1|Mux17~3_combout\ : std_logic;
SIGNAL \CPU1|Mux5~0_combout\ : std_logic;
SIGNAL \CPU1|Mux45~15_combout\ : std_logic;
SIGNAL \CPU1|acc[12]~26_combout\ : std_logic;
SIGNAL \CPU1|acc[12]~27_combout\ : std_logic;
SIGNAL \CPU1|acc[12]~31_combout\ : std_logic;
SIGNAL \CPU1|acc[12]~32_combout\ : std_logic;
SIGNAL \CPU1|acc[12]~34_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout\ : std_logic;
SIGNAL \DIVIDER1|drxclk~q\ : std_logic;
SIGNAL \CPU1|Selector50~0_combout\ : std_logic;
SIGNAL \CPU1|inten~0_combout\ : std_logic;
SIGNAL \CPU1|Selector51~0_combout\ : std_logic;
SIGNAL \CPU1|Selector52~0_combout\ : std_logic;
SIGNAL \CPU1|Selector47~0_combout\ : std_logic;
SIGNAL \CPU1|Selector48~0_combout\ : std_logic;
SIGNAL \UART1|Decoder0~0_combout\ : std_logic;
SIGNAL \CPU1|Selector42~0_combout\ : std_logic;
SIGNAL \UART1|rx_reg[2]~2_combout\ : std_logic;
SIGNAL \UART1|rx_reg[2]~3_combout\ : std_logic;
SIGNAL \DIVIDER1|rxbit~q\ : std_logic;
SIGNAL \DIVIDER1|Equal1~0_combout\ : std_logic;
SIGNAL \DIVIDER1|Equal1~1_combout\ : std_logic;
SIGNAL \DIVIDER1|Equal1~2_combout\ : std_logic;
SIGNAL \UART1|rx_reg[5]~4_combout\ : std_logic;
SIGNAL \UART1|Add2~0_combout\ : std_logic;
SIGNAL \UART1|rx_reg[1]~5_combout\ : std_logic;
SIGNAL \UART1|rx_reg[1]~6_combout\ : std_logic;
SIGNAL \UART1|rx_reg[4]~9_combout\ : std_logic;
SIGNAL \UART1|rx_reg[0]~10_combout\ : std_logic;
SIGNAL \UART1|rx_reg[5]~11_combout\ : std_logic;
SIGNAL \UART1|rx_reg[6]~12_combout\ : std_logic;
SIGNAL \UART1|rx_reg[6]~13_combout\ : std_logic;
SIGNAL \UART1|rx_reg[4]~14_combout\ : std_logic;
SIGNAL \UART1|rx_sample_cnt~3_combout\ : std_logic;
SIGNAL \DIVIDER1|rxdiv~0_combout\ : std_logic;
SIGNAL \DIVIDER1|rxdiv~1_combout\ : std_logic;
SIGNAL \DIVIDER1|rxdiv~2_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~16_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~18_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~19_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~20_combout\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19_combout\ : std_logic;
SIGNAL \CPU1|Equal19~2_combout\ : std_logic;
SIGNAL \UART1|rx_reg[6]~15_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout\ : std_logic;
SIGNAL \CPU1|Mux25~4_combout\ : std_logic;
SIGNAL \CPU1|Mux25~5_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout\ : std_logic;
SIGNAL \DIVIDER1|rxbit~0_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[0]~8\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[0]~7_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[1]~10\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[1]~9_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[2]~14\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[2]~13_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[3]~16\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[3]~15_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[4]~17_combout\ : std_logic;
SIGNAL \auto_hub|tdo~3_combout\ : std_logic;
SIGNAL \auto_hub|tdo~5_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][1]~q\ : std_logic;
SIGNAL \auto_hub|node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|node_ena~4_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[6]~5_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~2_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~3_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~4_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR[1]~5_combout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[1]~0_combout\ : std_logic;
SIGNAL \auto_hub|Equal3~1_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[4]~13_combout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[2]~4_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[2]~11_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[2]~12_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~11_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~12_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|word_counter[2]~19_combout\ : std_logic;
SIGNAL \auto_hub|hub_info_reg|WORD_SR~13_combout\ : std_logic;
SIGNAL \auto_hub|clr_reg~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state[0]~_wirecell_combout\ : std_logic;
SIGNAL \DIVIDER1|drxclk~clkctrl_outclk\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout\ : std_logic;
SIGNAL \CPU1|Tty[1]~feeder_combout\ : std_logic;
SIGNAL \CPU1|Tty[3]~feeder_combout\ : std_logic;
SIGNAL \CPU1|Tty[0]~feeder_combout\ : std_logic;
SIGNAL \CPU1|Tty[6]~feeder_combout\ : std_logic;
SIGNAL \CPU1|Tty[4]~feeder_combout\ : std_logic;
SIGNAL \UART1|tx_reg[1]~feeder_combout\ : std_logic;
SIGNAL \UART1|tx_reg[3]~feeder_combout\ : std_logic;
SIGNAL \DIVIDER1|drxclk~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_ir_reg[0]~feeder_combout\ : std_logic;
SIGNAL \DIVIDER1|txbit~0_combout\ : std_logic;
SIGNAL \DIVIDER1|Add0~0_combout\ : std_logic;
SIGNAL \DIVIDER1|Add0~1\ : std_logic;
SIGNAL \DIVIDER1|Add0~2_combout\ : std_logic;
SIGNAL \DIVIDER1|txdiv~1_combout\ : std_logic;
SIGNAL \DIVIDER1|Add0~3\ : std_logic;
SIGNAL \DIVIDER1|Add0~4_combout\ : std_logic;
SIGNAL \DIVIDER1|Add0~5\ : std_logic;
SIGNAL \DIVIDER1|Add0~6_combout\ : std_logic;
SIGNAL \DIVIDER1|txdiv~0_combout\ : std_logic;
SIGNAL \DIVIDER1|Equal0~0_combout\ : std_logic;
SIGNAL \DIVIDER1|Add0~12_combout\ : std_logic;
SIGNAL \DIVIDER1|txdiv~3_combout\ : std_logic;
SIGNAL \DIVIDER1|Equal0~1_combout\ : std_logic;
SIGNAL \DIVIDER1|Add0~7\ : std_logic;
SIGNAL \DIVIDER1|Add0~8_combout\ : std_logic;
SIGNAL \DIVIDER1|txdiv~2_combout\ : std_logic;
SIGNAL \DIVIDER1|Add0~9\ : std_logic;
SIGNAL \DIVIDER1|Add0~10_combout\ : std_logic;
SIGNAL \DIVIDER1|Add0~11\ : std_logic;
SIGNAL \DIVIDER1|Add0~13\ : std_logic;
SIGNAL \DIVIDER1|Add0~15\ : std_logic;
SIGNAL \DIVIDER1|Add0~16_combout\ : std_logic;
SIGNAL \DIVIDER1|Add0~17\ : std_logic;
SIGNAL \DIVIDER1|Add0~19\ : std_logic;
SIGNAL \DIVIDER1|Add0~20_combout\ : std_logic;
SIGNAL \DIVIDER1|Add0~21\ : std_logic;
SIGNAL \DIVIDER1|Add0~22_combout\ : std_logic;
SIGNAL \DIVIDER1|Add0~18_combout\ : std_logic;
SIGNAL \DIVIDER1|Equal0~2_combout\ : std_logic;
SIGNAL \DIVIDER1|Equal0~3_combout\ : std_logic;
SIGNAL \DIVIDER1|txbit~q\ : std_logic;
SIGNAL \DIVIDER1|dtxclk~feeder_combout\ : std_logic;
SIGNAL \DIVIDER1|dtxclk~q\ : std_logic;
SIGNAL \DIVIDER1|dtxclk~clkctrl_outclk\ : std_logic;
SIGNAL \altera_reserved_tck~input_o\ : std_logic;
SIGNAL \altera_reserved_tdi~input_o\ : std_logic;
SIGNAL \~QIC_CREATED_GND~I_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~6_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~7_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~4_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~5_combout\ : std_logic;
SIGNAL \auto_hub|irf_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~8_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~9_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~10_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~11_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~12_combout\ : std_logic;
SIGNAL \auto_hub|virtual_ir_dr_scan_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~1_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~2_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~3_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[6]~4_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[2]~6_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[6]~7_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~4_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~16\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\ : std_logic;
SIGNAL \auto_hub|reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[5]~8_combout\ : std_logic;
SIGNAL \auto_hub|Equal9~0_combout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[0]~6_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[2]~3_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[4]~12_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[4]~14_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|Equal3~0_combout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[1]~3_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][2]~1_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][4]~q\ : std_logic;
SIGNAL \auto_hub|irf_reg~9_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[2][0]~11_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[2][3]~8_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[2][0]~9_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[2][4]~q\ : std_logic;
SIGNAL \auto_hub|irf_reg~16_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][0]~1_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[2][0]~12_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[2][4]~q\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\ : std_logic;
SIGNAL \auto_hub|node_ena_proc~1_combout\ : std_logic;
SIGNAL \auto_hub|node_ena~5_combout\ : std_logic;
SIGNAL \auto_hub|Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|Equal0~1_combout\ : std_logic;
SIGNAL \auto_hub|Equal0~2_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|tms_cnt~1_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|tms_cnt~2_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|tms_cnt~0_combout\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|state~0_combout\ : std_logic;
SIGNAL \auto_hub|virtual_dr_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|node_ena~2_combout\ : std_logic;
SIGNAL \auto_hub|node_ena~3_combout\ : std_logic;
SIGNAL \auto_hub|node_ena[2]~reg0_q\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][0]~3_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][0]~4_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][0]~5_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][4]~q\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|irf_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][0]~q\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\ : std_logic;
SIGNAL \auto_hub|irsr_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[2][0]~q\ : std_logic;
SIGNAL \auto_hub|irf_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[2][0]~q\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~18\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~20\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~22\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~24\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~26\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~28\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~30\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~32\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~34\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~36\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~37_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~38\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~39_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~40\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~41_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~42\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~43_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|node_ena~1_combout\ : std_logic;
SIGNAL \auto_hub|node_ena[1]~reg0_q\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~4_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|irf_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][3]~q\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~9\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~10_combout\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~6_combout\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~combout\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16_combout\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20_combout\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22_combout\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24_combout\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26_combout\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28_combout\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30_combout\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~32_combout\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~34_combout\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[2][3]~q\ : std_logic;
SIGNAL \auto_hub|irf_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[2][3]~q\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~9\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~10_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~6_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~11_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[2][2]~q\ : std_logic;
SIGNAL \auto_hub|irf_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[2][2]~q\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15_combout\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|irsr_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|reset_ena_reg~q\ : std_logic;
SIGNAL \auto_hub|hub_mode_reg[2]~5_combout\ : std_logic;
SIGNAL \auto_hub|clr_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|clr_reg~q\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~16_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~4_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|shadow_irf_reg[2][1]~q\ : std_logic;
SIGNAL \auto_hub|irf_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[2][1]~q\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode674w[2]~0_combout\ : std_logic;
SIGNAL \Clk~input_o\ : std_logic;
SIGNAL \Clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \CPU1|DskAdd[0]~15_combout\ : std_logic;
SIGNAL \CPU1|DMBout[4]~feeder_combout\ : std_logic;
SIGNAL \Reset~input_o\ : std_logic;
SIGNAL \CPU1|MA[3]~4_combout\ : std_logic;
SIGNAL \CPU1|Selector74~0_combout\ : std_logic;
SIGNAL \CPU1|st~26_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode666w[2]~0_combout\ : std_logic;
SIGNAL \CPU1|DskAdd[13]~41_combout\ : std_logic;
SIGNAL \CPU1|Mux45~12_combout\ : std_logic;
SIGNAL \CPU1|pc[5]~feeder_combout\ : std_logic;
SIGNAL \CPU1|Selector73~0_combout\ : std_logic;
SIGNAL \CPU1|Add3~1\ : std_logic;
SIGNAL \CPU1|Add3~3\ : std_logic;
SIGNAL \CPU1|Add3~4_combout\ : std_logic;
SIGNAL \CPU1|Selector85~1_combout\ : std_logic;
SIGNAL \CPU1|pc[2]~feeder_combout\ : std_logic;
SIGNAL \CPU1|Add0~1\ : std_logic;
SIGNAL \CPU1|Add0~3\ : std_logic;
SIGNAL \CPU1|Add0~4_combout\ : std_logic;
SIGNAL \Reset~inputclkctrl_outclk\ : std_logic;
SIGNAL \CPU1|Selector87~0_combout\ : std_logic;
SIGNAL \CPU1|MA[2]~7_combout\ : std_logic;
SIGNAL \CPU1|st.D5~q\ : std_logic;
SIGNAL \CPU1|Add2~1\ : std_logic;
SIGNAL \CPU1|Add2~3\ : std_logic;
SIGNAL \CPU1|Add2~5\ : std_logic;
SIGNAL \CPU1|Add2~6_combout\ : std_logic;
SIGNAL \CPU1|Tmp[0]~0_combout\ : std_logic;
SIGNAL \CPU1|MA[3]~8_combout\ : std_logic;
SIGNAL \CPU1|MA[3]~9_combout\ : std_logic;
SIGNAL \CPU1|Selector71~0_combout\ : std_logic;
SIGNAL \CPU1|Add2~7\ : std_logic;
SIGNAL \CPU1|Add2~8_combout\ : std_logic;
SIGNAL \CPU1|MA[4]~10_combout\ : std_logic;
SIGNAL \CPU1|MA[4]~11_combout\ : std_logic;
SIGNAL \CPU1|MA[5]~13_combout\ : std_logic;
SIGNAL \CPU1|Selector69~0_combout\ : std_logic;
SIGNAL \CPU1|Add2~9\ : std_logic;
SIGNAL \CPU1|Add2~11\ : std_logic;
SIGNAL \CPU1|Add2~12_combout\ : std_logic;
SIGNAL \CPU1|MA[6]~14_combout\ : std_logic;
SIGNAL \CPU1|MA[6]~15_combout\ : std_logic;
SIGNAL \CPU1|Add0~11\ : std_logic;
SIGNAL \CPU1|Add0~13\ : std_logic;
SIGNAL \CPU1|Add0~14_combout\ : std_logic;
SIGNAL \CPU1|Add4~14_combout\ : std_logic;
SIGNAL \CPU1|Add6~1\ : std_logic;
SIGNAL \CPU1|Add6~3\ : std_logic;
SIGNAL \CPU1|Add6~5\ : std_logic;
SIGNAL \CPU1|Add6~7\ : std_logic;
SIGNAL \CPU1|Add6~9\ : std_logic;
SIGNAL \CPU1|Add6~11\ : std_logic;
SIGNAL \CPU1|Add6~12_combout\ : std_logic;
SIGNAL \CPU1|ea[11]~3_combout\ : std_logic;
SIGNAL \CPU1|ir[11]~1_combout\ : std_logic;
SIGNAL \CPU1|atm~6_combout\ : std_logic;
SIGNAL \CPU1|acc[8]~23_combout\ : std_logic;
SIGNAL \CPU1|Mux17~0_combout\ : std_logic;
SIGNAL \CPU1|Mux17~1_combout\ : std_logic;
SIGNAL \CPU1|acc[8]~22_combout\ : std_logic;
SIGNAL \CPU1|Equal15~0_combout\ : std_logic;
SIGNAL \CPU1|Selector41~0_combout\ : std_logic;
SIGNAL \CPU1|Mux14~0_combout\ : std_logic;
SIGNAL \CPU1|Mux14~1_combout\ : std_logic;
SIGNAL \CPU1|Mux14~2_combout\ : std_logic;
SIGNAL \CPU1|ir~10_combout\ : std_logic;
SIGNAL \CPU1|Selector67~0_combout\ : std_logic;
SIGNAL \CPU1|Add2~13\ : std_logic;
SIGNAL \CPU1|Add2~15\ : std_logic;
SIGNAL \CPU1|Add2~16_combout\ : std_logic;
SIGNAL \CPU1|MA[8]~18_combout\ : std_logic;
SIGNAL \CPU1|MA[8]~19_combout\ : std_logic;
SIGNAL \CPU1|pc[9]~feeder_combout\ : std_logic;
SIGNAL \CPU1|Add0~15\ : std_logic;
SIGNAL \CPU1|Add0~17\ : std_logic;
SIGNAL \CPU1|Add0~18_combout\ : std_logic;
SIGNAL \CPU1|MA[9]~21_combout\ : std_logic;
SIGNAL \CPU1|pc[11]~feeder_combout\ : std_logic;
SIGNAL \CPU1|Add0~19\ : std_logic;
SIGNAL \CPU1|Add0~21\ : std_logic;
SIGNAL \CPU1|Add0~22_combout\ : std_logic;
SIGNAL \CPU1|MA[11]~25_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|irf_reg[1][1]~q\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\ : std_logic;
SIGNAL \CPU1|atm~9_combout\ : std_logic;
SIGNAL \CPU1|ir~8_combout\ : std_logic;
SIGNAL \CPU1|acc[8]~24_combout\ : std_logic;
SIGNAL \CPU1|ir~4_combout\ : std_logic;
SIGNAL \CPU1|Tty~0_combout\ : std_logic;
SIGNAL \CPU1|WideOr0~0_combout\ : std_logic;
SIGNAL \CPU1|Equal5~0_combout\ : std_logic;
SIGNAL \CPU1|Equal5~1_combout\ : std_logic;
SIGNAL \CPU1|Equal5~2_combout\ : std_logic;
SIGNAL \CPU1|Equal10~0_combout\ : std_logic;
SIGNAL \CPU1|WideOr0~1_combout\ : std_logic;
SIGNAL \CPU1|WideNor0~1_combout\ : std_logic;
SIGNAL \CPU1|WideOr7~1_combout\ : std_logic;
SIGNAL \CPU1|WideOr7~combout\ : std_logic;
SIGNAL \CPU1|Selector44~0_combout\ : std_logic;
SIGNAL \CPU1|Mux17~4_combout\ : std_logic;
SIGNAL \CPU1|Mux17~5_combout\ : std_logic;
SIGNAL \CPU1|Mux17~6_combout\ : std_logic;
SIGNAL \CPU1|acc~19_combout\ : std_logic;
SIGNAL \CPU1|acc[6]~0_combout\ : std_logic;
SIGNAL \CPU1|Add1~1\ : std_logic;
SIGNAL \CPU1|Add1~3\ : std_logic;
SIGNAL \CPU1|Add1~5\ : std_logic;
SIGNAL \CPU1|Add1~7\ : std_logic;
SIGNAL \CPU1|Add1~8_combout\ : std_logic;
SIGNAL \CPU1|acc[4]~2_combout\ : std_logic;
SIGNAL \CPU1|acc[1]~10_combout\ : std_logic;
SIGNAL \CPU1|atm~4_combout\ : std_logic;
SIGNAL \CPU1|Add1~2_combout\ : std_logic;
SIGNAL \CPU1|acc[1]~3_combout\ : std_logic;
SIGNAL \CPU1|atm~2_combout\ : std_logic;
SIGNAL \CPU1|Add5~0_combout\ : std_logic;
SIGNAL \CPU1|Mux4~5_combout\ : std_logic;
SIGNAL \CPU1|Mux4~2_combout\ : std_logic;
SIGNAL \CPU1|Mux24~1_combout\ : std_logic;
SIGNAL \CPU1|acc[12]~30_combout\ : std_logic;
SIGNAL \CPU1|acc[12]~28_combout\ : std_logic;
SIGNAL \CPU1|acc[12]~29_combout\ : std_logic;
SIGNAL \CPU1|acc[12]~33_combout\ : std_logic;
SIGNAL \CPU1|acc[12]~35_combout\ : std_logic;
SIGNAL \CPU1|acc[12]~36_combout\ : std_logic;
SIGNAL \CPU1|atm~5_combout\ : std_logic;
SIGNAL \CPU1|Add5~13\ : std_logic;
SIGNAL \CPU1|Add5~15\ : std_logic;
SIGNAL \CPU1|Add5~17\ : std_logic;
SIGNAL \CPU1|Add5~19\ : std_logic;
SIGNAL \CPU1|Add5~20_combout\ : std_logic;
SIGNAL \CPU1|Mux4~17_combout\ : std_logic;
SIGNAL \CPU1|Mux15~0_combout\ : std_logic;
SIGNAL \CPU1|Mux15~1_combout\ : std_logic;
SIGNAL \CPU1|Mux15~2_combout\ : std_logic;
SIGNAL \CPU1|Mux15~4_combout\ : std_logic;
SIGNAL \CPU1|Mux4~16_combout\ : std_logic;
SIGNAL \CPU1|Mux15~5_combout\ : std_logic;
SIGNAL \CPU1|Add1~19\ : std_logic;
SIGNAL \CPU1|Add1~20_combout\ : std_logic;
SIGNAL \CPU1|acc[8]~21_combout\ : std_logic;
SIGNAL \CPU1|Mux15~3_combout\ : std_logic;
SIGNAL \CPU1|Mux15~7_combout\ : std_logic;
SIGNAL \CPU1|Mux66~0_combout\ : std_logic;
SIGNAL \CPU1|acc[8]~13_combout\ : std_logic;
SIGNAL \CPU1|WideOr1~0_combout\ : std_logic;
SIGNAL \CPU1|acc[8]~25_combout\ : std_logic;
SIGNAL \CPU1|atm~7_combout\ : std_logic;
SIGNAL \CPU1|Add5~21\ : std_logic;
SIGNAL \CPU1|Add5~23\ : std_logic;
SIGNAL \CPU1|Add5~24_combout\ : std_logic;
SIGNAL \CPU1|Mux24~0_combout\ : std_logic;
SIGNAL \CPU1|Mux24~2_combout\ : std_logic;
SIGNAL \CPU1|Equal11~1_combout\ : std_logic;
SIGNAL \CPU1|Equal16~0_combout\ : std_logic;
SIGNAL \CPU1|Equal17~0_combout\ : std_logic;
SIGNAL \CPU1|Equal11~0_combout\ : std_logic;
SIGNAL \CPU1|Equal17~1_combout\ : std_logic;
SIGNAL \CPU1|acc[1]~7_combout\ : std_logic;
SIGNAL \CPU1|acc[1]~11_combout\ : std_logic;
SIGNAL \CPU1|Mux24~4_combout\ : std_logic;
SIGNAL \CPU1|Mux24~5_combout\ : std_logic;
SIGNAL \CPU1|acc[1]~12_combout\ : std_logic;
SIGNAL \CPU1|WideOr2~1_combout\ : std_logic;
SIGNAL \CPU1|WideOr2~combout\ : std_logic;
SIGNAL \CPU1|acc[6]~14_combout\ : std_logic;
SIGNAL \CPU1|atm~1_combout\ : std_logic;
SIGNAL \CPU1|Add5~1\ : std_logic;
SIGNAL \CPU1|Add5~3\ : std_logic;
SIGNAL \CPU1|Add5~4_combout\ : std_logic;
SIGNAL \CPU1|atm~3_combout\ : std_logic;
SIGNAL \CPU1|Add5~5\ : std_logic;
SIGNAL \CPU1|Add5~7\ : std_logic;
SIGNAL \CPU1|Add5~8_combout\ : std_logic;
SIGNAL \CPU1|Mux4~3_combout\ : std_logic;
SIGNAL \CPU1|Mux21~0_combout\ : std_logic;
SIGNAL \CPU1|Mux4~11_combout\ : std_logic;
SIGNAL \CPU1|Mux21~1_combout\ : std_logic;
SIGNAL \CPU1|Mux21~4_combout\ : std_logic;
SIGNAL \CPU1|Add1~9\ : std_logic;
SIGNAL \CPU1|Add1~10_combout\ : std_logic;
SIGNAL \CPU1|acc[5]~1_combout\ : std_logic;
SIGNAL \CPU1|Add5~9\ : std_logic;
SIGNAL \CPU1|Add5~10_combout\ : std_logic;
SIGNAL \CPU1|Mux4~9_combout\ : std_logic;
SIGNAL \CPU1|Mux20~0_combout\ : std_logic;
SIGNAL \CPU1|Mux4~7_combout\ : std_logic;
SIGNAL \CPU1|Mux4~10_combout\ : std_logic;
SIGNAL \CPU1|Mux20~1_combout\ : std_logic;
SIGNAL \CPU1|Mux20~3_combout\ : std_logic;
SIGNAL \CPU1|Mux20~4_combout\ : std_logic;
SIGNAL \CPU1|atm~12_combout\ : std_logic;
SIGNAL \CPU1|Add5~11\ : std_logic;
SIGNAL \CPU1|Add5~12_combout\ : std_logic;
SIGNAL \CPU1|Mux4~8_combout\ : std_logic;
SIGNAL \CPU1|Mux4~12_combout\ : std_logic;
SIGNAL \CPU1|Mux19~0_combout\ : std_logic;
SIGNAL \CPU1|Mux19~1_combout\ : std_logic;
SIGNAL \CPU1|atm~11_combout\ : std_logic;
SIGNAL \CPU1|Mux19~3_combout\ : std_logic;
SIGNAL \CPU1|Mux19~4_combout\ : std_logic;
SIGNAL \CPU1|Add1~11\ : std_logic;
SIGNAL \CPU1|Add1~13\ : std_logic;
SIGNAL \CPU1|Add1~15\ : std_logic;
SIGNAL \CPU1|Add1~16_combout\ : std_logic;
SIGNAL \CPU1|Mux17~7_combout\ : std_logic;
SIGNAL \CPU1|Add1~17\ : std_logic;
SIGNAL \CPU1|Add1~18_combout\ : std_logic;
SIGNAL \CPU1|atm~8_combout\ : std_logic;
SIGNAL \CPU1|Selector43~0_combout\ : std_logic;
SIGNAL \CPU1|Mux16~10_combout\ : std_logic;
SIGNAL \CPU1|Mux16~11_combout\ : std_logic;
SIGNAL \CPU1|Mux16~13_combout\ : std_logic;
SIGNAL \CPU1|Mux16~6_combout\ : std_logic;
SIGNAL \CPU1|Mux16~17_combout\ : std_logic;
SIGNAL \CPU1|Mux16~16_combout\ : std_logic;
SIGNAL \CPU1|Mux16~9_combout\ : std_logic;
SIGNAL \CPU1|Add5~18_combout\ : std_logic;
SIGNAL \CPU1|Mux4~19_combout\ : std_logic;
SIGNAL \CPU1|Mux16~7_combout\ : std_logic;
SIGNAL \CPU1|Mux16~14_combout\ : std_logic;
SIGNAL \CPU1|Mux16~15_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode658w[2]~0_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode697w[2]~0_combout\ : std_logic;
SIGNAL \CPU1|DMBout[9]~feeder_combout\ : std_logic;
SIGNAL \CPU1|DMA[2]~feeder_combout\ : std_logic;
SIGNAL \CPU1|DskAdd[3]~21_combout\ : std_logic;
SIGNAL \CPU1|WideOr4~0_combout\ : std_logic;
SIGNAL \CPU1|Equal1~2_combout\ : std_logic;
SIGNAL \CPU1|Equal9~0_combout\ : std_logic;
SIGNAL \CPU1|WideOr7~0_combout\ : std_logic;
SIGNAL \CPU1|WideOr5~combout\ : std_logic;
SIGNAL \CPU1|Selector37~0_combout\ : std_logic;
SIGNAL \CPU1|DskAdd[6]~43_combout\ : std_logic;
SIGNAL \CPU1|DMA[3]~feeder_combout\ : std_logic;
SIGNAL \CPU1|DMA[4]~feeder_combout\ : std_logic;
SIGNAL \CPU1|DskAdd[5]~25_combout\ : std_logic;
SIGNAL \CPU1|Selector35~0_combout\ : std_logic;
SIGNAL \CPU1|DskAdd[6]~27_combout\ : std_logic;
SIGNAL \CPU1|Selector34~0_combout\ : std_logic;
SIGNAL \CPU1|DMA[8]~feeder_combout\ : std_logic;
SIGNAL \CPU1|DMA[9]~feeder_combout\ : std_logic;
SIGNAL \CPU1|DskAdd[11]~37_combout\ : std_logic;
SIGNAL \CPU1|Selector29~0_combout\ : std_logic;
SIGNAL \CPU1|DMA[11]~feeder_combout\ : std_logic;
SIGNAL \CPU1|DMA[12]~feeder_combout\ : std_logic;
SIGNAL \CPU1|DMBout[11]~feeder_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~14_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~15_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~14_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode645w[2]~0_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode645w[2]~1_combout\ : std_logic;
SIGNAL \CPU1|DMBout[10]~feeder_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~12_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~13_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~22_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~23_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~22_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~23_combout\ : std_logic;
SIGNAL \CPU1|Add2~17\ : std_logic;
SIGNAL \CPU1|Add2~18_combout\ : std_logic;
SIGNAL \CPU1|Selector93~0_combout\ : std_logic;
SIGNAL \CPU1|Add4~18_combout\ : std_logic;
SIGNAL \CPU1|Selector93~1_combout\ : std_logic;
SIGNAL \CPU1|MBout[11]~3_combout\ : std_logic;
SIGNAL \CPU1|MBout[8]~2_combout\ : std_logic;
SIGNAL \CPU1|WideOr18~0_combout\ : std_logic;
SIGNAL \CPU1|MBout[8]~4_combout\ : std_logic;
SIGNAL \CPU1|Add4~21\ : std_logic;
SIGNAL \CPU1|Add4~22_combout\ : std_logic;
SIGNAL \CPU1|Add2~21\ : std_logic;
SIGNAL \CPU1|Add2~22_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~6_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~7_combout\ : std_logic;
SIGNAL \CPU1|Selector91~0_combout\ : std_logic;
SIGNAL \CPU1|Selector91~1_combout\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~14_combout\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout\ : std_logic;
SIGNAL \CPU1|Add2~19\ : std_logic;
SIGNAL \CPU1|Add2~20_combout\ : std_logic;
SIGNAL \CPU1|Add6~13\ : std_logic;
SIGNAL \CPU1|Add6~15\ : std_logic;
SIGNAL \CPU1|Add6~17\ : std_logic;
SIGNAL \CPU1|Add6~18_combout\ : std_logic;
SIGNAL \CPU1|pc[5]~0_combout\ : std_logic;
SIGNAL \CPU1|Equal0~1_combout\ : std_logic;
SIGNAL \CPU1|Equal0~3_combout\ : std_logic;
SIGNAL \CPU1|Equal0~0_combout\ : std_logic;
SIGNAL \CPU1|pc[5]~1_combout\ : std_logic;
SIGNAL \CPU1|pc[5]~6_combout\ : std_logic;
SIGNAL \CPU1|Selector68~0_combout\ : std_logic;
SIGNAL \CPU1|Selector70~0_combout\ : std_logic;
SIGNAL \CPU1|Add3~5\ : std_logic;
SIGNAL \CPU1|Add3~7\ : std_logic;
SIGNAL \CPU1|Add3~9\ : std_logic;
SIGNAL \CPU1|Add3~11\ : std_logic;
SIGNAL \CPU1|Add3~13\ : std_logic;
SIGNAL \CPU1|Add3~15\ : std_logic;
SIGNAL \CPU1|Add3~17\ : std_logic;
SIGNAL \CPU1|Add3~19\ : std_logic;
SIGNAL \CPU1|Add3~20_combout\ : std_logic;
SIGNAL \CPU1|Selector77~0_combout\ : std_logic;
SIGNAL \CPU1|Selector77~1_combout\ : std_logic;
SIGNAL \CPU1|pc[10]~feeder_combout\ : std_logic;
SIGNAL \CPU1|Add0~20_combout\ : std_logic;
SIGNAL \CPU1|Selector65~0_combout\ : std_logic;
SIGNAL \CPU1|MA[10]~22_combout\ : std_logic;
SIGNAL \CPU1|MA[10]~23_combout\ : std_logic;
SIGNAL \CPU1|DMBout[5]~feeder_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~14_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~15_combout\ : std_logic;
SIGNAL \CPU1|Add2~10_combout\ : std_logic;
SIGNAL \CPU1|Selector97~0_combout\ : std_logic;
SIGNAL \CPU1|Add3~8_combout\ : std_logic;
SIGNAL \CPU1|Selector83~1_combout\ : std_logic;
SIGNAL \CPU1|pc[4]~feeder_combout\ : std_logic;
SIGNAL \CPU1|Add0~8_combout\ : std_logic;
SIGNAL \CPU1|Add4~7\ : std_logic;
SIGNAL \CPU1|Add4~9\ : std_logic;
SIGNAL \CPU1|Add4~10_combout\ : std_logic;
SIGNAL \CPU1|Selector97~1_combout\ : std_logic;
SIGNAL \CPU1|DMBout[7]~feeder_combout\ : std_logic;
SIGNAL \CPU1|DMBout[8]~feeder_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~21_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~18_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~19_combout\ : std_logic;
SIGNAL \CPU1|Selector95~0_combout\ : std_logic;
SIGNAL \CPU1|Selector95~1_combout\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout\ : std_logic;
SIGNAL \CPU1|ir~7_combout\ : std_logic;
SIGNAL \CPU1|Add5~22_combout\ : std_logic;
SIGNAL \CPU1|Mux4~14_combout\ : std_logic;
SIGNAL \CPU1|Mux14~4_combout\ : std_logic;
SIGNAL \CPU1|Mux14~5_combout\ : std_logic;
SIGNAL \CPU1|Add1~21\ : std_logic;
SIGNAL \CPU1|Add1~22_combout\ : std_logic;
SIGNAL \CPU1|Mux14~3_combout\ : std_logic;
SIGNAL \CPU1|Mux14~7_combout\ : std_logic;
SIGNAL \CPU1|skip~0_combout\ : std_logic;
SIGNAL \CPU1|ProcAcc~1_combout\ : std_logic;
SIGNAL \CPU1|Add1~4_combout\ : std_logic;
SIGNAL \CPU1|acc~9_combout\ : std_logic;
SIGNAL \CPU1|acc[2]~4_combout\ : std_logic;
SIGNAL \CPU1|Add5~6_combout\ : std_logic;
SIGNAL \CPU1|Mux4~0_combout\ : std_logic;
SIGNAL \CPU1|Mux23~1_combout\ : std_logic;
SIGNAL \CPU1|atm~0_combout\ : std_logic;
SIGNAL \CPU1|Mux23~4_combout\ : std_logic;
SIGNAL \CPU1|acc~16_combout\ : std_logic;
SIGNAL \CPU1|acc[3]~5_combout\ : std_logic;
SIGNAL \Rx_in~input_o\ : std_logic;
SIGNAL \UART1|rx_d1~0_combout\ : std_logic;
SIGNAL \UART1|rx_d1~q\ : std_logic;
SIGNAL \UART1|rx_d2~q\ : std_logic;
SIGNAL \UART1|rx_cnt[0]~11_combout\ : std_logic;
SIGNAL \UART1|rx_cnt[1]~8_combout\ : std_logic;
SIGNAL \UART1|Add1~1_combout\ : std_logic;
SIGNAL \UART1|rx_cnt[2]~1_combout\ : std_logic;
SIGNAL \UART1|rx_cnt[2]~9_combout\ : std_logic;
SIGNAL \UART1|Equal2~1_combout\ : std_logic;
SIGNAL \UART1|process_0~0_combout\ : std_logic;
SIGNAL \UART1|rx_cnt[2]~10_combout\ : std_logic;
SIGNAL \UART1|rx_cnt[0]~6_combout\ : std_logic;
SIGNAL \UART1|rx_busy~0_combout\ : std_logic;
SIGNAL \UART1|rx_busy~1_combout\ : std_logic;
SIGNAL \UART1|rx_busy~q\ : std_logic;
SIGNAL \UART1|rx_sample_cnt~2_combout\ : std_logic;
SIGNAL \UART1|rx_sample_cnt~1_combout\ : std_logic;
SIGNAL \UART1|rx_sample_cnt~0_combout\ : std_logic;
SIGNAL \UART1|Add0~0_combout\ : std_logic;
SIGNAL \UART1|rx_sample_cnt~4_combout\ : std_logic;
SIGNAL \UART1|Equal0~0_combout\ : std_logic;
SIGNAL \UART1|Add1~0_combout\ : std_logic;
SIGNAL \UART1|rx_cnt[3]~0_combout\ : std_logic;
SIGNAL \UART1|rx_cnt[3]~7_combout\ : std_logic;
SIGNAL \UART1|Decoder0~1_combout\ : std_logic;
SIGNAL \UART1|rx_reg[3]~7_combout\ : std_logic;
SIGNAL \UART1|rx_reg[3]~8_combout\ : std_logic;
SIGNAL \UART1|Equal2~0_combout\ : std_logic;
SIGNAL \UART1|rx_is_empty~0_combout\ : std_logic;
SIGNAL \UART1|rx_is_empty~q\ : std_logic;
SIGNAL \CPU1|Rload~0_combout\ : std_logic;
SIGNAL \CPU1|Rload~reg0_q\ : std_logic;
SIGNAL \CPU1|Selector49~0_combout\ : std_logic;
SIGNAL \CPU1|Mux22~2_combout\ : std_logic;
SIGNAL \CPU1|Mux22~3_combout\ : std_logic;
SIGNAL \CPU1|Mux22~0_combout\ : std_logic;
SIGNAL \CPU1|Mux22~1_combout\ : std_logic;
SIGNAL \CPU1|Mux22~4_combout\ : std_logic;
SIGNAL \CPU1|ProcAcc~2_combout\ : std_logic;
SIGNAL \CPU1|ProcAcc~0_combout\ : std_logic;
SIGNAL \CPU1|ProcAcc~3_combout\ : std_logic;
SIGNAL \CPU1|skip~1_combout\ : std_logic;
SIGNAL \CPU1|Mux45~7_combout\ : std_logic;
SIGNAL \CPU1|Selector119~4_combout\ : std_logic;
SIGNAL \CPU1|DskFlg~0_combout\ : std_logic;
SIGNAL \CPU1|DskFlg~q\ : std_logic;
SIGNAL \CPU1|Equal18~2_combout\ : std_logic;
SIGNAL \CPU1|RFlag~6_combout\ : std_logic;
SIGNAL \CPU1|RFlag~4_combout\ : std_logic;
SIGNAL \CPU1|RFlag~5_combout\ : std_logic;
SIGNAL \CPU1|RFlag~q\ : std_logic;
SIGNAL \CPU1|Mux45~9_combout\ : std_logic;
SIGNAL \CPU1|Mux45~17_combout\ : std_logic;
SIGNAL \CPU1|Equal12~0_combout\ : std_logic;
SIGNAL \CPU1|WideNor0~2_combout\ : std_logic;
SIGNAL \CPU1|WideOr0~2_combout\ : std_logic;
SIGNAL \CPU1|WideOr0~combout\ : std_logic;
SIGNAL \CPU1|Mux45~10_combout\ : std_logic;
SIGNAL \CPU1|Mux45~4_combout\ : std_logic;
SIGNAL \CPU1|Mux45~11_combout\ : std_logic;
SIGNAL \CPU1|Selector80~0_combout\ : std_logic;
SIGNAL \CPU1|MA[7]~17_combout\ : std_logic;
SIGNAL \CPU1|Equal0~2_combout\ : std_logic;
SIGNAL \CPU1|Mux52~0_combout\ : std_logic;
SIGNAL \CPU1|Mux52~1_combout\ : std_logic;
SIGNAL \CPU1|Add3~0_combout\ : std_logic;
SIGNAL \CPU1|Mux52~2_combout\ : std_logic;
SIGNAL \CPU1|Mux52~3_combout\ : std_logic;
SIGNAL \CPU1|Mux52~11_combout\ : std_logic;
SIGNAL \CPU1|pc[0]~feeder_combout\ : std_logic;
SIGNAL \CPU1|Add0~0_combout\ : std_logic;
SIGNAL \CPU1|Add4~1\ : std_logic;
SIGNAL \CPU1|Add4~3\ : std_logic;
SIGNAL \CPU1|Add4~5\ : std_logic;
SIGNAL \CPU1|Add4~6_combout\ : std_logic;
SIGNAL \CPU1|Add3~6_combout\ : std_logic;
SIGNAL \CPU1|Selector84~0_combout\ : std_logic;
SIGNAL \CPU1|Selector84~1_combout\ : std_logic;
SIGNAL \CPU1|pc[3]~feeder_combout\ : std_logic;
SIGNAL \CPU1|Add0~5\ : std_logic;
SIGNAL \CPU1|Add0~6_combout\ : std_logic;
SIGNAL \CPU1|Add0~7\ : std_logic;
SIGNAL \CPU1|Add0~9\ : std_logic;
SIGNAL \CPU1|Add0~10_combout\ : std_logic;
SIGNAL \CPU1|Add4~11\ : std_logic;
SIGNAL \CPU1|Add4~12_combout\ : std_logic;
SIGNAL \CPU1|DMBout[6]~feeder_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~16_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~17_combout\ : std_logic;
SIGNAL \CPU1|Selector96~0_combout\ : std_logic;
SIGNAL \CPU1|Selector96~1_combout\ : std_logic;
SIGNAL \CPU1|Add1~14_combout\ : std_logic;
SIGNAL \CPU1|Mux45~13_combout\ : std_logic;
SIGNAL \CPU1|Mux18~0_combout\ : std_logic;
SIGNAL \CPU1|atm~10_combout\ : std_logic;
SIGNAL \CPU1|Mux5~1_combout\ : std_logic;
SIGNAL \CPU1|Mux45~14_combout\ : std_logic;
SIGNAL \CPU1|Mux45~16_combout\ : std_logic;
SIGNAL \CPU1|Mux18~1_combout\ : std_logic;
SIGNAL \CPU1|Selector45~0_combout\ : std_logic;
SIGNAL \CPU1|Selector27~0_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode697w[2]~1_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~20_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~21_combout\ : std_logic;
SIGNAL \CPU1|Selector94~0_combout\ : std_logic;
SIGNAL \CPU1|Selector94~1_combout\ : std_logic;
SIGNAL \CPU1|st~27_combout\ : std_logic;
SIGNAL \CPU1|st.S3~q\ : std_logic;
SIGNAL \CPU1|ea[11]~0_combout\ : std_logic;
SIGNAL \CPU1|ea[11]~1_combout\ : std_logic;
SIGNAL \CPU1|ea[11]~2_combout\ : std_logic;
SIGNAL \CPU1|Add4~2_combout\ : std_logic;
SIGNAL \CPU1|Selector86~1_combout\ : std_logic;
SIGNAL \CPU1|pc[1]~feeder_combout\ : std_logic;
SIGNAL \CPU1|Add0~2_combout\ : std_logic;
SIGNAL \CPU1|MA[1]~5_combout\ : std_logic;
SIGNAL \CPU1|ir~2_combout\ : std_logic;
SIGNAL \CPU1|pc[5]~5_combout\ : std_logic;
SIGNAL \CPU1|Selector81~0_combout\ : std_logic;
SIGNAL \CPU1|Selector81~1_combout\ : std_logic;
SIGNAL \CPU1|pc[6]~feeder_combout\ : std_logic;
SIGNAL \CPU1|Add0~12_combout\ : std_logic;
SIGNAL \CPU1|Add4~13\ : std_logic;
SIGNAL \CPU1|Add4~15\ : std_logic;
SIGNAL \CPU1|Add4~16_combout\ : std_logic;
SIGNAL \CPU1|Add3~16_combout\ : std_logic;
SIGNAL \CPU1|Add6~14_combout\ : std_logic;
SIGNAL \CPU1|Selector79~0_combout\ : std_logic;
SIGNAL \CPU1|Selector79~1_combout\ : std_logic;
SIGNAL \CPU1|pc[8]~feeder_combout\ : std_logic;
SIGNAL \CPU1|Add0~16_combout\ : std_logic;
SIGNAL \CPU1|Add4~17\ : std_logic;
SIGNAL \CPU1|Add4~19\ : std_logic;
SIGNAL \CPU1|Add4~20_combout\ : std_logic;
SIGNAL \CPU1|Selector92~0_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~4_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~5_combout\ : std_logic;
SIGNAL \CPU1|Selector92~1_combout\ : std_logic;
SIGNAL \CPU1|ir~0_combout\ : std_logic;
SIGNAL \CPU1|MBout[11]~1_combout\ : std_logic;
SIGNAL \CPU1|Add2~4_combout\ : std_logic;
SIGNAL \CPU1|Selector100~0_combout\ : std_logic;
SIGNAL \CPU1|DMBout[2]~feeder_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~8_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~9_combout\ : std_logic;
SIGNAL \CPU1|Selector100~1_combout\ : std_logic;
SIGNAL \CPU1|DMBout[3]~feeder_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~10_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~11_combout\ : std_logic;
SIGNAL \CPU1|Selector99~0_combout\ : std_logic;
SIGNAL \CPU1|Selector99~1_combout\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout\ : std_logic;
SIGNAL \CPU1|ir~5_combout\ : std_logic;
SIGNAL \CPU1|acc~8_combout\ : std_logic;
SIGNAL \CPU1|Mux28~0_combout\ : std_logic;
SIGNAL \CPU1|Selector53~0_combout\ : std_logic;
SIGNAL \CPU1|Selector53~1_combout\ : std_logic;
SIGNAL \CPU1|st.S0~q\ : std_logic;
SIGNAL \CPU1|Selector75~0_combout\ : std_logic;
SIGNAL \CPU1|MA[0]~0_combout\ : std_logic;
SIGNAL \CPU1|MA[0]~1_combout\ : std_logic;
SIGNAL \CPU1|MA[0]~2_combout\ : std_logic;
SIGNAL \CPU1|Add2~2_combout\ : std_logic;
SIGNAL \CPU1|DMBout[1]~feeder_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~2_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~3_combout\ : std_logic;
SIGNAL \CPU1|Selector101~0_combout\ : std_logic;
SIGNAL \CPU1|Selector101~1_combout\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout\ : std_logic;
SIGNAL \CPU1|Selector119~0_combout\ : std_logic;
SIGNAL \CPU1|Selector119~1_combout\ : std_logic;
SIGNAL \CPU1|Selector119~3_combout\ : std_logic;
SIGNAL \CPU1|Selector103~0_combout\ : std_logic;
SIGNAL \CPU1|DmaRq~0_combout\ : std_logic;
SIGNAL \CPU1|DmaRq~q\ : std_logic;
SIGNAL \CPU1|Mux27~0_combout\ : std_logic;
SIGNAL \CPU1|st.S2~q\ : std_logic;
SIGNAL \CPU1|Selector57~0_combout\ : std_logic;
SIGNAL \CPU1|st.D0~q\ : std_logic;
SIGNAL \CPU1|st.D1~q\ : std_logic;
SIGNAL \CPU1|st.D2~q\ : std_logic;
SIGNAL \CPU1|st.D3~feeder_combout\ : std_logic;
SIGNAL \CPU1|st.D3~q\ : std_logic;
SIGNAL \CPU1|st.D4~q\ : std_logic;
SIGNAL \CPU1|MBout[11]~0_combout\ : std_logic;
SIGNAL \CPU1|Add2~0_combout\ : std_logic;
SIGNAL \CPU1|Selector102~0_combout\ : std_logic;
SIGNAL \CPU1|Add4~0_combout\ : std_logic;
SIGNAL \CPU1|DMBout[0]~feeder_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~0_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~1_combout\ : std_logic;
SIGNAL \CPU1|Selector102~1_combout\ : std_logic;
SIGNAL \CPU1|ir~11_combout\ : std_logic;
SIGNAL \CPU1|Equal13~0_combout\ : std_logic;
SIGNAL \CPU1|WideNor0~0_combout\ : std_logic;
SIGNAL \CPU1|Equal11~2_combout\ : std_logic;
SIGNAL \CPU1|Selector25~0_combout\ : std_logic;
SIGNAL \CPU1|Dir~q\ : std_logic;
SIGNAL \CPU1|DMBout[0]~0_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~12_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~13_combout\ : std_logic;
SIGNAL \CPU1|Selector98~0_combout\ : std_logic;
SIGNAL \CPU1|Selector98~1_combout\ : std_logic;
SIGNAL \CPU1|ir~9_combout\ : std_logic;
SIGNAL \CPU1|Equal1~0_combout\ : std_logic;
SIGNAL \CPU1|TFlag~6_combout\ : std_logic;
SIGNAL \CPU1|TFlag~4_combout\ : std_logic;
SIGNAL \CPU1|Tnxt~0_combout\ : std_logic;
SIGNAL \CPU1|Tnxt~q\ : std_logic;
SIGNAL \CPU1|TFlag~5_combout\ : std_logic;
SIGNAL \CPU1|TFlag~q\ : std_logic;
SIGNAL \CPU1|inten~1_combout\ : std_logic;
SIGNAL \CPU1|inten~2_combout\ : std_logic;
SIGNAL \CPU1|inten~q\ : std_logic;
SIGNAL \CPU1|process_0~0_combout\ : std_logic;
SIGNAL \CPU1|process_0~1_combout\ : std_logic;
SIGNAL \CPU1|Selector63~0_combout\ : std_logic;
SIGNAL \CPU1|irq~q\ : std_logic;
SIGNAL \CPU1|ir~3_combout\ : std_logic;
SIGNAL \CPU1|Add1~0_combout\ : std_logic;
SIGNAL \CPU1|acc[0]~6_combout\ : std_logic;
SIGNAL \CPU1|atm~13_combout\ : std_logic;
SIGNAL \CPU1|Mux4~1_combout\ : std_logic;
SIGNAL \CPU1|Mux25~0_combout\ : std_logic;
SIGNAL \CPU1|Mux25~2_combout\ : std_logic;
SIGNAL \CPU1|Mux25~3_combout\ : std_logic;
SIGNAL \CPU1|Selector40~0_combout\ : std_logic;
SIGNAL \CPU1|DskAdd[0]~16\ : std_logic;
SIGNAL \CPU1|DskAdd[1]~17_combout\ : std_logic;
SIGNAL \CPU1|Selector39~0_combout\ : std_logic;
SIGNAL \CPU1|DskAdd[1]~18\ : std_logic;
SIGNAL \CPU1|DskAdd[2]~19_combout\ : std_logic;
SIGNAL \CPU1|Selector38~0_combout\ : std_logic;
SIGNAL \CPU1|DskAdd[2]~20\ : std_logic;
SIGNAL \CPU1|DskAdd[3]~22\ : std_logic;
SIGNAL \CPU1|DskAdd[4]~23_combout\ : std_logic;
SIGNAL \CPU1|Selector36~0_combout\ : std_logic;
SIGNAL \CPU1|DskAdd[4]~24\ : std_logic;
SIGNAL \CPU1|DskAdd[5]~26\ : std_logic;
SIGNAL \CPU1|DskAdd[6]~28\ : std_logic;
SIGNAL \CPU1|DskAdd[7]~29_combout\ : std_logic;
SIGNAL \CPU1|Selector33~0_combout\ : std_logic;
SIGNAL \CPU1|DskAdd[7]~30\ : std_logic;
SIGNAL \CPU1|DskAdd[8]~31_combout\ : std_logic;
SIGNAL \CPU1|Selector32~0_combout\ : std_logic;
SIGNAL \CPU1|DskAdd[8]~32\ : std_logic;
SIGNAL \CPU1|DskAdd[9]~33_combout\ : std_logic;
SIGNAL \CPU1|Selector31~0_combout\ : std_logic;
SIGNAL \CPU1|DskAdd[9]~34\ : std_logic;
SIGNAL \CPU1|DskAdd[10]~35_combout\ : std_logic;
SIGNAL \CPU1|Selector30~0_combout\ : std_logic;
SIGNAL \CPU1|DskAdd[10]~36\ : std_logic;
SIGNAL \CPU1|DskAdd[11]~38\ : std_logic;
SIGNAL \CPU1|DskAdd[12]~39_combout\ : std_logic;
SIGNAL \CPU1|Selector46~0_combout\ : std_logic;
SIGNAL \CPU1|Selector28~0_combout\ : std_logic;
SIGNAL \CPU1|DskAdd[12]~40\ : std_logic;
SIGNAL \CPU1|DskAdd[13]~42\ : std_logic;
SIGNAL \CPU1|DskAdd[14]~44_combout\ : std_logic;
SIGNAL \CPU1|Selector26~0_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode697w[2]~2_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~17_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~10_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~11_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~8_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~9_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~7_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~5_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~3_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~1_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout\ : std_logic;
SIGNAL \auto_hub|tdo~4_combout\ : std_logic;
SIGNAL \auto_hub|tdo_bypass_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|tdo_bypass_reg~q\ : std_logic;
SIGNAL \auto_hub|tdo~7_combout\ : std_logic;
SIGNAL \auto_hub|tdo~2_combout\ : std_logic;
SIGNAL \auto_hub|tdo~6_combout\ : std_logic;
SIGNAL \auto_hub|tdo~q\ : std_logic;
SIGNAL \auto_hub|tdo~_wirecell_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \auto_hub|jtag_ir_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_ir_reg[7]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_ir_reg[6]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_ir_reg[5]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_ir_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_ir_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|Equal1~0_combout\ : std_logic;
SIGNAL \auto_hub|virtual_ir_scan_reg~q\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\ : std_logic;
SIGNAL \CPU1|Selector72~0_combout\ : std_logic;
SIGNAL \CPU1|Selector66~0_combout\ : std_logic;
SIGNAL \CPU1|Selector64~0_combout\ : std_logic;
SIGNAL \CPU1|Equal21~0_combout\ : std_logic;
SIGNAL \CPU1|Selector56~0_combout\ : std_logic;
SIGNAL \CPU1|st.S4~q\ : std_logic;
SIGNAL \CPU1|Selector54~0_combout\ : std_logic;
SIGNAL \CPU1|Selector54~2_combout\ : std_logic;
SIGNAL \CPU1|st.S1~q\ : std_logic;
SIGNAL \CPU1|Dir~0_combout\ : std_logic;
SIGNAL \CPU1|Selector88~0_combout\ : std_logic;
SIGNAL \CPU1|Selector88~1_combout\ : std_logic;
SIGNAL \CPU1|TLoad~reg0_q\ : std_logic;
SIGNAL \UART1|tx_is_empty~0_combout\ : std_logic;
SIGNAL \UART1|tx_is_empty~q\ : std_logic;
SIGNAL \UART1|tx_cnt[0]~3_combout\ : std_logic;
SIGNAL \UART1|tx_cnt[2]~2_combout\ : std_logic;
SIGNAL \UART1|tx_cnt~1_combout\ : std_logic;
SIGNAL \UART1|tx_out~0_combout\ : std_logic;
SIGNAL \UART1|tx_out~3_combout\ : std_logic;
SIGNAL \UART1|tx_out~4_combout\ : std_logic;
SIGNAL \UART1|Equal4~0_combout\ : std_logic;
SIGNAL \UART1|tx_out~5_combout\ : std_logic;
SIGNAL \UART1|tx_out~q\ : std_logic;
SIGNAL \DIVIDER1|ledval~0_combout\ : std_logic;
SIGNAL \DIVIDER1|Add1~0_combout\ : std_logic;
SIGNAL \DIVIDER1|leddiv~0_combout\ : std_logic;
SIGNAL \DIVIDER1|Add1~1\ : std_logic;
SIGNAL \DIVIDER1|Add1~2_combout\ : std_logic;
SIGNAL \DIVIDER1|Add1~3\ : std_logic;
SIGNAL \DIVIDER1|Add1~4_combout\ : std_logic;
SIGNAL \DIVIDER1|Add1~5\ : std_logic;
SIGNAL \DIVIDER1|Add1~7\ : std_logic;
SIGNAL \DIVIDER1|Add1~8_combout\ : std_logic;
SIGNAL \DIVIDER1|Add1~9\ : std_logic;
SIGNAL \DIVIDER1|Add1~11\ : std_logic;
SIGNAL \DIVIDER1|Add1~13\ : std_logic;
SIGNAL \DIVIDER1|Add1~14_combout\ : std_logic;
SIGNAL \DIVIDER1|Add1~15\ : std_logic;
SIGNAL \DIVIDER1|Add1~16_combout\ : std_logic;
SIGNAL \DIVIDER1|leddiv~1_combout\ : std_logic;
SIGNAL \DIVIDER1|Add1~17\ : std_logic;
SIGNAL \DIVIDER1|Add1~18_combout\ : std_logic;
SIGNAL \DIVIDER1|Add1~19\ : std_logic;
SIGNAL \DIVIDER1|Add1~21\ : std_logic;
SIGNAL \DIVIDER1|Add1~22_combout\ : std_logic;
SIGNAL \DIVIDER1|leddiv~3_combout\ : std_logic;
SIGNAL \DIVIDER1|Equal2~2_combout\ : std_logic;
SIGNAL \DIVIDER1|Add1~12_combout\ : std_logic;
SIGNAL \DIVIDER1|Equal2~1_combout\ : std_logic;
SIGNAL \DIVIDER1|Add1~6_combout\ : std_logic;
SIGNAL \DIVIDER1|Equal2~0_combout\ : std_logic;
SIGNAL \DIVIDER1|Equal2~4_combout\ : std_logic;
SIGNAL \DIVIDER1|leddiv~7_combout\ : std_logic;
SIGNAL \DIVIDER1|Add1~23\ : std_logic;
SIGNAL \DIVIDER1|Add1~24_combout\ : std_logic;
SIGNAL \DIVIDER1|Add1~25\ : std_logic;
SIGNAL \DIVIDER1|Add1~26_combout\ : std_logic;
SIGNAL \DIVIDER1|leddiv~4_combout\ : std_logic;
SIGNAL \DIVIDER1|Add1~27\ : std_logic;
SIGNAL \DIVIDER1|Add1~28_combout\ : std_logic;
SIGNAL \DIVIDER1|Add1~29\ : std_logic;
SIGNAL \DIVIDER1|Add1~31\ : std_logic;
SIGNAL \DIVIDER1|Add1~32_combout\ : std_logic;
SIGNAL \DIVIDER1|leddiv~5_combout\ : std_logic;
SIGNAL \DIVIDER1|Add1~33\ : std_logic;
SIGNAL \DIVIDER1|Add1~34_combout\ : std_logic;
SIGNAL \DIVIDER1|Add1~35\ : std_logic;
SIGNAL \DIVIDER1|Add1~36_combout\ : std_logic;
SIGNAL \DIVIDER1|Add1~37\ : std_logic;
SIGNAL \DIVIDER1|Add1~38_combout\ : std_logic;
SIGNAL \DIVIDER1|Equal2~5_combout\ : std_logic;
SIGNAL \DIVIDER1|leddiv~6_combout\ : std_logic;
SIGNAL \DIVIDER1|Equal2~7_combout\ : std_logic;
SIGNAL \DIVIDER1|Add1~39\ : std_logic;
SIGNAL \DIVIDER1|Add1~41\ : std_logic;
SIGNAL \DIVIDER1|Add1~43\ : std_logic;
SIGNAL \DIVIDER1|Add1~45\ : std_logic;
SIGNAL \DIVIDER1|Add1~46_combout\ : std_logic;
SIGNAL \DIVIDER1|Add1~47\ : std_logic;
SIGNAL \DIVIDER1|Add1~48_combout\ : std_logic;
SIGNAL \DIVIDER1|leddiv~8_combout\ : std_logic;
SIGNAL \DIVIDER1|Add1~49\ : std_logic;
SIGNAL \DIVIDER1|Add1~50_combout\ : std_logic;
SIGNAL \DIVIDER1|Add1~51\ : std_logic;
SIGNAL \DIVIDER1|Add1~52_combout\ : std_logic;
SIGNAL \DIVIDER1|Add1~53\ : std_logic;
SIGNAL \DIVIDER1|Add1~55\ : std_logic;
SIGNAL \DIVIDER1|Add1~56_combout\ : std_logic;
SIGNAL \DIVIDER1|Add1~57\ : std_logic;
SIGNAL \DIVIDER1|Add1~59\ : std_logic;
SIGNAL \DIVIDER1|Add1~60_combout\ : std_logic;
SIGNAL \DIVIDER1|Add1~61\ : std_logic;
SIGNAL \DIVIDER1|Add1~62_combout\ : std_logic;
SIGNAL \DIVIDER1|Equal2~9_combout\ : std_logic;
SIGNAL \DIVIDER1|Equal2~10_combout\ : std_logic;
SIGNAL \DIVIDER1|ledval~q\ : std_logic;
SIGNAL \DIVIDER1|hbt[0]~feeder_combout\ : std_logic;
SIGNAL \altera_reserved_tms~input_o\ : std_logic;
SIGNAL \altera_internal_jtag~TDO\ : std_logic;
SIGNAL \DIVIDER1|hbt\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \UART1|rx_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \UART1|tx_reg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \CPU1|DskReg\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \CPU1|Tty\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \CPU1|pc\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Mem1|altsyncram_component|auto_generated|altsyncram1|q_b\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \DIVIDER1|leddiv\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \DIVIDER1|txdiv\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \UART1|rx_cnt\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \UART1|rx_reg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \UART1|tx_cnt\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CPU1|DMA\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \CPU1|DskAdd\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \CPU1|Tmp\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \CPU1|acc\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \CPU1|ir\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode645w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode658w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode666w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode674w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|hub_info_reg|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|shadow_jsm|tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|irsr_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \DIVIDER1|rxdiv\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \UART1|rx_sample_cnt\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CPU1|DMBout\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \CPU1|MBout\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \CPU1|ea\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \auto_hub|hub_info_reg|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|shadow_jsm|state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \UART1|ALT_INV_tx_out~q\ : std_logic;
SIGNAL \Mem1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\ : std_logic;
SIGNAL \Mem2|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\ : std_logic;
SIGNAL \CPU1|ALT_INV_st.D0~q\ : std_logic;
SIGNAL \CPU1|ALT_INV_st.S0~q\ : std_logic;
SIGNAL \CPU1|ALT_INV_st.S1~q\ : std_logic;
SIGNAL \UART1|ALT_INV_rx_busy~q\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|ALT_INV_irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|ALT_INV_irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|ALT_INV_irf_reg[2][0]~q\ : std_logic;
SIGNAL \auto_hub|ALT_INV_irf_reg[2][3]~q\ : std_logic;
SIGNAL \auto_hub|ALT_INV_clr_reg~q\ : std_logic;
SIGNAL \auto_hub|shadow_jsm|ALT_INV_state\ : std_logic_vector(8 DOWNTO 3);
SIGNAL \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_Clk~inputclkctrl_outclk\ : std_logic;

BEGIN

Tx_out <= ww_Tx_out;
Led <= ww_Led;
ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
altera_reserved_tdo <= ww_altera_reserved_tdo;
ww_Rx_in <= Rx_in;
ww_Clk <= Clk;
ww_Reset <= Reset;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\ <= (\CPU1|MBout\(1) & \CPU1|MBout\(0));

\Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\ <= (\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1) & \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0));

\Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\ <= (\CPU1|MA[11]~25_combout\ & \CPU1|MA[10]~23_combout\ & \CPU1|MA[9]~21_combout\ & \CPU1|MA[8]~19_combout\ & \CPU1|MA[7]~17_combout\ & \CPU1|MA[6]~15_combout\ & 
\CPU1|MA[5]~13_combout\ & \CPU1|MA[4]~11_combout\ & \CPU1|MA[3]~9_combout\ & \CPU1|MA[2]~7_combout\ & \CPU1|MA[1]~5_combout\ & \CPU1|MA[0]~2_combout\);

\Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\ <= (\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & 
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & 
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & 
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & 
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(0) <= \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(0);
\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(1) <= \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(1);

\Mem1|altsyncram_component|auto_generated|altsyncram1|q_b\(0) <= \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(0);
\Mem1|altsyncram_component|auto_generated|altsyncram1|q_b\(1) <= \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(1);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAIN_bus\(0) <= \CPU1|DMBout\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAIN_bus\(0) <= \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTAADDR_bus\ <= (\CPU1|DMA\(12) & \CPU1|DMA\(11) & \CPU1|DMA\(10) & \CPU1|DMA\(9) & \CPU1|DMA\(8) & \CPU1|DMA\(7) & \CPU1|DMA\(6) & \CPU1|DMA\(5) & \CPU1|DMA\(4) & 
\CPU1|DMA\(3) & \CPU1|DMA\(2) & \CPU1|DMA\(1) & \CPU1|DMA\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBADDR_bus\ <= (\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAIN_bus\(0) <= \CPU1|DMBout\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAIN_bus\(0) <= \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTAADDR_bus\ <= (\CPU1|DMA\(12) & \CPU1|DMA\(11) & \CPU1|DMA\(10) & \CPU1|DMA\(9) & \CPU1|DMA\(8) & \CPU1|DMA\(7) & \CPU1|DMA\(6) & \CPU1|DMA\(5) & \CPU1|DMA\(4) & 
\CPU1|DMA\(3) & \CPU1|DMA\(2) & \CPU1|DMA\(1) & \CPU1|DMA\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBADDR_bus\ <= (\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\(0) <= \CPU1|DMBout\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\(0) <= \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\ <= (\CPU1|DMA\(12) & \CPU1|DMA\(11) & \CPU1|DMA\(10) & \CPU1|DMA\(9) & \CPU1|DMA\(8) & \CPU1|DMA\(7) & \CPU1|DMA\(6) & \CPU1|DMA\(5) & \CPU1|DMA\(4) & 
\CPU1|DMA\(3) & \CPU1|DMA\(2) & \CPU1|DMA\(1) & \CPU1|DMA\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\ <= (\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAIN_bus\(0) <= \CPU1|DMBout\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAIN_bus\(0) <= \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTAADDR_bus\ <= (\CPU1|DMA\(12) & \CPU1|DMA\(11) & \CPU1|DMA\(10) & \CPU1|DMA\(9) & \CPU1|DMA\(8) & \CPU1|DMA\(7) & \CPU1|DMA\(6) & \CPU1|DMA\(5) & \CPU1|DMA\(4) & 
\CPU1|DMA\(3) & \CPU1|DMA\(2) & \CPU1|DMA\(1) & \CPU1|DMA\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBADDR_bus\ <= (\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAIN_bus\(0) <= \CPU1|DMBout\(1);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAIN_bus\(0) <= \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTAADDR_bus\ <= (\CPU1|DMA\(12) & \CPU1|DMA\(11) & \CPU1|DMA\(10) & \CPU1|DMA\(9) & \CPU1|DMA\(8) & \CPU1|DMA\(7) & \CPU1|DMA\(6) & \CPU1|DMA\(5) & \CPU1|DMA\(4) & 
\CPU1|DMA\(3) & \CPU1|DMA\(2) & \CPU1|DMA\(1) & \CPU1|DMA\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBADDR_bus\ <= (\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAIN_bus\(0) <= \CPU1|DMBout\(1);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAIN_bus\(0) <= \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTAADDR_bus\ <= (\CPU1|DMA\(12) & \CPU1|DMA\(11) & \CPU1|DMA\(10) & \CPU1|DMA\(9) & \CPU1|DMA\(8) & \CPU1|DMA\(7) & \CPU1|DMA\(6) & \CPU1|DMA\(5) & \CPU1|DMA\(4) & 
\CPU1|DMA\(3) & \CPU1|DMA\(2) & \CPU1|DMA\(1) & \CPU1|DMA\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBADDR_bus\ <= (\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAIN_bus\(0) <= \CPU1|DMBout\(1);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAIN_bus\(0) <= \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTAADDR_bus\ <= (\CPU1|DMA\(12) & \CPU1|DMA\(11) & \CPU1|DMA\(10) & \CPU1|DMA\(9) & \CPU1|DMA\(8) & \CPU1|DMA\(7) & \CPU1|DMA\(6) & \CPU1|DMA\(5) & \CPU1|DMA\(4) & 
\CPU1|DMA\(3) & \CPU1|DMA\(2) & \CPU1|DMA\(1) & \CPU1|DMA\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBADDR_bus\ <= (\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAIN_bus\(0) <= \CPU1|DMBout\(1);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAIN_bus\(0) <= \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTAADDR_bus\ <= (\CPU1|DMA\(12) & \CPU1|DMA\(11) & \CPU1|DMA\(10) & \CPU1|DMA\(9) & \CPU1|DMA\(8) & \CPU1|DMA\(7) & \CPU1|DMA\(6) & \CPU1|DMA\(5) & \CPU1|DMA\(4) & 
\CPU1|DMA\(3) & \CPU1|DMA\(2) & \CPU1|DMA\(1) & \CPU1|DMA\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBADDR_bus\ <= (\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus\(0);

\Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAIN_bus\ <= (\CPU1|MBout\(11) & \CPU1|MBout\(10));

\Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAIN_bus\ <= (\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11) & \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10));

\Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTAADDR_bus\ <= (\CPU1|MA[11]~25_combout\ & \CPU1|MA[10]~23_combout\ & \CPU1|MA[9]~21_combout\ & \CPU1|MA[8]~19_combout\ & \CPU1|MA[7]~17_combout\ & \CPU1|MA[6]~15_combout\ & 
\CPU1|MA[5]~13_combout\ & \CPU1|MA[4]~11_combout\ & \CPU1|MA[3]~9_combout\ & \CPU1|MA[2]~7_combout\ & \CPU1|MA[1]~5_combout\ & \CPU1|MA[0]~2_combout\);

\Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBADDR_bus\ <= (\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & 
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & 
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & 
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & 
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(10) <= \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus\(0);
\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) <= \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus\(1);

\Mem1|altsyncram_component|auto_generated|altsyncram1|q_b\(10) <= \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus\(0);
\Mem1|altsyncram_component|auto_generated|altsyncram1|q_b\(11) <= \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus\(1);

\Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAIN_bus\ <= (\CPU1|MBout\(3) & \CPU1|MBout\(2));

\Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAIN_bus\ <= (\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3) & \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2));

\Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTAADDR_bus\ <= (\CPU1|MA[11]~25_combout\ & \CPU1|MA[10]~23_combout\ & \CPU1|MA[9]~21_combout\ & \CPU1|MA[8]~19_combout\ & \CPU1|MA[7]~17_combout\ & \CPU1|MA[6]~15_combout\ & 
\CPU1|MA[5]~13_combout\ & \CPU1|MA[4]~11_combout\ & \CPU1|MA[3]~9_combout\ & \CPU1|MA[2]~7_combout\ & \CPU1|MA[1]~5_combout\ & \CPU1|MA[0]~2_combout\);

\Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBADDR_bus\ <= (\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & 
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & 
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & 
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & 
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(2) <= \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus\(0);
\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(3) <= \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus\(1);

\Mem1|altsyncram_component|auto_generated|altsyncram1|q_b\(2) <= \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus\(0);
\Mem1|altsyncram_component|auto_generated|altsyncram1|q_b\(3) <= \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus\(1);

\Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAIN_bus\ <= (\CPU1|MBout\(5) & \CPU1|MBout\(4));

\Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAIN_bus\ <= (\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5) & \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4));

\Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTAADDR_bus\ <= (\CPU1|MA[11]~25_combout\ & \CPU1|MA[10]~23_combout\ & \CPU1|MA[9]~21_combout\ & \CPU1|MA[8]~19_combout\ & \CPU1|MA[7]~17_combout\ & \CPU1|MA[6]~15_combout\ & 
\CPU1|MA[5]~13_combout\ & \CPU1|MA[4]~11_combout\ & \CPU1|MA[3]~9_combout\ & \CPU1|MA[2]~7_combout\ & \CPU1|MA[1]~5_combout\ & \CPU1|MA[0]~2_combout\);

\Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBADDR_bus\ <= (\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & 
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & 
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & 
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & 
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(4) <= \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus\(0);
\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(5) <= \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus\(1);

\Mem1|altsyncram_component|auto_generated|altsyncram1|q_b\(4) <= \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus\(0);
\Mem1|altsyncram_component|auto_generated|altsyncram1|q_b\(5) <= \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus\(1);

\Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAIN_bus\ <= (\CPU1|MBout\(7) & \CPU1|MBout\(6));

\Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAIN_bus\ <= (\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7) & \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6));

\Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTAADDR_bus\ <= (\CPU1|MA[11]~25_combout\ & \CPU1|MA[10]~23_combout\ & \CPU1|MA[9]~21_combout\ & \CPU1|MA[8]~19_combout\ & \CPU1|MA[7]~17_combout\ & \CPU1|MA[6]~15_combout\ & 
\CPU1|MA[5]~13_combout\ & \CPU1|MA[4]~11_combout\ & \CPU1|MA[3]~9_combout\ & \CPU1|MA[2]~7_combout\ & \CPU1|MA[1]~5_combout\ & \CPU1|MA[0]~2_combout\);

\Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBADDR_bus\ <= (\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & 
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & 
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & 
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & 
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(6) <= \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus\(0);
\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(7) <= \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus\(1);

\Mem1|altsyncram_component|auto_generated|altsyncram1|q_b\(6) <= \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus\(0);
\Mem1|altsyncram_component|auto_generated|altsyncram1|q_b\(7) <= \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus\(1);

\Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAIN_bus\ <= (\CPU1|MBout\(9) & \CPU1|MBout\(8));

\Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAIN_bus\ <= (\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9) & \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8));

\Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTAADDR_bus\ <= (\CPU1|MA[11]~25_combout\ & \CPU1|MA[10]~23_combout\ & \CPU1|MA[9]~21_combout\ & \CPU1|MA[8]~19_combout\ & \CPU1|MA[7]~17_combout\ & \CPU1|MA[6]~15_combout\ & 
\CPU1|MA[5]~13_combout\ & \CPU1|MA[4]~11_combout\ & \CPU1|MA[3]~9_combout\ & \CPU1|MA[2]~7_combout\ & \CPU1|MA[1]~5_combout\ & \CPU1|MA[0]~2_combout\);

\Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBADDR_bus\ <= (\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & 
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & 
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & 
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & 
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(8) <= \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\(0);
\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(9) <= \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\(1);

\Mem1|altsyncram_component|auto_generated|altsyncram1|q_b\(8) <= \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\(0);
\Mem1|altsyncram_component|auto_generated|altsyncram1|q_b\(9) <= \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\(1);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAIN_bus\(0) <= \CPU1|DMBout\(2);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAIN_bus\(0) <= \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTAADDR_bus\ <= (\CPU1|DMA\(12) & \CPU1|DMA\(11) & \CPU1|DMA\(10) & \CPU1|DMA\(9) & \CPU1|DMA\(8) & \CPU1|DMA\(7) & \CPU1|DMA\(6) & \CPU1|DMA\(5) & \CPU1|DMA\(4) & 
\CPU1|DMA\(3) & \CPU1|DMA\(2) & \CPU1|DMA\(1) & \CPU1|DMA\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBADDR_bus\ <= (\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAIN_bus\(0) <= \CPU1|DMBout\(2);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAIN_bus\(0) <= \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTAADDR_bus\ <= (\CPU1|DMA\(12) & \CPU1|DMA\(11) & \CPU1|DMA\(10) & \CPU1|DMA\(9) & \CPU1|DMA\(8) & \CPU1|DMA\(7) & \CPU1|DMA\(6) & \CPU1|DMA\(5) & \CPU1|DMA\(4) & 
\CPU1|DMA\(3) & \CPU1|DMA\(2) & \CPU1|DMA\(1) & \CPU1|DMA\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBADDR_bus\ <= (\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAIN_bus\(0) <= \CPU1|DMBout\(2);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAIN_bus\(0) <= \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTAADDR_bus\ <= (\CPU1|DMA\(12) & \CPU1|DMA\(11) & \CPU1|DMA\(10) & \CPU1|DMA\(9) & \CPU1|DMA\(8) & \CPU1|DMA\(7) & \CPU1|DMA\(6) & \CPU1|DMA\(5) & \CPU1|DMA\(4) & 
\CPU1|DMA\(3) & \CPU1|DMA\(2) & \CPU1|DMA\(1) & \CPU1|DMA\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBADDR_bus\ <= (\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAIN_bus\(0) <= \CPU1|DMBout\(2);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAIN_bus\(0) <= \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTAADDR_bus\ <= (\CPU1|DMA\(12) & \CPU1|DMA\(11) & \CPU1|DMA\(10) & \CPU1|DMA\(9) & \CPU1|DMA\(8) & \CPU1|DMA\(7) & \CPU1|DMA\(6) & \CPU1|DMA\(5) & \CPU1|DMA\(4) & 
\CPU1|DMA\(3) & \CPU1|DMA\(2) & \CPU1|DMA\(1) & \CPU1|DMA\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBADDR_bus\ <= (\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAIN_bus\(0) <= \CPU1|DMBout\(3);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAIN_bus\(0) <= \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTAADDR_bus\ <= (\CPU1|DMA\(12) & \CPU1|DMA\(11) & \CPU1|DMA\(10) & \CPU1|DMA\(9) & \CPU1|DMA\(8) & \CPU1|DMA\(7) & \CPU1|DMA\(6) & \CPU1|DMA\(5) & \CPU1|DMA\(4) & 
\CPU1|DMA\(3) & \CPU1|DMA\(2) & \CPU1|DMA\(1) & \CPU1|DMA\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBADDR_bus\ <= (\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAIN_bus\(0) <= \CPU1|DMBout\(3);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAIN_bus\(0) <= \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTAADDR_bus\ <= (\CPU1|DMA\(12) & \CPU1|DMA\(11) & \CPU1|DMA\(10) & \CPU1|DMA\(9) & \CPU1|DMA\(8) & \CPU1|DMA\(7) & \CPU1|DMA\(6) & \CPU1|DMA\(5) & \CPU1|DMA\(4) & 
\CPU1|DMA\(3) & \CPU1|DMA\(2) & \CPU1|DMA\(1) & \CPU1|DMA\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBADDR_bus\ <= (\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAIN_bus\(0) <= \CPU1|DMBout\(3);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAIN_bus\(0) <= \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTAADDR_bus\ <= (\CPU1|DMA\(12) & \CPU1|DMA\(11) & \CPU1|DMA\(10) & \CPU1|DMA\(9) & \CPU1|DMA\(8) & \CPU1|DMA\(7) & \CPU1|DMA\(6) & \CPU1|DMA\(5) & \CPU1|DMA\(4) & 
\CPU1|DMA\(3) & \CPU1|DMA\(2) & \CPU1|DMA\(1) & \CPU1|DMA\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBADDR_bus\ <= (\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAIN_bus\(0) <= \CPU1|DMBout\(3);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAIN_bus\(0) <= \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTAADDR_bus\ <= (\CPU1|DMA\(12) & \CPU1|DMA\(11) & \CPU1|DMA\(10) & \CPU1|DMA\(9) & \CPU1|DMA\(8) & \CPU1|DMA\(7) & \CPU1|DMA\(6) & \CPU1|DMA\(5) & \CPU1|DMA\(4) & 
\CPU1|DMA\(3) & \CPU1|DMA\(2) & \CPU1|DMA\(1) & \CPU1|DMA\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBADDR_bus\ <= (\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAIN_bus\(0) <= \CPU1|DMBout\(10);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAIN_bus\(0) <= \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTAADDR_bus\ <= (\CPU1|DMA\(12) & \CPU1|DMA\(11) & \CPU1|DMA\(10) & \CPU1|DMA\(9) & \CPU1|DMA\(8) & \CPU1|DMA\(7) & \CPU1|DMA\(6) & \CPU1|DMA\(5) & \CPU1|DMA\(4) & 
\CPU1|DMA\(3) & \CPU1|DMA\(2) & \CPU1|DMA\(1) & \CPU1|DMA\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBADDR_bus\ <= (\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAIN_bus\(0) <= \CPU1|DMBout\(10);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAIN_bus\(0) <= \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTAADDR_bus\ <= (\CPU1|DMA\(12) & \CPU1|DMA\(11) & \CPU1|DMA\(10) & \CPU1|DMA\(9) & \CPU1|DMA\(8) & \CPU1|DMA\(7) & \CPU1|DMA\(6) & \CPU1|DMA\(5) & \CPU1|DMA\(4) & 
\CPU1|DMA\(3) & \CPU1|DMA\(2) & \CPU1|DMA\(1) & \CPU1|DMA\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBADDR_bus\ <= (\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAIN_bus\(0) <= \CPU1|DMBout\(10);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAIN_bus\(0) <= \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTAADDR_bus\ <= (\CPU1|DMA\(12) & \CPU1|DMA\(11) & \CPU1|DMA\(10) & \CPU1|DMA\(9) & \CPU1|DMA\(8) & \CPU1|DMA\(7) & \CPU1|DMA\(6) & \CPU1|DMA\(5) & \CPU1|DMA\(4) & 
\CPU1|DMA\(3) & \CPU1|DMA\(2) & \CPU1|DMA\(1) & \CPU1|DMA\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBADDR_bus\ <= (\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAIN_bus\(0) <= \CPU1|DMBout\(10);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAIN_bus\(0) <= \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTAADDR_bus\ <= (\CPU1|DMA\(12) & \CPU1|DMA\(11) & \CPU1|DMA\(10) & \CPU1|DMA\(9) & \CPU1|DMA\(8) & \CPU1|DMA\(7) & \CPU1|DMA\(6) & \CPU1|DMA\(5) & \CPU1|DMA\(4) & 
\CPU1|DMA\(3) & \CPU1|DMA\(2) & \CPU1|DMA\(1) & \CPU1|DMA\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBADDR_bus\ <= (\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAIN_bus\(0) <= \CPU1|DMBout\(11);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAIN_bus\(0) <= \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTAADDR_bus\ <= (\CPU1|DMA\(12) & \CPU1|DMA\(11) & \CPU1|DMA\(10) & \CPU1|DMA\(9) & \CPU1|DMA\(8) & \CPU1|DMA\(7) & \CPU1|DMA\(6) & \CPU1|DMA\(5) & \CPU1|DMA\(4) & 
\CPU1|DMA\(3) & \CPU1|DMA\(2) & \CPU1|DMA\(1) & \CPU1|DMA\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBADDR_bus\ <= (\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAIN_bus\(0) <= \CPU1|DMBout\(11);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAIN_bus\(0) <= \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTAADDR_bus\ <= (\CPU1|DMA\(12) & \CPU1|DMA\(11) & \CPU1|DMA\(10) & \CPU1|DMA\(9) & \CPU1|DMA\(8) & \CPU1|DMA\(7) & \CPU1|DMA\(6) & \CPU1|DMA\(5) & \CPU1|DMA\(4) & 
\CPU1|DMA\(3) & \CPU1|DMA\(2) & \CPU1|DMA\(1) & \CPU1|DMA\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBADDR_bus\ <= (\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAIN_bus\(0) <= \CPU1|DMBout\(11);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAIN_bus\(0) <= \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTAADDR_bus\ <= (\CPU1|DMA\(12) & \CPU1|DMA\(11) & \CPU1|DMA\(10) & \CPU1|DMA\(9) & \CPU1|DMA\(8) & \CPU1|DMA\(7) & \CPU1|DMA\(6) & \CPU1|DMA\(5) & \CPU1|DMA\(4) & 
\CPU1|DMA\(3) & \CPU1|DMA\(2) & \CPU1|DMA\(1) & \CPU1|DMA\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBADDR_bus\ <= (\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAIN_bus\(0) <= \CPU1|DMBout\(11);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAIN_bus\(0) <= \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTAADDR_bus\ <= (\CPU1|DMA\(12) & \CPU1|DMA\(11) & \CPU1|DMA\(10) & \CPU1|DMA\(9) & \CPU1|DMA\(8) & \CPU1|DMA\(7) & \CPU1|DMA\(6) & \CPU1|DMA\(5) & \CPU1|DMA\(4) & 
\CPU1|DMA\(3) & \CPU1|DMA\(2) & \CPU1|DMA\(1) & \CPU1|DMA\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBADDR_bus\ <= (\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAIN_bus\(0) <= \CPU1|DMBout\(4);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAIN_bus\(0) <= \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTAADDR_bus\ <= (\CPU1|DMA\(12) & \CPU1|DMA\(11) & \CPU1|DMA\(10) & \CPU1|DMA\(9) & \CPU1|DMA\(8) & \CPU1|DMA\(7) & \CPU1|DMA\(6) & \CPU1|DMA\(5) & \CPU1|DMA\(4) & 
\CPU1|DMA\(3) & \CPU1|DMA\(2) & \CPU1|DMA\(1) & \CPU1|DMA\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBADDR_bus\ <= (\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAIN_bus\(0) <= \CPU1|DMBout\(4);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAIN_bus\(0) <= \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTAADDR_bus\ <= (\CPU1|DMA\(12) & \CPU1|DMA\(11) & \CPU1|DMA\(10) & \CPU1|DMA\(9) & \CPU1|DMA\(8) & \CPU1|DMA\(7) & \CPU1|DMA\(6) & \CPU1|DMA\(5) & \CPU1|DMA\(4) & 
\CPU1|DMA\(3) & \CPU1|DMA\(2) & \CPU1|DMA\(1) & \CPU1|DMA\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBADDR_bus\ <= (\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAIN_bus\(0) <= \CPU1|DMBout\(4);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAIN_bus\(0) <= \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTAADDR_bus\ <= (\CPU1|DMA\(12) & \CPU1|DMA\(11) & \CPU1|DMA\(10) & \CPU1|DMA\(9) & \CPU1|DMA\(8) & \CPU1|DMA\(7) & \CPU1|DMA\(6) & \CPU1|DMA\(5) & \CPU1|DMA\(4) & 
\CPU1|DMA\(3) & \CPU1|DMA\(2) & \CPU1|DMA\(1) & \CPU1|DMA\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBADDR_bus\ <= (\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAIN_bus\(0) <= \CPU1|DMBout\(4);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAIN_bus\(0) <= \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTAADDR_bus\ <= (\CPU1|DMA\(12) & \CPU1|DMA\(11) & \CPU1|DMA\(10) & \CPU1|DMA\(9) & \CPU1|DMA\(8) & \CPU1|DMA\(7) & \CPU1|DMA\(6) & \CPU1|DMA\(5) & \CPU1|DMA\(4) & 
\CPU1|DMA\(3) & \CPU1|DMA\(2) & \CPU1|DMA\(1) & \CPU1|DMA\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBADDR_bus\ <= (\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAIN_bus\(0) <= \CPU1|DMBout\(5);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAIN_bus\(0) <= \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTAADDR_bus\ <= (\CPU1|DMA\(12) & \CPU1|DMA\(11) & \CPU1|DMA\(10) & \CPU1|DMA\(9) & \CPU1|DMA\(8) & \CPU1|DMA\(7) & \CPU1|DMA\(6) & \CPU1|DMA\(5) & \CPU1|DMA\(4) & 
\CPU1|DMA\(3) & \CPU1|DMA\(2) & \CPU1|DMA\(1) & \CPU1|DMA\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBADDR_bus\ <= (\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAIN_bus\(0) <= \CPU1|DMBout\(5);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAIN_bus\(0) <= \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTAADDR_bus\ <= (\CPU1|DMA\(12) & \CPU1|DMA\(11) & \CPU1|DMA\(10) & \CPU1|DMA\(9) & \CPU1|DMA\(8) & \CPU1|DMA\(7) & \CPU1|DMA\(6) & \CPU1|DMA\(5) & \CPU1|DMA\(4) & 
\CPU1|DMA\(3) & \CPU1|DMA\(2) & \CPU1|DMA\(1) & \CPU1|DMA\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBADDR_bus\ <= (\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAIN_bus\(0) <= \CPU1|DMBout\(5);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAIN_bus\(0) <= \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTAADDR_bus\ <= (\CPU1|DMA\(12) & \CPU1|DMA\(11) & \CPU1|DMA\(10) & \CPU1|DMA\(9) & \CPU1|DMA\(8) & \CPU1|DMA\(7) & \CPU1|DMA\(6) & \CPU1|DMA\(5) & \CPU1|DMA\(4) & 
\CPU1|DMA\(3) & \CPU1|DMA\(2) & \CPU1|DMA\(1) & \CPU1|DMA\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBADDR_bus\ <= (\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAIN_bus\(0) <= \CPU1|DMBout\(5);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAIN_bus\(0) <= \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTAADDR_bus\ <= (\CPU1|DMA\(12) & \CPU1|DMA\(11) & \CPU1|DMA\(10) & \CPU1|DMA\(9) & \CPU1|DMA\(8) & \CPU1|DMA\(7) & \CPU1|DMA\(6) & \CPU1|DMA\(5) & \CPU1|DMA\(4) & 
\CPU1|DMA\(3) & \CPU1|DMA\(2) & \CPU1|DMA\(1) & \CPU1|DMA\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBADDR_bus\ <= (\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAIN_bus\(0) <= \CPU1|DMBout\(6);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAIN_bus\(0) <= \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTAADDR_bus\ <= (\CPU1|DMA\(12) & \CPU1|DMA\(11) & \CPU1|DMA\(10) & \CPU1|DMA\(9) & \CPU1|DMA\(8) & \CPU1|DMA\(7) & \CPU1|DMA\(6) & \CPU1|DMA\(5) & \CPU1|DMA\(4) & 
\CPU1|DMA\(3) & \CPU1|DMA\(2) & \CPU1|DMA\(1) & \CPU1|DMA\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBADDR_bus\ <= (\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAIN_bus\(0) <= \CPU1|DMBout\(6);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAIN_bus\(0) <= \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTAADDR_bus\ <= (\CPU1|DMA\(12) & \CPU1|DMA\(11) & \CPU1|DMA\(10) & \CPU1|DMA\(9) & \CPU1|DMA\(8) & \CPU1|DMA\(7) & \CPU1|DMA\(6) & \CPU1|DMA\(5) & \CPU1|DMA\(4) & 
\CPU1|DMA\(3) & \CPU1|DMA\(2) & \CPU1|DMA\(1) & \CPU1|DMA\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBADDR_bus\ <= (\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAIN_bus\(0) <= \CPU1|DMBout\(6);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAIN_bus\(0) <= \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTAADDR_bus\ <= (\CPU1|DMA\(12) & \CPU1|DMA\(11) & \CPU1|DMA\(10) & \CPU1|DMA\(9) & \CPU1|DMA\(8) & \CPU1|DMA\(7) & \CPU1|DMA\(6) & \CPU1|DMA\(5) & \CPU1|DMA\(4) & 
\CPU1|DMA\(3) & \CPU1|DMA\(2) & \CPU1|DMA\(1) & \CPU1|DMA\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBADDR_bus\ <= (\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAIN_bus\(0) <= \CPU1|DMBout\(6);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAIN_bus\(0) <= \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTAADDR_bus\ <= (\CPU1|DMA\(12) & \CPU1|DMA\(11) & \CPU1|DMA\(10) & \CPU1|DMA\(9) & \CPU1|DMA\(8) & \CPU1|DMA\(7) & \CPU1|DMA\(6) & \CPU1|DMA\(5) & \CPU1|DMA\(4) & 
\CPU1|DMA\(3) & \CPU1|DMA\(2) & \CPU1|DMA\(1) & \CPU1|DMA\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBADDR_bus\ <= (\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAIN_bus\(0) <= \CPU1|DMBout\(7);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAIN_bus\(0) <= \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTAADDR_bus\ <= (\CPU1|DMA\(12) & \CPU1|DMA\(11) & \CPU1|DMA\(10) & \CPU1|DMA\(9) & \CPU1|DMA\(8) & \CPU1|DMA\(7) & \CPU1|DMA\(6) & \CPU1|DMA\(5) & \CPU1|DMA\(4) & 
\CPU1|DMA\(3) & \CPU1|DMA\(2) & \CPU1|DMA\(1) & \CPU1|DMA\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBADDR_bus\ <= (\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAIN_bus\(0) <= \CPU1|DMBout\(7);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAIN_bus\(0) <= \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTAADDR_bus\ <= (\CPU1|DMA\(12) & \CPU1|DMA\(11) & \CPU1|DMA\(10) & \CPU1|DMA\(9) & \CPU1|DMA\(8) & \CPU1|DMA\(7) & \CPU1|DMA\(6) & \CPU1|DMA\(5) & \CPU1|DMA\(4) & 
\CPU1|DMA\(3) & \CPU1|DMA\(2) & \CPU1|DMA\(1) & \CPU1|DMA\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBADDR_bus\ <= (\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAIN_bus\(0) <= \CPU1|DMBout\(7);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAIN_bus\(0) <= \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTAADDR_bus\ <= (\CPU1|DMA\(12) & \CPU1|DMA\(11) & \CPU1|DMA\(10) & \CPU1|DMA\(9) & \CPU1|DMA\(8) & \CPU1|DMA\(7) & \CPU1|DMA\(6) & \CPU1|DMA\(5) & \CPU1|DMA\(4) & 
\CPU1|DMA\(3) & \CPU1|DMA\(2) & \CPU1|DMA\(1) & \CPU1|DMA\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBADDR_bus\ <= (\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAIN_bus\(0) <= \CPU1|DMBout\(7);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAIN_bus\(0) <= \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTAADDR_bus\ <= (\CPU1|DMA\(12) & \CPU1|DMA\(11) & \CPU1|DMA\(10) & \CPU1|DMA\(9) & \CPU1|DMA\(8) & \CPU1|DMA\(7) & \CPU1|DMA\(6) & \CPU1|DMA\(5) & \CPU1|DMA\(4) & 
\CPU1|DMA\(3) & \CPU1|DMA\(2) & \CPU1|DMA\(1) & \CPU1|DMA\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBADDR_bus\ <= (\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAIN_bus\(0) <= \CPU1|DMBout\(8);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAIN_bus\(0) <= \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTAADDR_bus\ <= (\CPU1|DMA\(12) & \CPU1|DMA\(11) & \CPU1|DMA\(10) & \CPU1|DMA\(9) & \CPU1|DMA\(8) & \CPU1|DMA\(7) & \CPU1|DMA\(6) & \CPU1|DMA\(5) & \CPU1|DMA\(4) & 
\CPU1|DMA\(3) & \CPU1|DMA\(2) & \CPU1|DMA\(1) & \CPU1|DMA\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBADDR_bus\ <= (\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAIN_bus\(0) <= \CPU1|DMBout\(8);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAIN_bus\(0) <= \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTAADDR_bus\ <= (\CPU1|DMA\(12) & \CPU1|DMA\(11) & \CPU1|DMA\(10) & \CPU1|DMA\(9) & \CPU1|DMA\(8) & \CPU1|DMA\(7) & \CPU1|DMA\(6) & \CPU1|DMA\(5) & \CPU1|DMA\(4) & 
\CPU1|DMA\(3) & \CPU1|DMA\(2) & \CPU1|DMA\(1) & \CPU1|DMA\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBADDR_bus\ <= (\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAIN_bus\(0) <= \CPU1|DMBout\(8);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAIN_bus\(0) <= \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTAADDR_bus\ <= (\CPU1|DMA\(12) & \CPU1|DMA\(11) & \CPU1|DMA\(10) & \CPU1|DMA\(9) & \CPU1|DMA\(8) & \CPU1|DMA\(7) & \CPU1|DMA\(6) & \CPU1|DMA\(5) & \CPU1|DMA\(4) & 
\CPU1|DMA\(3) & \CPU1|DMA\(2) & \CPU1|DMA\(1) & \CPU1|DMA\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBADDR_bus\ <= (\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAIN_bus\(0) <= \CPU1|DMBout\(8);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAIN_bus\(0) <= \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTAADDR_bus\ <= (\CPU1|DMA\(12) & \CPU1|DMA\(11) & \CPU1|DMA\(10) & \CPU1|DMA\(9) & \CPU1|DMA\(8) & \CPU1|DMA\(7) & \CPU1|DMA\(6) & \CPU1|DMA\(5) & \CPU1|DMA\(4) & 
\CPU1|DMA\(3) & \CPU1|DMA\(2) & \CPU1|DMA\(1) & \CPU1|DMA\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBADDR_bus\ <= (\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAIN_bus\(0) <= \CPU1|DMBout\(9);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAIN_bus\(0) <= \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTAADDR_bus\ <= (\CPU1|DMA\(12) & \CPU1|DMA\(11) & \CPU1|DMA\(10) & \CPU1|DMA\(9) & \CPU1|DMA\(8) & \CPU1|DMA\(7) & \CPU1|DMA\(6) & \CPU1|DMA\(5) & \CPU1|DMA\(4) & 
\CPU1|DMA\(3) & \CPU1|DMA\(2) & \CPU1|DMA\(1) & \CPU1|DMA\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBADDR_bus\ <= (\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAIN_bus\(0) <= \CPU1|DMBout\(9);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAIN_bus\(0) <= \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTAADDR_bus\ <= (\CPU1|DMA\(12) & \CPU1|DMA\(11) & \CPU1|DMA\(10) & \CPU1|DMA\(9) & \CPU1|DMA\(8) & \CPU1|DMA\(7) & \CPU1|DMA\(6) & \CPU1|DMA\(5) & \CPU1|DMA\(4) & 
\CPU1|DMA\(3) & \CPU1|DMA\(2) & \CPU1|DMA\(1) & \CPU1|DMA\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBADDR_bus\ <= (\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAIN_bus\(0) <= \CPU1|DMBout\(9);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAIN_bus\(0) <= \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTAADDR_bus\ <= (\CPU1|DMA\(12) & \CPU1|DMA\(11) & \CPU1|DMA\(10) & \CPU1|DMA\(9) & \CPU1|DMA\(8) & \CPU1|DMA\(7) & \CPU1|DMA\(6) & \CPU1|DMA\(5) & \CPU1|DMA\(4) & 
\CPU1|DMA\(3) & \CPU1|DMA\(2) & \CPU1|DMA\(1) & \CPU1|DMA\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBADDR_bus\ <= (\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAIN_bus\(0) <= \CPU1|DMBout\(9);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAIN_bus\(0) <= \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTAADDR_bus\ <= (\CPU1|DMA\(12) & \CPU1|DMA\(11) & \CPU1|DMA\(10) & \CPU1|DMA\(9) & \CPU1|DMA\(8) & \CPU1|DMA\(7) & \CPU1|DMA\(6) & \CPU1|DMA\(5) & \CPU1|DMA\(4) & 
\CPU1|DMA\(3) & \CPU1|DMA\(2) & \CPU1|DMA\(1) & \CPU1|DMA\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBADDR_bus\ <= (\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus\(0);

\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0\ <= \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus\(0);

\DIVIDER1|drxclk~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \DIVIDER1|drxclk~q\);

\altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \altera_internal_jtag~TCKUTAP\);

\Reset~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \Reset~input_o\);

\DIVIDER1|dtxclk~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \DIVIDER1|dtxclk~q\);

\Clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \Clk~input_o\);
\UART1|ALT_INV_tx_out~q\ <= NOT \UART1|tx_out~q\;
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\ <= NOT \Mem1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\;
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\ <= NOT \Mem2|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\;
\CPU1|ALT_INV_st.D0~q\ <= NOT \CPU1|st.D0~q\;
\CPU1|ALT_INV_st.S0~q\ <= NOT \CPU1|st.S0~q\;
\CPU1|ALT_INV_st.S1~q\ <= NOT \CPU1|st.S1~q\;
\UART1|ALT_INV_rx_busy~q\ <= NOT \UART1|rx_busy~q\;
\ALT_INV_altera_internal_jtag~TMSUTAP\ <= NOT \altera_internal_jtag~TMSUTAP\;
\auto_hub|ALT_INV_irf_reg[1][0]~q\ <= NOT \auto_hub|irf_reg[1][0]~q\;
\auto_hub|ALT_INV_irf_reg[1][3]~q\ <= NOT \auto_hub|irf_reg[1][3]~q\;
\auto_hub|ALT_INV_irf_reg[2][0]~q\ <= NOT \auto_hub|irf_reg[2][0]~q\;
\auto_hub|ALT_INV_irf_reg[2][3]~q\ <= NOT \auto_hub|irf_reg[2][3]~q\;
\auto_hub|ALT_INV_clr_reg~q\ <= NOT \auto_hub|clr_reg~q\;
\auto_hub|shadow_jsm|ALT_INV_state\(3) <= NOT \auto_hub|shadow_jsm|state\(3);
\auto_hub|shadow_jsm|ALT_INV_state\(8) <= NOT \auto_hub|shadow_jsm|state\(8);
\ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ <= NOT \altera_internal_jtag~TCKUTAPclkctrl_outclk\;
\ALT_INV_Clk~inputclkctrl_outclk\ <= NOT \Clk~inputclkctrl_outclk\;

-- Location: FF_X27_Y20_N21
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15_combout\,
	sclr => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19_combout\,
	ena => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4));

-- Location: FF_X27_Y20_N17
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout\,
	sclr => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19_combout\,
	ena => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2));

-- Location: FF_X27_Y20_N15
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout\,
	sclr => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19_combout\,
	ena => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1));

-- Location: FF_X27_Y20_N19
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout\,
	sclr => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19_combout\,
	ena => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3));

-- Location: FF_X27_Y20_N13
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout\,
	sclr => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19_combout\,
	ena => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0));

-- Location: FF_X32_Y22_N27
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~8_combout\,
	clrn => \auto_hub|ALT_INV_irf_reg[1][3]~q\,
	sclr => \Mem1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2));

-- Location: M9K_X33_Y21_N0
\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"80400D53BC01000000C21040C0005582000002C3E84031953F5654846117AF46E2E109F026AF835E52A0C7899041130821900E5A9EA30001AC617B6AB09800D8CB156087BB79800C826A4A1D2332429241718136B27183F87F419633AA92002017B4001EDEA04314DBC964E28942084D021A8D14D88208D00271014843141421A0B2F84D87424B441411A02524281004BF1B76C41F2F52C640003B5DD0144A098CA19EB80463C72C8DA502A1CF6FC10004C014821A0762223A8C7D6829490448440800022402222026240224020022222200000174C097F1D933ED664DEA03C2D943587BD72F19CD586955003FF94C9D22FE08262491F528222B68AC63FF0684",
	mem_init2 => X"292180081A84060E68ACAE67DD002A2594983FFFFFC3328A3924E491CCBA620F1428B8BBE285B9F3BD565E1FFF910EC0A402200000B0FA100C654FD595211845EBD1B8B8427C09ABE0D794A831E2641044C208640396A7A8C0006B185EDAAC26003632C55821EEDE6003209A928748CC90A4905C604DAC9C60FE1FD0658CEAA4800805ED0007B7A810C536F25938A25082134086A34536208234009C405210C50508682CBE1361D092D105046809490A04012FC6DDB107CBD4B190000ED774051282632867AE0118F1CB236940A873DBF040013005208681D8888EA31F5A0A52411211020000890088880989008900800888888000005D3025FC764CFB59937A",
	mem_init1 => X"80F0B650D61EF5CBC673561A55400FFE532748BF820989247D4A088ADA2B18FFC1A10A487CA166882014E6C388CCCFAA44AE0105CE293486E95834D282B02C14024EFE825898DB8DFDB816D42481063100D5248A19955553828EFF4FEC0AEA13A01B07880201314A140192406B7C1EFF994C039F00044900000400039DFD0099A00110331088989008085119988800519898840D8CA6E402882A0240A448A08C64488044642000000000000000000000000000000000000000000000000000000003D57458680080A99E804786C55DE99CA0DD8263B8000000000000000000000000000000020000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000008000000004B6EFEC4EA2477BF4803F5000000000000000000000000000000000228A4A16A23439A3972281C71F0F2E91200000000000000000000000000000000E8BB2715F217DC0C4EEA4ED09E7493C90899D12C34CC4360C3E2020E9485D019A000004ABD0C9A113729B075B6EACC91A0000000000000000000000000000000080000000030F27892BC2C0DB29FA14A83D102966118D779FC3A90613126C65A9A00000000498F80CF02E8A57B6232620C2D2284B012A5961A0D248A50042B90009420D10071CE048E230E284141E04E1C00C305D05274E8260C9C18E5D844B5F1BC033FD78C32F938F20D339D6C45446E409F50CD55D0DC703",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Mif/DF32.mif",
	init_file_layout => "port_a",
	logical_ram_name => "DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode658w[2]~0_combout\,
	portare => VCC,
	portbwe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode658w\(2),
	portbre => VCC,
	clk0 => \ALT_INV_Clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \Mem2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode697w[2]~0_combout\,
	ena1 => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode658w[2]~0_combout\,
	portadatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAIN_bus\,
	portbdatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAIN_bus\,
	portaaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTAADDR_bus\,
	portbaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus\,
	portbdataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus\);

-- Location: M9K_X22_Y26_N0
\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"05B25B10AC0AC610381B541310893388AD5728206C36256170180E14E902C89804E84E0A208286E000C01AB302C8C000CF23B18CCD8B19884E085694D53F9F7931EA8452895721CF396E319C316D61CD2759D0D2F129241A62576055698D23F6A298B6F0B558A6AFDC2F3EABD9F1836BAE529D7A5B9D6765DEBD02E4F003D0001130A4A811036CA145A4A440D342B0D6C62102332C01002CAD20E4202142CB0738DF0E6B79B18A3DAE00000000000000000000F95B09E1470CDAA6712E10561742C208D508D44A1520D82391B5B3030C00A154101A68AEC9100202086F002B198C02018C8AD4A2E42040034F406088278440AD4ECC08F42C1A48C41455042915",
	mem_init2 => X"24A5CCA2EB9E5DB45885BFFFF16052454454C3A1C85C8C193054B473C320A4508061010241C0208903F103429C0A2500D052CD8C9A2114A10E1A880001A84060E68ACAE67DD002A2594983FFFFFC3328A3924E491CCBA620F1428B8BBE285B9F3BD565E1FFF910EC0A402237D8B2A0846044C02664B8006E19191006F9984DD1087AA1AECD09AB0B084D3F01783668F61D8120D14185E52BC23920E21A7997804440C0D52EAEE05A7989B0C602650C20E2EA9DAC900D82A1E845A698000000000000029512BD90444D6570A000009135554DD5419460A4621CF6194E00000000000000000000000AA682465E000000000000000000A9E29176DEDD388A4632D8",
	mem_init1 => X"4A393B8E5BC4403F8740321E80F7FEC6703BBB4B3FF644523410CB2DA0A70820880380214028100D54224B1500000D1E0005860111101B8499A94EB6C800B5004802AA9641E9816E6323D0033003EFC77CDF450220AA8A88081D364AFA0053924BE123C425126D7DE63B03731C000000D8314809AB09098DBC40A713728457443B972810231977246770277BF2001FCA3A440446D84E0F450021403FBBA00000000000000000000000000000000000000000000000000000000000000008772BF2A8402019F11418620D889A6270000000000000004627A0008D0C5C8263258C1CC30DC32A45CAF64BF347D1801847C403FA87CE5AD4DC91CD98CF3BA65F94F8",
	mem_init0 => X"7971D03A69A6EE9EE9ED5516EF56009A02002A114285B1A048B2C8C141A2E0000012826DEB8A8010F401A515E841030CECF9BA00B150FE4594D6FA308C8C6800715C6378A4FBAF9B62A39BADE885B0000000A2880808E2DE2E7DB86D08301A0017BC2650DC29A45521005A40C29E802850EFCB020720777124B00194084466813404005422850B63409165918283450000002504DBD7150021E8034A2BD0822058AEE1632260999AA8C3850EA01D00A0014A006354101F080D0F08020912946000000000000000000000000000000000000000000000000000000000000000017FFFE0000600000003FFF000001FC7FF00000000018026088601982018860191",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Mif/DF32.mif",
	init_file_layout => "port_a",
	logical_ram_name => "DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode666w[2]~0_combout\,
	portare => VCC,
	portbwe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode666w\(2),
	portbre => VCC,
	clk0 => \ALT_INV_Clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \Mem2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode697w[2]~1_combout\,
	ena1 => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode666w[2]~0_combout\,
	portadatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAIN_bus\,
	portbdatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAIN_bus\,
	portaaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTAADDR_bus\,
	portbaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTADATAOUT_bus\,
	portbdataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y20_N0
\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"B5233AB4730AD425ED97AB8A40A075C78EA5101B122D3B7106A309FB191B2DB300605872551E8082A00000000628409B61EEFFDCC46C28B008D2BE2D2E87EE22AA20B31008E23845080ECF9340F318B62CFE304CD319DB4C1103421A5DA9B56943430200000080C335050A180D12836992A298102620AB0AA2383308C25AD420B9304DF3C7CDC93E88B2EDA9193CC01DD53C7347877496AEAC3B24300512648AC651BE2521080E1420219180BDB8010C1221BA10E22F1C8A05012F2006D88000804F2038670787EBA7E9080122C24ECF0A13B90D8EF28D265AE85DA0535B1596CC2253DB88253E88A20F680A4C0100546F02C8548401260893A2540B71567D77",
	mem_init2 => X"44476146DC54D9046479803655838E304C44A2F4B381946FA3CA354C3E8EAA24091AA273D96CDCE07C056F461BFD9F032BE07F5300BBC11887C0A400CAC1E4000818EA31056D6ADC5808C043B3A63AD3395A3E320963A8809070731500B65E9D0371182408E61061A1A1420000000000000000000010C5D6249CCA152CE04A26E4D37830E8249F4F8AEDCF8CC95A3AE420811BB7C22A870261029119A07683CF679915DFBFD108008B0812614FCD1DDA80136112F9ED0498F42090882841000A1DAC29B041179379EA425348C44053189DBB76C1B37E43EFF9DE5441976D46808DAFBFA8FD88948C5425CF027C114CF200CE50B0E200DB0218588C820CF07ED4",
	mem_init1 => X"3227966F574194779865FFF480094B484262B0A17D86B8C3B41AFF4603BB899E680E03C8B4EC646DDCF3041562000BA604BF8EC99F69326F501E16CA0AC2DEB978CE68C34AA801FFCA64E917F84130248F2941111B45631FF83421490B942CD104029CD8711999F54895C020BBC52690DD2B069A505605828049DFD048131B71BFB702DA849020C6201AA4914380000B72A05A3A5C40A411312E24730000000000000000000026401ED81498D24A061830F081420922A2C9DA242F0E1CE27C72F7C2D194416623A492945BF8C10930F5ED1733C012FDF6E39F9677F3972828064220212CF02B08EFC773393A6B100000000000028291E70EB0C12BF20271A000",
	mem_init0 => X"000524BA7B71E0A04FA490B38490BC35D9513C0B67C0006C1653655611148015D99B15CE488C400105862FDF64606022AB46B5B044269A93C23E4B55A000490A10724A70DB9E218211420964E765A1C01800EA0CBE444E0834C57313B24448028001A889E61E5370CD44B47420502A110C670283845E7C0E30FEC1FB5FF0CC0242D1E3D0032F657DF168A0436E38DD8116400C06D4B24C74944865411A4004000014518144771EEE1D31870478D71010000000000000001FFFFF000001FC7FF00000000000000000000000008862191B4D1F86490905B0F50F986A209719F832B08052273014D3597211A770E33836579DD6844EFA0818408180602D1021821A",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Mif/DF32.mif",
	init_file_layout => "port_a",
	logical_ram_name => "DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode645w[2]~0_combout\,
	portare => VCC,
	portbwe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode645w\(2),
	portbre => VCC,
	clk0 => \ALT_INV_Clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode645w[2]~1_combout\,
	ena1 => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode645w[2]~0_combout\,
	portadatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\,
	portbdatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\,
	portaaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\,
	portbaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\,
	portbdataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\);

-- Location: M9K_X22_Y28_N0
\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"31CA386188C3A63E01E661E1D168758B400000000000000000000000000000000000000000000000000000000000000003C75B6DC3C42AD77609220540C7929C7150BC8D4C6876E66A831A713C118FA801DB6C106611757D7B63E3710A20900418EA221718E7239944191B6172A31728E50000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001800133808000DF6E024995E4031B0026D569118AB1F63004C1420004128C10E0C728E186230E98F80799878745A1D62DF5110B8C7391CCA20C8DB0B9518B9472BB6D820CC22EAFAF6C7C6E21441200832A85E46A6343B7335418D389E08C7D40078EB6DB878855AEEC12440A818F2538E80A224707228A16FD98A2A01BC12140C3540452C40286952E6C2D0F78850E92237FFFE538B004C4A800043469A018D342085128BB72888895DA30C2B102C47D7DDE44E0C44E083ECC02D25068",
	mem_init1 => X"D3BCB4282508ADDC5F412804B00380AE14B2CA2C22259C0944DC9A6F061D0493E9F15DB9E1992B475C84102376F84550E04C20522B340DA459BE0868D9B03ACC16153FD84829DD1298067C21A872C12C34620D983718647313C14D4F5134D4D38E2BF1EEE818880A6313B7AAC58FD9318DE0A8BB09FF1C762D9305C40481009520041FCA720F82624F62240F443E036258C633180B348C904C519500422070F1FF6FDC6A14CA53E12405754D7D7D8931B629068D3E6C732E4284A56467A5452620559515688197A03A8282610F4C9A7F2D63E6AE289A6B130851E103071571211D97F51D90C6ACB96C07B4AAA11A260E5025EF82B1E7A91202E58442030436F6",
	mem_init0 => X"5A1DC7C508A83F1FC0FEA2730FA65343B1643DBE21C8E012110F1E07B0C024A82208AE826871444078F07E0C7C5C8B96002000044902E000000000000000000001040577827A02FFFFC0000C00000007FDEB3315CC3F1C4017BC26508C39245520005A40C22526716A6E2BF47D09549509292420520225C2A863132B14B7C2485C3C2D9634278C201837B05C70A52F2F2525AF2F2525C2442600B29A203FD3D9E718841EC8202948828AA08522A494B9945D73CBB68B10B99812C0CAA22CC435E200D64F285F6C42820007CBB87EB8A80A86103C907A2D024017BC26508C39245520005A40C39E80294E0FCB0306207D1F65430100C70500FF4063132B14B7C2",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Mif/DF32.mif",
	init_file_layout => "port_a",
	logical_ram_name => "DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode674w[2]~0_combout\,
	portare => VCC,
	portbwe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode674w\(2),
	portbre => VCC,
	clk0 => \ALT_INV_Clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \Mem2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode697w[2]~2_combout\,
	ena1 => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode674w[2]~0_combout\,
	portadatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAIN_bus\,
	portbdatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAIN_bus\,
	portaaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTAADDR_bus\,
	portbaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTADATAOUT_bus\,
	portbdataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36_PORTBDATAOUT_bus\);

-- Location: FF_X29_Y18_N23
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~8_combout\,
	clrn => \auto_hub|ALT_INV_irf_reg[2][3]~q\,
	sclr => \Mem2|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2));

-- Location: LCCOMB_X8_Y28_N10
\DIVIDER1|Add1~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Add1~10_combout\ = (\DIVIDER1|leddiv\(5) & (!\DIVIDER1|Add1~9\)) # (!\DIVIDER1|leddiv\(5) & ((\DIVIDER1|Add1~9\) # (GND)))
-- \DIVIDER1|Add1~11\ = CARRY((!\DIVIDER1|Add1~9\) # (!\DIVIDER1|leddiv\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DIVIDER1|leddiv\(5),
	datad => VCC,
	cin => \DIVIDER1|Add1~9\,
	combout => \DIVIDER1|Add1~10_combout\,
	cout => \DIVIDER1|Add1~11\);

-- Location: LCCOMB_X8_Y28_N20
\DIVIDER1|Add1~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Add1~20_combout\ = (\DIVIDER1|leddiv\(10) & (\DIVIDER1|Add1~19\ $ (GND))) # (!\DIVIDER1|leddiv\(10) & (!\DIVIDER1|Add1~19\ & VCC))
-- \DIVIDER1|Add1~21\ = CARRY((\DIVIDER1|leddiv\(10) & !\DIVIDER1|Add1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DIVIDER1|leddiv\(10),
	datad => VCC,
	cin => \DIVIDER1|Add1~19\,
	combout => \DIVIDER1|Add1~20_combout\,
	cout => \DIVIDER1|Add1~21\);

-- Location: LCCOMB_X8_Y28_N30
\DIVIDER1|Add1~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Add1~30_combout\ = (\DIVIDER1|leddiv\(15) & (!\DIVIDER1|Add1~29\)) # (!\DIVIDER1|leddiv\(15) & ((\DIVIDER1|Add1~29\) # (GND)))
-- \DIVIDER1|Add1~31\ = CARRY((!\DIVIDER1|Add1~29\) # (!\DIVIDER1|leddiv\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DIVIDER1|leddiv\(15),
	datad => VCC,
	cin => \DIVIDER1|Add1~29\,
	combout => \DIVIDER1|Add1~30_combout\,
	cout => \DIVIDER1|Add1~31\);

-- Location: LCCOMB_X8_Y27_N8
\DIVIDER1|Add1~40\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Add1~40_combout\ = (\DIVIDER1|leddiv\(20) & (\DIVIDER1|Add1~39\ $ (GND))) # (!\DIVIDER1|leddiv\(20) & (!\DIVIDER1|Add1~39\ & VCC))
-- \DIVIDER1|Add1~41\ = CARRY((\DIVIDER1|leddiv\(20) & !\DIVIDER1|Add1~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DIVIDER1|leddiv\(20),
	datad => VCC,
	cin => \DIVIDER1|Add1~39\,
	combout => \DIVIDER1|Add1~40_combout\,
	cout => \DIVIDER1|Add1~41\);

-- Location: LCCOMB_X8_Y27_N10
\DIVIDER1|Add1~42\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Add1~42_combout\ = (\DIVIDER1|leddiv\(21) & (!\DIVIDER1|Add1~41\)) # (!\DIVIDER1|leddiv\(21) & ((\DIVIDER1|Add1~41\) # (GND)))
-- \DIVIDER1|Add1~43\ = CARRY((!\DIVIDER1|Add1~41\) # (!\DIVIDER1|leddiv\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DIVIDER1|leddiv\(21),
	datad => VCC,
	cin => \DIVIDER1|Add1~41\,
	combout => \DIVIDER1|Add1~42_combout\,
	cout => \DIVIDER1|Add1~43\);

-- Location: LCCOMB_X8_Y27_N12
\DIVIDER1|Add1~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Add1~44_combout\ = (\DIVIDER1|leddiv\(22) & (\DIVIDER1|Add1~43\ $ (GND))) # (!\DIVIDER1|leddiv\(22) & (!\DIVIDER1|Add1~43\ & VCC))
-- \DIVIDER1|Add1~45\ = CARRY((\DIVIDER1|leddiv\(22) & !\DIVIDER1|Add1~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DIVIDER1|leddiv\(22),
	datad => VCC,
	cin => \DIVIDER1|Add1~43\,
	combout => \DIVIDER1|Add1~44_combout\,
	cout => \DIVIDER1|Add1~45\);

-- Location: LCCOMB_X8_Y27_N22
\DIVIDER1|Add1~54\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Add1~54_combout\ = (\DIVIDER1|leddiv\(27) & (!\DIVIDER1|Add1~53\)) # (!\DIVIDER1|leddiv\(27) & ((\DIVIDER1|Add1~53\) # (GND)))
-- \DIVIDER1|Add1~55\ = CARRY((!\DIVIDER1|Add1~53\) # (!\DIVIDER1|leddiv\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DIVIDER1|leddiv\(27),
	datad => VCC,
	cin => \DIVIDER1|Add1~53\,
	combout => \DIVIDER1|Add1~54_combout\,
	cout => \DIVIDER1|Add1~55\);

-- Location: LCCOMB_X8_Y27_N26
\DIVIDER1|Add1~58\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Add1~58_combout\ = (\DIVIDER1|leddiv\(29) & (!\DIVIDER1|Add1~57\)) # (!\DIVIDER1|leddiv\(29) & ((\DIVIDER1|Add1~57\) # (GND)))
-- \DIVIDER1|Add1~59\ = CARRY((!\DIVIDER1|Add1~57\) # (!\DIVIDER1|leddiv\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DIVIDER1|leddiv\(29),
	datad => VCC,
	cin => \DIVIDER1|Add1~57\,
	combout => \DIVIDER1|Add1~58_combout\,
	cout => \DIVIDER1|Add1~59\);

-- Location: LCCOMB_X27_Y20_N12
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datad => VCC,
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout\,
	cout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8\);

-- Location: LCCOMB_X27_Y20_N14
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datad => VCC,
	cin => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8\,
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout\,
	cout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10\);

-- Location: LCCOMB_X27_Y20_N16
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => VCC,
	cin => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10\,
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout\,
	cout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12\);

-- Location: LCCOMB_X27_Y20_N18
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datad => VCC,
	cin => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12\,
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout\,
	cout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14\);

-- Location: LCCOMB_X27_Y20_N20
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	cin => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14\,
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15_combout\);

-- Location: LCCOMB_X32_Y22_N26
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~8\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	datad => VCC,
	cin => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7\,
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~8_combout\,
	cout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~9\);

-- Location: M9K_X22_Y7_N0
\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"C04000D2DC8000000CCF10008000B187000000203C40D3144B6560078190062A8459005180F50249DA80411B96D6A70482100E6F45686FE05298800A4D2636D4F9E5A004AAB766280C6A6A09D34386C825038DC63670A82660610502000A2C8A601000244C90C8A3510C03760D84F03156008505999149C17AA2DA085B2120E5CC83C02BB7094D961B2B3851B7C11B60517777A307F3A6041CE4D5070496D90BA9C1F59822054F7925A901A810255242040191830A13A38B484F3E57E1680000C44A202000440000226042626240200220240822A81080416063FD324B019300C4A810C87060A4B12D1BC802E12024C41000B310FD0D95596E7311185CC01A21",
	mem_init2 => X"98378000522100EE05A181E899604E24A05C4000002D41480148DBD9119023000C008E8080A408818261002B0011478A8816400000080F1034C512D95801E064018AA9164014603D409276A01046E5B5A9C12484039BD15A1BF814A6200293498DB53C7968012AADD98A031A9A8274D0E1B20840E3718D9C2A099818414080028B229984000913243228D44300DD83613C0C55C02141666452705EA8B68216C848397300F00AEDC2536586CACE146DF046D8144DDDE8C1FCE98107393541C125B642EA787D66088153DE496A406A0409549081046460C284E8E2D213CF95F85A00003110880800110000089810989890080088080208AA0420105818FF4C92C0",
	mem_init1 => X"64C0312A84321C18292C4B46F200B848093104006CC43F4365565B9CC44617300688660DD6250EB530A2C243E86E1EB29D92ED066D8D3A06EB5A1A6CAB9F9014530A8023781E47BF01680C42001BB4105052001009C6666481E57B6A04210160051905980000514A9419B80BC0344E28118004D7400400900C400041880D000494410213109808801D8C980080009C01089C58C049C28CA00208A8A88ECA8ECA8ECA8CCCCE80000000000000000000000000000000000000000000000000000000012A08500800809196AF45177AB52D1D3E8D82F5AC000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000080000000041922604621490DCB9B58A740000000000000000000000000000000038449C6424488F1E08A85C6047B0F11800000000000000000000000000000000F81324A890076260009A900E0882A70448BC8136B0FC7308830238A4D4DCD048800001C1B811129933F901868810323120000000000000000000000000000000080000000020320616268809C0253E60467B9D998128D1797429BE0200067C2198000000000ACEDBA5B15917022D746F103B6608821814B539C00280AE307300009AC4002A314BAAA6420E697751BE405644C02CCE6B940313BD2022CD4404B7B4940A77570DC240022051202408410484C0034505EDBE86EA2",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Mif/DF32.mif",
	init_file_layout => "port_a",
	logical_ram_name => "DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode658w[2]~0_combout\,
	portare => VCC,
	portbwe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode658w\(2),
	portbre => VCC,
	clk0 => \ALT_INV_Clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \Mem2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode697w[2]~0_combout\,
	ena1 => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode658w[2]~0_combout\,
	portadatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAIN_bus\,
	portbdatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAIN_bus\,
	portaaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTAADDR_bus\,
	portbaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus\,
	portbdataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y16_N0
\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"1F231B24530B0E16C7A0A799000480100BC249929D5D01544006444B590A2D2C42E01B1047302449000000000606002372ED5F5483ED402881158BEB1DA1A8013A60AE1D1495861CC82E1D9022EBE8913EBEA006811D52E6C583523C5CEA304E00104A000000804310050FB0434CD84590071B473B23420F10E0800A633F140DB00487628CD76903A483C90D2113A79CEAA3C0F5EE52B4EECFFD1936BE67660C5D814DC8C170440130118F285CC0B1B55600ED197E1505308C80E020034AD410028A0EBA6F37A74ACE2EE80122C16ACF0B1AE9C9C070A83217361DF4AA780DB5AFF282910B4BB2AD05282002882B22592EA2084B850245E4A264655E547D1918",
	mem_init2 => X"3332686CD87431418E00C451C7A4443A0424001480001067804079004C7D0A2945EBA715922C06F42C311D40E00D193627CA6211148ABD5FC6E62C008EF8E6650017F2EC288C386418089079422105440018DAAB604256017C110659C158D41A23F30C5C804E004B3121A800000000000000000000800C7440B81C1FADD142B80C8490AD0065DC6BB0808282AEEB408EC73D81B6423A1B20094A0850BC4482A314055122692F3C8CC114B7458AC4FD5AD1124BB2F8E9043AE4F01F00286D020A1585091625302BE31A025448006911E8A116048D48023102085116541E4869400DAFFBC3DD47C9268200B0604A50591200ECB3070C02582812E907060FB20274",
	mem_init1 => X"940BF620234184D20710A04480092100CE28120A4C80A054E000046844202A89D3CEEAA41C759BAD9F383A5AC041154084020B411FE992580C9806254086438305258968DE401709012620800D9886E84C2ACB739888C2E600D104C1BEC4A1D6A61458487D0DC3D653B25DA0CDB1A740DD6B434D9573F2028A6150046C03C8F7E02D0188400376820A0A40020180000B12805B33518B31B1018EFB54210000000000000000003300AD45966EC90884048032E3064FFA912952D0585E58232BC0650397485184B1041D180820BC09A0BFBD0D0341129A11FAD5EC62274CA8286C026804809B695A6BEFF0222CD00600000000001A8100142085BC680200408000",
	mem_init0 => X"0000B8C329712C05B060398E702A879FC610540AE4A00C6DB0D532022060C0188062833961D23FFFFAFD6FF7B89EC05546DDC60185E6923D262902A1E4900648A62427139A0810320241E24498D162C00200A629AC872B4540E1E1EBFEA32802C0902078B53DEB988E90966FEE3E7402C5072531781EBF6358F6F9D2DCFD8E667AD9F241108399872490C01CA103319414418DC0CA2BC43E1687206421FFC8C000132380C2733E4A014526EA9AD60CC0000000000000001FFFFFFFFFF800000000000000000000000000000018610130101C65F75F8E3EF1320105C417C8B00F546D40C49264D07D1CE6B001596440C9C92C005B516697EBCF69FFE51E78E196",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Mif/DF32.mif",
	init_file_layout => "port_a",
	logical_ram_name => "DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode645w[2]~0_combout\,
	portare => VCC,
	portbwe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode645w\(2),
	portbre => VCC,
	clk0 => \ALT_INV_Clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode645w[2]~1_combout\,
	ena1 => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode645w[2]~0_combout\,
	portadatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAIN_bus\,
	portbdatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAIN_bus\,
	portaaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTAADDR_bus\,
	portbaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus\,
	portbdataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus\);

-- Location: M9K_X22_Y24_N0
\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"210468842001208C0171DA5A579F8C82CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07DF90F20A802245209B049410D109A013B9F8416EA66856B070C213DC9894731BA57103351581A3661E5326BC0331718EB402572E503E14C1B164E70A84411A40000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C0015A84BCD33566014C2800024D0084A04710A91440A0181D000C04040510608411A2108004823005C769695E7E320BF5A012B97281F0A60D8B2738542208D2774AE2066A2B0346CC3CA64D780662E309DCFC20B753342B58386109EE4C4A3980FBF21E41500448A4136092821A21340F8B407077145A1DD27A6EED9B5918049404A352CA0775E3744AB23089A58B29F08000044040022ADBFFFDE1EB0FDBC81E0F414245F3875F5EED13C8E4F15E185CF6CCE12F920901DDB970AFD5",
	mem_init1 => X"2A9C2435447A63D618504400D009CA2D4261221CDF95BA285701909215A00CBB8D7610104055DD6811D8E7B036C84743640129410A178A005D1080A3250040094D6A6E45D55366116049232631530C30AEA119400880D84E5A0CA4438C00E60720543A0488000D223D142218440014001002B6021EE372522BF5998F985B0001CC3EE6218049492282318A22287765A3FE3DF2620390000385DE002C0D715AB45D07C8497CA0CA29558752D7155DB6A890010E08128DD6EDEA622704890040C002C487971745E8F03B8E4224080C81420003AB61E7485492D790083099C6C93245B2ED727772CEA56EBCA602A11B375E5A9503A9364398FC4080108C015401F6",
	mem_init0 => X"0265AFD2A3724B928092804023A40F049009648FBC00D022B1436650BBB65D31C32148F77E9CE0063B044E80767C5781802000004502E000000000000000000016C041F3844421000000000FFFFFFFFFFDF4A44C90381D805CADE111583E445E0094528202E312964B32CDB52D68DA8D68B515A66A6630C2484A142370C4DDC39A9C0BB611257C4038B5F8B8E8016BEBEBEBE161616186482A81E29AAF69669B63630D1FFFCD9A20040020100009002182593542A440A01A183D221080C0240540BE104902572C048000410CC8380EBCEBA5E8D0706B08E1805CADE111583E445E00945282035A88141B05CE838F782CF17709002FF7882280004A142370C4DC",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Mif/DF32.mif",
	init_file_layout => "port_a",
	logical_ram_name => "DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode674w[2]~0_combout\,
	portare => VCC,
	portbwe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode674w\(2),
	portbre => VCC,
	clk0 => \ALT_INV_Clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \Mem2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode697w[2]~2_combout\,
	ena1 => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode674w[2]~0_combout\,
	portadatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAIN_bus\,
	portbdatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAIN_bus\,
	portaaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTAADDR_bus\,
	portbaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTADATAOUT_bus\,
	portbdataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X29_Y18_N22
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~8\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	datad => VCC,
	cin => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7\,
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~8_combout\,
	cout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~9\);

-- Location: LCCOMB_X21_Y26_N18
\DIVIDER1|Add0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Add0~14_combout\ = (\DIVIDER1|txdiv\(7) & (!\DIVIDER1|Add0~13\)) # (!\DIVIDER1|txdiv\(7) & ((\DIVIDER1|Add0~13\) # (GND)))
-- \DIVIDER1|Add0~15\ = CARRY((!\DIVIDER1|Add0~13\) # (!\DIVIDER1|txdiv\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DIVIDER1|txdiv\(7),
	datad => VCC,
	cin => \DIVIDER1|Add0~13\,
	combout => \DIVIDER1|Add0~14_combout\,
	cout => \DIVIDER1|Add0~15\);

-- Location: M9K_X33_Y22_N0
\Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000BB00E000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Mif/OsBoot.mif",
	init_file_layout => "port_a",
	logical_ram_name => "MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \CPU1|Mrd~combout\,
	portare => VCC,
	portbwe => \Mem1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \ALT_INV_Clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	portadatain => \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAIN_bus\,
	portbdatain => \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAIN_bus\,
	portaaddr => \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTAADDR_bus\,
	portbaddr => \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus\,
	portbdataout => \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y26_N0
\Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000BB000455000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Mif/OsBoot.mif",
	init_file_layout => "port_a",
	logical_ram_name => "MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \CPU1|Mrd~combout\,
	portare => VCC,
	portbwe => \Mem1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \ALT_INV_Clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	portadatain => \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAIN_bus\,
	portbdatain => \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAIN_bus\,
	portaaddr => \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTAADDR_bus\,
	portbaddr => \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus\,
	portbdataout => \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X36_Y24_N4
\CPU1|Add3~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add3~2_combout\ = (\CPU1|ea\(1) & (!\CPU1|Add3~1\)) # (!\CPU1|ea\(1) & ((\CPU1|Add3~1\) # (GND)))
-- \CPU1|Add3~3\ = CARRY((!\CPU1|Add3~1\) # (!\CPU1|ea\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|ea\(1),
	datad => VCC,
	cin => \CPU1|Add3~1\,
	combout => \CPU1|Add3~2_combout\,
	cout => \CPU1|Add3~3\);

-- Location: LCCOMB_X37_Y26_N10
\CPU1|Add6~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add6~0_combout\ = \CPU1|pc\(1) $ (VCC)
-- \CPU1|Add6~1\ = CARRY(\CPU1|pc\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|pc\(1),
	datad => VCC,
	combout => \CPU1|Add6~0_combout\,
	cout => \CPU1|Add6~1\);

-- Location: LCCOMB_X35_Y26_N6
\CPU1|Add4~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add4~4_combout\ = (\CPU1|pc\(2) & (\CPU1|Add4~3\ $ (GND))) # (!\CPU1|pc\(2) & (!\CPU1|Add4~3\ & VCC))
-- \CPU1|Add4~5\ = CARRY((\CPU1|pc\(2) & !\CPU1|Add4~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|pc\(2),
	datad => VCC,
	cin => \CPU1|Add4~3\,
	combout => \CPU1|Add4~4_combout\,
	cout => \CPU1|Add4~5\);

-- Location: LCCOMB_X37_Y26_N12
\CPU1|Add6~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add6~2_combout\ = (\CPU1|pc\(2) & (!\CPU1|Add6~1\)) # (!\CPU1|pc\(2) & ((\CPU1|Add6~1\) # (GND)))
-- \CPU1|Add6~3\ = CARRY((!\CPU1|Add6~1\) # (!\CPU1|pc\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|pc\(2),
	datad => VCC,
	cin => \CPU1|Add6~1\,
	combout => \CPU1|Add6~2_combout\,
	cout => \CPU1|Add6~3\);

-- Location: LCCOMB_X37_Y26_N14
\CPU1|Add6~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add6~4_combout\ = (\CPU1|pc\(3) & (\CPU1|Add6~3\ $ (GND))) # (!\CPU1|pc\(3) & (!\CPU1|Add6~3\ & VCC))
-- \CPU1|Add6~5\ = CARRY((\CPU1|pc\(3) & !\CPU1|Add6~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|pc\(3),
	datad => VCC,
	cin => \CPU1|Add6~3\,
	combout => \CPU1|Add6~4_combout\,
	cout => \CPU1|Add6~5\);

-- Location: LCCOMB_X35_Y26_N10
\CPU1|Add4~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add4~8_combout\ = (\CPU1|pc\(4) & (\CPU1|Add4~7\ $ (GND))) # (!\CPU1|pc\(4) & (!\CPU1|Add4~7\ & VCC))
-- \CPU1|Add4~9\ = CARRY((\CPU1|pc\(4) & !\CPU1|Add4~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|pc\(4),
	datad => VCC,
	cin => \CPU1|Add4~7\,
	combout => \CPU1|Add4~8_combout\,
	cout => \CPU1|Add4~9\);

-- Location: LCCOMB_X37_Y26_N16
\CPU1|Add6~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add6~6_combout\ = (\CPU1|pc\(4) & (!\CPU1|Add6~5\)) # (!\CPU1|pc\(4) & ((\CPU1|Add6~5\) # (GND)))
-- \CPU1|Add6~7\ = CARRY((!\CPU1|Add6~5\) # (!\CPU1|pc\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|pc\(4),
	datad => VCC,
	cin => \CPU1|Add6~5\,
	combout => \CPU1|Add6~6_combout\,
	cout => \CPU1|Add6~7\);

-- Location: LCCOMB_X36_Y24_N12
\CPU1|Add3~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add3~10_combout\ = (\CPU1|ea\(5) & (!\CPU1|Add3~9\)) # (!\CPU1|ea\(5) & ((\CPU1|Add3~9\) # (GND)))
-- \CPU1|Add3~11\ = CARRY((!\CPU1|Add3~9\) # (!\CPU1|ea\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|ea\(5),
	datad => VCC,
	cin => \CPU1|Add3~9\,
	combout => \CPU1|Add3~10_combout\,
	cout => \CPU1|Add3~11\);

-- Location: LCCOMB_X37_Y26_N18
\CPU1|Add6~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add6~8_combout\ = (\CPU1|pc\(5) & (\CPU1|Add6~7\ $ (GND))) # (!\CPU1|pc\(5) & (!\CPU1|Add6~7\ & VCC))
-- \CPU1|Add6~9\ = CARRY((\CPU1|pc\(5) & !\CPU1|Add6~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|pc\(5),
	datad => VCC,
	cin => \CPU1|Add6~7\,
	combout => \CPU1|Add6~8_combout\,
	cout => \CPU1|Add6~9\);

-- Location: LCCOMB_X36_Y24_N14
\CPU1|Add3~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add3~12_combout\ = (\CPU1|ea\(6) & (\CPU1|Add3~11\ $ (GND))) # (!\CPU1|ea\(6) & (!\CPU1|Add3~11\ & VCC))
-- \CPU1|Add3~13\ = CARRY((\CPU1|ea\(6) & !\CPU1|Add3~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ea\(6),
	datad => VCC,
	cin => \CPU1|Add3~11\,
	combout => \CPU1|Add3~12_combout\,
	cout => \CPU1|Add3~13\);

-- Location: LCCOMB_X37_Y26_N20
\CPU1|Add6~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add6~10_combout\ = (\CPU1|pc\(6) & (!\CPU1|Add6~9\)) # (!\CPU1|pc\(6) & ((\CPU1|Add6~9\) # (GND)))
-- \CPU1|Add6~11\ = CARRY((!\CPU1|Add6~9\) # (!\CPU1|pc\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|pc\(6),
	datad => VCC,
	cin => \CPU1|Add6~9\,
	combout => \CPU1|Add6~10_combout\,
	cout => \CPU1|Add6~11\);

-- Location: LCCOMB_X32_Y25_N14
\CPU1|Add2~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add2~14_combout\ = (\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(7) & (!\CPU1|Add2~13\)) # (!\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(7) & ((\CPU1|Add2~13\) # (GND)))
-- \CPU1|Add2~15\ = CARRY((!\CPU1|Add2~13\) # (!\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(7),
	datad => VCC,
	cin => \CPU1|Add2~13\,
	combout => \CPU1|Add2~14_combout\,
	cout => \CPU1|Add2~15\);

-- Location: LCCOMB_X36_Y24_N16
\CPU1|Add3~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add3~14_combout\ = (\CPU1|ea\(7) & (!\CPU1|Add3~13\)) # (!\CPU1|ea\(7) & ((\CPU1|Add3~13\) # (GND)))
-- \CPU1|Add3~15\ = CARRY((!\CPU1|Add3~13\) # (!\CPU1|ea\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|ea\(7),
	datad => VCC,
	cin => \CPU1|Add3~13\,
	combout => \CPU1|Add3~14_combout\,
	cout => \CPU1|Add3~15\);

-- Location: LCCOMB_X36_Y24_N20
\CPU1|Add3~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add3~18_combout\ = (\CPU1|ea\(9) & (!\CPU1|Add3~17\)) # (!\CPU1|ea\(9) & ((\CPU1|Add3~17\) # (GND)))
-- \CPU1|Add3~19\ = CARRY((!\CPU1|Add3~17\) # (!\CPU1|ea\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ea\(9),
	datad => VCC,
	cin => \CPU1|Add3~17\,
	combout => \CPU1|Add3~18_combout\,
	cout => \CPU1|Add3~19\);

-- Location: LCCOMB_X37_Y26_N26
\CPU1|Add6~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add6~16_combout\ = (\CPU1|pc\(9) & (\CPU1|Add6~15\ $ (GND))) # (!\CPU1|pc\(9) & (!\CPU1|Add6~15\ & VCC))
-- \CPU1|Add6~17\ = CARRY((\CPU1|pc\(9) & !\CPU1|Add6~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|pc\(9),
	datad => VCC,
	cin => \CPU1|Add6~15\,
	combout => \CPU1|Add6~16_combout\,
	cout => \CPU1|Add6~17\);

-- Location: LCCOMB_X36_Y24_N22
\CPU1|Add3~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add3~20_combout\ = (\CPU1|ea\(10) & (\CPU1|Add3~19\ $ (GND))) # (!\CPU1|ea\(10) & (!\CPU1|Add3~19\ & VCC))
-- \CPU1|Add3~21\ = CARRY((\CPU1|ea\(10) & !\CPU1|Add3~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|ea\(10),
	datad => VCC,
	cin => \CPU1|Add3~19\,
	combout => \CPU1|Add3~20_combout\,
	cout => \CPU1|Add3~21\);

-- Location: LCCOMB_X37_Y26_N28
\CPU1|Add6~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add6~18_combout\ = (\CPU1|pc\(10) & (!\CPU1|Add6~17\)) # (!\CPU1|pc\(10) & ((\CPU1|Add6~17\) # (GND)))
-- \CPU1|Add6~19\ = CARRY((!\CPU1|Add6~17\) # (!\CPU1|pc\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|pc\(10),
	datad => VCC,
	cin => \CPU1|Add6~17\,
	combout => \CPU1|Add6~18_combout\,
	cout => \CPU1|Add6~19\);

-- Location: LCCOMB_X36_Y24_N24
\CPU1|Add3~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add3~22_combout\ = \CPU1|Add3~21\ $ (\CPU1|ea\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \CPU1|ea\(11),
	cin => \CPU1|Add3~21\,
	combout => \CPU1|Add3~22_combout\);

-- Location: LCCOMB_X37_Y26_N30
\CPU1|Add6~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add6~20_combout\ = \CPU1|pc\(11) $ (!\CPU1|Add6~19\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|pc\(11),
	cin => \CPU1|Add6~19\,
	combout => \CPU1|Add6~20_combout\);

-- Location: M9K_X22_Y5_N0
\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"85DA151545E2CE047AB52CF1BC2938E389478390214D768074100DD4F0FCC30404E80288908087E1C0C20A41C8803C3FCF56D485FDB35989A61016946D36A4A952AAA6D68B4B61C148EAC920B42CA054052A69E9B4A864986851252D31AAA3CB7F1A165291188724167D4D88EED5A96182D0054A589F2B22CD962B2170B1C3A0C36562A9717F482F4DE5A4C8D38AB8E2C0804292C008201444A046606A819AEF3A134E56094FF73B61FFFFFFFFFFFFFFFFFFFF00DB25D1629EA3567129005E1BD1C1900E9098204C6109001073FFD3781023028967376D4C45607CFD2C1F7915CB69014BA4B33FF08E900E8D62200027C4472E4AC0028FF9D35C88AA29A7957C",
	mem_init2 => X"9B59504A09801561B8E8C0000BD800540CC50791AC5A159468C2315C24B5BF435F4E190047255100C85619A1086ED81001E62CB2A10081A010A5A7FFB913807547A4DAF42166222EC20303FFFFF24400468902400A040D280000090A2A23DB9F17E5E503FFF987A5909FF610F0AB60E0E01827265588007F141406067ACC066059E14478CD03BBE1C7D53BDFF2328967B480000DB4820100C03219E0C2703DEBFB00C4464D86602B80C888B206A28041E7978868D8B1285BEBA962A0000000000000031A42B29910E94456300000D518370482082814A538D004820800000000000000000000000BC30B043A000000000000000000E9E29776DA9D14AD2188D5",
	mem_init1 => X"0B39BB28FB226400300C6456C12200E85ABFEAC133C48E0644C28000A1AE6492D85500E194913DA8E500601E10000234000E444121A0088421440E344001F9844F16F866264A80C1014D400000000018020012A806A0A2801211D109B00002322118810035840094B2BC0020880000005B0C20088011100066821B1004831F60309169880381210205002014604000443A1CA4468009C008B001110539A000000000000000000000000000000010000000000000000000000000000000004886A4F801214FFC1656A7020203C7E00000000000000060270828288146402177FEC413C5039150462A605E7BBE9FD49551E0CA41D674C024AAC544014A9520B456",
	mem_init0 => X"0A28B5BB08C14B2AAA80808A400248D008F3426098190220743370CFE2C3E00000387945D402481047BF1C2000301780ECB29E80CFC13BADA85FFDA39AA0800031C23B05643FB759E69C9AD44037880000003AFB0B12E3CE3C9A22A20074E0004935E997040B845003401090400898684DABCD40189875601B9C011069406691A011E684C130320440E866E19FC58740000070F28BA80490208F7E384000602152147C219449C6D46933DBB2D82610100048411D85C33063863063006AD7580000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFC000000007FF8000000000000006539CC6310E3294C6002",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Mif/DF32.mif",
	init_file_layout => "port_a",
	logical_ram_name => "DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode666w[2]~0_combout\,
	portare => VCC,
	portbwe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode666w\(2),
	portbre => VCC,
	clk0 => \ALT_INV_Clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \Mem2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode697w[2]~1_combout\,
	ena1 => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode666w[2]~0_combout\,
	portadatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAIN_bus\,
	portbdatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAIN_bus\,
	portaaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTAADDR_bus\,
	portbaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTADATAOUT_bus\,
	portbdataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26_PORTBDATAOUT_bus\);

-- Location: M9K_X22_Y27_N0
\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"0444448A848A9654E5010F82ABFFF7C3A5F15BFD1A7D029545094D420A1FFEAD99CBA5628DA6AF7FA000000006A3090812030100600820A85803020A3374E980A3482C5752318619E00001270483EA19C8B0AE60101B607041C21A165CE7B70F29790A00000080832001AC1C33717678C3280403DD8506A79864714A4041C4AC20961740E363604FA4E031C10900A011542BD045C5049ECF0F6195228ED244293D70E380F5284E8020315EE0A17E20450201BA006C775C88565224A001B091500488103E6607E6EACFE2E803224FAF460A02E95DAAF36D165AE17C140BB0C022347EA1498EF6D5AD4379152CA3A0F84BD4C71B6E9C856A00C1B6F8F0947D3D1A",
	mem_init2 => X"4D52E58E8765643F7F00A03046F5C67E19E216838E56B18B08BAFB08068C880B44E5B704490D0E7D4368B1D540044004657386975DA9B15A60735C010E9F41C80041113AA0306E544A09807B8A867A129B1A37DADA379B0D64C071A400334520150B5C4602CC484D31200000000000000000000005001EA400081461ACD04A90906054E0142506045A35419C04D87AC6072C00860238420A4128944F1C52C1FB63D850BD8ED4808CC30011664A710042110842A8BAE9048C181C64100D6121811CABC142C111801C80023626225246F00020DA48000268380850B053018E30108CA7BB14D9C824108C2164C06F9D1D16DED4E4A5841E5B1005752A00026E02B1",
	mem_init1 => X"24040E406101B6E52038B004800D68E8C3E24C4E0668050F10E54058431B8980500A23589DF270395C292428E2164D4183DA8248FB3D176F449832881C92408501290080402980090052B9092101A47151453C890B3210010090010328B1750788D6C78CFD55588432B4C9E611012198D244DDDA6002040448001004901348C40040020884204091A2C802400A80000B12644A3400490C4208AD2030200000000000000000003B04BB94B0E050AE821E80D2315076095DE8AEE65332C4C007B32300AEE83E66133AD35C08E4DCD09EE8110430411242301A42292244B1880864C0CC33483F02F98018D401391014000000000012400806B0E1B8001309E86000",
	mem_init0 => X"0000B0834190012450606D177B48B7BCBE15102042A004FFFF0BF65E1112C0060A7B8B0A5948000005869A922360653755CC0BB1C5E0C294568902D4A4801A68CE8FFD0A12A0402A10BC06689C26A0C00401606D8EC02B6A7C1F72375AC42802002193C84595BEA05BF882EFC1BE5C1F8A6705D57822814379C91B08004C022AB0C13718C02CE419E27C8103C319A082124000F482F3FB54D97FE4C9EC1C00C0001A210144053EDAAC2DA7063B49904000000000000000000000000007FF800000000000000000000000000094C2002A4474A29E45850E0428024D8C5092810BB62C00C41264B3F97DA6273150C6209D4020804A8B2F400042E980A11C00060A",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Mif/DF32.mif",
	init_file_layout => "port_a",
	logical_ram_name => "DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode645w[2]~0_combout\,
	portare => VCC,
	portbwe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode645w\(2),
	portbre => VCC,
	clk0 => \ALT_INV_Clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode645w[2]~1_combout\,
	ena1 => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode645w[2]~0_combout\,
	portadatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAIN_bus\,
	portbdatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAIN_bus\,
	portaaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTAADDR_bus\,
	portbaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus\,
	portbdataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X30_Y23_N4
\CPU1|Add5~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add5~2_combout\ = (\CPU1|Add5~1\ & (\CPU1|ir\(5) $ ((!\CPU1|atm~1_combout\)))) # (!\CPU1|Add5~1\ & ((\CPU1|ir\(5) $ (\CPU1|atm~1_combout\)) # (GND)))
-- \CPU1|Add5~3\ = CARRY((\CPU1|ir\(5) $ (!\CPU1|atm~1_combout\)) # (!\CPU1|Add5~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ir\(5),
	datab => \CPU1|atm~1_combout\,
	datad => VCC,
	cin => \CPU1|Add5~1\,
	combout => \CPU1|Add5~2_combout\,
	cout => \CPU1|Add5~3\);

-- Location: LCCOMB_X30_Y23_N16
\CPU1|Add5~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add5~14_combout\ = (\CPU1|Add5~13\ & (\CPU1|atm~10_combout\ $ ((!\CPU1|ir\(5))))) # (!\CPU1|Add5~13\ & ((\CPU1|atm~10_combout\ $ (\CPU1|ir\(5))) # (GND)))
-- \CPU1|Add5~15\ = CARRY((\CPU1|atm~10_combout\ $ (!\CPU1|ir\(5))) # (!\CPU1|Add5~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|atm~10_combout\,
	datab => \CPU1|ir\(5),
	datad => VCC,
	cin => \CPU1|Add5~13\,
	combout => \CPU1|Add5~14_combout\,
	cout => \CPU1|Add5~15\);

-- Location: LCCOMB_X30_Y23_N18
\CPU1|Add5~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add5~16_combout\ = (\CPU1|Add5~15\ & ((\CPU1|ir\(5) $ (\CPU1|atm~9_combout\)))) # (!\CPU1|Add5~15\ & (\CPU1|ir\(5) $ (\CPU1|atm~9_combout\ $ (VCC))))
-- \CPU1|Add5~17\ = CARRY((!\CPU1|Add5~15\ & (\CPU1|ir\(5) $ (\CPU1|atm~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ir\(5),
	datab => \CPU1|atm~9_combout\,
	datad => VCC,
	cin => \CPU1|Add5~15\,
	combout => \CPU1|Add5~16_combout\,
	cout => \CPU1|Add5~17\);

-- Location: LCCOMB_X32_Y24_N10
\CPU1|Add1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add1~6_combout\ = (\CPU1|acc\(3) & ((\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(3) & (\CPU1|Add1~5\ & VCC)) # (!\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(3) & (!\CPU1|Add1~5\)))) # (!\CPU1|acc\(3) & 
-- ((\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(3) & (!\CPU1|Add1~5\)) # (!\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(3) & ((\CPU1|Add1~5\) # (GND)))))
-- \CPU1|Add1~7\ = CARRY((\CPU1|acc\(3) & (!\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(3) & !\CPU1|Add1~5\)) # (!\CPU1|acc\(3) & ((!\CPU1|Add1~5\) # (!\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|acc\(3),
	datab => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(3),
	datad => VCC,
	cin => \CPU1|Add1~5\,
	combout => \CPU1|Add1~6_combout\,
	cout => \CPU1|Add1~7\);

-- Location: LCCOMB_X32_Y24_N16
\CPU1|Add1~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add1~12_combout\ = ((\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(6) $ (\CPU1|acc\(6) $ (!\CPU1|Add1~11\)))) # (GND)
-- \CPU1|Add1~13\ = CARRY((\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(6) & ((\CPU1|acc\(6)) # (!\CPU1|Add1~11\))) # (!\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(6) & (\CPU1|acc\(6) & !\CPU1|Add1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(6),
	datab => \CPU1|acc\(6),
	datad => VCC,
	cin => \CPU1|Add1~11\,
	combout => \CPU1|Add1~12_combout\,
	cout => \CPU1|Add1~13\);

-- Location: LCCOMB_X32_Y24_N26
\CPU1|Add1~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add1~22_combout\ = (\CPU1|acc\(11) & ((\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & (\CPU1|Add1~21\ & VCC)) # (!\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & (!\CPU1|Add1~21\)))) # (!\CPU1|acc\(11) & 
-- ((\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & (!\CPU1|Add1~21\)) # (!\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & ((\CPU1|Add1~21\) # (GND)))))
-- \CPU1|Add1~23\ = CARRY((\CPU1|acc\(11) & (!\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & !\CPU1|Add1~21\)) # (!\CPU1|acc\(11) & ((!\CPU1|Add1~21\) # (!\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|acc\(11),
	datab => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	datad => VCC,
	cin => \CPU1|Add1~21\,
	combout => \CPU1|Add1~22_combout\,
	cout => \CPU1|Add1~23\);

-- Location: LCCOMB_X32_Y24_N28
\CPU1|Add1~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add1~24_combout\ = \CPU1|acc\(12) $ (!\CPU1|Add1~23\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|acc\(12),
	cin => \CPU1|Add1~23\,
	combout => \CPU1|Add1~24_combout\);

-- Location: M9K_X33_Y29_N0
\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"81DE7873E7EA5809FA32AF62E9A1C89B8937B310304F2831A0100B54C618038006FF229AD88004E540C20AECF33C87BC304C038776410EF38F1824214BEE194B25089CB2DA4A3554356E4B2FA328A5984F2192EC54AA71B2CE864D58531922FBAEF1141A20120D08854C32C3D93311410C94EC1895B7874DD2601105140950487C4104F6C303DAE0F035B78FCDD2EEF3A402849C5618500741906E406FC3D6EF3A9BCEF790BC5E53122000000000000000000006F126448B0CC164D11DDFCFC8B3FBB0C0F44F148A986810103496B7E80084ED71590BA1C1E7A04B6B791102824F6520A0DA408034CE7002F0944250583A881061100204064520FEBD3248DA01",
	mem_init2 => X"F18F826D04905B7C0056C0001D7845045410241420825800CDD0B9A6DFF090F010108D012B922622F5C29FF7AFCEA24A02431C0201606A0840C0080010462064428058348AB443690F9704000016D0809000000010080AAE09227B07B7B0BF37E7E56DE66FFF31CF7B5699342810E044800C01364D88007F1616220C2977DBBF501A1F570C862B840021E71180238946B18B4D0801791A4A7470B701D32B598AAAC03B080351135A8EFBDD820ECF07FD0CBA7712212AD7A58E384800000000000000049EA8809DBAB28D83400000F51A65B6EBAF03A459724614F0E0000000000000000000000007379A2A2A0000000000000000001A140400003884886810F3",
	mem_init1 => X"A03FF34BFFBED49A3A31818140D7FA6BB8C001EDB3D7892FD5A28C9A22CFFFFF60110145C0003828056402C0100002B40014C200A021088669AC3F76C800508050D1028F59DDA0412101400104036DDB6E01C04D228A00A91A182C0E4A00D1B338FCE33C82B41D6FC63F22F3FD000000C09F28F8A263A55CFCD8A443F6060D0C27B7245120114F626770876B5700005F28113666CFE697440CA8510F3F00000000000000000000000000000000000000000000000000000000000000000053B8030001216FC96614BA400A4307E000000000000000446344A8210158002D772606010700A0C2042A685F47F1801ECDD56002005070DCC226A72230844C908A80",
	mem_init0 => X"8EAAB53A0AE1438C38E0A0C0522241D8EE6D990372415B80C011EFC803FFE00000002C3A000200086BEF02D5FC6DD4B010004010F01E0004DB0101CF61130800114039066000661DD382F992481348000002844184178F98FEBB3B2F84B91A00436A16AFFA15C41603841090612A9914365D0FA1B540268FC4200117FB407603B1DCDB3206E482B7018023DF9007FF00000000587400040010D7DE05ABF8DB81302DE086B209B222914F228305C048400048FEBEDF5400101F809801FEDFA6300000000000000000000000000000000000000000000000000000000000000000FFFFFFFFF800000000000000000000000000000000082329CE51940001040109",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Mif/DF32.mif",
	init_file_layout => "port_a",
	logical_ram_name => "DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode666w[2]~0_combout\,
	portare => VCC,
	portbwe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode666w\(2),
	portbre => VCC,
	clk0 => \ALT_INV_Clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \Mem2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode697w[2]~1_combout\,
	ena1 => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode666w[2]~0_combout\,
	portadatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAIN_bus\,
	portbdatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAIN_bus\,
	portaaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTAADDR_bus\,
	portbaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTADATAOUT_bus\,
	portbdataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27_PORTBDATAOUT_bus\);

-- Location: M9K_X22_Y31_N0
\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"7510008117C926B285DCE00FFAA075B7CA7E043B8BF365F0408B837FB515D79E710FF6E5C0374BB6A000000000A052161E02010033FED80219EC49B4000D3C47209003556435A6992818113315DA1091350E0056BDC91D0755439A205DECB6204831020000008003A014103011578B87DC4EF776C0A2C74FFBE8C248C17ED08202C9677ADF77A8CF9220FE0108161B14FE74336BD905DF8E0EA22EB6BDE853D5E9FC23312B06EFFAE010D1E07FFA20B65710FE097CB77F7B7E02BCA003253AE680CB2EB1B01028D976270807228C743F2A08E92293ED96C206AA38E7B476C5B5C0FFB2DCAAF6D5EB672957F47FA8FFD35AE33CBCCC70D3EFF0E6FD61227BC97D",
	mem_init2 => X"72380B77CCF0543A7DFFA87C41E554EDF6E5DE63EED0BA0B4BBA4CC4B6FF8A0C8D1F7522A0A330DB03DCFCA21BFD7F201B2353DF5F937182F87F34008879844800736B14FD6274FC4A0980030265C1746084FECA785E0B809AA406870158C43045A31E1C20DE2CE7A3958A00000000000000000002C8840008A9DB442CD24E2110CB7CC086249F4FF6FBCB124454C28DC02C1C4F2220480032339735003602B3060995002001E90AD7E0124C45A4EC90C413E336ECC184B561C186C0A0800080057B656294BD6FED9E423E21C440D403008080C18041E420085035D107F02F5085A7CD0000880640181902887FED2A2EDE74FE9DED7C6FD0077E000603EA0232",
	mem_init1 => X"48349B44030180A4C7801004800D01681A595400089244392085404043DD890BCE0AED7CCF823186825600A02815194509AA0368998942674CB108CA1640C491282840B1008EE0007D85B10888435C34120F65DF162A1213001A06111F65D9649DD6955EF2FB9340A6B627A6E36ADF9D6E6B1FDE7467F786C85D1F80FD1165E57F2BFBB6947D8DB019BE5FADC400000913E042B8DC495DC5010CF50A20000000000000000000156B0B519B7A596E020DF04ED150C0C45CA8F792F87C1E20F4227B40E7C83FE623FE9FB45FFCD4D03E17EE0AD9C490B811E8C595A00B00080CEEC01F2CEEA8FB47952000483C44440000000000066001E58EF94032E5CFB8E000",
	mem_init0 => X"00045CB9A0D025A5FFE6AF21FFF8B82A9E15AA31A60809FBEF9EF752F976C000CB0D68C2390D2ECA687335451862014001C40D408020A410164684CB80C0040E43BB8051CDACA9101E80E2560EA4E0000601DE2D32C25EDFFCA872FFF8C25802C0008B38747000004062DB7B3E6E420B800601DB864542450A003D0440061126808107A8DB6E7D1CD06984BB7219C10310400443EE5A042E2010A23E0D63DA0000199008C4459ADAA0AF67C4BDF6C0000000000000000000000000000000000000000000000000000000000010421090005EAB02060531FBBA46D8A615242081543AFD9171D412071054F06C682239F92F4006CA356EE7E411EAC4A950000412",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Mif/DF32.mif",
	init_file_layout => "port_a",
	logical_ram_name => "DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode645w[2]~0_combout\,
	portare => VCC,
	portbwe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode645w\(2),
	portbre => VCC,
	clk0 => \ALT_INV_Clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode645w[2]~1_combout\,
	ena1 => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode645w[2]~0_combout\,
	portadatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAIN_bus\,
	portbdatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAIN_bus\,
	portaaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTAADDR_bus\,
	portbaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus\,
	portbdataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y13_N0
\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"3D2100A2D400604300209292A4A4ACC3C0000000000000000000000000000000000000000000000000000000000000000386AF63D70A0A74F5D524B2260B0C5F3105A2AD54C2436BCC8330C358021808C01D44240030000EA7F2A3F88420C01840E494062409A800000412381855A084050000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000F9BECC1AAA2C031421081CFE7A4ACA6A045488B0514810D2019DDCFF1EF5F484028B5001810C00824A4A9292B30F724A031204D4000002091C0C2AD0420283A88480060001D4FE547F1084180308082D156AA6121B5E6419861AC010C046070D5EC7AE1414E9EBAA49644C1618BE606494700034000C7E02201A2C20445303A2757BCE19726AF46FB6F5F065BE75B8FFFFFA5EA0077779051049284808590800132BAFB2ADFD7FA1138CDACBA8726AE856A4E8FC00103E8BB09263",
	mem_init1 => X"F8B572B17C04236EDFCB03FF90054C5791281866B6C59A49C422196F9810C493E9FEDF7972488A9851B8058389E4440900064672EEA0040450813DA448A4D19C7610AEC87C256ECAA18438253A2BD3BD740206805600A0530CD7044B0D1C8838146613F6C538881A806010AFEB7A9EDBC63888F0CD79980F4A140802500EC001F14150250A0FFE2252A227BFB2D3D3EBFC5225B80754600787600C85E3AC440B252102EA554CEFD0FFA667F2F1992102F66401270FF7F6040D471221576807FC052A7D8242ABDBB5DCF28028EB9BEE48D2DBAA10109C053A10DBF97E46A5A0C9CCAB831B8390E125E624090775554D2CB920167DB490A7AC4640701C098238AD",
	mem_init0 => X"2C5452B9760FCDAFF3BFF34A5BB75B1268B01944600066020020C0B0216C46B114828CC6D5D07C40784BC60E587C4E44E000020009820000000000000000000016C081C8867E21FFFFFFFFF00000000001FEB7E5DC391DC0436A16AFF81544160284109040C301D40A1A89922480D20C80A4120448452544E21D0015BD22FA2550367E0C3F62F02A31866A3FED59EB496BC9EB49EBC9C74C10805147A718C3608580420CB204404FD7A6491B403E31F04DA0920B6F800AD757118196702FC2D3ED437F724C19F6A33201693558206B6236100CA6A0244801C0436A16AFF815441602841090412A9856B7050F81B54021061A90B02FF6803280121D0015BD22FA",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Mif/DF32.mif",
	init_file_layout => "port_a",
	logical_ram_name => "DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode674w[2]~0_combout\,
	portare => VCC,
	portbwe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode674w\(2),
	portbre => VCC,
	clk0 => \ALT_INV_Clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \Mem2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode697w[2]~2_combout\,
	ena1 => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode674w[2]~0_combout\,
	portadatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAIN_bus\,
	portbdatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAIN_bus\,
	portaaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTAADDR_bus\,
	portbaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTADATAOUT_bus\,
	portbdataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y14_N0
\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"08400FF3D1C80F001F178C008008011E000000AAD260C7FF67817A104A035A1483CA649D5492241DFFE147EA014A882803F801DD4010D1D4495364D5B8548DAAA3FFFD8397F80092C48102A948C2A1C0D1B71FF21CA811112A304B0481B49244D47E002F1FD40E4B22A75A4CD2B1E4BAA66ECC7F944594B894C8110084A999121A4C963104240611A96040424204A490000AA8AAAAA224FE6C6646D68A69249531C3F800225450AD3BC0008AE01494DB6D60910161900A44A14104ADD295628AAEC66666467674444447666454455510560014480273D4C4528A23081CF8248901400550000450D2526122E84E449CA9A030140902D9800300C29A143D4A2D2C",
	mem_init2 => X"32420000244A059936C18345229493124D3F000001903DA7B4A82AA8D46A515D441A18565672D654948AB5D2B6A4E826DA4C4000002AB49831FFD9E05E841280D68520F29927552489077FF851FA8052A20A00FE0077500434751254D9356E15236AA8FFFF60E5FE0024B12040AA5230A870346DC7FC872A04444A8C12C1206D2491341F800BC7F50392C8A9D69334AC792EA99BB31FE511652E25320440212A66448693258C410901846A581010908129240002AA2AAAA8893F9B1991B5A29A49254C70FE000895142B4EF00022B8052536DB582440586402912850412B74A558A2ABB19999919D9D111111D9991511554415800512009CF53114A288C2073E",
	mem_init1 => X"09224050015400011434949848BA1391272A680C050240B66000C030A6850F528B4B0C9094601252094A5433C2D12CC7A24512CAA39241490528416F5565D810B6952EEAA07928DA5DD2EBA94DAAA9AAA92B6DB77AC000070361290CA4F9A622849406A800037A0425560600D02C89222238516DC0111001100900180000800889900880084444444444444444444444444444444422222222222222222222222222222222000000000000000000000000000000000000000000000000000000000306C116A00044A2014EB3A2A5CA6235AB5B28AE50000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000A9240004A94B4BCB84BC900000000000000000000000000000000079105D5082A5668AC14525B4274406A2000000000000000000000000000000000A55D236960008E0059534A46EA3450200C40014AB68695642803954EA4474A200000025F2122F76E8A64BC14455404A2000000000000000000000000000000000000000002A404023415265C8C01C054B5031324098A9D527500E2098103B042000000000E4422EA448094B2800110034692C534D58444049620A21451F5E580030A7251132A4D320A40934410902912704E2122489893B6062101414290CA5B41C07F02025C99290928044409292A91100600EACDC75B5541",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Mif/DF32.mif",
	init_file_layout => "port_a",
	logical_ram_name => "DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode658w[2]~0_combout\,
	portare => VCC,
	portbwe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode658w\(2),
	portbre => VCC,
	clk0 => \ALT_INV_Clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \Mem2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode697w[2]~0_combout\,
	ena1 => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode658w[2]~0_combout\,
	portadatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAIN_bus\,
	portbdatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAIN_bus\,
	portaaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTAADDR_bus\,
	portbaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTADATAOUT_bus\,
	portbdataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22_PORTBDATAOUT_bus\);

-- Location: M9K_X22_Y29_N0
\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"4E0080076A9290053820C24401575565528C646D1408AA64421108188E252000186007610080E4000140043418E179021AA061828BA4A356474890001000000000000100000A3E00006AEBBC00A4A000000002610080000800100500000062EF2C80501000000000008000C1D60005210000000800800000002212208048010C28B0804A8024FB54A2B24952244412510946DC8C9A52561298002A000001654AA9A295DAA08EA94D554000000000000000000003798000B03804081002274AB4A95568164AB25DB7AA207B287F4924A8104CEB58662E454AEBA8251211A8D0E282F42154EDA99B2BD5740173BD1EF40977A9D529550953B324EE1143CF3E46DA",
	mem_init2 => X"04407786A40C080132120000040084001D17794892B1C25534A918C410D8402020929C0130CC8E567E8BC92C529A26D9B92953495492FE97AD4040000244A059936C18345229493124D3F000001903DA7B4A82AA8D46A515D441A18565672D654948AB5D2B6A4E826DA4C400C4406203A00003D213900011110104400101880E220802822423191C2F234213C00122084A12694003800240844A0003E00460E000A066094048811D54AA6284711402A9E91642801095216C750294000000000000000200256A4488154AA9000000C24200512484A410A00409684A0000000000000000000000000800448000000000000000000000A49A209240184202120008",
	mem_init1 => X"A4395594DB08D84D4B00940100000000F000002499490C6869224C9203599249216644E00DB43068694934AFC00003D9401C228A02055551C20AD3496006120433AB59317315201C105D1964A0016D8DB44A7664B400000108B83924F0014089D06755E86021D26224CAA26B2000000000E20452017254F719122AA30800800A9C0800440044B8451028576B1B000E0A9ECE0F7E72902B231258A056570000000000000000000000000000000000000000000000000000000000000000001F6D5DDB810E2A82AE2945939457AAB00000000000000028D1C45055228024911294625B62402E4B29554764791E5580028405748AAAFA01DA41223A94A5480650FE",
	mem_init0 => X"D08F2244941190410411C8A500BF03242A9450D0DA350A9124500741201DC00000007FFFFFFEFC002B4AC92AB255E7FAE5551B119DB263C242BED85054D14000C02886D392955088517CB048948C10001403B55422AB9A21A14AEA6A228BE800654DD3A2A88B6C49A526297488A5B8A11AA9CA08AAB07C0E9A9C008BAC428806485528A1A1B46A152248A00E82403B00000000FFFFFFFDF8005695925564AB8106883C1479B46A2906952AE5524A40200018C000212D5565F8556568A06CAC800000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFC00000000000000000000000000100861194A52943D987313E0",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Mif/DF32.mif",
	init_file_layout => "port_a",
	logical_ram_name => "DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode666w[2]~0_combout\,
	portare => VCC,
	portbwe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode666w\(2),
	portbre => VCC,
	clk0 => \ALT_INV_Clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \Mem2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode697w[2]~1_combout\,
	ena1 => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode666w[2]~0_combout\,
	portadatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAIN_bus\,
	portbdatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAIN_bus\,
	portaaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTAADDR_bus\,
	portbaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTADATAOUT_bus\,
	portbdataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34_PORTBDATAOUT_bus\);

-- Location: M9K_X22_Y14_N0
\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"D781E00E1635330B37EDCEEDAAE2C06C66D98CE823D3188C04100958C6184F701860CB64C080C055414348CCA0637B3460CF8F242405AC049410094A380E6AC4E315638964B55E3CD2C77DF4C9D35723B0E6A8AA4A559AC7156C92A3CC7ACE797584E9EB4EEC70DE72DCD50AFB1C4E9AB93BE6C57C4398923540648B099626577B174B8424C9339BEC07D8089158FE073AFFCCFDFE66F2561012585C3A820D00002D8189A11002C4340800000000000000000000003C7E0000075AB0040710260A06486082FC1DAB9E68B969FF9FED8010DD390384845023AE883B667293C06E1C9D22012519094F5B04079C9D72743A93B8C043351714976DA2677DF65ADACB",
	mem_init2 => X"FD8FA3FD2DF477FE23F680001DF8E466841A3E7367A3DE60555981CAB249CB6565B1DC069529BADD2029CEC8D630324B2ECFBC1667366E1C61D6400056CC70911524A3C05EDADB5B6DF41000000735CAB9500C00145A2A2905868108484F40C81E1A9A1CD000DE06E7E9F00800000000406B80C2939000700010EE40D289944E2ED1FEA865A4200C6F64CC13C3DB165ADEB6FB3A0657FED73DF0D503E01DA86AAA00617E0DD7792A2C562E047DB085996A60CEB4196057819C5EB4C0000000000000050BE84ADDBB741B07600000FFDE3BB6EBBF0BB8C1DEF619F0D00000000000000000000000043DFFA754000000000000000000CC491B801AA2D633B0CD77",
	mem_init1 => X"84440CB500390892D907E1A701FFFFFEFB2AAAED8A1B0FEBBB6A65B7835CB6DB7A4444F7D495478198D9DDB040000DCB4007C233FDFF6063DE7354D9A003E60474B90224224081F4324C6A09A0020010009292ED9111111003C24A250000A83BF41FDCF81AE7F6860210E984600000002DEE211ED076D073631830E41803859BADBB16CD0C4D9B1D374930002C0020509811F080B430E8612EC961D044000000000000000000000000000000000000000000000000000000000000000000640008000100E03E916B5AAC2CD000000000000000000086C4CCB1FA67FFEDB46820A61BA60031906B400A38380E403EC0043D077A680001E6CE667EB5ADD9B066FE",
	mem_init0 => X"E79296D3BCB232CB2CB2196B36010DFCEEAD33F336FD5BB1D083270C065C400000007FFFFFFCFC184CC0C0AE061CA003134D6110E4A6004ECEA001D7E1734000C3EBBD0666AAA710B33C02967779C8001403C201A434606603404080A5A2E00072D1C46002902C4E28646B40296800CD26020CA960407F4E1820009B9692BA1BF9DD5A67E66DFAB763A1064E180CB800000000FFFFFFF9F8309981815C0C39010FB21D45795EEB6B682C654B06D0C8400008C0003F70C06C72C06C411EBF11800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000013886739CA5394BFB97E73EA",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Mif/DF32.mif",
	init_file_layout => "port_a",
	logical_ram_name => "DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode666w[2]~0_combout\,
	portare => VCC,
	portbwe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode666w\(2),
	portbre => VCC,
	clk0 => \ALT_INV_Clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \Mem2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode697w[2]~1_combout\,
	ena1 => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode666w[2]~0_combout\,
	portadatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAIN_bus\,
	portbdatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAIN_bus\,
	portaaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTAADDR_bus\,
	portbaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTADATAOUT_bus\,
	portbdataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35_PORTBDATAOUT_bus\);

-- Location: M9K_X22_Y9_N0
\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"10400FF3E1C800006CDFF000800E011F0000025A0610380028020465161CD875013EB12883006DE2000143008E107681440001121FF31BC587422CBD91D0D168040002033406FFB67BAF68321A3D5E1F98210E7D0D8BF203005ADF6429FC36CC7480000BA00574F06438108D7642ED86F8B10048408CB503AC4AEA099D98AF36B633281624585AA3E21ACB968C5CE995552002000008D000305A99901EF36D9FCE03FE38427902000638032DED30000000018EC2204FF0CDBB1411A1F69C30888884444444444444444444444444444400000AE0D6F7E1148EBCDC3AA1116D5B560C7689F7E7E322227BE7F8812DB160CB36E3FB3FFE074B22C5A741C0105300",
	mem_init2 => X"6D5F000D6CC70911524A3C05EDADB5B6DF41000000735CAB9500C00145A2A2905868108484F40C81E1A9A1CD000DE06E7E9F0000009681840E000A0081194587361D404FAC4A20C01B78800050C023841DA05100004487FCC6F161D08B2F6474345A01000080CD01BFED9EEBDA0C868F5787E608439F4362FC80C016B7D90A7F0DB31C200002E8015D3C190E04235D90BB61BE2C401210232D40EB12BA8267662BCDAD8CCA05891616A8F886B2E5A3173A6555480080000234000C16A66407BCDB67F380FF8E109E4080018E00CB7B4C0000000063B08813FC336EC504687DA70C2222211111111111111111111111111111000002B835BDF84523AF370EA844",
	mem_init1 => X"5B56D5831DA27DF9F8C8889EF9FE204B6C5832CDB8FECFFF81D2C8B169D0700414C01B57CB9AB4C65DCC8043BC374D7C6EDBB5D82FF6FF3B7C50BF7CDC40602FB9B0030000FF63100600346F7FFFFFEBBB6FFFFE23C0000703E200700942824C290D0800000372A360B6D65511098300662AC2489EAAA11221121121111119111222222AAA555555555555555555555555555555552AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA80000000000000000000000000000000000000000000000000000000031F9D21800044BA572E7460085686600C00291BD8000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000490348D2D9BB5903C3883D800000000000000000000000000000000016009C969588E9804A5F6381870CAFEE0000000000000000000000000000000074863D2C271DD06D292B4238B10CD8FE02F9B4A11A80980E82E97AC1389A2CAE800001D84647C5EFC00EDB1EF08D0EDA000000000000000000000000000000000000000000C0000005CCBEA03ED69D1F00AAAA6D01C15A8612D32E460B39397CDC00000000048D260A59A2D84B4D47E97C8008D45143EA8AC2175D67514A01E80014ED677B468775CDAC11559E10FDB36000A4F7EB965B10E7666420B1635100010C07FCFC69DAE22344104CCDB6B3EB37403EB361038120007",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Mif/DF32.mif",
	init_file_layout => "port_a",
	logical_ram_name => "DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode658w[2]~0_combout\,
	portare => VCC,
	portbwe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode658w\(2),
	portbre => VCC,
	clk0 => \ALT_INV_Clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \Mem2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode697w[2]~0_combout\,
	ena1 => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode658w[2]~0_combout\,
	portadatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAIN_bus\,
	portbdatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAIN_bus\,
	portaaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTAADDR_bus\,
	portbaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTADATAOUT_bus\,
	portbdataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23_PORTBDATAOUT_bus\);

-- Location: M9K_X22_Y16_N0
\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"D389A2D046D0F2490C3A1C5EAA8C9558C29BB12051B6DCBD002938D24C2A2836B22EA80FB439E449000000000D4452205D110002E7990DF9CC58D454C019E4D83DB2D2D0AB5AD34320091004445AE2379341D18B5A29010063025D0083FFC18000A04200000080030018C9275438601659C448E40057F7D086414810614928EA3FF9611D300908000D333FF49931F9A509CB9D18082B43300180890000100408048E5035C0CFE1FE8018AF085684908EB821130AA08186CB0007F3200DB366688538DE61302510F437C3E8010300F270F30A236B3500C603A0204216C85820000043540D74012AD6804CAA4B105C45A52E08EE7061A6BFB674000081BF6BC19B",
	mem_init2 => X"699AA58715A193C40780295A741AE73109B3E10AD1665DF0342803B181F12C78EAF0CA6E6D8E8E6084B000054D06E09F41000259A2984BA8140004004D14B10000004048080300803212707B423984E36C6C004805DA73BF075981760141BEE1D8CCE6D32733760CD81F7800000000000000000006E506B9185834023FF3CED1033801E23F0520901D063418B22DA6D1C3030CD8EA3D625CB6B386203C59828588205E002001230B68EEC087FD0EE2348E0595DC887100C301C342C0C6493A8816DB6D02FFD8C4800D1258A50963ACE742C0211E8043AC800D6809B999FFA090BFFFFF00019066835FC407B821E1BA38B1075BD9CEE06CC7C81000721FFF8062",
	mem_init1 => X"DAB2430FF001800C570A0000000C78A838BB3893A5D7D6FC0580001824442198FCD29CA746008586600190AF035706B7BF08A435E6E1D5088B6ADAB063B44FBF3F191113DF3FC4096D8B0659B71FD8FFD03A59162D3A0E008298036AF9735698CBB990087786E9AF8DDB76BB05FEDFE76F8A17EF9B880C05F7360060001FEC6200C0068DEFFFFFFD776DFFFFC400000B25E0FDD10200000001690003210000000000000000003FFF36FDDB7A430E534B7A59F2FCC0C4101C8357A6C3E701939D18210014201259D0016BAC030930A2980110C1E432C51A0D6805A00022200C5EC399DE135E34F000199CC702FCD4000000000031407E18C10E3EB10CEC021000",
	mem_init0 => X"00079C4BB0908B78206406C401D6378239CFA68215F90596586980C1C409000B3FCCDE04495C4000010008824400C735446F7FCBC5C43FA0FDD9AA1A36D04E72F34001A030D3DAC21B9CE1B67E8137C01FFE024B416201B585305480416200036BB4B01A6FD8CD5A549F1B803E83A5E2D229B75973A300498F003D0D620C307F9E5A44C63C01910019040D6835A010362073A5007506008562273A36029C2700001EEBE606D4430805A6C0C60D60E0800000000000000000000000000000000000000000000000000000000097E73EA26643F209E573EE8604CDB7EE656DC67886E16326CC0D3482C988DF72DCDD9F6D908E066F80192B94B0070016069A69A4",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Mif/DF32.mif",
	init_file_layout => "port_a",
	logical_ram_name => "DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode645w[2]~0_combout\,
	portare => VCC,
	portbwe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode645w\(2),
	portbre => VCC,
	clk0 => \ALT_INV_Clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode645w[2]~1_combout\,
	ena1 => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode645w[2]~0_combout\,
	portadatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAIN_bus\,
	portbdatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAIN_bus\,
	portaaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTAADDR_bus\,
	portbaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus\,
	portbdataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y8_N0
\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"397395FEF303FED602809212148480EA0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF37C267FF49B4C49AC4E43B5106EBDCCA34D5C728B358432F884BEFE23E3C57399FFFD7EB8F561BFCC04A6018D88C018C4649D46A523AA01AED53BB19AD5A5CE550000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C000A37FF1ECF552015FD6B443A0AECDFE6F3ED5A04C24A323830E622252E50CE5CE57FBCC0FFB580A024848521203A8324EA35291D500D76A9DD8CD6AD2E72ABFFFAFD71EAC37F98094C031B11803189A6AE39459AC2197C425F7F11F1E2B9CC6F84CFFE9369893589C876A20DD7B9947E49D4888A924143C01F333D3E3CBB00385A5D63A1D4EAD8BB3498206DA70C6200000016FA8000072AAE53853C67ABD860F725D679F255559D08A7C7EF8ED4E3628168CAABA08022A38E04A85",
	mem_init1 => X"CEBB03EF226220D0D00F5C066FFD0DD87F9EBF29DF07FE79DA2067003C47E0A41203A0C6831645B4DA3860619B1D47AC4B96D670C4078F076A888FD4753FE5861E1EB6278BF58D28C0460E11B23B91B917EB467D18FA3D1A7F91E3DDF804F220163008E014A12C759CE85888A5CFC1A16105C52D69399B04907A4C456E9181AEE6C3711CEA043EB0E426F34194AD965C20CAA5BA0488905F926095B7E18D271E8049A4C19E0001D580408C2983A2CBBD0530063E500005EBD5AC2FC4BCC158DA43E7C26FB5400211B4C103F1345401A135A193D85D20000FDBFD06C159967203BB4F36CD4C4C0807DDCEFEC49AAABADAC6CA7DD4580000BF94264B709F8B7AA6",
	mem_init0 => X"9D9ED96E5C9E00300B410BAC743988AF3672E3CB7C3F00EDCCFC795F6C59667E7832F23330412C20000000393F63B00008A002000488600000000000000000004880A088A00A10000000000000000000000E1E8C7E0F81C072D1C46002902C4E28646B40288022000A2001204800000000000000000D00243A77BF366DF36FEDDFB4686132CAF007E98E2B5CEEB57575757575757575D7509F01A6994F6126861367AD334DDBAC2CEFBECB5B597FB1F47FA5BE8EFFC47ED6EC8075ECABE82E2E92BFE28DFFC64FC03A01F0100D21A303301A0204052D10E1C072D1C46002902C4E28646B40296800A660A60CA960401AFA65B581372D32BA007277BF366DF36E",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Mif/DF32.mif",
	init_file_layout => "port_a",
	logical_ram_name => "DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 11,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode674w[2]~0_combout\,
	portare => VCC,
	portbwe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode674w\(2),
	portbre => VCC,
	clk0 => \ALT_INV_Clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \Mem2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode697w[2]~2_combout\,
	ena1 => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode674w[2]~0_combout\,
	portadatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAIN_bus\,
	portbdatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAIN_bus\,
	portaaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTAADDR_bus\,
	portbaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTADATAOUT_bus\,
	portbdataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47_PORTBDATAOUT_bus\);

-- Location: M9K_X22_Y12_N0
\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00400933DC0800800CC2417080010182000003A5D9502F51267EFF0ABD88C601A53DB89104FE00CBBEA046C017B832D816B015FF5560EE315C99CD3868A76ED6ADDD9A84839AB7053A2A6910156D4ACC44488E1EB263EB6C6140000A024269285248000F6BD17AB6CEDFEA812C7B0A3157C60511D173289973A3EB7668483664ECA2F405A65C69A2127A8A95C4541DC2977440CC01E8F45C2AA8C5021000401000A3E188004C01070CBA028102CFFF0205D11142035FF08B40D7831C260B1000404C422002200040240020226442000020041F9800E330AAB97C4683B5E8932241534E6040843BF40D2319465EDB6F9B30113004CE86199C7F1F7CFF3DFFFEBE",
	mem_init2 => X"30420002C3380EEE2DAFD3E18F5248C990AE0000012148010000800000008080010008222289B542FF618034B60D1FE1B1D6E00000E976540BD4499FBFC2AF623180614F6E24413F8032EFA811B005EE0CB601AC057FD5583B8C5726734E1A29DBB5A97766A120E6ADC14E8A9A44055B52B310122387AC98FADB1850000280909A4A14120003DAF45EADB3B7FAA04B1EC28C55B18144745CCA265CE8FADD9A120D993B08BD0169971A68849EA2A571150770A5CD1033007A3D170AAA3140840010040020F86200130041C32E80A040B3FFC08170445080D7FC22D035E0C70982C40010111088008800100900080899108000080007E60038CC2AAE5F11A0ED7A",
	mem_init1 => X"24C89054D39810210EFD0348C65197B6DBE6CC044C0133A186671FC7DF3FCF7FFFAF8C10AAA5678022C47E13C2C85C18081EA520DD290214806C006408800000100200201890900CFBE7DF90825576810245865A811FFF83030120510180003406BB0A380200110BDFE0FA1FE60232D79BD702D2000448804C4044041710408BC40320133199898D99190008055918898D944C8981C886AA2AA84C802AE2EA6A0C84CE8A0CE000000000000000000000000000000010000000000000000000000001587426080080295E51C898611404C2091F81872C000000000000000000000000000000020000000000000000000000000000000100000000000000000000",
	mem_init0 => X"0000000000000000000004A902CC24A1426DC1C55C330000000000000000000000000000000004C64E30E176D1466BAB2DC7FF8D95418000000000000000000000000000000003FE0CE1322156D8C24AA3DCC4E0C80000098D08411FF7759466147B853DDDAB9800001D204F990C80AC01336A2000204200000000000000000000000000000000000000000C9164304306008C1000000027DC0C1015D914BFCA9200202020449EC0000000054E299EDB0A4B032A832DF00C0128F3C911BDD8B9FED98AEE06020001CE4952E486A2AA55B1401E99156089100E0E88E64B6EE83893A1E4D4244BFFE9C02B31A1E075D9A0057AAA46968128CC043444064C25DF42",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Mif/DF32.mif",
	init_file_layout => "port_a",
	logical_ram_name => "DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode658w[2]~0_combout\,
	portare => VCC,
	portbwe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode658w\(2),
	portbre => VCC,
	clk0 => \ALT_INV_Clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \Mem2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode697w[2]~0_combout\,
	ena1 => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode658w[2]~0_combout\,
	portadatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAIN_bus\,
	portbdatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAIN_bus\,
	portaaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTAADDR_bus\,
	portbaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTADATAOUT_bus\,
	portbdataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16_PORTBDATAOUT_bus\);

-- Location: M9K_X22_Y4_N0
\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"85A148898566690A4A8B19800121B3008071420031157442601909D48018412000E091C690808365C0C00C320F9C84A79029D30400725A704C001294785F8289422AAF96495EE94B04EBEF7C9425E84527382A2114A91408621125050B9CA24BAE8A12BE9548A6A35FCF0519BE44A12BC242D12A429FE12041F93375109143504009028C41434480004713060C5E7CC6332530B9E1A10C28AF206704100012EB18574E5241000000A818000000000000000000F8F3147C03871E94B2C7F880000000002880D88500104CD6C04B1FC00010D10800008010200012220D20000E00080100A1DA488030847903F0084020502D52146A200000040000323861481001",
	mem_init2 => X"B10B00D309B01F2A01E08000014C414104500C346C0628AA0BA680C78E95B6D3CF0E1D036EF6552BDFBF0996218035A0C084234E9B640203C81780002C3380EEE2DAFD3E18F5248C990AE0000012148010000800000008080010008222289B542FF618034B60D1FE1B1D6E0918C802C4801906163790007F19192620A9765BB16D3AB9570C84147390D28011C1689967B5E90627073EE595C9806A81FC134E0FFFE0FCE00484484AA82441024EC2853503FFA876E1CAFCFFEBE56A40000000000000040002B50911AB4452000001FA101924C3100B189B80641100100000000000000000000000040895052A00000000000000000033F79D36CFDD1ADEE86710",
	mem_init1 => X"237BFB6AFFD6F492307260F4C03204BED1AAAA4000048EB0004A9A49A1AF6DB6DA000065D00047811000090010000AB40004461D57D09FBC24F8A18608009D84041801108020502A332310000401FF1FFE4D6D9A60AAAA20181A200A4A002E800F70A10098000C01869C0A7099000000CC14001FDD8E2DA0201A3F50C48103B501221B990C1002084240876B33400000305DC65280244040300152053920000000000000000000000000000000100000000000000000000000000000000870080798010010A168C21563AA04FD740000000000000065900808400890480B7FFE0009C501BE0290958041844100211A0418F8F1D68F81C0208144000004002ADE",
	mem_init0 => X"C838FD1322890AAAA28882C240220EA84AA902728C0153A03E028806A12140000000288A002280187B2F1BD5FC694042122A5210DB5C3B0925412680AB0800005100400D8C7FC0462E437B95A8A1B0000400985487D850050205945486440000481E3FDEFE1E441212C4D29361D698543DDD0D2195002400000001046BC2C41D50955204E51802A7407C05100D424200000000511400450030F65E37ABF8D281892B81F1F627C58691589EB25D81A84000485C805A03BF03A9BF8381F400494000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000108C00100002088000004009",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Mif/DF32.mif",
	init_file_layout => "port_a",
	logical_ram_name => "DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode666w[2]~0_combout\,
	portare => VCC,
	portbwe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode666w\(2),
	portbre => VCC,
	clk0 => \ALT_INV_Clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \Mem2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode697w[2]~1_combout\,
	ena1 => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode666w[2]~0_combout\,
	portadatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAIN_bus\,
	portbdatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAIN_bus\,
	portaaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTAADDR_bus\,
	portbaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTADATAOUT_bus\,
	portbdataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28_PORTBDATAOUT_bus\);

-- Location: M9K_X22_Y20_N0
\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"20210078002108800020000030000C23400000000000000000000000000000000000000000000000000000000000000001C3C86CF588022450412121004108931078918D419747EA688334D1580A08242113132C1100011EE400A4037840B2070080080780600201041F1D2E10800084000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000042800C411FE8015425281D5F7488F02E1881A0D420010121002000006000808401E00084220000800000C000308D400403C0300100820F8E97084000420022626582200023DC8014806F081640E003C48C6A0CBA3F534419A68AC0504121038790D9EB100448A08242420082112620000840000000141000AEE791D9B92C0206E109CE053062744C3F7DF9A5AF19C8000005798804445AAFE990AA05C2481408406BAC92AAA8050010A8842BBE746C9E46A9BFFC081102BAB27EF5",
	mem_init1 => X"F92604847D4298087031A3F94002A2A010016A70AAC1A6094BCFD8B187B80C1D5EB976AC73A1934C4847918126C04152A52604CF8FF4431345902651BF1B240A4C4E360397F1A443001211C6A09A02A041F8D23F227E9768330482CDD9183012ACC0816025DCC20C431FB7056A30225FC6A29A821AC360F821919B3C815F5C011D1C5CCA424E6B42E1572E0C08FF20A1D4A4522A002F0F846A8F442D8E4490FC5F3EDD7F2FDBBA2D411913B77D54960846A80DA10ADD04D1A2279B93281D0301BAD40F2380040B755B8E4184C09B7F88CB5C57E7E32A033092C1E502864D8B3645928A2A25A7A04408B0490F54045C3CA1B856A91B48092142C586820215557F",
	mem_init0 => X"6A21AE51A1723E190224521338224C45FDAC64B081C20816D94B360589735D2C8B6DF548CEACE40664B2F0027EF602019880022000800000000000000000000010008180847E8000000000000000000001E0484222FE9D00481E3FDEFC1E441212C4D29340101C0305C060254964004164008593013093452D05052FD8024ADBCA0A67960D250C0A8977AE9DED23C9C369E34943E963C44050805156A81EF679623885D34C6C1BC6470C2902003621601A613603E5403C1040AC0280D207C0D34D425F7FE40CD9E012000000A03E569CE9F5FDFBF833071900481E3FDEFC1E441212C4D29341D6980403050D019500281237800008D78280806D05052FD8024A",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Mif/DF32.mif",
	init_file_layout => "port_a",
	logical_ram_name => "DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode674w[2]~0_combout\,
	portare => VCC,
	portbwe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode674w\(2),
	portbre => VCC,
	clk0 => \ALT_INV_Clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \Mem2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode697w[2]~2_combout\,
	ena1 => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode674w[2]~0_combout\,
	portadatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAIN_bus\,
	portbdatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAIN_bus\,
	portaaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTAADDR_bus\,
	portbaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTADATAOUT_bus\,
	portbdataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y28_N0
\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"87C9404C93145B0B5A139E1E569E4090B03086C03C264B04341809D4B9E7AD0812F73344208083E5C0C20E76CF9FC5BF90EFD3877276F2F7CE003021BA8039D06B4033A0401F400C75A649EE8125F5812823BAFB4081108A065605314833E249E5C010FA0448288453CC7782B716092F2C16E408DCA00D0353DA3BB7C0FA02A8A72383AFC074A1479CE3BF4EDD841B13CFA03292F79D9C0117206F4435422910C72DB109A853A1EC55D800000000000000000007FB56E848120EBC3407B800220206407F989CEA556F9C8940554D88941091000122D01A3514522B6F7F8E3FDF8C9321FEDAF6F6F4ACF90DEF622D88374005ABD6DE0BFB68FEDCF71EFCB5FD34",
	mem_init2 => X"B7FFFDF8FFEB737FDC1FC0001BF69B115C17DE7D7C831635540C30CFEFFC7DB0B0D891137EBFFFF2DDF71BDEB7B0A81139F54EB7A7ED91E637BFA80047EE600000008400134F27D0969C1400000FB27C4F8B4ADB5B9DC711F0D10A8262689B142FE402110B6101F89A1C2F4982C110A0E06843867590007F1F1F2630FBFE4EE122DFE3FF4D038FD338E76B43A35B937F739B4F2FC3E3BBD7BDF0FBA1E48FDF8FFFE00D680DD55981048AAA926EFF86EDF800039418BF3FFF7DE9FF48000000000000030AEAF8DFBB9F49534400008DEF2E9228BF0BAC68DEA20DF0FA00000000000000000000000B1D6AE1C5000000000000000000FFFF8E7FC01D607BD9FDE7",
	mem_init1 => X"A444849520302808CB1781210000003AFF0000B6F3E009C7DFA904920792DB6DB000004210010580880014800000044A801E8212242100231601544820017F840B46FACB5D9F60E1009080C6A00200C0000200048688888802B7DBFDB0002A3FF50F49080885D6060200AD082000000037E2201C50044203031020A0080386BBE49902660C67891BBD08277F9A0032D03A51F81C3008A85B8EDC2170C08000000000000000000000000000000000000000000000000000000000000000002040186001004008906B588C04D000000000000000000045372AB024315E37D46FFEDDC318C1B12029401C80000000000014F5FBEBAE0FEC57E2256694A548903C00",
	mem_init0 => X"239502E4061A18E38E381B2D361C06DEE484B90040554920EE2010000001400000005D5F5572E40077EF5BD1F865462D034D2190C0060846CE99011555F34000E0EBEA08CAC0035FFDE1E10BD2D478000400A0FE000F97B97FFAEFFB01931800484E3BFEAC0EE45003E07BD04062987816DB084062A0274000200400040D080DBDC909720080AA9241DC402000000200000000BABEAAE5C800EFDEB7A3F0CA818B9FE1F4784B39BB64276541004040000008237F84DC0F902E8F188089D741C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001084631842318C2308C611B",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Mif/DF32.mif",
	init_file_layout => "port_a",
	logical_ram_name => "DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode666w[2]~0_combout\,
	portare => VCC,
	portbwe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode666w\(2),
	portbre => VCC,
	clk0 => \ALT_INV_Clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \Mem2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode697w[2]~1_combout\,
	ena1 => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode666w[2]~0_combout\,
	portadatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAIN_bus\,
	portbdatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAIN_bus\,
	portaaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTAADDR_bus\,
	portbaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTADATAOUT_bus\,
	portbdataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y10_N0
\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"40400C339C8803800CCC4270800001800000014E0F203A317F7CFF02238008142B37DC9F7EFE9221938046EB13FDBBFC16C815BBDFB8F4387AFDE92EECBFEFBFFC971006ABEBBEDEDEFFBED4FAFFF73F2D5BB713B3711B6DE17F976E1F27DF7F8280002EDFF8FF3FDFFFFFF2DFFD17FBB7FA8D35AFFF7879B772E0FFFFD6BBFFB7F35226BF4F2EFD2FFFFCFAF7EB2F24004200CD54092C847662DD970040049980A3F9386247FFFFA8C60281A2DFFF4205D191C303DFDF748DDBFFFE3D6F28080008040400000004000044440000000000041F98A8530290373C46EBFFFE81CDCF563EC0E2C798F72933AC5AFFF6EC69C937F3FB3D383A104415B8B47D1F0DE4",
	mem_init2 => X"7F7880047EE600000008400134F27D0969C1400000FB27C4F8B4ADB5B9DC711F0D10AE262689B142FE402110B6101F89A1C2E000005383C80E8C5FDF3FC088E002050ACDF727DFBFA48864E011BAC4FF6EFF05B2056EF7EE3D0E1EBF7A4BBB2FFBEFFF25C401AAFAEFB7B7BFEFB53EBFFDCFCB56EDC4ECDC46DB785FE5DB87C9F7DFE0A0000BB7FE3FCFF7FFFFFCB7FF45FEEDFEA34D6BFFDE1E6DDCB83FFFF5AEFFEDFCD489AFD3CBBF4BFFFF3EBDFACBC90010803355024B211D98B765C01001266028FE4E1891FFFFEA3180A068B7FFD081746470C0F7F7DD2376FFFF8F5BCA0200020101000000010000111100000000000107E62A14C0A40DCF11BAFFFF",
	mem_init1 => X"A07373D50FB038B1E63DCA4CEB16BFFDBB1A724DBCFECF4E0E8411056E2D1F47C3791FDE14AFEBA6F63454F3E03ADE711DB4ACE88076EEFB5B106EFB344FE01253757CFFF099BF08FBC7EFB9C0139601FEB492CA011FFFFF0340875EFDBBFD4FE04400400000D149B960E656AEF6FFFEFBD646920044480444C4CC410CAD461674411123120819D980919151511009D9D1018011190CCAE66EE40044C40C848C666EC064444000000000000000000000000000000000000000000000000000000001478420800080994DD19BFFFDEBFFFFF7F2019CC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000C2013EC2E8B95821202210C0000000000000000000000000000000003454E37A1581B7FBF2B77FFFF8FEF07A00000000000000000000000000000000635FFD4AF21FC20C29614020B014508B0099F093BDFF6FF3436107FFE74D6753000001BFFF3CFF13FFFFDBB12471F76B80000000000000000000000000000000000000000000300015CE27C00EE52275402A886F604D388C03BBB077308DC2786400000000BC0040080BFF8F7807C00814C4981B6D8043085018F16041CA804800154BEA7F39EA5187AC1E68FF4C02452E04A1E3E76DADEF73902A3480E9C0024804093415EA3ADB1A23FEB9B6F2BD2C5DC0375367184139E02",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Mif/DF32.mif",
	init_file_layout => "port_a",
	logical_ram_name => "DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode658w[2]~0_combout\,
	portare => VCC,
	portbwe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode658w\(2),
	portbre => VCC,
	clk0 => \ALT_INV_Clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \Mem2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode697w[2]~0_combout\,
	ena1 => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode658w[2]~0_combout\,
	portadatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAIN_bus\,
	portbdatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAIN_bus\,
	portaaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTAADDR_bus\,
	portbaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTADATAOUT_bus\,
	portbdataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17_PORTBDATAOUT_bus\);

-- Location: M9K_X22_Y13_N0
\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"004001D258080F800FC403708000FD823FFFFEF1F420C5C1677F00FDC019306BFDB5DD6293016DF2242047EA20020401F77001BBCAEBEE3CF9BDD3C36CEF6E97FE28888183F7FF6D9F5CBFDBB5FFFFFF6C53DFFCB35BE8468025C00A0202490A02C8002FFFFDFBBFFFD7EFF68DFD327917C40D75FEEA69FA091191F62A67B6EDA5F1CC26A65F6DFE9FFF3EF9F7F39E72BFDDF7600148DA586C2C2268C7BFBFF33F600738607BFEFEA83801301D200048219110C30382FFBB5ECBFE5E49730A60444A337370000232622110023332201120241FB8FCF33FE0F93BB9155EEFB6A481E24E6BD12838DD9F6B5F367ED96E0912CD1C24D927EDDD7F791DFCBFBF0CE4",
	mem_init2 => X"32848007C99D0EEF6DE7FFE302148652007E400001CD402805485248000000004000342222C9B140BFC000FEB609BC0D87510FFFFFBC7D08317059DFC03F70064C1AFF6D7758A4C05B7C890811FA880081007DDC006EF2BAFB8F3E6F74F0DB3BDBA5FF8A222060FDFFDB67D72FF6ED7FFFFFDB14F7FF2CD6FA11A00970028080924280B2000BFFFF7EEFFFF5FBFDA37F4C9E45F1035D7FBA9A7E8244647D8A99EDBB697C7309A997DB7FA7FFCFBE7DFCE79CAFF77DD8005236961B0B089A31EFEFFCCFD801CE181EFFBFAA0E004C0748001208644430C0E0BFEED7B2FF97925CC29811128CDCDC00008C988844008CCC8804480907EE3F3CCFF83E4EEE4557BB",
	mem_init1 => X"EDA92078939AF44A0E3767DAD7CD9FB65B8244B347093649FB775FDE477F2FEFC3390CA13C0FFDFDFFBED4F31D0D8D82F2445E37D40913C4AF6CD1E1EBAF9C34D2CA7C20189EDE2CFBE7DBD6B000000A45980003811FFFFF0303A72B94397D11424108500200A14BDDEBFE5FEFF77CFF9DF786D3400001100080000319B90E962000130133810C8880001C8C888981080C80110000400A22AAA04C888CCC48808CCC48888CE0000000000000000000000000000000100000000000000000000000030110000800009108F1EFDFFFA9799FFFF2009694000000000000000000000000000000020000000000000000000000000000000100000000000000000000",
	mem_init0 => X"000000000000800000000CBDA5200A644A6A4BCF20A7400000000000000000000000000000002643063EC026DDF7FB8A09C7EF8F3509900000000000000000000000000000000FCAA2FD9620BBF8006DEBFD64E1BA00140F16037B57FF7FDC38000020C0001602000007121D9C88D0EC883D02A060004100000000000000000000000000000000800000000C9336F8822880D000960C00D76485EE12CF1081D609000008440248A0000000064EEC0C5E0006030A012A601C4928F3CC1028BB151C51710E09120009F4ADA6E464F2C4A0201040081A0DA9047A171CDF6B6EE86B644003004810A492C02BCBD4A127939B067E6624948958CD07571072FCA5B4A0",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Mif/DF32.mif",
	init_file_layout => "port_a",
	logical_ram_name => "DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode658w[2]~0_combout\,
	portare => VCC,
	portbwe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode658w\(2),
	portbre => VCC,
	clk0 => \ALT_INV_Clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \Mem2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode697w[2]~0_combout\,
	ena1 => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode658w[2]~0_combout\,
	portadatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAIN_bus\,
	portbdatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAIN_bus\,
	portaaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTAADDR_bus\,
	portbaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTADATAOUT_bus\,
	portbdataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y11_N0
\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00310F89680802002A250439AA98842C86080A001006800800110E14FBEFE6BC067FE1C6F88285E4008204FABFB68E93F0762380207A5670E7000000200E2AC063002200401E460050E2D93C8121F50120C28AF34081100000040521482AEBDFF78090B004482080520C55C8DF14090FA812040840800902515635CF40D603535BCB038080400EC22F34D819935AF5C02098808080026012000027449FC236FBDD1A7E53001000000008000000000000000000FF826ADCE40FF756B3E660901342020060809400A28228C6F854DB6D14102AD6F9592BA5C9EFA83A6D4213A13D9C0D20000000000E49000E7C05601418ACFA5429200200134022463CD1429803",
	mem_init2 => X"F98B81BB01B05B7E028480001DF9FE769C0019B4EA5C79AAEBA2994EBE91BBD74F275000842010040020CFC0C6203DBAC3F6AF4E9B5A2C5B88DE40007C99D0EEF6DE7FFE302148652007E000001CD402805485248000000004000102222C9B140BFC000FEB609BC0D875100EF87C70A04035E7321790007F1E1E2400FBFE5FF16DE5FC3E08841F3481108113C0B6EDB5A52D96D5020800A80A0F0002F81BDFAFFFE07617E02AA6B0538980C44EEF8775F3FFED63E01580000002000000000000000000001507204440B0ACB00000921C156DD540F474900009E20F400000000000000000000000000004040000000000000000000000002089054008086E229D",
	mem_init1 => X"673B7B6A5F8DD06534201E0400F7FEDEA8AAAA5B77FFCC1800128008839E6DB6DBBBC0E7CB6CFA7C676E625F80000637C01DC00DD3DC9F9C79FDAF26C0000D046F76F9DDDDF7B11A702618305003FFDFFEDDEDFB71111111001004180000D31225988F34667221F972431083140000003B0D00612F899A9EDCC0804B6201477112241DA903A8644080301014A000275F3E0C00664FFE17BEC926982B9B80000000000000000000000000000000000000000000000000000000000000000043B7E20241243F276E94A753D32FFFD0000000000000004373774CD99E8080016020FFD8FFC1AEDDD6BFE117C7F1D2BEFBC43AFFF5D7FF01A819FA816B5AB76F3EFE",
	mem_init0 => X"D87004A1EB2CAC30C30D4618EDC006A894A9AB23ECC934011004880401204000000075D55552F80808102422071C034BFEBAFE103B79FFA80016FC683E8CA000C15562FCDD6A9BDB4CC78265E2C4B8001400BBAA868BF7DF7CBBBF7F851538007FBE7FDFFE1FC451C11F042CA100007C3DDF0FE1D7E075F3EFDC028C1000800D5129535647D992680220091008024000000000EBAAAAA5F010102048440E3801093FE5F1F82495D4F94F82900FC12840004AFFFFDE54DF9C475F94C19CD54147FFFFFFFFFFFFFF80000000000000000000000000000000000000000000000001F000000000000BDFE00000FFFFFFF80E00000000100025194A101021084A708B",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Mif/DF32.mif",
	init_file_layout => "port_a",
	logical_ram_name => "DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode666w[2]~0_combout\,
	portare => VCC,
	portbwe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode666w\(2),
	portbre => VCC,
	clk0 => \ALT_INV_Clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \Mem2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode697w[2]~1_combout\,
	ena1 => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode666w[2]~0_combout\,
	portadatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAIN_bus\,
	portbdatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAIN_bus\,
	portaaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTAADDR_bus\,
	portbaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTADATAOUT_bus\,
	portbdataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y32_N0
\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"026EDF6EE01982C86C311C19FA20E0DF0CC2351D9D91021D05A99BB66B1A2CBEE08152960501A4CB800000000707492A16002120C00961008C660C24A24154573FE00110210428A120482137445B28A8EB9EEE342DDFFCFF0143A4404D7FB90B40690A00001280018012FDE6F91819FD03A3A4133F30085FF8DC2042C03EDCADB4969FFAEFF7E8FFFE71FFF829319715FEB46AF7FFD6BCCFFFAEDE22E65FF7FFFF93AB80BF79C6283011D3F03DFEC04D1A1064000D10004001067CA003B6CCD6064B6188C6D08E2B88A7280703EFAFEF0801D896E2FF39FD5F986DD4FFDFDC88043FBE70ABFED5EB7EA115BE2A28F2593DC1128094000E040420005DB27EB9F6",
	mem_init2 => X"3BA48CF0C81044BA5E787EFDE6E5B38A7C449E97EE91B30FCBF93853069DB9B8E52B8F0084A4B9177B4F008AFBF567123DFFFE7FDDD7F525EF7CC4054BC8266D004CE9A8B5E320C03E0650497A377E779B9AFD35B3A18C18008062FDC0F6C2AE27531D66D8CC89C1271601FFFFFFFFFFFFFFE0000109E4080179BAC08DF04A1EED7DC99DD0C4402080081110A7795A22455DEAB6420800024DC8182AA442C3CBF1D5D4FFFFFB7484161265440F4F001405336FBC228204808050040087ED3785081FF2B014A7BBFDF2424066E67B071BFDBF5E547FBC137FF297C2638FFFFF108DAFFCFF240F1968281901803B5C4D36C7BFF426371D9F380BC20FA200120053",
	mem_init1 => X"B472428080011240811A1004002904E8A7F8AA6C5B6DA9B7F070D4E823BB8398C38A6B7EBDFFFB799FE87E7403FDC7E799FF07C9DDC8AAF77DB5240F02725E8941C6ECFB5AF9B3F6CB70489660E126C91F6EEBFB88EFE5FDF86721942381FFBFBFF7DA9E63A1B1B05E488BC6F881227895ED9A3C3D75F3869A594F840013DBC59F7CFB7AD600000148B300007000000B05E35A3FB143F9214A8C1E036000000000000000000000093F800000800FD34EBA7721493F7FA378BA30A96FBCE874AB7300A7803FE2970271845FFE5CD1BAFFFF0EB9C7B23A21F287FE524FF988187EC1CF7FEEAFDBFF95280C4C2800000000000000506401EF3E33C9CEF202FAF000",
	mem_init0 => X"000668F9B9706C843FE6AD63FEAD2CBE5E0F7CFBE79604965809838F190F001AD33BBFCA794F6EEB6CF7BFDF3B62413F5FD40BB046619A74108B500A00500E5ABEBFFE53DFAF73B21A1CE094800324C00601FE04FFC1FF690C09905FA6C028028160BBD87CB29820412CE47FC3FC0C0B8323C7B6976E7A646336DA721C7E8E6384D177FAD353FE7DE6FBC893C21DF532204305FFEED9FF7ADFD9D5C9FDE7D800001990004457BCF3FA793F3E7A9F1F5F000000000000000000000000000000E000000000000000000000000084A108B0116A8277456912750222680D52DBA04094179E57B3B432FD96E7690DF0A21291EF6406E27FA494A0C36EC4AF80000410",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Mif/DF32.mif",
	init_file_layout => "port_a",
	logical_ram_name => "DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode645w[2]~0_combout\,
	portare => VCC,
	portbwe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode645w\(2),
	portbre => VCC,
	clk0 => \ALT_INV_Clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode645w[2]~1_combout\,
	ena1 => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode645w[2]~0_combout\,
	portadatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAIN_bus\,
	portbdatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAIN_bus\,
	portaaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTAADDR_bus\,
	portbaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus\,
	portbdataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y6_N0
\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"CBFFBFF99535EF0EE235160C02C08008C6918EC80C261088321B0C9480000842196004DAF8848470804244FABF978697F0EFD1A36673DEF3CE081000100E2200000001004017001C46677DEC80256101200202320081100802140521082A636DFE8090BA0448208A41904088DE00012B080200004000090240C61504405401567004400C60290139C0609018B156C5C53B6938A925E5AE6EB822274CF5403EFBDD177F520143A3E861D8000000000000000000F8FFBD11BFFFFA1CB7FA6090354804480802E000AC35648068DF89691410B3D6FAD9ABF5EA492A4B6D0093A137909822A1DB50807A9775046C0160042FEC5F346BE1158E063DCE83608000C082",
	mem_init2 => X"480421000C402480037240000486DA54040A13C3877A0540A45930AEBE91FFD565B119176BDF6DFBDF821588023038132F3AA010643C005C4148480046EC40E45680FBF41ED2B69BD9201400000DA40280548D2490582A290586030A6A6CDB9C13F612131B6099C4DE5C2F0042A7D88D805215DA8D8800680808803CAB765AA14731FE165523A0C370C72E438093877FB5AD961D0256E7C58CB03FA3DF8FCE0FFFC0075604C6672AAE5704173FEF862498FAE633118A7EFFE92630A800000000000004012500ED9870BAAF34000030DE1534E38B0B24410A541CB06A00000000000000000000000420B182FF000000000000000000CE5033C01AA2D488782095",
	mem_init1 => X"247F7F7B5F9DD09AD20160D3410A0118A880007B40368A045EC37365274E6DB6D3BBC0501B6DFFFDF7B7FB5FD0000E37C006003F7F7EEA7E3DDFBFFBE8040F044F56FACF5DDFE0E14391EBCF84036DDB6E91C0CDB599999909C5DBE1B200821B251C8C3016632696B67C65A4E90000003B8E00798DA9EC9067983F349C818779B5BB1DCD0BCDAB533741D880054000D0BC42087887C8607ABECD60E1D9A000000000000000000000000000000010000000000000000000000000000000084000000081099A077FF39F6FACC0FFD40000000000000006044CB18AE435EDB3E020FFC0FFC23FF0F39FF88800001AC10395FCFBF9E60FFC26F8776539CE9922FC00",
	mem_init0 => X"219096F32EBA3AEBAEBA1B6B2401468CF465ABA1ACE8E533EEF370CAA6C2E000000002AAA807841077BF7FDDFBE3548D132E72107B5E3B0A460024C4EB1B0800A161E1046E2AA706BE407B9477438800140063FF03FFF7FF7FBEAFFB03611A007FBE3FFFAC0F4447DEFFF7BFC0DFFDF814DB0FC8D6E027F1E7FC04907BDD768D19E8CB574359D1CA67DDE6E1954D85400000000555500F0820EF7EFFBBF7C6A1BD1B81E4B114A1E39960C79EA93FB230012C004074F4CF886E8F88E869B751400000000000000000000000000000000400000000000000000000000000000000000007FFFFFFF3E0000000FFFFFFFFF100000000090018F58CAB295880810005",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Mif/DF32.mif",
	init_file_layout => "port_a",
	logical_ram_name => "DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode666w[2]~0_combout\,
	portare => VCC,
	portbwe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode666w\(2),
	portbre => VCC,
	clk0 => \ALT_INV_Clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \Mem2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode697w[2]~1_combout\,
	ena1 => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode666w[2]~0_combout\,
	portadatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAIN_bus\,
	portbdatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAIN_bus\,
	portaaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTAADDR_bus\,
	portbaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTADATAOUT_bus\,
	portbdataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31_PORTBDATAOUT_bus\);

-- Location: M9K_X22_Y21_N0
\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"D04009F219800F1FFC1F9FF08000428A000003FDFF20BE196703FFFFFF9FE77BD4B7DDF7FFFFDB01B2414622C7FFFFFDE7E0019BDFEBFE3DFFBFDF6A6DEFFFF7F4041401B3EFFFFDFFFFFFDFFFBFFFFF79D35F6FF37BFBFFFF6FDC7FBF4BFDBFA088002F3FFDFBFFFFFFFFF3BFFF1FFF5EEE8EF5FFFF7DFBFBBBFBFFFF7FBFFFED44C020121F7DFF5FDFFFFFFFFF7FF3EABFF77F7FF7FE38743EFFEFD79EDB7FFFC007186A7FFFFF8A0003B75FFFFFFFFFC092D360FFFFFFFFDFFFDE2DEF72C06442222212323222311111133327023010001F93AAF33F604BBFABBCA6EEDADE99084F4897A7630018686711000F20000302022019638D08220D24404000F31A",
	mem_init2 => X"B021000C6EC40E45680FBF41ED2B69BD9201000000DA40280548D2490582A290586010A6A6CDB9C13F612131B6099C4DE5C2E00000FF7FC82F8659C0FFFFFFE7F9DEF52DF77DFFFFF6C06C905188B1FFFFFF79F80066F7FAFF8F7FEFF7DA9B7BFFFDFD0105006CFBFFFF7FFFFFF7FFEFFFFFDE74D7DBFCDEFEFFFFDBF71FEFD2FF6FE822000BCFFF7EFFFFFFFFFCEFFFC7FFD7BBA3BD7FFFDF7EFEEEFEFFFFDFEFFFFB5130080487DF7FD7F7FFFFFFFFDFFCFAAFFDDFDFFDFF8E1D0FBFFBF5E7B6DFFFF001C61A9FFFFFE28000EDD7FFFFFFFFF024B4D83FFFFFFFF7FFF78B7BDCB019108888848C8C888C444444CCC9C08C040007E4EABCCFD812EFEAEF29BB",
	mem_init1 => X"B6B7A64213D225E9D8C0061A19C44003C80000C080880658E3420883491010003CC6AC08570FF5DF7F8680F7090D09EBEFEA578B02000200086C2312CD207C09ADB501DFE0E76E08FB47D9F39244420299689213018000034353FF7FFDBB7D7FEFFB0FF800110047FFEDF27FEFF7FFFFFFF7BE935E888010888888878C130DBDE0023212021041011999808889989105C9D4DDCCCDA66EEEE66C08C448808C4C4CC4EEEE6A800000000000000000000000000000000000000000000000000000000138791F600040921EF1CFFFFDBDFFFFFF5FA875A8000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000088D96C801FD7BE841C5803B0000000000000000000000000000000004B90E3ECC76D9FFEBAA75F7FF0D4FD5C000000000000000000000000000000007CA62F1926123D890EBEF7DCDFEFBFFC00F06837B5FFFFD9CBC043A950DFDA1D8000006D7A4569D9313D5A8784CCEDD9200000000000000000000000000000000000000000C800E01CCCBEADEE0C42B76AF20A7E41C1FB060582007533398234DC00000000B7CE99ED91A69042AD56E368C010E79E5B5B89FB5F7D67017F1F60003C4B827F4A2D75418C1545FF9D5F2150016070ED76BEEE82862A34D52218C0000006543C681A60239456ECE9E42BC63FC079F307668128004",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Mif/DF32.mif",
	init_file_layout => "port_a",
	logical_ram_name => "DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode658w[2]~0_combout\,
	portare => VCC,
	portbwe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode658w\(2),
	portbre => VCC,
	clk0 => \ALT_INV_Clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \Mem2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode697w[2]~0_combout\,
	ena1 => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode658w[2]~0_combout\,
	portadatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAIN_bus\,
	portbdatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAIN_bus\,
	portaaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTAADDR_bus\,
	portbaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTADATAOUT_bus\,
	portbdataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19_PORTBDATAOUT_bus\);

-- Location: M9K_X22_Y25_N0
\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"51A7DCEC86C103C96018045EAAA0759B8A11802960BEC8B21780A3142C2012548327FA1835781A80000000000F0650206610000604100CE1CC494826912884587D22C1F08338C30220190004005B0B897B9FEFB73DFB5D7763C3A400AD6FB9FB9372520000000003A813FD83D1D599F311CC196400013A578CFE00524C7FDEEF9697DFF3FFF7FEFFDF44F8CCA11397055FBC73FFFFDEFFFFFF8F0686B6DAF7FFFE90EF7BFF7D56D5101DD1E23DFEA0491821FE0261ABDCCED78250200BB7CEF68367F0B9F6359EE7AFC7080713EFAFEF4A03FBDFF3FFFFF67FBA1DAC3FD92B637B81000C100000463DA0000B440C40A022000CC241D2177927F6FF013A3E18F6",
	mem_init2 => X"611A21131506AB0587782848000A528001B000024062017000210197B0813DBCE811C66E690E060000915F861FF6463A01FFFCC80071430388000605A920108D0043CCC390A67FFF020B4041437DC46A0C88CF6F89FDC115AE7C92FFC19442AEBDDFFF77DBFFE745BD3FD0000000000000000000027507FFFC3122809E104A110038416004A401023846881DBFBFE26438F7EB964206F76DB026E4202041C3CB41B1ECFFFFF1638DE125D98C056C1D5EB7FB43BEDD7DC4DF7E2E7B808FEC1E8E148B7FA6473FFB67FB1837A7E7630C0240C0000480422C410C60008227C65210B7DF0B00D810E617A4E000407762CDB8810650C0A5226804043DDFFE00038023",
	mem_init1 => X"B4F2473F9C00BFDF28F7EFF800221EA8E7BF2B6F5557AEFED7BFBFA6235DA289C392BBDCDFF2D1BFFE6FB4B2C1FC9D5799FB021DFD5DE53776D6F4C8427244BD3B1800C34338880079000018101100CB1C684110292202000798D5810AE1FEBBEFF0D01EE121A13D7DFD4AF160400040010D846259A40F8135B6A03BFC1CEDC11F68FB3E72488840532D12426000000805F25D22F23AC0FED0080000220000000000000000002AB487F1F6ACDACFC30EB87713557F3FFFF8FEF57F7F5EEDBC73FFE1FFEE3908F6FEFF7328E2BED1BFF7FF1FE9E712FBFDFEF7FF7FFFDDA0137EC3EFBFEFBFFBFFFFE7FBB73FCBD4000000000050701C1EF0ED856D1FD9E2F000",
	mem_init0 => X"0006694BF8B0CD31E06554D801F3343E29DD7CFBF79705FFFFDFF7DFE279003E9F3EDF3B795F7FFFFFFFDFFFB3FEC57FFFDE73B90627DBFFD7AEDBFDFDF848627FBFFFFBFFEF3DFA1BE31F6DC577E7C01A55FE8FFFE3FFFF7D3EF4AAFDE3F803A4E0BBFA7CBFFFB05FFCF6FFE1FF7C1F8309ABF78E7FFFF7FAFFFBFEFDFFEE61885277FBD3FF6FFFFEFFFFDFFBDFFF3C003115FFEFFBFF7FDFF8E7FDFDE3DA8000199FF284D7BFFFFF7DBF3EFFDFDF400000000000000000000000000000000000000000000000000000000008000053FFE3B3FF4532B1FDBFBB6C4FFFDBFDE0D87FDFD7F7F422FDFE77B77DE4B3FADDFFEE06BFFFFED47BEFFAFFFF84124534",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Mif/DF32.mif",
	init_file_layout => "port_a",
	logical_ram_name => "DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode645w[2]~0_combout\,
	portare => VCC,
	portbwe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode645w\(2),
	portbre => VCC,
	clk0 => \ALT_INV_Clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode645w[2]~1_combout\,
	ena1 => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode645w[2]~0_combout\,
	portadatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAIN_bus\,
	portbdatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAIN_bus\,
	portaaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTAADDR_bus\,
	portbaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus\,
	portbdataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus\);

-- Location: M9K_X22_Y6_N0
\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"290005EC6101F85442AA9292B4A4AFE3C0000000000000000000000000000000000000000000000000000000000000000247E427F7DA1A281EC891EE63CA2E8B90483CC953BDA7FBB084145C03F0D3F3981F3F08094021BFCC01C6077844F25BA4E00140A129AA01EEDF1FFE70C18400100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000380008A72406C355C005227385DDF504A386F0CC1AAF57B6A107B07DDDDBD5AF9A40017B18407E1510AAA4A4AD292BF8FF000A05094D500F76F8FFF3860C2000843E7E101280437F98038C0EF089E4B74A241E64A9DED3FDD8420A2E01F869F9CD48FC84FEFB434503D9123DCC7945D172860017000B4001C7E0213B37B73E9A90686E9DB1E0574A981675BF8AD916E980A0000016888066603FFF9D982CFC3059D08616FF6D3AFFFFFA10BB0C8FBBF7666CC8DC5FFFC000A42B382FFFF",
	mem_init1 => X"F93327FA6086A8F6F29D80064007EFFFFB0D7479E873C209422007082C009480204708D113B7F7FC4C871EFD72C840DEEDB604DC8C040EA6F6F41D28E07212CCB0BD05DB1EA8181888844A3580B805A8518655305660B9783287AE79A83D06458CEC73CEF5FCEC618048180800400C836100C41C608100F42058DB3CE75B00524AFA2CCA544EEE126026A3B32089041A2098851207F8001C036094B5A12D0A1C000920001D772D61800004210080C22447300E230FFFF92246200F0224400B18406681C7080FBC05DECB00B038008085318292E060DFFFFE03CE168C1405000060428540848D778212621042004105040820D69057FFFEA59C078722F5EC58A4",
	mem_init0 => X"898282506401D3F03B41591950311811262100C021DAA0E304104018055840860010C00E00281C25871A02A8B8B3EFC5B8A002200880800000000000000000006820000000001800000000000007C000008E76C1FA2054807FBE3FFFAC8F444FDEFFF7BFC8D90DA370D47686A1B66965B45286D1A5166BADDF7ABA2B59A5D4FA9B3E7F9E3DAF8F4631F7AE1DFE31F1F1F1F1F1F1F1F1CF5EDDA155568856B760C1FFCFFFFFDBDF806C100018104900842001880490006E4F63FF97E8A2280E0E9003C20DB9464D461A00791FF91FFFBFFBFDF57FD91B071A807FBE3FFFAC8F444FDEFFF7BFC8DFFDF496230FC0D6E00D1F6DCB7520F7AD76807F7ABA2B59A5D4",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Mif/DF32.mif",
	init_file_layout => "port_a",
	logical_ram_name => "DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 7,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode674w[2]~0_combout\,
	portare => VCC,
	portbwe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode674w\(2),
	portbre => VCC,
	clk0 => \ALT_INV_Clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \Mem2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode697w[2]~2_combout\,
	ena1 => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode674w[2]~0_combout\,
	portadatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAIN_bus\,
	portbdatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAIN_bus\,
	portaaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTAADDR_bus\,
	portbaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTADATAOUT_bus\,
	portbdataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y19_N0
\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"004009F3D1C80F1F9CDFA3708000CE150000031D2330047EECFF7F7D479D657BC37211F5ED256DC667C147220E37FEA9E5E801B3807204210500041640C06034041FEF01410ABED71A9DAA101C3D57DFC8B71F7832431A05156098442124124C007E003B6000F039661180801659068230B440F066047921A41A82808C8A237FA7401620D6191DB57B1A59D39EC57AA40000A08A2AA290962848B0A907DB2DB31EC3FE50426000061EF803AC3D30182CA5A08CC220A2DF56D34E229013460482C8A54444410101011112233000021002031003B0D4733010863FFCDA01892509560C3A8024C280242013A2C991B4D0604816E7FB1D030758661081A08814C192",
	mem_init2 => X"ED9D00052443080040080005208D94124B40000001716B4D69B4ADB50100C30A10401460604367606880C056DB04803412B3400000C748CC011FBB3FDFDF51E7595EF0DC847D7B495B7199F051C8838DFFAA797A006CE01C8108414001059030180D0107FBC05042AFB5C6A76A84070F55F7F22DC7DE0C90C6814558261108490493001F800ED8003C0E59846020059641A08C2D103C19811E486906A0A0232288DFE9D005883586476D5EC69674E7B15EA9000028228AA8A4258A122C2A41F6CB6CC7B0FF941098000187BE00EB0F4C060B296823308828B7D5B4D388A404D18120B229511110404040444488CC0000840080C400EC351CCC04218FFF368062",
	mem_init1 => X"494255830EA00930A0090804E8B2646D34181205B9FEC740C1D61984206822053064BB674760144208448013FD3B43156371B4BE0E76FD3B7450BD506602A42FB8D8150811E92100280145B5A0311D41CBA6497E0140000400E33344D142004348040900000274492034C45490048500A20642000088011888000000AA8A03A4488003011100010100110C4445544484811C444444222AA22A2044000000044440000000000000000000000000000000000000000000000000000000000000000003018523800044BA530020240006032800048118E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000C30340D2D38F2C000008008000000000000000000000000000000000199000661180409010592954F0DC04B800000000000000000000000000000000150056100703DC0D280B40009508C81600D9B080188C0A0403E904C0110A04820000000D2E14E845998DCB84F0CC0ECA200000000000000000000000000000000000000000E80397C0CC9E81F656833B02AA8A390101182050C320460220004C100000000044C9000A5900584348078840BB5084101BA4A248220A25100001A8003409626A560C348DCC10410011E1B32002E3F5A294695047026420B1615144950C07FDD4280A6022440044449290A91540261164673000002",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Mif/DF32.mif",
	init_file_layout => "port_a",
	logical_ram_name => "DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode658w[2]~0_combout\,
	portare => VCC,
	portbwe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode658w\(2),
	portbre => VCC,
	clk0 => \ALT_INV_Clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \Mem2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode697w[2]~0_combout\,
	ena1 => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode658w[2]~0_combout\,
	portadatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAIN_bus\,
	portbdatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAIN_bus\,
	portaaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTAADDR_bus\,
	portbaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTADATAOUT_bus\,
	portbdataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20_PORTBDATAOUT_bus\);

-- Location: M9K_X22_Y19_N0
\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"538CC2484050F2084C281E0C02000548C29AB1005192441D06AD19D2442A2836F00C009F8699E449000000000D0652205C0C5654E03905814839C450503960C0349243D12109451120480884465A0038E90E6EA529000000234225018DFF9844991F7200000080012813F9055E303556584448640AD410F29058F251E908CCAA225A24481202A8CE9A4000FC81301985004008090001019408028821003AA6AD56800A108525A04A801D910A569890924C60034A1C808361000450200CB122680500012130401034108308050B6073522B4A8820102C02810001085EED59000540C1140536F5224235EC2245320485A18C0423424124AF362400008890028030",
	mem_init2 => X"4888859710A110C0070021882418A5310913E050402408A6800A3E9180020408881440042482096024A0837009523290410000088208088816200D044996B5000035904BE80700803212604302E888674C2C31EF99CA001982A8F17201CC8646A8C42219A1112A26C8B9400000000000000000000661FEE9409E203D1FF24E83413200C1068100000402101A1004BA480000344C2204684812118320205182009001EC948490231B60F36005680C0080C2019044001000E1010180408FC82A8800524D06F8805482647249A5824980010C4800081001840484A201BA0007DC90B6FF8A1A49F483057344F3383022EA081D914C5826702CE1C818F06A1FFC7E6E",
	mem_init1 => X"DAFF6D0B400112044000C490000A40A82399384891D54ABC04260902244420980CC28422024000032804A0EC011D86A399808431FFE4D00C49284AB061D40126140121009D164C8DA6830240B73FD8E8183AC330840D0440A60C976CE8EC0288410890027FA76862AC6E3697C1CEDFA76E8A17AA0CC05485F71B02A1003D2420050028B6B40623A83974C92FC00000092DE27D8F00B01F01DAE10801610000000000000000002232B6E15B00420A4309784C32DD72090018831526472A29400809210000200249D0012165110000A2848400416412010C84A100811000001A5AC294AE492612310243CA83000D800000000000505E15094E1A4213A046020000",
	mem_init0 => X"00040070B080889425A4A360A0833C0239868280041A0400002000004000000A4E0C4C50495C6A88603000000000071D0D6509DAC400342035C0C01A10500E62E31701D14145B9521A0000B6000120C016980264004200D984205080006200006FB4A000406000184002892911254008D229B60801012000862484062800943F9A58408849266C2C0A40042012880504A01184002000B3002000101280008A800010023406104101008248020CA64500F00000000000000000000000000000000000000000000000000000001B4200802256C201E533F0D304CCB0022024220096D0A710410430CE40184D0818810921C92A0645800820061002124086882880",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Mif/DF32.mif",
	init_file_layout => "port_a",
	logical_ram_name => "DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode645w[2]~0_combout\,
	portare => VCC,
	portbwe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode645w\(2),
	portbre => VCC,
	clk0 => \ALT_INV_Clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode645w[2]~1_combout\,
	ena1 => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode645w[2]~0_combout\,
	portadatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAIN_bus\,
	portbdatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAIN_bus\,
	portaaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTAADDR_bus\,
	portbaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\,
	portbdataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\);

-- Location: M9K_X22_Y15_N0
\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"3921001EF10350D60200929284A4A0420FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2C4265F74B90448AC1C8499018C354CA14434500B008051B89028AE63A3C3D2997E1176F835409EC18034C0C4014008E0600402A400AA01A651009088D4A484050000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000034000A3008124C012010E421002A022C47A6A1454A004000101830378C100200CE484007BC40D435808024A4A1292810830020152005500D3288048446A524202AFC22EDF06A813D8300698188028011C0A21A2805804028DC48145731D1E1E94C5884CBEE97208915839093203186A9947E00440002000100003E331C1E24890038015201A050208809112B022481044200F00025B980222700004284140189C82085379ECB3AD554F6103DCFE8BEC7A721AD6E4A89E0019230AE01221",
	mem_init1 => X"FAAB17283644BC10840A33FA0002A445210010028823FE49D06826401820D0200000804203420097490000068984408D0902423064044D56B7B27D31DAF6841E727409317BE07A77923EBBCB4074036030B5AF96312C66940281302B804517DA4927A4D434B0493000218910ADEFC380A720482C2138D80100080810231081000641004602060630E0809141902C964400C224820348359806200090E089058B0042E48982EFFFF430000120CC804B3C95300C0E700004CD838C30C499C1580843A24238B54A029034C10371125D21841281B1383D2000481019526449827243990DF399584229C5A7CDEECFBAEBB3D2DECEA9D4580006FE9404451A9E8F2A0B",
	mem_init0 => X"869E5BAE1C9F90661218124170241ABE5A1BF14B61E240E1C46C38072C4903DA7C323231B0402805B8B5F8083F63B001D8A000204408E00000000000000000001A4871826816001E000000000007FFFFFF7F5668DD16494070C000240090044808A8250808865CDCD5DB9A5795E1B619E16C278BD8B614243D522004C10361AC9020400022C1093E99072B1DFA11D1D1D1D1D1D1D1D1CD509F39A699486314800208004492001F8DB3C77DAFA6B67F7B8FFAFF6A6FFB9BF4AD0044A482082A0010852820448102821A011B600120005545288000012408014070C000240090044808A82508092044A76026488920481810409181200032080035522004C10360",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Mif/DF32.mif",
	init_file_layout => "port_a",
	logical_ram_name => "DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode674w[2]~0_combout\,
	portare => VCC,
	portbwe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode674w\(2),
	portbre => VCC,
	clk0 => \ALT_INV_Clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \Mem2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode697w[2]~2_combout\,
	ena1 => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode674w[2]~0_combout\,
	portadatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAIN_bus\,
	portbdatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAIN_bus\,
	portaaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTAADDR_bus\,
	portbaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTADATAOUT_bus\,
	portbdataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44_PORTBDATAOUT_bus\);

-- Location: M9K_X22_Y22_N0
\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"DB00C003FFFDFD07B617E71E56DFFFEFDF9BBFF85C2EFFBFC4100918DF6FCF701E60CB65C08FC0150142469E6DF7FBAED7B7778BDCF7B9FF6700094A00004844A115400924A03F209067F96C48820222900484AA40048A4511289002C440626D268441014A040050200090CABB0844141129028D20C0119070725F74C87505F6FCFCC07DE43F737DF3B4FFDF7ED6A7F5DF6FEEAF3FFFFA7FFD90AF600543BFFFFEFDFFFFF1F3FEFFFFE8000000000000000000078B82805FC7E6BCD00377DFFFFBFFF85F7EE7FFFBFFF0FFF877127FFC10FF7FFABF7FEFDEBAF82FEF5DBDFBF7D79E23FF7FFFFFFB73FC067DFF57FC2EBFFFFFFFFF1DFDFFBFBE5FE79EBFEFFE",
	mem_init2 => X"4EF4FF24FE4F4495FF3F000016A0DE555C1FF3CF1FFFE7DFBFDF19CD7DEDD6F6FBFF99067B1FEBFDFFDFCF7FFFF63FFBFE3B93F1FCFFEFFFFF69E0006FFFE0FFF7FEDC3E5F9BFFBFFFFBF000000FC7FEFFDFCBFFDFD7EDB7BD75F98FFFFFF6FFF3FFFFFCDDBFFFEFFFF60E0C3A042F80407B84E2979000551515E840AA55D2AF273E07D72522ABBEFF716713C2B7CFFFFFFFFF95045447E8CE4F2E80E00EB5F555E06749E8E007C3AFD7E7C03BFF82ED61DFE7CA091FCB37BFA7DEA0000000000000050177FFEFDCBFFEFB900000B2F7163871C4FB54C10C959E4F2800000000000000000000000420D5C0BA0000000000000000007F3C95FFD56FEE2B7CAA95",
	mem_init1 => X"E447EEFF6D9F7CF2FF049E5381FFFFFEF280007FFFFFCE7C7FF07FFE0356FFFFE3FFC4E01FFDB87D1BFFBFEFC00007FFC01C021E0C0FFFFFE78EFFFF60013F847DFFFBFBFFBF70BF13FFDADFF003B756DEDFBFFFF599999909FDBDFE7800D51FFE9FFFFC7473FFBF74DFF67DF40000003BF7005BABFBFFFFAFCA3FBDBE01C77FDE2C1DFE0BFEFC57F879BADD9D00065FBE0E0F7EFBDA7EF767EF78FFFD0000000000000000000000000000000000000000000000000000000000000000005FFFFFF80101BF07D1FFF9ECEFFFFFF0000000000000006DF7FFBD57FAA37FF857FEBFDBBFC3B1BDFFFFFFFEFBBEC87EC415EF9F5F7FFF31F7F9FFFFFFFFFF6B7CFF",
	mem_init0 => X"F9FAFFFFFFFFFFFFFFFE7FFBEDFF0D2EB4B7BAA16CA97D31CEF257CBE49EC00000000000000684103DDFDBFFDBF7E7031BEFEF90EFFFBFEFE7E36CFCDEFFE000C2BFC5BEBFEABD9DBBFFEA75BFC8B0001403EFFF23F46FEEF7DFFFFF23FFF8007BF5FC77FC8FE44EFBF7FFCFC8FEDCF917FE4FC8FFC87EAFDFE4009BEF9FDC1A5D696F7542D952FA639DE4AF97C93D000000000000000D08207BBFB7FFB7EF810D357EB070753CFF9BF7F5FFFB7FF020003FC00010AEFFEE5CFFEFC2E168F7F0000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFF000000000020000000420185820B44860",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Mif/DF32.mif",
	init_file_layout => "port_a",
	logical_ram_name => "DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode666w[2]~0_combout\,
	portare => VCC,
	portbwe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode666w\(2),
	portbre => VCC,
	clk0 => \ALT_INV_Clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \Mem2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode697w[2]~1_combout\,
	ena1 => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode666w[2]~0_combout\,
	portadatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAIN_bus\,
	portbdatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAIN_bus\,
	portaaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTAADDR_bus\,
	portbaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTADATAOUT_bus\,
	portbdataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y18_N0
\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"08400613D18000E06CD86BF0800D201D0000035F7F20C461637FFFDBF794FF7CC3278DFF7EFFFE042DA143E205EFC9FDE7F8013B805375FD7FFFFFFFFDFFF77FF4FB1883B6FD45FFE5F3DFEFFF92AAF2F0331FFCBFFABAB77F755C5DB7FFFFFFA468002F7FFDCFEFFBF9FFFFFFDFFFCFF8A48C2DFFFFFDFBEDDBA3DBBFFFBBFFDF4096309495775FFDC5D56F5AAFF7F00008A82AAAA2CEFE6476F9BBDFFFFFF751C3FD18227AFDFF83C002BCFAFFFF6EB7C081C161822FFFF7DFAFF7F7FF6C8CC8A544446545454562300002220662607040095CABF33F707F8F21FC1E9EFEFF99F84A6914227F1B1B8C6FFB509FF6FFB2061C3FB166DC9755DFE2BE4FFFD3F7",
	mem_init2 => X"E2A0000EFFFE0FFF7FEDC3E5F9BFFBFFFFBF000000FC7FEFFDFCBFFDFD7EDB7BD75F98FFFFFF6FFF3FFFFFCDDBFFFEFFFF60E00000D7DFC8311858DFFFF6FDE53FDF30C9E37FDFBFFF810B6850F8817BF27F79FE004EE014DD7F5FFFFFFFFF7FFDDFFD3EC620EDBF517FF97CF7FBFFE4AABCBC0CC7FF2FFEAEADDFDD57176DFFFFFFE81A000BDFFF73FBFEFE7FFFFFF7FFF3FE29230B7FFFFF7EFB76E8F6EFFFEEFFF7D0258C25255DD7FF71755BD6ABFDFC00022A0AAAA8B3BF991DBE6EF7FFFFFDD470FF46089EBF7FE0F000AF3EBFFFDBADF0207058608BFFFDF7EBFDFDFFDB233229511119515151588C0000888198981C1002572AFCCFDC1FE3C87F07A7",
	mem_init1 => X"BFBFE67E129A45089FC6C6E31BFED427FDBFEC81870FEC59B725D577F8AF93FFF4FDF8A81C6FFFFFFFFAFE73A3FBFDEDFFFB7DFFCC7FE3FFCF7EA3F0FFFEE429E9FFF73FF0F7FFEFEE7F73FBDA644B5FFFFEDB6DFB40000703E3FF67F543FF7BCFFF03F800037222FFBF362B7BFFDF76EEFDFDFFC0808898008088081B628DB038009282A25DC4445DCCC4CCCCCDDD454CC0110000000008880880444444C0080444C44440000000000000000000000000000000000000000000000000000000000319BC1BE00040981FEFFC77F7FFBFEAFBF682FC40000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000C9FFF6D0B7FFFFFFDFBFFFB0000000000000000000000000000000007030DFDE07F7F9DFD3F7FBDE77DEFFF40000000000000000000000000000000035FE7D9BE602BDEC0FD5D9EAF5F36E1702D1743EFF9D9BFF83E07DFF799BFFF70000000FEF7D3FEFDDFFFB8ECEEFF9FF8000000000000000000000000000000000000000007FE40807FA776829E95EA7E8C567ECE1BDCDFDEFFA4F75FAB2BF4F100000000004ECBFE9F95EFF7AAAB71668BB7EFDF7D25965E38E38FBEF3FFE5C001649F2555BE5DF4BFF1F7D615CABFDFE06A5BB7DFA3FDFF4EFBA3EFDBF10FEDE8C07FBAAF5FDBBB337FFFFFBFFFFFFFB807DCEF79ABFFFFE5",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Mif/DF32.mif",
	init_file_layout => "port_a",
	logical_ram_name => "DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode658w[2]~0_combout\,
	portare => VCC,
	portbwe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode658w\(2),
	portbre => VCC,
	clk0 => \ALT_INV_Clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \Mem2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode697w[2]~0_combout\,
	ena1 => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode658w[2]~0_combout\,
	portadatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAIN_bus\,
	portbdatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAIN_bus\,
	portaaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTAADDR_bus\,
	portbaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTADATAOUT_bus\,
	portbdataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21_PORTBDATAOUT_bus\);

-- Location: M9K_X22_Y18_N0
\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"FDA7F5FDB5EF6DB70BDEE7DD537FE79FE76DCEBBEEEFFDE214B6E7BDBD35D7C8CBA3FEA97E2C5BB6800000000D6F5BB74FFDD6DE97F6DEE30C5DF7BFDDBE9FF7AFFAFA8FFFFFF7DEC00FDA877B23FBA71FFFFFFFFFF6FFFFF14205008DFFC7A2EE1E7200000080012014C723E4FFBFF716E7FFF7BFE53AFFFC59C850E067BECB336FFEFF3BFAF6FFDB40BF04A1319B81F7FBFF1DF7FFDFF57F2738D419BFF7FFFFFFFF7F7FFFFFFF7019FFF82B9CF45BFF29EF03FBBBDFE7FFC65FA00D67EFFE85F7DFEF7E67F697FD43E8070360B7FBFB03DAF6FF3DC6FFFFDA4A75BFAFF814B07DFBBEFFFEDD7FCA41DBEFBBFEDBFFEFFFF84FF995473F240000FEDA2ABC96",
	mem_init2 => X"67FF7B43DB958FF7FF7F7BEFB7DE528E87BF0FFD7BF4EFB7FFD18FFDF7FF3DEFCFFFFE5CFFEFC41FEADFDC07FDFFFB9A7F00002EFF26BFF7EBBFE401893F51E4000E62781DBB00803213707B5A3FEFF65FFCEF77DEFDC92FDFDCF3FFC19D663FFDBFFFDFEFFFFFEF7F9890000000000000000000077DFFBF3800003D1E12CEB17CFBFC6FFFE1DF6FFEBFCF1BBFEFFE7DFBFF3DFFEA1FBE717FFF773FBC4683BFD7FCA9D6D5BEDF8BFAFFFFC41FCEFFFCFFFFFEE8FFFF00FFEDEFFEC0A6291F0919EDBFF287E8DF6FEF103FC5CF5BDEFFCBEFEEC99FC3EDB68FFBF7C205F82010BFD7FF1F6D9FE7FFB0F9F8C839732F3CACDBBCFCB1F3FFFDD7FF80721FFC01EF",
	mem_init1 => X"FC73FFB5D601BFDBFF6EF6DC000C5B683F7793FFFCB3FE6B7777DDFA23D5A298CDD0FF9FC77F7FBFEAFFEEAAC34AC55799FB83FC790DE0F4F7F7FCCF425248A113F8D8DC637FDA84FFB7FD9030E1FC8B1664BAAEBF15F27FFE9FB715038DFFFFFFFF5FCE747F7FBDBFFF6FBFF98FFC7FF9EFD47E1FFFDC853D3FFEE7FC1EFFFDFDCFEE7F7B4C896BFFFFDB6DBF00000A25E07DD2E1C82138FFE0EF02210000000000000000002ABF8671FF2440CBD1476A3DC0ECF3EFF7F86FC5D3B7EFE1FBFF1DE0FFF659D27FEE006FEDDF7FE0BECEFF0FD9E392DF3EFFF9FBFB7FFF800C54C357F8FFF17F8B9F7BFEFF01CDD40000000000317E1F1DEFFFFFFBBCEFFAF000",
	mem_init0 => X"0006487370F06EFC05E2F7F5BE3237BE39C7E669F79B0569A7F67040DD07000BEF3DCE5F791C7BFFFF3FF77DFFFE410AFBF50ED807E7ED5FBFF7E3BB7EE80012B3DFFF9BFDF7FFD81BBFEFFF457114C007E0034FFF407FFFFC11D07FC76078037BF4281AACF7BEFA1BF7FFBDFF77DDFDD129B6FF7FE3BFBBDFEDAF7FEBFBF67F9A5A37BE7DF6FF2FFB7FFFF9FFEBEF3620F3A0FFFFFEF6FDFDF7FE3EFF7FFF8000199B6626C3FF7FFFDFEEFADFEFFF40000000000000000000000000000000000000000000000000000000000B508603FFDFF1EFE933FFDF86EFFC4FFCFFBEE086F5F775FF39546FDFBBFE6B5D33FFF9EF68066A7FB5FFBE7B6FF6F6868A28A0",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Mif/DF32.mif",
	init_file_layout => "port_a",
	logical_ram_name => "DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode645w[2]~0_combout\,
	portare => VCC,
	portbwe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode645w\(2),
	portbre => VCC,
	clk0 => \ALT_INV_Clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode645w[2]~1_combout\,
	ena1 => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode645w[2]~0_combout\,
	portadatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAIN_bus\,
	portbdatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAIN_bus\,
	portaaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTAADDR_bus\,
	portbaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus\,
	portbdataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X19_Y26_N16
\DIVIDER1|Add2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Add2~0_combout\ = (\DIVIDER1|txdiv\(0) & (\DIVIDER1|rxdiv\(1) $ (VCC))) # (!\DIVIDER1|txdiv\(0) & (\DIVIDER1|rxdiv\(1) & VCC))
-- \DIVIDER1|Add2~1\ = CARRY((\DIVIDER1|txdiv\(0) & \DIVIDER1|rxdiv\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DIVIDER1|txdiv\(0),
	datab => \DIVIDER1|rxdiv\(1),
	datad => VCC,
	combout => \DIVIDER1|Add2~0_combout\,
	cout => \DIVIDER1|Add2~1\);

-- Location: LCCOMB_X19_Y26_N18
\DIVIDER1|Add2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Add2~2_combout\ = (\DIVIDER1|rxdiv\(2) & (!\DIVIDER1|Add2~1\)) # (!\DIVIDER1|rxdiv\(2) & ((\DIVIDER1|Add2~1\) # (GND)))
-- \DIVIDER1|Add2~3\ = CARRY((!\DIVIDER1|Add2~1\) # (!\DIVIDER1|rxdiv\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DIVIDER1|rxdiv\(2),
	datad => VCC,
	cin => \DIVIDER1|Add2~1\,
	combout => \DIVIDER1|Add2~2_combout\,
	cout => \DIVIDER1|Add2~3\);

-- Location: LCCOMB_X19_Y26_N20
\DIVIDER1|Add2~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Add2~4_combout\ = (\DIVIDER1|rxdiv\(3) & (\DIVIDER1|Add2~3\ $ (GND))) # (!\DIVIDER1|rxdiv\(3) & (!\DIVIDER1|Add2~3\ & VCC))
-- \DIVIDER1|Add2~5\ = CARRY((\DIVIDER1|rxdiv\(3) & !\DIVIDER1|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DIVIDER1|rxdiv\(3),
	datad => VCC,
	cin => \DIVIDER1|Add2~3\,
	combout => \DIVIDER1|Add2~4_combout\,
	cout => \DIVIDER1|Add2~5\);

-- Location: LCCOMB_X19_Y26_N22
\DIVIDER1|Add2~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Add2~6_combout\ = (\DIVIDER1|rxdiv\(4) & (!\DIVIDER1|Add2~5\)) # (!\DIVIDER1|rxdiv\(4) & ((\DIVIDER1|Add2~5\) # (GND)))
-- \DIVIDER1|Add2~7\ = CARRY((!\DIVIDER1|Add2~5\) # (!\DIVIDER1|rxdiv\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DIVIDER1|rxdiv\(4),
	datad => VCC,
	cin => \DIVIDER1|Add2~5\,
	combout => \DIVIDER1|Add2~6_combout\,
	cout => \DIVIDER1|Add2~7\);

-- Location: LCCOMB_X19_Y26_N24
\DIVIDER1|Add2~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Add2~8_combout\ = (\DIVIDER1|rxdiv\(5) & (\DIVIDER1|Add2~7\ $ (GND))) # (!\DIVIDER1|rxdiv\(5) & (!\DIVIDER1|Add2~7\ & VCC))
-- \DIVIDER1|Add2~9\ = CARRY((\DIVIDER1|rxdiv\(5) & !\DIVIDER1|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DIVIDER1|rxdiv\(5),
	datad => VCC,
	cin => \DIVIDER1|Add2~7\,
	combout => \DIVIDER1|Add2~8_combout\,
	cout => \DIVIDER1|Add2~9\);

-- Location: LCCOMB_X19_Y26_N26
\DIVIDER1|Add2~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Add2~10_combout\ = (\DIVIDER1|rxdiv\(6) & (!\DIVIDER1|Add2~9\)) # (!\DIVIDER1|rxdiv\(6) & ((\DIVIDER1|Add2~9\) # (GND)))
-- \DIVIDER1|Add2~11\ = CARRY((!\DIVIDER1|Add2~9\) # (!\DIVIDER1|rxdiv\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DIVIDER1|rxdiv\(6),
	datad => VCC,
	cin => \DIVIDER1|Add2~9\,
	combout => \DIVIDER1|Add2~10_combout\,
	cout => \DIVIDER1|Add2~11\);

-- Location: LCCOMB_X19_Y26_N28
\DIVIDER1|Add2~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Add2~12_combout\ = \DIVIDER1|Add2~11\ $ (!\DIVIDER1|rxdiv\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \DIVIDER1|rxdiv\(7),
	cin => \DIVIDER1|Add2~11\,
	combout => \DIVIDER1|Add2~12_combout\);

-- Location: FF_X31_Y20_N3
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout\,
	clrn => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \Mem1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(1));

-- Location: FF_X31_Y20_N7
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3),
	clrn => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	sload => VCC,
	ena => \Mem1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(3));

-- Location: FF_X28_Y20_N9
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout\,
	ena => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(0));

-- Location: FF_X29_Y20_N13
\Mem1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\);

-- Location: LCCOMB_X29_Y19_N16
\Mem1|altsyncram_component|auto_generated|mgl_prim2|tdo~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][1]~q\,
	datab => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0),
	datac => \auto_hub|irf_reg[1][2]~q\,
	datad => \Mem1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\,
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout\);

-- Location: LCCOMB_X29_Y19_N2
\Mem1|altsyncram_component|auto_generated|mgl_prim2|tdo~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(0),
	datac => \auto_hub|irf_reg[1][0]~q\,
	datad => \Mem1|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout\,
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout\);

-- Location: FF_X30_Y18_N7
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3),
	clrn => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	sload => VCC,
	ena => \Mem2|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(3));

-- Location: FF_X35_Y22_N9
\UART1|tx_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DIVIDER1|dtxclk~clkctrl_outclk\,
	asdata => \CPU1|Tty\(2),
	clrn => \Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \UART1|tx_reg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UART1|tx_reg\(2));

-- Location: FF_X35_Y22_N27
\UART1|tx_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DIVIDER1|dtxclk~clkctrl_outclk\,
	d => \UART1|tx_reg[1]~feeder_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \UART1|tx_reg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UART1|tx_reg\(1));

-- Location: FF_X36_Y22_N11
\UART1|tx_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DIVIDER1|dtxclk~clkctrl_outclk\,
	d => \UART1|tx_cnt~0_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \UART1|tx_is_empty~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UART1|tx_cnt\(1));

-- Location: FF_X35_Y22_N13
\UART1|tx_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DIVIDER1|dtxclk~clkctrl_outclk\,
	d => \UART1|tx_reg[3]~feeder_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \UART1|tx_reg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UART1|tx_reg\(3));

-- Location: FF_X35_Y22_N7
\UART1|tx_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DIVIDER1|dtxclk~clkctrl_outclk\,
	asdata => \CPU1|Tty\(0),
	clrn => \Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \UART1|tx_reg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UART1|tx_reg\(0));

-- Location: LCCOMB_X35_Y22_N6
\UART1|Mux0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \UART1|Mux0~0_combout\ = (\UART1|tx_cnt\(0) & (((\UART1|tx_reg\(0)) # (\UART1|tx_cnt\(1))))) # (!\UART1|tx_cnt\(0) & (\UART1|tx_reg\(3) & ((!\UART1|tx_cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART1|tx_reg\(3),
	datab => \UART1|tx_cnt\(0),
	datac => \UART1|tx_reg\(0),
	datad => \UART1|tx_cnt\(1),
	combout => \UART1|Mux0~0_combout\);

-- Location: LCCOMB_X35_Y22_N8
\UART1|Mux0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \UART1|Mux0~1_combout\ = (\UART1|Mux0~0_combout\ & (((\UART1|tx_reg\(2)) # (!\UART1|tx_cnt\(1))))) # (!\UART1|Mux0~0_combout\ & (\UART1|tx_reg\(1) & ((\UART1|tx_cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART1|tx_reg\(1),
	datab => \UART1|Mux0~0_combout\,
	datac => \UART1|tx_reg\(2),
	datad => \UART1|tx_cnt\(1),
	combout => \UART1|Mux0~1_combout\);

-- Location: FF_X35_Y22_N1
\UART1|tx_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DIVIDER1|dtxclk~clkctrl_outclk\,
	asdata => \CPU1|Tty\(5),
	clrn => \Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \UART1|tx_reg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UART1|tx_reg\(5));

-- Location: FF_X35_Y22_N3
\UART1|tx_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DIVIDER1|dtxclk~clkctrl_outclk\,
	asdata => \CPU1|Tty\(6),
	clrn => \Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \UART1|tx_reg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UART1|tx_reg\(6));

-- Location: FF_X35_Y22_N29
\UART1|tx_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DIVIDER1|dtxclk~clkctrl_outclk\,
	asdata => \CPU1|Tty\(4),
	clrn => \Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \UART1|tx_reg[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UART1|tx_reg\(4));

-- Location: LCCOMB_X35_Y22_N28
\UART1|tx_out~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \UART1|tx_out~1_combout\ = (\UART1|tx_cnt\(0) & ((\UART1|tx_cnt\(1)) # (\UART1|tx_reg\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART1|tx_cnt\(1),
	datab => \UART1|tx_cnt\(0),
	datac => \UART1|tx_reg\(4),
	combout => \UART1|tx_out~1_combout\);

-- Location: LCCOMB_X35_Y22_N2
\UART1|tx_out~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \UART1|tx_out~2_combout\ = (\UART1|tx_cnt\(1) & ((\UART1|tx_out~1_combout\ & (\UART1|tx_reg\(6))) # (!\UART1|tx_out~1_combout\ & ((\UART1|tx_reg\(5)))))) # (!\UART1|tx_cnt\(1) & (\UART1|tx_out~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART1|tx_cnt\(1),
	datab => \UART1|tx_out~1_combout\,
	datac => \UART1|tx_reg\(6),
	datad => \UART1|tx_reg\(5),
	combout => \UART1|tx_out~2_combout\);

-- Location: FF_X8_Y28_N11
\DIVIDER1|leddiv[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \DIVIDER1|Add1~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DIVIDER1|leddiv\(5));

-- Location: FF_X9_Y28_N21
\DIVIDER1|leddiv[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \DIVIDER1|leddiv~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DIVIDER1|leddiv\(10));

-- Location: FF_X8_Y28_N31
\DIVIDER1|leddiv[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \DIVIDER1|Add1~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DIVIDER1|leddiv\(15));

-- Location: LCCOMB_X9_Y27_N10
\DIVIDER1|Equal2~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Equal2~3_combout\ = (!\DIVIDER1|leddiv\(14) & (!\DIVIDER1|leddiv\(15) & (\DIVIDER1|leddiv\(13) & !\DIVIDER1|leddiv\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DIVIDER1|leddiv\(14),
	datab => \DIVIDER1|leddiv\(15),
	datac => \DIVIDER1|leddiv\(13),
	datad => \DIVIDER1|leddiv\(12),
	combout => \DIVIDER1|Equal2~3_combout\);

-- Location: FF_X8_Y27_N13
\DIVIDER1|leddiv[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \DIVIDER1|Add1~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DIVIDER1|leddiv\(22));

-- Location: LCCOMB_X9_Y27_N12
\DIVIDER1|Equal2~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Equal2~6_combout\ = (!\DIVIDER1|leddiv\(23) & !\DIVIDER1|leddiv\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DIVIDER1|leddiv\(23),
	datad => \DIVIDER1|leddiv\(22),
	combout => \DIVIDER1|Equal2~6_combout\);

-- Location: FF_X8_Y27_N23
\DIVIDER1|leddiv[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \DIVIDER1|Add1~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DIVIDER1|leddiv\(27));

-- Location: LCCOMB_X9_Y27_N26
\DIVIDER1|Equal2~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Equal2~8_combout\ = (!\DIVIDER1|leddiv\(26) & (!\DIVIDER1|leddiv\(27) & (!\DIVIDER1|leddiv\(25) & \DIVIDER1|leddiv\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DIVIDER1|leddiv\(26),
	datab => \DIVIDER1|leddiv\(27),
	datac => \DIVIDER1|leddiv\(25),
	datad => \DIVIDER1|leddiv\(24),
	combout => \DIVIDER1|Equal2~8_combout\);

-- Location: FF_X8_Y27_N27
\DIVIDER1|leddiv[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \DIVIDER1|Add1~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DIVIDER1|leddiv\(29));

-- Location: FF_X28_Y20_N11
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout\,
	ena => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(1));

-- Location: LCCOMB_X28_Y20_N12
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datab => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datac => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout\);

-- Location: LCCOMB_X28_Y20_N22
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datab => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datac => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0_combout\,
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout\);

-- Location: LCCOMB_X28_Y20_N24
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|shadow_jsm|state\(8),
	datad => \auto_hub|virtual_ir_scan_reg~q\,
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\);

-- Location: LCCOMB_X28_Y20_N8
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datac => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1_combout\,
	datad => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(1),
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout\);

-- Location: LCCOMB_X28_Y20_N2
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\,
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~3_combout\);

-- Location: LCCOMB_X29_Y20_N12
\Mem1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datac => \Mem1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\,
	datad => \auto_hub|node_ena[1]~reg0_q\,
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\);

-- Location: FF_X25_Y17_N11
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout\,
	ena => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(1));

-- Location: FF_X34_Y23_N1
\CPU1|Tty[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \CPU1|acc\(2),
	sload => VCC,
	ena => \CPU1|Tty[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|Tty\(2));

-- Location: LCCOMB_X35_Y24_N12
\UART1|tx_reg[6]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \UART1|tx_reg[6]~0_combout\ = (\CPU1|TLoad~reg0_q\ & !\UART1|tx_is_empty~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|TLoad~reg0_q\,
	datad => \UART1|tx_is_empty~q\,
	combout => \UART1|tx_reg[6]~0_combout\);

-- Location: FF_X31_Y22_N25
\CPU1|Tty[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Tty[1]~feeder_combout\,
	ena => \CPU1|Tty[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|Tty\(1));

-- Location: LCCOMB_X36_Y22_N10
\UART1|tx_cnt~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \UART1|tx_cnt~0_combout\ = (\UART1|tx_cnt\(1) & (((!\UART1|tx_cnt\(0))))) # (!\UART1|tx_cnt\(1) & (\UART1|tx_cnt\(0) & ((\UART1|tx_cnt\(2)) # (!\UART1|tx_cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART1|tx_cnt\(3),
	datab => \UART1|tx_cnt\(2),
	datac => \UART1|tx_cnt\(1),
	datad => \UART1|tx_cnt\(0),
	combout => \UART1|tx_cnt~0_combout\);

-- Location: FF_X31_Y22_N27
\CPU1|Tty[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Tty[3]~feeder_combout\,
	ena => \CPU1|Tty[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|Tty\(3));

-- Location: FF_X27_Y24_N9
\CPU1|Tty[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Tty[0]~feeder_combout\,
	ena => \CPU1|Tty[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|Tty\(0));

-- Location: FF_X31_Y22_N21
\CPU1|Tty[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \CPU1|acc\(5),
	sload => VCC,
	ena => \CPU1|Tty[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|Tty\(5));

-- Location: FF_X28_Y25_N17
\CPU1|Tty[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Tty[6]~feeder_combout\,
	ena => \CPU1|Tty[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|Tty\(6));

-- Location: FF_X28_Y25_N3
\CPU1|Tty[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Tty[4]~feeder_combout\,
	ena => \CPU1|Tty[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|Tty\(4));

-- Location: FF_X21_Y26_N31
\DIVIDER1|txdiv[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \DIVIDER1|txdiv~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DIVIDER1|txdiv\(7));

-- Location: LCCOMB_X9_Y28_N20
\DIVIDER1|leddiv~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|leddiv~2_combout\ = (\DIVIDER1|Add1~20_combout\ & !\DIVIDER1|Equal2~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DIVIDER1|Add1~20_combout\,
	datac => \DIVIDER1|Equal2~10_combout\,
	combout => \DIVIDER1|leddiv~2_combout\);

-- Location: LCCOMB_X32_Y22_N10
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	datab => \auto_hub|irf_reg[1][1]~q\,
	datac => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datad => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3),
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout\);

-- Location: FF_X28_Y20_N21
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout\,
	ena => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(2));

-- Location: LCCOMB_X27_Y20_N8
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datab => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datac => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datad => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout\);

-- Location: LCCOMB_X28_Y20_N14
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout\,
	datab => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datac => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout\);

-- Location: LCCOMB_X28_Y20_N10
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(2),
	datac => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout\,
	datad => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout\);

-- Location: LCCOMB_X27_Y20_N2
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~17\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datab => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datac => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datad => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~17_combout\);

-- Location: LCCOMB_X28_Y20_N0
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~18\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\,
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~18_combout\);

-- Location: LCCOMB_X34_Y25_N14
\CPU1|Mrd~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mrd~0_combout\ = (\CPU1|st.D1~q\) # ((\CPU1|st.D3~q\) # ((\CPU1|st.D5~q\ & \CPU1|Dir~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|st.D1~q\,
	datab => \CPU1|st.D3~q\,
	datac => \CPU1|st.D5~q\,
	datad => \CPU1|Dir~q\,
	combout => \CPU1|Mrd~0_combout\);

-- Location: LCCOMB_X31_Y25_N26
\CPU1|Mrd\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mrd~combout\ = (\CPU1|st.S4~q\) # ((\CPU1|st.S2~q\) # (\CPU1|Mrd~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|st.S4~q\,
	datac => \CPU1|st.S2~q\,
	datad => \CPU1|Mrd~0_combout\,
	combout => \CPU1|Mrd~combout\);

-- Location: FF_X32_Y25_N1
\CPU1|Tmp[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Add2~0_combout\,
	ena => \CPU1|Tmp[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|Tmp\(0));

-- Location: FF_X32_Y25_N3
\CPU1|Tmp[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Add2~2_combout\,
	ena => \CPU1|Tmp[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|Tmp\(1));

-- Location: LCCOMB_X35_Y25_N2
\CPU1|MA[1]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|MA[1]~3_combout\ = (\CPU1|st.D4~q\ & (((\CPU1|Tmp\(1))))) # (!\CPU1|st.D4~q\ & ((\CPU1|st.D5~q\ & ((\CPU1|Tmp\(1)))) # (!\CPU1|st.D5~q\ & (\CPU1|ea\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|st.D4~q\,
	datab => \CPU1|st.D5~q\,
	datac => \CPU1|ea\(1),
	datad => \CPU1|Tmp\(1),
	combout => \CPU1|MA[1]~3_combout\);

-- Location: FF_X32_Y25_N5
\CPU1|Tmp[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Add2~4_combout\,
	ena => \CPU1|Tmp[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|Tmp\(2));

-- Location: LCCOMB_X29_Y25_N18
\CPU1|MA[2]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|MA[2]~6_combout\ = (\CPU1|st.D5~q\ & (\CPU1|Tmp\(2))) # (!\CPU1|st.D5~q\ & ((\CPU1|st.D4~q\ & (\CPU1|Tmp\(2))) # (!\CPU1|st.D4~q\ & ((\CPU1|ea\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Tmp\(2),
	datab => \CPU1|st.D5~q\,
	datac => \CPU1|st.D4~q\,
	datad => \CPU1|ea\(2),
	combout => \CPU1|MA[2]~6_combout\);

-- Location: FF_X32_Y25_N11
\CPU1|Tmp[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Add2~10_combout\,
	ena => \CPU1|Tmp[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|Tmp\(5));

-- Location: LCCOMB_X29_Y25_N6
\CPU1|MA[5]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|MA[5]~12_combout\ = (\CPU1|st.D4~q\ & (((\CPU1|Tmp\(5))))) # (!\CPU1|st.D4~q\ & ((\CPU1|st.D5~q\ & (\CPU1|Tmp\(5))) # (!\CPU1|st.D5~q\ & ((\CPU1|ea\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|st.D4~q\,
	datab => \CPU1|st.D5~q\,
	datac => \CPU1|Tmp\(5),
	datad => \CPU1|ea\(5),
	combout => \CPU1|MA[5]~12_combout\);

-- Location: FF_X32_Y25_N15
\CPU1|Tmp[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Add2~14_combout\,
	ena => \CPU1|Tmp[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|Tmp\(7));

-- Location: LCCOMB_X29_Y25_N8
\CPU1|MA[7]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|MA[7]~16_combout\ = (\CPU1|st.D4~q\ & (((\CPU1|Tmp\(7))))) # (!\CPU1|st.D4~q\ & ((\CPU1|st.D5~q\ & ((\CPU1|Tmp\(7)))) # (!\CPU1|st.D5~q\ & (\CPU1|ea\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|st.D4~q\,
	datab => \CPU1|ea\(7),
	datac => \CPU1|Tmp\(7),
	datad => \CPU1|st.D5~q\,
	combout => \CPU1|MA[7]~16_combout\);

-- Location: FF_X32_Y25_N19
\CPU1|Tmp[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Add2~18_combout\,
	ena => \CPU1|Tmp[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|Tmp\(9));

-- Location: LCCOMB_X35_Y24_N10
\CPU1|MA[9]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|MA[9]~20_combout\ = (\CPU1|st.D4~q\ & (\CPU1|Tmp\(9))) # (!\CPU1|st.D4~q\ & ((\CPU1|st.D5~q\ & (\CPU1|Tmp\(9))) # (!\CPU1|st.D5~q\ & ((\CPU1|ea\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Tmp\(9),
	datab => \CPU1|st.D4~q\,
	datac => \CPU1|st.D5~q\,
	datad => \CPU1|ea\(9),
	combout => \CPU1|MA[9]~20_combout\);

-- Location: FF_X32_Y25_N23
\CPU1|Tmp[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Add2~22_combout\,
	ena => \CPU1|Tmp[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|Tmp\(11));

-- Location: LCCOMB_X35_Y24_N0
\CPU1|MA[11]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|MA[11]~24_combout\ = (\CPU1|st.D5~q\ & (((\CPU1|Tmp\(11))))) # (!\CPU1|st.D5~q\ & ((\CPU1|st.D4~q\ & ((\CPU1|Tmp\(11)))) # (!\CPU1|st.D4~q\ & (\CPU1|ea\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|st.D5~q\,
	datab => \CPU1|st.D4~q\,
	datac => \CPU1|ea\(11),
	datad => \CPU1|Tmp\(11),
	combout => \CPU1|MA[11]~24_combout\);

-- Location: LCCOMB_X29_Y18_N28
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[2][1]~q\,
	datab => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datac => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	datad => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3),
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout\);

-- Location: FF_X25_Y17_N5
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\,
	ena => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(2));

-- Location: LCCOMB_X25_Y17_N10
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout\,
	datab => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(2),
	datac => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout\);

-- Location: LCCOMB_X25_Y17_N14
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~15\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datab => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datac => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~15_combout\);

-- Location: LCCOMB_X29_Y25_N30
\Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode658w[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode658w[2]~0_combout\ = (!\CPU1|DMA\(14) & (\CPU1|st.D5~q\ & (\CPU1|DMA\(13) & !\CPU1|Dir~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DMA\(14),
	datab => \CPU1|st.D5~q\,
	datac => \CPU1|DMA\(13),
	datad => \CPU1|Dir~q\,
	combout => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode658w[2]~0_combout\);

-- Location: LCCOMB_X29_Y25_N10
\Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode666w[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode666w[2]~0_combout\ = (\CPU1|DMA\(14) & (\CPU1|st.D5~q\ & (!\CPU1|DMA\(13) & !\CPU1|Dir~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DMA\(14),
	datab => \CPU1|st.D5~q\,
	datac => \CPU1|DMA\(13),
	datad => \CPU1|Dir~q\,
	combout => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode666w[2]~0_combout\);

-- Location: LCCOMB_X29_Y25_N4
\Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode645w[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode645w[2]~0_combout\ = (!\CPU1|DMA\(14) & (\CPU1|st.D5~q\ & (!\CPU1|DMA\(13) & !\CPU1|Dir~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DMA\(14),
	datab => \CPU1|st.D5~q\,
	datac => \CPU1|DMA\(13),
	datad => \CPU1|Dir~q\,
	combout => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode645w[2]~0_combout\);

-- Location: LCCOMB_X29_Y25_N14
\Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode674w[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode674w[2]~0_combout\ = (\CPU1|DMA\(14) & (\CPU1|st.D5~q\ & (\CPU1|DMA\(13) & !\CPU1|Dir~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DMA\(14),
	datab => \CPU1|st.D5~q\,
	datac => \CPU1|DMA\(13),
	datad => \CPU1|Dir~q\,
	combout => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode674w[2]~0_combout\);

-- Location: LCCOMB_X29_Y17_N12
\Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2_combout\ = (\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & ((\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0\) # 
-- ((\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1))))) # (!\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & (((\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0\ & 
-- !\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~PORTBDATAOUT0\,
	datab => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datac => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~PORTBDATAOUT0\,
	datad => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	combout => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2_combout\);

-- Location: FF_X30_Y27_N29
\CPU1|ir[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|ir~6_combout\,
	ena => \CPU1|ir[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|ir\(6));

-- Location: LCCOMB_X30_Y24_N22
\CPU1|Equal1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Equal1~1_combout\ = (\CPU1|Equal5~0_combout\ & (\CPU1|ir\(5) & \CPU1|Equal1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|Equal5~0_combout\,
	datac => \CPU1|ir\(5),
	datad => \CPU1|Equal1~0_combout\,
	combout => \CPU1|Equal1~1_combout\);

-- Location: LCCOMB_X26_Y24_N16
\CPU1|Tty[6]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Tty[6]~1_combout\ = (!\CPU1|Tty~0_combout\ & (\CPU1|Dir~0_combout\ & \Reset~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Tty~0_combout\,
	datab => \CPU1|Dir~0_combout\,
	datac => \Reset~input_o\,
	combout => \CPU1|Tty[6]~1_combout\);

-- Location: LCCOMB_X21_Y26_N30
\DIVIDER1|txdiv~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|txdiv~4_combout\ = (\DIVIDER1|Add0~14_combout\ & (((!\DIVIDER1|Equal0~0_combout\) # (!\DIVIDER1|Equal0~1_combout\)) # (!\DIVIDER1|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DIVIDER1|Equal0~2_combout\,
	datab => \DIVIDER1|Equal0~1_combout\,
	datac => \DIVIDER1|Equal0~0_combout\,
	datad => \DIVIDER1|Add0~14_combout\,
	combout => \DIVIDER1|txdiv~4_combout\);

-- Location: LCCOMB_X28_Y20_N18
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datab => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datac => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\);

-- Location: LCCOMB_X28_Y20_N4
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datab => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datac => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datad => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\);

-- Location: LCCOMB_X28_Y20_N6
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datab => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\,
	datac => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout\);

-- Location: FF_X28_Y20_N17
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout\,
	ena => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(3));

-- Location: LCCOMB_X28_Y20_N20
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(3),
	datac => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datad => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout\,
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout\);

-- Location: LCCOMB_X30_Y24_N6
\CPU1|Equal14~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Equal14~0_combout\ = (\CPU1|Equal11~1_combout\ & (\CPU1|ir\(3) & (!\CPU1|ir\(1) & \CPU1|ir\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Equal11~1_combout\,
	datab => \CPU1|ir\(3),
	datac => \CPU1|ir\(1),
	datad => \CPU1|ir\(0),
	combout => \CPU1|Equal14~0_combout\);

-- Location: LCCOMB_X31_Y24_N18
\CPU1|Equal1~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Equal1~3_combout\ = (\CPU1|ir\(5) & (\CPU1|Equal1~0_combout\ & (\CPU1|Equal5~0_combout\ & \CPU1|Equal1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ir\(5),
	datab => \CPU1|Equal1~0_combout\,
	datac => \CPU1|Equal5~0_combout\,
	datad => \CPU1|Equal1~2_combout\,
	combout => \CPU1|Equal1~3_combout\);

-- Location: LCCOMB_X31_Y24_N4
\CPU1|Equal5~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Equal5~3_combout\ = (!\CPU1|ir\(5) & (\CPU1|Equal1~2_combout\ & (\CPU1|Equal5~0_combout\ & \CPU1|Equal5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ir\(5),
	datab => \CPU1|Equal1~2_combout\,
	datac => \CPU1|Equal5~0_combout\,
	datad => \CPU1|Equal5~1_combout\,
	combout => \CPU1|Equal5~3_combout\);

-- Location: LCCOMB_X35_Y27_N6
\CPU1|WideOr2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|WideOr2~0_combout\ = (!\CPU1|Equal19~2_combout\ & (!\CPU1|Equal1~3_combout\ & (!\CPU1|Equal5~3_combout\ & !\CPU1|Equal18~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Equal19~2_combout\,
	datab => \CPU1|Equal1~3_combout\,
	datac => \CPU1|Equal5~3_combout\,
	datad => \CPU1|Equal18~2_combout\,
	combout => \CPU1|WideOr2~0_combout\);

-- Location: LCCOMB_X30_Y27_N14
\CPU1|Equal21~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Equal21~1_combout\ = (!\CPU1|ea\(7) & (!\CPU1|ea\(6) & (!\CPU1|ea\(5) & !\CPU1|ea\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ea\(7),
	datab => \CPU1|ea\(6),
	datac => \CPU1|ea\(5),
	datad => \CPU1|ea\(4),
	combout => \CPU1|Equal21~1_combout\);

-- Location: LCCOMB_X32_Y26_N22
\CPU1|Mux52~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux52~4_combout\ = (!\CPU1|ir\(9) & \CPU1|Add4~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ir\(9),
	datac => \CPU1|Add4~0_combout\,
	combout => \CPU1|Mux52~4_combout\);

-- Location: LCCOMB_X34_Y27_N18
\CPU1|Mux45~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux45~2_combout\ = (\CPU1|Equal1~3_combout\ & !\CPU1|TFlag~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU1|Equal1~3_combout\,
	datad => \CPU1|TFlag~q\,
	combout => \CPU1|Mux45~2_combout\);

-- Location: LCCOMB_X34_Y27_N22
\CPU1|Mux52~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux52~5_combout\ = (\CPU1|Equal5~3_combout\ & (((!\CPU1|DskFlg~q\ & \CPU1|Equal18~2_combout\)) # (!\CPU1|RFlag~q\))) # (!\CPU1|Equal5~3_combout\ & (!\CPU1|DskFlg~q\ & (\CPU1|Equal18~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Equal5~3_combout\,
	datab => \CPU1|DskFlg~q\,
	datac => \CPU1|Equal18~2_combout\,
	datad => \CPU1|RFlag~q\,
	combout => \CPU1|Mux52~5_combout\);

-- Location: LCCOMB_X34_Y27_N8
\CPU1|Mux52~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux52~6_combout\ = (\CPU1|Mux52~4_combout\ & ((\CPU1|Mux45~2_combout\) # ((\CPU1|Mux52~5_combout\) # (\CPU1|WideOr0~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Mux52~4_combout\,
	datab => \CPU1|Mux45~2_combout\,
	datac => \CPU1|Mux52~5_combout\,
	datad => \CPU1|WideOr0~combout\,
	combout => \CPU1|Mux52~6_combout\);

-- Location: LCCOMB_X35_Y27_N14
\CPU1|Mux52~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux52~7_combout\ = (\CPU1|ir\(9) & ((\CPU1|skip~1_combout\ & (\CPU1|pc\(0))) # (!\CPU1|skip~1_combout\ & ((\CPU1|Add4~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ir\(9),
	datab => \CPU1|pc\(0),
	datac => \CPU1|skip~1_combout\,
	datad => \CPU1|Add4~0_combout\,
	combout => \CPU1|Mux52~7_combout\);

-- Location: LCCOMB_X35_Y27_N16
\CPU1|Mux45~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux45~3_combout\ = (\CPU1|Equal1~3_combout\ & \CPU1|TFlag~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|Equal1~3_combout\,
	datad => \CPU1|TFlag~q\,
	combout => \CPU1|Mux45~3_combout\);

-- Location: LCCOMB_X35_Y27_N2
\CPU1|Mux52~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux52~8_combout\ = (\CPU1|Equal19~2_combout\) # ((\CPU1|Mux45~3_combout\) # ((\CPU1|Equal5~3_combout\ & \CPU1|RFlag~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Equal19~2_combout\,
	datab => \CPU1|Equal5~3_combout\,
	datac => \CPU1|RFlag~q\,
	datad => \CPU1|Mux45~3_combout\,
	combout => \CPU1|Mux52~8_combout\);

-- Location: LCCOMB_X35_Y27_N12
\CPU1|Mux52~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux52~9_combout\ = (!\CPU1|ir\(9) & ((\CPU1|Mux52~8_combout\) # ((\CPU1|Equal18~2_combout\ & \CPU1|DskFlg~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Equal18~2_combout\,
	datab => \CPU1|Mux52~8_combout\,
	datac => \CPU1|DskFlg~q\,
	datad => \CPU1|ir\(9),
	combout => \CPU1|Mux52~9_combout\);

-- Location: LCCOMB_X35_Y27_N30
\CPU1|Mux52~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux52~10_combout\ = (\CPU1|Mux52~7_combout\) # ((\CPU1|Mux52~6_combout\) # ((\CPU1|Mux52~9_combout\ & \CPU1|pc\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Mux52~9_combout\,
	datab => \CPU1|pc\(0),
	datac => \CPU1|Mux52~7_combout\,
	datad => \CPU1|Mux52~6_combout\,
	combout => \CPU1|Mux52~10_combout\);

-- Location: LCCOMB_X34_Y27_N2
\CPU1|pc[5]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|pc[5]~2_combout\ = (!\CPU1|Equal19~2_combout\ & (\CPU1|ir\(10) & (!\CPU1|ir\(9) & \CPU1|ir\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Equal19~2_combout\,
	datab => \CPU1|ir\(10),
	datac => \CPU1|ir\(9),
	datad => \CPU1|ir\(11),
	combout => \CPU1|pc[5]~2_combout\);

-- Location: LCCOMB_X34_Y27_N4
\CPU1|pc[5]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|pc[5]~3_combout\ = (!\CPU1|Equal1~3_combout\ & ((\CPU1|Equal18~2_combout\ & (!\CPU1|DskFlg~q\)) # (!\CPU1|Equal18~2_combout\ & ((!\CPU1|RFlag~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Equal1~3_combout\,
	datab => \CPU1|DskFlg~q\,
	datac => \CPU1|Equal18~2_combout\,
	datad => \CPU1|RFlag~q\,
	combout => \CPU1|pc[5]~3_combout\);

-- Location: LCCOMB_X34_Y27_N30
\CPU1|pc[5]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|pc[5]~4_combout\ = (\CPU1|pc[5]~2_combout\ & ((\CPU1|Mux45~2_combout\) # ((\CPU1|WideOr0~combout\) # (\CPU1|pc[5]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Mux45~2_combout\,
	datab => \CPU1|WideOr0~combout\,
	datac => \CPU1|pc[5]~3_combout\,
	datad => \CPU1|pc[5]~2_combout\,
	combout => \CPU1|pc[5]~4_combout\);

-- Location: LCCOMB_X35_Y26_N26
\CPU1|Selector86~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector86~0_combout\ = (\CPU1|pc[5]~5_combout\ & (((\CPU1|pc[5]~6_combout\) # (\CPU1|Add3~2_combout\)))) # (!\CPU1|pc[5]~5_combout\ & (\CPU1|Add6~0_combout\ & (!\CPU1|pc[5]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Add6~0_combout\,
	datab => \CPU1|pc[5]~5_combout\,
	datac => \CPU1|pc[5]~6_combout\,
	datad => \CPU1|Add3~2_combout\,
	combout => \CPU1|Selector86~0_combout\);

-- Location: LCCOMB_X34_Y26_N22
\CPU1|Selector85~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector85~0_combout\ = (\CPU1|pc[5]~5_combout\ & (((\CPU1|pc[5]~6_combout\)))) # (!\CPU1|pc[5]~5_combout\ & ((\CPU1|pc[5]~6_combout\ & (\CPU1|Add4~4_combout\)) # (!\CPU1|pc[5]~6_combout\ & ((\CPU1|Add6~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Add4~4_combout\,
	datab => \CPU1|pc[5]~5_combout\,
	datac => \CPU1|pc[5]~6_combout\,
	datad => \CPU1|Add6~2_combout\,
	combout => \CPU1|Selector85~0_combout\);

-- Location: LCCOMB_X34_Y26_N26
\CPU1|Selector83~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector83~0_combout\ = (\CPU1|pc[5]~6_combout\ & (((\CPU1|Add4~8_combout\) # (\CPU1|pc[5]~5_combout\)))) # (!\CPU1|pc[5]~6_combout\ & (\CPU1|Add6~6_combout\ & ((!\CPU1|pc[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Add6~6_combout\,
	datab => \CPU1|pc[5]~6_combout\,
	datac => \CPU1|Add4~8_combout\,
	datad => \CPU1|pc[5]~5_combout\,
	combout => \CPU1|Selector83~0_combout\);

-- Location: LCCOMB_X35_Y26_N28
\CPU1|Selector82~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector82~0_combout\ = (\CPU1|pc[5]~5_combout\ & ((\CPU1|Add3~10_combout\) # ((\CPU1|pc[5]~6_combout\)))) # (!\CPU1|pc[5]~5_combout\ & (((!\CPU1|pc[5]~6_combout\ & \CPU1|Add6~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Add3~10_combout\,
	datab => \CPU1|pc[5]~5_combout\,
	datac => \CPU1|pc[5]~6_combout\,
	datad => \CPU1|Add6~8_combout\,
	combout => \CPU1|Selector82~0_combout\);

-- Location: LCCOMB_X35_Y26_N30
\CPU1|Selector82~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector82~1_combout\ = (\CPU1|pc[5]~6_combout\ & ((\CPU1|Selector82~0_combout\ & ((\CPU1|ea\(5)))) # (!\CPU1|Selector82~0_combout\ & (\CPU1|Add4~10_combout\)))) # (!\CPU1|pc[5]~6_combout\ & (((\CPU1|Selector82~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Add4~10_combout\,
	datab => \CPU1|pc[5]~6_combout\,
	datac => \CPU1|ea\(5),
	datad => \CPU1|Selector82~0_combout\,
	combout => \CPU1|Selector82~1_combout\);

-- Location: LCCOMB_X30_Y27_N8
\CPU1|Mux45~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux45~5_combout\ = (\CPU1|ir\(9) & (\CPU1|ea\(7))) # (!\CPU1|ir\(9) & ((\CPU1|Add3~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ea\(7),
	datac => \CPU1|ir\(9),
	datad => \CPU1|Add3~14_combout\,
	combout => \CPU1|Mux45~5_combout\);

-- Location: LCCOMB_X34_Y27_N10
\CPU1|Mux45~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux45~6_combout\ = (\CPU1|ir\(11) & ((\CPU1|ir\(10)) # ((\CPU1|Mux45~5_combout\)))) # (!\CPU1|ir\(11) & (!\CPU1|ir\(10) & ((\CPU1|Add4~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ir\(11),
	datab => \CPU1|ir\(10),
	datac => \CPU1|Mux45~5_combout\,
	datad => \CPU1|Add4~14_combout\,
	combout => \CPU1|Mux45~6_combout\);

-- Location: LCCOMB_X34_Y27_N6
\CPU1|Mux45~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux45~8_combout\ = (\CPU1|Add6~12_combout\ & \CPU1|Mux52~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|Add6~12_combout\,
	datad => \CPU1|Mux52~9_combout\,
	combout => \CPU1|Mux45~8_combout\);

-- Location: LCCOMB_X36_Y24_N28
\CPU1|Selector78~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector78~0_combout\ = (\CPU1|pc[5]~5_combout\ & (((\CPU1|pc[5]~6_combout\)))) # (!\CPU1|pc[5]~5_combout\ & ((\CPU1|pc[5]~6_combout\ & ((\CPU1|Add4~18_combout\))) # (!\CPU1|pc[5]~6_combout\ & (\CPU1|Add6~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|pc[5]~5_combout\,
	datab => \CPU1|Add6~16_combout\,
	datac => \CPU1|pc[5]~6_combout\,
	datad => \CPU1|Add4~18_combout\,
	combout => \CPU1|Selector78~0_combout\);

-- Location: LCCOMB_X36_Y24_N30
\CPU1|Selector78~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector78~1_combout\ = (\CPU1|pc[5]~5_combout\ & ((\CPU1|Selector78~0_combout\ & (\CPU1|ea\(9))) # (!\CPU1|Selector78~0_combout\ & ((\CPU1|Add3~18_combout\))))) # (!\CPU1|pc[5]~5_combout\ & (((\CPU1|Selector78~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ea\(9),
	datab => \CPU1|Add3~18_combout\,
	datac => \CPU1|pc[5]~5_combout\,
	datad => \CPU1|Selector78~0_combout\,
	combout => \CPU1|Selector78~1_combout\);

-- Location: LCCOMB_X36_Y26_N28
\CPU1|Selector76~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector76~0_combout\ = (\CPU1|pc[5]~5_combout\ & (((\CPU1|pc[5]~6_combout\)))) # (!\CPU1|pc[5]~5_combout\ & ((\CPU1|pc[5]~6_combout\ & ((\CPU1|Add4~22_combout\))) # (!\CPU1|pc[5]~6_combout\ & (\CPU1|Add6~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Add6~20_combout\,
	datab => \CPU1|pc[5]~5_combout\,
	datac => \CPU1|pc[5]~6_combout\,
	datad => \CPU1|Add4~22_combout\,
	combout => \CPU1|Selector76~0_combout\);

-- Location: LCCOMB_X36_Y26_N30
\CPU1|Selector76~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector76~1_combout\ = (\CPU1|pc[5]~5_combout\ & ((\CPU1|Selector76~0_combout\ & (\CPU1|ea\(11))) # (!\CPU1|Selector76~0_combout\ & ((\CPU1|Add3~22_combout\))))) # (!\CPU1|pc[5]~5_combout\ & (((\CPU1|Selector76~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ea\(11),
	datab => \CPU1|Add3~22_combout\,
	datac => \CPU1|pc[5]~5_combout\,
	datad => \CPU1|Selector76~0_combout\,
	combout => \CPU1|Selector76~1_combout\);

-- Location: FF_X25_Y17_N19
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout\,
	ena => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(3));

-- Location: LCCOMB_X25_Y17_N12
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datab => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datac => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout\);

-- Location: LCCOMB_X25_Y17_N30
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout\,
	datab => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datac => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\);

-- Location: LCCOMB_X25_Y17_N4
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout\,
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datad => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(3),
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout\);

-- Location: LCCOMB_X25_Y19_N26
\Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4_combout\ = (\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & (((\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1))))) # 
-- (!\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & ((\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & (\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0\)) # 
-- (!\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & ((\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~PORTBDATAOUT0\,
	datab => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datac => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datad => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~PORTBDATAOUT0\,
	combout => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4_combout\);

-- Location: LCCOMB_X29_Y26_N14
\CPU1|Mux23~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux23~0_combout\ = (\CPU1|ir\(1) & (((\CPU1|ir\(3)) # (\CPU1|Mux4~1_combout\)))) # (!\CPU1|ir\(1) & (\CPU1|Mux4~2_combout\ & (!\CPU1|ir\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ir\(1),
	datab => \CPU1|Mux4~2_combout\,
	datac => \CPU1|ir\(3),
	datad => \CPU1|Mux4~1_combout\,
	combout => \CPU1|Mux23~0_combout\);

-- Location: FF_X28_Y24_N11
\UART1|rx_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DIVIDER1|drxclk~clkctrl_outclk\,
	asdata => \UART1|rx_reg\(2),
	clrn => \Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \CPU1|Rload~reg0_q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UART1|rx_data\(2));

-- Location: FF_X29_Y24_N29
\CPU1|DskReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Selector50~0_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \CPU1|Dir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DskReg\(2));

-- Location: LCCOMB_X28_Y24_N10
\CPU1|Mux23~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux23~2_combout\ = (\CPU1|acc[1]~11_combout\ & ((\CPU1|DskReg\(2)))) # (!\CPU1|acc[1]~11_combout\ & (\UART1|rx_data\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|acc[1]~11_combout\,
	datac => \UART1|rx_data\(2),
	datad => \CPU1|DskReg\(2),
	combout => \CPU1|Mux23~2_combout\);

-- Location: LCCOMB_X34_Y23_N18
\CPU1|Mux23~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux23~3_combout\ = (\CPU1|ir\(9) & (((!\CPU1|acc[1]~11_combout\)))) # (!\CPU1|ir\(9) & ((\CPU1|Mux23~2_combout\) # ((\CPU1|acc\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Mux23~2_combout\,
	datab => \CPU1|ir\(9),
	datac => \CPU1|acc\(2),
	datad => \CPU1|acc[1]~11_combout\,
	combout => \CPU1|Mux23~3_combout\);

-- Location: LCCOMB_X31_Y25_N10
\CPU1|Selector54~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector54~1_combout\ = ((\CPU1|irq~q\) # ((\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(10)))) # (!\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	datab => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(8),
	datac => \CPU1|irq~q\,
	datad => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(10),
	combout => \CPU1|Selector54~1_combout\);

-- Location: LCCOMB_X30_Y27_N28
\CPU1|ir~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|ir~6_combout\ = (!\CPU1|irq~q\ & \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU1|irq~q\,
	datad => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(6),
	combout => \CPU1|ir~6_combout\);

-- Location: LCCOMB_X30_Y22_N4
\CPU1|acc~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|acc~15_combout\ = (\CPU1|acc\(1) & \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|acc\(1),
	datad => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(1),
	combout => \CPU1|acc~15_combout\);

-- Location: LCCOMB_X34_Y22_N12
\CPU1|Mux4~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux4~4_combout\ = (\CPU1|ir\(2) & (\CPU1|Add5~2_combout\)) # (!\CPU1|ir\(2) & ((\CPU1|Add5~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Add5~2_combout\,
	datac => \CPU1|Add5~6_combout\,
	datad => \CPU1|ir\(2),
	combout => \CPU1|Mux4~4_combout\);

-- Location: FF_X28_Y24_N31
\UART1|rx_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DIVIDER1|drxclk~clkctrl_outclk\,
	asdata => \UART1|rx_reg\(1),
	clrn => \Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \CPU1|Rload~reg0_q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UART1|rx_data\(1));

-- Location: FF_X29_Y24_N7
\CPU1|DskReg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Selector51~0_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \CPU1|Dir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DskReg\(1));

-- Location: LCCOMB_X28_Y24_N30
\CPU1|Mux24~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux24~3_combout\ = (\CPU1|acc[1]~11_combout\ & ((\CPU1|DskReg\(1)))) # (!\CPU1|acc[1]~11_combout\ & (\UART1|rx_data\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|acc[1]~11_combout\,
	datac => \UART1|rx_data\(1),
	datad => \CPU1|DskReg\(1),
	combout => \CPU1|Mux24~3_combout\);

-- Location: LCCOMB_X34_Y22_N30
\CPU1|Mux4~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux4~6_combout\ = (\CPU1|ir\(2) & (\CPU1|Add5~6_combout\)) # (!\CPU1|ir\(2) & ((\CPU1|Add5~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Add5~6_combout\,
	datac => \CPU1|Add5~8_combout\,
	datad => \CPU1|ir\(2),
	combout => \CPU1|Mux4~6_combout\);

-- Location: LCCOMB_X27_Y24_N16
\CPU1|acc~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|acc~17_combout\ = (\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(0) & \CPU1|acc\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(0),
	datad => \CPU1|acc\(0),
	combout => \CPU1|acc~17_combout\);

-- Location: FF_X28_Y24_N19
\UART1|rx_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DIVIDER1|drxclk~clkctrl_outclk\,
	asdata => \UART1|rx_reg\(0),
	clrn => \Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \CPU1|Rload~reg0_q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UART1|rx_data\(0));

-- Location: FF_X29_Y24_N3
\CPU1|DskReg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Selector52~0_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \CPU1|Dir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DskReg\(0));

-- Location: LCCOMB_X28_Y24_N18
\CPU1|Mux25~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux25~1_combout\ = (\CPU1|acc[1]~11_combout\ & ((\CPU1|DskReg\(0)))) # (!\CPU1|acc[1]~11_combout\ & (\UART1|rx_data\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|acc[1]~11_combout\,
	datac => \UART1|rx_data\(0),
	datad => \CPU1|DskReg\(0),
	combout => \CPU1|Mux25~1_combout\);

-- Location: LCCOMB_X29_Y24_N20
\CPU1|acc~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|acc~18_combout\ = (\CPU1|acc\(5) & \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|acc\(5),
	datad => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(5),
	combout => \CPU1|acc~18_combout\);

-- Location: FF_X28_Y24_N21
\UART1|rx_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DIVIDER1|drxclk~clkctrl_outclk\,
	asdata => \UART1|rx_reg\(5),
	clrn => \Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \CPU1|Rload~reg0_q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UART1|rx_data\(5));

-- Location: FF_X29_Y24_N31
\CPU1|DskReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Selector47~0_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \CPU1|Dir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DskReg\(5));

-- Location: LCCOMB_X28_Y24_N20
\CPU1|Mux20~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux20~2_combout\ = (\CPU1|acc[1]~11_combout\ & (\CPU1|DskReg\(5))) # (!\CPU1|acc[1]~11_combout\ & ((\UART1|rx_data\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DskReg\(5),
	datab => \CPU1|acc[1]~11_combout\,
	datac => \UART1|rx_data\(5),
	combout => \CPU1|Mux20~2_combout\);

-- Location: LCCOMB_X30_Y22_N6
\CPU1|Mux4~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux4~13_combout\ = (\CPU1|ir\(2) & ((\CPU1|Add5~12_combout\))) # (!\CPU1|ir\(2) & (\CPU1|Add5~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Add5~16_combout\,
	datac => \CPU1|Add5~12_combout\,
	datad => \CPU1|ir\(2),
	combout => \CPU1|Mux4~13_combout\);

-- Location: FF_X28_Y24_N7
\UART1|rx_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DIVIDER1|drxclk~clkctrl_outclk\,
	asdata => \UART1|rx_reg\(6),
	clrn => \Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \CPU1|Rload~reg0_q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UART1|rx_data\(6));

-- Location: LCCOMB_X28_Y24_N6
\CPU1|Mux19~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux19~2_combout\ = (\CPU1|acc[1]~11_combout\ & ((\CPU1|DskReg\(6)))) # (!\CPU1|acc[1]~11_combout\ & (\UART1|rx_data\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|acc[1]~11_combout\,
	datac => \UART1|rx_data\(6),
	datad => \CPU1|DskReg\(6),
	combout => \CPU1|Mux19~2_combout\);

-- Location: LCCOMB_X28_Y25_N4
\CPU1|acc~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|acc~20_combout\ = (\CPU1|acc\(4) & \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|acc\(4),
	datad => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(4),
	combout => \CPU1|acc~20_combout\);

-- Location: FF_X28_Y24_N9
\UART1|rx_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DIVIDER1|drxclk~clkctrl_outclk\,
	asdata => \UART1|rx_reg\(4),
	clrn => \Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \CPU1|Rload~reg0_q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UART1|rx_data\(4));

-- Location: FF_X29_Y24_N19
\CPU1|DskReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Selector48~0_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \CPU1|Dir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DskReg\(4));

-- Location: LCCOMB_X28_Y24_N8
\CPU1|Mux21~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux21~2_combout\ = (\CPU1|acc[1]~11_combout\ & ((\CPU1|DskReg\(4)))) # (!\CPU1|acc[1]~11_combout\ & (\UART1|rx_data\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|acc[1]~11_combout\,
	datac => \UART1|rx_data\(4),
	datad => \CPU1|DskReg\(4),
	combout => \CPU1|Mux21~2_combout\);

-- Location: LCCOMB_X34_Y23_N26
\CPU1|Mux21~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux21~3_combout\ = (\CPU1|ir\(9) & (((!\CPU1|acc[1]~11_combout\)))) # (!\CPU1|ir\(9) & ((\CPU1|Mux21~2_combout\) # ((\CPU1|acc\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Mux21~2_combout\,
	datab => \CPU1|ir\(9),
	datac => \CPU1|acc\(4),
	datad => \CPU1|acc[1]~11_combout\,
	combout => \CPU1|Mux21~3_combout\);

-- Location: LCCOMB_X28_Y20_N26
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datab => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datac => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout\);

-- Location: LCCOMB_X28_Y20_N28
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datab => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datac => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout\);

-- Location: LCCOMB_X28_Y20_N30
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datab => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout\,
	datac => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout\);

-- Location: LCCOMB_X28_Y20_N16
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout\,
	datad => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout\);

-- Location: LCCOMB_X34_Y25_N30
\CPU1|Selector119~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector119~2_combout\ = (!\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(10) & (!\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & (!\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(9) & 
-- !\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(10),
	datab => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	datac => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(9),
	datad => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(8),
	combout => \CPU1|Selector119~2_combout\);

-- Location: LCCOMB_X30_Y26_N26
\CPU1|Mux4~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux4~15_combout\ = (\CPU1|ir\(2) & (\CPU1|Add5~22_combout\)) # (!\CPU1|ir\(2) & ((\CPU1|Add5~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|Add5~22_combout\,
	datac => \CPU1|Add5~24_combout\,
	datad => \CPU1|ir\(2),
	combout => \CPU1|Mux4~15_combout\);

-- Location: LCCOMB_X29_Y26_N10
\CPU1|Mux14~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux14~6_combout\ = (\CPU1|ir\(1) & ((\CPU1|ir\(2) & (\CPU1|Add5~22_combout\)) # (!\CPU1|ir\(2) & ((\CPU1|Add5~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ir\(1),
	datab => \CPU1|Add5~22_combout\,
	datac => \CPU1|Add5~0_combout\,
	datad => \CPU1|ir\(2),
	combout => \CPU1|Mux14~6_combout\);

-- Location: FF_X31_Y26_N27
\CPU1|DskReg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Selector42~0_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \CPU1|Dir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DskReg\(10));

-- Location: LCCOMB_X30_Y23_N28
\CPU1|Mux4~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux4~18_combout\ = (\CPU1|ir\(2) & (\CPU1|Add5~18_combout\)) # (!\CPU1|ir\(2) & ((\CPU1|Add5~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|Add5~18_combout\,
	datac => \CPU1|Add5~20_combout\,
	datad => \CPU1|ir\(2),
	combout => \CPU1|Mux4~18_combout\);

-- Location: LCCOMB_X30_Y26_N2
\CPU1|Mux15~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux15~6_combout\ = (\CPU1|ir\(1) & ((\CPU1|ir\(2) & (\CPU1|Add5~20_combout\)) # (!\CPU1|ir\(2) & ((\CPU1|Add5~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Add5~20_combout\,
	datab => \CPU1|ir\(1),
	datac => \CPU1|Add5~24_combout\,
	datad => \CPU1|ir\(2),
	combout => \CPU1|Mux15~6_combout\);

-- Location: LCCOMB_X28_Y26_N22
\CPU1|Mux16~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux16~8_combout\ = ((\CPU1|acc[8]~22_combout\ & (!\CPU1|acc[8]~23_combout\)) # (!\CPU1|acc[8]~22_combout\ & ((\CPU1|Mux16~6_combout\)))) # (!\CPU1|ir\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|acc[8]~23_combout\,
	datab => \CPU1|acc[8]~22_combout\,
	datac => \CPU1|Mux16~6_combout\,
	datad => \CPU1|ir\(3),
	combout => \CPU1|Mux16~8_combout\);

-- Location: LCCOMB_X30_Y23_N30
\CPU1|Mux4~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux4~20_combout\ = (\CPU1|ir\(2) & ((\CPU1|Add5~16_combout\))) # (!\CPU1|ir\(2) & (\CPU1|Add5~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|Add5~18_combout\,
	datac => \CPU1|Add5~16_combout\,
	datad => \CPU1|ir\(2),
	combout => \CPU1|Mux4~20_combout\);

-- Location: LCCOMB_X28_Y26_N30
\CPU1|Mux16~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux16~12_combout\ = (\CPU1|Mux16~8_combout\ & ((\CPU1|Mux4~20_combout\) # ((\CPU1|Mux16~11_combout\)))) # (!\CPU1|Mux16~8_combout\ & (((\CPU1|Mux4~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Mux4~20_combout\,
	datab => \CPU1|Mux4~18_combout\,
	datac => \CPU1|Mux16~8_combout\,
	datad => \CPU1|Mux16~11_combout\,
	combout => \CPU1|Mux16~12_combout\);

-- Location: LCCOMB_X30_Y22_N10
\CPU1|Mux4~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux4~21_combout\ = (\CPU1|ir\(2) & (\CPU1|Add5~14_combout\)) # (!\CPU1|ir\(2) & ((\CPU1|Add5~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Add5~14_combout\,
	datab => \CPU1|ir\(2),
	datad => \CPU1|Add5~16_combout\,
	combout => \CPU1|Mux4~21_combout\);

-- Location: LCCOMB_X30_Y22_N12
\CPU1|Mux17~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux17~2_combout\ = (\CPU1|ir\(1) & (((\CPU1|ir\(3)) # (\CPU1|Mux4~13_combout\)))) # (!\CPU1|ir\(1) & (\CPU1|Mux4~21_combout\ & (!\CPU1|ir\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Mux4~21_combout\,
	datab => \CPU1|ir\(1),
	datac => \CPU1|ir\(3),
	datad => \CPU1|Mux4~13_combout\,
	combout => \CPU1|Mux17~2_combout\);

-- Location: LCCOMB_X31_Y26_N30
\CPU1|Mux17~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux17~3_combout\ = (\CPU1|ir\(3) & ((\CPU1|Mux17~2_combout\ & ((\CPU1|Mux4~17_combout\))) # (!\CPU1|Mux17~2_combout\ & (\CPU1|Mux4~20_combout\)))) # (!\CPU1|ir\(3) & (((\CPU1|Mux17~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Mux4~20_combout\,
	datab => \CPU1|ir\(3),
	datac => \CPU1|Mux4~17_combout\,
	datad => \CPU1|Mux17~2_combout\,
	combout => \CPU1|Mux17~3_combout\);

-- Location: LCCOMB_X30_Y22_N14
\CPU1|Mux5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux5~0_combout\ = (\CPU1|ir\(1) & (((\CPU1|ir\(3))))) # (!\CPU1|ir\(1) & ((\CPU1|ir\(3) & ((\CPU1|Mux4~21_combout\))) # (!\CPU1|ir\(3) & (\CPU1|Mux4~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Mux4~12_combout\,
	datab => \CPU1|ir\(1),
	datac => \CPU1|ir\(3),
	datad => \CPU1|Mux4~21_combout\,
	combout => \CPU1|Mux5~0_combout\);

-- Location: LCCOMB_X27_Y24_N6
\CPU1|Mux45~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux45~15_combout\ = (\CPU1|acc\(7) & (((\CPU1|WideOr2~combout\)) # (!\CPU1|acc[1]~7_combout\))) # (!\CPU1|acc\(7) & (!\CPU1|acc[1]~7_combout\ & (\CPU1|DskReg\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|acc\(7),
	datab => \CPU1|acc[1]~7_combout\,
	datac => \CPU1|DskReg\(7),
	datad => \CPU1|WideOr2~combout\,
	combout => \CPU1|Mux45~15_combout\);

-- Location: LCCOMB_X30_Y26_N12
\CPU1|acc[12]~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|acc[12]~26_combout\ = (\CPU1|ir\(9) & (\CPU1|st.S1~q\ & (\CPU1|ir\(11) $ (!\CPU1|ir\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ir\(9),
	datab => \CPU1|ir\(11),
	datac => \CPU1|ir\(10),
	datad => \CPU1|st.S1~q\,
	combout => \CPU1|acc[12]~26_combout\);

-- Location: LCCOMB_X30_Y26_N22
\CPU1|acc[12]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|acc[12]~27_combout\ = (!\CPU1|ir\(10) & (\CPU1|Add1~24_combout\ & \CPU1|acc[12]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ir\(10),
	datac => \CPU1|Add1~24_combout\,
	datad => \CPU1|acc[12]~26_combout\,
	combout => \CPU1|acc[12]~27_combout\);

-- Location: LCCOMB_X29_Y26_N4
\CPU1|acc[12]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|acc[12]~31_combout\ = (\CPU1|ir\(2)) # ((\CPU1|ir\(1) & (\CPU1|Add5~2_combout\)) # (!\CPU1|ir\(1) & ((\CPU1|Add5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Add5~2_combout\,
	datab => \CPU1|ir\(1),
	datac => \CPU1|Add5~0_combout\,
	datad => \CPU1|ir\(2),
	combout => \CPU1|acc[12]~31_combout\);

-- Location: LCCOMB_X30_Y26_N30
\CPU1|acc[12]~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|acc[12]~32_combout\ = (\CPU1|ir\(3) & (((\CPU1|acc[12]~31_combout\)))) # (!\CPU1|ir\(3) & (!\CPU1|ir\(1) & ((\CPU1|Add5~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ir\(1),
	datab => \CPU1|acc[12]~31_combout\,
	datac => \CPU1|ir\(3),
	datad => \CPU1|Add5~22_combout\,
	combout => \CPU1|acc[12]~32_combout\);

-- Location: LCCOMB_X30_Y26_N10
\CPU1|acc[12]~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|acc[12]~34_combout\ = (\CPU1|ir\(9) & (\CPU1|ir\(11) $ (!\CPU1|ir\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ir\(9),
	datab => \CPU1|ir\(11),
	datac => \CPU1|ir\(10),
	combout => \CPU1|acc[12]~34_combout\);

-- Location: LCCOMB_X25_Y17_N18
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datad => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout\,
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout\);

-- Location: FF_X28_Y23_N9
\UART1|rx_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DIVIDER1|drxclk~clkctrl_outclk\,
	d => \UART1|rx_reg[2]~3_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UART1|rx_reg\(2));

-- Location: FF_X20_Y26_N11
\DIVIDER1|drxclk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~input_o\,
	d => \DIVIDER1|drxclk~feeder_combout\,
	ena => \DIVIDER1|Equal1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DIVIDER1|drxclk~q\);

-- Location: LCCOMB_X29_Y24_N28
\CPU1|Selector50~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector50~0_combout\ = (\CPU1|Equal15~0_combout\ & ((\CPU1|acc\(2)) # ((\CPU1|WideOr7~combout\ & \CPU1|DskReg\(2))))) # (!\CPU1|Equal15~0_combout\ & (\CPU1|WideOr7~combout\ & (\CPU1|DskReg\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Equal15~0_combout\,
	datab => \CPU1|WideOr7~combout\,
	datac => \CPU1|DskReg\(2),
	datad => \CPU1|acc\(2),
	combout => \CPU1|Selector50~0_combout\);

-- Location: LCCOMB_X31_Y24_N6
\CPU1|inten~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|inten~0_combout\ = (\CPU1|Mux66~0_combout\ & (\CPU1|Equal9~0_combout\ & \CPU1|Equal1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|Mux66~0_combout\,
	datac => \CPU1|Equal9~0_combout\,
	datad => \CPU1|Equal1~2_combout\,
	combout => \CPU1|inten~0_combout\);

-- Location: FF_X28_Y23_N27
\UART1|rx_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DIVIDER1|drxclk~clkctrl_outclk\,
	d => \UART1|rx_reg[1]~6_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UART1|rx_reg\(1));

-- Location: LCCOMB_X29_Y24_N6
\CPU1|Selector51~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector51~0_combout\ = (\CPU1|Equal15~0_combout\ & ((\CPU1|acc\(1)) # ((\CPU1|WideOr7~combout\ & \CPU1|DskReg\(1))))) # (!\CPU1|Equal15~0_combout\ & (\CPU1|WideOr7~combout\ & (\CPU1|DskReg\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Equal15~0_combout\,
	datab => \CPU1|WideOr7~combout\,
	datac => \CPU1|DskReg\(1),
	datad => \CPU1|acc\(1),
	combout => \CPU1|Selector51~0_combout\);

-- Location: FF_X28_Y23_N15
\UART1|rx_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DIVIDER1|drxclk~clkctrl_outclk\,
	d => \UART1|rx_reg[0]~10_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UART1|rx_reg\(0));

-- Location: LCCOMB_X29_Y24_N2
\CPU1|Selector52~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector52~0_combout\ = (\CPU1|acc\(0) & ((\CPU1|Equal15~0_combout\) # ((\CPU1|WideOr7~combout\ & \CPU1|DskReg\(0))))) # (!\CPU1|acc\(0) & (\CPU1|WideOr7~combout\ & (\CPU1|DskReg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|acc\(0),
	datab => \CPU1|WideOr7~combout\,
	datac => \CPU1|DskReg\(0),
	datad => \CPU1|Equal15~0_combout\,
	combout => \CPU1|Selector52~0_combout\);

-- Location: FF_X28_Y23_N17
\UART1|rx_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DIVIDER1|drxclk~clkctrl_outclk\,
	d => \UART1|rx_reg[5]~11_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UART1|rx_reg\(5));

-- Location: LCCOMB_X29_Y24_N30
\CPU1|Selector47~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector47~0_combout\ = (\CPU1|Equal15~0_combout\ & ((\CPU1|acc\(5)) # ((\CPU1|WideOr7~combout\ & \CPU1|DskReg\(5))))) # (!\CPU1|Equal15~0_combout\ & (\CPU1|WideOr7~combout\ & (\CPU1|DskReg\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Equal15~0_combout\,
	datab => \CPU1|WideOr7~combout\,
	datac => \CPU1|DskReg\(5),
	datad => \CPU1|acc\(5),
	combout => \CPU1|Selector47~0_combout\);

-- Location: FF_X28_Y23_N11
\UART1|rx_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DIVIDER1|drxclk~clkctrl_outclk\,
	d => \UART1|rx_reg[6]~13_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UART1|rx_reg\(6));

-- Location: FF_X28_Y23_N5
\UART1|rx_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DIVIDER1|drxclk~clkctrl_outclk\,
	d => \UART1|rx_reg[4]~14_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UART1|rx_reg\(4));

-- Location: LCCOMB_X29_Y24_N18
\CPU1|Selector48~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector48~0_combout\ = (\CPU1|Equal15~0_combout\ & ((\CPU1|acc\(4)) # ((\CPU1|WideOr7~combout\ & \CPU1|DskReg\(4))))) # (!\CPU1|Equal15~0_combout\ & (\CPU1|WideOr7~combout\ & (\CPU1|DskReg\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Equal15~0_combout\,
	datab => \CPU1|WideOr7~combout\,
	datac => \CPU1|DskReg\(4),
	datad => \CPU1|acc\(4),
	combout => \CPU1|Selector48~0_combout\);

-- Location: FF_X27_Y23_N13
\UART1|rx_sample_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DIVIDER1|drxclk~clkctrl_outclk\,
	d => \UART1|rx_sample_cnt~3_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \UART1|rx_sample_cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UART1|rx_sample_cnt\(0));

-- Location: LCCOMB_X29_Y23_N14
\UART1|Decoder0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \UART1|Decoder0~0_combout\ = (\UART1|Equal0~0_combout\ & \UART1|rx_busy~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART1|Equal0~0_combout\,
	datad => \UART1|rx_busy~q\,
	combout => \UART1|Decoder0~0_combout\);

-- Location: LCCOMB_X31_Y26_N26
\CPU1|Selector42~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector42~0_combout\ = (\CPU1|Equal15~0_combout\ & ((\CPU1|acc\(10)) # ((\CPU1|WideOr7~combout\ & \CPU1|DskReg\(10))))) # (!\CPU1|Equal15~0_combout\ & (\CPU1|WideOr7~combout\ & (\CPU1|DskReg\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Equal15~0_combout\,
	datab => \CPU1|WideOr7~combout\,
	datac => \CPU1|DskReg\(10),
	datad => \CPU1|acc\(10),
	combout => \CPU1|Selector42~0_combout\);

-- Location: LCCOMB_X29_Y23_N18
\UART1|rx_reg[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \UART1|rx_reg[2]~2_combout\ = (\UART1|rx_cnt\(1) & (\UART1|rx_cnt\(0) & !\UART1|rx_cnt\(2))) # (!\UART1|rx_cnt\(1) & (!\UART1|rx_cnt\(0) & \UART1|rx_cnt\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART1|rx_cnt\(1),
	datac => \UART1|rx_cnt\(0),
	datad => \UART1|rx_cnt\(2),
	combout => \UART1|rx_reg[2]~2_combout\);

-- Location: LCCOMB_X28_Y23_N8
\UART1|rx_reg[2]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \UART1|rx_reg[2]~3_combout\ = (\UART1|rx_reg[6]~15_combout\ & ((\UART1|rx_reg[2]~2_combout\ & (!\UART1|rx_d2~q\)) # (!\UART1|rx_reg[2]~2_combout\ & ((\UART1|rx_reg\(2)))))) # (!\UART1|rx_reg[6]~15_combout\ & (((\UART1|rx_reg\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART1|rx_reg[6]~15_combout\,
	datab => \UART1|rx_d2~q\,
	datac => \UART1|rx_reg\(2),
	datad => \UART1|rx_reg[2]~2_combout\,
	combout => \UART1|rx_reg[2]~3_combout\);

-- Location: FF_X20_Y26_N25
\DIVIDER1|rxbit\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \DIVIDER1|rxbit~0_combout\,
	ena => \DIVIDER1|Equal1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DIVIDER1|rxbit~q\);

-- Location: FF_X19_Y26_N1
\DIVIDER1|rxdiv[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \DIVIDER1|rxdiv~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DIVIDER1|rxdiv\(2));

-- Location: FF_X19_Y26_N11
\DIVIDER1|rxdiv[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \DIVIDER1|rxdiv~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DIVIDER1|rxdiv\(3));

-- Location: FF_X19_Y26_N13
\DIVIDER1|rxdiv[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \DIVIDER1|rxdiv~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DIVIDER1|rxdiv\(1));

-- Location: FF_X19_Y26_N23
\DIVIDER1|rxdiv[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \DIVIDER1|Add2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DIVIDER1|rxdiv\(4));

-- Location: LCCOMB_X20_Y26_N22
\DIVIDER1|Equal1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Equal1~0_combout\ = (!\DIVIDER1|rxdiv\(1) & (!\DIVIDER1|rxdiv\(4) & (\DIVIDER1|rxdiv\(2) & \DIVIDER1|rxdiv\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DIVIDER1|rxdiv\(1),
	datab => \DIVIDER1|rxdiv\(4),
	datac => \DIVIDER1|rxdiv\(2),
	datad => \DIVIDER1|rxdiv\(3),
	combout => \DIVIDER1|Equal1~0_combout\);

-- Location: FF_X19_Y26_N25
\DIVIDER1|rxdiv[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \DIVIDER1|Add2~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DIVIDER1|rxdiv\(5));

-- Location: FF_X19_Y26_N27
\DIVIDER1|rxdiv[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \DIVIDER1|Add2~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DIVIDER1|rxdiv\(6));

-- Location: FF_X19_Y26_N29
\DIVIDER1|rxdiv[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \DIVIDER1|Add2~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DIVIDER1|rxdiv\(7));

-- Location: LCCOMB_X20_Y26_N6
\DIVIDER1|Equal1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Equal1~1_combout\ = (!\DIVIDER1|rxdiv\(7) & (!\DIVIDER1|rxdiv\(5) & (!\DIVIDER1|rxdiv\(6) & \DIVIDER1|txdiv\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DIVIDER1|rxdiv\(7),
	datab => \DIVIDER1|rxdiv\(5),
	datac => \DIVIDER1|rxdiv\(6),
	datad => \DIVIDER1|txdiv\(0),
	combout => \DIVIDER1|Equal1~1_combout\);

-- Location: LCCOMB_X20_Y26_N8
\DIVIDER1|Equal1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Equal1~2_combout\ = (\DIVIDER1|Equal1~0_combout\ & \DIVIDER1|Equal1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DIVIDER1|Equal1~0_combout\,
	datad => \DIVIDER1|Equal1~1_combout\,
	combout => \DIVIDER1|Equal1~2_combout\);

-- Location: LCCOMB_X28_Y23_N28
\UART1|rx_reg[5]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \UART1|rx_reg[5]~4_combout\ = (!\UART1|rx_cnt\(0) & (\UART1|rx_cnt\(1) & (!\UART1|rx_d2~q\ & \UART1|Decoder0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART1|rx_cnt\(0),
	datab => \UART1|rx_cnt\(1),
	datac => \UART1|rx_d2~q\,
	datad => \UART1|Decoder0~1_combout\,
	combout => \UART1|rx_reg[5]~4_combout\);

-- Location: LCCOMB_X28_Y23_N22
\UART1|Add2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \UART1|Add2~0_combout\ = \UART1|rx_cnt\(2) $ (((\UART1|rx_cnt\(0)) # (\UART1|rx_cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART1|rx_cnt\(0),
	datab => \UART1|rx_cnt\(1),
	datad => \UART1|rx_cnt\(2),
	combout => \UART1|Add2~0_combout\);

-- Location: LCCOMB_X28_Y23_N24
\UART1|rx_reg[1]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \UART1|rx_reg[1]~5_combout\ = (!\UART1|rx_cnt\(0) & (\UART1|rx_cnt\(1) & \UART1|Decoder0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART1|rx_cnt\(0),
	datab => \UART1|rx_cnt\(1),
	datad => \UART1|Decoder0~1_combout\,
	combout => \UART1|rx_reg[1]~5_combout\);

-- Location: LCCOMB_X28_Y23_N26
\UART1|rx_reg[1]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \UART1|rx_reg[1]~6_combout\ = (\UART1|Add2~0_combout\ & ((\UART1|rx_reg[5]~4_combout\) # ((\UART1|rx_reg\(1) & !\UART1|rx_reg[1]~5_combout\)))) # (!\UART1|Add2~0_combout\ & (((\UART1|rx_reg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART1|Add2~0_combout\,
	datab => \UART1|rx_reg[5]~4_combout\,
	datac => \UART1|rx_reg\(1),
	datad => \UART1|rx_reg[1]~5_combout\,
	combout => \UART1|rx_reg[1]~6_combout\);

-- Location: LCCOMB_X28_Y23_N12
\UART1|rx_reg[4]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \UART1|rx_reg[4]~9_combout\ = (\UART1|rx_cnt\(0) & (!\UART1|rx_cnt\(1) & \UART1|Decoder0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART1|rx_cnt\(0),
	datab => \UART1|rx_cnt\(1),
	datad => \UART1|Decoder0~1_combout\,
	combout => \UART1|rx_reg[4]~9_combout\);

-- Location: LCCOMB_X28_Y23_N14
\UART1|rx_reg[0]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \UART1|rx_reg[0]~10_combout\ = (\UART1|Add2~0_combout\ & ((\UART1|rx_reg[4]~9_combout\ & (!\UART1|rx_d2~q\)) # (!\UART1|rx_reg[4]~9_combout\ & ((\UART1|rx_reg\(0)))))) # (!\UART1|Add2~0_combout\ & (((\UART1|rx_reg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART1|Add2~0_combout\,
	datab => \UART1|rx_d2~q\,
	datac => \UART1|rx_reg\(0),
	datad => \UART1|rx_reg[4]~9_combout\,
	combout => \UART1|rx_reg[0]~10_combout\);

-- Location: LCCOMB_X28_Y23_N16
\UART1|rx_reg[5]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \UART1|rx_reg[5]~11_combout\ = (\UART1|Add2~0_combout\ & (((\UART1|rx_reg\(5))))) # (!\UART1|Add2~0_combout\ & ((\UART1|rx_reg[5]~4_combout\) # ((\UART1|rx_reg\(5) & !\UART1|rx_reg[1]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART1|Add2~0_combout\,
	datab => \UART1|rx_reg[5]~4_combout\,
	datac => \UART1|rx_reg\(5),
	datad => \UART1|rx_reg[1]~5_combout\,
	combout => \UART1|rx_reg[5]~11_combout\);

-- Location: LCCOMB_X28_Y23_N30
\UART1|rx_reg[6]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \UART1|rx_reg[6]~12_combout\ = (\UART1|rx_cnt\(0) & (\UART1|rx_cnt\(1) & \UART1|rx_cnt\(2))) # (!\UART1|rx_cnt\(0) & (!\UART1|rx_cnt\(1) & !\UART1|rx_cnt\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART1|rx_cnt\(0),
	datab => \UART1|rx_cnt\(1),
	datad => \UART1|rx_cnt\(2),
	combout => \UART1|rx_reg[6]~12_combout\);

-- Location: LCCOMB_X28_Y23_N10
\UART1|rx_reg[6]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \UART1|rx_reg[6]~13_combout\ = (\UART1|rx_reg[6]~12_combout\ & ((\UART1|rx_reg[6]~15_combout\ & (!\UART1|rx_d2~q\)) # (!\UART1|rx_reg[6]~15_combout\ & ((\UART1|rx_reg\(6)))))) # (!\UART1|rx_reg[6]~12_combout\ & (((\UART1|rx_reg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART1|rx_reg[6]~12_combout\,
	datab => \UART1|rx_d2~q\,
	datac => \UART1|rx_reg\(6),
	datad => \UART1|rx_reg[6]~15_combout\,
	combout => \UART1|rx_reg[6]~13_combout\);

-- Location: LCCOMB_X28_Y23_N4
\UART1|rx_reg[4]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \UART1|rx_reg[4]~14_combout\ = (\UART1|Add2~0_combout\ & (((\UART1|rx_reg\(4))))) # (!\UART1|Add2~0_combout\ & ((\UART1|rx_reg[4]~9_combout\ & (!\UART1|rx_d2~q\)) # (!\UART1|rx_reg[4]~9_combout\ & ((\UART1|rx_reg\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART1|Add2~0_combout\,
	datab => \UART1|rx_d2~q\,
	datac => \UART1|rx_reg\(4),
	datad => \UART1|rx_reg[4]~9_combout\,
	combout => \UART1|rx_reg[4]~14_combout\);

-- Location: LCCOMB_X27_Y23_N12
\UART1|rx_sample_cnt~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \UART1|rx_sample_cnt~3_combout\ = (!\UART1|rx_busy~q\) # (!\UART1|rx_sample_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UART1|rx_sample_cnt\(0),
	datad => \UART1|rx_busy~q\,
	combout => \UART1|rx_sample_cnt~3_combout\);

-- Location: LCCOMB_X19_Y26_N0
\DIVIDER1|rxdiv~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|rxdiv~0_combout\ = (\DIVIDER1|Add2~2_combout\ & ((!\DIVIDER1|Equal1~0_combout\) # (!\DIVIDER1|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DIVIDER1|Equal1~1_combout\,
	datab => \DIVIDER1|Add2~2_combout\,
	datad => \DIVIDER1|Equal1~0_combout\,
	combout => \DIVIDER1|rxdiv~0_combout\);

-- Location: LCCOMB_X19_Y26_N10
\DIVIDER1|rxdiv~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|rxdiv~1_combout\ = (\DIVIDER1|Add2~4_combout\ & ((!\DIVIDER1|Equal1~0_combout\) # (!\DIVIDER1|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DIVIDER1|Equal1~1_combout\,
	datab => \DIVIDER1|Add2~4_combout\,
	datad => \DIVIDER1|Equal1~0_combout\,
	combout => \DIVIDER1|rxdiv~1_combout\);

-- Location: LCCOMB_X19_Y26_N12
\DIVIDER1|rxdiv~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|rxdiv~2_combout\ = (\DIVIDER1|Add2~0_combout\ & ((!\DIVIDER1|Equal1~0_combout\) # (!\DIVIDER1|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DIVIDER1|Equal1~1_combout\,
	datab => \DIVIDER1|Add2~0_combout\,
	datad => \DIVIDER1|Equal1~0_combout\,
	combout => \DIVIDER1|rxdiv~2_combout\);

-- Location: LCCOMB_X29_Y17_N10
\Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~16_combout\ = (\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & (((\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0\) # 
-- (\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1))))) # (!\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & (\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0\ & 
-- ((!\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~PORTBDATAOUT0\,
	datab => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datac => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~PORTBDATAOUT0\,
	datad => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	combout => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~16_combout\);

-- Location: LCCOMB_X29_Y17_N16
\Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~18_combout\ = (\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & ((\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0\) # 
-- ((\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0))))) # (!\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & (((\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0\ & 
-- !\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~PORTBDATAOUT0\,
	datab => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~PORTBDATAOUT0\,
	datac => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datad => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	combout => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~18_combout\);

-- Location: LCCOMB_X29_Y17_N6
\Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~19_combout\ = (\Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~18_combout\ & 
-- ((\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0\) # ((!\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0))))) # 
-- (!\Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~18_combout\ & (((\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0\ & \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~PORTBDATAOUT0\,
	datab => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~18_combout\,
	datac => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~PORTBDATAOUT0\,
	datad => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	combout => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~19_combout\);

-- Location: LCCOMB_X25_Y19_N10
\Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~20_combout\ = (\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & (((\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0))))) # 
-- (!\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & ((\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & ((\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0\))) # 
-- (!\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & (\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~PORTBDATAOUT0\,
	datab => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datac => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datad => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~PORTBDATAOUT0\,
	combout => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~20_combout\);

-- Location: LCCOMB_X27_Y20_N4
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(8),
	datab => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~17_combout\,
	datac => \auto_hub|virtual_ir_scan_reg~q\,
	datad => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19_combout\);

-- Location: LCCOMB_X31_Y24_N2
\CPU1|Equal19~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Equal19~2_combout\ = (\CPU1|Equal17~1_combout\ & (!\CPU1|ir\(1) & (\CPU1|ir\(0) & !\CPU1|ir\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Equal17~1_combout\,
	datab => \CPU1|ir\(1),
	datac => \CPU1|ir\(0),
	datad => \CPU1|ir\(2),
	combout => \CPU1|Equal19~2_combout\);

-- Location: LCCOMB_X29_Y23_N4
\UART1|rx_reg[6]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \UART1|rx_reg[6]~15_combout\ = (\UART1|rx_busy~q\ & (\UART1|Equal0~0_combout\ & (\UART1|rx_cnt\(0) & !\UART1|rx_cnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART1|rx_busy~q\,
	datab => \UART1|Equal0~0_combout\,
	datac => \UART1|rx_cnt\(0),
	datad => \UART1|rx_cnt\(3),
	combout => \UART1|rx_reg[6]~15_combout\);

-- Location: LCCOMB_X25_Y17_N0
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001001000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datab => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datac => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout\);

-- Location: LCCOMB_X25_Y17_N2
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datab => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datac => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout\,
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout\);

-- Location: LCCOMB_X30_Y26_N6
\CPU1|Mux25~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux25~4_combout\ = (\CPU1|ir\(3) & (((\CPU1|ir\(1))))) # (!\CPU1|ir\(3) & ((\CPU1|ir\(1) & ((\CPU1|Add5~22_combout\))) # (!\CPU1|ir\(1) & (\CPU1|Add5~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Add5~24_combout\,
	datab => \CPU1|Add5~22_combout\,
	datac => \CPU1|ir\(3),
	datad => \CPU1|ir\(1),
	combout => \CPU1|Mux25~4_combout\);

-- Location: LCCOMB_X29_Y26_N6
\CPU1|Mux25~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux25~5_combout\ = (\CPU1|ir\(2) & (((\CPU1|Mux25~4_combout\)))) # (!\CPU1|ir\(2) & ((\CPU1|ir\(3) & ((\CPU1|Mux25~4_combout\))) # (!\CPU1|ir\(3) & (\CPU1|Add5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ir\(2),
	datab => \CPU1|ir\(3),
	datac => \CPU1|Add5~0_combout\,
	datad => \CPU1|Mux25~4_combout\,
	combout => \CPU1|Mux25~5_combout\);

-- Location: LCCOMB_X25_Y17_N28
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datab => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datac => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout\);

-- Location: LCCOMB_X25_Y17_N22
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout\,
	datab => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datac => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datad => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout\);

-- Location: LCCOMB_X20_Y26_N24
\DIVIDER1|rxbit~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|rxbit~0_combout\ = !\DIVIDER1|rxbit~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DIVIDER1|rxbit~q\,
	combout => \DIVIDER1|rxbit~0_combout\);

-- Location: FF_X28_Y16_N23
\auto_hub|hub_info_reg|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|hub_info_reg|word_counter[1]~9_combout\,
	sclr => \auto_hub|hub_info_reg|word_counter[2]~19_combout\,
	ena => \auto_hub|hub_info_reg|word_counter[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|hub_info_reg|word_counter\(1));

-- Location: FF_X28_Y16_N21
\auto_hub|hub_info_reg|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|hub_info_reg|word_counter[0]~7_combout\,
	sclr => \auto_hub|hub_info_reg|word_counter[2]~19_combout\,
	ena => \auto_hub|hub_info_reg|word_counter[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|hub_info_reg|word_counter\(0));

-- Location: FF_X28_Y16_N25
\auto_hub|hub_info_reg|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|hub_info_reg|word_counter[2]~13_combout\,
	sclr => \auto_hub|hub_info_reg|word_counter[2]~19_combout\,
	ena => \auto_hub|hub_info_reg|word_counter[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|hub_info_reg|word_counter\(2));

-- Location: FF_X28_Y16_N27
\auto_hub|hub_info_reg|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|hub_info_reg|word_counter[3]~15_combout\,
	sclr => \auto_hub|hub_info_reg|word_counter[2]~19_combout\,
	ena => \auto_hub|hub_info_reg|word_counter[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|hub_info_reg|word_counter\(3));

-- Location: LCCOMB_X28_Y16_N20
\auto_hub|hub_info_reg|word_counter[0]~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|hub_info_reg|word_counter\(0),
	datad => VCC,
	combout => \auto_hub|hub_info_reg|word_counter[0]~7_combout\,
	cout => \auto_hub|hub_info_reg|word_counter[0]~8\);

-- Location: LCCOMB_X28_Y16_N22
\auto_hub|hub_info_reg|word_counter[1]~9\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(1),
	datad => VCC,
	cin => \auto_hub|hub_info_reg|word_counter[0]~8\,
	combout => \auto_hub|hub_info_reg|word_counter[1]~9_combout\,
	cout => \auto_hub|hub_info_reg|word_counter[1]~10\);

-- Location: FF_X28_Y16_N29
\auto_hub|hub_info_reg|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|hub_info_reg|word_counter[4]~17_combout\,
	sclr => \auto_hub|hub_info_reg|word_counter[2]~19_combout\,
	ena => \auto_hub|hub_info_reg|word_counter[2]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|hub_info_reg|word_counter\(4));

-- Location: LCCOMB_X28_Y16_N24
\auto_hub|hub_info_reg|word_counter[2]~13\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|hub_info_reg|word_counter\(2),
	datad => VCC,
	cin => \auto_hub|hub_info_reg|word_counter[1]~10\,
	combout => \auto_hub|hub_info_reg|word_counter[2]~13_combout\,
	cout => \auto_hub|hub_info_reg|word_counter[2]~14\);

-- Location: LCCOMB_X28_Y16_N26
\auto_hub|hub_info_reg|word_counter[3]~15\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(3),
	datad => VCC,
	cin => \auto_hub|hub_info_reg|word_counter[2]~14\,
	combout => \auto_hub|hub_info_reg|word_counter[3]~15_combout\,
	cout => \auto_hub|hub_info_reg|word_counter[3]~16\);

-- Location: LCCOMB_X28_Y16_N28
\auto_hub|hub_info_reg|word_counter[4]~17\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|hub_info_reg|word_counter\(4),
	cin => \auto_hub|hub_info_reg|word_counter[3]~16\,
	combout => \auto_hub|hub_info_reg|word_counter[4]~17_combout\);

-- Location: FF_X28_Y17_N17
\auto_hub|hub_info_reg|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|hub_info_reg|WORD_SR~4_combout\,
	ena => \auto_hub|hub_info_reg|WORD_SR[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|hub_info_reg|WORD_SR\(0));

-- Location: LCCOMB_X29_Y19_N26
\auto_hub|tdo~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(5),
	datab => \Mem1|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout\,
	datac => \auto_hub|Equal3~0_combout\,
	datad => \auto_hub|hub_info_reg|WORD_SR\(0),
	combout => \auto_hub|tdo~3_combout\);

-- Location: LCCOMB_X31_Y18_N26
\auto_hub|tdo~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|tdo~5_combout\);

-- Location: FF_X30_Y20_N11
\auto_hub|shadow_irf_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_irf_reg~3_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_irf_reg[1][1]~q\);

-- Location: LCCOMB_X31_Y19_N18
\auto_hub|node_ena~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][0]~4_combout\,
	datab => \auto_hub|node_ena_proc~0_combout\,
	datac => \auto_hub|hub_mode_reg\(1),
	datad => \auto_hub|node_ena_proc~1_combout\,
	combout => \auto_hub|node_ena~0_combout\);

-- Location: LCCOMB_X31_Y19_N20
\auto_hub|node_ena~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[2][0]~11_combout\,
	datab => \auto_hub|hub_mode_reg\(1),
	datac => \auto_hub|node_ena_proc~0_combout\,
	datad => \auto_hub|node_ena_proc~1_combout\,
	combout => \auto_hub|node_ena~4_combout\);

-- Location: FF_X32_Y19_N31
\auto_hub|jtag_ir_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_ir_reg[0]~feeder_combout\,
	clrn => \auto_hub|shadow_jsm|state\(0),
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_ir_reg\(0));

-- Location: LCCOMB_X32_Y18_N4
\auto_hub|irsr_reg[6]~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \auto_hub|irsr_reg\(6),
	datad => \auto_hub|virtual_ir_scan_reg~q\,
	combout => \auto_hub|irsr_reg[6]~5_combout\);

-- Location: LCCOMB_X28_Y17_N10
\auto_hub|hub_info_reg|WORD_SR~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \auto_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|hub_info_reg|word_counter\(1),
	datad => \auto_hub|shadow_jsm|state\(8),
	combout => \auto_hub|hub_info_reg|WORD_SR~2_combout\);

-- Location: LCCOMB_X28_Y17_N28
\auto_hub|hub_info_reg|WORD_SR~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(0),
	datab => \auto_hub|hub_info_reg|word_counter\(2),
	datac => \auto_hub|hub_info_reg|word_counter\(3),
	datad => \auto_hub|hub_info_reg|WORD_SR~2_combout\,
	combout => \auto_hub|hub_info_reg|WORD_SR~3_combout\);

-- Location: FF_X28_Y17_N7
\auto_hub|hub_info_reg|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|hub_info_reg|WORD_SR~13_combout\,
	ena => \auto_hub|hub_info_reg|WORD_SR[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|hub_info_reg|WORD_SR\(1));

-- Location: LCCOMB_X28_Y17_N8
\auto_hub|hub_info_reg|clear_signal\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|shadow_jsm|state\(8),
	datad => \auto_hub|virtual_ir_scan_reg~q\,
	combout => \auto_hub|hub_info_reg|clear_signal~combout\);

-- Location: LCCOMB_X28_Y17_N16
\auto_hub|hub_info_reg|WORD_SR~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|WORD_SR\(1),
	datab => \auto_hub|hub_info_reg|clear_signal~combout\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_hub|hub_info_reg|WORD_SR~3_combout\,
	combout => \auto_hub|hub_info_reg|WORD_SR~4_combout\);

-- Location: LCCOMB_X28_Y17_N26
\auto_hub|hub_info_reg|WORD_SR[1]~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \auto_hub|virtual_dr_scan_reg~q\,
	datac => \auto_hub|hub_info_reg|clear_signal~combout\,
	datad => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|hub_info_reg|WORD_SR[1]~5_combout\);

-- Location: LCCOMB_X29_Y18_N26
\auto_hub|hub_mode_reg[1]~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(2),
	datab => \auto_hub|irsr_reg\(1),
	datad => \auto_hub|irsr_reg\(0),
	combout => \auto_hub|hub_mode_reg[1]~0_combout\);

-- Location: LCCOMB_X29_Y18_N4
\auto_hub|Equal3~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(2),
	datab => \auto_hub|irsr_reg\(1),
	datad => \auto_hub|irsr_reg\(0),
	combout => \auto_hub|Equal3~1_combout\);

-- Location: LCCOMB_X30_Y20_N10
\auto_hub|shadow_irf_reg~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][1]~q\,
	datab => \auto_hub|shadow_jsm|state\(3),
	datac => \auto_hub|irsr_reg\(1),
	combout => \auto_hub|shadow_irf_reg~3_combout\);

-- Location: LCCOMB_X32_Y18_N12
\auto_hub|irsr_reg[4]~13\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(3),
	datac => \auto_hub|irsr_reg[2]~0_combout\,
	datad => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(3),
	combout => \auto_hub|irsr_reg[4]~13_combout\);

-- Location: LCCOMB_X32_Y18_N14
\auto_hub|hub_mode_reg[2]~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(5),
	datac => \auto_hub|irsr_reg\(6),
	datad => \auto_hub|hub_mode_reg\(1),
	combout => \auto_hub|hub_mode_reg[2]~4_combout\);

-- Location: LCCOMB_X28_Y17_N12
\auto_hub|hub_info_reg|word_counter[2]~11\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(0),
	datab => \auto_hub|hub_info_reg|word_counter\(3),
	datac => \auto_hub|hub_info_reg|word_counter\(1),
	datad => \auto_hub|hub_info_reg|word_counter\(2),
	combout => \auto_hub|hub_info_reg|word_counter[2]~11_combout\);

-- Location: LCCOMB_X28_Y17_N14
\auto_hub|hub_info_reg|word_counter[2]~12\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \auto_hub|virtual_dr_scan_reg~q\,
	datac => \auto_hub|hub_info_reg|clear_signal~combout\,
	datad => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|hub_info_reg|word_counter[2]~12_combout\);

-- Location: FF_X28_Y17_N25
\auto_hub|hub_info_reg|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|hub_info_reg|WORD_SR~9_combout\,
	ena => \auto_hub|hub_info_reg|WORD_SR[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|hub_info_reg|WORD_SR\(2));

-- Location: LCCOMB_X28_Y17_N18
\auto_hub|hub_info_reg|WORD_SR~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \auto_hub|hub_info_reg|word_counter\(2),
	datac => \auto_hub|hub_info_reg|word_counter\(1),
	datad => \auto_hub|hub_info_reg|WORD_SR\(2),
	combout => \auto_hub|hub_info_reg|WORD_SR~6_combout\);

-- Location: LCCOMB_X28_Y17_N20
\auto_hub|hub_info_reg|WORD_SR~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(4),
	datab => \auto_hub|hub_info_reg|word_counter\(3),
	datac => \auto_hub|hub_info_reg|word_counter\(1),
	datad => \auto_hub|hub_info_reg|word_counter\(0),
	combout => \auto_hub|hub_info_reg|WORD_SR~7_combout\);

-- Location: LCCOMB_X28_Y17_N22
\auto_hub|hub_info_reg|WORD_SR~8\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \auto_hub|hub_info_reg|word_counter\(2),
	datac => \auto_hub|hub_info_reg|clear_signal~combout\,
	datad => \auto_hub|hub_info_reg|WORD_SR~7_combout\,
	combout => \auto_hub|hub_info_reg|WORD_SR~8_combout\);

-- Location: FF_X28_Y17_N1
\auto_hub|hub_info_reg|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|hub_info_reg|WORD_SR~12_combout\,
	ena => \auto_hub|hub_info_reg|WORD_SR[1]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|hub_info_reg|WORD_SR\(3));

-- Location: LCCOMB_X28_Y17_N24
\auto_hub|hub_info_reg|WORD_SR~9\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|WORD_SR~8_combout\,
	datab => \auto_hub|hub_info_reg|clear_signal~combout\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_hub|hub_info_reg|WORD_SR\(3),
	combout => \auto_hub|hub_info_reg|WORD_SR~9_combout\);

-- Location: LCCOMB_X28_Y17_N2
\auto_hub|hub_info_reg|WORD_SR~10\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(4),
	datab => \auto_hub|hub_info_reg|word_counter\(3),
	datac => \auto_hub|hub_info_reg|word_counter\(1),
	datad => \auto_hub|hub_info_reg|word_counter\(2),
	combout => \auto_hub|hub_info_reg|WORD_SR~10_combout\);

-- Location: LCCOMB_X28_Y17_N4
\auto_hub|hub_info_reg|WORD_SR~11\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(0),
	datab => \auto_hub|hub_info_reg|clear_signal~combout\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_hub|hub_info_reg|WORD_SR~10_combout\,
	combout => \auto_hub|hub_info_reg|WORD_SR~11_combout\);

-- Location: LCCOMB_X28_Y17_N0
\auto_hub|hub_info_reg|WORD_SR~12\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(4),
	datab => \auto_hub|hub_info_reg|clear_signal~combout\,
	datac => \auto_hub|hub_info_reg|WORD_SR~11_combout\,
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|hub_info_reg|WORD_SR~12_combout\);

-- Location: LCCOMB_X28_Y17_N30
\auto_hub|hub_info_reg|word_counter[2]~19\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_info_reg|word_counter\(4),
	datab => \auto_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|shadow_jsm|state\(8),
	datad => \auto_hub|hub_info_reg|word_counter[2]~11_combout\,
	combout => \auto_hub|hub_info_reg|word_counter[2]~19_combout\);

-- Location: LCCOMB_X28_Y17_N6
\auto_hub|hub_info_reg|WORD_SR~13\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|shadow_jsm|state\(8),
	datad => \auto_hub|hub_info_reg|WORD_SR~6_combout\,
	combout => \auto_hub|hub_info_reg|WORD_SR~13_combout\);

-- Location: CLKCTRL_G14
\DIVIDER1|drxclk~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \DIVIDER1|drxclk~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \DIVIDER1|drxclk~clkctrl_outclk\);

-- Location: LCCOMB_X31_Y20_N2
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout\);

-- Location: LCCOMB_X31_Y22_N24
\CPU1|Tty[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Tty[1]~feeder_combout\ = \CPU1|acc\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CPU1|acc\(1),
	combout => \CPU1|Tty[1]~feeder_combout\);

-- Location: LCCOMB_X31_Y22_N26
\CPU1|Tty[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Tty[3]~feeder_combout\ = \CPU1|acc\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CPU1|acc\(3),
	combout => \CPU1|Tty[3]~feeder_combout\);

-- Location: LCCOMB_X27_Y24_N8
\CPU1|Tty[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Tty[0]~feeder_combout\ = \CPU1|acc\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CPU1|acc\(0),
	combout => \CPU1|Tty[0]~feeder_combout\);

-- Location: LCCOMB_X28_Y25_N16
\CPU1|Tty[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Tty[6]~feeder_combout\ = \CPU1|acc\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CPU1|acc\(6),
	combout => \CPU1|Tty[6]~feeder_combout\);

-- Location: LCCOMB_X28_Y25_N2
\CPU1|Tty[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Tty[4]~feeder_combout\ = \CPU1|acc\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CPU1|acc\(4),
	combout => \CPU1|Tty[4]~feeder_combout\);

-- Location: LCCOMB_X35_Y22_N26
\UART1|tx_reg[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \UART1|tx_reg[1]~feeder_combout\ = \CPU1|Tty\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CPU1|Tty\(1),
	combout => \UART1|tx_reg[1]~feeder_combout\);

-- Location: LCCOMB_X35_Y22_N12
\UART1|tx_reg[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \UART1|tx_reg[3]~feeder_combout\ = \CPU1|Tty\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CPU1|Tty\(3),
	combout => \UART1|tx_reg[3]~feeder_combout\);

-- Location: LCCOMB_X20_Y26_N10
\DIVIDER1|drxclk~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|drxclk~feeder_combout\ = \DIVIDER1|rxbit~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DIVIDER1|rxbit~q\,
	combout => \DIVIDER1|drxclk~feeder_combout\);

-- Location: LCCOMB_X32_Y19_N30
\auto_hub|jtag_ir_reg[0]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_ir_reg\(1),
	combout => \auto_hub|jtag_ir_reg[0]~feeder_combout\);

-- Location: IOOBUF_X53_Y19_N2
\Tx_out~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UART1|ALT_INV_tx_out~q\,
	devoe => ww_devoe,
	o => ww_Tx_out);

-- Location: IOOBUF_X47_Y0_N23
\Led[0]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \DIVIDER1|hbt\(0),
	devoe => ww_devoe,
	o => ww_Led(0));

-- Location: IOOBUF_X0_Y6_N16
\Led[1]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_Led(1));

-- Location: IOOBUF_X47_Y0_N16
\Led[2]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_Led(2));

-- Location: IOOBUF_X11_Y0_N2
\Led[3]~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_Led(3));

-- Location: IOOBUF_X0_Y17_N15
\altera_reserved_tdo~output\ : cycloneiii_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \altera_internal_jtag~TDO\,
	devoe => ww_devoe,
	o => ww_altera_reserved_tdo);

-- Location: LCCOMB_X24_Y30_N0
\DIVIDER1|txbit~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|txbit~0_combout\ = !\DIVIDER1|txbit~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DIVIDER1|txbit~q\,
	combout => \DIVIDER1|txbit~0_combout\);

-- Location: LCCOMB_X21_Y26_N4
\DIVIDER1|Add0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Add0~0_combout\ = \DIVIDER1|txdiv\(0) $ (VCC)
-- \DIVIDER1|Add0~1\ = CARRY(\DIVIDER1|txdiv\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DIVIDER1|txdiv\(0),
	datad => VCC,
	combout => \DIVIDER1|Add0~0_combout\,
	cout => \DIVIDER1|Add0~1\);

-- Location: FF_X21_Y26_N5
\DIVIDER1|txdiv[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \DIVIDER1|Add0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DIVIDER1|txdiv\(0));

-- Location: LCCOMB_X21_Y26_N6
\DIVIDER1|Add0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Add0~2_combout\ = (\DIVIDER1|txdiv\(1) & (!\DIVIDER1|Add0~1\)) # (!\DIVIDER1|txdiv\(1) & ((\DIVIDER1|Add0~1\) # (GND)))
-- \DIVIDER1|Add0~3\ = CARRY((!\DIVIDER1|Add0~1\) # (!\DIVIDER1|txdiv\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DIVIDER1|txdiv\(1),
	datad => VCC,
	cin => \DIVIDER1|Add0~1\,
	combout => \DIVIDER1|Add0~2_combout\,
	cout => \DIVIDER1|Add0~3\);

-- Location: LCCOMB_X21_Y26_N2
\DIVIDER1|txdiv~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|txdiv~1_combout\ = (\DIVIDER1|Add0~2_combout\ & (((!\DIVIDER1|Equal0~0_combout\) # (!\DIVIDER1|Equal0~1_combout\)) # (!\DIVIDER1|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DIVIDER1|Equal0~2_combout\,
	datab => \DIVIDER1|Equal0~1_combout\,
	datac => \DIVIDER1|Equal0~0_combout\,
	datad => \DIVIDER1|Add0~2_combout\,
	combout => \DIVIDER1|txdiv~1_combout\);

-- Location: FF_X21_Y26_N3
\DIVIDER1|txdiv[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \DIVIDER1|txdiv~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DIVIDER1|txdiv\(1));

-- Location: LCCOMB_X21_Y26_N8
\DIVIDER1|Add0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Add0~4_combout\ = (\DIVIDER1|txdiv\(2) & (\DIVIDER1|Add0~3\ $ (GND))) # (!\DIVIDER1|txdiv\(2) & (!\DIVIDER1|Add0~3\ & VCC))
-- \DIVIDER1|Add0~5\ = CARRY((\DIVIDER1|txdiv\(2) & !\DIVIDER1|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DIVIDER1|txdiv\(2),
	datad => VCC,
	cin => \DIVIDER1|Add0~3\,
	combout => \DIVIDER1|Add0~4_combout\,
	cout => \DIVIDER1|Add0~5\);

-- Location: FF_X21_Y26_N9
\DIVIDER1|txdiv[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \DIVIDER1|Add0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DIVIDER1|txdiv\(2));

-- Location: LCCOMB_X21_Y26_N10
\DIVIDER1|Add0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Add0~6_combout\ = (\DIVIDER1|txdiv\(3) & (!\DIVIDER1|Add0~5\)) # (!\DIVIDER1|txdiv\(3) & ((\DIVIDER1|Add0~5\) # (GND)))
-- \DIVIDER1|Add0~7\ = CARRY((!\DIVIDER1|Add0~5\) # (!\DIVIDER1|txdiv\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DIVIDER1|txdiv\(3),
	datad => VCC,
	cin => \DIVIDER1|Add0~5\,
	combout => \DIVIDER1|Add0~6_combout\,
	cout => \DIVIDER1|Add0~7\);

-- Location: LCCOMB_X21_Y26_N0
\DIVIDER1|txdiv~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|txdiv~0_combout\ = (\DIVIDER1|Add0~6_combout\ & (((!\DIVIDER1|Equal0~0_combout\) # (!\DIVIDER1|Equal0~1_combout\)) # (!\DIVIDER1|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DIVIDER1|Equal0~2_combout\,
	datab => \DIVIDER1|Equal0~1_combout\,
	datac => \DIVIDER1|Equal0~0_combout\,
	datad => \DIVIDER1|Add0~6_combout\,
	combout => \DIVIDER1|txdiv~0_combout\);

-- Location: FF_X21_Y26_N1
\DIVIDER1|txdiv[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \DIVIDER1|txdiv~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DIVIDER1|txdiv\(3));

-- Location: LCCOMB_X20_Y26_N0
\DIVIDER1|Equal0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Equal0~0_combout\ = (\DIVIDER1|txdiv\(0) & (\DIVIDER1|txdiv\(3) & (!\DIVIDER1|txdiv\(2) & !\DIVIDER1|txdiv\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DIVIDER1|txdiv\(0),
	datab => \DIVIDER1|txdiv\(3),
	datac => \DIVIDER1|txdiv\(2),
	datad => \DIVIDER1|txdiv\(1),
	combout => \DIVIDER1|Equal0~0_combout\);

-- Location: LCCOMB_X21_Y26_N16
\DIVIDER1|Add0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Add0~12_combout\ = (\DIVIDER1|txdiv\(6) & (\DIVIDER1|Add0~11\ $ (GND))) # (!\DIVIDER1|txdiv\(6) & (!\DIVIDER1|Add0~11\ & VCC))
-- \DIVIDER1|Add0~13\ = CARRY((\DIVIDER1|txdiv\(6) & !\DIVIDER1|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DIVIDER1|txdiv\(6),
	datad => VCC,
	cin => \DIVIDER1|Add0~11\,
	combout => \DIVIDER1|Add0~12_combout\,
	cout => \DIVIDER1|Add0~13\);

-- Location: LCCOMB_X23_Y26_N16
\DIVIDER1|txdiv~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|txdiv~3_combout\ = (\DIVIDER1|Add0~12_combout\ & (((!\DIVIDER1|Equal0~2_combout\) # (!\DIVIDER1|Equal0~0_combout\)) # (!\DIVIDER1|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DIVIDER1|Equal0~1_combout\,
	datab => \DIVIDER1|Equal0~0_combout\,
	datac => \DIVIDER1|Equal0~2_combout\,
	datad => \DIVIDER1|Add0~12_combout\,
	combout => \DIVIDER1|txdiv~3_combout\);

-- Location: FF_X23_Y26_N17
\DIVIDER1|txdiv[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \DIVIDER1|txdiv~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DIVIDER1|txdiv\(6));

-- Location: LCCOMB_X20_Y26_N12
\DIVIDER1|Equal0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Equal0~1_combout\ = (\DIVIDER1|txdiv\(7) & (\DIVIDER1|txdiv\(4) & (!\DIVIDER1|txdiv\(5) & \DIVIDER1|txdiv\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DIVIDER1|txdiv\(7),
	datab => \DIVIDER1|txdiv\(4),
	datac => \DIVIDER1|txdiv\(5),
	datad => \DIVIDER1|txdiv\(6),
	combout => \DIVIDER1|Equal0~1_combout\);

-- Location: LCCOMB_X21_Y26_N12
\DIVIDER1|Add0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Add0~8_combout\ = (\DIVIDER1|txdiv\(4) & (\DIVIDER1|Add0~7\ $ (GND))) # (!\DIVIDER1|txdiv\(4) & (!\DIVIDER1|Add0~7\ & VCC))
-- \DIVIDER1|Add0~9\ = CARRY((\DIVIDER1|txdiv\(4) & !\DIVIDER1|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DIVIDER1|txdiv\(4),
	datad => VCC,
	cin => \DIVIDER1|Add0~7\,
	combout => \DIVIDER1|Add0~8_combout\,
	cout => \DIVIDER1|Add0~9\);

-- Location: LCCOMB_X21_Y26_N28
\DIVIDER1|txdiv~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|txdiv~2_combout\ = (\DIVIDER1|Add0~8_combout\ & (((!\DIVIDER1|Equal0~0_combout\) # (!\DIVIDER1|Equal0~1_combout\)) # (!\DIVIDER1|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DIVIDER1|Equal0~2_combout\,
	datab => \DIVIDER1|Equal0~1_combout\,
	datac => \DIVIDER1|Equal0~0_combout\,
	datad => \DIVIDER1|Add0~8_combout\,
	combout => \DIVIDER1|txdiv~2_combout\);

-- Location: FF_X21_Y26_N29
\DIVIDER1|txdiv[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \DIVIDER1|txdiv~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DIVIDER1|txdiv\(4));

-- Location: LCCOMB_X21_Y26_N14
\DIVIDER1|Add0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Add0~10_combout\ = (\DIVIDER1|txdiv\(5) & (!\DIVIDER1|Add0~9\)) # (!\DIVIDER1|txdiv\(5) & ((\DIVIDER1|Add0~9\) # (GND)))
-- \DIVIDER1|Add0~11\ = CARRY((!\DIVIDER1|Add0~9\) # (!\DIVIDER1|txdiv\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DIVIDER1|txdiv\(5),
	datad => VCC,
	cin => \DIVIDER1|Add0~9\,
	combout => \DIVIDER1|Add0~10_combout\,
	cout => \DIVIDER1|Add0~11\);

-- Location: FF_X21_Y26_N15
\DIVIDER1|txdiv[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \DIVIDER1|Add0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DIVIDER1|txdiv\(5));

-- Location: LCCOMB_X21_Y26_N20
\DIVIDER1|Add0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Add0~16_combout\ = (\DIVIDER1|txdiv\(8) & (\DIVIDER1|Add0~15\ $ (GND))) # (!\DIVIDER1|txdiv\(8) & (!\DIVIDER1|Add0~15\ & VCC))
-- \DIVIDER1|Add0~17\ = CARRY((\DIVIDER1|txdiv\(8) & !\DIVIDER1|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DIVIDER1|txdiv\(8),
	datad => VCC,
	cin => \DIVIDER1|Add0~15\,
	combout => \DIVIDER1|Add0~16_combout\,
	cout => \DIVIDER1|Add0~17\);

-- Location: FF_X21_Y26_N21
\DIVIDER1|txdiv[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \DIVIDER1|Add0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DIVIDER1|txdiv\(8));

-- Location: LCCOMB_X21_Y26_N22
\DIVIDER1|Add0~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Add0~18_combout\ = (\DIVIDER1|txdiv\(9) & (!\DIVIDER1|Add0~17\)) # (!\DIVIDER1|txdiv\(9) & ((\DIVIDER1|Add0~17\) # (GND)))
-- \DIVIDER1|Add0~19\ = CARRY((!\DIVIDER1|Add0~17\) # (!\DIVIDER1|txdiv\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DIVIDER1|txdiv\(9),
	datad => VCC,
	cin => \DIVIDER1|Add0~17\,
	combout => \DIVIDER1|Add0~18_combout\,
	cout => \DIVIDER1|Add0~19\);

-- Location: LCCOMB_X21_Y26_N24
\DIVIDER1|Add0~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Add0~20_combout\ = (\DIVIDER1|txdiv\(10) & (\DIVIDER1|Add0~19\ $ (GND))) # (!\DIVIDER1|txdiv\(10) & (!\DIVIDER1|Add0~19\ & VCC))
-- \DIVIDER1|Add0~21\ = CARRY((\DIVIDER1|txdiv\(10) & !\DIVIDER1|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DIVIDER1|txdiv\(10),
	datad => VCC,
	cin => \DIVIDER1|Add0~19\,
	combout => \DIVIDER1|Add0~20_combout\,
	cout => \DIVIDER1|Add0~21\);

-- Location: FF_X21_Y26_N25
\DIVIDER1|txdiv[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \DIVIDER1|Add0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DIVIDER1|txdiv\(10));

-- Location: LCCOMB_X21_Y26_N26
\DIVIDER1|Add0~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Add0~22_combout\ = \DIVIDER1|txdiv\(11) $ (\DIVIDER1|Add0~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DIVIDER1|txdiv\(11),
	cin => \DIVIDER1|Add0~21\,
	combout => \DIVIDER1|Add0~22_combout\);

-- Location: FF_X21_Y26_N27
\DIVIDER1|txdiv[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \DIVIDER1|Add0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DIVIDER1|txdiv\(11));

-- Location: FF_X21_Y26_N23
\DIVIDER1|txdiv[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \DIVIDER1|Add0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DIVIDER1|txdiv\(9));

-- Location: LCCOMB_X20_Y26_N2
\DIVIDER1|Equal0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Equal0~2_combout\ = (!\DIVIDER1|txdiv\(10) & (!\DIVIDER1|txdiv\(11) & (!\DIVIDER1|txdiv\(8) & !\DIVIDER1|txdiv\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DIVIDER1|txdiv\(10),
	datab => \DIVIDER1|txdiv\(11),
	datac => \DIVIDER1|txdiv\(8),
	datad => \DIVIDER1|txdiv\(9),
	combout => \DIVIDER1|Equal0~2_combout\);

-- Location: LCCOMB_X20_Y26_N14
\DIVIDER1|Equal0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Equal0~3_combout\ = (\DIVIDER1|Equal0~1_combout\ & (\DIVIDER1|Equal0~2_combout\ & \DIVIDER1|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DIVIDER1|Equal0~1_combout\,
	datab => \DIVIDER1|Equal0~2_combout\,
	datad => \DIVIDER1|Equal0~0_combout\,
	combout => \DIVIDER1|Equal0~3_combout\);

-- Location: FF_X24_Y30_N1
\DIVIDER1|txbit\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \DIVIDER1|txbit~0_combout\,
	ena => \DIVIDER1|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DIVIDER1|txbit~q\);

-- Location: LCCOMB_X24_Y30_N4
\DIVIDER1|dtxclk~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|dtxclk~feeder_combout\ = \DIVIDER1|txbit~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DIVIDER1|txbit~q\,
	combout => \DIVIDER1|dtxclk~feeder_combout\);

-- Location: FF_X24_Y30_N5
\DIVIDER1|dtxclk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~input_o\,
	d => \DIVIDER1|dtxclk~feeder_combout\,
	ena => \DIVIDER1|Equal0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DIVIDER1|dtxclk~q\);

-- Location: CLKCTRL_G12
\DIVIDER1|dtxclk~clkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \DIVIDER1|dtxclk~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \DIVIDER1|dtxclk~clkctrl_outclk\);

-- Location: IOIBUF_X0_Y19_N22
\altera_reserved_tck~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tck,
	o => \altera_reserved_tck~input_o\);

-- Location: IOIBUF_X0_Y20_N22
\altera_reserved_tdi~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tdi,
	o => \altera_reserved_tdi~input_o\);

-- Location: LCCOMB_X30_Y20_N6
\~QIC_CREATED_GND~I\ : cycloneiii_lcell_comb
-- Equation(s):
-- \~QIC_CREATED_GND~I_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~QIC_CREATED_GND~I_combout\);

-- Location: LCCOMB_X31_Y19_N26
\auto_hub|shadow_jsm|state~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(5),
	datac => \auto_hub|shadow_jsm|state\(6),
	combout => \auto_hub|shadow_jsm|state~6_combout\);

-- Location: JTAG_X1_Y17_N0
altera_internal_jtag : cycloneiii_jtag
PORT MAP (
	tms => \altera_reserved_tms~input_o\,
	tck => \altera_reserved_tck~input_o\,
	tdi => \altera_reserved_tdi~input_o\,
	tdouser => \auto_hub|tdo~_wirecell_combout\,
	tdo => \altera_internal_jtag~TDO\,
	tmsutap => \altera_internal_jtag~TMSUTAP\,
	tckutap => \altera_internal_jtag~TCKUTAP\,
	tdiutap => \altera_internal_jtag~TDIUTAP\);

-- Location: FF_X31_Y19_N27
\auto_hub|shadow_jsm|state[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|state~6_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(6));

-- Location: LCCOMB_X29_Y19_N10
\auto_hub|shadow_jsm|state~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|shadow_jsm|state\(6),
	combout => \auto_hub|shadow_jsm|state~7_combout\);

-- Location: FF_X29_Y19_N11
\auto_hub|shadow_jsm|state[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(7));

-- Location: LCCOMB_X32_Y18_N16
\auto_hub|shadow_jsm|state~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|state\(7),
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|shadow_jsm|state~4_combout\);

-- Location: FF_X32_Y18_N17
\auto_hub|shadow_jsm|state[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|state~4_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(4));

-- Location: LCCOMB_X29_Y19_N24
\auto_hub|shadow_jsm|state~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|shadow_jsm|state~5_combout\);

-- Location: FF_X29_Y19_N25
\auto_hub|shadow_jsm|state[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(5));

-- Location: LCCOMB_X29_Y19_N4
\auto_hub|irf_proc~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|shadow_jsm|state\(5),
	datad => \auto_hub|shadow_jsm|state\(7),
	combout => \auto_hub|irf_proc~0_combout\);

-- Location: FF_X29_Y19_N5
\auto_hub|shadow_jsm|state[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irf_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(8));

-- Location: LCCOMB_X31_Y19_N8
\auto_hub|node_ena_proc~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|shadow_jsm|state\(2),
	combout => \auto_hub|node_ena_proc~0_combout\);

-- Location: FF_X31_Y19_N9
\auto_hub|shadow_jsm|state[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|node_ena_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(9));

-- Location: LCCOMB_X31_Y19_N2
\auto_hub|shadow_jsm|state~8\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|shadow_jsm|state\(9),
	combout => \auto_hub|shadow_jsm|state~8_combout\);

-- Location: FF_X31_Y19_N3
\auto_hub|shadow_jsm|state[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|state~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(10));

-- Location: LCCOMB_X31_Y19_N28
\auto_hub|shadow_jsm|state~9\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(14),
	datab => \auto_hub|shadow_jsm|state\(10),
	datac => \auto_hub|shadow_jsm|state\(11),
	combout => \auto_hub|shadow_jsm|state~9_combout\);

-- Location: FF_X31_Y19_N29
\auto_hub|shadow_jsm|state[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|state~9_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(11));

-- Location: LCCOMB_X31_Y19_N12
\auto_hub|shadow_jsm|state~10\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|shadow_jsm|state\(11),
	datad => \auto_hub|shadow_jsm|state\(10),
	combout => \auto_hub|shadow_jsm|state~10_combout\);

-- Location: FF_X31_Y19_N13
\auto_hub|shadow_jsm|state[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|state~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(12));

-- Location: LCCOMB_X31_Y19_N14
\auto_hub|shadow_jsm|state~11\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|shadow_jsm|state\(13),
	datad => \auto_hub|shadow_jsm|state\(12),
	combout => \auto_hub|shadow_jsm|state~11_combout\);

-- Location: FF_X31_Y19_N15
\auto_hub|shadow_jsm|state[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|state~11_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(13));

-- Location: LCCOMB_X31_Y19_N22
\auto_hub|shadow_jsm|state~12\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|shadow_jsm|state\(13),
	combout => \auto_hub|shadow_jsm|state~12_combout\);

-- Location: FF_X31_Y19_N23
\auto_hub|shadow_jsm|state[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(14));

-- Location: LCCOMB_X31_Y19_N16
\auto_hub|virtual_ir_dr_scan_proc~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|shadow_jsm|state\(14),
	datad => \auto_hub|shadow_jsm|state\(12),
	combout => \auto_hub|virtual_ir_dr_scan_proc~0_combout\);

-- Location: FF_X31_Y19_N17
\auto_hub|shadow_jsm|state[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(15));

-- Location: LCCOMB_X31_Y19_N24
\auto_hub|shadow_jsm|state~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(0),
	datab => \auto_hub|shadow_jsm|state\(8),
	datac => \auto_hub|shadow_jsm|state\(1),
	datad => \auto_hub|shadow_jsm|state\(15),
	combout => \auto_hub|shadow_jsm|state~1_combout\);

-- Location: FF_X31_Y19_N25
\auto_hub|shadow_jsm|state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|state~1_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(1));

-- Location: LCCOMB_X31_Y19_N30
\auto_hub|shadow_jsm|state~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|shadow_jsm|state\(1),
	datac => \auto_hub|shadow_jsm|state\(8),
	datad => \auto_hub|shadow_jsm|state\(15),
	combout => \auto_hub|shadow_jsm|state~2_combout\);

-- Location: FF_X31_Y19_N31
\auto_hub|shadow_jsm|state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(2));

-- Location: LCCOMB_X31_Y18_N10
\auto_hub|shadow_jsm|state~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|shadow_jsm|state\(2),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|shadow_jsm|state~3_combout\);

-- Location: FF_X31_Y18_N11
\auto_hub|shadow_jsm|state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|state~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(3));

-- Location: LCCOMB_X30_Y20_N26
\auto_hub|irsr_reg[6]~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \~QIC_CREATED_GND~I_combout\,
	datab => \auto_hub|virtual_ir_scan_reg~q\,
	datac => \~QIC_CREATED_GND~I_combout\,
	datad => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|irsr_reg[6]~4_combout\);

-- Location: LCCOMB_X32_Y18_N6
\auto_hub|irsr_reg[2]~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_hub|virtual_ir_scan_reg~q\,
	combout => \auto_hub|irsr_reg[2]~6_combout\);

-- Location: LCCOMB_X31_Y18_N4
\auto_hub|irsr_reg[6]~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg[6]~5_combout\,
	datab => \auto_hub|irsr_reg[6]~4_combout\,
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|irsr_reg[2]~6_combout\,
	combout => \auto_hub|irsr_reg[6]~7_combout\);

-- Location: LCCOMB_X29_Y18_N18
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	datab => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datad => VCC,
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~4_combout\,
	cout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5\);

-- Location: LCCOMB_X31_Y21_N2
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0),
	datab => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~combout\,
	datad => VCC,
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15_combout\,
	cout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~16\);

-- Location: LCCOMB_X31_Y21_N4
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	datad => VCC,
	cin => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~16\,
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17_combout\,
	cout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~18\);

-- Location: LCCOMB_X29_Y20_N8
\Mem2|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[2][4]~q\,
	datac => \Mem2|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\,
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\);

-- Location: FF_X29_Y20_N9
\Mem2|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem2|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\,
	asdata => VCC,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|irf_reg[2][0]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem2|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\);

-- Location: LCCOMB_X32_Y18_N24
\auto_hub|reset_ena_reg_proc~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|shadow_jsm|state\(7),
	datac => \auto_hub|shadow_jsm|state\(5),
	datad => \auto_hub|virtual_ir_scan_reg~q\,
	combout => \auto_hub|reset_ena_reg_proc~0_combout\);

-- Location: LCCOMB_X31_Y18_N14
\auto_hub|irsr_reg[5]~8\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irsr_reg\(6),
	datac => \auto_hub|irsr_reg\(5),
	datad => \auto_hub|irsr_reg[2]~6_combout\,
	combout => \auto_hub|irsr_reg[5]~8_combout\);

-- Location: FF_X31_Y18_N15
\auto_hub|irsr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irsr_reg[5]~8_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irsr_reg\(5));

-- Location: LCCOMB_X31_Y18_N24
\auto_hub|Equal9~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irsr_reg\(6),
	datac => \auto_hub|irsr_reg\(5),
	combout => \auto_hub|Equal9~0_combout\);

-- Location: LCCOMB_X32_Y18_N0
\auto_hub|hub_mode_reg[0]~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|Equal3~1_combout\,
	datab => \auto_hub|reset_ena_reg_proc~0_combout\,
	datac => \auto_hub|hub_mode_reg\(0),
	datad => \auto_hub|Equal9~0_combout\,
	combout => \auto_hub|hub_mode_reg[0]~6_combout\);

-- Location: FF_X32_Y18_N1
\auto_hub|hub_mode_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|hub_mode_reg[0]~6_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|hub_mode_reg\(0));

-- Location: LCCOMB_X31_Y18_N18
\auto_hub|irsr_reg[2]~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(4),
	datab => \auto_hub|irsr_reg\(3),
	datac => \auto_hub|hub_mode_reg\(0),
	datad => \auto_hub|Equal9~0_combout\,
	combout => \auto_hub|irsr_reg[2]~2_combout\);

-- Location: LCCOMB_X31_Y18_N28
\auto_hub|irsr_reg[2]~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|shadow_jsm|state\(4),
	datad => \auto_hub|irsr_reg[2]~2_combout\,
	combout => \auto_hub|irsr_reg[2]~3_combout\);

-- Location: LCCOMB_X32_Y18_N2
\auto_hub|irsr_reg[4]~12\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(5),
	datad => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|irsr_reg[4]~12_combout\);

-- Location: LCCOMB_X32_Y18_N10
\auto_hub|irsr_reg[4]~14\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg[4]~13_combout\,
	datab => \auto_hub|irsr_reg[2]~3_combout\,
	datac => \auto_hub|irsr_reg\(4),
	datad => \auto_hub|irsr_reg[4]~12_combout\,
	combout => \auto_hub|irsr_reg[4]~14_combout\);

-- Location: FF_X32_Y18_N11
\auto_hub|irsr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irsr_reg[4]~14_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irsr_reg\(4));

-- Location: LCCOMB_X30_Y20_N8
\auto_hub|shadow_irf_reg~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][4]~q\,
	datab => \auto_hub|irsr_reg\(4),
	datac => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|shadow_irf_reg~6_combout\);

-- Location: LCCOMB_X29_Y19_N22
\auto_hub|Equal3~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(2),
	datac => \auto_hub|irsr_reg\(0),
	datad => \auto_hub|irsr_reg\(1),
	combout => \auto_hub|Equal3~0_combout\);

-- Location: LCCOMB_X31_Y18_N2
\auto_hub|hub_mode_reg[1]~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|Equal3~1_combout\,
	datab => \auto_hub|reset_ena_reg_proc~0_combout\,
	datac => \auto_hub|Equal3~0_combout\,
	datad => \auto_hub|Equal9~0_combout\,
	combout => \auto_hub|hub_mode_reg[1]~1_combout\);

-- Location: LCCOMB_X31_Y18_N20
\auto_hub|hub_mode_reg[1]~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg[1]~0_combout\,
	datab => \auto_hub|hub_mode_reg[2]~2_combout\,
	datac => \auto_hub|hub_mode_reg\(1),
	datad => \auto_hub|hub_mode_reg[1]~1_combout\,
	combout => \auto_hub|hub_mode_reg[1]~3_combout\);

-- Location: FF_X31_Y18_N21
\auto_hub|hub_mode_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|hub_mode_reg[1]~3_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|hub_mode_reg\(1));

-- Location: LCCOMB_X31_Y18_N6
\auto_hub|shadow_irf_reg[1][2]~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][0]~4_combout\,
	datab => \auto_hub|hub_mode_reg\(1),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|irf_proc~0_combout\,
	combout => \auto_hub|shadow_irf_reg[1][2]~1_combout\);

-- Location: LCCOMB_X31_Y18_N16
\auto_hub|shadow_irf_reg[1][0]~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|hub_mode_reg\(1),
	datad => \auto_hub|shadow_irf_reg[1][2]~1_combout\,
	combout => \auto_hub|shadow_irf_reg[1][0]~2_combout\);

-- Location: FF_X30_Y20_N9
\auto_hub|shadow_irf_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_irf_reg~6_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_irf_reg[1][4]~q\);

-- Location: LCCOMB_X32_Y20_N0
\auto_hub|irf_reg~9\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg\(1),
	datac => \auto_hub|shadow_irf_reg[1][4]~q\,
	datad => \auto_hub|irsr_reg\(4),
	combout => \auto_hub|irf_reg~9_combout\);

-- Location: LCCOMB_X30_Y18_N26
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout\);

-- Location: LCCOMB_X32_Y18_N20
\auto_hub|shadow_irf_reg~13\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datac => \auto_hub|irf_reg[2][4]~q\,
	datad => \auto_hub|irsr_reg\(4),
	combout => \auto_hub|shadow_irf_reg~13_combout\);

-- Location: LCCOMB_X31_Y18_N8
\auto_hub|irf_reg[2][0]~11\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irsr_reg\(6),
	datac => \auto_hub|irsr_reg\(5),
	combout => \auto_hub|irf_reg[2][0]~11_combout\);

-- Location: LCCOMB_X31_Y18_N12
\auto_hub|shadow_irf_reg[2][3]~8\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_hub|irf_proc~0_combout\,
	datac => \auto_hub|irf_reg[2][0]~11_combout\,
	datad => \auto_hub|hub_mode_reg\(1),
	combout => \auto_hub|shadow_irf_reg[2][3]~8_combout\);

-- Location: LCCOMB_X31_Y18_N22
\auto_hub|shadow_irf_reg[2][0]~9\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|hub_mode_reg\(1),
	datad => \auto_hub|shadow_irf_reg[2][3]~8_combout\,
	combout => \auto_hub|shadow_irf_reg[2][0]~9_combout\);

-- Location: FF_X32_Y18_N21
\auto_hub|shadow_irf_reg[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_irf_reg~13_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_irf_reg[2][4]~q\);

-- Location: LCCOMB_X29_Y18_N30
\auto_hub|irf_reg~16\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg\(1),
	datac => \auto_hub|irsr_reg\(4),
	datad => \auto_hub|shadow_irf_reg[2][4]~q\,
	combout => \auto_hub|irf_reg~16_combout\);

-- Location: LCCOMB_X29_Y19_N14
\auto_hub|irf_reg[1][0]~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irsr_reg\(6),
	datac => \auto_hub|irsr_reg\(5),
	datad => \auto_hub|hub_mode_reg\(1),
	combout => \auto_hub|irf_reg[1][0]~1_combout\);

-- Location: LCCOMB_X29_Y19_N8
\auto_hub|irf_reg[1][0]~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|irf_proc~0_combout\,
	datac => \auto_hub|irf_reg[1][0]~1_combout\,
	datad => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|irf_reg[1][0]~2_combout\);

-- Location: LCCOMB_X29_Y19_N28
\auto_hub|irf_reg[2][0]~12\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg\(1),
	datab => \auto_hub|irf_reg[2][0]~11_combout\,
	datac => \auto_hub|irf_reg[1][0]~2_combout\,
	datad => \auto_hub|irf_reg[1][0]~3_combout\,
	combout => \auto_hub|irf_reg[2][0]~12_combout\);

-- Location: FF_X29_Y18_N31
\auto_hub|irf_reg[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irf_reg~16_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irf_reg[2][4]~q\);

-- Location: LCCOMB_X29_Y18_N8
\Mem2|altsyncram_component|auto_generated|mgl_prim2|process_0~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irf_reg[2][0]~q\,
	datac => \auto_hub|irf_reg[2][4]~q\,
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\);

-- Location: LCCOMB_X32_Y18_N30
\auto_hub|node_ena_proc~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|node_ena_proc~1_combout\);

-- Location: LCCOMB_X32_Y21_N26
\auto_hub|node_ena~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|node_ena~4_combout\,
	datab => \auto_hub|irsr_reg\(6),
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|node_ena_proc~1_combout\,
	combout => \auto_hub|node_ena~5_combout\);

-- Location: LCCOMB_X32_Y19_N22
\auto_hub|Equal0~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_ir_reg\(7),
	datab => \auto_hub|jtag_ir_reg\(8),
	datac => \auto_hub|jtag_ir_reg\(9),
	datad => \auto_hub|jtag_ir_reg\(6),
	combout => \auto_hub|Equal0~0_combout\);

-- Location: LCCOMB_X32_Y19_N14
\auto_hub|Equal0~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_ir_reg\(2),
	datab => \auto_hub|jtag_ir_reg\(4),
	datac => \auto_hub|jtag_ir_reg\(3),
	datad => \auto_hub|jtag_ir_reg\(5),
	combout => \auto_hub|Equal0~1_combout\);

-- Location: LCCOMB_X32_Y19_N26
\auto_hub|Equal0~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_ir_reg\(0),
	datab => \auto_hub|jtag_ir_reg\(1),
	datac => \auto_hub|Equal0~0_combout\,
	datad => \auto_hub|Equal0~1_combout\,
	combout => \auto_hub|Equal0~2_combout\);

-- Location: LCCOMB_X30_Y19_N12
\auto_hub|shadow_jsm|tms_cnt~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|shadow_jsm|tms_cnt\(0),
	datad => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|shadow_jsm|tms_cnt~1_combout\);

-- Location: FF_X30_Y19_N13
\auto_hub|shadow_jsm|tms_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|tms_cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|tms_cnt\(0));

-- Location: LCCOMB_X30_Y19_N2
\auto_hub|shadow_jsm|tms_cnt~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|shadow_jsm|tms_cnt\(1),
	datad => \auto_hub|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|shadow_jsm|tms_cnt~2_combout\);

-- Location: FF_X30_Y19_N3
\auto_hub|shadow_jsm|tms_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|tms_cnt~2_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|tms_cnt\(1));

-- Location: LCCOMB_X30_Y19_N8
\auto_hub|shadow_jsm|tms_cnt~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|tms_cnt\(1),
	datac => \auto_hub|shadow_jsm|tms_cnt\(2),
	datad => \auto_hub|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|shadow_jsm|tms_cnt~0_combout\);

-- Location: FF_X30_Y19_N9
\auto_hub|shadow_jsm|tms_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|tms_cnt~0_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|tms_cnt\(2));

-- Location: LCCOMB_X31_Y19_N4
\auto_hub|shadow_jsm|state~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|shadow_jsm|state\(9),
	datac => \auto_hub|shadow_jsm|state\(0),
	datad => \auto_hub|shadow_jsm|tms_cnt\(2),
	combout => \auto_hub|shadow_jsm|state~0_combout\);

-- Location: FF_X31_Y19_N5
\auto_hub|shadow_jsm|state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_jsm|state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_jsm|state\(0));

-- Location: FF_X32_Y19_N27
\auto_hub|virtual_dr_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|Equal0~2_combout\,
	clrn => \auto_hub|shadow_jsm|state\(0),
	ena => \auto_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|virtual_dr_scan_reg~q\);

-- Location: LCCOMB_X32_Y21_N12
\auto_hub|node_ena~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(15),
	datab => \auto_hub|node_ena_proc~1_combout\,
	datac => \auto_hub|node_ena_proc~0_combout\,
	datad => \auto_hub|virtual_dr_scan_reg~q\,
	combout => \auto_hub|node_ena~2_combout\);

-- Location: LCCOMB_X32_Y21_N14
\auto_hub|node_ena~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(15),
	datab => \auto_hub|node_ena_proc~1_combout\,
	datac => \auto_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|node_ena~2_combout\,
	combout => \auto_hub|node_ena~3_combout\);

-- Location: FF_X32_Y21_N27
\auto_hub|node_ena[2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|node_ena~5_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|node_ena~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|node_ena[2]~reg0_q\);

-- Location: LCCOMB_X29_Y18_N2
\Mem2|altsyncram_component|auto_generated|mgl_prim2|process_0~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[2][3]~q\,
	datab => \auto_hub|shadow_jsm|state\(5),
	datac => \auto_hub|node_ena[2]~reg0_q\,
	datad => \auto_hub|virtual_ir_scan_reg~q\,
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\);

-- Location: FF_X30_Y18_N27
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout\,
	clrn => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \Mem2|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(1));

-- Location: LCCOMB_X32_Y18_N26
\auto_hub|irsr_reg[2]~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(4),
	datac => \auto_hub|irsr_reg\(6),
	datad => \auto_hub|hub_mode_reg\(0),
	combout => \auto_hub|irsr_reg[2]~0_combout\);

-- Location: LCCOMB_X30_Y20_N4
\auto_hub|irsr_reg~9\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(1),
	datab => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(1),
	datad => \auto_hub|irsr_reg[2]~0_combout\,
	combout => \auto_hub|irsr_reg~9_combout\);

-- Location: FF_X30_Y20_N5
\auto_hub|irsr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irsr_reg~9_combout\,
	asdata => \auto_hub|irsr_reg\(3),
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|irsr_reg[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irsr_reg\(2));

-- Location: LCCOMB_X29_Y18_N0
\auto_hub|irf_reg[1][0]~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(0),
	datab => \auto_hub|irsr_reg\(1),
	datac => \auto_hub|irsr_reg\(2),
	datad => \auto_hub|hub_mode_reg\(1),
	combout => \auto_hub|irf_reg[1][0]~3_combout\);

-- Location: LCCOMB_X31_Y18_N30
\auto_hub|irf_reg[1][0]~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irsr_reg\(6),
	datac => \auto_hub|irsr_reg\(5),
	combout => \auto_hub|irf_reg[1][0]~4_combout\);

-- Location: LCCOMB_X29_Y19_N18
\auto_hub|irf_reg[1][0]~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg\(1),
	datab => \auto_hub|irf_reg[1][0]~3_combout\,
	datac => \auto_hub|irf_reg[1][0]~2_combout\,
	datad => \auto_hub|irf_reg[1][0]~4_combout\,
	combout => \auto_hub|irf_reg[1][0]~5_combout\);

-- Location: FF_X32_Y20_N1
\auto_hub|irf_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irf_reg~9_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irf_reg[1][4]~q\);

-- Location: LCCOMB_X30_Y20_N24
\auto_hub|shadow_irf_reg~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irsr_reg\(0),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|irf_reg[1][0]~q\,
	combout => \auto_hub|shadow_irf_reg~0_combout\);

-- Location: FF_X30_Y20_N25
\auto_hub|shadow_irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_irf_reg~0_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_irf_reg[1][0]~q\);

-- Location: LCCOMB_X32_Y20_N28
\auto_hub|irf_reg~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(0),
	datab => \auto_hub|shadow_irf_reg[1][0]~q\,
	datad => \auto_hub|hub_mode_reg\(1),
	combout => \auto_hub|irf_reg~0_combout\);

-- Location: FF_X32_Y20_N29
\auto_hub|irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irf_reg~0_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irf_reg[1][0]~q\);

-- Location: LCCOMB_X29_Y20_N10
\Mem1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irf_reg[1][4]~q\,
	datac => \Mem1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\,
	datad => \auto_hub|irf_reg[1][0]~q\,
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\);

-- Location: FF_X29_Y20_N11
\Mem1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\);

-- Location: LCCOMB_X30_Y20_N18
\auto_hub|irsr_reg~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg[2]~0_combout\,
	datab => \Mem2|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\,
	datad => \Mem1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\,
	combout => \auto_hub|irsr_reg~1_combout\);

-- Location: FF_X30_Y20_N19
\auto_hub|irsr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irsr_reg~1_combout\,
	asdata => \auto_hub|irsr_reg\(1),
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|irsr_reg[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irsr_reg\(0));

-- Location: LCCOMB_X32_Y18_N28
\auto_hub|shadow_irf_reg~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irf_reg[2][0]~q\,
	datac => \auto_hub|irsr_reg\(0),
	datad => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|shadow_irf_reg~7_combout\);

-- Location: FF_X32_Y18_N29
\auto_hub|shadow_irf_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_irf_reg~7_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_irf_reg[2][0]~q\);

-- Location: LCCOMB_X29_Y18_N14
\auto_hub|irf_reg~10\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(0),
	datab => \auto_hub|shadow_irf_reg[2][0]~q\,
	datad => \auto_hub|hub_mode_reg\(1),
	combout => \auto_hub|irf_reg~10_combout\);

-- Location: FF_X29_Y18_N15
\auto_hub|irf_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irf_reg~10_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irf_reg[2][0]~q\);

-- Location: LCCOMB_X32_Y21_N28
\Mem2|altsyncram_component|auto_generated|mgl_prim2|process_0~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|node_ena[2]~reg0_q\,
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \auto_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|irf_reg[2][3]~q\,
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\);

-- Location: FF_X31_Y21_N5
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~17_combout\,
	asdata => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2),
	clrn => \auto_hub|ALT_INV_irf_reg[2][0]~q\,
	sload => \Mem2|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1));

-- Location: LCCOMB_X31_Y21_N6
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2),
	datad => VCC,
	cin => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~18\,
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19_combout\,
	cout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~20\);

-- Location: LCCOMB_X31_Y21_N8
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3),
	datad => VCC,
	cin => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~20\,
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21_combout\,
	cout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~22\);

-- Location: LCCOMB_X31_Y21_N10
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4),
	datad => VCC,
	cin => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~22\,
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23_combout\,
	cout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~24\);

-- Location: LCCOMB_X31_Y21_N12
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5),
	datad => VCC,
	cin => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~24\,
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25_combout\,
	cout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~26\);

-- Location: LCCOMB_X31_Y21_N14
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6),
	datad => VCC,
	cin => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~26\,
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27_combout\,
	cout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~28\);

-- Location: LCCOMB_X31_Y21_N16
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7),
	datad => VCC,
	cin => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~28\,
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29_combout\,
	cout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~30\);

-- Location: LCCOMB_X31_Y21_N18
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8),
	datad => VCC,
	cin => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~30\,
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31_combout\,
	cout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~32\);

-- Location: LCCOMB_X31_Y21_N20
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9),
	datad => VCC,
	cin => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~32\,
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33_combout\,
	cout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~34\);

-- Location: LCCOMB_X31_Y21_N22
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10),
	datad => VCC,
	cin => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~34\,
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35_combout\,
	cout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~36\);

-- Location: LCCOMB_X31_Y21_N24
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~37\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11),
	datad => VCC,
	cin => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~36\,
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~37_combout\,
	cout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~38\);

-- Location: LCCOMB_X31_Y21_N26
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~39\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12),
	datad => VCC,
	cin => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~38\,
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~39_combout\,
	cout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~40\);

-- Location: LCCOMB_X31_Y21_N28
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~41\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13),
	datad => VCC,
	cin => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~40\,
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~41_combout\,
	cout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~42\);

-- Location: LCCOMB_X31_Y21_N30
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~43\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14),
	cin => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~42\,
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~43_combout\);

-- Location: FF_X31_Y21_N31
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[14]~43_combout\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|ALT_INV_irf_reg[2][0]~q\,
	sload => \Mem2|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14));

-- Location: FF_X31_Y21_N29
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[13]~41_combout\,
	asdata => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14),
	clrn => \auto_hub|ALT_INV_irf_reg[2][0]~q\,
	sload => \Mem2|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13));

-- Location: FF_X31_Y21_N27
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[12]~39_combout\,
	asdata => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13),
	clrn => \auto_hub|ALT_INV_irf_reg[2][0]~q\,
	sload => \Mem2|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12));

-- Location: FF_X31_Y21_N25
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~37_combout\,
	asdata => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(12),
	clrn => \auto_hub|ALT_INV_irf_reg[2][0]~q\,
	sload => \Mem2|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11));

-- Location: FF_X31_Y21_N23
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~35_combout\,
	asdata => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11),
	clrn => \auto_hub|ALT_INV_irf_reg[2][0]~q\,
	sload => \Mem2|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10));

-- Location: FF_X31_Y21_N21
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~33_combout\,
	asdata => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10),
	clrn => \auto_hub|ALT_INV_irf_reg[2][0]~q\,
	sload => \Mem2|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9));

-- Location: FF_X31_Y21_N19
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~31_combout\,
	asdata => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9),
	clrn => \auto_hub|ALT_INV_irf_reg[2][0]~q\,
	sload => \Mem2|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8));

-- Location: FF_X31_Y21_N17
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~29_combout\,
	asdata => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8),
	clrn => \auto_hub|ALT_INV_irf_reg[2][0]~q\,
	sload => \Mem2|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7));

-- Location: FF_X31_Y21_N15
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~27_combout\,
	asdata => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7),
	clrn => \auto_hub|ALT_INV_irf_reg[2][0]~q\,
	sload => \Mem2|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6));

-- Location: FF_X31_Y21_N13
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~25_combout\,
	asdata => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6),
	clrn => \auto_hub|ALT_INV_irf_reg[2][0]~q\,
	sload => \Mem2|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5));

-- Location: FF_X31_Y21_N11
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~23_combout\,
	asdata => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5),
	clrn => \auto_hub|ALT_INV_irf_reg[2][0]~q\,
	sload => \Mem2|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4));

-- Location: FF_X31_Y21_N9
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~21_combout\,
	asdata => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4),
	clrn => \auto_hub|ALT_INV_irf_reg[2][0]~q\,
	sload => \Mem2|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3));

-- Location: FF_X31_Y21_N7
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~19_combout\,
	asdata => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3),
	clrn => \auto_hub|ALT_INV_irf_reg[2][0]~q\,
	sload => \Mem2|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2));

-- Location: LCCOMB_X30_Y18_N20
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2),
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout\);

-- Location: FF_X30_Y18_N21
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout\,
	clrn => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \Mem2|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(2));

-- Location: LCCOMB_X30_Y20_N12
\auto_hub|shadow_irf_reg~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|shadow_jsm|state\(3),
	datac => \auto_hub|irsr_reg\(2),
	datad => \auto_hub|irf_reg[1][2]~q\,
	combout => \auto_hub|shadow_irf_reg~4_combout\);

-- Location: FF_X30_Y20_N13
\auto_hub|shadow_irf_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_irf_reg~4_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_irf_reg[1][2]~q\);

-- Location: LCCOMB_X31_Y19_N0
\auto_hub|irf_reg~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|hub_mode_reg\(1),
	datac => \auto_hub|irsr_reg\(2),
	datad => \auto_hub|shadow_irf_reg[1][2]~q\,
	combout => \auto_hub|irf_reg~7_combout\);

-- Location: FF_X31_Y19_N1
\auto_hub|irf_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irf_reg~7_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irf_reg[1][2]~q\);

-- Location: LCCOMB_X32_Y21_N8
\auto_hub|node_ena~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|node_ena~0_combout\,
	datab => \auto_hub|irsr_reg\(6),
	datac => \altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|node_ena_proc~1_combout\,
	combout => \auto_hub|node_ena~1_combout\);

-- Location: FF_X32_Y21_N9
\auto_hub|node_ena[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|node_ena~1_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|node_ena~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|node_ena[1]~reg0_q\);

-- Location: LCCOMB_X32_Y22_N16
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|shadow_jsm|state\(8),
	datac => \auto_hub|irf_reg[1][2]~q\,
	datad => \auto_hub|node_ena[1]~reg0_q\,
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout\);

-- Location: LCCOMB_X32_Y22_N22
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	datab => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datad => VCC,
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~4_combout\,
	cout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5\);

-- Location: LCCOMB_X30_Y20_N30
\auto_hub|shadow_irf_reg~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irsr_reg\(3),
	datac => \auto_hub|shadow_jsm|state\(3),
	datad => \auto_hub|irf_reg[1][3]~q\,
	combout => \auto_hub|shadow_irf_reg~5_combout\);

-- Location: FF_X30_Y20_N31
\auto_hub|shadow_irf_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_irf_reg~5_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|shadow_irf_reg[1][0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_irf_reg[1][3]~q\);

-- Location: LCCOMB_X31_Y19_N10
\auto_hub|irf_reg~8\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|hub_mode_reg\(1),
	datac => \auto_hub|shadow_irf_reg[1][3]~q\,
	datad => \auto_hub|irsr_reg\(3),
	combout => \auto_hub|irf_reg~8_combout\);

-- Location: FF_X31_Y19_N11
\auto_hub|irf_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irf_reg~8_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irf_reg[1][3]~q\);

-- Location: LCCOMB_X32_Y22_N24
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	datad => VCC,
	cin => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5\,
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~6_combout\,
	cout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7\);

-- Location: LCCOMB_X32_Y22_N28
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~10\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3),
	cin => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~9\,
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~10_combout\);

-- Location: FF_X32_Y22_N29
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~10_combout\,
	clrn => \auto_hub|ALT_INV_irf_reg[1][3]~q\,
	sclr => \Mem1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3));

-- Location: LCCOMB_X32_Y22_N18
\Mem1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	datab => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3),
	datac => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datad => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\);

-- Location: FF_X32_Y22_N23
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~4_combout\,
	clrn => \auto_hub|ALT_INV_irf_reg[1][3]~q\,
	sclr => \Mem1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0));

-- Location: FF_X32_Y22_N25
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~6_combout\,
	clrn => \auto_hub|ALT_INV_irf_reg[1][3]~q\,
	sclr => \Mem1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1));

-- Location: LCCOMB_X32_Y22_N4
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout\,
	datab => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout\,
	datad => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~combout\);

-- Location: LCCOMB_X32_Y20_N2
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0),
	datab => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~combout\,
	datad => VCC,
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout\,
	cout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13\);

-- Location: LCCOMB_X32_Y20_N4
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	datad => VCC,
	cin => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~13\,
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout\,
	cout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15\);

-- Location: LCCOMB_X32_Y21_N4
\Mem1|altsyncram_component|auto_generated|mgl_prim2|process_0~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][3]~q\,
	datab => \auto_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|node_ena[1]~reg0_q\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\);

-- Location: FF_X32_Y20_N5
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout\,
	asdata => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2),
	clrn => \auto_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \Mem1|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1));

-- Location: LCCOMB_X32_Y20_N6
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2),
	datad => VCC,
	cin => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15\,
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16_combout\,
	cout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17\);

-- Location: LCCOMB_X32_Y20_N8
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3),
	datad => VCC,
	cin => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17\,
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout\,
	cout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19\);

-- Location: LCCOMB_X32_Y20_N10
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4),
	datad => VCC,
	cin => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19\,
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20_combout\,
	cout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21\);

-- Location: LCCOMB_X32_Y20_N12
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5),
	datad => VCC,
	cin => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21\,
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22_combout\,
	cout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23\);

-- Location: LCCOMB_X32_Y20_N14
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6),
	datad => VCC,
	cin => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23\,
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24_combout\,
	cout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25\);

-- Location: LCCOMB_X32_Y20_N16
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7),
	datad => VCC,
	cin => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25\,
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26_combout\,
	cout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27\);

-- Location: LCCOMB_X32_Y20_N18
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8),
	datad => VCC,
	cin => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27\,
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28_combout\,
	cout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29\);

-- Location: LCCOMB_X32_Y20_N20
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9),
	datad => VCC,
	cin => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29\,
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30_combout\,
	cout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31\);

-- Location: LCCOMB_X32_Y20_N22
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~32\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10),
	datad => VCC,
	cin => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~31\,
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~32_combout\,
	cout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33\);

-- Location: LCCOMB_X32_Y20_N24
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~34\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11),
	cin => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~33\,
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~34_combout\);

-- Location: FF_X32_Y20_N25
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11]~34_combout\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \Mem1|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11));

-- Location: FF_X32_Y20_N23
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~32_combout\,
	asdata => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(11),
	clrn => \auto_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \Mem1|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10));

-- Location: FF_X32_Y20_N21
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30_combout\,
	asdata => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(10),
	clrn => \auto_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \Mem1|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9));

-- Location: FF_X32_Y20_N19
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28_combout\,
	asdata => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9),
	clrn => \auto_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \Mem1|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8));

-- Location: FF_X32_Y20_N17
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26_combout\,
	asdata => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8),
	clrn => \auto_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \Mem1|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7));

-- Location: FF_X32_Y20_N15
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24_combout\,
	asdata => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7),
	clrn => \auto_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \Mem1|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6));

-- Location: FF_X32_Y20_N13
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22_combout\,
	asdata => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6),
	clrn => \auto_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \Mem1|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5));

-- Location: FF_X32_Y20_N11
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20_combout\,
	asdata => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5),
	clrn => \auto_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \Mem1|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4));

-- Location: FF_X32_Y20_N9
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout\,
	asdata => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4),
	clrn => \auto_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \Mem1|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3));

-- Location: FF_X32_Y20_N7
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16_combout\,
	asdata => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3),
	clrn => \auto_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \Mem1|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2));

-- Location: LCCOMB_X31_Y20_N12
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2),
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout\);

-- Location: LCCOMB_X32_Y20_N30
\Mem1|altsyncram_component|auto_generated|mgl_prim2|process_0~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irf_reg[1][0]~q\,
	datad => \auto_hub|irf_reg[1][4]~q\,
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\);

-- Location: LCCOMB_X30_Y20_N16
\Mem1|altsyncram_component|auto_generated|mgl_prim2|process_0~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][3]~q\,
	datab => \auto_hub|shadow_jsm|state\(5),
	datac => \auto_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|node_ena[1]~reg0_q\,
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\);

-- Location: FF_X31_Y20_N13
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout\,
	clrn => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \Mem1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(2));

-- Location: LCCOMB_X31_Y18_N0
\auto_hub|irsr_reg~11\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg[2]~0_combout\,
	datab => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(2),
	datad => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(2),
	combout => \auto_hub|irsr_reg~11_combout\);

-- Location: FF_X31_Y18_N1
\auto_hub|irsr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irsr_reg~11_combout\,
	asdata => \auto_hub|irsr_reg\(4),
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|irsr_reg[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irsr_reg\(3));

-- Location: LCCOMB_X32_Y18_N18
\auto_hub|shadow_irf_reg~12\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[2][3]~q\,
	datac => \auto_hub|irsr_reg\(3),
	datad => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|shadow_irf_reg~12_combout\);

-- Location: FF_X32_Y18_N19
\auto_hub|shadow_irf_reg[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_irf_reg~12_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_irf_reg[2][3]~q\);

-- Location: LCCOMB_X29_Y18_N12
\auto_hub|irf_reg~15\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg\(1),
	datac => \auto_hub|irsr_reg\(3),
	datad => \auto_hub|shadow_irf_reg[2][3]~q\,
	combout => \auto_hub|irf_reg~15_combout\);

-- Location: FF_X29_Y18_N13
\auto_hub|irf_reg[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irf_reg~15_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irf_reg[2][3]~q\);

-- Location: LCCOMB_X29_Y18_N20
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	datad => VCC,
	cin => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5\,
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~6_combout\,
	cout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7\);

-- Location: LCCOMB_X29_Y18_N24
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~10\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3),
	cin => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~9\,
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~10_combout\);

-- Location: FF_X29_Y18_N25
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~10_combout\,
	clrn => \auto_hub|ALT_INV_irf_reg[2][3]~q\,
	sclr => \Mem2|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3));

-- Location: LCCOMB_X29_Y20_N20
\Mem2|altsyncram_component|auto_generated|mgl_prim2|Equal1~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	datab => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	datac => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datad => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(3),
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\);

-- Location: FF_X29_Y18_N19
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~4_combout\,
	clrn => \auto_hub|ALT_INV_irf_reg[2][3]~q\,
	sclr => \Mem2|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0));

-- Location: FF_X29_Y18_N21
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~6_combout\,
	clrn => \auto_hub|ALT_INV_irf_reg[2][3]~q\,
	sclr => \Mem2|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1));

-- Location: LCCOMB_X32_Y18_N8
\auto_hub|shadow_irf_reg~11\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[2][2]~q\,
	datab => \auto_hub|irsr_reg\(2),
	datad => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|shadow_irf_reg~11_combout\);

-- Location: FF_X32_Y18_N9
\auto_hub|shadow_irf_reg[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_irf_reg~11_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_irf_reg[2][2]~q\);

-- Location: LCCOMB_X29_Y18_N10
\auto_hub|irf_reg~14\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg\(1),
	datab => \auto_hub|shadow_irf_reg[2][2]~q\,
	datad => \auto_hub|irsr_reg\(2),
	combout => \auto_hub|irf_reg~14_combout\);

-- Location: FF_X29_Y18_N11
\auto_hub|irf_reg[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irf_reg~14_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irf_reg[2][2]~q\);

-- Location: LCCOMB_X32_Y21_N2
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|node_ena[2]~reg0_q\,
	datab => \auto_hub|shadow_jsm|state\(8),
	datac => \auto_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|irf_reg[2][2]~q\,
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout\);

-- Location: LCCOMB_X31_Y21_N0
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout\,
	datab => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	datad => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout\,
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~combout\);

-- Location: FF_X31_Y21_N3
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~15_combout\,
	asdata => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	clrn => \auto_hub|ALT_INV_irf_reg[2][0]~q\,
	sload => \Mem2|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

-- Location: FF_X30_Y18_N9
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0),
	clrn => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	sload => VCC,
	ena => \Mem2|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(0));

-- Location: FF_X32_Y20_N3
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~12_combout\,
	asdata => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	clrn => \auto_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \Mem1|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

-- Location: LCCOMB_X31_Y20_N24
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0),
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout\);

-- Location: FF_X31_Y20_N25
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout\,
	clrn => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \Mem1|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(0));

-- Location: LCCOMB_X30_Y20_N22
\auto_hub|irsr_reg~10\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg[2]~0_combout\,
	datab => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(0),
	datad => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(0),
	combout => \auto_hub|irsr_reg~10_combout\);

-- Location: FF_X30_Y20_N23
\auto_hub|irsr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irsr_reg~10_combout\,
	asdata => \auto_hub|irsr_reg\(2),
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|irsr_reg[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irsr_reg\(1));

-- Location: LCCOMB_X29_Y18_N6
\auto_hub|hub_mode_reg[2]~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(2),
	datab => \auto_hub|irsr_reg\(1),
	datad => \auto_hub|irsr_reg\(0),
	combout => \auto_hub|hub_mode_reg[2]~2_combout\);

-- Location: FF_X32_Y18_N25
\auto_hub|reset_ena_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|reset_ena_reg~q\);

-- Location: LCCOMB_X29_Y21_N0
\auto_hub|hub_mode_reg[2]~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg[2]~4_combout\,
	datab => \auto_hub|hub_mode_reg[2]~2_combout\,
	datac => \auto_hub|hub_mode_reg\(2),
	datad => \auto_hub|reset_ena_reg~q\,
	combout => \auto_hub|hub_mode_reg[2]~5_combout\);

-- Location: FF_X29_Y21_N1
\auto_hub|hub_mode_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|hub_mode_reg[2]~5_combout\,
	clrn => \auto_hub|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|hub_mode_reg\(2));

-- Location: LCCOMB_X29_Y20_N14
\auto_hub|clr_reg_proc~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(1),
	datac => \auto_hub|hub_mode_reg\(2),
	combout => \auto_hub|clr_reg_proc~0_combout\);

-- Location: FF_X29_Y20_N15
\auto_hub|clr_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|clr_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|clr_reg~q\);

-- Location: FF_X31_Y18_N5
\auto_hub|irsr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irsr_reg[6]~7_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irsr_reg\(6));

-- Location: LCCOMB_X26_Y17_N10
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datad => VCC,
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout\,
	cout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8\);

-- Location: LCCOMB_X26_Y17_N12
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datad => VCC,
	cin => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8\,
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout\,
	cout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10\);

-- Location: LCCOMB_X26_Y17_N14
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => VCC,
	cin => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10\,
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout\,
	cout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12\);

-- Location: LCCOMB_X25_Y17_N8
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|shadow_jsm|state\(8),
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\);

-- Location: LCCOMB_X29_Y20_N2
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|node_ena[2]~reg0_q\,
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\);

-- Location: LCCOMB_X25_Y17_N16
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~16\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datad => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\,
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~16_combout\);

-- Location: FF_X26_Y17_N15
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout\,
	sclr => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout\,
	ena => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2));

-- Location: LCCOMB_X26_Y17_N16
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	datad => VCC,
	cin => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12\,
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout\,
	cout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14\);

-- Location: FF_X26_Y17_N17
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout\,
	sclr => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout\,
	ena => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3));

-- Location: LCCOMB_X26_Y17_N18
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	cin => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14\,
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout\);

-- Location: FF_X26_Y17_N19
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout\,
	sclr => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout\,
	ena => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4));

-- Location: LCCOMB_X26_Y17_N24
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~15_combout\,
	datab => \auto_hub|shadow_jsm|state\(8),
	datac => \auto_hub|virtual_ir_scan_reg~q\,
	datad => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout\);

-- Location: FF_X26_Y17_N11
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout\,
	sclr => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout\,
	ena => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0));

-- Location: FF_X26_Y17_N13
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout\,
	sclr => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19_combout\,
	ena => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1));

-- Location: LCCOMB_X25_Y17_N20
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(4),
	datab => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(1),
	datac => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(2),
	datad => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(3),
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout\);

-- Location: LCCOMB_X25_Y17_N6
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(1),
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter\(0),
	datad => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout\,
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout\);

-- Location: LCCOMB_X25_Y17_N24
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|shadow_jsm|state\(8),
	datad => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout\,
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout\);

-- Location: LCCOMB_X25_Y17_N26
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_jsm|state\(3),
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout\,
	datad => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\,
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~4_combout\);

-- Location: FF_X25_Y17_N25
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout\,
	ena => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(0));

-- Location: LCCOMB_X32_Y18_N22
\auto_hub|shadow_irf_reg~10\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|irf_reg[2][1]~q\,
	datac => \auto_hub|irsr_reg\(1),
	datad => \auto_hub|shadow_jsm|state\(3),
	combout => \auto_hub|shadow_irf_reg~10_combout\);

-- Location: FF_X32_Y18_N23
\auto_hub|shadow_irf_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|shadow_irf_reg~10_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|shadow_irf_reg[2][0]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|shadow_irf_reg[2][1]~q\);

-- Location: LCCOMB_X29_Y18_N16
\auto_hub|irf_reg~13\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|hub_mode_reg\(1),
	datab => \auto_hub|irsr_reg\(1),
	datad => \auto_hub|shadow_irf_reg[2][1]~q\,
	combout => \auto_hub|irf_reg~13_combout\);

-- Location: FF_X29_Y18_N17
\auto_hub|irf_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irf_reg~13_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|irf_reg[2][0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irf_reg[2][1]~q\);

-- Location: LCCOMB_X31_Y17_N4
\Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode674w[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode674w[2]~0_combout\ = (\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13),
	datac => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14),
	combout => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode674w[2]~0_combout\);

-- Location: LCCOMB_X29_Y20_N26
\Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode674w[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode674w\(2) = (\auto_hub|irf_reg[2][2]~q\ & (\Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode674w[2]~0_combout\ & (\auto_hub|shadow_jsm|state\(5) & 
-- \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[2][2]~q\,
	datab => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode674w[2]~0_combout\,
	datac => \auto_hub|shadow_jsm|state\(5),
	datad => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\,
	combout => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode674w\(2));

-- Location: IOIBUF_X27_Y0_N15
\Clk~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Clk,
	o => \Clk~input_o\);

-- Location: CLKCTRL_G19
\Clk~inputclkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \Clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \Clk~inputclkctrl_outclk\);

-- Location: CLKCTRL_G2
\altera_internal_jtag~TCKUTAPclkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\);

-- Location: LCCOMB_X27_Y25_N0
\CPU1|DskAdd[0]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|DskAdd[0]~15_combout\ = \CPU1|DskAdd\(0) $ (VCC)
-- \CPU1|DskAdd[0]~16\ = CARRY(\CPU1|DskAdd\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|DskAdd\(0),
	datad => VCC,
	combout => \CPU1|DskAdd[0]~15_combout\,
	cout => \CPU1|DskAdd[0]~16\);

-- Location: LCCOMB_X28_Y25_N28
\CPU1|DMBout[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|DMBout[4]~feeder_combout\ = \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(4),
	combout => \CPU1|DMBout[4]~feeder_combout\);

-- Location: IOIBUF_X0_Y16_N15
\Reset~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Reset,
	o => \Reset~input_o\);

-- Location: LCCOMB_X34_Y25_N18
\CPU1|MA[3]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|MA[3]~4_combout\ = (\CPU1|st.D0~q\) # ((\CPU1|st.D3~q\) # ((\CPU1|st.D2~q\) # (\CPU1|st.D1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|st.D0~q\,
	datab => \CPU1|st.D3~q\,
	datac => \CPU1|st.D2~q\,
	datad => \CPU1|st.D1~q\,
	combout => \CPU1|MA[3]~4_combout\);

-- Location: LCCOMB_X30_Y24_N18
\CPU1|Selector74~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector74~0_combout\ = (\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(1) & ((\CPU1|st.S0~q\) # (!\CPU1|irq~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|irq~q\,
	datab => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(1),
	datad => \CPU1|st.S0~q\,
	combout => \CPU1|Selector74~0_combout\);

-- Location: LCCOMB_X35_Y25_N4
\CPU1|st~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|st~26_combout\ = (!\CPU1|irq~q\ & !\CPU1|st.S0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|irq~q\,
	datad => \CPU1|st.S0~q\,
	combout => \CPU1|st~26_combout\);

-- Location: LCCOMB_X31_Y17_N8
\Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode666w[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode666w[2]~0_combout\ = (!\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13) & \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13),
	datac => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14),
	combout => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode666w[2]~0_combout\);

-- Location: LCCOMB_X29_Y20_N22
\Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode666w[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode666w\(2) = (\auto_hub|irf_reg[2][2]~q\ & (\Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode666w[2]~0_combout\ & (\auto_hub|shadow_jsm|state\(5) & 
-- \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[2][2]~q\,
	datab => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode666w[2]~0_combout\,
	datac => \auto_hub|shadow_jsm|state\(5),
	datad => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\,
	combout => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode666w\(2));

-- Location: LCCOMB_X27_Y25_N26
\CPU1|DskAdd[13]~41\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|DskAdd[13]~41_combout\ = (\CPU1|DskAdd\(13) & (!\CPU1|DskAdd[12]~40\)) # (!\CPU1|DskAdd\(13) & ((\CPU1|DskAdd[12]~40\) # (GND)))
-- \CPU1|DskAdd[13]~42\ = CARRY((!\CPU1|DskAdd[12]~40\) # (!\CPU1|DskAdd\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DskAdd\(13),
	datad => VCC,
	cin => \CPU1|DskAdd[12]~40\,
	combout => \CPU1|DskAdd[13]~41_combout\,
	cout => \CPU1|DskAdd[13]~42\);

-- Location: LCCOMB_X27_Y24_N18
\CPU1|Mux45~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux45~12_combout\ = (!\CPU1|ir\(9) & \CPU1|acc\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU1|ir\(9),
	datad => \CPU1|acc\(7),
	combout => \CPU1|Mux45~12_combout\);

-- Location: LCCOMB_X35_Y26_N0
\CPU1|pc[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|pc[5]~feeder_combout\ = \CPU1|Selector82~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Selector82~1_combout\,
	combout => \CPU1|pc[5]~feeder_combout\);

-- Location: LCCOMB_X30_Y24_N4
\CPU1|Selector73~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector73~0_combout\ = (\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(2) & ((\CPU1|st.S0~q\) # (!\CPU1|irq~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|irq~q\,
	datac => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	datad => \CPU1|st.S0~q\,
	combout => \CPU1|Selector73~0_combout\);

-- Location: FF_X30_Y24_N5
\CPU1|ea[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Selector73~0_combout\,
	ena => \CPU1|ea[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|ea\(2));

-- Location: LCCOMB_X36_Y24_N2
\CPU1|Add3~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add3~0_combout\ = \CPU1|ea\(0) $ (VCC)
-- \CPU1|Add3~1\ = CARRY(\CPU1|ea\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ea\(0),
	datad => VCC,
	combout => \CPU1|Add3~0_combout\,
	cout => \CPU1|Add3~1\);

-- Location: LCCOMB_X36_Y24_N6
\CPU1|Add3~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add3~4_combout\ = (\CPU1|ea\(2) & (\CPU1|Add3~3\ $ (GND))) # (!\CPU1|ea\(2) & (!\CPU1|Add3~3\ & VCC))
-- \CPU1|Add3~5\ = CARRY((\CPU1|ea\(2) & !\CPU1|Add3~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ea\(2),
	datad => VCC,
	cin => \CPU1|Add3~3\,
	combout => \CPU1|Add3~4_combout\,
	cout => \CPU1|Add3~5\);

-- Location: LCCOMB_X34_Y26_N16
\CPU1|Selector85~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector85~1_combout\ = (\CPU1|Selector85~0_combout\ & (((\CPU1|ea\(2))) # (!\CPU1|pc[5]~5_combout\))) # (!\CPU1|Selector85~0_combout\ & (\CPU1|pc[5]~5_combout\ & ((\CPU1|Add3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Selector85~0_combout\,
	datab => \CPU1|pc[5]~5_combout\,
	datac => \CPU1|ea\(2),
	datad => \CPU1|Add3~4_combout\,
	combout => \CPU1|Selector85~1_combout\);

-- Location: LCCOMB_X34_Y26_N24
\CPU1|pc[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|pc[2]~feeder_combout\ = \CPU1|Selector85~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CPU1|Selector85~1_combout\,
	combout => \CPU1|pc[2]~feeder_combout\);

-- Location: LCCOMB_X36_Y26_N2
\CPU1|Add0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add0~0_combout\ = \CPU1|pc\(0) $ (VCC)
-- \CPU1|Add0~1\ = CARRY(\CPU1|pc\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|pc\(0),
	datad => VCC,
	combout => \CPU1|Add0~0_combout\,
	cout => \CPU1|Add0~1\);

-- Location: LCCOMB_X36_Y26_N4
\CPU1|Add0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add0~2_combout\ = (\CPU1|pc\(1) & (\CPU1|Add0~1\ & VCC)) # (!\CPU1|pc\(1) & (!\CPU1|Add0~1\))
-- \CPU1|Add0~3\ = CARRY((!\CPU1|pc\(1) & !\CPU1|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|pc\(1),
	datad => VCC,
	cin => \CPU1|Add0~1\,
	combout => \CPU1|Add0~2_combout\,
	cout => \CPU1|Add0~3\);

-- Location: LCCOMB_X36_Y26_N6
\CPU1|Add0~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add0~4_combout\ = (\CPU1|pc\(2) & ((GND) # (!\CPU1|Add0~3\))) # (!\CPU1|pc\(2) & (\CPU1|Add0~3\ $ (GND)))
-- \CPU1|Add0~5\ = CARRY((\CPU1|pc\(2)) # (!\CPU1|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|pc\(2),
	datad => VCC,
	cin => \CPU1|Add0~3\,
	combout => \CPU1|Add0~4_combout\,
	cout => \CPU1|Add0~5\);

-- Location: CLKCTRL_G1
\Reset~inputclkctrl\ : cycloneiii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \Reset~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \Reset~inputclkctrl_outclk\);

-- Location: LCCOMB_X35_Y25_N6
\CPU1|Selector87~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector87~0_combout\ = (\CPU1|st.S0~q\ & ((\CPU1|st.S1~q\))) # (!\CPU1|st.S0~q\ & (\CPU1|irq~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|st.S0~q\,
	datab => \CPU1|irq~q\,
	datad => \CPU1|st.S1~q\,
	combout => \CPU1|Selector87~0_combout\);

-- Location: FF_X34_Y26_N25
\CPU1|pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|pc[2]~feeder_combout\,
	asdata => \CPU1|Add0~4_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	sload => \CPU1|ALT_INV_st.S1~q\,
	ena => \CPU1|Selector87~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|pc\(2));

-- Location: LCCOMB_X36_Y25_N28
\CPU1|MA[2]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|MA[2]~7_combout\ = (\CPU1|st.S0~q\ & (\CPU1|MA[2]~6_combout\ & (!\CPU1|MA[3]~4_combout\))) # (!\CPU1|st.S0~q\ & (((\CPU1|pc\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|MA[2]~6_combout\,
	datab => \CPU1|MA[3]~4_combout\,
	datac => \CPU1|pc\(2),
	datad => \CPU1|st.S0~q\,
	combout => \CPU1|MA[2]~7_combout\);

-- Location: FF_X34_Y25_N15
\CPU1|st.D5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \CPU1|st.D4~q\,
	clrn => \Reset~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|st.D5~q\);

-- Location: LCCOMB_X32_Y25_N0
\CPU1|Add2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add2~0_combout\ = \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(0) $ (VCC)
-- \CPU1|Add2~1\ = CARRY(\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(0),
	datad => VCC,
	combout => \CPU1|Add2~0_combout\,
	cout => \CPU1|Add2~1\);

-- Location: LCCOMB_X32_Y25_N2
\CPU1|Add2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add2~2_combout\ = (\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(1) & (!\CPU1|Add2~1\)) # (!\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(1) & ((\CPU1|Add2~1\) # (GND)))
-- \CPU1|Add2~3\ = CARRY((!\CPU1|Add2~1\) # (!\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(1),
	datad => VCC,
	cin => \CPU1|Add2~1\,
	combout => \CPU1|Add2~2_combout\,
	cout => \CPU1|Add2~3\);

-- Location: LCCOMB_X32_Y25_N4
\CPU1|Add2~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add2~4_combout\ = (\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(2) & (\CPU1|Add2~3\ $ (GND))) # (!\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(2) & (!\CPU1|Add2~3\ & VCC))
-- \CPU1|Add2~5\ = CARRY((\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(2) & !\CPU1|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	datad => VCC,
	cin => \CPU1|Add2~3\,
	combout => \CPU1|Add2~4_combout\,
	cout => \CPU1|Add2~5\);

-- Location: LCCOMB_X32_Y25_N6
\CPU1|Add2~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add2~6_combout\ = (\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(3) & (!\CPU1|Add2~5\)) # (!\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(3) & ((\CPU1|Add2~5\) # (GND)))
-- \CPU1|Add2~7\ = CARRY((!\CPU1|Add2~5\) # (!\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(3),
	datad => VCC,
	cin => \CPU1|Add2~5\,
	combout => \CPU1|Add2~6_combout\,
	cout => \CPU1|Add2~7\);

-- Location: LCCOMB_X31_Y25_N14
\CPU1|Tmp[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Tmp[0]~0_combout\ = (\Reset~input_o\ & \CPU1|st.D2~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Reset~input_o\,
	datad => \CPU1|st.D2~q\,
	combout => \CPU1|Tmp[0]~0_combout\);

-- Location: FF_X32_Y25_N7
\CPU1|Tmp[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Add2~6_combout\,
	ena => \CPU1|Tmp[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|Tmp\(3));

-- Location: LCCOMB_X35_Y25_N28
\CPU1|MA[3]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|MA[3]~8_combout\ = (\CPU1|st.D5~q\ & (((\CPU1|Tmp\(3))))) # (!\CPU1|st.D5~q\ & ((\CPU1|st.D4~q\ & ((\CPU1|Tmp\(3)))) # (!\CPU1|st.D4~q\ & (\CPU1|ea\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ea\(3),
	datab => \CPU1|st.D5~q\,
	datac => \CPU1|Tmp\(3),
	datad => \CPU1|st.D4~q\,
	combout => \CPU1|MA[3]~8_combout\);

-- Location: LCCOMB_X36_Y25_N6
\CPU1|MA[3]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|MA[3]~9_combout\ = (\CPU1|st.S0~q\ & ((\CPU1|MA[3]~8_combout\) # ((\CPU1|MA[3]~4_combout\)))) # (!\CPU1|st.S0~q\ & (((\CPU1|pc\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|st.S0~q\,
	datab => \CPU1|MA[3]~8_combout\,
	datac => \CPU1|MA[3]~4_combout\,
	datad => \CPU1|pc\(3),
	combout => \CPU1|MA[3]~9_combout\);

-- Location: LCCOMB_X30_Y27_N0
\CPU1|Selector71~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector71~0_combout\ = (\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(4) & ((\CPU1|st.S0~q\) # (!\CPU1|irq~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|irq~q\,
	datac => \CPU1|st.S0~q\,
	datad => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(4),
	combout => \CPU1|Selector71~0_combout\);

-- Location: FF_X30_Y27_N1
\CPU1|ea[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Selector71~0_combout\,
	ena => \CPU1|ea[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|ea\(4));

-- Location: LCCOMB_X32_Y25_N8
\CPU1|Add2~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add2~8_combout\ = (\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(4) & (\CPU1|Add2~7\ $ (GND))) # (!\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(4) & (!\CPU1|Add2~7\ & VCC))
-- \CPU1|Add2~9\ = CARRY((\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(4) & !\CPU1|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(4),
	datad => VCC,
	cin => \CPU1|Add2~7\,
	combout => \CPU1|Add2~8_combout\,
	cout => \CPU1|Add2~9\);

-- Location: FF_X32_Y25_N9
\CPU1|Tmp[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Add2~8_combout\,
	ena => \CPU1|Tmp[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|Tmp\(4));

-- Location: LCCOMB_X29_Y25_N28
\CPU1|MA[4]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|MA[4]~10_combout\ = (\CPU1|st.D4~q\ & (((\CPU1|Tmp\(4))))) # (!\CPU1|st.D4~q\ & ((\CPU1|st.D5~q\ & ((\CPU1|Tmp\(4)))) # (!\CPU1|st.D5~q\ & (\CPU1|ea\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|st.D4~q\,
	datab => \CPU1|ea\(4),
	datac => \CPU1|Tmp\(4),
	datad => \CPU1|st.D5~q\,
	combout => \CPU1|MA[4]~10_combout\);

-- Location: LCCOMB_X36_Y25_N24
\CPU1|MA[4]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|MA[4]~11_combout\ = (\CPU1|st.S0~q\ & (((\CPU1|MA[4]~10_combout\ & !\CPU1|MA[3]~4_combout\)))) # (!\CPU1|st.S0~q\ & (\CPU1|pc\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|pc\(4),
	datab => \CPU1|MA[4]~10_combout\,
	datac => \CPU1|MA[3]~4_combout\,
	datad => \CPU1|st.S0~q\,
	combout => \CPU1|MA[4]~11_combout\);

-- Location: LCCOMB_X36_Y25_N10
\CPU1|MA[5]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|MA[5]~13_combout\ = (\CPU1|st.S0~q\ & ((\CPU1|MA[5]~12_combout\) # ((\CPU1|MA[3]~4_combout\)))) # (!\CPU1|st.S0~q\ & (((\CPU1|pc\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|MA[5]~12_combout\,
	datab => \CPU1|MA[3]~4_combout\,
	datac => \CPU1|pc\(5),
	datad => \CPU1|st.S0~q\,
	combout => \CPU1|MA[5]~13_combout\);

-- Location: LCCOMB_X30_Y27_N20
\CPU1|Selector69~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector69~0_combout\ = (\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(6) & ((\CPU1|st.S0~q\) # (!\CPU1|irq~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|irq~q\,
	datac => \CPU1|st.S0~q\,
	datad => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(6),
	combout => \CPU1|Selector69~0_combout\);

-- Location: FF_X30_Y27_N21
\CPU1|ea[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Selector69~0_combout\,
	ena => \CPU1|ea[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|ea\(6));

-- Location: LCCOMB_X32_Y25_N10
\CPU1|Add2~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add2~10_combout\ = (\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(5) & (!\CPU1|Add2~9\)) # (!\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(5) & ((\CPU1|Add2~9\) # (GND)))
-- \CPU1|Add2~11\ = CARRY((!\CPU1|Add2~9\) # (!\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(5),
	datad => VCC,
	cin => \CPU1|Add2~9\,
	combout => \CPU1|Add2~10_combout\,
	cout => \CPU1|Add2~11\);

-- Location: LCCOMB_X32_Y25_N12
\CPU1|Add2~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add2~12_combout\ = (\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(6) & (\CPU1|Add2~11\ $ (GND))) # (!\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(6) & (!\CPU1|Add2~11\ & VCC))
-- \CPU1|Add2~13\ = CARRY((\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(6) & !\CPU1|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(6),
	datad => VCC,
	cin => \CPU1|Add2~11\,
	combout => \CPU1|Add2~12_combout\,
	cout => \CPU1|Add2~13\);

-- Location: FF_X32_Y25_N13
\CPU1|Tmp[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Add2~12_combout\,
	ena => \CPU1|Tmp[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|Tmp\(6));

-- Location: LCCOMB_X36_Y25_N20
\CPU1|MA[6]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|MA[6]~14_combout\ = (\CPU1|st.D4~q\ & (((\CPU1|Tmp\(6))))) # (!\CPU1|st.D4~q\ & ((\CPU1|st.D5~q\ & ((\CPU1|Tmp\(6)))) # (!\CPU1|st.D5~q\ & (\CPU1|ea\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|st.D4~q\,
	datab => \CPU1|ea\(6),
	datac => \CPU1|Tmp\(6),
	datad => \CPU1|st.D5~q\,
	combout => \CPU1|MA[6]~14_combout\);

-- Location: LCCOMB_X36_Y25_N14
\CPU1|MA[6]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|MA[6]~15_combout\ = (\CPU1|st.S0~q\ & ((\CPU1|MA[6]~14_combout\) # ((\CPU1|MA[3]~4_combout\)))) # (!\CPU1|st.S0~q\ & (((\CPU1|pc\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|st.S0~q\,
	datab => \CPU1|MA[6]~14_combout\,
	datac => \CPU1|MA[3]~4_combout\,
	datad => \CPU1|pc\(6),
	combout => \CPU1|MA[6]~15_combout\);

-- Location: LCCOMB_X36_Y26_N12
\CPU1|Add0~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add0~10_combout\ = (\CPU1|pc\(5) & (\CPU1|Add0~9\ & VCC)) # (!\CPU1|pc\(5) & (!\CPU1|Add0~9\))
-- \CPU1|Add0~11\ = CARRY((!\CPU1|pc\(5) & !\CPU1|Add0~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|pc\(5),
	datad => VCC,
	cin => \CPU1|Add0~9\,
	combout => \CPU1|Add0~10_combout\,
	cout => \CPU1|Add0~11\);

-- Location: LCCOMB_X36_Y26_N14
\CPU1|Add0~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add0~12_combout\ = (\CPU1|pc\(6) & ((GND) # (!\CPU1|Add0~11\))) # (!\CPU1|pc\(6) & (\CPU1|Add0~11\ $ (GND)))
-- \CPU1|Add0~13\ = CARRY((\CPU1|pc\(6)) # (!\CPU1|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|pc\(6),
	datad => VCC,
	cin => \CPU1|Add0~11\,
	combout => \CPU1|Add0~12_combout\,
	cout => \CPU1|Add0~13\);

-- Location: LCCOMB_X36_Y26_N16
\CPU1|Add0~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add0~14_combout\ = (\CPU1|pc\(7) & (!\CPU1|Add0~13\)) # (!\CPU1|pc\(7) & (\CPU1|Add0~13\ & VCC))
-- \CPU1|Add0~15\ = CARRY((\CPU1|pc\(7) & !\CPU1|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|pc\(7),
	datad => VCC,
	cin => \CPU1|Add0~13\,
	combout => \CPU1|Add0~14_combout\,
	cout => \CPU1|Add0~15\);

-- Location: LCCOMB_X35_Y26_N16
\CPU1|Add4~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add4~14_combout\ = (\CPU1|pc\(7) & ((\CPU1|Add4~13\) # (GND))) # (!\CPU1|pc\(7) & (!\CPU1|Add4~13\))
-- \CPU1|Add4~15\ = CARRY((\CPU1|pc\(7)) # (!\CPU1|Add4~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|pc\(7),
	datad => VCC,
	cin => \CPU1|Add4~13\,
	combout => \CPU1|Add4~14_combout\,
	cout => \CPU1|Add4~15\);

-- Location: LCCOMB_X37_Y26_N22
\CPU1|Add6~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add6~12_combout\ = (\CPU1|pc\(7) & (!\CPU1|Add6~11\ & VCC)) # (!\CPU1|pc\(7) & (\CPU1|Add6~11\ $ (GND)))
-- \CPU1|Add6~13\ = CARRY((!\CPU1|pc\(7) & !\CPU1|Add6~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|pc\(7),
	datad => VCC,
	cin => \CPU1|Add6~11\,
	combout => \CPU1|Add6~12_combout\,
	cout => \CPU1|Add6~13\);

-- Location: LCCOMB_X31_Y23_N18
\CPU1|ea[11]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|ea[11]~3_combout\ = (!\CPU1|irq~q\ & \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|irq~q\,
	datad => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(7),
	combout => \CPU1|ea[11]~3_combout\);

-- Location: LCCOMB_X30_Y27_N10
\CPU1|ir[11]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|ir[11]~1_combout\ = (!\CPU1|st.S0~q\ & \Reset~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|st.S0~q\,
	datac => \Reset~input_o\,
	combout => \CPU1|ir[11]~1_combout\);

-- Location: FF_X31_Y23_N19
\CPU1|ir[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|ea[11]~3_combout\,
	ena => \CPU1|ir[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|ir\(7));

-- Location: LCCOMB_X31_Y23_N6
\CPU1|atm~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|atm~6_combout\ = (\CPU1|acc\(11) & !\CPU1|ir\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|acc\(11),
	datad => \CPU1|ir\(7),
	combout => \CPU1|atm~6_combout\);

-- Location: LCCOMB_X28_Y24_N26
\CPU1|acc[8]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|acc[8]~23_combout\ = (\CPU1|ir\(11) & ((!\CPU1|ir\(9)) # (!\CPU1|ir\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ir\(8),
	datab => \CPU1|ir\(9),
	datad => \CPU1|ir\(11),
	combout => \CPU1|acc[8]~23_combout\);

-- Location: LCCOMB_X30_Y27_N4
\CPU1|Mux17~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux17~0_combout\ = (\CPU1|acc[8]~23_combout\ & ((!\CPU1|acc~8_combout\))) # (!\CPU1|acc[8]~23_combout\ & (\CPU1|ir\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|ir\(10),
	datac => \CPU1|acc[8]~23_combout\,
	datad => \CPU1|acc~8_combout\,
	combout => \CPU1|Mux17~0_combout\);

-- Location: LCCOMB_X30_Y27_N22
\CPU1|Mux17~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux17~1_combout\ = (\CPU1|ir\(9) & (!\CPU1|ir\(11) & ((\CPU1|Mux17~0_combout\) # (!\CPU1|ir\(10))))) # (!\CPU1|ir\(9) & (((\CPU1|Mux17~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ir\(9),
	datab => \CPU1|ir\(11),
	datac => \CPU1|Mux17~0_combout\,
	datad => \CPU1|ir\(10),
	combout => \CPU1|Mux17~1_combout\);

-- Location: LCCOMB_X32_Y26_N28
\CPU1|acc[8]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|acc[8]~22_combout\ = (\CPU1|ir\(9) & \CPU1|ir\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ir\(9),
	datad => \CPU1|ir\(11),
	combout => \CPU1|acc[8]~22_combout\);

-- Location: LCCOMB_X29_Y24_N10
\CPU1|Equal15~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Equal15~0_combout\ = (\CPU1|Equal14~0_combout\ & \CPU1|ir\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Equal14~0_combout\,
	datac => \CPU1|ir\(2),
	combout => \CPU1|Equal15~0_combout\);

-- Location: LCCOMB_X29_Y26_N0
\CPU1|Selector41~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector41~0_combout\ = (\CPU1|WideOr7~combout\ & ((\CPU1|DskReg\(11)) # ((\CPU1|Equal15~0_combout\ & \CPU1|acc\(11))))) # (!\CPU1|WideOr7~combout\ & (\CPU1|Equal15~0_combout\ & ((\CPU1|acc\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|WideOr7~combout\,
	datab => \CPU1|Equal15~0_combout\,
	datac => \CPU1|DskReg\(11),
	datad => \CPU1|acc\(11),
	combout => \CPU1|Selector41~0_combout\);

-- Location: FF_X29_Y26_N1
\CPU1|DskReg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Selector41~0_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \CPU1|Dir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DskReg\(11));

-- Location: LCCOMB_X29_Y26_N18
\CPU1|Mux14~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux14~0_combout\ = (\CPU1|acc\(11) & (\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(11))) # (!\CPU1|acc\(11) & ((\CPU1|DskReg\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	datab => \CPU1|acc\(11),
	datad => \CPU1|DskReg\(11),
	combout => \CPU1|Mux14~0_combout\);

-- Location: LCCOMB_X28_Y26_N12
\CPU1|Mux14~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux14~1_combout\ = (\CPU1|acc[8]~23_combout\ & (!\CPU1|acc[8]~22_combout\ & ((\CPU1|acc\(11)) # (\CPU1|Mux14~0_combout\)))) # (!\CPU1|acc[8]~23_combout\ & ((\CPU1|acc[8]~22_combout\) # ((\CPU1|acc\(11) & \CPU1|Mux14~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|acc[8]~23_combout\,
	datab => \CPU1|acc[8]~22_combout\,
	datac => \CPU1|acc\(11),
	datad => \CPU1|Mux14~0_combout\,
	combout => \CPU1|Mux14~1_combout\);

-- Location: LCCOMB_X28_Y26_N6
\CPU1|Mux14~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux14~2_combout\ = (!\CPU1|Mux17~1_combout\ & ((\CPU1|acc[8]~24_combout\ & ((\CPU1|atm~6_combout\) # (!\CPU1|Mux14~1_combout\))) # (!\CPU1|acc[8]~24_combout\ & ((\CPU1|Mux14~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|acc[8]~24_combout\,
	datab => \CPU1|atm~6_combout\,
	datac => \CPU1|Mux17~1_combout\,
	datad => \CPU1|Mux14~1_combout\,
	combout => \CPU1|Mux14~2_combout\);

-- Location: LCCOMB_X30_Y24_N28
\CPU1|ir~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|ir~10_combout\ = (!\CPU1|irq~q\ & \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|irq~q\,
	datac => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(3),
	combout => \CPU1|ir~10_combout\);

-- Location: FF_X30_Y24_N29
\CPU1|ir[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|ir~10_combout\,
	ena => \CPU1|ir[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|ir\(3));

-- Location: LCCOMB_X35_Y24_N6
\CPU1|Selector67~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector67~0_combout\ = (\CPU1|st.S0~q\ & (((\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(8))))) # (!\CPU1|st.S0~q\ & (\CPU1|pc\(8) & ((\CPU1|ea[11]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|st.S0~q\,
	datab => \CPU1|pc\(8),
	datac => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(8),
	datad => \CPU1|ea[11]~3_combout\,
	combout => \CPU1|Selector67~0_combout\);

-- Location: FF_X35_Y24_N7
\CPU1|ea[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Selector67~0_combout\,
	ena => \CPU1|ea[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|ea\(8));

-- Location: LCCOMB_X32_Y25_N16
\CPU1|Add2~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add2~16_combout\ = (\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(8) & (\CPU1|Add2~15\ $ (GND))) # (!\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(8) & (!\CPU1|Add2~15\ & VCC))
-- \CPU1|Add2~17\ = CARRY((\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(8) & !\CPU1|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(8),
	datad => VCC,
	cin => \CPU1|Add2~15\,
	combout => \CPU1|Add2~16_combout\,
	cout => \CPU1|Add2~17\);

-- Location: FF_X32_Y25_N17
\CPU1|Tmp[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Add2~16_combout\,
	ena => \CPU1|Tmp[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|Tmp\(8));

-- Location: LCCOMB_X37_Y26_N2
\CPU1|MA[8]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|MA[8]~18_combout\ = (\CPU1|st.D5~q\ & (((\CPU1|Tmp\(8))))) # (!\CPU1|st.D5~q\ & ((\CPU1|st.D4~q\ & ((\CPU1|Tmp\(8)))) # (!\CPU1|st.D4~q\ & (\CPU1|ea\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|st.D5~q\,
	datab => \CPU1|st.D4~q\,
	datac => \CPU1|ea\(8),
	datad => \CPU1|Tmp\(8),
	combout => \CPU1|MA[8]~18_combout\);

-- Location: LCCOMB_X36_Y25_N18
\CPU1|MA[8]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|MA[8]~19_combout\ = (\CPU1|st.S0~q\ & (((\CPU1|MA[8]~18_combout\) # (\CPU1|MA[3]~4_combout\)))) # (!\CPU1|st.S0~q\ & (\CPU1|pc\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|pc\(8),
	datab => \CPU1|MA[8]~18_combout\,
	datac => \CPU1|MA[3]~4_combout\,
	datad => \CPU1|st.S0~q\,
	combout => \CPU1|MA[8]~19_combout\);

-- Location: LCCOMB_X36_Y24_N0
\CPU1|pc[9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|pc[9]~feeder_combout\ = \CPU1|Selector78~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Selector78~1_combout\,
	combout => \CPU1|pc[9]~feeder_combout\);

-- Location: LCCOMB_X36_Y26_N18
\CPU1|Add0~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add0~16_combout\ = (\CPU1|pc\(8) & ((GND) # (!\CPU1|Add0~15\))) # (!\CPU1|pc\(8) & (\CPU1|Add0~15\ $ (GND)))
-- \CPU1|Add0~17\ = CARRY((\CPU1|pc\(8)) # (!\CPU1|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|pc\(8),
	datad => VCC,
	cin => \CPU1|Add0~15\,
	combout => \CPU1|Add0~16_combout\,
	cout => \CPU1|Add0~17\);

-- Location: LCCOMB_X36_Y26_N20
\CPU1|Add0~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add0~18_combout\ = (\CPU1|pc\(9) & (\CPU1|Add0~17\ & VCC)) # (!\CPU1|pc\(9) & (!\CPU1|Add0~17\))
-- \CPU1|Add0~19\ = CARRY((!\CPU1|pc\(9) & !\CPU1|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|pc\(9),
	datad => VCC,
	cin => \CPU1|Add0~17\,
	combout => \CPU1|Add0~18_combout\,
	cout => \CPU1|Add0~19\);

-- Location: FF_X36_Y24_N1
\CPU1|pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|pc[9]~feeder_combout\,
	asdata => \CPU1|Add0~18_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	sload => \CPU1|ALT_INV_st.S1~q\,
	ena => \CPU1|Selector87~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|pc\(9));

-- Location: LCCOMB_X36_Y25_N12
\CPU1|MA[9]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|MA[9]~21_combout\ = (\CPU1|st.S0~q\ & ((\CPU1|MA[9]~20_combout\) # ((\CPU1|MA[3]~4_combout\)))) # (!\CPU1|st.S0~q\ & (((\CPU1|pc\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|MA[9]~20_combout\,
	datab => \CPU1|st.S0~q\,
	datac => \CPU1|MA[3]~4_combout\,
	datad => \CPU1|pc\(9),
	combout => \CPU1|MA[9]~21_combout\);

-- Location: LCCOMB_X36_Y26_N26
\CPU1|pc[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|pc[11]~feeder_combout\ = \CPU1|Selector76~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Selector76~1_combout\,
	combout => \CPU1|pc[11]~feeder_combout\);

-- Location: LCCOMB_X36_Y26_N22
\CPU1|Add0~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add0~20_combout\ = (\CPU1|pc\(10) & ((GND) # (!\CPU1|Add0~19\))) # (!\CPU1|pc\(10) & (\CPU1|Add0~19\ $ (GND)))
-- \CPU1|Add0~21\ = CARRY((\CPU1|pc\(10)) # (!\CPU1|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|pc\(10),
	datad => VCC,
	cin => \CPU1|Add0~19\,
	combout => \CPU1|Add0~20_combout\,
	cout => \CPU1|Add0~21\);

-- Location: LCCOMB_X36_Y26_N24
\CPU1|Add0~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add0~22_combout\ = \CPU1|pc\(11) $ (!\CPU1|Add0~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|pc\(11),
	cin => \CPU1|Add0~21\,
	combout => \CPU1|Add0~22_combout\);

-- Location: FF_X36_Y26_N27
\CPU1|pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|pc[11]~feeder_combout\,
	asdata => \CPU1|Add0~22_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	sload => \CPU1|ALT_INV_st.S1~q\,
	ena => \CPU1|Selector87~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|pc\(11));

-- Location: LCCOMB_X36_Y25_N16
\CPU1|MA[11]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|MA[11]~25_combout\ = (\CPU1|st.S0~q\ & ((\CPU1|MA[11]~24_combout\) # ((\CPU1|MA[3]~4_combout\)))) # (!\CPU1|st.S0~q\ & (((\CPU1|pc\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|MA[11]~24_combout\,
	datab => \CPU1|st.S0~q\,
	datac => \CPU1|MA[3]~4_combout\,
	datad => \CPU1|pc\(11),
	combout => \CPU1|MA[11]~25_combout\);

-- Location: LCCOMB_X32_Y20_N26
\auto_hub|irf_reg~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|shadow_irf_reg[1][1]~q\,
	datab => \auto_hub|irsr_reg\(1),
	datad => \auto_hub|hub_mode_reg\(1),
	combout => \auto_hub|irf_reg~6_combout\);

-- Location: FF_X32_Y20_N27
\auto_hub|irf_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|irf_reg~6_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|irf_reg[1][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|irf_reg[1][1]~q\);

-- Location: LCCOMB_X32_Y22_N20
\Mem1|altsyncram_component|auto_generated|mgl_prim2|process_0~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][3]~q\,
	datac => \auto_hub|irf_reg[1][1]~q\,
	datad => \Mem1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\);

-- Location: LCCOMB_X31_Y26_N16
\CPU1|atm~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|atm~9_combout\ = (!\CPU1|ir\(7) & \CPU1|acc\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|ir\(7),
	datad => \CPU1|acc\(8),
	combout => \CPU1|atm~9_combout\);

-- Location: LCCOMB_X31_Y23_N8
\CPU1|ir~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|ir~8_combout\ = (\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(8) & !\CPU1|irq~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(8),
	datad => \CPU1|irq~q\,
	combout => \CPU1|ir~8_combout\);

-- Location: FF_X31_Y23_N9
\CPU1|ir[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|ir~8_combout\,
	ena => \CPU1|ir[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|ir\(8));

-- Location: LCCOMB_X31_Y23_N22
\CPU1|acc[8]~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|acc[8]~24_combout\ = (\CPU1|ir\(9) & (\CPU1|ir\(11) & ((!\CPU1|ir\(8)) # (!\CPU1|ir\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ir\(2),
	datab => \CPU1|ir\(9),
	datac => \CPU1|ir\(8),
	datad => \CPU1|ir\(11),
	combout => \CPU1|acc[8]~24_combout\);

-- Location: LCCOMB_X30_Y24_N0
\CPU1|ir~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|ir~4_combout\ = (!\CPU1|irq~q\ & \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|irq~q\,
	datac => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(0),
	combout => \CPU1|ir~4_combout\);

-- Location: FF_X30_Y24_N1
\CPU1|ir[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|ir~4_combout\,
	ena => \CPU1|ir[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|ir\(0));

-- Location: LCCOMB_X27_Y24_N4
\CPU1|Tty~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Tty~0_combout\ = ((\CPU1|ir\(0)) # (!\CPU1|ir\(2))) # (!\CPU1|Equal1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Equal1~1_combout\,
	datab => \CPU1|ir\(0),
	datac => \CPU1|ir\(2),
	combout => \CPU1|Tty~0_combout\);

-- Location: LCCOMB_X27_Y24_N14
\CPU1|WideOr0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|WideOr0~0_combout\ = ((\CPU1|ir\(0)) # (!\CPU1|ir\(2))) # (!\CPU1|Equal5~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Equal5~2_combout\,
	datab => \CPU1|ir\(2),
	datac => \CPU1|ir\(0),
	combout => \CPU1|WideOr0~0_combout\);

-- Location: LCCOMB_X30_Y27_N30
\CPU1|Equal5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Equal5~0_combout\ = (!\CPU1|ir\(6) & (\CPU1|ir\(11) & (!\CPU1|ir\(9) & \CPU1|ir\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ir\(6),
	datab => \CPU1|ir\(11),
	datac => \CPU1|ir\(9),
	datad => \CPU1|ir\(10),
	combout => \CPU1|Equal5~0_combout\);

-- Location: LCCOMB_X31_Y23_N0
\CPU1|Equal5~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Equal5~1_combout\ = (\CPU1|ir\(3) & (\CPU1|ir\(4) & (!\CPU1|ir\(8) & !\CPU1|ir\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ir\(3),
	datab => \CPU1|ir\(4),
	datac => \CPU1|ir\(8),
	datad => \CPU1|ir\(7),
	combout => \CPU1|Equal5~1_combout\);

-- Location: LCCOMB_X31_Y24_N24
\CPU1|Equal5~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Equal5~2_combout\ = (!\CPU1|ir\(5) & (\CPU1|Equal5~0_combout\ & \CPU1|Equal5~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ir\(5),
	datac => \CPU1|Equal5~0_combout\,
	datad => \CPU1|Equal5~1_combout\,
	combout => \CPU1|Equal5~2_combout\);

-- Location: LCCOMB_X30_Y24_N12
\CPU1|Equal10~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Equal10~0_combout\ = (\CPU1|ir\(1) & !\CPU1|ir\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU1|ir\(1),
	datad => \CPU1|ir\(0),
	combout => \CPU1|Equal10~0_combout\);

-- Location: LCCOMB_X27_Y24_N0
\CPU1|WideOr0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|WideOr0~1_combout\ = (\CPU1|ir\(2)) # (((!\CPU1|Equal1~1_combout\ & !\CPU1|Equal5~2_combout\)) # (!\CPU1|Equal10~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Equal1~1_combout\,
	datab => \CPU1|ir\(2),
	datac => \CPU1|Equal5~2_combout\,
	datad => \CPU1|Equal10~0_combout\,
	combout => \CPU1|WideOr0~1_combout\);

-- Location: LCCOMB_X27_Y24_N10
\CPU1|WideNor0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|WideNor0~1_combout\ = (\CPU1|WideOr2~0_combout\ & (\CPU1|Tty~0_combout\ & (\CPU1|WideOr0~0_combout\ & \CPU1|WideOr0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|WideOr2~0_combout\,
	datab => \CPU1|Tty~0_combout\,
	datac => \CPU1|WideOr0~0_combout\,
	datad => \CPU1|WideOr0~1_combout\,
	combout => \CPU1|WideNor0~1_combout\);

-- Location: LCCOMB_X28_Y24_N14
\CPU1|WideOr7~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|WideOr7~1_combout\ = (\CPU1|WideNor0~2_combout\ & (!\CPU1|Equal13~0_combout\ & (!\CPU1|WideNor0~0_combout\ & \CPU1|WideNor0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|WideNor0~2_combout\,
	datab => \CPU1|Equal13~0_combout\,
	datac => \CPU1|WideNor0~0_combout\,
	datad => \CPU1|WideNor0~1_combout\,
	combout => \CPU1|WideOr7~1_combout\);

-- Location: LCCOMB_X29_Y24_N8
\CPU1|WideOr7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|WideOr7~combout\ = (!\CPU1|WideOr7~1_combout\) # (!\CPU1|WideOr7~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|WideOr7~0_combout\,
	datad => \CPU1|WideOr7~1_combout\,
	combout => \CPU1|WideOr7~combout\);

-- Location: LCCOMB_X31_Y26_N8
\CPU1|Selector44~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector44~0_combout\ = (\CPU1|Equal15~0_combout\ & ((\CPU1|acc\(8)) # ((\CPU1|WideOr7~combout\ & \CPU1|DskReg\(8))))) # (!\CPU1|Equal15~0_combout\ & (\CPU1|WideOr7~combout\ & (\CPU1|DskReg\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Equal15~0_combout\,
	datab => \CPU1|WideOr7~combout\,
	datac => \CPU1|DskReg\(8),
	datad => \CPU1|acc\(8),
	combout => \CPU1|Selector44~0_combout\);

-- Location: FF_X31_Y26_N9
\CPU1|DskReg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Selector44~0_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \CPU1|Dir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DskReg\(8));

-- Location: LCCOMB_X31_Y26_N2
\CPU1|Mux17~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux17~4_combout\ = (\CPU1|acc\(8) & ((\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(8)))) # (!\CPU1|acc\(8) & (\CPU1|DskReg\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|DskReg\(8),
	datac => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(8),
	datad => \CPU1|acc\(8),
	combout => \CPU1|Mux17~4_combout\);

-- Location: LCCOMB_X31_Y26_N12
\CPU1|Mux17~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux17~5_combout\ = (\CPU1|acc[8]~23_combout\ & (!\CPU1|acc[8]~22_combout\ & ((\CPU1|acc\(8)) # (\CPU1|Mux17~4_combout\)))) # (!\CPU1|acc[8]~23_combout\ & ((\CPU1|acc[8]~22_combout\) # ((\CPU1|acc\(8) & \CPU1|Mux17~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|acc[8]~23_combout\,
	datab => \CPU1|acc[8]~22_combout\,
	datac => \CPU1|acc\(8),
	datad => \CPU1|Mux17~4_combout\,
	combout => \CPU1|Mux17~5_combout\);

-- Location: LCCOMB_X31_Y26_N22
\CPU1|Mux17~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux17~6_combout\ = (\CPU1|acc[8]~24_combout\ & ((\CPU1|Mux17~5_combout\ & ((\CPU1|atm~9_combout\))) # (!\CPU1|Mux17~5_combout\ & (\CPU1|Mux17~3_combout\)))) # (!\CPU1|acc[8]~24_combout\ & (((\CPU1|Mux17~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Mux17~3_combout\,
	datab => \CPU1|atm~9_combout\,
	datac => \CPU1|acc[8]~24_combout\,
	datad => \CPU1|Mux17~5_combout\,
	combout => \CPU1|Mux17~6_combout\);

-- Location: LCCOMB_X34_Y24_N18
\CPU1|acc~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|acc~19_combout\ = (\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(6) & \CPU1|acc\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(6),
	datad => \CPU1|acc\(6),
	combout => \CPU1|acc~19_combout\);

-- Location: LCCOMB_X34_Y24_N10
\CPU1|acc[6]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|acc[6]~0_combout\ = (\CPU1|ir\(9) & (\CPU1|Add1~12_combout\)) # (!\CPU1|ir\(9) & ((\CPU1|acc~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Add1~12_combout\,
	datab => \CPU1|ir\(9),
	datad => \CPU1|acc~19_combout\,
	combout => \CPU1|acc[6]~0_combout\);

-- Location: LCCOMB_X32_Y24_N4
\CPU1|Add1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add1~0_combout\ = (\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(0) & (\CPU1|acc\(0) $ (VCC))) # (!\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(0) & (\CPU1|acc\(0) & VCC))
-- \CPU1|Add1~1\ = CARRY((\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(0) & \CPU1|acc\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(0),
	datab => \CPU1|acc\(0),
	datad => VCC,
	combout => \CPU1|Add1~0_combout\,
	cout => \CPU1|Add1~1\);

-- Location: LCCOMB_X32_Y24_N6
\CPU1|Add1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add1~2_combout\ = (\CPU1|acc\(1) & ((\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(1) & (\CPU1|Add1~1\ & VCC)) # (!\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(1) & (!\CPU1|Add1~1\)))) # (!\CPU1|acc\(1) & 
-- ((\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(1) & (!\CPU1|Add1~1\)) # (!\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(1) & ((\CPU1|Add1~1\) # (GND)))))
-- \CPU1|Add1~3\ = CARRY((\CPU1|acc\(1) & (!\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(1) & !\CPU1|Add1~1\)) # (!\CPU1|acc\(1) & ((!\CPU1|Add1~1\) # (!\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|acc\(1),
	datab => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(1),
	datad => VCC,
	cin => \CPU1|Add1~1\,
	combout => \CPU1|Add1~2_combout\,
	cout => \CPU1|Add1~3\);

-- Location: LCCOMB_X32_Y24_N8
\CPU1|Add1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add1~4_combout\ = ((\CPU1|acc\(2) $ (\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(2) $ (!\CPU1|Add1~3\)))) # (GND)
-- \CPU1|Add1~5\ = CARRY((\CPU1|acc\(2) & ((\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(2)) # (!\CPU1|Add1~3\))) # (!\CPU1|acc\(2) & (\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(2) & !\CPU1|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|acc\(2),
	datab => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	datad => VCC,
	cin => \CPU1|Add1~3\,
	combout => \CPU1|Add1~4_combout\,
	cout => \CPU1|Add1~5\);

-- Location: LCCOMB_X32_Y24_N12
\CPU1|Add1~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add1~8_combout\ = ((\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(4) $ (\CPU1|acc\(4) $ (!\CPU1|Add1~7\)))) # (GND)
-- \CPU1|Add1~9\ = CARRY((\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(4) & ((\CPU1|acc\(4)) # (!\CPU1|Add1~7\))) # (!\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(4) & (\CPU1|acc\(4) & !\CPU1|Add1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(4),
	datab => \CPU1|acc\(4),
	datad => VCC,
	cin => \CPU1|Add1~7\,
	combout => \CPU1|Add1~8_combout\,
	cout => \CPU1|Add1~9\);

-- Location: LCCOMB_X34_Y24_N20
\CPU1|acc[4]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|acc[4]~2_combout\ = (\CPU1|ir\(9) & ((\CPU1|Add1~8_combout\))) # (!\CPU1|ir\(9) & (\CPU1|acc~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|acc~20_combout\,
	datab => \CPU1|ir\(9),
	datad => \CPU1|Add1~8_combout\,
	combout => \CPU1|acc[4]~2_combout\);

-- Location: LCCOMB_X31_Y23_N26
\CPU1|acc[1]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|acc[1]~10_combout\ = (\CPU1|ir\(9) & ((!\CPU1|ir\(8)) # (!\CPU1|ir\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ir\(2),
	datab => \CPU1|ir\(9),
	datac => \CPU1|ir\(8),
	combout => \CPU1|acc[1]~10_combout\);

-- Location: LCCOMB_X34_Y23_N14
\CPU1|atm~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|atm~4_combout\ = (\CPU1|acc\(4) & !\CPU1|ir\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU1|acc\(4),
	datad => \CPU1|ir\(7),
	combout => \CPU1|atm~4_combout\);

-- Location: LCCOMB_X34_Y24_N26
\CPU1|acc[1]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|acc[1]~3_combout\ = (\CPU1|ir\(9) & ((\CPU1|Add1~2_combout\))) # (!\CPU1|ir\(9) & (\CPU1|acc~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|acc~15_combout\,
	datab => \CPU1|ir\(9),
	datad => \CPU1|Add1~2_combout\,
	combout => \CPU1|acc[1]~3_combout\);

-- Location: LCCOMB_X31_Y23_N24
\CPU1|atm~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|atm~2_combout\ = \CPU1|ir\(5) $ (((\CPU1|acc\(0) & !\CPU1|ir\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|ir\(5),
	datac => \CPU1|acc\(0),
	datad => \CPU1|ir\(7),
	combout => \CPU1|atm~2_combout\);

-- Location: LCCOMB_X30_Y23_N2
\CPU1|Add5~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add5~0_combout\ = (\CPU1|ir\(0) & (\CPU1|atm~2_combout\ $ (VCC))) # (!\CPU1|ir\(0) & (\CPU1|atm~2_combout\ & VCC))
-- \CPU1|Add5~1\ = CARRY((\CPU1|ir\(0) & \CPU1|atm~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ir\(0),
	datab => \CPU1|atm~2_combout\,
	datad => VCC,
	combout => \CPU1|Add5~0_combout\,
	cout => \CPU1|Add5~1\);

-- Location: LCCOMB_X29_Y26_N26
\CPU1|Mux4~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux4~5_combout\ = (\CPU1|ir\(2) & ((\CPU1|Add5~0_combout\))) # (!\CPU1|ir\(2) & (\CPU1|Add5~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Add5~2_combout\,
	datac => \CPU1|Add5~0_combout\,
	datad => \CPU1|ir\(2),
	combout => \CPU1|Mux4~5_combout\);

-- Location: LCCOMB_X29_Y26_N20
\CPU1|Mux4~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux4~2_combout\ = (\CPU1|ir\(2) & (\CPU1|Add5~2_combout\)) # (!\CPU1|ir\(2) & ((\CPU1|Add5~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Add5~2_combout\,
	datac => \CPU1|Add5~4_combout\,
	datad => \CPU1|ir\(2),
	combout => \CPU1|Mux4~2_combout\);

-- Location: LCCOMB_X29_Y26_N28
\CPU1|Mux24~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux24~1_combout\ = (\CPU1|ir\(1) & (\CPU1|ir\(3))) # (!\CPU1|ir\(1) & ((\CPU1|ir\(3) & ((\CPU1|Mux4~2_combout\))) # (!\CPU1|ir\(3) & (\CPU1|Mux4~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ir\(1),
	datab => \CPU1|ir\(3),
	datac => \CPU1|Mux4~5_combout\,
	datad => \CPU1|Mux4~2_combout\,
	combout => \CPU1|Mux24~1_combout\);

-- Location: LCCOMB_X30_Y26_N4
\CPU1|acc[12]~30\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|acc[12]~30_combout\ = ((\CPU1|Add5~20_combout\ & \CPU1|ir\(1))) # (!\CPU1|ir\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Add5~20_combout\,
	datac => \CPU1|ir\(1),
	datad => \CPU1|ir\(2),
	combout => \CPU1|acc[12]~30_combout\);

-- Location: LCCOMB_X30_Y26_N0
\CPU1|acc[12]~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|acc[12]~28_combout\ = (\CPU1|acc[12]~26_combout\ & (!\CPU1|ir\(8) & \CPU1|ir\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|acc[12]~26_combout\,
	datab => \CPU1|ir\(8),
	datac => \CPU1|ir\(10),
	combout => \CPU1|acc[12]~28_combout\);

-- Location: LCCOMB_X30_Y26_N18
\CPU1|acc[12]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|acc[12]~29_combout\ = (\CPU1|acc[12]~28_combout\ & ((\CPU1|Add5~24_combout\) # (\CPU1|ir\(2) $ (\CPU1|ir\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ir\(2),
	datab => \CPU1|ir\(3),
	datac => \CPU1|Add5~24_combout\,
	datad => \CPU1|acc[12]~28_combout\,
	combout => \CPU1|acc[12]~29_combout\);

-- Location: LCCOMB_X30_Y26_N24
\CPU1|acc[12]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|acc[12]~33_combout\ = (\CPU1|acc[12]~29_combout\ & ((\CPU1|acc[12]~32_combout\) # ((!\CPU1|ir\(3) & \CPU1|acc[12]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|acc[12]~32_combout\,
	datab => \CPU1|ir\(3),
	datac => \CPU1|acc[12]~30_combout\,
	datad => \CPU1|acc[12]~29_combout\,
	combout => \CPU1|acc[12]~33_combout\);

-- Location: LCCOMB_X30_Y26_N28
\CPU1|acc[12]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|acc[12]~35_combout\ = (((\CPU1|ir\(8) & \CPU1|ir\(10))) # (!\CPU1|st.S1~q\)) # (!\CPU1|acc[12]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|acc[12]~34_combout\,
	datab => \CPU1|ir\(8),
	datac => \CPU1|ir\(10),
	datad => \CPU1|st.S1~q\,
	combout => \CPU1|acc[12]~35_combout\);

-- Location: LCCOMB_X30_Y26_N8
\CPU1|acc[12]~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|acc[12]~36_combout\ = (\CPU1|acc[12]~27_combout\) # ((\CPU1|acc[12]~33_combout\) # ((\CPU1|acc\(12) & \CPU1|acc[12]~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|acc[12]~27_combout\,
	datab => \CPU1|acc[12]~33_combout\,
	datac => \CPU1|acc\(12),
	datad => \CPU1|acc[12]~35_combout\,
	combout => \CPU1|acc[12]~36_combout\);

-- Location: FF_X30_Y26_N9
\CPU1|acc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|acc[12]~36_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|acc\(12));

-- Location: LCCOMB_X31_Y23_N4
\CPU1|atm~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|atm~5_combout\ = (!\CPU1|ir\(6) & \CPU1|acc\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ir\(6),
	datac => \CPU1|acc\(12),
	combout => \CPU1|atm~5_combout\);

-- Location: LCCOMB_X30_Y23_N14
\CPU1|Add5~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add5~12_combout\ = (\CPU1|Add5~11\ & ((\CPU1|atm~11_combout\ $ (\CPU1|ir\(5))))) # (!\CPU1|Add5~11\ & (\CPU1|atm~11_combout\ $ (\CPU1|ir\(5) $ (VCC))))
-- \CPU1|Add5~13\ = CARRY((!\CPU1|Add5~11\ & (\CPU1|atm~11_combout\ $ (\CPU1|ir\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|atm~11_combout\,
	datab => \CPU1|ir\(5),
	datad => VCC,
	cin => \CPU1|Add5~11\,
	combout => \CPU1|Add5~12_combout\,
	cout => \CPU1|Add5~13\);

-- Location: LCCOMB_X30_Y23_N20
\CPU1|Add5~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add5~18_combout\ = (\CPU1|Add5~17\ & (\CPU1|atm~8_combout\ $ ((!\CPU1|ir\(5))))) # (!\CPU1|Add5~17\ & ((\CPU1|atm~8_combout\ $ (\CPU1|ir\(5))) # (GND)))
-- \CPU1|Add5~19\ = CARRY((\CPU1|atm~8_combout\ $ (!\CPU1|ir\(5))) # (!\CPU1|Add5~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|atm~8_combout\,
	datab => \CPU1|ir\(5),
	datad => VCC,
	cin => \CPU1|Add5~17\,
	combout => \CPU1|Add5~18_combout\,
	cout => \CPU1|Add5~19\);

-- Location: LCCOMB_X30_Y23_N22
\CPU1|Add5~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add5~20_combout\ = (\CPU1|Add5~19\ & ((\CPU1|ir\(5) $ (\CPU1|atm~7_combout\)))) # (!\CPU1|Add5~19\ & (\CPU1|ir\(5) $ (\CPU1|atm~7_combout\ $ (VCC))))
-- \CPU1|Add5~21\ = CARRY((!\CPU1|Add5~19\ & (\CPU1|ir\(5) $ (\CPU1|atm~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ir\(5),
	datab => \CPU1|atm~7_combout\,
	datad => VCC,
	cin => \CPU1|Add5~19\,
	combout => \CPU1|Add5~20_combout\,
	cout => \CPU1|Add5~21\);

-- Location: LCCOMB_X30_Y23_N0
\CPU1|Mux4~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux4~17_combout\ = (\CPU1|ir\(2) & (\CPU1|Add5~16_combout\)) # (!\CPU1|ir\(2) & ((\CPU1|Add5~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Add5~16_combout\,
	datac => \CPU1|Add5~20_combout\,
	datad => \CPU1|ir\(2),
	combout => \CPU1|Mux4~17_combout\);

-- Location: LCCOMB_X31_Y26_N4
\CPU1|Mux15~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux15~0_combout\ = (\CPU1|acc\(10) & ((\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(10)))) # (!\CPU1|acc\(10) & (\CPU1|DskReg\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DskReg\(10),
	datab => \CPU1|acc\(10),
	datac => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(10),
	combout => \CPU1|Mux15~0_combout\);

-- Location: LCCOMB_X31_Y26_N6
\CPU1|Mux15~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux15~1_combout\ = (\CPU1|acc[8]~23_combout\ & (!\CPU1|acc[8]~22_combout\ & ((\CPU1|Mux15~0_combout\) # (\CPU1|acc\(10))))) # (!\CPU1|acc[8]~23_combout\ & ((\CPU1|acc[8]~22_combout\) # ((\CPU1|Mux15~0_combout\ & \CPU1|acc\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|acc[8]~23_combout\,
	datab => \CPU1|acc[8]~22_combout\,
	datac => \CPU1|Mux15~0_combout\,
	datad => \CPU1|acc\(10),
	combout => \CPU1|Mux15~1_combout\);

-- Location: LCCOMB_X31_Y26_N0
\CPU1|Mux15~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux15~2_combout\ = (!\CPU1|Mux17~1_combout\ & ((\CPU1|acc[8]~24_combout\ & ((\CPU1|atm~7_combout\) # (!\CPU1|Mux15~1_combout\))) # (!\CPU1|acc[8]~24_combout\ & ((\CPU1|Mux15~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|acc[8]~24_combout\,
	datab => \CPU1|atm~7_combout\,
	datac => \CPU1|Mux17~1_combout\,
	datad => \CPU1|Mux15~1_combout\,
	combout => \CPU1|Mux15~2_combout\);

-- Location: LCCOMB_X31_Y26_N28
\CPU1|Mux15~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux15~4_combout\ = (\CPU1|Mux15~2_combout\ & (((\CPU1|ir\(3)) # (\CPU1|Mux4~17_combout\)) # (!\CPU1|ir\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ir\(1),
	datab => \CPU1|ir\(3),
	datac => \CPU1|Mux4~17_combout\,
	datad => \CPU1|Mux15~2_combout\,
	combout => \CPU1|Mux15~4_combout\);

-- Location: LCCOMB_X30_Y26_N20
\CPU1|Mux4~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux4~16_combout\ = (\CPU1|ir\(2) & ((\CPU1|Add5~20_combout\))) # (!\CPU1|ir\(2) & (\CPU1|Add5~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|Add5~22_combout\,
	datac => \CPU1|Add5~20_combout\,
	datad => \CPU1|ir\(2),
	combout => \CPU1|Mux4~16_combout\);

-- Location: LCCOMB_X30_Y26_N16
\CPU1|Mux15~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux15~5_combout\ = (\CPU1|ir\(3) & (((!\CPU1|ir\(1) & \CPU1|Mux4~16_combout\)))) # (!\CPU1|ir\(3) & ((\CPU1|Mux4~18_combout\) # ((\CPU1|ir\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Mux4~18_combout\,
	datab => \CPU1|ir\(3),
	datac => \CPU1|ir\(1),
	datad => \CPU1|Mux4~16_combout\,
	combout => \CPU1|Mux15~5_combout\);

-- Location: LCCOMB_X32_Y24_N22
\CPU1|Add1~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add1~18_combout\ = (\CPU1|acc\(9) & ((\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(9) & (\CPU1|Add1~17\ & VCC)) # (!\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(9) & (!\CPU1|Add1~17\)))) # (!\CPU1|acc\(9) & 
-- ((\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(9) & (!\CPU1|Add1~17\)) # (!\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(9) & ((\CPU1|Add1~17\) # (GND)))))
-- \CPU1|Add1~19\ = CARRY((\CPU1|acc\(9) & (!\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(9) & !\CPU1|Add1~17\)) # (!\CPU1|acc\(9) & ((!\CPU1|Add1~17\) # (!\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|acc\(9),
	datab => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(9),
	datad => VCC,
	cin => \CPU1|Add1~17\,
	combout => \CPU1|Add1~18_combout\,
	cout => \CPU1|Add1~19\);

-- Location: LCCOMB_X32_Y24_N24
\CPU1|Add1~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add1~20_combout\ = ((\CPU1|acc\(10) $ (\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(10) $ (!\CPU1|Add1~19\)))) # (GND)
-- \CPU1|Add1~21\ = CARRY((\CPU1|acc\(10) & ((\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(10)) # (!\CPU1|Add1~19\))) # (!\CPU1|acc\(10) & (\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(10) & !\CPU1|Add1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|acc\(10),
	datab => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(10),
	datad => VCC,
	cin => \CPU1|Add1~19\,
	combout => \CPU1|Add1~20_combout\,
	cout => \CPU1|Add1~21\);

-- Location: LCCOMB_X30_Y25_N10
\CPU1|acc[8]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|acc[8]~21_combout\ = (\CPU1|ir\(9) & (!\CPU1|ir\(10) & !\CPU1|ir\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|ir\(9),
	datac => \CPU1|ir\(10),
	datad => \CPU1|ir\(11),
	combout => \CPU1|acc[8]~21_combout\);

-- Location: LCCOMB_X31_Y26_N10
\CPU1|Mux15~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux15~3_combout\ = (\CPU1|Mux15~1_combout\ & ((\CPU1|Mux15~2_combout\) # ((\CPU1|Add1~20_combout\ & \CPU1|acc[8]~21_combout\)))) # (!\CPU1|Mux15~1_combout\ & (\CPU1|Add1~20_combout\ & (\CPU1|acc[8]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Mux15~1_combout\,
	datab => \CPU1|Add1~20_combout\,
	datac => \CPU1|acc[8]~21_combout\,
	datad => \CPU1|Mux15~2_combout\,
	combout => \CPU1|Mux15~3_combout\);

-- Location: LCCOMB_X31_Y26_N24
\CPU1|Mux15~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux15~7_combout\ = (\CPU1|Mux15~3_combout\) # ((\CPU1|Mux15~4_combout\ & ((\CPU1|Mux15~6_combout\) # (\CPU1|Mux15~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Mux15~6_combout\,
	datab => \CPU1|Mux15~4_combout\,
	datac => \CPU1|Mux15~5_combout\,
	datad => \CPU1|Mux15~3_combout\,
	combout => \CPU1|Mux15~7_combout\);

-- Location: LCCOMB_X34_Y24_N28
\CPU1|Mux66~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux66~0_combout\ = (\CPU1|ir\(11) & (!\CPU1|ir\(9) & \CPU1|ir\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|ir\(11),
	datac => \CPU1|ir\(9),
	datad => \CPU1|ir\(10),
	combout => \CPU1|Mux66~0_combout\);

-- Location: LCCOMB_X34_Y24_N2
\CPU1|acc[8]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|acc[8]~13_combout\ = (\CPU1|st.S1~q\ & ((\CPU1|ir\(10) & ((\CPU1|ir\(9)) # (\CPU1|ir\(11)))) # (!\CPU1|ir\(10) & ((!\CPU1|ir\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|st.S1~q\,
	datab => \CPU1|ir\(10),
	datac => \CPU1|ir\(9),
	datad => \CPU1|ir\(11),
	combout => \CPU1|acc[8]~13_combout\);

-- Location: LCCOMB_X28_Y24_N28
\CPU1|WideOr1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|WideOr1~0_combout\ = (\CPU1|WideNor0~1_combout\ & ((!\CPU1|WideNor0~0_combout\) # (!\CPU1|WideNor0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|WideNor0~2_combout\,
	datac => \CPU1|WideNor0~0_combout\,
	datad => \CPU1|WideNor0~1_combout\,
	combout => \CPU1|WideOr1~0_combout\);

-- Location: LCCOMB_X31_Y24_N10
\CPU1|acc[8]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|acc[8]~25_combout\ = (\CPU1|acc[8]~13_combout\ & (((\CPU1|WideNor0~0_combout\ & \CPU1|WideOr1~0_combout\)) # (!\CPU1|Mux66~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|WideNor0~0_combout\,
	datab => \CPU1|Mux66~0_combout\,
	datac => \CPU1|acc[8]~13_combout\,
	datad => \CPU1|WideOr1~0_combout\,
	combout => \CPU1|acc[8]~25_combout\);

-- Location: FF_X31_Y26_N25
\CPU1|acc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Mux15~7_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \CPU1|acc[8]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|acc\(10));

-- Location: LCCOMB_X31_Y26_N14
\CPU1|atm~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|atm~7_combout\ = (!\CPU1|ir\(7) & \CPU1|acc\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|ir\(7),
	datad => \CPU1|acc\(10),
	combout => \CPU1|atm~7_combout\);

-- Location: LCCOMB_X30_Y23_N24
\CPU1|Add5~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add5~22_combout\ = (\CPU1|Add5~21\ & (\CPU1|atm~6_combout\ $ ((!\CPU1|ir\(5))))) # (!\CPU1|Add5~21\ & ((\CPU1|atm~6_combout\ $ (\CPU1|ir\(5))) # (GND)))
-- \CPU1|Add5~23\ = CARRY((\CPU1|atm~6_combout\ $ (!\CPU1|ir\(5))) # (!\CPU1|Add5~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|atm~6_combout\,
	datab => \CPU1|ir\(5),
	datad => VCC,
	cin => \CPU1|Add5~21\,
	combout => \CPU1|Add5~22_combout\,
	cout => \CPU1|Add5~23\);

-- Location: LCCOMB_X30_Y23_N26
\CPU1|Add5~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add5~24_combout\ = \CPU1|ir\(4) $ (\CPU1|Add5~23\ $ (!\CPU1|atm~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|ir\(4),
	datad => \CPU1|atm~5_combout\,
	cin => \CPU1|Add5~23\,
	combout => \CPU1|Add5~24_combout\);

-- Location: LCCOMB_X29_Y26_N16
\CPU1|Mux24~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux24~0_combout\ = (\CPU1|ir\(2) & ((\CPU1|Add5~24_combout\))) # (!\CPU1|ir\(2) & (\CPU1|Add5~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Add5~2_combout\,
	datab => \CPU1|Add5~24_combout\,
	datad => \CPU1|ir\(2),
	combout => \CPU1|Mux24~0_combout\);

-- Location: LCCOMB_X31_Y22_N8
\CPU1|Mux24~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux24~2_combout\ = (\CPU1|Mux24~1_combout\ & ((\CPU1|Mux4~4_combout\) # ((!\CPU1|ir\(1))))) # (!\CPU1|Mux24~1_combout\ & (((\CPU1|Mux24~0_combout\ & \CPU1|ir\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Mux4~4_combout\,
	datab => \CPU1|Mux24~1_combout\,
	datac => \CPU1|Mux24~0_combout\,
	datad => \CPU1|ir\(1),
	combout => \CPU1|Mux24~2_combout\);

-- Location: LCCOMB_X30_Y24_N24
\CPU1|Equal11~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Equal11~1_combout\ = (\CPU1|Equal11~0_combout\ & (!\CPU1|ir\(4) & (!\CPU1|ir\(5) & \CPU1|Equal5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Equal11~0_combout\,
	datab => \CPU1|ir\(4),
	datac => \CPU1|ir\(5),
	datad => \CPU1|Equal5~0_combout\,
	combout => \CPU1|Equal11~1_combout\);

-- Location: LCCOMB_X30_Y24_N2
\CPU1|Equal16~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Equal16~0_combout\ = (\CPU1|Equal10~0_combout\ & (\CPU1|ir\(3) & (\CPU1|Equal11~1_combout\ & \CPU1|ir\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Equal10~0_combout\,
	datab => \CPU1|ir\(3),
	datac => \CPU1|Equal11~1_combout\,
	datad => \CPU1|ir\(2),
	combout => \CPU1|Equal16~0_combout\);

-- Location: LCCOMB_X30_Y27_N12
\CPU1|Equal17~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Equal17~0_combout\ = (!\CPU1|ir\(3) & \CPU1|ir\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU1|ir\(3),
	datad => \CPU1|ir\(4),
	combout => \CPU1|Equal17~0_combout\);

-- Location: LCCOMB_X31_Y23_N14
\CPU1|Equal11~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Equal11~0_combout\ = (\CPU1|ir\(8) & \CPU1|ir\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU1|ir\(8),
	datad => \CPU1|ir\(7),
	combout => \CPU1|Equal11~0_combout\);

-- Location: LCCOMB_X30_Y24_N8
\CPU1|Equal17~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Equal17~1_combout\ = (!\CPU1|ir\(5) & (\CPU1|Equal5~0_combout\ & (\CPU1|Equal17~0_combout\ & \CPU1|Equal11~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ir\(5),
	datab => \CPU1|Equal5~0_combout\,
	datac => \CPU1|Equal17~0_combout\,
	datad => \CPU1|Equal11~0_combout\,
	combout => \CPU1|Equal17~1_combout\);

-- Location: LCCOMB_X30_Y24_N20
\CPU1|acc[1]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|acc[1]~7_combout\ = (!\CPU1|Equal16~0_combout\ & (((!\CPU1|ir\(2)) # (!\CPU1|Equal17~1_combout\)) # (!\CPU1|Equal10~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Equal10~0_combout\,
	datab => \CPU1|Equal16~0_combout\,
	datac => \CPU1|Equal17~1_combout\,
	datad => \CPU1|ir\(2),
	combout => \CPU1|acc[1]~7_combout\);

-- Location: LCCOMB_X28_Y24_N24
\CPU1|acc[1]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|acc[1]~11_combout\ = (\CPU1|ir\(9) & (!\CPU1|ir\(8))) # (!\CPU1|ir\(9) & ((!\CPU1|acc[1]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ir\(8),
	datab => \CPU1|ir\(9),
	datad => \CPU1|acc[1]~7_combout\,
	combout => \CPU1|acc[1]~11_combout\);

-- Location: LCCOMB_X31_Y22_N10
\CPU1|Mux24~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux24~4_combout\ = (\CPU1|ir\(9) & (((!\CPU1|acc[1]~11_combout\)))) # (!\CPU1|ir\(9) & ((\CPU1|Mux24~3_combout\) # ((\CPU1|acc\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Mux24~3_combout\,
	datab => \CPU1|acc[1]~11_combout\,
	datac => \CPU1|ir\(9),
	datad => \CPU1|acc\(1),
	combout => \CPU1|Mux24~4_combout\);

-- Location: LCCOMB_X31_Y22_N4
\CPU1|Mux24~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux24~5_combout\ = (\CPU1|acc[1]~10_combout\ & ((\CPU1|Mux24~4_combout\ & (\CPU1|atm~1_combout\)) # (!\CPU1|Mux24~4_combout\ & ((\CPU1|Mux24~2_combout\))))) # (!\CPU1|acc[1]~10_combout\ & (((\CPU1|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|acc[1]~10_combout\,
	datab => \CPU1|atm~1_combout\,
	datac => \CPU1|Mux24~2_combout\,
	datad => \CPU1|Mux24~4_combout\,
	combout => \CPU1|Mux24~5_combout\);

-- Location: LCCOMB_X34_Y24_N0
\CPU1|acc[1]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|acc[1]~12_combout\ = (\CPU1|ir\(11) & (!\CPU1|acc~8_combout\)) # (!\CPU1|ir\(11) & ((\CPU1|ir\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|ir\(11),
	datac => \CPU1|acc~8_combout\,
	datad => \CPU1|ir\(10),
	combout => \CPU1|acc[1]~12_combout\);

-- Location: LCCOMB_X27_Y24_N30
\CPU1|WideOr2~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|WideOr2~1_combout\ = (\CPU1|WideOr2~0_combout\ & (\CPU1|Tty~0_combout\ & \CPU1|WideOr0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|WideOr2~0_combout\,
	datac => \CPU1|Tty~0_combout\,
	datad => \CPU1|WideOr0~1_combout\,
	combout => \CPU1|WideOr2~1_combout\);

-- Location: LCCOMB_X28_Y24_N4
\CPU1|WideOr2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|WideOr2~combout\ = (((\CPU1|WideNor0~2_combout\ & \CPU1|WideNor0~1_combout\)) # (!\CPU1|WideNor0~0_combout\)) # (!\CPU1|WideOr2~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|WideNor0~2_combout\,
	datab => \CPU1|WideOr2~1_combout\,
	datac => \CPU1|WideNor0~0_combout\,
	datad => \CPU1|WideNor0~1_combout\,
	combout => \CPU1|WideOr2~combout\);

-- Location: LCCOMB_X34_Y24_N30
\CPU1|acc[6]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|acc[6]~14_combout\ = (\CPU1|acc[8]~13_combout\ & ((!\CPU1|WideOr2~combout\) # (!\CPU1|Mux66~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|Mux66~0_combout\,
	datac => \CPU1|WideOr2~combout\,
	datad => \CPU1|acc[8]~13_combout\,
	combout => \CPU1|acc[6]~14_combout\);

-- Location: FF_X34_Y24_N27
\CPU1|acc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|acc[1]~3_combout\,
	asdata => \CPU1|Mux24~5_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	sclr => \CPU1|acc[1]~12_combout\,
	sload => \CPU1|ir\(11),
	ena => \CPU1|acc[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|acc\(1));

-- Location: LCCOMB_X35_Y25_N24
\CPU1|atm~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|atm~1_combout\ = (\CPU1|acc\(1) & !\CPU1|ir\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU1|acc\(1),
	datad => \CPU1|ir\(7),
	combout => \CPU1|atm~1_combout\);

-- Location: LCCOMB_X30_Y23_N6
\CPU1|Add5~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add5~4_combout\ = (\CPU1|Add5~3\ & ((\CPU1|atm~0_combout\ $ (\CPU1|ir\(5))))) # (!\CPU1|Add5~3\ & (\CPU1|atm~0_combout\ $ (\CPU1|ir\(5) $ (VCC))))
-- \CPU1|Add5~5\ = CARRY((!\CPU1|Add5~3\ & (\CPU1|atm~0_combout\ $ (\CPU1|ir\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|atm~0_combout\,
	datab => \CPU1|ir\(5),
	datad => VCC,
	cin => \CPU1|Add5~3\,
	combout => \CPU1|Add5~4_combout\,
	cout => \CPU1|Add5~5\);

-- Location: LCCOMB_X35_Y25_N26
\CPU1|atm~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|atm~3_combout\ = (\CPU1|acc\(3) & !\CPU1|ir\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|acc\(3),
	datad => \CPU1|ir\(7),
	combout => \CPU1|atm~3_combout\);

-- Location: LCCOMB_X30_Y23_N8
\CPU1|Add5~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add5~6_combout\ = (\CPU1|Add5~5\ & (\CPU1|ir\(5) $ ((!\CPU1|atm~3_combout\)))) # (!\CPU1|Add5~5\ & ((\CPU1|ir\(5) $ (\CPU1|atm~3_combout\)) # (GND)))
-- \CPU1|Add5~7\ = CARRY((\CPU1|ir\(5) $ (!\CPU1|atm~3_combout\)) # (!\CPU1|Add5~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ir\(5),
	datab => \CPU1|atm~3_combout\,
	datad => VCC,
	cin => \CPU1|Add5~5\,
	combout => \CPU1|Add5~6_combout\,
	cout => \CPU1|Add5~7\);

-- Location: LCCOMB_X30_Y23_N10
\CPU1|Add5~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add5~8_combout\ = (\CPU1|Add5~7\ & ((\CPU1|atm~4_combout\ $ (\CPU1|ir\(5))))) # (!\CPU1|Add5~7\ & (\CPU1|atm~4_combout\ $ (\CPU1|ir\(5) $ (VCC))))
-- \CPU1|Add5~9\ = CARRY((!\CPU1|Add5~7\ & (\CPU1|atm~4_combout\ $ (\CPU1|ir\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|atm~4_combout\,
	datab => \CPU1|ir\(5),
	datad => VCC,
	cin => \CPU1|Add5~7\,
	combout => \CPU1|Add5~8_combout\,
	cout => \CPU1|Add5~9\);

-- Location: LCCOMB_X34_Y22_N2
\CPU1|Mux4~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux4~3_combout\ = (\CPU1|ir\(2) & (\CPU1|Add5~4_combout\)) # (!\CPU1|ir\(2) & ((\CPU1|Add5~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|Add5~4_combout\,
	datac => \CPU1|Add5~8_combout\,
	datad => \CPU1|ir\(2),
	combout => \CPU1|Mux4~3_combout\);

-- Location: LCCOMB_X34_Y23_N22
\CPU1|Mux21~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux21~0_combout\ = (\CPU1|ir\(3) & (((\CPU1|ir\(1))))) # (!\CPU1|ir\(3) & ((\CPU1|ir\(1) & ((\CPU1|Mux4~3_combout\))) # (!\CPU1|ir\(1) & (\CPU1|Mux4~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Mux4~6_combout\,
	datab => \CPU1|ir\(3),
	datac => \CPU1|ir\(1),
	datad => \CPU1|Mux4~3_combout\,
	combout => \CPU1|Mux21~0_combout\);

-- Location: LCCOMB_X30_Y22_N16
\CPU1|Mux4~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux4~11_combout\ = (\CPU1|ir\(2) & (\CPU1|Add5~8_combout\)) # (!\CPU1|ir\(2) & ((\CPU1|Add5~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|Add5~8_combout\,
	datac => \CPU1|Add5~12_combout\,
	datad => \CPU1|ir\(2),
	combout => \CPU1|Mux4~11_combout\);

-- Location: LCCOMB_X34_Y23_N24
\CPU1|Mux21~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux21~1_combout\ = (\CPU1|ir\(3) & ((\CPU1|Mux21~0_combout\ & ((\CPU1|Mux4~11_combout\))) # (!\CPU1|Mux21~0_combout\ & (\CPU1|Mux4~9_combout\)))) # (!\CPU1|ir\(3) & (((\CPU1|Mux21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Mux4~9_combout\,
	datab => \CPU1|ir\(3),
	datac => \CPU1|Mux21~0_combout\,
	datad => \CPU1|Mux4~11_combout\,
	combout => \CPU1|Mux21~1_combout\);

-- Location: LCCOMB_X34_Y23_N4
\CPU1|Mux21~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux21~4_combout\ = (\CPU1|Mux21~3_combout\ & (((\CPU1|atm~4_combout\)) # (!\CPU1|acc[1]~10_combout\))) # (!\CPU1|Mux21~3_combout\ & (\CPU1|acc[1]~10_combout\ & ((\CPU1|Mux21~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Mux21~3_combout\,
	datab => \CPU1|acc[1]~10_combout\,
	datac => \CPU1|atm~4_combout\,
	datad => \CPU1|Mux21~1_combout\,
	combout => \CPU1|Mux21~4_combout\);

-- Location: FF_X34_Y24_N21
\CPU1|acc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|acc[4]~2_combout\,
	asdata => \CPU1|Mux21~4_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	sclr => \CPU1|acc[1]~12_combout\,
	sload => \CPU1|ir\(11),
	ena => \CPU1|acc[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|acc\(4));

-- Location: LCCOMB_X32_Y24_N14
\CPU1|Add1~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add1~10_combout\ = (\CPU1|acc\(5) & ((\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(5) & (\CPU1|Add1~9\ & VCC)) # (!\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(5) & (!\CPU1|Add1~9\)))) # (!\CPU1|acc\(5) & 
-- ((\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(5) & (!\CPU1|Add1~9\)) # (!\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(5) & ((\CPU1|Add1~9\) # (GND)))))
-- \CPU1|Add1~11\ = CARRY((\CPU1|acc\(5) & (!\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(5) & !\CPU1|Add1~9\)) # (!\CPU1|acc\(5) & ((!\CPU1|Add1~9\) # (!\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|acc\(5),
	datab => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(5),
	datad => VCC,
	cin => \CPU1|Add1~9\,
	combout => \CPU1|Add1~10_combout\,
	cout => \CPU1|Add1~11\);

-- Location: LCCOMB_X34_Y24_N24
\CPU1|acc[5]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|acc[5]~1_combout\ = (\CPU1|ir\(9) & ((\CPU1|Add1~10_combout\))) # (!\CPU1|ir\(9) & (\CPU1|acc~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|acc~18_combout\,
	datab => \CPU1|ir\(9),
	datad => \CPU1|Add1~10_combout\,
	combout => \CPU1|acc[5]~1_combout\);

-- Location: LCCOMB_X30_Y23_N12
\CPU1|Add5~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add5~10_combout\ = (\CPU1|Add5~9\ & (\CPU1|ir\(5) $ ((!\CPU1|atm~12_combout\)))) # (!\CPU1|Add5~9\ & ((\CPU1|ir\(5) $ (\CPU1|atm~12_combout\)) # (GND)))
-- \CPU1|Add5~11\ = CARRY((\CPU1|ir\(5) $ (!\CPU1|atm~12_combout\)) # (!\CPU1|Add5~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ir\(5),
	datab => \CPU1|atm~12_combout\,
	datad => VCC,
	cin => \CPU1|Add5~9\,
	combout => \CPU1|Add5~10_combout\,
	cout => \CPU1|Add5~11\);

-- Location: LCCOMB_X30_Y22_N2
\CPU1|Mux4~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux4~9_combout\ = (\CPU1|ir\(2) & (\CPU1|Add5~8_combout\)) # (!\CPU1|ir\(2) & ((\CPU1|Add5~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|Add5~8_combout\,
	datac => \CPU1|Add5~10_combout\,
	datad => \CPU1|ir\(2),
	combout => \CPU1|Mux4~9_combout\);

-- Location: LCCOMB_X30_Y22_N20
\CPU1|Mux20~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux20~0_combout\ = (\CPU1|ir\(3) & (((\CPU1|Mux4~8_combout\) # (\CPU1|ir\(1))))) # (!\CPU1|ir\(3) & (\CPU1|Mux4~9_combout\ & ((!\CPU1|ir\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ir\(3),
	datab => \CPU1|Mux4~9_combout\,
	datac => \CPU1|Mux4~8_combout\,
	datad => \CPU1|ir\(1),
	combout => \CPU1|Mux20~0_combout\);

-- Location: LCCOMB_X30_Y22_N22
\CPU1|Mux4~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux4~7_combout\ = (\CPU1|ir\(2) & (\CPU1|Add5~6_combout\)) # (!\CPU1|ir\(2) & ((\CPU1|Add5~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Add5~6_combout\,
	datac => \CPU1|Add5~10_combout\,
	datad => \CPU1|ir\(2),
	combout => \CPU1|Mux4~7_combout\);

-- Location: LCCOMB_X30_Y22_N30
\CPU1|Mux4~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux4~10_combout\ = (\CPU1|ir\(2) & ((\CPU1|Add5~10_combout\))) # (!\CPU1|ir\(2) & (\CPU1|Add5~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Add5~14_combout\,
	datac => \CPU1|Add5~10_combout\,
	datad => \CPU1|ir\(2),
	combout => \CPU1|Mux4~10_combout\);

-- Location: LCCOMB_X31_Y22_N18
\CPU1|Mux20~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux20~1_combout\ = (\CPU1|ir\(1) & ((\CPU1|Mux20~0_combout\ & ((\CPU1|Mux4~10_combout\))) # (!\CPU1|Mux20~0_combout\ & (\CPU1|Mux4~7_combout\)))) # (!\CPU1|ir\(1) & (\CPU1|Mux20~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ir\(1),
	datab => \CPU1|Mux20~0_combout\,
	datac => \CPU1|Mux4~7_combout\,
	datad => \CPU1|Mux4~10_combout\,
	combout => \CPU1|Mux20~1_combout\);

-- Location: LCCOMB_X31_Y22_N12
\CPU1|Mux20~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux20~3_combout\ = (\CPU1|ir\(9) & (((!\CPU1|acc[1]~11_combout\)))) # (!\CPU1|ir\(9) & ((\CPU1|Mux20~2_combout\) # ((\CPU1|acc\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Mux20~2_combout\,
	datab => \CPU1|ir\(9),
	datac => \CPU1|acc\(5),
	datad => \CPU1|acc[1]~11_combout\,
	combout => \CPU1|Mux20~3_combout\);

-- Location: LCCOMB_X31_Y22_N22
\CPU1|Mux20~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux20~4_combout\ = (\CPU1|acc[1]~10_combout\ & ((\CPU1|Mux20~3_combout\ & (\CPU1|atm~12_combout\)) # (!\CPU1|Mux20~3_combout\ & ((\CPU1|Mux20~1_combout\))))) # (!\CPU1|acc[1]~10_combout\ & (((\CPU1|Mux20~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|atm~12_combout\,
	datab => \CPU1|Mux20~1_combout\,
	datac => \CPU1|acc[1]~10_combout\,
	datad => \CPU1|Mux20~3_combout\,
	combout => \CPU1|Mux20~4_combout\);

-- Location: FF_X34_Y24_N25
\CPU1|acc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|acc[5]~1_combout\,
	asdata => \CPU1|Mux20~4_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	sclr => \CPU1|acc[1]~12_combout\,
	sload => \CPU1|ir\(11),
	ena => \CPU1|acc[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|acc\(5));

-- Location: LCCOMB_X31_Y22_N6
\CPU1|atm~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|atm~12_combout\ = (!\CPU1|ir\(7) & \CPU1|acc\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|ir\(7),
	datac => \CPU1|acc\(5),
	combout => \CPU1|atm~12_combout\);

-- Location: LCCOMB_X30_Y22_N8
\CPU1|Mux4~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux4~8_combout\ = (\CPU1|ir\(2) & ((\CPU1|Add5~10_combout\))) # (!\CPU1|ir\(2) & (\CPU1|Add5~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|Add5~12_combout\,
	datac => \CPU1|Add5~10_combout\,
	datad => \CPU1|ir\(2),
	combout => \CPU1|Mux4~8_combout\);

-- Location: LCCOMB_X30_Y22_N26
\CPU1|Mux4~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux4~12_combout\ = (\CPU1|ir\(2) & ((\CPU1|Add5~12_combout\))) # (!\CPU1|ir\(2) & (\CPU1|Add5~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Add5~14_combout\,
	datac => \CPU1|Add5~12_combout\,
	datad => \CPU1|ir\(2),
	combout => \CPU1|Mux4~12_combout\);

-- Location: LCCOMB_X30_Y22_N28
\CPU1|Mux19~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux19~0_combout\ = (\CPU1|ir\(3) & (((\CPU1|Mux4~12_combout\) # (\CPU1|ir\(1))))) # (!\CPU1|ir\(3) & (\CPU1|Mux4~8_combout\ & ((!\CPU1|ir\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ir\(3),
	datab => \CPU1|Mux4~8_combout\,
	datac => \CPU1|Mux4~12_combout\,
	datad => \CPU1|ir\(1),
	combout => \CPU1|Mux19~0_combout\);

-- Location: LCCOMB_X34_Y23_N20
\CPU1|Mux19~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux19~1_combout\ = (\CPU1|Mux19~0_combout\ & ((\CPU1|Mux4~13_combout\) # ((!\CPU1|ir\(1))))) # (!\CPU1|Mux19~0_combout\ & (((\CPU1|ir\(1) & \CPU1|Mux4~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Mux4~13_combout\,
	datab => \CPU1|Mux19~0_combout\,
	datac => \CPU1|ir\(1),
	datad => \CPU1|Mux4~11_combout\,
	combout => \CPU1|Mux19~1_combout\);

-- Location: LCCOMB_X34_Y24_N8
\CPU1|atm~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|atm~11_combout\ = (\CPU1|acc\(6) & !\CPU1|ir\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|acc\(6),
	datac => \CPU1|ir\(7),
	combout => \CPU1|atm~11_combout\);

-- Location: LCCOMB_X34_Y24_N12
\CPU1|Mux19~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux19~3_combout\ = (\CPU1|ir\(9) & (((!\CPU1|acc[1]~11_combout\)))) # (!\CPU1|ir\(9) & ((\CPU1|Mux19~2_combout\) # ((\CPU1|acc\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Mux19~2_combout\,
	datab => \CPU1|ir\(9),
	datac => \CPU1|acc[1]~11_combout\,
	datad => \CPU1|acc\(6),
	combout => \CPU1|Mux19~3_combout\);

-- Location: LCCOMB_X34_Y24_N14
\CPU1|Mux19~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux19~4_combout\ = (\CPU1|acc[1]~10_combout\ & ((\CPU1|Mux19~3_combout\ & ((\CPU1|atm~11_combout\))) # (!\CPU1|Mux19~3_combout\ & (\CPU1|Mux19~1_combout\)))) # (!\CPU1|acc[1]~10_combout\ & (((\CPU1|Mux19~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|acc[1]~10_combout\,
	datab => \CPU1|Mux19~1_combout\,
	datac => \CPU1|atm~11_combout\,
	datad => \CPU1|Mux19~3_combout\,
	combout => \CPU1|Mux19~4_combout\);

-- Location: FF_X34_Y24_N11
\CPU1|acc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|acc[6]~0_combout\,
	asdata => \CPU1|Mux19~4_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	sclr => \CPU1|acc[1]~12_combout\,
	sload => \CPU1|ir\(11),
	ena => \CPU1|acc[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|acc\(6));

-- Location: LCCOMB_X32_Y24_N18
\CPU1|Add1~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add1~14_combout\ = (\CPU1|acc\(7) & ((\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(7) & (\CPU1|Add1~13\ & VCC)) # (!\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(7) & (!\CPU1|Add1~13\)))) # (!\CPU1|acc\(7) & 
-- ((\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(7) & (!\CPU1|Add1~13\)) # (!\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(7) & ((\CPU1|Add1~13\) # (GND)))))
-- \CPU1|Add1~15\ = CARRY((\CPU1|acc\(7) & (!\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(7) & !\CPU1|Add1~13\)) # (!\CPU1|acc\(7) & ((!\CPU1|Add1~13\) # (!\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|acc\(7),
	datab => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(7),
	datad => VCC,
	cin => \CPU1|Add1~13\,
	combout => \CPU1|Add1~14_combout\,
	cout => \CPU1|Add1~15\);

-- Location: LCCOMB_X32_Y24_N20
\CPU1|Add1~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add1~16_combout\ = ((\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(8) $ (\CPU1|acc\(8) $ (!\CPU1|Add1~15\)))) # (GND)
-- \CPU1|Add1~17\ = CARRY((\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(8) & ((\CPU1|acc\(8)) # (!\CPU1|Add1~15\))) # (!\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(8) & (\CPU1|acc\(8) & !\CPU1|Add1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(8),
	datab => \CPU1|acc\(8),
	datad => VCC,
	cin => \CPU1|Add1~15\,
	combout => \CPU1|Add1~16_combout\,
	cout => \CPU1|Add1~17\);

-- Location: LCCOMB_X31_Y26_N18
\CPU1|Mux17~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux17~7_combout\ = (\CPU1|acc[8]~21_combout\ & ((\CPU1|Add1~16_combout\) # ((!\CPU1|Mux17~1_combout\ & \CPU1|Mux17~6_combout\)))) # (!\CPU1|acc[8]~21_combout\ & (!\CPU1|Mux17~1_combout\ & (\CPU1|Mux17~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|acc[8]~21_combout\,
	datab => \CPU1|Mux17~1_combout\,
	datac => \CPU1|Mux17~6_combout\,
	datad => \CPU1|Add1~16_combout\,
	combout => \CPU1|Mux17~7_combout\);

-- Location: FF_X31_Y26_N19
\CPU1|acc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Mux17~7_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \CPU1|acc[8]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|acc\(8));

-- Location: LCCOMB_X28_Y26_N18
\CPU1|atm~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|atm~8_combout\ = (\CPU1|acc\(9) & !\CPU1|ir\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU1|acc\(9),
	datad => \CPU1|ir\(7),
	combout => \CPU1|atm~8_combout\);

-- Location: LCCOMB_X28_Y26_N24
\CPU1|Selector43~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector43~0_combout\ = (\CPU1|Equal15~0_combout\ & ((\CPU1|acc\(9)) # ((\CPU1|DskReg\(9) & \CPU1|WideOr7~combout\)))) # (!\CPU1|Equal15~0_combout\ & (((\CPU1|DskReg\(9) & \CPU1|WideOr7~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Equal15~0_combout\,
	datab => \CPU1|acc\(9),
	datac => \CPU1|DskReg\(9),
	datad => \CPU1|WideOr7~combout\,
	combout => \CPU1|Selector43~0_combout\);

-- Location: FF_X28_Y26_N25
\CPU1|DskReg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Selector43~0_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \CPU1|Dir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DskReg\(9));

-- Location: LCCOMB_X28_Y26_N10
\CPU1|Mux16~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux16~10_combout\ = (\CPU1|acc\(9) & (\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(9))) # (!\CPU1|acc\(9) & ((\CPU1|DskReg\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|acc\(9),
	datac => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(9),
	datad => \CPU1|DskReg\(9),
	combout => \CPU1|Mux16~10_combout\);

-- Location: LCCOMB_X28_Y26_N28
\CPU1|Mux16~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux16~11_combout\ = (\CPU1|acc[8]~23_combout\ & (!\CPU1|acc[8]~22_combout\ & ((\CPU1|acc\(9)) # (\CPU1|Mux16~10_combout\)))) # (!\CPU1|acc[8]~23_combout\ & ((\CPU1|acc[8]~22_combout\) # ((\CPU1|acc\(9) & \CPU1|Mux16~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|acc[8]~23_combout\,
	datab => \CPU1|acc[8]~22_combout\,
	datac => \CPU1|acc\(9),
	datad => \CPU1|Mux16~10_combout\,
	combout => \CPU1|Mux16~11_combout\);

-- Location: LCCOMB_X28_Y26_N16
\CPU1|Mux16~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux16~13_combout\ = (\CPU1|Mux16~12_combout\ & ((\CPU1|acc[8]~24_combout\ & ((\CPU1|atm~8_combout\) # (!\CPU1|Mux16~11_combout\))) # (!\CPU1|acc[8]~24_combout\ & ((\CPU1|Mux16~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Mux16~12_combout\,
	datab => \CPU1|atm~8_combout\,
	datac => \CPU1|acc[8]~24_combout\,
	datad => \CPU1|Mux16~11_combout\,
	combout => \CPU1|Mux16~13_combout\);

-- Location: LCCOMB_X28_Y26_N26
\CPU1|Mux16~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux16~6_combout\ = (\CPU1|acc[8]~23_combout\ & ((\CPU1|acc\(9)) # ((\CPU1|DskReg\(9))))) # (!\CPU1|acc[8]~23_combout\ & (\CPU1|acc\(9) & (\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|acc[8]~23_combout\,
	datab => \CPU1|acc\(9),
	datac => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(9),
	datad => \CPU1|DskReg\(9),
	combout => \CPU1|Mux16~6_combout\);

-- Location: LCCOMB_X28_Y26_N14
\CPU1|Mux16~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux16~17_combout\ = (\CPU1|ir\(11) & ((\CPU1|ir\(9) & (\CPU1|ir\(8))) # (!\CPU1|ir\(9) & ((\CPU1|Mux16~6_combout\))))) # (!\CPU1|ir\(11) & (((\CPU1|Mux16~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ir\(11),
	datab => \CPU1|ir\(8),
	datac => \CPU1|Mux16~6_combout\,
	datad => \CPU1|ir\(9),
	combout => \CPU1|Mux16~17_combout\);

-- Location: LCCOMB_X28_Y26_N4
\CPU1|Mux16~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux16~16_combout\ = (\CPU1|acc[8]~24_combout\ & (((!\CPU1|ir\(7) & \CPU1|acc\(9))) # (!\CPU1|Mux16~17_combout\))) # (!\CPU1|acc[8]~24_combout\ & (((\CPU1|Mux16~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|acc[8]~24_combout\,
	datab => \CPU1|ir\(7),
	datac => \CPU1|Mux16~17_combout\,
	datad => \CPU1|acc\(9),
	combout => \CPU1|Mux16~16_combout\);

-- Location: LCCOMB_X28_Y26_N0
\CPU1|Mux16~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux16~9_combout\ = (\CPU1|Mux16~16_combout\ & ((\CPU1|Mux16~8_combout\) # (\CPU1|Mux4~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Mux16~8_combout\,
	datac => \CPU1|Mux16~16_combout\,
	datad => \CPU1|Mux4~14_combout\,
	combout => \CPU1|Mux16~9_combout\);

-- Location: LCCOMB_X30_Y22_N0
\CPU1|Mux4~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux4~19_combout\ = (\CPU1|ir\(2) & (\CPU1|Add5~14_combout\)) # (!\CPU1|ir\(2) & ((\CPU1|Add5~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Add5~14_combout\,
	datac => \CPU1|Add5~18_combout\,
	datad => \CPU1|ir\(2),
	combout => \CPU1|Mux4~19_combout\);

-- Location: LCCOMB_X28_Y26_N20
\CPU1|Mux16~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux16~7_combout\ = (\CPU1|ir\(3)) # ((\CPU1|Mux16~17_combout\) # (\CPU1|Mux4~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ir\(3),
	datab => \CPU1|Mux16~17_combout\,
	datac => \CPU1|Mux4~19_combout\,
	combout => \CPU1|Mux16~7_combout\);

-- Location: LCCOMB_X28_Y26_N2
\CPU1|Mux16~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux16~14_combout\ = (\CPU1|ir\(1) & (((\CPU1|Mux16~9_combout\ & \CPU1|Mux16~7_combout\)))) # (!\CPU1|ir\(1) & (\CPU1|Mux16~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ir\(1),
	datab => \CPU1|Mux16~13_combout\,
	datac => \CPU1|Mux16~9_combout\,
	datad => \CPU1|Mux16~7_combout\,
	combout => \CPU1|Mux16~14_combout\);

-- Location: LCCOMB_X28_Y26_N8
\CPU1|Mux16~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux16~15_combout\ = (\CPU1|acc[8]~21_combout\ & ((\CPU1|Add1~18_combout\) # ((!\CPU1|Mux17~1_combout\ & \CPU1|Mux16~14_combout\)))) # (!\CPU1|acc[8]~21_combout\ & (!\CPU1|Mux17~1_combout\ & ((\CPU1|Mux16~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|acc[8]~21_combout\,
	datab => \CPU1|Mux17~1_combout\,
	datac => \CPU1|Add1~18_combout\,
	datad => \CPU1|Mux16~14_combout\,
	combout => \CPU1|Mux16~15_combout\);

-- Location: FF_X28_Y26_N9
\CPU1|acc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Mux16~15_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \CPU1|acc[8]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|acc\(9));

-- Location: FF_X29_Y22_N21
\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clk~inputclkctrl_outclk\,
	asdata => \CPU1|DMA\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0));

-- Location: FF_X29_Y22_N15
\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_Clk~inputclkctrl_outclk\,
	asdata => \CPU1|DMA\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1));

-- Location: LCCOMB_X29_Y20_N18
\Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode658w[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode658w[2]~0_combout\ = (\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13) & !\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13),
	datad => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14),
	combout => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode658w[2]~0_combout\);

-- Location: LCCOMB_X29_Y20_N4
\Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode658w[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode658w\(2) = (\auto_hub|irf_reg[2][2]~q\ & (\Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode658w[2]~0_combout\ & (\auto_hub|shadow_jsm|state\(5) & 
-- \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[2][2]~q\,
	datab => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode658w[2]~0_combout\,
	datac => \auto_hub|shadow_jsm|state\(5),
	datad => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\,
	combout => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode658w\(2));

-- Location: LCCOMB_X29_Y25_N26
\Mem2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode697w[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mem2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode697w[2]~0_combout\ = (\CPU1|DMA\(13) & !\CPU1|DMA\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU1|DMA\(13),
	datad => \CPU1|DMA\(14),
	combout => \Mem2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode697w[2]~0_combout\);

-- Location: LCCOMB_X32_Y27_N4
\CPU1|DMBout[9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|DMBout[9]~feeder_combout\ = \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(9),
	combout => \CPU1|DMBout[9]~feeder_combout\);

-- Location: FF_X32_Y27_N5
\CPU1|DMBout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|DMBout[9]~feeder_combout\,
	ena => \CPU1|DMBout[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DMBout\(9));

-- Location: FF_X29_Y25_N17
\CPU1|DMA[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \CPU1|DskAdd\(0),
	clrn => \Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \CPU1|st.D0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DMA\(0));

-- Location: FF_X29_Y25_N3
\CPU1|DMA[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \CPU1|DskAdd\(1),
	clrn => \Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \CPU1|st.D0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DMA\(1));

-- Location: LCCOMB_X29_Y25_N20
\CPU1|DMA[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|DMA[2]~feeder_combout\ = \CPU1|DskAdd\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CPU1|DskAdd\(2),
	combout => \CPU1|DMA[2]~feeder_combout\);

-- Location: FF_X29_Y25_N21
\CPU1|DMA[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|DMA[2]~feeder_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \CPU1|st.D0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DMA\(2));

-- Location: LCCOMB_X27_Y25_N6
\CPU1|DskAdd[3]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|DskAdd[3]~21_combout\ = (\CPU1|DskAdd\(3) & (!\CPU1|DskAdd[2]~20\)) # (!\CPU1|DskAdd\(3) & ((\CPU1|DskAdd[2]~20\) # (GND)))
-- \CPU1|DskAdd[3]~22\ = CARRY((!\CPU1|DskAdd[2]~20\) # (!\CPU1|DskAdd\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DskAdd\(3),
	datad => VCC,
	cin => \CPU1|DskAdd[2]~20\,
	combout => \CPU1|DskAdd[3]~21_combout\,
	cout => \CPU1|DskAdd[3]~22\);

-- Location: LCCOMB_X28_Y24_N22
\CPU1|WideOr4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|WideOr4~0_combout\ = (\CPU1|acc[1]~7_combout\ & (\CPU1|WideNor0~1_combout\ & ((!\CPU1|WideNor0~0_combout\) # (!\CPU1|WideNor0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|WideNor0~2_combout\,
	datab => \CPU1|acc[1]~7_combout\,
	datac => \CPU1|WideNor0~0_combout\,
	datad => \CPU1|WideNor0~1_combout\,
	combout => \CPU1|WideOr4~0_combout\);

-- Location: LCCOMB_X31_Y24_N0
\CPU1|Equal1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Equal1~2_combout\ = (\CPU1|ir\(0) & (!\CPU1|ir\(1) & !\CPU1|ir\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ir\(0),
	datac => \CPU1|ir\(1),
	datad => \CPU1|ir\(2),
	combout => \CPU1|Equal1~2_combout\);

-- Location: LCCOMB_X31_Y24_N26
\CPU1|Equal9~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Equal9~0_combout\ = (!\CPU1|ir\(5) & (\CPU1|Equal1~0_combout\ & \CPU1|Equal5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ir\(5),
	datab => \CPU1|Equal1~0_combout\,
	datac => \CPU1|Equal5~0_combout\,
	combout => \CPU1|Equal9~0_combout\);

-- Location: LCCOMB_X31_Y24_N12
\CPU1|WideOr7~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|WideOr7~0_combout\ = ((!\CPU1|Equal1~2_combout\ & ((\CPU1|ir\(2)) # (!\CPU1|Equal10~0_combout\)))) # (!\CPU1|Equal9~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ir\(2),
	datab => \CPU1|Equal1~2_combout\,
	datac => \CPU1|Equal9~0_combout\,
	datad => \CPU1|Equal10~0_combout\,
	combout => \CPU1|WideOr7~0_combout\);

-- Location: LCCOMB_X29_Y24_N14
\CPU1|WideOr5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|WideOr5~combout\ = (\CPU1|Equal14~0_combout\) # ((!\CPU1|WideOr7~0_combout\) # (!\CPU1|WideOr4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Equal14~0_combout\,
	datac => \CPU1|WideOr4~0_combout\,
	datad => \CPU1|WideOr7~0_combout\,
	combout => \CPU1|WideOr5~combout\);

-- Location: LCCOMB_X31_Y22_N2
\CPU1|Selector37~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector37~0_combout\ = (\CPU1|acc\(3) & (((\CPU1|DskAdd\(3) & \CPU1|WideOr5~combout\)) # (!\CPU1|acc~8_combout\))) # (!\CPU1|acc\(3) & (\CPU1|DskAdd\(3) & ((\CPU1|WideOr5~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|acc\(3),
	datab => \CPU1|DskAdd\(3),
	datac => \CPU1|acc~8_combout\,
	datad => \CPU1|WideOr5~combout\,
	combout => \CPU1|Selector37~0_combout\);

-- Location: LCCOMB_X27_Y25_N30
\CPU1|DskAdd[6]~43\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|DskAdd[6]~43_combout\ = (\CPU1|Dir~0_combout\) # ((\CPU1|st.D0~q\ & !\CPU1|st.S1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|st.D0~q\,
	datab => \CPU1|Dir~0_combout\,
	datad => \CPU1|st.S1~q\,
	combout => \CPU1|DskAdd[6]~43_combout\);

-- Location: FF_X27_Y25_N7
\CPU1|DskAdd[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|DskAdd[3]~21_combout\,
	asdata => \CPU1|Selector37~0_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	sload => \CPU1|ALT_INV_st.D0~q\,
	ena => \CPU1|DskAdd[6]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DskAdd\(3));

-- Location: LCCOMB_X29_Y25_N22
\CPU1|DMA[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|DMA[3]~feeder_combout\ = \CPU1|DskAdd\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CPU1|DskAdd\(3),
	combout => \CPU1|DMA[3]~feeder_combout\);

-- Location: FF_X29_Y25_N23
\CPU1|DMA[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|DMA[3]~feeder_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \CPU1|st.D0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DMA\(3));

-- Location: LCCOMB_X29_Y25_N0
\CPU1|DMA[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|DMA[4]~feeder_combout\ = \CPU1|DskAdd\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CPU1|DskAdd\(4),
	combout => \CPU1|DMA[4]~feeder_combout\);

-- Location: FF_X29_Y25_N1
\CPU1|DMA[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|DMA[4]~feeder_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \CPU1|st.D0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DMA\(4));

-- Location: LCCOMB_X27_Y25_N10
\CPU1|DskAdd[5]~25\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|DskAdd[5]~25_combout\ = (\CPU1|DskAdd\(5) & (!\CPU1|DskAdd[4]~24\)) # (!\CPU1|DskAdd\(5) & ((\CPU1|DskAdd[4]~24\) # (GND)))
-- \CPU1|DskAdd[5]~26\ = CARRY((!\CPU1|DskAdd[4]~24\) # (!\CPU1|DskAdd\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DskAdd\(5),
	datad => VCC,
	cin => \CPU1|DskAdd[4]~24\,
	combout => \CPU1|DskAdd[5]~25_combout\,
	cout => \CPU1|DskAdd[5]~26\);

-- Location: LCCOMB_X31_Y22_N28
\CPU1|Selector35~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector35~0_combout\ = (\CPU1|DskAdd\(5) & ((\CPU1|WideOr5~combout\) # ((\CPU1|acc\(5) & !\CPU1|acc~8_combout\)))) # (!\CPU1|DskAdd\(5) & (\CPU1|acc\(5) & (!\CPU1|acc~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DskAdd\(5),
	datab => \CPU1|acc\(5),
	datac => \CPU1|acc~8_combout\,
	datad => \CPU1|WideOr5~combout\,
	combout => \CPU1|Selector35~0_combout\);

-- Location: FF_X27_Y25_N11
\CPU1|DskAdd[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|DskAdd[5]~25_combout\,
	asdata => \CPU1|Selector35~0_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	sload => \CPU1|ALT_INV_st.D0~q\,
	ena => \CPU1|DskAdd[6]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DskAdd\(5));

-- Location: FF_X26_Y25_N9
\CPU1|DMA[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \CPU1|DskAdd\(5),
	clrn => \Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \CPU1|st.D0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DMA\(5));

-- Location: LCCOMB_X27_Y25_N12
\CPU1|DskAdd[6]~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|DskAdd[6]~27_combout\ = (\CPU1|DskAdd\(6) & (\CPU1|DskAdd[5]~26\ $ (GND))) # (!\CPU1|DskAdd\(6) & (!\CPU1|DskAdd[5]~26\ & VCC))
-- \CPU1|DskAdd[6]~28\ = CARRY((\CPU1|DskAdd\(6) & !\CPU1|DskAdd[5]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DskAdd\(6),
	datad => VCC,
	cin => \CPU1|DskAdd[5]~26\,
	combout => \CPU1|DskAdd[6]~27_combout\,
	cout => \CPU1|DskAdd[6]~28\);

-- Location: LCCOMB_X28_Y25_N20
\CPU1|Selector34~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector34~0_combout\ = (\CPU1|acc\(6) & (((\CPU1|DskAdd\(6) & \CPU1|WideOr5~combout\)) # (!\CPU1|acc~8_combout\))) # (!\CPU1|acc\(6) & (((\CPU1|DskAdd\(6) & \CPU1|WideOr5~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|acc\(6),
	datab => \CPU1|acc~8_combout\,
	datac => \CPU1|DskAdd\(6),
	datad => \CPU1|WideOr5~combout\,
	combout => \CPU1|Selector34~0_combout\);

-- Location: FF_X27_Y25_N13
\CPU1|DskAdd[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|DskAdd[6]~27_combout\,
	asdata => \CPU1|Selector34~0_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	sload => \CPU1|ALT_INV_st.D0~q\,
	ena => \CPU1|DskAdd[6]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DskAdd\(6));

-- Location: FF_X26_Y25_N11
\CPU1|DMA[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \CPU1|DskAdd\(6),
	clrn => \Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \CPU1|st.D0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DMA\(6));

-- Location: FF_X26_Y25_N5
\CPU1|DMA[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \CPU1|DskAdd\(7),
	clrn => \Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \CPU1|st.D0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DMA\(7));

-- Location: LCCOMB_X26_Y25_N22
\CPU1|DMA[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|DMA[8]~feeder_combout\ = \CPU1|DskAdd\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CPU1|DskAdd\(8),
	combout => \CPU1|DMA[8]~feeder_combout\);

-- Location: FF_X26_Y25_N23
\CPU1|DMA[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|DMA[8]~feeder_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \CPU1|st.D0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DMA\(8));

-- Location: LCCOMB_X26_Y25_N16
\CPU1|DMA[9]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|DMA[9]~feeder_combout\ = \CPU1|DskAdd\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CPU1|DskAdd\(9),
	combout => \CPU1|DMA[9]~feeder_combout\);

-- Location: FF_X26_Y25_N17
\CPU1|DMA[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|DMA[9]~feeder_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \CPU1|st.D0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DMA\(9));

-- Location: FF_X26_Y25_N19
\CPU1|DMA[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \CPU1|DskAdd\(10),
	clrn => \Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \CPU1|st.D0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DMA\(10));

-- Location: LCCOMB_X27_Y25_N22
\CPU1|DskAdd[11]~37\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|DskAdd[11]~37_combout\ = (\CPU1|DskAdd\(11) & (!\CPU1|DskAdd[10]~36\)) # (!\CPU1|DskAdd\(11) & ((\CPU1|DskAdd[10]~36\) # (GND)))
-- \CPU1|DskAdd[11]~38\ = CARRY((!\CPU1|DskAdd[10]~36\) # (!\CPU1|DskAdd\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DskAdd\(11),
	datad => VCC,
	cin => \CPU1|DskAdd[10]~36\,
	combout => \CPU1|DskAdd[11]~37_combout\,
	cout => \CPU1|DskAdd[11]~38\);

-- Location: LCCOMB_X28_Y25_N12
\CPU1|Selector29~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector29~0_combout\ = (\CPU1|WideOr5~combout\ & ((\CPU1|DskAdd\(11)) # ((\CPU1|acc\(11) & !\CPU1|acc~8_combout\)))) # (!\CPU1|WideOr5~combout\ & (\CPU1|acc\(11) & (!\CPU1|acc~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|WideOr5~combout\,
	datab => \CPU1|acc\(11),
	datac => \CPU1|acc~8_combout\,
	datad => \CPU1|DskAdd\(11),
	combout => \CPU1|Selector29~0_combout\);

-- Location: FF_X27_Y25_N23
\CPU1|DskAdd[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|DskAdd[11]~37_combout\,
	asdata => \CPU1|Selector29~0_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	sload => \CPU1|ALT_INV_st.D0~q\,
	ena => \CPU1|DskAdd[6]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DskAdd\(11));

-- Location: LCCOMB_X26_Y25_N20
\CPU1|DMA[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|DMA[11]~feeder_combout\ = \CPU1|DskAdd\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CPU1|DskAdd\(11),
	combout => \CPU1|DMA[11]~feeder_combout\);

-- Location: FF_X26_Y25_N21
\CPU1|DMA[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|DMA[11]~feeder_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \CPU1|st.D0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DMA\(11));

-- Location: LCCOMB_X26_Y25_N30
\CPU1|DMA[12]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|DMA[12]~feeder_combout\ = \CPU1|DskAdd\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CPU1|DskAdd\(12),
	combout => \CPU1|DMA[12]~feeder_combout\);

-- Location: FF_X26_Y25_N31
\CPU1|DMA[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|DMA[12]~feeder_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \CPU1|st.D0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DMA\(12));

-- Location: FF_X25_Y19_N11
\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0));

-- Location: FF_X29_Y17_N17
\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1));

-- Location: LCCOMB_X28_Y25_N26
\CPU1|DMBout[11]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|DMBout[11]~feeder_combout\ = \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	combout => \CPU1|DMBout[11]~feeder_combout\);

-- Location: FF_X28_Y25_N27
\CPU1|DMBout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|DMBout[11]~feeder_combout\,
	ena => \CPU1|DMBout[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DMBout\(11));

-- Location: LCCOMB_X25_Y19_N0
\Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~14_combout\ = (\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & (((\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1))))) # 
-- (!\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & ((\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & ((\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0\))) # 
-- (!\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & (\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~PORTBDATAOUT0\,
	datab => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datac => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datad => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~PORTBDATAOUT0\,
	combout => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~14_combout\);

-- Location: LCCOMB_X25_Y19_N18
\Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~15_combout\ = (\Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~14_combout\ & 
-- ((\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0\) # ((!\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0))))) # 
-- (!\Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~14_combout\ & (((\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~PORTBDATAOUT0\,
	datab => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~14_combout\,
	datac => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datad => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~PORTBDATAOUT0\,
	combout => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~15_combout\);

-- Location: LCCOMB_X25_Y19_N28
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datad => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[11]~15_combout\,
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout\);

-- Location: LCCOMB_X29_Y20_N0
\Mem2|altsyncram_component|auto_generated|mgl_prim2|process_0~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[2][2]~q\,
	datab => \auto_hub|shadow_jsm|state\(4),
	datac => \auto_hub|irf_reg[2][1]~q\,
	datad => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\,
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\);

-- Location: LCCOMB_X29_Y20_N28
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~14\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[2][3]~q\,
	datab => \Mem2|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	datac => \auto_hub|irf_reg[2][1]~q\,
	datad => \Mem2|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~14_combout\);

-- Location: FF_X25_Y19_N29
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout\,
	ena => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11));

-- Location: LCCOMB_X31_Y17_N10
\Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode645w[2]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode645w[2]~0_combout\ = (!\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13) & !\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(13),
	datac => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(14),
	combout => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode645w[2]~0_combout\);

-- Location: LCCOMB_X29_Y20_N16
\Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode645w[2]\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode645w\(2) = (\auto_hub|irf_reg[2][2]~q\ & (\Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode645w[2]~0_combout\ & (\auto_hub|shadow_jsm|state\(5) & 
-- \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[2][2]~q\,
	datab => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode645w[2]~0_combout\,
	datac => \auto_hub|shadow_jsm|state\(5),
	datad => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\,
	combout => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode645w\(2));

-- Location: LCCOMB_X29_Y22_N26
\Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode645w[2]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode645w[2]~1_combout\ = (!\CPU1|DMA\(14) & !\CPU1|DMA\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|DMA\(14),
	datac => \CPU1|DMA\(13),
	combout => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode645w[2]~1_combout\);

-- Location: LCCOMB_X28_Y25_N24
\CPU1|DMBout[10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|DMBout[10]~feeder_combout\ = \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(10),
	combout => \CPU1|DMBout[10]~feeder_combout\);

-- Location: FF_X28_Y25_N25
\CPU1|DMBout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|DMBout[10]~feeder_combout\,
	ena => \CPU1|DMBout[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DMBout\(10));

-- Location: M9K_X22_Y30_N0
\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"CC94AC54904E2D34238A4145504DA22941488801288254000A046609241555400150044126C2491200000000034A36122D594C4A0B84845A05285292488802474491562AE94A514A407596022200E90E695555494AB2545521C39D808BFFCE2102427A0000008001B801B0A10690554A024346A36AC2D54A52E77E112822A4460B68A8ACD158A254814CBFF4A9306C80A453ACE8A565311AD50B3160626AA2A5525D3A1435A6AB6A201C7EAA2A725462EA38894198908A554A8193200E01222A0675AED1129012199026E8030B801917B14110A494E83A559A9237802505748030294264D2AA4C528001CF55097430A491EDE03AB45006D25400006A4D15784D",
	mem_init2 => X"12880821409062DB5780070AB2E9000C74511BAC5721ED0D764000A2937484C087EC4D082482B01AD988000156A2AD8D3D00000AAA042AA662EACD01AD4212840002014802C3008032136038B2089AA0E564DFA78E88B28AB3284062408906D7C82422A97D11324249307800000000000000000005A5FD48F518003D9FF3CE0F28A6A09B7B448A4544D28E1651949639D356E74AA2039930169122151C04414C8538D08D9368911529AA59C2888AEB625A4E94425514C0A927C729400D850807014014A002C74E25450A2A036D108AED3A4564907A3C9692752D448265FF8010BFFFFCF5B5EA1AA92448060810AE12C86A892B4968AE2552054AF06A1FFC7F60",
	mem_init1 => X"48F1291AAC01128C772BAB68000C36A8DA9D29D8A15552B4132D36BC024CA3983640450B3A2A5C6235A48CE100A240139EA62294511840E7C124480A00228000228690930917427224E54D0180A04816CC00180614D0A1EA51696192128C024A41294A86785A2598F448A2595472482920A5082DEAACBB0216D2A5DD540F251B4BBA5D7529B5553555256DB6EF00000B25E8FDC3E229C1380008850320000000000000000000155B36AC4952018D1045C229F2FC95C34D4C45239D99B3414BACE88095B217520A4800A9B6892DA0822DA40A48623234CA452E9296E92A000C3AC1B4CE5946143175BD4DD60136800000000000B14246E8459A7A90EB65521000",
	mem_init0 => X"00019410304042D81F225A56D42E139239829A41546D0449242670004C0500096CC469ED211C264A48E5244956480600612B7C6BC1C064553955A90E13484E72CD4A94F2A851CA4A1A5DE4923BD117C01FFE026228A1D492A10F24553CA1D0036B94081A1B45A8CA024349569E5995E85129B42A759D1518875B44C536A95A5F9E4A222DEEACD4DA892374A714B68A262072A0A530ADA2B2A95759D2565D670000066BE602C25125529254D084B26AC00000000000000000000000000000000000000000000000000000000087273E01A2717195E173DE72815493A222243B5886D2A9215B9D145AA599480F3C4D4D215AC20655A5193B9D76274DB1828A28A0",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Mif/DF32.mif",
	init_file_layout => "port_a",
	logical_ram_name => "DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode645w[2]~0_combout\,
	portare => VCC,
	portbwe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode645w\(2),
	portbre => VCC,
	clk0 => \ALT_INV_Clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode645w[2]~1_combout\,
	ena1 => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode645w[2]~0_combout\,
	portadatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAIN_bus\,
	portbdatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAIN_bus\,
	portaaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTAADDR_bus\,
	portbaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus\,
	portbdataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X29_Y17_N8
\Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~12_combout\ = (\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & ((\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0\) # 
-- ((\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1))))) # (!\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & (((\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0\ & 
-- !\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~PORTBDATAOUT0\,
	datab => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datac => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~PORTBDATAOUT0\,
	datad => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	combout => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~12_combout\);

-- Location: M9K_X33_Y30_N0
\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"08F7B5F25712164901540080A0202F4A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1392028F4A1650B81376E92B5A085508025C277850AA2124F92A28A10222C9089EBC2244BA01E80035621AAA5AE48895C1DBD3C1E968154A24AA493AA54A3DED50000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002C000004D34A400120293D29548AEFE498E50A654153A9DB532DB09B3AACEADB423DED7C95C485924055002028080BD280EDE9E0F4B40AA51255249D52A51EF6ABD7844897403D0006AC43554B5C9112B812E13BC285510927C9514508111648442724051E942CA17026EDD256B410AA1079DBD2CCC9B6C038351E11068204693F0A3488DA41D284C9B917696965B5256880000041CB807770800B189324D63649407210B3EB380000D3EDB14CA0293626A3E4DA10210025906829828B5",
	mem_init1 => X"6D25260F0987C8E88D4A4FFA3FFAA5553D969F87DFB3FE79C1E514D4136F689148A89A51C2CA3292C73A6ADCE95440732602D22442A387F500657B89E0EDDADFB7B9208A18091A8598AFD88B7C67E37E35022C20384078BBBCE384513FEC600C816AC5E0C06DA2115DA74830021034A8A29743852402A3ABDB2B56532AC69CAFB2495975BE0215D82590514494009014D42000AA1485B55BB82443922488ED4AAA242A2C80EFFE086952A92AAAAA448523100132200002301043002212490ACAC92348004000414D0C530B10D51368A214AA480402000045CEE6A25B40700D5802200826023C1802D841684C54044808A041047D200000608C63E95468A00910",
	mem_init0 => X"B48220200442104D683468E6150CC40082D00A401DE0079D4CA20540C4282A02159109880B17882646E60FF63F63B001D8E000204D08800000000000000000000A206888280A00000000000000000000000F1E017A8A8100654DD3A2A80B6C41A5262974801E404A240956401007AA780654C010A9006B2438158D11B4522B25458010EB02447604206885400294141414141414141411109FB800014704010EB0906288200064222879E7C8DB40880EF0D48181002642402200302419C242A94A7928D256B112B31A018DAAA0155CD10D0A5753501459E900654DD3A2A80B6C41A526297480A5B8DAAA01CA00AAB017E100B491175882880018158D11B4522A",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Mif/DF32.mif",
	init_file_layout => "port_a",
	logical_ram_name => "DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode674w[2]~0_combout\,
	portare => VCC,
	portbwe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode674w\(2),
	portbre => VCC,
	clk0 => \ALT_INV_Clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \Mem2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode697w[2]~2_combout\,
	ena1 => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode674w[2]~0_combout\,
	portadatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAIN_bus\,
	portbdatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAIN_bus\,
	portaaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTAADDR_bus\,
	portbaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTADATAOUT_bus\,
	portbdataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X26_Y19_N28
\Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~13_combout\ = (\Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~12_combout\ & 
-- (((\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0\) # (!\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1))))) # 
-- (!\Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~12_combout\ & (\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0\ & ((\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~PORTBDATAOUT0\,
	datab => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~12_combout\,
	datac => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~PORTBDATAOUT0\,
	datad => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	combout => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~13_combout\);

-- Location: LCCOMB_X26_Y19_N8
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datab => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11),
	datad => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[10]~13_combout\,
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout\);

-- Location: FF_X26_Y19_N9
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout\,
	ena => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10));

-- Location: LCCOMB_X25_Y19_N30
\Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~22_combout\ = (\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & (((\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1))))) # 
-- (!\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & ((\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & (\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0\)) # 
-- (!\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & ((\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~PORTBDATAOUT0\,
	datab => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datac => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datad => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~PORTBDATAOUT0\,
	combout => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~22_combout\);

-- Location: M9K_X33_Y17_N0
\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"2DFFFDEF7FB91770437E49C9F2727F5A0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF27FE55F7495FEBFDBD6D7FCFFE38FF3D07CD7DFCBD5F77AFF87861F1C783EBDE895EC2C0FE03FE10DFFC6FFFDFBDDBBFC6FFF7ED51FCBFFFFF4F9FFFFFFF7FFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000034000D2CD3D7F2AB603C7FFFFD9FFBF61EF39EFFE3FDFEFFFFEFB0E7EFFF7FFFCB7FFF7BDFEE45DC10DF92727C9C9FD6837FFBF6A8FE5FFFFFA7CFFFFFFFBFFF812BD8581FC07FC21BFF8DFFFBF7BB77F83E6BEFE5EAFBBD7FC3C30F8E3C1F5EF44FFCABEE92BFD7FB7ADAFF9FFC71FE7A7EFFF7FFFBFFE1BC3F9F7FE4F7AF7FFF2F792FEF8057D9FFFFFCBEFFFFFFEFF980000052BE807775154101C38E0216FC00F60293693AAAAA03FF93E0B7827270B789DCD514008022B3A2EA452",
	mem_init1 => X"0505F3123500431FB7FE8007C005FFFFE78D75DB00C3C259D62F9F7F8DFFFC3BEDFFD7F9E377FDFFCFBF7FE7BFFD43F7CE2FFFEEE7F7CF0614101C72F0720C8F333E41331BF21831A60F1A4321720B00BDEB0FBDB97B743E220BA038A00D745008652190F8B9EB7BDFF97DAF40203FFDF5BFEDDFFE47C5FDFDDDDB7EF75FDD795BFF2DEF5E072FD87FE5D7EFFEDBF5BFBCB51792001FFFDFFFFD9FFEBFF9F7FFFF7F737EFC000169BFFFFFFFFFFFF227F5FC0D93000004047E638F3377FC0FFFFD7FFC574AA1FFFC57FDC3BD3FC1BEFDFFFE6EE6E20005BE152DFFF7D47D05FC26F24574B4BA4E3EB27279E270010D2C3974D6D7800001C5D6E67FFE9DDC5FFD",
	mem_init0 => X"FFE380F0EF622C37DADEBAF75FAECE01EFF81EE0BC3DD8FF5DB3C7F8D6BE7F2797DCCDCA0FBFE800300823C83F63B000380000200D00600000000000000000001BA0C1A230140000000000000007FFFFFFCED77C5CF679C07BF5FC77FC0FE446FBF7FFCFC0C00C9040D208048130110132A254C1441200243D5AAA22D923F5FE992A65FF2FC97D0611B9D7E207FE3E3E3E3E3E3E3E3E339091415557CF52965FF108F44492247FCBFCF3D7FDFFC9DE9FE49FC9E892BFE7E4710014FEDBCFCFFE7F7BFDF2DFDBB7B33A01FB7FF91FA37F77BEFFFFF91FFFF9C07BF5FC77FC0FE446FBF7FFCFC0FEDCF3FF224FC8FFC81FF64BFFF137DF2FDC00755AAA22D923F4",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Mif/DF32.mif",
	init_file_layout => "port_a",
	logical_ram_name => "DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 9,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode674w[2]~0_combout\,
	portare => VCC,
	portbwe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode674w\(2),
	portbre => VCC,
	clk0 => \ALT_INV_Clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \Mem2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode697w[2]~2_combout\,
	ena1 => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode674w[2]~0_combout\,
	portadatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAIN_bus\,
	portbdatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAIN_bus\,
	portaaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTAADDR_bus\,
	portbaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTADATAOUT_bus\,
	portbdataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X26_Y19_N6
\Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~23_combout\ = (\Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~22_combout\ & 
-- (((\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0\) # (!\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0))))) # 
-- (!\Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~22_combout\ & (\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0\ & ((\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~PORTBDATAOUT0\,
	datab => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~22_combout\,
	datac => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~PORTBDATAOUT0\,
	datad => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	combout => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~23_combout\);

-- Location: LCCOMB_X26_Y19_N26
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datab => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10),
	datad => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[9]~23_combout\,
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout\);

-- Location: FF_X26_Y19_N27
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout\,
	ena => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9));

-- Location: LCCOMB_X29_Y22_N4
\Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~22_combout\ = (\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & (((\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1)) # 
-- (\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout\)))) # (!\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & (\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout\ & 
-- (!\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a9~portadataout\,
	datab => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0),
	datac => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1),
	datad => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a21~portadataout\,
	combout => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~22_combout\);

-- Location: LCCOMB_X29_Y22_N30
\Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~23_combout\ = (\Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~22_combout\ & 
-- (((\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout\) # (!\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1))))) # (!\Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~22_combout\ 
-- & (\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout\ & (\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a33~portadataout\,
	datab => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~22_combout\,
	datac => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1),
	datad => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a45~portadataout\,
	combout => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~23_combout\);

-- Location: LCCOMB_X32_Y25_N18
\CPU1|Add2~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add2~18_combout\ = (\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(9) & (!\CPU1|Add2~17\)) # (!\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(9) & ((\CPU1|Add2~17\) # (GND)))
-- \CPU1|Add2~19\ = CARRY((!\CPU1|Add2~17\) # (!\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(9),
	datad => VCC,
	cin => \CPU1|Add2~17\,
	combout => \CPU1|Add2~18_combout\,
	cout => \CPU1|Add2~19\);

-- Location: LCCOMB_X32_Y25_N30
\CPU1|Selector93~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector93~0_combout\ = (\CPU1|MBout[11]~1_combout\ & (\CPU1|MBout[11]~0_combout\)) # (!\CPU1|MBout[11]~1_combout\ & ((\CPU1|MBout[11]~0_combout\ & (\Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~23_combout\)) # 
-- (!\CPU1|MBout[11]~0_combout\ & ((\CPU1|Add2~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|MBout[11]~1_combout\,
	datab => \CPU1|MBout[11]~0_combout\,
	datac => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[9]~23_combout\,
	datad => \CPU1|Add2~18_combout\,
	combout => \CPU1|Selector93~0_combout\);

-- Location: LCCOMB_X35_Y26_N20
\CPU1|Add4~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add4~18_combout\ = (\CPU1|pc\(9) & (!\CPU1|Add4~17\)) # (!\CPU1|pc\(9) & ((\CPU1|Add4~17\) # (GND)))
-- \CPU1|Add4~19\ = CARRY((!\CPU1|Add4~17\) # (!\CPU1|pc\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|pc\(9),
	datad => VCC,
	cin => \CPU1|Add4~17\,
	combout => \CPU1|Add4~18_combout\,
	cout => \CPU1|Add4~19\);

-- Location: LCCOMB_X32_Y25_N26
\CPU1|Selector93~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector93~1_combout\ = (\CPU1|MBout[11]~1_combout\ & ((\CPU1|Selector93~0_combout\ & ((\CPU1|Add4~18_combout\))) # (!\CPU1|Selector93~0_combout\ & (\CPU1|acc\(9))))) # (!\CPU1|MBout[11]~1_combout\ & (((\CPU1|Selector93~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|MBout[11]~1_combout\,
	datab => \CPU1|acc\(9),
	datac => \CPU1|Selector93~0_combout\,
	datad => \CPU1|Add4~18_combout\,
	combout => \CPU1|Selector93~1_combout\);

-- Location: LCCOMB_X31_Y25_N18
\CPU1|MBout[11]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|MBout[11]~3_combout\ = (\CPU1|st.S1~q\ & ((\CPU1|ir\(11) & ((\CPU1|ir\(10)) # (\CPU1|ir\(9)))) # (!\CPU1|ir\(11) & (!\CPU1|ir\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ir\(11),
	datab => \CPU1|ir\(10),
	datac => \CPU1|ir\(9),
	datad => \CPU1|st.S1~q\,
	combout => \CPU1|MBout[11]~3_combout\);

-- Location: LCCOMB_X31_Y25_N22
\CPU1|MBout[8]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|MBout[8]~2_combout\ = (\Reset~input_o\ & ((\CPU1|Dir~q\) # (!\CPU1|st.D4~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|st.D4~q\,
	datab => \Reset~input_o\,
	datad => \CPU1|Dir~q\,
	combout => \CPU1|MBout[8]~2_combout\);

-- Location: LCCOMB_X31_Y25_N0
\CPU1|WideOr18~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|WideOr18~0_combout\ = (\CPU1|st.D0~q\) # ((\CPU1|st.S1~q\) # ((\CPU1|st.S3~q\) # (\CPU1|st.D2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|st.D0~q\,
	datab => \CPU1|st.S1~q\,
	datac => \CPU1|st.S3~q\,
	datad => \CPU1|st.D2~q\,
	combout => \CPU1|WideOr18~0_combout\);

-- Location: LCCOMB_X31_Y25_N4
\CPU1|MBout[8]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|MBout[8]~4_combout\ = (!\CPU1|MBout[11]~3_combout\ & (\CPU1|MBout[8]~2_combout\ & ((\CPU1|st.D4~q\) # (\CPU1|WideOr18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|st.D4~q\,
	datab => \CPU1|MBout[11]~3_combout\,
	datac => \CPU1|MBout[8]~2_combout\,
	datad => \CPU1|WideOr18~0_combout\,
	combout => \CPU1|MBout[8]~4_combout\);

-- Location: FF_X32_Y25_N27
\CPU1|MBout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Selector93~1_combout\,
	ena => \CPU1|MBout[8]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|MBout\(9));

-- Location: M9K_X33_Y23_N0
\Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF03E5EEAA0000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Mif/OsBoot.mif",
	init_file_layout => "port_a",
	logical_ram_name => "MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \CPU1|Mrd~combout\,
	portare => VCC,
	portbwe => \Mem1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \ALT_INV_Clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	portadatain => \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAIN_bus\,
	portbdatain => \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAIN_bus\,
	portaaddr => \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTAADDR_bus\,
	portbaddr => \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus\,
	portbdataout => \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X35_Y26_N22
\CPU1|Add4~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add4~20_combout\ = (\CPU1|pc\(10) & (\CPU1|Add4~19\ $ (GND))) # (!\CPU1|pc\(10) & (!\CPU1|Add4~19\ & VCC))
-- \CPU1|Add4~21\ = CARRY((\CPU1|pc\(10) & !\CPU1|Add4~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|pc\(10),
	datad => VCC,
	cin => \CPU1|Add4~19\,
	combout => \CPU1|Add4~20_combout\,
	cout => \CPU1|Add4~21\);

-- Location: LCCOMB_X35_Y26_N24
\CPU1|Add4~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add4~22_combout\ = \CPU1|Add4~21\ $ (\CPU1|pc\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \CPU1|pc\(11),
	cin => \CPU1|Add4~21\,
	combout => \CPU1|Add4~22_combout\);

-- Location: LCCOMB_X32_Y25_N20
\CPU1|Add2~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add2~20_combout\ = (\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(10) & (\CPU1|Add2~19\ $ (GND))) # (!\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(10) & (!\CPU1|Add2~19\ & VCC))
-- \CPU1|Add2~21\ = CARRY((\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(10) & !\CPU1|Add2~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(10),
	datad => VCC,
	cin => \CPU1|Add2~19\,
	combout => \CPU1|Add2~20_combout\,
	cout => \CPU1|Add2~21\);

-- Location: LCCOMB_X32_Y25_N22
\CPU1|Add2~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add2~22_combout\ = \CPU1|Add2~21\ $ (\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	cin => \CPU1|Add2~21\,
	combout => \CPU1|Add2~22_combout\);

-- Location: LCCOMB_X29_Y22_N0
\Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~6_combout\ = (\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & (((\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0))))) # 
-- (!\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & ((\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & (\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout\)) # 
-- (!\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & ((\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a23~portadataout\,
	datab => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1),
	datac => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a11~portadataout\,
	datad => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0),
	combout => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~6_combout\);

-- Location: LCCOMB_X29_Y22_N10
\Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~7_combout\ = (\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & ((\Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~6_combout\ & 
-- ((\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout\))) # (!\Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~6_combout\ & 
-- (\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout\)))) # (!\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & 
-- (((\Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a35~portadataout\,
	datab => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1),
	datac => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a47~portadataout\,
	datad => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~6_combout\,
	combout => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~7_combout\);

-- Location: LCCOMB_X32_Y25_N28
\CPU1|Selector91~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector91~0_combout\ = (\CPU1|MBout[11]~1_combout\ & (\CPU1|MBout[11]~0_combout\)) # (!\CPU1|MBout[11]~1_combout\ & ((\CPU1|MBout[11]~0_combout\ & ((\Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~7_combout\))) # 
-- (!\CPU1|MBout[11]~0_combout\ & (\CPU1|Add2~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|MBout[11]~1_combout\,
	datab => \CPU1|MBout[11]~0_combout\,
	datac => \CPU1|Add2~22_combout\,
	datad => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[11]~7_combout\,
	combout => \CPU1|Selector91~0_combout\);

-- Location: LCCOMB_X32_Y25_N24
\CPU1|Selector91~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector91~1_combout\ = (\CPU1|MBout[11]~1_combout\ & ((\CPU1|Selector91~0_combout\ & (\CPU1|Add4~22_combout\)) # (!\CPU1|Selector91~0_combout\ & ((\CPU1|acc\(11)))))) # (!\CPU1|MBout[11]~1_combout\ & (((\CPU1|Selector91~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|MBout[11]~1_combout\,
	datab => \CPU1|Add4~22_combout\,
	datac => \CPU1|acc\(11),
	datad => \CPU1|Selector91~0_combout\,
	combout => \CPU1|Selector91~1_combout\);

-- Location: FF_X32_Y25_N25
\CPU1|MBout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Selector91~1_combout\,
	ena => \CPU1|MBout[8]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|MBout\(11));

-- Location: M9K_X33_Y25_N0
\Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF03AF44FF0000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Mif/OsBoot.mif",
	init_file_layout => "port_a",
	logical_ram_name => "MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 10,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \CPU1|Mrd~combout\,
	portare => VCC,
	portbwe => \Mem1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \ALT_INV_Clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	portadatain => \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAIN_bus\,
	portbdatain => \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAIN_bus\,
	portaaddr => \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTAADDR_bus\,
	portbaddr => \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus\,
	portbdataout => \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X32_Y21_N16
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datab => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_b\(11),
	datac => \altera_internal_jtag~TDIUTAP\,
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout\);

-- Location: LCCOMB_X32_Y22_N8
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|node_ena[1]~reg0_q\,
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\);

-- Location: LCCOMB_X32_Y22_N6
\Mem1|altsyncram_component|auto_generated|mgl_prim2|process_0~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][2]~q\,
	datab => \auto_hub|irf_reg[1][1]~q\,
	datac => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\);

-- Location: LCCOMB_X32_Y22_N30
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~14\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][3]~q\,
	datab => \Mem1|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	datac => \auto_hub|irf_reg[1][1]~q\,
	datad => \Mem1|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~14_combout\);

-- Location: FF_X32_Y21_N17
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout\,
	ena => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11));

-- Location: LCCOMB_X32_Y21_N30
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_b\(10),
	datac => \Mem1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(11),
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout\);

-- Location: FF_X32_Y21_N31
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout\,
	ena => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10));

-- Location: LCCOMB_X32_Y21_N22
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datab => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_b\(9),
	datac => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(10),
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout\);

-- Location: FF_X32_Y21_N23
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout\,
	ena => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9));

-- Location: LCCOMB_X32_Y21_N20
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9),
	datac => \Mem1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_b\(8),
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout\);

-- Location: FF_X32_Y21_N21
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout\,
	ena => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8));

-- Location: FF_X32_Y25_N21
\CPU1|Tmp[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Add2~20_combout\,
	ena => \CPU1|Tmp[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|Tmp\(10));

-- Location: LCCOMB_X37_Y26_N24
\CPU1|Add6~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add6~14_combout\ = (\CPU1|pc\(8) & (!\CPU1|Add6~13\)) # (!\CPU1|pc\(8) & ((\CPU1|Add6~13\) # (GND)))
-- \CPU1|Add6~15\ = CARRY((!\CPU1|Add6~13\) # (!\CPU1|pc\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|pc\(8),
	datad => VCC,
	cin => \CPU1|Add6~13\,
	combout => \CPU1|Add6~14_combout\,
	cout => \CPU1|Add6~15\);

-- Location: LCCOMB_X34_Y26_N28
\CPU1|pc[5]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|pc[5]~0_combout\ = (\CPU1|ir\(9) & (((!\CPU1|ir\(11)) # (!\CPU1|skip~1_combout\)) # (!\CPU1|ir\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ir\(10),
	datab => \CPU1|skip~1_combout\,
	datac => \CPU1|ir\(11),
	datad => \CPU1|ir\(9),
	combout => \CPU1|pc[5]~0_combout\);

-- Location: LCCOMB_X34_Y26_N6
\CPU1|Equal0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Equal0~1_combout\ = (\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(2) & (\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(4) & (\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(5) & 
-- \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	datab => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(4),
	datac => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(5),
	datad => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(3),
	combout => \CPU1|Equal0~1_combout\);

-- Location: LCCOMB_X34_Y26_N14
\CPU1|Equal0~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Equal0~3_combout\ = (\CPU1|Equal0~2_combout\ & \CPU1|Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|Equal0~2_combout\,
	datad => \CPU1|Equal0~1_combout\,
	combout => \CPU1|Equal0~3_combout\);

-- Location: LCCOMB_X34_Y26_N12
\CPU1|Equal0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Equal0~0_combout\ = (\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(10) & (\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(11) & (\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(0) & 
-- \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(10),
	datab => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	datac => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(0),
	datad => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(1),
	combout => \CPU1|Equal0~0_combout\);

-- Location: LCCOMB_X34_Y26_N8
\CPU1|pc[5]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|pc[5]~1_combout\ = (!\CPU1|ir\(11) & (((!\CPU1|Equal0~0_combout\) # (!\CPU1|Equal0~3_combout\)) # (!\CPU1|ir\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ir\(10),
	datab => \CPU1|ir\(11),
	datac => \CPU1|Equal0~3_combout\,
	datad => \CPU1|Equal0~0_combout\,
	combout => \CPU1|pc[5]~1_combout\);

-- Location: LCCOMB_X34_Y26_N4
\CPU1|pc[5]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|pc[5]~6_combout\ = (\CPU1|pc[5]~0_combout\) # ((!\CPU1|pc[5]~5_combout\ & ((\CPU1|pc[5]~4_combout\) # (\CPU1|pc[5]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|pc[5]~4_combout\,
	datab => \CPU1|pc[5]~0_combout\,
	datac => \CPU1|pc[5]~1_combout\,
	datad => \CPU1|pc[5]~5_combout\,
	combout => \CPU1|pc[5]~6_combout\);

-- Location: LCCOMB_X30_Y27_N6
\CPU1|Selector68~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector68~0_combout\ = (\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(7) & ((\CPU1|st.S0~q\) # ((!\CPU1|pc\(7) & !\CPU1|irq~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|st.S0~q\,
	datab => \CPU1|pc\(7),
	datac => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(7),
	datad => \CPU1|irq~q\,
	combout => \CPU1|Selector68~0_combout\);

-- Location: FF_X30_Y27_N7
\CPU1|ea[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Selector68~0_combout\,
	ena => \CPU1|ea[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|ea\(7));

-- Location: LCCOMB_X30_Y27_N18
\CPU1|Selector70~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector70~0_combout\ = (\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(5) & ((\CPU1|st.S0~q\) # (!\CPU1|irq~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|irq~q\,
	datab => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(5),
	datac => \CPU1|st.S0~q\,
	combout => \CPU1|Selector70~0_combout\);

-- Location: FF_X30_Y27_N19
\CPU1|ea[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Selector70~0_combout\,
	ena => \CPU1|ea[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|ea\(5));

-- Location: LCCOMB_X36_Y24_N8
\CPU1|Add3~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add3~6_combout\ = (\CPU1|ea\(3) & (!\CPU1|Add3~5\)) # (!\CPU1|ea\(3) & ((\CPU1|Add3~5\) # (GND)))
-- \CPU1|Add3~7\ = CARRY((!\CPU1|Add3~5\) # (!\CPU1|ea\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ea\(3),
	datad => VCC,
	cin => \CPU1|Add3~5\,
	combout => \CPU1|Add3~6_combout\,
	cout => \CPU1|Add3~7\);

-- Location: LCCOMB_X36_Y24_N10
\CPU1|Add3~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add3~8_combout\ = (\CPU1|ea\(4) & (\CPU1|Add3~7\ $ (GND))) # (!\CPU1|ea\(4) & (!\CPU1|Add3~7\ & VCC))
-- \CPU1|Add3~9\ = CARRY((\CPU1|ea\(4) & !\CPU1|Add3~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ea\(4),
	datad => VCC,
	cin => \CPU1|Add3~7\,
	combout => \CPU1|Add3~8_combout\,
	cout => \CPU1|Add3~9\);

-- Location: LCCOMB_X36_Y24_N18
\CPU1|Add3~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add3~16_combout\ = (\CPU1|ea\(8) & (\CPU1|Add3~15\ $ (GND))) # (!\CPU1|ea\(8) & (!\CPU1|Add3~15\ & VCC))
-- \CPU1|Add3~17\ = CARRY((\CPU1|ea\(8) & !\CPU1|Add3~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ea\(8),
	datad => VCC,
	cin => \CPU1|Add3~15\,
	combout => \CPU1|Add3~16_combout\,
	cout => \CPU1|Add3~17\);

-- Location: LCCOMB_X37_Y26_N0
\CPU1|Selector77~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector77~0_combout\ = (\CPU1|pc[5]~5_combout\ & (((\CPU1|pc[5]~6_combout\) # (\CPU1|Add3~20_combout\)))) # (!\CPU1|pc[5]~5_combout\ & (\CPU1|Add6~18_combout\ & (!\CPU1|pc[5]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|pc[5]~5_combout\,
	datab => \CPU1|Add6~18_combout\,
	datac => \CPU1|pc[5]~6_combout\,
	datad => \CPU1|Add3~20_combout\,
	combout => \CPU1|Selector77~0_combout\);

-- Location: LCCOMB_X32_Y26_N16
\CPU1|Selector77~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector77~1_combout\ = (\CPU1|Selector77~0_combout\ & ((\CPU1|ea\(10)) # ((!\CPU1|pc[5]~6_combout\)))) # (!\CPU1|Selector77~0_combout\ & (((\CPU1|Add4~20_combout\ & \CPU1|pc[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ea\(10),
	datab => \CPU1|Add4~20_combout\,
	datac => \CPU1|Selector77~0_combout\,
	datad => \CPU1|pc[5]~6_combout\,
	combout => \CPU1|Selector77~1_combout\);

-- Location: LCCOMB_X32_Y26_N8
\CPU1|pc[10]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|pc[10]~feeder_combout\ = \CPU1|Selector77~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CPU1|Selector77~1_combout\,
	combout => \CPU1|pc[10]~feeder_combout\);

-- Location: FF_X32_Y26_N9
\CPU1|pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|pc[10]~feeder_combout\,
	asdata => \CPU1|Add0~20_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	sload => \CPU1|ALT_INV_st.S1~q\,
	ena => \CPU1|Selector87~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|pc\(10));

-- Location: LCCOMB_X35_Y24_N20
\CPU1|Selector65~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector65~0_combout\ = (\CPU1|st.S0~q\ & (((\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(10))))) # (!\CPU1|st.S0~q\ & (\CPU1|pc\(10) & ((\CPU1|ea[11]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|st.S0~q\,
	datab => \CPU1|pc\(10),
	datac => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(10),
	datad => \CPU1|ea[11]~3_combout\,
	combout => \CPU1|Selector65~0_combout\);

-- Location: FF_X35_Y24_N21
\CPU1|ea[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Selector65~0_combout\,
	ena => \CPU1|ea[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|ea\(10));

-- Location: LCCOMB_X32_Y26_N12
\CPU1|MA[10]~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|MA[10]~22_combout\ = (\CPU1|st.D4~q\ & (\CPU1|Tmp\(10))) # (!\CPU1|st.D4~q\ & ((\CPU1|st.D5~q\ & (\CPU1|Tmp\(10))) # (!\CPU1|st.D5~q\ & ((\CPU1|ea\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|st.D4~q\,
	datab => \CPU1|Tmp\(10),
	datac => \CPU1|st.D5~q\,
	datad => \CPU1|ea\(10),
	combout => \CPU1|MA[10]~22_combout\);

-- Location: LCCOMB_X36_Y25_N22
\CPU1|MA[10]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|MA[10]~23_combout\ = (\CPU1|st.S0~q\ & (((\CPU1|MA[10]~22_combout\) # (\CPU1|MA[3]~4_combout\)))) # (!\CPU1|st.S0~q\ & (\CPU1|pc\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|pc\(10),
	datab => \CPU1|MA[10]~22_combout\,
	datac => \CPU1|MA[3]~4_combout\,
	datad => \CPU1|st.S0~q\,
	combout => \CPU1|MA[10]~23_combout\);

-- Location: LCCOMB_X29_Y24_N22
\CPU1|DMBout[5]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|DMBout[5]~feeder_combout\ = \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(5),
	combout => \CPU1|DMBout[5]~feeder_combout\);

-- Location: FF_X29_Y24_N23
\CPU1|DMBout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|DMBout[5]~feeder_combout\,
	ena => \CPU1|DMBout[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DMBout\(5));

-- Location: M9K_X33_Y9_N0
\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"359CF8C7BED863EF4174DBDBF6F6FC9340000000000000000000000000000000000000000000000000000000000000000347E66CFBA7F1C326E8997EFBA8272C63245EDBCAA923DD4F84945204682414A90C57FFBFDFDEDED64CA723FC5B7E8B587B627E7B9DE9FE9124FB211F7EF273E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000A9B2C025C0900090BFFFDDFF51AAF557E9FFBD66F15CDC73059DDEAD1AF5D673E31EFB618FBD05D36F6FDBDBF24DBDB13F3DCEF4FF48927D908FBF7939F0618AFFF7FBFBDBDAC994E47F8B6FD16B3922F6DE55491EEA7C24A290234120A5568FCCD9F74FE3864DD132FDF7504E58C87B62077702DA1381FB75C5D6B87E9EF7758406201D4A018A338507508240E6320000042DC802222050001410A00832C1087019E4938557FAAFCB2657001301052894C4FDFC08036E828C1261",
	mem_init1 => X"F8A0E6C023C493166AD79400F00AA7F7C913DB74CFE5BE0951FD00901FECECA02044885103B3B3DCDE871EFD7BC845FEE7F96B9C45544943EA40F7D5189FF53AA6E6B425A3F580A5466A8618FA0FD2FD6EE53A5CCCB90CA75FD2616DD543710043580C7200FDCA1063D7EF99C18FC1A4A5A74EB93D7B9BF639494B39A35B80024EDB2CD6A20EADF7857015FFBCFFB648207EB082071B1B1811AC8496E6E10B16C05495D5A28C95DD845CC948E1AADB3F21440204DBB2F8D9EFD865E4EEE03E2606CAE36CF7E1F70885354055344015239DA5DD3EBF6DFB7B4751E383CFCFF237DFBDB0A1EBDEC0194DDC8EE01AAABEDE06DB2F92480000BF9EE029E002977E96",
	mem_init0 => X"4DBFDF1FBD9E247938640A86242AC8EEB736E1BB4004D893D55FFEBFBFCB067EEB7AF235F2402402866361447DF64001B80002200080000000000000000000000CC0C080A4FE2000000000000000000001E009CC233EDD40484E3BFEFC1E645002E07BD040C840081001000000120120120240480480486D2D52320C80D260FE9EBE1E0C1D60002211FFAE5DF885454565E5E5E54545D542D001F7CEC03797F9E1FCFBECB3FFFFAEE3DF96BFA696FFFFBF1FFD6E6FFB83F4F3C0637A000002222202A0800808000212006905F020FCBDCBFFDFFFF82C171940484E3BFEFC1E645002E07BD041629876B707084163A04A1A77118408080C4C806D52320C80D260",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Mif/DF32.mif",
	init_file_layout => "port_a",
	logical_ram_name => "DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode674w[2]~0_combout\,
	portare => VCC,
	portbwe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode674w\(2),
	portbre => VCC,
	clk0 => \ALT_INV_Clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \Mem2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode697w[2]~2_combout\,
	ena1 => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode674w[2]~0_combout\,
	portadatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAIN_bus\,
	portbdatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAIN_bus\,
	portaaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTAADDR_bus\,
	portbaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTADATAOUT_bus\,
	portbdataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y31_N0
\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"48C12092004B4888821B07D750A077A3E351CA9D081BDE104B00A3600F15969D41A7FA8852F60A96A000000000E8120B6512202400002402191BD823FFECB007801850504A7EFBE22879003720580018706F1F3D77E21E17A5C3C2006DF3886620594A0000128003B011EDB1C95F820E5A64ADF00060181001EDC24A013FF4638A5EFEE7DFFEE8FFFAF37FF521147815A35C77AE36F12151F042EFB29DAFB7FFFFF3ABB5BFB12ED6B03070F07F7E60B26610FE095CBADBBFDE974DA00897EFBE9420914110E01008302F08052220719FBA0AE96DDEFF3BDEDFEE1D6EFFD97D8C3454E00D52F7E671936EB5FB185C45B440D2B6CF49F2BE160077FE8252043400",
	mem_init2 => X"527B393715A218309E7FA964116F5CB171F0FD0B3FF2EB084FB0FCD7B18115D42B1A80666D04B36387EF76080002C0A53A0001867F08B15974833600CBD9A624000D127380DA21C6BE0A9043723FFE5C9726AFDA1C8E701A138905FFC0B65D1E3B7DEBA7DF77EFC16F360200000000000000000007795FE675FFBF7B2DF04A8FE80480FF676501022442889D9D9EE6F438F7EBDE422FF73FCB5CE26AA050C14EE190D8DFD7F003972A69096508C11F7E9B2DCA6E1438849B7C2C39908F6D0E051CC03786E95B501DE422080FEE50831EBF7D7E08FFFD9FBEFFFF41DF9BFFA3908DAFFFFFFD8FBFFDDFFCFEF2756F3538DF12FDD8A57EEBD6034240031FFC00C1",
	mem_init1 => X"FE39BDA46201AD9328E4A240000965A865ABBA7FF7FE7FD6D17094A0277FAA8A3D0A75D9FBEB1E6FFFE0C86901FCC542981481B9E2355FFFF40E6E7A21F607163CC7B9499D62D7FFB7634E49B79FD8E9C1508220ADC5A3E8F86F23FBC295FD74DEC68A9E7C075BCE23B6959D100EDDDF6B620DDF6689FC024A6EAF9FFC1337E11F78FDF7380272C03FD692594000000B51E05B33B14015E342AD040B200000000000000000002AB69E0C6D84020B8006E03831548122DC884DC1549003C140151800025826F60D7C88F5D37DC020BA001100F0C092401A0D68018003930808EEC0CEF7FDFFEF7F9521900E2834000000000000124007E1CE904032E04E180000",
	mem_init0 => X"000380B370D023DD1FA2FF33FF5A343E1410D6304668056DB7F774105D46000A63FFA8C0091C0000010022106B60411F1F3CE841400401009654A4091260060EFBDBDB59CF74357A1A630E63B17423C00601FE4F00C022DEF41F905726602002C0E0B808434F77B05F2FFFFFF1FDB80B830727EF84CF7A6CE036D67F3E769E2588D171FCEF536F7DEFFBCCF3F6BDF506104305FF8AFDFFE6BFD8EDFFFFE3FB80000EE209405043094C86D82044286C800000000000000000000000000000000000000000000000000000000008C211B033428117010FA18AA5DD974B736D4298B0D7BF724BAC22FA7E6BBD3FC8EE09B5EF6C06F07EA4942BEF68FFFB60104516",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Mif/DF32.mif",
	init_file_layout => "port_a",
	logical_ram_name => "DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 5,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode645w[2]~0_combout\,
	portare => VCC,
	portbwe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode645w\(2),
	portbre => VCC,
	clk0 => \ALT_INV_Clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode645w[2]~1_combout\,
	ena1 => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode645w[2]~0_combout\,
	portadatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAIN_bus\,
	portbdatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAIN_bus\,
	portaaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTAADDR_bus\,
	portbaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus\,
	portbdataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X29_Y22_N20
\Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~14_combout\ = (\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & (((\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0))))) # 
-- (!\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & ((\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & (\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout\)) # 
-- (!\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & ((\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~portadataout\,
	datab => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1),
	datac => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0),
	datad => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~portadataout\,
	combout => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~14_combout\);

-- Location: LCCOMB_X32_Y23_N4
\Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~15\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~15_combout\ = (\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & ((\Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~14_combout\ & 
-- (\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout\)) # (!\Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~14_combout\ & 
-- ((\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout\))))) # (!\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & 
-- (((\Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1),
	datab => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~portadataout\,
	datac => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~14_combout\,
	datad => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~portadataout\,
	combout => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~15_combout\);

-- Location: LCCOMB_X32_Y23_N14
\CPU1|Selector97~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector97~0_combout\ = (\CPU1|MBout[11]~0_combout\ & ((\CPU1|MBout[11]~1_combout\) # ((\Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~15_combout\)))) # (!\CPU1|MBout[11]~0_combout\ & (!\CPU1|MBout[11]~1_combout\ & 
-- ((\CPU1|Add2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|MBout[11]~0_combout\,
	datab => \CPU1|MBout[11]~1_combout\,
	datac => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[5]~15_combout\,
	datad => \CPU1|Add2~10_combout\,
	combout => \CPU1|Selector97~0_combout\);

-- Location: LCCOMB_X34_Y26_N20
\CPU1|Selector83~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector83~1_combout\ = (\CPU1|Selector83~0_combout\ & (((\CPU1|ea\(4))) # (!\CPU1|pc[5]~5_combout\))) # (!\CPU1|Selector83~0_combout\ & (\CPU1|pc[5]~5_combout\ & ((\CPU1|Add3~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Selector83~0_combout\,
	datab => \CPU1|pc[5]~5_combout\,
	datac => \CPU1|ea\(4),
	datad => \CPU1|Add3~8_combout\,
	combout => \CPU1|Selector83~1_combout\);

-- Location: LCCOMB_X34_Y26_N18
\CPU1|pc[4]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|pc[4]~feeder_combout\ = \CPU1|Selector83~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CPU1|Selector83~1_combout\,
	combout => \CPU1|pc[4]~feeder_combout\);

-- Location: LCCOMB_X36_Y26_N10
\CPU1|Add0~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add0~8_combout\ = (\CPU1|pc\(4) & ((GND) # (!\CPU1|Add0~7\))) # (!\CPU1|pc\(4) & (\CPU1|Add0~7\ $ (GND)))
-- \CPU1|Add0~9\ = CARRY((\CPU1|pc\(4)) # (!\CPU1|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|pc\(4),
	datad => VCC,
	cin => \CPU1|Add0~7\,
	combout => \CPU1|Add0~8_combout\,
	cout => \CPU1|Add0~9\);

-- Location: FF_X34_Y26_N19
\CPU1|pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|pc[4]~feeder_combout\,
	asdata => \CPU1|Add0~8_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	sload => \CPU1|ALT_INV_st.S1~q\,
	ena => \CPU1|Selector87~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|pc\(4));

-- Location: LCCOMB_X35_Y26_N8
\CPU1|Add4~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add4~6_combout\ = (\CPU1|pc\(3) & (!\CPU1|Add4~5\)) # (!\CPU1|pc\(3) & ((\CPU1|Add4~5\) # (GND)))
-- \CPU1|Add4~7\ = CARRY((!\CPU1|Add4~5\) # (!\CPU1|pc\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|pc\(3),
	datad => VCC,
	cin => \CPU1|Add4~5\,
	combout => \CPU1|Add4~6_combout\,
	cout => \CPU1|Add4~7\);

-- Location: LCCOMB_X35_Y26_N12
\CPU1|Add4~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add4~10_combout\ = (\CPU1|pc\(5) & (!\CPU1|Add4~9\)) # (!\CPU1|pc\(5) & ((\CPU1|Add4~9\) # (GND)))
-- \CPU1|Add4~11\ = CARRY((!\CPU1|Add4~9\) # (!\CPU1|pc\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|pc\(5),
	datad => VCC,
	cin => \CPU1|Add4~9\,
	combout => \CPU1|Add4~10_combout\,
	cout => \CPU1|Add4~11\);

-- Location: LCCOMB_X32_Y23_N12
\CPU1|Selector97~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector97~1_combout\ = (\CPU1|MBout[11]~1_combout\ & ((\CPU1|Selector97~0_combout\ & ((\CPU1|Add4~10_combout\))) # (!\CPU1|Selector97~0_combout\ & (\CPU1|acc\(5))))) # (!\CPU1|MBout[11]~1_combout\ & (((\CPU1|Selector97~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|acc\(5),
	datab => \CPU1|MBout[11]~1_combout\,
	datac => \CPU1|Selector97~0_combout\,
	datad => \CPU1|Add4~10_combout\,
	combout => \CPU1|Selector97~1_combout\);

-- Location: FF_X32_Y23_N13
\CPU1|MBout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Selector97~1_combout\,
	ena => \CPU1|MBout[8]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|MBout\(5));

-- Location: LCCOMB_X32_Y27_N24
\CPU1|DMBout[7]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|DMBout[7]~feeder_combout\ = \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(7),
	combout => \CPU1|DMBout[7]~feeder_combout\);

-- Location: FF_X32_Y27_N25
\CPU1|DMBout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|DMBout[7]~feeder_combout\,
	ena => \CPU1|DMBout[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DMBout\(7));

-- Location: LCCOMB_X32_Y27_N18
\CPU1|DMBout[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|DMBout[8]~feeder_combout\ = \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(8),
	combout => \CPU1|DMBout[8]~feeder_combout\);

-- Location: FF_X32_Y27_N19
\CPU1|DMBout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|DMBout[8]~feeder_combout\,
	ena => \CPU1|DMBout[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DMBout\(8));

-- Location: M9K_X33_Y15_N0
\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"C3004002021A10093A98AAA5A8254A067B4A355021712A3C02110F58C01000081E600F423888E4514142480C202103230408C12508B0C02006181802280E2AC0E3016281401D443C52EA5F748145D52120E2AC294005108A045480A14802E2CBE78020E044C8208042405191BB04022A09020008408008021142208B08822221AB030B80844410C6AC27CA9C3858AAA31994A09852A2584260824D682A8226354008A88180135850112800000000000000000007E3FEE00FFFE74A90044094032282A077808C76D0CAB8906055DFB7C010100803A2500A15B6C039627233802A4D17235E00AE768669800BEF664D983A2CC841811A1F616AE6B06D9E3BED7D35",
	mem_init2 => X"B3FBDC7FD7FB537FDCDF80001F78E466851DC43263815A35450890CAB24942242090D80484209A4420288BD0E754300014C55CA60313BBA036F6600052443080040080005208D94124B40000001716B4D69B4ADB50100C30A10401060604367606880C056DB04803412B34F77AF933EE000040F29790007E1E0ECA00D29854C12AC0022825848A24A030C013C34D5288421249AA022BBA7F37F0D103E015080AAA007A7E0973392205828A047C90059C0B356A34F82A1DB6044A3040000000000000010AFC0054EF500905E000009D5A2A9A38FF00E899D6A20BF0D00000000000000000000000003D6AA544000000000000000000C4611980400A4233B4CD62",
	mem_init1 => X"C705265B4DA800805C36E12501080000F32AAAE4A2894FA3897A6493835C92493A2A84E7D16900144ADAE49780000C83000402A1D9D720014A7014488005620440080000000000C0300042DC800324524A9000448511111103C24E250000F9291084463C08B513AA42547905240000000C8B2146F20640186959376D2A03C188A6BD06440C45CD5915413AC9200017D03C4E0F000532E2A4636A29C24000000000000000000000000000000000000000000000000000000000000000000062000003810FCA2A01B18200C540000000000000000000C6045514A9254AA4946800A21BA203A011B180090800000B400C15F41A68240001E24B6AA2539CFBF946FF",
	mem_init0 => X"D2D20240C514945145164C319B0005D4A4AD1202608158219002000C04004000000055555556FC08616440834E8E07F61984C0108006040ECA02494140350000C5E2A812530002D1138048025010480014026C00A4000AA8A5100000A480000070C000240290044808A825082920448D230248A120482E00002400900012080BA9495A2404C102B04320040018080000000000AAAAAAADF810C2C881069D1C0108200005784AA021601E300146E04840014F00001FD66A063A6A06011F9B078000000000000000000000000000000000000000000000000000000000000000000F000000000003FFFFFFFF000000000000000000030842C0846108C621B52008",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Mif/DF32.mif",
	init_file_layout => "port_a",
	logical_ram_name => "DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 8,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode666w[2]~0_combout\,
	portare => VCC,
	portbwe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode666w\(2),
	portbre => VCC,
	clk0 => \ALT_INV_Clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \Mem2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode697w[2]~1_combout\,
	ena1 => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode666w[2]~0_combout\,
	portadatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAIN_bus\,
	portbdatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAIN_bus\,
	portaaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTAADDR_bus\,
	portbaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTADATAOUT_bus\,
	portbdataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X25_Y19_N20
\Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~21_combout\ = (\Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~20_combout\ & 
-- ((\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0\) # ((!\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1))))) # 
-- (!\Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~20_combout\ & (((\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~20_combout\,
	datab => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~PORTBDATAOUT0\,
	datac => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datad => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~PORTBDATAOUT0\,
	combout => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~21_combout\);

-- Location: LCCOMB_X25_Y19_N22
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(9),
	datad => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[8]~21_combout\,
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout\);

-- Location: FF_X25_Y19_N23
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout\,
	ena => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8));

-- Location: LCCOMB_X29_Y20_N30
\Mem2|altsyncram_component|auto_generated|mgl_prim2|process_0~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[2][3]~q\,
	datac => \auto_hub|irf_reg[2][1]~q\,
	datad => \Mem2|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout\,
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\);

-- Location: LCCOMB_X29_Y17_N26
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[7]~19_combout\,
	datac => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8),
	datad => \Mem2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout\);

-- Location: FF_X29_Y17_N27
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout\,
	ena => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7));

-- Location: LCCOMB_X29_Y22_N14
\Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~18_combout\ = (\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & (((\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1)) # 
-- (\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout\)))) # (!\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & (\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout\ & 
-- (!\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a7~portadataout\,
	datab => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0),
	datac => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1),
	datad => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a19~portadataout\,
	combout => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~18_combout\);

-- Location: LCCOMB_X29_Y22_N8
\Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~19_combout\ = (\Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~18_combout\ & 
-- ((\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout\) # ((!\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1))))) # (!\Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~18_combout\ 
-- & (((\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a43~portadataout\,
	datab => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~18_combout\,
	datac => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1),
	datad => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a31~portadataout\,
	combout => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~19_combout\);

-- Location: LCCOMB_X29_Y22_N18
\CPU1|Selector95~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector95~0_combout\ = (\CPU1|MBout[11]~1_combout\ & (((\CPU1|MBout[11]~0_combout\)))) # (!\CPU1|MBout[11]~1_combout\ & ((\CPU1|MBout[11]~0_combout\ & ((\Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~19_combout\))) # 
-- (!\CPU1|MBout[11]~0_combout\ & (\CPU1|Add2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Add2~14_combout\,
	datab => \CPU1|MBout[11]~1_combout\,
	datac => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[7]~19_combout\,
	datad => \CPU1|MBout[11]~0_combout\,
	combout => \CPU1|Selector95~0_combout\);

-- Location: LCCOMB_X29_Y22_N12
\CPU1|Selector95~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector95~1_combout\ = (\CPU1|MBout[11]~1_combout\ & ((\CPU1|Selector95~0_combout\ & (\CPU1|Add4~14_combout\)) # (!\CPU1|Selector95~0_combout\ & ((\CPU1|acc\(7)))))) # (!\CPU1|MBout[11]~1_combout\ & (((\CPU1|Selector95~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Add4~14_combout\,
	datab => \CPU1|MBout[11]~1_combout\,
	datac => \CPU1|acc\(7),
	datad => \CPU1|Selector95~0_combout\,
	combout => \CPU1|Selector95~1_combout\);

-- Location: FF_X29_Y22_N13
\CPU1|MBout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Selector95~1_combout\,
	ena => \CPU1|MBout[8]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|MBout\(7));

-- Location: M9K_X33_Y27_N0
\Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000DD02AAAA000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Mif/OsBoot.mif",
	init_file_layout => "port_a",
	logical_ram_name => "MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \CPU1|Mrd~combout\,
	portare => VCC,
	portbwe => \Mem1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \ALT_INV_Clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	portadatain => \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAIN_bus\,
	portbdatain => \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAIN_bus\,
	portaaddr => \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTAADDR_bus\,
	portbaddr => \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus\,
	portbdataout => \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X32_Y21_N10
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_b\(7),
	datac => \Mem1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(8),
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout\);

-- Location: FF_X32_Y21_N11
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout\,
	ena => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7));

-- Location: LCCOMB_X32_Y22_N12
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7),
	datac => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_b\(6),
	datad => \Mem1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout\);

-- Location: FF_X32_Y22_N13
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout\,
	ena => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6));

-- Location: LCCOMB_X32_Y22_N2
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_b\(5),
	datab => \Mem1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6),
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout\);

-- Location: FF_X32_Y22_N3
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout\,
	ena => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5));

-- Location: LCCOMB_X32_Y22_N0
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_b\(4),
	datac => \Mem1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datad => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5),
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout\);

-- Location: FF_X32_Y22_N1
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout\,
	ena => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4));

-- Location: LCCOMB_X30_Y27_N16
\CPU1|ir~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|ir~7_combout\ = (!\CPU1|irq~q\ & \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU1|irq~q\,
	datad => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(5),
	combout => \CPU1|ir~7_combout\);

-- Location: FF_X30_Y27_N17
\CPU1|ir[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|ir~7_combout\,
	ena => \CPU1|ir[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|ir\(5));

-- Location: LCCOMB_X29_Y26_N22
\CPU1|Mux4~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux4~14_combout\ = (\CPU1|ir\(2) & ((\CPU1|Add5~18_combout\))) # (!\CPU1|ir\(2) & (\CPU1|Add5~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|Add5~22_combout\,
	datac => \CPU1|Add5~18_combout\,
	datad => \CPU1|ir\(2),
	combout => \CPU1|Mux4~14_combout\);

-- Location: LCCOMB_X29_Y26_N8
\CPU1|Mux14~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux14~4_combout\ = (\CPU1|Mux14~2_combout\ & (((\CPU1|ir\(3)) # (\CPU1|Mux4~14_combout\)) # (!\CPU1|ir\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ir\(1),
	datab => \CPU1|Mux14~2_combout\,
	datac => \CPU1|ir\(3),
	datad => \CPU1|Mux4~14_combout\,
	combout => \CPU1|Mux14~4_combout\);

-- Location: LCCOMB_X30_Y26_N14
\CPU1|Mux14~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux14~5_combout\ = (\CPU1|ir\(3) & (\CPU1|Mux4~15_combout\ & (!\CPU1|ir\(1)))) # (!\CPU1|ir\(3) & (((\CPU1|ir\(1)) # (\CPU1|Mux4~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Mux4~15_combout\,
	datab => \CPU1|ir\(3),
	datac => \CPU1|ir\(1),
	datad => \CPU1|Mux4~16_combout\,
	combout => \CPU1|Mux14~5_combout\);

-- Location: LCCOMB_X29_Y26_N12
\CPU1|Mux14~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux14~3_combout\ = (\CPU1|acc[8]~21_combout\ & ((\CPU1|Add1~22_combout\) # ((\CPU1|Mux14~2_combout\ & \CPU1|Mux14~1_combout\)))) # (!\CPU1|acc[8]~21_combout\ & (((\CPU1|Mux14~2_combout\ & \CPU1|Mux14~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|acc[8]~21_combout\,
	datab => \CPU1|Add1~22_combout\,
	datac => \CPU1|Mux14~2_combout\,
	datad => \CPU1|Mux14~1_combout\,
	combout => \CPU1|Mux14~3_combout\);

-- Location: LCCOMB_X29_Y26_N24
\CPU1|Mux14~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux14~7_combout\ = (\CPU1|Mux14~3_combout\) # ((\CPU1|Mux14~4_combout\ & ((\CPU1|Mux14~6_combout\) # (\CPU1|Mux14~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Mux14~6_combout\,
	datab => \CPU1|Mux14~4_combout\,
	datac => \CPU1|Mux14~5_combout\,
	datad => \CPU1|Mux14~3_combout\,
	combout => \CPU1|Mux14~7_combout\);

-- Location: FF_X29_Y26_N25
\CPU1|acc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Mux14~7_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \CPU1|acc[8]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|acc\(11));

-- Location: LCCOMB_X31_Y23_N12
\CPU1|skip~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|skip~0_combout\ = (\CPU1|ir\(6) & ((\CPU1|acc\(11)) # ((\CPU1|acc\(12) & \CPU1|ir\(4))))) # (!\CPU1|ir\(6) & (((\CPU1|acc\(12) & \CPU1|ir\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ir\(6),
	datab => \CPU1|acc\(11),
	datac => \CPU1|acc\(12),
	datad => \CPU1|ir\(4),
	combout => \CPU1|skip~0_combout\);

-- Location: LCCOMB_X29_Y24_N26
\CPU1|ProcAcc~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|ProcAcc~1_combout\ = (!\CPU1|acc\(6) & (\CPU1|ir\(5) & (!\CPU1|acc\(7) & !\CPU1|acc\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|acc\(6),
	datab => \CPU1|ir\(5),
	datac => \CPU1|acc\(7),
	datad => \CPU1|acc\(5),
	combout => \CPU1|ProcAcc~1_combout\);

-- Location: LCCOMB_X34_Y23_N2
\CPU1|acc~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|acc~9_combout\ = (\CPU1|acc\(2) & \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU1|acc\(2),
	datad => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	combout => \CPU1|acc~9_combout\);

-- Location: LCCOMB_X34_Y24_N16
\CPU1|acc[2]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|acc[2]~4_combout\ = (\CPU1|ir\(9) & (\CPU1|Add1~4_combout\)) # (!\CPU1|ir\(9) & ((\CPU1|acc~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ir\(9),
	datab => \CPU1|Add1~4_combout\,
	datad => \CPU1|acc~9_combout\,
	combout => \CPU1|acc[2]~4_combout\);

-- Location: LCCOMB_X34_Y22_N0
\CPU1|Mux4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux4~0_combout\ = (\CPU1|ir\(2) & (\CPU1|Add5~4_combout\)) # (!\CPU1|ir\(2) & ((\CPU1|Add5~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|Add5~4_combout\,
	datac => \CPU1|Add5~6_combout\,
	datad => \CPU1|ir\(2),
	combout => \CPU1|Mux4~0_combout\);

-- Location: LCCOMB_X34_Y23_N8
\CPU1|Mux23~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux23~1_combout\ = (\CPU1|Mux23~0_combout\ & ((\CPU1|Mux4~3_combout\) # ((!\CPU1|ir\(3))))) # (!\CPU1|Mux23~0_combout\ & (((\CPU1|ir\(3) & \CPU1|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Mux23~0_combout\,
	datab => \CPU1|Mux4~3_combout\,
	datac => \CPU1|ir\(3),
	datad => \CPU1|Mux4~0_combout\,
	combout => \CPU1|Mux23~1_combout\);

-- Location: LCCOMB_X34_Y23_N28
\CPU1|atm~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|atm~0_combout\ = (\CPU1|acc\(2) & !\CPU1|ir\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU1|acc\(2),
	datad => \CPU1|ir\(7),
	combout => \CPU1|atm~0_combout\);

-- Location: LCCOMB_X34_Y23_N12
\CPU1|Mux23~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux23~4_combout\ = (\CPU1|Mux23~3_combout\ & (((\CPU1|atm~0_combout\)) # (!\CPU1|acc[1]~10_combout\))) # (!\CPU1|Mux23~3_combout\ & (\CPU1|acc[1]~10_combout\ & (\CPU1|Mux23~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Mux23~3_combout\,
	datab => \CPU1|acc[1]~10_combout\,
	datac => \CPU1|Mux23~1_combout\,
	datad => \CPU1|atm~0_combout\,
	combout => \CPU1|Mux23~4_combout\);

-- Location: FF_X34_Y24_N17
\CPU1|acc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|acc[2]~4_combout\,
	asdata => \CPU1|Mux23~4_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	sclr => \CPU1|acc[1]~12_combout\,
	sload => \CPU1|ir\(11),
	ena => \CPU1|acc[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|acc\(2));

-- Location: LCCOMB_X31_Y22_N14
\CPU1|acc~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|acc~16_combout\ = (\CPU1|acc\(3) & \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|acc\(3),
	datad => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(3),
	combout => \CPU1|acc~16_combout\);

-- Location: LCCOMB_X34_Y24_N4
\CPU1|acc[3]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|acc[3]~5_combout\ = (\CPU1|ir\(9) & (\CPU1|Add1~6_combout\)) # (!\CPU1|ir\(9) & ((\CPU1|acc~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Add1~6_combout\,
	datab => \CPU1|ir\(9),
	datad => \CPU1|acc~16_combout\,
	combout => \CPU1|acc[3]~5_combout\);

-- Location: IOIBUF_X53_Y21_N15
\Rx_in~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Rx_in,
	o => \Rx_in~input_o\);

-- Location: LCCOMB_X52_Y21_N24
\UART1|rx_d1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \UART1|rx_d1~0_combout\ = !\Rx_in~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Rx_in~input_o\,
	combout => \UART1|rx_d1~0_combout\);

-- Location: FF_X52_Y21_N25
\UART1|rx_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DIVIDER1|drxclk~clkctrl_outclk\,
	d => \UART1|rx_d1~0_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UART1|rx_d1~q\);

-- Location: FF_X28_Y23_N3
\UART1|rx_d2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DIVIDER1|drxclk~clkctrl_outclk\,
	asdata => \UART1|rx_d1~q\,
	clrn => \Reset~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UART1|rx_d2~q\);

-- Location: LCCOMB_X29_Y23_N6
\UART1|rx_cnt[0]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \UART1|rx_cnt[0]~11_combout\ = (\UART1|rx_busy~q\ & (\UART1|Equal0~0_combout\ & !\UART1|process_0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART1|rx_busy~q\,
	datab => \UART1|Equal0~0_combout\,
	datad => \UART1|process_0~0_combout\,
	combout => \UART1|rx_cnt[0]~11_combout\);

-- Location: LCCOMB_X28_Y23_N0
\UART1|rx_cnt[1]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \UART1|rx_cnt[1]~8_combout\ = (\UART1|rx_cnt\(1) & ((\UART1|rx_cnt[2]~10_combout\) # ((!\UART1|rx_cnt\(0) & \UART1|rx_cnt[0]~11_combout\)))) # (!\UART1|rx_cnt\(1) & (\UART1|rx_cnt\(0) & ((\UART1|rx_cnt[0]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART1|rx_cnt\(0),
	datab => \UART1|rx_cnt[2]~10_combout\,
	datac => \UART1|rx_cnt\(1),
	datad => \UART1|rx_cnt[0]~11_combout\,
	combout => \UART1|rx_cnt[1]~8_combout\);

-- Location: FF_X28_Y23_N1
\UART1|rx_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DIVIDER1|drxclk~clkctrl_outclk\,
	d => \UART1|rx_cnt[1]~8_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UART1|rx_cnt\(1));

-- Location: LCCOMB_X29_Y23_N16
\UART1|Add1~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \UART1|Add1~1_combout\ = \UART1|rx_cnt\(2) $ (((\UART1|rx_cnt\(1) & \UART1|rx_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART1|rx_cnt\(1),
	datac => \UART1|rx_cnt\(0),
	datad => \UART1|rx_cnt\(2),
	combout => \UART1|Add1~1_combout\);

-- Location: LCCOMB_X29_Y23_N2
\UART1|rx_cnt[2]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \UART1|rx_cnt[2]~1_combout\ = (\UART1|Equal0~0_combout\ & ((\UART1|Add1~1_combout\))) # (!\UART1|Equal0~0_combout\ & (\UART1|rx_cnt\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART1|Equal0~0_combout\,
	datac => \UART1|rx_cnt\(2),
	datad => \UART1|Add1~1_combout\,
	combout => \UART1|rx_cnt[2]~1_combout\);

-- Location: LCCOMB_X29_Y23_N26
\UART1|rx_cnt[2]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \UART1|rx_cnt[2]~9_combout\ = (!\UART1|rx_d2~q\ & \UART1|rx_cnt\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART1|rx_d2~q\,
	datad => \UART1|rx_cnt\(2),
	combout => \UART1|rx_cnt[2]~9_combout\);

-- Location: FF_X29_Y23_N3
\UART1|rx_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DIVIDER1|drxclk~clkctrl_outclk\,
	d => \UART1|rx_cnt[2]~1_combout\,
	asdata => \UART1|rx_cnt[2]~9_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	sload => \UART1|ALT_INV_rx_busy~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UART1|rx_cnt\(2));

-- Location: LCCOMB_X29_Y23_N28
\UART1|Equal2~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \UART1|Equal2~1_combout\ = (!\UART1|rx_cnt\(1) & !\UART1|rx_cnt\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UART1|rx_cnt\(1),
	datad => \UART1|rx_cnt\(2),
	combout => \UART1|Equal2~1_combout\);

-- Location: LCCOMB_X29_Y23_N10
\UART1|process_0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \UART1|process_0~0_combout\ = (!\UART1|rx_d2~q\ & (!\UART1|rx_cnt\(3) & (!\UART1|rx_cnt\(0) & \UART1|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART1|rx_d2~q\,
	datab => \UART1|rx_cnt\(3),
	datac => \UART1|rx_cnt\(0),
	datad => \UART1|Equal2~1_combout\,
	combout => \UART1|process_0~0_combout\);

-- Location: LCCOMB_X28_Y23_N2
\UART1|rx_cnt[2]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \UART1|rx_cnt[2]~10_combout\ = (\UART1|rx_busy~q\ & (((\UART1|process_0~0_combout\)) # (!\UART1|Equal0~0_combout\))) # (!\UART1|rx_busy~q\ & (((!\UART1|rx_d2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART1|Equal0~0_combout\,
	datab => \UART1|process_0~0_combout\,
	datac => \UART1|rx_d2~q\,
	datad => \UART1|rx_busy~q\,
	combout => \UART1|rx_cnt[2]~10_combout\);

-- Location: LCCOMB_X28_Y23_N6
\UART1|rx_cnt[0]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \UART1|rx_cnt[0]~6_combout\ = (\UART1|rx_cnt\(0) & (\UART1|rx_cnt[2]~10_combout\)) # (!\UART1|rx_cnt\(0) & ((\UART1|rx_cnt[0]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART1|rx_cnt[2]~10_combout\,
	datac => \UART1|rx_cnt\(0),
	datad => \UART1|rx_cnt[0]~11_combout\,
	combout => \UART1|rx_cnt[0]~6_combout\);

-- Location: FF_X28_Y23_N7
\UART1|rx_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DIVIDER1|drxclk~clkctrl_outclk\,
	d => \UART1|rx_cnt[0]~6_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UART1|rx_cnt\(0));

-- Location: LCCOMB_X29_Y23_N0
\UART1|rx_busy~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \UART1|rx_busy~0_combout\ = ((\UART1|rx_cnt\(3) & ((!\UART1|rx_cnt\(0)))) # (!\UART1|rx_cnt\(3) & ((\UART1|rx_d2~q\) # (\UART1|rx_cnt\(0))))) # (!\UART1|Equal2~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART1|rx_d2~q\,
	datab => \UART1|rx_cnt\(3),
	datac => \UART1|rx_cnt\(0),
	datad => \UART1|Equal2~1_combout\,
	combout => \UART1|rx_busy~0_combout\);

-- Location: LCCOMB_X29_Y23_N12
\UART1|rx_busy~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \UART1|rx_busy~1_combout\ = (\UART1|rx_busy~q\ & (((\UART1|rx_busy~0_combout\) # (!\UART1|Equal0~0_combout\)))) # (!\UART1|rx_busy~q\ & (\UART1|rx_d2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART1|rx_d2~q\,
	datab => \UART1|Equal0~0_combout\,
	datac => \UART1|rx_busy~q\,
	datad => \UART1|rx_busy~0_combout\,
	combout => \UART1|rx_busy~1_combout\);

-- Location: FF_X29_Y23_N13
\UART1|rx_busy\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DIVIDER1|drxclk~clkctrl_outclk\,
	d => \UART1|rx_busy~1_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UART1|rx_busy~q\);

-- Location: LCCOMB_X27_Y23_N2
\UART1|rx_sample_cnt~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \UART1|rx_sample_cnt~2_combout\ = (\UART1|rx_busy~q\ & (\UART1|rx_sample_cnt\(0) $ (\UART1|rx_sample_cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART1|rx_sample_cnt\(0),
	datac => \UART1|rx_sample_cnt\(1),
	datad => \UART1|rx_busy~q\,
	combout => \UART1|rx_sample_cnt~2_combout\);

-- Location: LCCOMB_X27_Y23_N26
\UART1|rx_sample_cnt~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \UART1|rx_sample_cnt~1_combout\ = (\UART1|rx_d2~q\) # (\UART1|rx_busy~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART1|rx_d2~q\,
	datad => \UART1|rx_busy~q\,
	combout => \UART1|rx_sample_cnt~1_combout\);

-- Location: FF_X27_Y23_N3
\UART1|rx_sample_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DIVIDER1|drxclk~clkctrl_outclk\,
	d => \UART1|rx_sample_cnt~2_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \UART1|rx_sample_cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UART1|rx_sample_cnt\(1));

-- Location: LCCOMB_X27_Y23_N0
\UART1|rx_sample_cnt~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \UART1|rx_sample_cnt~0_combout\ = (\UART1|rx_busy~q\ & (\UART1|rx_sample_cnt\(2) $ (((\UART1|rx_sample_cnt\(0) & \UART1|rx_sample_cnt\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART1|rx_sample_cnt\(0),
	datab => \UART1|rx_sample_cnt\(1),
	datac => \UART1|rx_sample_cnt\(2),
	datad => \UART1|rx_busy~q\,
	combout => \UART1|rx_sample_cnt~0_combout\);

-- Location: FF_X27_Y23_N1
\UART1|rx_sample_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DIVIDER1|drxclk~clkctrl_outclk\,
	d => \UART1|rx_sample_cnt~0_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \UART1|rx_sample_cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UART1|rx_sample_cnt\(2));

-- Location: LCCOMB_X27_Y23_N28
\UART1|Add0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \UART1|Add0~0_combout\ = \UART1|rx_sample_cnt\(3) $ (((\UART1|rx_sample_cnt\(0) & (\UART1|rx_sample_cnt\(1) & \UART1|rx_sample_cnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART1|rx_sample_cnt\(0),
	datab => \UART1|rx_sample_cnt\(1),
	datac => \UART1|rx_sample_cnt\(3),
	datad => \UART1|rx_sample_cnt\(2),
	combout => \UART1|Add0~0_combout\);

-- Location: LCCOMB_X27_Y23_N6
\UART1|rx_sample_cnt~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \UART1|rx_sample_cnt~4_combout\ = (\UART1|Add0~0_combout\ & \UART1|rx_busy~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART1|Add0~0_combout\,
	datad => \UART1|rx_busy~q\,
	combout => \UART1|rx_sample_cnt~4_combout\);

-- Location: FF_X27_Y23_N7
\UART1|rx_sample_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DIVIDER1|drxclk~clkctrl_outclk\,
	d => \UART1|rx_sample_cnt~4_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \UART1|rx_sample_cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UART1|rx_sample_cnt\(3));

-- Location: LCCOMB_X27_Y23_N8
\UART1|Equal0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \UART1|Equal0~0_combout\ = (\UART1|rx_sample_cnt\(0) & (\UART1|rx_sample_cnt\(1) & (!\UART1|rx_sample_cnt\(3) & \UART1|rx_sample_cnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART1|rx_sample_cnt\(0),
	datab => \UART1|rx_sample_cnt\(1),
	datac => \UART1|rx_sample_cnt\(3),
	datad => \UART1|rx_sample_cnt\(2),
	combout => \UART1|Equal0~0_combout\);

-- Location: LCCOMB_X29_Y23_N20
\UART1|Add1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \UART1|Add1~0_combout\ = \UART1|rx_cnt\(3) $ (((\UART1|rx_cnt\(1) & (\UART1|rx_cnt\(0) & \UART1|rx_cnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART1|rx_cnt\(1),
	datab => \UART1|rx_cnt\(3),
	datac => \UART1|rx_cnt\(0),
	datad => \UART1|rx_cnt\(2),
	combout => \UART1|Add1~0_combout\);

-- Location: LCCOMB_X29_Y23_N24
\UART1|rx_cnt[3]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \UART1|rx_cnt[3]~0_combout\ = (\UART1|Equal0~0_combout\ & ((\UART1|Add1~0_combout\))) # (!\UART1|Equal0~0_combout\ & (\UART1|rx_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UART1|Equal0~0_combout\,
	datac => \UART1|rx_cnt\(3),
	datad => \UART1|Add1~0_combout\,
	combout => \UART1|rx_cnt[3]~0_combout\);

-- Location: LCCOMB_X29_Y23_N30
\UART1|rx_cnt[3]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \UART1|rx_cnt[3]~7_combout\ = (!\UART1|rx_d2~q\ & \UART1|rx_cnt\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART1|rx_d2~q\,
	datad => \UART1|rx_cnt\(3),
	combout => \UART1|rx_cnt[3]~7_combout\);

-- Location: FF_X29_Y23_N25
\UART1|rx_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DIVIDER1|drxclk~clkctrl_outclk\,
	d => \UART1|rx_cnt[3]~0_combout\,
	asdata => \UART1|rx_cnt[3]~7_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	sload => \UART1|ALT_INV_rx_busy~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UART1|rx_cnt\(3));

-- Location: LCCOMB_X29_Y23_N22
\UART1|Decoder0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \UART1|Decoder0~1_combout\ = (\UART1|Decoder0~0_combout\ & (\UART1|rx_cnt\(3) $ (((\UART1|rx_cnt\(0)) # (!\UART1|Equal2~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART1|Decoder0~0_combout\,
	datab => \UART1|rx_cnt\(3),
	datac => \UART1|rx_cnt\(0),
	datad => \UART1|Equal2~1_combout\,
	combout => \UART1|Decoder0~1_combout\);

-- Location: LCCOMB_X28_Y23_N18
\UART1|rx_reg[3]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \UART1|rx_reg[3]~7_combout\ = (\UART1|Decoder0~1_combout\ & ((\UART1|rx_cnt\(0) & (\UART1|rx_cnt\(1) & !\UART1|rx_cnt\(2))) # (!\UART1|rx_cnt\(0) & (!\UART1|rx_cnt\(1) & \UART1|rx_cnt\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART1|rx_cnt\(0),
	datab => \UART1|Decoder0~1_combout\,
	datac => \UART1|rx_cnt\(1),
	datad => \UART1|rx_cnt\(2),
	combout => \UART1|rx_reg[3]~7_combout\);

-- Location: LCCOMB_X28_Y23_N20
\UART1|rx_reg[3]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \UART1|rx_reg[3]~8_combout\ = (\UART1|rx_cnt\(0) & (((\UART1|rx_reg\(3))))) # (!\UART1|rx_cnt\(0) & ((\UART1|rx_reg[3]~7_combout\ & (!\UART1|rx_d2~q\)) # (!\UART1|rx_reg[3]~7_combout\ & ((\UART1|rx_reg\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART1|rx_cnt\(0),
	datab => \UART1|rx_d2~q\,
	datac => \UART1|rx_reg\(3),
	datad => \UART1|rx_reg[3]~7_combout\,
	combout => \UART1|rx_reg[3]~8_combout\);

-- Location: FF_X28_Y23_N21
\UART1|rx_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DIVIDER1|drxclk~clkctrl_outclk\,
	d => \UART1|rx_reg[3]~8_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UART1|rx_reg\(3));

-- Location: LCCOMB_X29_Y23_N8
\UART1|Equal2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \UART1|Equal2~0_combout\ = (!\UART1|rx_cnt\(1) & (\UART1|rx_cnt\(3) & (\UART1|rx_cnt\(0) & !\UART1|rx_cnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART1|rx_cnt\(1),
	datab => \UART1|rx_cnt\(3),
	datac => \UART1|rx_cnt\(0),
	datad => \UART1|rx_cnt\(2),
	combout => \UART1|Equal2~0_combout\);

-- Location: LCCOMB_X35_Y23_N0
\UART1|rx_is_empty~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \UART1|rx_is_empty~0_combout\ = (\UART1|Decoder0~0_combout\ & ((\UART1|Equal2~0_combout\) # ((\UART1|rx_is_empty~q\ & !\CPU1|Rload~reg0_q\)))) # (!\UART1|Decoder0~0_combout\ & (((\UART1|rx_is_empty~q\ & !\CPU1|Rload~reg0_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART1|Decoder0~0_combout\,
	datab => \UART1|Equal2~0_combout\,
	datac => \UART1|rx_is_empty~q\,
	datad => \CPU1|Rload~reg0_q\,
	combout => \UART1|rx_is_empty~0_combout\);

-- Location: FF_X35_Y23_N1
\UART1|rx_is_empty\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DIVIDER1|drxclk~clkctrl_outclk\,
	d => \UART1|rx_is_empty~0_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UART1|rx_is_empty~q\);

-- Location: LCCOMB_X35_Y24_N8
\CPU1|Rload~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Rload~0_combout\ = (\CPU1|irq~q\ & (\CPU1|Rload~reg0_q\)) # (!\CPU1|irq~q\ & ((\UART1|rx_is_empty~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|irq~q\,
	datac => \CPU1|Rload~reg0_q\,
	datad => \UART1|rx_is_empty~q\,
	combout => \CPU1|Rload~0_combout\);

-- Location: FF_X35_Y24_N9
\CPU1|Rload~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Rload~0_combout\,
	asdata => \CPU1|Rload~reg0_q\,
	clrn => \Reset~inputclkctrl_outclk\,
	sload => \CPU1|st.S0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|Rload~reg0_q\);

-- Location: FF_X28_Y24_N17
\UART1|rx_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DIVIDER1|drxclk~clkctrl_outclk\,
	asdata => \UART1|rx_reg\(3),
	clrn => \Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \CPU1|Rload~reg0_q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UART1|rx_data\(3));

-- Location: LCCOMB_X29_Y24_N16
\CPU1|Selector49~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector49~0_combout\ = (\CPU1|acc\(3) & ((\CPU1|Equal15~0_combout\) # ((\CPU1|WideOr7~combout\ & \CPU1|DskReg\(3))))) # (!\CPU1|acc\(3) & (\CPU1|WideOr7~combout\ & (\CPU1|DskReg\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|acc\(3),
	datab => \CPU1|WideOr7~combout\,
	datac => \CPU1|DskReg\(3),
	datad => \CPU1|Equal15~0_combout\,
	combout => \CPU1|Selector49~0_combout\);

-- Location: FF_X29_Y24_N17
\CPU1|DskReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Selector49~0_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \CPU1|Dir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DskReg\(3));

-- Location: LCCOMB_X28_Y24_N16
\CPU1|Mux22~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux22~2_combout\ = (\CPU1|acc[1]~11_combout\ & ((\CPU1|DskReg\(3)))) # (!\CPU1|acc[1]~11_combout\ & (\UART1|rx_data\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|acc[1]~11_combout\,
	datac => \UART1|rx_data\(3),
	datad => \CPU1|DskReg\(3),
	combout => \CPU1|Mux22~2_combout\);

-- Location: LCCOMB_X31_Y22_N0
\CPU1|Mux22~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux22~3_combout\ = (\CPU1|ir\(9) & (((!\CPU1|acc[1]~11_combout\)))) # (!\CPU1|ir\(9) & ((\CPU1|acc\(3)) # ((\CPU1|Mux22~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|acc\(3),
	datab => \CPU1|ir\(9),
	datac => \CPU1|Mux22~2_combout\,
	datad => \CPU1|acc[1]~11_combout\,
	combout => \CPU1|Mux22~3_combout\);

-- Location: LCCOMB_X34_Y23_N6
\CPU1|Mux22~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux22~0_combout\ = (\CPU1|ir\(3) & ((\CPU1|Mux4~6_combout\) # ((\CPU1|ir\(1))))) # (!\CPU1|ir\(3) & (((!\CPU1|ir\(1) & \CPU1|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Mux4~6_combout\,
	datab => \CPU1|ir\(3),
	datac => \CPU1|ir\(1),
	datad => \CPU1|Mux4~0_combout\,
	combout => \CPU1|Mux22~0_combout\);

-- Location: LCCOMB_X34_Y23_N16
\CPU1|Mux22~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux22~1_combout\ = (\CPU1|ir\(1) & ((\CPU1|Mux22~0_combout\ & ((\CPU1|Mux4~7_combout\))) # (!\CPU1|Mux22~0_combout\ & (\CPU1|Mux4~4_combout\)))) # (!\CPU1|ir\(1) & (((\CPU1|Mux22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Mux4~4_combout\,
	datab => \CPU1|Mux4~7_combout\,
	datac => \CPU1|ir\(1),
	datad => \CPU1|Mux22~0_combout\,
	combout => \CPU1|Mux22~1_combout\);

-- Location: LCCOMB_X34_Y23_N10
\CPU1|Mux22~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux22~4_combout\ = (\CPU1|acc[1]~10_combout\ & ((\CPU1|Mux22~3_combout\ & (\CPU1|atm~3_combout\)) # (!\CPU1|Mux22~3_combout\ & ((\CPU1|Mux22~1_combout\))))) # (!\CPU1|acc[1]~10_combout\ & (((\CPU1|Mux22~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|atm~3_combout\,
	datab => \CPU1|acc[1]~10_combout\,
	datac => \CPU1|Mux22~3_combout\,
	datad => \CPU1|Mux22~1_combout\,
	combout => \CPU1|Mux22~4_combout\);

-- Location: FF_X34_Y24_N5
\CPU1|acc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|acc[3]~5_combout\,
	asdata => \CPU1|Mux22~4_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	sclr => \CPU1|acc[1]~12_combout\,
	sload => \CPU1|ir\(11),
	ena => \CPU1|acc[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|acc\(3));

-- Location: LCCOMB_X34_Y24_N6
\CPU1|ProcAcc~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|ProcAcc~2_combout\ = (!\CPU1|acc\(1) & (!\CPU1|acc\(2) & (!\CPU1|acc\(3) & !\CPU1|acc\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|acc\(1),
	datab => \CPU1|acc\(2),
	datac => \CPU1|acc\(3),
	datad => \CPU1|acc\(4),
	combout => \CPU1|ProcAcc~2_combout\);

-- Location: LCCOMB_X31_Y26_N20
\CPU1|ProcAcc~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|ProcAcc~0_combout\ = (!\CPU1|acc\(9) & (!\CPU1|acc\(10) & (!\CPU1|acc\(11) & !\CPU1|acc\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|acc\(9),
	datab => \CPU1|acc\(10),
	datac => \CPU1|acc\(11),
	datad => \CPU1|acc\(8),
	combout => \CPU1|ProcAcc~0_combout\);

-- Location: LCCOMB_X31_Y23_N10
\CPU1|ProcAcc~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|ProcAcc~3_combout\ = (!\CPU1|acc\(0) & (\CPU1|ProcAcc~1_combout\ & (\CPU1|ProcAcc~2_combout\ & \CPU1|ProcAcc~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|acc\(0),
	datab => \CPU1|ProcAcc~1_combout\,
	datac => \CPU1|ProcAcc~2_combout\,
	datad => \CPU1|ProcAcc~0_combout\,
	combout => \CPU1|ProcAcc~3_combout\);

-- Location: LCCOMB_X31_Y23_N30
\CPU1|skip~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|skip~1_combout\ = (\CPU1|ir\(8) & (\CPU1|ir\(3) $ (((\CPU1|skip~0_combout\) # (\CPU1|ProcAcc~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ir\(3),
	datab => \CPU1|skip~0_combout\,
	datac => \CPU1|ir\(8),
	datad => \CPU1|ProcAcc~3_combout\,
	combout => \CPU1|skip~1_combout\);

-- Location: LCCOMB_X34_Y27_N28
\CPU1|Mux45~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux45~7_combout\ = (\CPU1|ir\(9) & ((\CPU1|skip~1_combout\ & ((\CPU1|Add6~12_combout\))) # (!\CPU1|skip~1_combout\ & (\CPU1|Add4~14_combout\)))) # (!\CPU1|ir\(9) & (\CPU1|Add4~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ir\(9),
	datab => \CPU1|Add4~14_combout\,
	datac => \CPU1|Add6~12_combout\,
	datad => \CPU1|skip~1_combout\,
	combout => \CPU1|Mux45~7_combout\);

-- Location: LCCOMB_X34_Y25_N0
\CPU1|Selector119~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector119~4_combout\ = (\CPU1|Dir~0_combout\ & (!\CPU1|st.D1~q\ & ((\CPU1|Equal13~0_combout\) # (!\CPU1|acc~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|acc~8_combout\,
	datab => \CPU1|Dir~0_combout\,
	datac => \CPU1|Equal13~0_combout\,
	datad => \CPU1|st.D1~q\,
	combout => \CPU1|Selector119~4_combout\);

-- Location: LCCOMB_X34_Y25_N2
\CPU1|DskFlg~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|DskFlg~0_combout\ = (\CPU1|Selector119~4_combout\ & (\CPU1|st.D1~q\)) # (!\CPU1|Selector119~4_combout\ & ((\CPU1|Selector119~3_combout\ & (\CPU1|st.D1~q\)) # (!\CPU1|Selector119~3_combout\ & ((\CPU1|DskFlg~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|st.D1~q\,
	datab => \CPU1|Selector119~4_combout\,
	datac => \CPU1|DskFlg~q\,
	datad => \CPU1|Selector119~3_combout\,
	combout => \CPU1|DskFlg~0_combout\);

-- Location: FF_X34_Y25_N3
\CPU1|DskFlg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|DskFlg~0_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DskFlg~q\);

-- Location: LCCOMB_X31_Y24_N8
\CPU1|Equal18~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Equal18~2_combout\ = (\CPU1|Equal17~1_combout\ & (\CPU1|ir\(1) & (!\CPU1|ir\(0) & !\CPU1|ir\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Equal17~1_combout\,
	datab => \CPU1|ir\(1),
	datac => \CPU1|ir\(0),
	datad => \CPU1|ir\(2),
	combout => \CPU1|Equal18~2_combout\);

-- Location: LCCOMB_X31_Y24_N14
\CPU1|RFlag~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|RFlag~6_combout\ = (\CPU1|ir\(0)) # ((!\CPU1|Equal5~2_combout\) # (!\CPU1|ir\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ir\(0),
	datac => \CPU1|ir\(1),
	datad => \CPU1|Equal5~2_combout\,
	combout => \CPU1|RFlag~6_combout\);

-- Location: LCCOMB_X35_Y27_N22
\CPU1|RFlag~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|RFlag~4_combout\ = (\CPU1|RFlag~q\ & (((\CPU1|RFlag~6_combout\) # (!\CPU1|st.S0~q\)) # (!\CPU1|Dir~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Dir~0_combout\,
	datab => \CPU1|RFlag~6_combout\,
	datac => \CPU1|RFlag~q\,
	datad => \CPU1|st.S0~q\,
	combout => \CPU1|RFlag~4_combout\);

-- Location: LCCOMB_X35_Y24_N26
\CPU1|RFlag~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|RFlag~5_combout\ = (\CPU1|RFlag~4_combout\) # ((\CPU1|st~26_combout\ & (!\UART1|rx_is_empty~q\ & \CPU1|Rload~reg0_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|st~26_combout\,
	datab => \UART1|rx_is_empty~q\,
	datac => \CPU1|RFlag~4_combout\,
	datad => \CPU1|Rload~reg0_q\,
	combout => \CPU1|RFlag~5_combout\);

-- Location: FF_X35_Y24_N27
\CPU1|RFlag\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|RFlag~5_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|RFlag~q\);

-- Location: LCCOMB_X34_Y27_N24
\CPU1|Mux45~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux45~9_combout\ = (\CPU1|Equal5~3_combout\ & (((!\CPU1|DskFlg~q\ & \CPU1|Equal18~2_combout\)) # (!\CPU1|RFlag~q\))) # (!\CPU1|Equal5~3_combout\ & (!\CPU1|DskFlg~q\ & (\CPU1|Equal18~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Equal5~3_combout\,
	datab => \CPU1|DskFlg~q\,
	datac => \CPU1|Equal18~2_combout\,
	datad => \CPU1|RFlag~q\,
	combout => \CPU1|Mux45~9_combout\);

-- Location: LCCOMB_X34_Y27_N14
\CPU1|Mux45~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux45~17_combout\ = (\CPU1|Mux45~9_combout\) # ((\CPU1|ir\(9)) # ((\CPU1|Equal1~3_combout\ & !\CPU1|TFlag~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Equal1~3_combout\,
	datab => \CPU1|Mux45~9_combout\,
	datac => \CPU1|ir\(9),
	datad => \CPU1|TFlag~q\,
	combout => \CPU1|Mux45~17_combout\);

-- Location: LCCOMB_X30_Y24_N26
\CPU1|Equal12~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Equal12~0_combout\ = (!\CPU1|ir\(3) & (\CPU1|Equal11~1_combout\ & \CPU1|ir\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|ir\(3),
	datac => \CPU1|Equal11~1_combout\,
	datad => \CPU1|ir\(0),
	combout => \CPU1|Equal12~0_combout\);

-- Location: LCCOMB_X28_Y24_N12
\CPU1|WideNor0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|WideNor0~2_combout\ = (\CPU1|acc[1]~7_combout\ & ((\CPU1|ir\(2) $ (!\CPU1|ir\(1))) # (!\CPU1|Equal12~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ir\(2),
	datab => \CPU1|Equal12~0_combout\,
	datac => \CPU1|ir\(1),
	datad => \CPU1|acc[1]~7_combout\,
	combout => \CPU1|WideNor0~2_combout\);

-- Location: LCCOMB_X27_Y24_N20
\CPU1|WideOr0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|WideOr0~2_combout\ = ((!\CPU1|WideOr0~1_combout\) # (!\CPU1|Tty~0_combout\)) # (!\CPU1|WideOr0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|WideOr0~0_combout\,
	datac => \CPU1|Tty~0_combout\,
	datad => \CPU1|WideOr0~1_combout\,
	combout => \CPU1|WideOr0~2_combout\);

-- Location: LCCOMB_X34_Y27_N20
\CPU1|WideOr0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|WideOr0~combout\ = (\CPU1|WideNor0~1_combout\) # (((\CPU1|WideOr0~2_combout\) # (!\CPU1|WideNor0~0_combout\)) # (!\CPU1|WideNor0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|WideNor0~1_combout\,
	datab => \CPU1|WideNor0~2_combout\,
	datac => \CPU1|WideOr0~2_combout\,
	datad => \CPU1|WideNor0~0_combout\,
	combout => \CPU1|WideOr0~combout\);

-- Location: LCCOMB_X34_Y27_N26
\CPU1|Mux45~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux45~10_combout\ = (\CPU1|Mux45~8_combout\) # ((\CPU1|Mux45~7_combout\ & ((\CPU1|Mux45~17_combout\) # (\CPU1|WideOr0~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Mux45~8_combout\,
	datab => \CPU1|Mux45~7_combout\,
	datac => \CPU1|Mux45~17_combout\,
	datad => \CPU1|WideOr0~combout\,
	combout => \CPU1|Mux45~10_combout\);

-- Location: LCCOMB_X34_Y27_N0
\CPU1|Mux45~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux45~4_combout\ = (\CPU1|Mux52~0_combout\ & ((\CPU1|Add6~12_combout\))) # (!\CPU1|Mux52~0_combout\ & (\CPU1|Add4~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|Add4~14_combout\,
	datac => \CPU1|Add6~12_combout\,
	datad => \CPU1|Mux52~0_combout\,
	combout => \CPU1|Mux45~4_combout\);

-- Location: LCCOMB_X34_Y27_N12
\CPU1|Mux45~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux45~11_combout\ = (\CPU1|Mux45~6_combout\ & (((\CPU1|Mux45~10_combout\)) # (!\CPU1|ir\(10)))) # (!\CPU1|Mux45~6_combout\ & (\CPU1|ir\(10) & ((\CPU1|Mux45~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Mux45~6_combout\,
	datab => \CPU1|ir\(10),
	datac => \CPU1|Mux45~10_combout\,
	datad => \CPU1|Mux45~4_combout\,
	combout => \CPU1|Mux45~11_combout\);

-- Location: LCCOMB_X34_Y27_N16
\CPU1|Selector80~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector80~0_combout\ = (\CPU1|st.S0~q\ & ((!\CPU1|Mux45~11_combout\))) # (!\CPU1|st.S0~q\ & (!\CPU1|Add0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|Add0~14_combout\,
	datac => \CPU1|st.S0~q\,
	datad => \CPU1|Mux45~11_combout\,
	combout => \CPU1|Selector80~0_combout\);

-- Location: FF_X34_Y27_N17
\CPU1|pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Selector80~0_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \CPU1|Selector87~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|pc\(7));

-- Location: LCCOMB_X36_Y25_N8
\CPU1|MA[7]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|MA[7]~17_combout\ = (\CPU1|st.S0~q\ & ((\CPU1|MA[7]~16_combout\) # ((\CPU1|MA[3]~4_combout\)))) # (!\CPU1|st.S0~q\ & (((!\CPU1|pc\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|MA[7]~16_combout\,
	datab => \CPU1|pc\(7),
	datac => \CPU1|MA[3]~4_combout\,
	datad => \CPU1|st.S0~q\,
	combout => \CPU1|MA[7]~17_combout\);

-- Location: LCCOMB_X34_Y26_N0
\CPU1|Equal0~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Equal0~2_combout\ = (\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(8) & (\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(6) & (\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(7) & 
-- \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(8),
	datab => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(6),
	datac => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(7),
	datad => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(9),
	combout => \CPU1|Equal0~2_combout\);

-- Location: LCCOMB_X34_Y26_N10
\CPU1|Mux52~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux52~0_combout\ = (\CPU1|Equal0~0_combout\ & (\CPU1|Equal0~2_combout\ & (!\CPU1|ir\(9) & \CPU1|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Equal0~0_combout\,
	datab => \CPU1|Equal0~2_combout\,
	datac => \CPU1|ir\(9),
	datad => \CPU1|Equal0~1_combout\,
	combout => \CPU1|Mux52~0_combout\);

-- Location: LCCOMB_X35_Y27_N8
\CPU1|Mux52~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux52~1_combout\ = (\CPU1|Mux52~0_combout\ & ((\CPU1|pc\(0)))) # (!\CPU1|Mux52~0_combout\ & (\CPU1|Add4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Add4~0_combout\,
	datac => \CPU1|Mux52~0_combout\,
	datad => \CPU1|pc\(0),
	combout => \CPU1|Mux52~1_combout\);

-- Location: LCCOMB_X35_Y27_N18
\CPU1|Mux52~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux52~2_combout\ = (\CPU1|ir\(9) & (\CPU1|ea\(0))) # (!\CPU1|ir\(9) & ((\CPU1|Add3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ir\(9),
	datac => \CPU1|ea\(0),
	datad => \CPU1|Add3~0_combout\,
	combout => \CPU1|Mux52~2_combout\);

-- Location: LCCOMB_X35_Y27_N28
\CPU1|Mux52~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux52~3_combout\ = (\CPU1|ir\(10) & (((\CPU1|ir\(11))))) # (!\CPU1|ir\(10) & ((\CPU1|ir\(11) & ((\CPU1|Mux52~2_combout\))) # (!\CPU1|ir\(11) & (\CPU1|Add4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Add4~0_combout\,
	datab => \CPU1|Mux52~2_combout\,
	datac => \CPU1|ir\(10),
	datad => \CPU1|ir\(11),
	combout => \CPU1|Mux52~3_combout\);

-- Location: LCCOMB_X35_Y27_N24
\CPU1|Mux52~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux52~11_combout\ = (\CPU1|ir\(10) & ((\CPU1|Mux52~3_combout\ & (\CPU1|Mux52~10_combout\)) # (!\CPU1|Mux52~3_combout\ & ((\CPU1|Mux52~1_combout\))))) # (!\CPU1|ir\(10) & (((\CPU1|Mux52~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Mux52~10_combout\,
	datab => \CPU1|ir\(10),
	datac => \CPU1|Mux52~1_combout\,
	datad => \CPU1|Mux52~3_combout\,
	combout => \CPU1|Mux52~11_combout\);

-- Location: LCCOMB_X35_Y27_N0
\CPU1|pc[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|pc[0]~feeder_combout\ = \CPU1|Mux52~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CPU1|Mux52~11_combout\,
	combout => \CPU1|pc[0]~feeder_combout\);

-- Location: FF_X35_Y27_N1
\CPU1|pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|pc[0]~feeder_combout\,
	asdata => \CPU1|Add0~0_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	sload => \CPU1|ALT_INV_st.S0~q\,
	ena => \CPU1|Selector87~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|pc\(0));

-- Location: LCCOMB_X35_Y26_N2
\CPU1|Add4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add4~0_combout\ = \CPU1|pc\(0) $ (VCC)
-- \CPU1|Add4~1\ = CARRY(\CPU1|pc\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|pc\(0),
	datad => VCC,
	combout => \CPU1|Add4~0_combout\,
	cout => \CPU1|Add4~1\);

-- Location: LCCOMB_X35_Y26_N4
\CPU1|Add4~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add4~2_combout\ = (\CPU1|pc\(1) & (!\CPU1|Add4~1\)) # (!\CPU1|pc\(1) & ((\CPU1|Add4~1\) # (GND)))
-- \CPU1|Add4~3\ = CARRY((!\CPU1|Add4~1\) # (!\CPU1|pc\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|pc\(1),
	datad => VCC,
	cin => \CPU1|Add4~1\,
	combout => \CPU1|Add4~2_combout\,
	cout => \CPU1|Add4~3\);

-- Location: LCCOMB_X35_Y25_N10
\CPU1|Selector84~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector84~0_combout\ = (\CPU1|pc[5]~6_combout\ & (((\CPU1|pc[5]~5_combout\)))) # (!\CPU1|pc[5]~6_combout\ & ((\CPU1|pc[5]~5_combout\ & ((\CPU1|Add3~6_combout\))) # (!\CPU1|pc[5]~5_combout\ & (\CPU1|Add6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Add6~4_combout\,
	datab => \CPU1|Add3~6_combout\,
	datac => \CPU1|pc[5]~6_combout\,
	datad => \CPU1|pc[5]~5_combout\,
	combout => \CPU1|Selector84~0_combout\);

-- Location: LCCOMB_X35_Y25_N12
\CPU1|Selector84~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector84~1_combout\ = (\CPU1|pc[5]~6_combout\ & ((\CPU1|Selector84~0_combout\ & (\CPU1|ea\(3))) # (!\CPU1|Selector84~0_combout\ & ((\CPU1|Add4~6_combout\))))) # (!\CPU1|pc[5]~6_combout\ & (((\CPU1|Selector84~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ea\(3),
	datab => \CPU1|Add4~6_combout\,
	datac => \CPU1|pc[5]~6_combout\,
	datad => \CPU1|Selector84~0_combout\,
	combout => \CPU1|Selector84~1_combout\);

-- Location: LCCOMB_X36_Y26_N0
\CPU1|pc[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|pc[3]~feeder_combout\ = \CPU1|Selector84~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CPU1|Selector84~1_combout\,
	combout => \CPU1|pc[3]~feeder_combout\);

-- Location: LCCOMB_X36_Y26_N8
\CPU1|Add0~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add0~6_combout\ = (\CPU1|pc\(3) & (\CPU1|Add0~5\ & VCC)) # (!\CPU1|pc\(3) & (!\CPU1|Add0~5\))
-- \CPU1|Add0~7\ = CARRY((!\CPU1|pc\(3) & !\CPU1|Add0~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|pc\(3),
	datad => VCC,
	cin => \CPU1|Add0~5\,
	combout => \CPU1|Add0~6_combout\,
	cout => \CPU1|Add0~7\);

-- Location: FF_X36_Y26_N1
\CPU1|pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|pc[3]~feeder_combout\,
	asdata => \CPU1|Add0~6_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	sload => \CPU1|ALT_INV_st.S1~q\,
	ena => \CPU1|Selector87~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|pc\(3));

-- Location: FF_X35_Y26_N1
\CPU1|pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|pc[5]~feeder_combout\,
	asdata => \CPU1|Add0~10_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	sload => \CPU1|ALT_INV_st.S1~q\,
	ena => \CPU1|Selector87~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|pc\(5));

-- Location: LCCOMB_X35_Y26_N14
\CPU1|Add4~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add4~12_combout\ = (\CPU1|pc\(6) & (\CPU1|Add4~11\ $ (GND))) # (!\CPU1|pc\(6) & (!\CPU1|Add4~11\ & VCC))
-- \CPU1|Add4~13\ = CARRY((\CPU1|pc\(6) & !\CPU1|Add4~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|pc\(6),
	datad => VCC,
	cin => \CPU1|Add4~11\,
	combout => \CPU1|Add4~12_combout\,
	cout => \CPU1|Add4~13\);

-- Location: LCCOMB_X28_Y25_N6
\CPU1|DMBout[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|DMBout[6]~feeder_combout\ = \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(6),
	combout => \CPU1|DMBout[6]~feeder_combout\);

-- Location: FF_X28_Y25_N7
\CPU1|DMBout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|DMBout[6]~feeder_combout\,
	ena => \CPU1|DMBout[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DMBout\(6));

-- Location: M9K_X22_Y11_N0
\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"2942043C6121F894408A929284A4A3E3400000000000000000000000000000000000000000000000000000000000000002CFE74378CA1E78B68890CB7388264FB35A1F8B4ABDB7EBC78000080390D3CA51FD555AB065411EC02160140280012404E00546A109A800AAC3069E80010108150000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000BB32C14AF56E01064000000002C2FA6F3E81809000020303080020008101A50810F18487E251022A4A4A12928F8DF002A35084D4005561834F400080840AFFAAAB560CA823D8042C028050002480BAD0FC5A55EDBF5E3C0000401C869E52959FCE86F1943CF16D112196E7104C9F68600D7000B4040C7E038918A88000410686E75B0E1D37B900F61AF8AB491F186BF000056E88033353FFF9C9824FC30C9D09407DFDFB87FFFAA103184CF01A0206CC0D855760080B4EB922ED9E",
	mem_init1 => X"011362C062821BD7F2BD90070007BB3FBE1BCA71EDF1BE0943DDAFB933BA1888041001023214EF2B4448ABBD56C841000049B9030D54CF35A7A69A52FA6D9CA6D69A40CA0C120851A5CE5DE731F18D309963062C92593438280BD830302E6E4FE83C18AA0DDCCF60E37FB722A1CFCD020A4030240FBD1C0404D0908444009C240484820002476A26C427AAB3620043440A5362420328000C83529A61512C00008540A4CB43B8D3D0800004091110291801980082504D04D9D78CA7C6A885115862F4172EB5440035DECA83E908488120208201393D2204CA13CE14CC19827403980DB28949C7880401AAF6CA0AAABEDE06AA2F948BFFF8BF19178632F72F2A02",
	mem_init0 => X"805C5F1E3A9C5870B3C3D119641100AE1202E14B45C0F8A2A2DC785F295504796826727134C27405B55DB14C3F26A2003880022001840000000000000000000008200000000023E0000000000007BFC0005FBF4259D2EDC07FBE7FDFAC0FC451C11F042C807315A58554B085217CE3CD7CC795F78F769FB42F6A322359A3941A000A06040F20004221F7AF1DFE31F1F1D15151515151C4419E91F7DFA97FF1F9F2DF4AFFFF93DBC8C79A2853007F31703760360B6FC0509C4F3E01ECAA682000808D020D21844A472A00691F50145FBEFBE5D57BD8088F3BC07FBE7FDFAC0FC451C11F042C80000174D6030FC0D6E0052D086E7310201180007F6A322359A394",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Mif/DF32.mif",
	init_file_layout => "port_a",
	logical_ram_name => "DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode674w[2]~0_combout\,
	portare => VCC,
	portbwe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode674w\(2),
	portbre => VCC,
	clk0 => \ALT_INV_Clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \Mem2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode697w[2]~2_combout\,
	ena1 => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode674w[2]~0_combout\,
	portadatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAIN_bus\,
	portbdatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAIN_bus\,
	portaaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTAADDR_bus\,
	portbaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTADATAOUT_bus\,
	portbdataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X29_Y22_N28
\Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~16_combout\ = (\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & (((\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1))))) # 
-- (!\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & ((\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & (\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout\)) # 
-- (!\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & ((\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~portadataout\,
	datab => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0),
	datac => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1),
	datad => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a6~portadataout\,
	combout => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~16_combout\);

-- Location: LCCOMB_X29_Y22_N6
\Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~17_combout\ = (\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & ((\Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~16_combout\ & 
-- ((\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout\))) # (!\Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~16_combout\ & 
-- (\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout\)))) # (!\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & 
-- (((\Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a18~portadataout\,
	datab => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0),
	datac => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~portadataout\,
	datad => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~16_combout\,
	combout => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~17_combout\);

-- Location: LCCOMB_X31_Y25_N6
\CPU1|Selector96~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector96~0_combout\ = (\CPU1|MBout[11]~0_combout\ & (\CPU1|MBout[11]~1_combout\)) # (!\CPU1|MBout[11]~0_combout\ & ((\CPU1|MBout[11]~1_combout\ & (\CPU1|acc\(6))) # (!\CPU1|MBout[11]~1_combout\ & ((\CPU1|Add2~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|MBout[11]~0_combout\,
	datab => \CPU1|MBout[11]~1_combout\,
	datac => \CPU1|acc\(6),
	datad => \CPU1|Add2~12_combout\,
	combout => \CPU1|Selector96~0_combout\);

-- Location: LCCOMB_X31_Y25_N20
\CPU1|Selector96~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector96~1_combout\ = (\CPU1|MBout[11]~0_combout\ & ((\CPU1|Selector96~0_combout\ & (\CPU1|Add4~12_combout\)) # (!\CPU1|Selector96~0_combout\ & ((\Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~17_combout\))))) # 
-- (!\CPU1|MBout[11]~0_combout\ & (((\CPU1|Selector96~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|MBout[11]~0_combout\,
	datab => \CPU1|Add4~12_combout\,
	datac => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[6]~17_combout\,
	datad => \CPU1|Selector96~0_combout\,
	combout => \CPU1|Selector96~1_combout\);

-- Location: FF_X31_Y25_N21
\CPU1|MBout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Selector96~1_combout\,
	ena => \CPU1|MBout[8]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|MBout\(6));

-- Location: LCCOMB_X32_Y24_N2
\CPU1|Mux45~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux45~13_combout\ = (\CPU1|ir\(9) & (((\CPU1|Add1~14_combout\)))) # (!\CPU1|ir\(9) & (\CPU1|acc\(7) & (\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|acc\(7),
	datab => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(7),
	datac => \CPU1|ir\(9),
	datad => \CPU1|Add1~14_combout\,
	combout => \CPU1|Mux45~13_combout\);

-- Location: LCCOMB_X32_Y24_N30
\CPU1|Mux18~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux18~0_combout\ = (\CPU1|ir\(10) & (((\CPU1|ir\(11))))) # (!\CPU1|ir\(10) & ((\CPU1|ir\(11) & (\CPU1|acc\(7))) # (!\CPU1|ir\(11) & ((\CPU1|Mux45~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ir\(10),
	datab => \CPU1|acc\(7),
	datac => \CPU1|ir\(11),
	datad => \CPU1|Mux45~13_combout\,
	combout => \CPU1|Mux18~0_combout\);

-- Location: LCCOMB_X29_Y22_N2
\CPU1|atm~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|atm~10_combout\ = (!\CPU1|ir\(7) & \CPU1|acc\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|ir\(7),
	datac => \CPU1|acc\(7),
	combout => \CPU1|atm~10_combout\);

-- Location: LCCOMB_X31_Y24_N20
\CPU1|Mux5~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux5~1_combout\ = (\CPU1|Mux5~0_combout\ & (((\CPU1|Mux4~19_combout\)) # (!\CPU1|ir\(1)))) # (!\CPU1|Mux5~0_combout\ & (\CPU1|ir\(1) & (\CPU1|Mux4~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Mux5~0_combout\,
	datab => \CPU1|ir\(1),
	datac => \CPU1|Mux4~10_combout\,
	datad => \CPU1|Mux4~19_combout\,
	combout => \CPU1|Mux5~1_combout\);

-- Location: LCCOMB_X27_Y24_N28
\CPU1|Mux45~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux45~14_combout\ = (\CPU1|ir\(8) & ((\CPU1|ir\(2)) # ((\CPU1|atm~10_combout\)))) # (!\CPU1|ir\(8) & (((\CPU1|Mux5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ir\(8),
	datab => \CPU1|ir\(2),
	datac => \CPU1|atm~10_combout\,
	datad => \CPU1|Mux5~1_combout\,
	combout => \CPU1|Mux45~14_combout\);

-- Location: LCCOMB_X27_Y24_N24
\CPU1|Mux45~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux45~16_combout\ = (\CPU1|ir\(9) & (((\CPU1|Mux45~14_combout\)))) # (!\CPU1|ir\(9) & ((\CPU1|Mux45~15_combout\) # ((!\CPU1|WideOr0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Mux45~15_combout\,
	datab => \CPU1|ir\(9),
	datac => \CPU1|WideOr0~0_combout\,
	datad => \CPU1|Mux45~14_combout\,
	combout => \CPU1|Mux45~16_combout\);

-- Location: LCCOMB_X32_Y24_N0
\CPU1|Mux18~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux18~1_combout\ = (\CPU1|ir\(10) & ((\CPU1|Mux18~0_combout\ & ((\CPU1|Mux45~16_combout\))) # (!\CPU1|Mux18~0_combout\ & (\CPU1|Mux45~12_combout\)))) # (!\CPU1|ir\(10) & (((\CPU1|Mux18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ir\(10),
	datab => \CPU1|Mux45~12_combout\,
	datac => \CPU1|Mux18~0_combout\,
	datad => \CPU1|Mux45~16_combout\,
	combout => \CPU1|Mux18~1_combout\);

-- Location: FF_X32_Y24_N1
\CPU1|acc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Mux18~1_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \CPU1|st.S1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|acc\(7));

-- Location: LCCOMB_X29_Y24_N4
\CPU1|Selector45~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector45~0_combout\ = (\CPU1|Equal15~0_combout\ & ((\CPU1|acc\(7)) # ((\CPU1|DskReg\(7) & \CPU1|WideOr7~combout\)))) # (!\CPU1|Equal15~0_combout\ & (((\CPU1|DskReg\(7) & \CPU1|WideOr7~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Equal15~0_combout\,
	datab => \CPU1|acc\(7),
	datac => \CPU1|DskReg\(7),
	datad => \CPU1|WideOr7~combout\,
	combout => \CPU1|Selector45~0_combout\);

-- Location: FF_X29_Y24_N5
\CPU1|DskReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Selector45~0_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \CPU1|Dir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DskReg\(7));

-- Location: LCCOMB_X27_Y24_N26
\CPU1|Selector27~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector27~0_combout\ = (\CPU1|WideOr5~combout\ & ((\CPU1|DskAdd\(13)) # ((\CPU1|DskReg\(7) & !\CPU1|acc~8_combout\)))) # (!\CPU1|WideOr5~combout\ & (((\CPU1|DskReg\(7) & !\CPU1|acc~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|WideOr5~combout\,
	datab => \CPU1|DskAdd\(13),
	datac => \CPU1|DskReg\(7),
	datad => \CPU1|acc~8_combout\,
	combout => \CPU1|Selector27~0_combout\);

-- Location: FF_X27_Y25_N27
\CPU1|DskAdd[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|DskAdd[13]~41_combout\,
	asdata => \CPU1|Selector27~0_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	sload => \CPU1|ALT_INV_st.D0~q\,
	ena => \CPU1|DskAdd[6]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DskAdd\(13));

-- Location: FF_X29_Y25_N27
\CPU1|DMA[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \CPU1|DskAdd\(13),
	clrn => \Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \CPU1|st.D0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DMA\(13));

-- Location: LCCOMB_X29_Y22_N16
\Mem2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode697w[2]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mem2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode697w[2]~1_combout\ = (\CPU1|DMA\(14) & !\CPU1|DMA\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|DMA\(14),
	datac => \CPU1|DMA\(13),
	combout => \Mem2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode697w[2]~1_combout\);

-- Location: LCCOMB_X32_Y23_N8
\Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~20\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~20_combout\ = (\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & (((\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1))))) # 
-- (!\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & ((\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & (\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout\)) # 
-- (!\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & ((\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0),
	datab => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a32~portadataout\,
	datac => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1),
	datad => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a8~portadataout\,
	combout => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~20_combout\);

-- Location: LCCOMB_X32_Y23_N18
\Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~21\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~21_combout\ = (\Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~20_combout\ & 
-- ((\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout\) # ((!\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0))))) # (!\Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~20_combout\ 
-- & (((\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a44~portadataout\,
	datab => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~20_combout\,
	datac => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0),
	datad => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a20~portadataout\,
	combout => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~21_combout\);

-- Location: LCCOMB_X32_Y23_N20
\CPU1|Selector94~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector94~0_combout\ = (\CPU1|MBout[11]~0_combout\ & (((\CPU1|MBout[11]~1_combout\)))) # (!\CPU1|MBout[11]~0_combout\ & ((\CPU1|MBout[11]~1_combout\ & (\CPU1|acc\(8))) # (!\CPU1|MBout[11]~1_combout\ & ((\CPU1|Add2~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|MBout[11]~0_combout\,
	datab => \CPU1|acc\(8),
	datac => \CPU1|Add2~16_combout\,
	datad => \CPU1|MBout[11]~1_combout\,
	combout => \CPU1|Selector94~0_combout\);

-- Location: LCCOMB_X32_Y23_N30
\CPU1|Selector94~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector94~1_combout\ = (\CPU1|MBout[11]~0_combout\ & ((\CPU1|Selector94~0_combout\ & (\CPU1|Add4~16_combout\)) # (!\CPU1|Selector94~0_combout\ & ((\Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~21_combout\))))) # 
-- (!\CPU1|MBout[11]~0_combout\ & (((\CPU1|Selector94~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Add4~16_combout\,
	datab => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[8]~21_combout\,
	datac => \CPU1|MBout[11]~0_combout\,
	datad => \CPU1|Selector94~0_combout\,
	combout => \CPU1|Selector94~1_combout\);

-- Location: FF_X32_Y23_N31
\CPU1|MBout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Selector94~1_combout\,
	ena => \CPU1|MBout[8]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|MBout\(8));

-- Location: LCCOMB_X35_Y24_N22
\CPU1|st~27\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|st~27_combout\ = (\CPU1|st~26_combout\ & (\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(8) & ((!\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(11)) # (!\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(10),
	datab => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	datac => \CPU1|st~26_combout\,
	datad => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(8),
	combout => \CPU1|st~27_combout\);

-- Location: FF_X35_Y24_N23
\CPU1|st.S3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|st~27_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|st.S3~q\);

-- Location: LCCOMB_X31_Y25_N16
\CPU1|ea[11]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|ea[11]~0_combout\ = (\Reset~input_o\ & (((\CPU1|st.S3~q\) # (\CPU1|st.S4~q\)) # (!\CPU1|st.S0~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reset~input_o\,
	datab => \CPU1|st.S0~q\,
	datac => \CPU1|st.S3~q\,
	datad => \CPU1|st.S4~q\,
	combout => \CPU1|ea[11]~0_combout\);

-- Location: LCCOMB_X31_Y25_N2
\CPU1|ea[11]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|ea[11]~1_combout\ = (\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(10) & (!\CPU1|st.S0~q\ & (!\CPU1|irq~q\ & \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(10),
	datab => \CPU1|st.S0~q\,
	datac => \CPU1|irq~q\,
	datad => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	combout => \CPU1|ea[11]~1_combout\);

-- Location: LCCOMB_X31_Y25_N12
\CPU1|ea[11]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|ea[11]~2_combout\ = (\CPU1|ea[11]~0_combout\ & (!\CPU1|Selector56~0_combout\ & !\CPU1|ea[11]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|ea[11]~0_combout\,
	datac => \CPU1|Selector56~0_combout\,
	datad => \CPU1|ea[11]~1_combout\,
	combout => \CPU1|ea[11]~2_combout\);

-- Location: FF_X30_Y24_N19
\CPU1|ea[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Selector74~0_combout\,
	ena => \CPU1|ea[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|ea\(1));

-- Location: LCCOMB_X35_Y25_N16
\CPU1|Selector86~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector86~1_combout\ = (\CPU1|Selector86~0_combout\ & ((\CPU1|ea\(1)) # ((!\CPU1|pc[5]~6_combout\)))) # (!\CPU1|Selector86~0_combout\ & (((\CPU1|pc[5]~6_combout\ & \CPU1|Add4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Selector86~0_combout\,
	datab => \CPU1|ea\(1),
	datac => \CPU1|pc[5]~6_combout\,
	datad => \CPU1|Add4~2_combout\,
	combout => \CPU1|Selector86~1_combout\);

-- Location: LCCOMB_X35_Y25_N8
\CPU1|pc[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|pc[1]~feeder_combout\ = \CPU1|Selector86~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CPU1|Selector86~1_combout\,
	combout => \CPU1|pc[1]~feeder_combout\);

-- Location: FF_X35_Y25_N9
\CPU1|pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|pc[1]~feeder_combout\,
	asdata => \CPU1|Add0~2_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	sload => \CPU1|ALT_INV_st.S1~q\,
	ena => \CPU1|Selector87~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|pc\(1));

-- Location: LCCOMB_X36_Y25_N26
\CPU1|MA[1]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|MA[1]~5_combout\ = (\CPU1|st.S0~q\ & (\CPU1|MA[1]~3_combout\ & (!\CPU1|MA[3]~4_combout\))) # (!\CPU1|st.S0~q\ & (((\CPU1|pc\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|MA[1]~3_combout\,
	datab => \CPU1|st.S0~q\,
	datac => \CPU1|MA[3]~4_combout\,
	datad => \CPU1|pc\(1),
	combout => \CPU1|MA[1]~5_combout\);

-- Location: LCCOMB_X30_Y27_N2
\CPU1|ir~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|ir~2_combout\ = (!\CPU1|irq~q\ & \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU1|irq~q\,
	datad => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(10),
	combout => \CPU1|ir~2_combout\);

-- Location: FF_X30_Y27_N3
\CPU1|ir[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|ir~2_combout\,
	ena => \CPU1|ir[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|ir\(10));

-- Location: LCCOMB_X34_Y26_N2
\CPU1|pc[5]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|pc[5]~5_combout\ = (\CPU1|ir\(11) & !\CPU1|ir\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU1|ir\(11),
	datad => \CPU1|ir\(10),
	combout => \CPU1|pc[5]~5_combout\);

-- Location: LCCOMB_X34_Y26_N30
\CPU1|Selector81~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector81~0_combout\ = (\CPU1|pc[5]~6_combout\ & (((\CPU1|Add4~12_combout\) # (\CPU1|pc[5]~5_combout\)))) # (!\CPU1|pc[5]~6_combout\ & (\CPU1|Add6~10_combout\ & ((!\CPU1|pc[5]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Add6~10_combout\,
	datab => \CPU1|Add4~12_combout\,
	datac => \CPU1|pc[5]~6_combout\,
	datad => \CPU1|pc[5]~5_combout\,
	combout => \CPU1|Selector81~0_combout\);

-- Location: LCCOMB_X36_Y25_N2
\CPU1|Selector81~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector81~1_combout\ = (\CPU1|pc[5]~5_combout\ & ((\CPU1|Selector81~0_combout\ & ((\CPU1|ea\(6)))) # (!\CPU1|Selector81~0_combout\ & (\CPU1|Add3~12_combout\)))) # (!\CPU1|pc[5]~5_combout\ & (((\CPU1|Selector81~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Add3~12_combout\,
	datab => \CPU1|pc[5]~5_combout\,
	datac => \CPU1|ea\(6),
	datad => \CPU1|Selector81~0_combout\,
	combout => \CPU1|Selector81~1_combout\);

-- Location: LCCOMB_X36_Y25_N0
\CPU1|pc[6]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|pc[6]~feeder_combout\ = \CPU1|Selector81~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CPU1|Selector81~1_combout\,
	combout => \CPU1|pc[6]~feeder_combout\);

-- Location: FF_X36_Y25_N1
\CPU1|pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|pc[6]~feeder_combout\,
	asdata => \CPU1|Add0~12_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	sload => \CPU1|ALT_INV_st.S1~q\,
	ena => \CPU1|Selector87~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|pc\(6));

-- Location: LCCOMB_X35_Y26_N18
\CPU1|Add4~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Add4~16_combout\ = (\CPU1|pc\(8) & (\CPU1|Add4~15\ $ (GND))) # (!\CPU1|pc\(8) & (!\CPU1|Add4~15\ & VCC))
-- \CPU1|Add4~17\ = CARRY((\CPU1|pc\(8) & !\CPU1|Add4~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|pc\(8),
	datad => VCC,
	cin => \CPU1|Add4~15\,
	combout => \CPU1|Add4~16_combout\,
	cout => \CPU1|Add4~17\);

-- Location: LCCOMB_X37_Y26_N4
\CPU1|Selector79~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector79~0_combout\ = (\CPU1|pc[5]~5_combout\ & ((\CPU1|Add3~16_combout\) # ((\CPU1|pc[5]~6_combout\)))) # (!\CPU1|pc[5]~5_combout\ & (((!\CPU1|pc[5]~6_combout\ & \CPU1|Add6~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|pc[5]~5_combout\,
	datab => \CPU1|Add3~16_combout\,
	datac => \CPU1|pc[5]~6_combout\,
	datad => \CPU1|Add6~14_combout\,
	combout => \CPU1|Selector79~0_combout\);

-- Location: LCCOMB_X37_Y26_N6
\CPU1|Selector79~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector79~1_combout\ = (\CPU1|Selector79~0_combout\ & ((\CPU1|ea\(8)) # ((!\CPU1|pc[5]~6_combout\)))) # (!\CPU1|Selector79~0_combout\ & (((\CPU1|Add4~16_combout\ & \CPU1|pc[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ea\(8),
	datab => \CPU1|Add4~16_combout\,
	datac => \CPU1|Selector79~0_combout\,
	datad => \CPU1|pc[5]~6_combout\,
	combout => \CPU1|Selector79~1_combout\);

-- Location: LCCOMB_X37_Y26_N8
\CPU1|pc[8]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|pc[8]~feeder_combout\ = \CPU1|Selector79~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CPU1|Selector79~1_combout\,
	combout => \CPU1|pc[8]~feeder_combout\);

-- Location: FF_X37_Y26_N9
\CPU1|pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|pc[8]~feeder_combout\,
	asdata => \CPU1|Add0~16_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	sload => \CPU1|ALT_INV_st.S1~q\,
	ena => \CPU1|Selector87~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|pc\(8));

-- Location: LCCOMB_X32_Y26_N14
\CPU1|Selector92~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector92~0_combout\ = (\CPU1|MBout[11]~0_combout\ & (((\CPU1|MBout[11]~1_combout\)))) # (!\CPU1|MBout[11]~0_combout\ & ((\CPU1|MBout[11]~1_combout\ & (\CPU1|acc\(10))) # (!\CPU1|MBout[11]~1_combout\ & ((\CPU1|Add2~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|acc\(10),
	datab => \CPU1|MBout[11]~0_combout\,
	datac => \CPU1|MBout[11]~1_combout\,
	datad => \CPU1|Add2~20_combout\,
	combout => \CPU1|Selector92~0_combout\);

-- Location: LCCOMB_X29_Y22_N22
\Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~4_combout\ = (\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & (((\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1))))) # 
-- (!\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & ((\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & (\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout\)) # 
-- (!\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & ((\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a34~portadataout\,
	datab => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0),
	datac => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1),
	datad => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a10~portadataout\,
	combout => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~4_combout\);

-- Location: LCCOMB_X32_Y26_N20
\Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~5_combout\ = (\Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~4_combout\ & 
-- (((\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout\) # (!\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0))))) # (!\Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~4_combout\ 
-- & (\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout\ & (\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a22~portadataout\,
	datab => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~4_combout\,
	datac => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0),
	datad => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a46~portadataout\,
	combout => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~5_combout\);

-- Location: LCCOMB_X32_Y26_N2
\CPU1|Selector92~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector92~1_combout\ = (\CPU1|MBout[11]~0_combout\ & ((\CPU1|Selector92~0_combout\ & (\CPU1|Add4~20_combout\)) # (!\CPU1|Selector92~0_combout\ & ((\Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~5_combout\))))) # 
-- (!\CPU1|MBout[11]~0_combout\ & (((\CPU1|Selector92~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|MBout[11]~0_combout\,
	datab => \CPU1|Add4~20_combout\,
	datac => \CPU1|Selector92~0_combout\,
	datad => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[10]~5_combout\,
	combout => \CPU1|Selector92~1_combout\);

-- Location: FF_X32_Y26_N3
\CPU1|MBout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Selector92~1_combout\,
	ena => \CPU1|MBout[8]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|MBout\(10));

-- Location: LCCOMB_X30_Y27_N24
\CPU1|ir~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|ir~0_combout\ = (\CPU1|irq~q\) # (\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU1|irq~q\,
	datad => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	combout => \CPU1|ir~0_combout\);

-- Location: FF_X30_Y27_N25
\CPU1|ir[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|ir~0_combout\,
	ena => \CPU1|ir[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|ir\(11));

-- Location: LCCOMB_X32_Y26_N26
\CPU1|MBout[11]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|MBout[11]~1_combout\ = (\CPU1|st.S1~q\ & ((\CPU1|ir\(9)) # (\CPU1|ir\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ir\(9),
	datab => \CPU1|st.S1~q\,
	datad => \CPU1|ir\(11),
	combout => \CPU1|MBout[11]~1_combout\);

-- Location: LCCOMB_X32_Y23_N28
\CPU1|Selector100~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector100~0_combout\ = (\CPU1|MBout[11]~0_combout\ & (\CPU1|MBout[11]~1_combout\)) # (!\CPU1|MBout[11]~0_combout\ & ((\CPU1|MBout[11]~1_combout\ & (\CPU1|acc\(2))) # (!\CPU1|MBout[11]~1_combout\ & ((\CPU1|Add2~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|MBout[11]~0_combout\,
	datab => \CPU1|MBout[11]~1_combout\,
	datac => \CPU1|acc\(2),
	datad => \CPU1|Add2~4_combout\,
	combout => \CPU1|Selector100~0_combout\);

-- Location: LCCOMB_X34_Y23_N30
\CPU1|DMBout[2]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|DMBout[2]~feeder_combout\ = \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	combout => \CPU1|DMBout[2]~feeder_combout\);

-- Location: FF_X34_Y23_N31
\CPU1|DMBout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|DMBout[2]~feeder_combout\,
	ena => \CPU1|DMBout[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DMBout\(2));

-- Location: M9K_X33_Y7_N0
\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"000000AC2878088C4375246D28101C234000000000000000000000000000000000000000000000000000000000000000037BCC0CBF46ABA201388D0FADC438A3532381AD409554ABA38C0C6026C9E2CC70ED9143D40C9F5067F203FD1BA0013008FB6279DBC049541980032804005231A10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010A81B11B7D4C03CC0843875101AC317FD32B9DFAF5DE7951059BD8A90AD0000002B0A1E022310DD491B4A040708DFDB13CEDE024AA0CC0019402002918D0DDB2287A8193EA0CFE407FA374002601391C0D6A04AAA55D1C606301364F166396F798197E8D574402711A1F5B887146A060000DDD2BFE102CAAC665B749380DF05270290C16B0300026133889000418280000074B28066651EE942541A2938B4A0F02776CF2AF7DCFEF63EAE5CBE079719ADBADEBBE0019AE6BEEBEFD",
	mem_init1 => X"FB2AA400448D6ABF0AD40400D00C23B84A21620662959A0952120C0A9C0284A0C08B46A833809B0F58C0E58010C047084148251281E3CCA6182529AA4AF6CA4513154B524A8A6E98A91D68A195616F16F58004341468A033BC6B1C922BA4EAACA8A4B196C4C44A48DE00042044C55C02100080024AC302AA0F059ABBD15F40231502EAFB424DF22AC82620B108DB600002B4357203600484058C942C8F704254420D14C3269F594C040440410909BD3A66640688EDD164B93EDAC0F0663576259E08A771E2A82038233CC26C280C811220028A68EDB4880AD54A140C9902DB23B4DC3822A770F10440B140288B901E1E40B16B8218F9D5B75990228001144530",
	mem_init0 => X"4169FD15A39D7F20B2C2D000202009E7810741345DC82218B347AFE2FAA20439E22F06B3A82C7044D0EBEE8C687C4AD5E0C000004901000000000000000000001000814C86FE00000000000FFFFFFFF801F3E2B788783D004935E997441B84500340109040D70C954ED2AF16C5A5DE5DA5BCB6947945A6C6A246141DB1E248DB929C29F33D2F8C42B1463E1EF96BC141C141C1C141C1C4443001F3DC0061059FF2E35B1EFBEDC3A1154534F2AF936B2A09413002AC371D118C12E0DAD9C4C11201780B398A35FD1220006EC5F87E3CB44B70F9010032A0E1004935E997441B8450034010904108987D9F0FCD4119982CFB244A4020D28122FF0246141DB1E248",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Mif/DF32.mif",
	init_file_layout => "port_a",
	logical_ram_name => "DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode674w[2]~0_combout\,
	portare => VCC,
	portbwe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode674w\(2),
	portbre => VCC,
	clk0 => \ALT_INV_Clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \Mem2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode697w[2]~2_combout\,
	ena1 => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode674w[2]~0_combout\,
	portadatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAIN_bus\,
	portbdatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAIN_bus\,
	portaaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTAADDR_bus\,
	portbaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTADATAOUT_bus\,
	portbdataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38_PORTBDATAOUT_bus\);

-- Location: M9K_X22_Y23_N0
\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"004009129C00008003CB13408000738200000115C900963A21F87B4FF001A60AEE007C93B5FE91A12B4043DD1458DC8017380D34406A8A11AC045B682001180250565505A877F8610234AA1905185D1729C18E353ED1A340812E95681C41E819C08E00085F10B1B90504027E8186F07D4ECCC904B66200BA49900A9B335232A549E03A00064B153A5215B5ED9A895A641EDA947D1B6F4290745019254C9A493BD6E04C104403BAC0245C00901AEC130204510201130AD80240104C43E40A188408022002026042220222440044202220002002C9A9307B50411F67E2EDE893065101924810A025201008053001200A5721242034AE2E28A79129664200201201",
	mem_init2 => X"2065FFF3913807547A4DAF42166222EC20307FFFFF24400468902400A040D2800000B0A2A23DB9F17E5E503FFF987A5909FF600000457240258E887E1ED3FC006982B3801F24ED7FA4684AD010F74516372001CE034D101AA2846B0116DA08004600941595416A1DFE18408D2A8641461745CA70638D4FB468D0204BA55A07107A0671A3800217C42C6E4141009FA061BC1F53F332412D98802E926402A6CCD48CA952780E800192C54E94856D7B66A2569907B6A51F46DBD0A41D1406495326924EF5B013041100EEB00917002406BB04C08110408044C2B60090041310F902862102008800809810888088910011080888000800B26A4C1ED41047D9F8BB7A",
	mem_init1 => X"24C19440E492042809480402014C00480295C849480D2B8B8A29E44A5990800804804819658BA83C46B63C67EAAAC42195A64F3098090CC69226EED30010202240008024909A4620020010442102048D164012005118787B000BFF456802490AA1EA0FA00000B10ACBE9322309C2401A84163BF3DE44010008C444470A6F8D28F04230331380911980D5999199904995915C014408E88688A000CCC688AAC8AA0CEEAEAE08A0000000000000000000000000000000100000000000000000000000000B1028600080814CDE8E8995B9D001DBE0016290000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000008000000004AD86E82CA041080886048440000000000000000000000000000000214F49C601276821D01A2C21687235941000000000000000000000000000000000C990F70D217F3E860600B10005C024500ADC0A8548100A00F01412FD4C19B08800001CA99B6829139A983E32452F134000000000000000000000000000000000800000000BFE1C004244004060022704DF44205210493320403B00203A440118A000000008566268423020030257696113B648492090972828526169E006C24000DC0DC2E75088EE60204116188060688220149047BB66F916104024D40C50803900F701959D75DBA93C78A840101062CC016641283F491006",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Mif/DF32.mif",
	init_file_layout => "port_a",
	logical_ram_name => "DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode658w[2]~0_combout\,
	portare => VCC,
	portbwe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode658w\(2),
	portbre => VCC,
	clk0 => \ALT_INV_Clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \Mem2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode697w[2]~0_combout\,
	ena1 => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode658w[2]~0_combout\,
	portadatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAIN_bus\,
	portbdatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAIN_bus\,
	portaaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTAADDR_bus\,
	portbaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus\,
	portbdataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X32_Y23_N0
\Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~8_combout\ = (\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & (((\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1))))) # 
-- (!\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & ((\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & ((\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout\))) # 
-- (!\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & (\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0),
	datab => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a2~portadataout\,
	datac => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1),
	datad => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a26~portadataout\,
	combout => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~8_combout\);

-- Location: LCCOMB_X32_Y23_N2
\Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~9_combout\ = (\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & ((\Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~8_combout\ & 
-- (\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout\)) # (!\Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~8_combout\ & 
-- ((\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout\))))) # (!\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & 
-- (((\Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0),
	datab => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~portadataout\,
	datac => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~portadataout\,
	datad => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~8_combout\,
	combout => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~9_combout\);

-- Location: LCCOMB_X32_Y23_N16
\CPU1|Selector100~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector100~1_combout\ = (\CPU1|Selector100~0_combout\ & ((\CPU1|Add4~4_combout\) # ((!\CPU1|MBout[11]~0_combout\)))) # (!\CPU1|Selector100~0_combout\ & (((\CPU1|MBout[11]~0_combout\ & 
-- \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Add4~4_combout\,
	datab => \CPU1|Selector100~0_combout\,
	datac => \CPU1|MBout[11]~0_combout\,
	datad => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[2]~9_combout\,
	combout => \CPU1|Selector100~1_combout\);

-- Location: FF_X32_Y23_N17
\CPU1|MBout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Selector100~1_combout\,
	ena => \CPU1|MBout[8]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|MBout\(2));

-- Location: LCCOMB_X31_Y22_N30
\CPU1|DMBout[3]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|DMBout[3]~feeder_combout\ = \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(3),
	combout => \CPU1|DMBout[3]~feeder_combout\);

-- Location: FF_X31_Y22_N31
\CPU1|DMBout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|DMBout[3]~feeder_combout\,
	ena => \CPU1|DMBout[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DMBout\(3));

-- Location: M9K_X33_Y12_N0
\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"004004B21C00008003C51000800009820000039C2F7051D8717C87223F87616B6EB97C067A24160A9240432B967532A9F4400533000901C92424040E04C840010D341E0508647A29AE7F07CB45F7F4FBCDD39BFC80115B03012594240926424E52C0002AF4287038551005D285C619CC513889242E0461613230F0895BA7038AA720F4628713150DFDA1D3051A9572669D8812C795FF2C887D84EECA95B349026F807820206631A1040400002293FC08040005C3029020CF4DD717DC3E2B104404C62462000406220622000044602220002002A728A135406D5331684CE996211940C83892250508562011DC000FB0B62110086B868251ECBBE2C54242600341",
	mem_init2 => X"C22380010462064428058348AB443690F9704000016D0809000000010080AAE09227B07B7B0BF37E7E56DE66FFF31CF7B569800000E70BDC14761C5F21C88FE1D85ADBAE5F019E890582A49010CAE59D4CAA7D10014CC00240724909010381321000434D078142191E8A6B9FC1F2D17DFD3EF374E6FF200456C0C0496509024990939430000ABD0A1C0E15440174A1718673140E22490B8118584C8C3C2256E9C0E2A9C83D18A1C4C5437F6874C146A55C99A76204B1E57FCB221F613BB2A56CD2409BE01E0808198C684101000008A4FF0201000170C0A40833D375C5F70F8AC41101318918800101888188800011180888000800A9CA284D501B54CC5A133A",
	mem_init1 => X"65884650B20E24894142158804770003EC2D8844421AE1A0947B2EF8B150909800D07088FB2ECB24EEB4AAF797DC9A0535B13D371B56FCEB7358FEF3A33FBC3642E8FC07F88B2F2BF95FDDB4A3EC6D80CDF2FD6E211F807F0303205569C20016AB0D08500202B1491FEB5E54FAF65D7FFB54C401404049044C848C00A6C208335040000311180989DD99988CC9DC9809810908DCD50802EE4C4C4EEE8888EEEEC888AC8A88C00000000000000000000000000000000000000000000000000000000160B418E00080090500432692B26F1DE28000FA90000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000008000000004A01BCC068993E2417F20274000000000000000000000000000000021C1480E607FE429C1851B00DB06A0FA90000000000000000000000000000000084B11DADB23D438C00A1310E4804426048A8F01DEDFF6FD9CA2078C5C4CD47152000008FA5267A6C84103897CE76D775B000000000000000000000000000000000000000009FC03A92AA37C881003C4082FFDFA0807DD77BE4A2DF51F3A6FE1364000000006F42C0CDC8FF6F328033CE003B66AC309301B35B07A40130800020000AAFA72E086D1AE59E0A6916545CC9E60062D87A0F1F91D2998420189F010A4900064717EC3A791A00385756BB74B5CEC0938C29D17C9F5E6",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Mif/DF32.mif",
	init_file_layout => "port_a",
	logical_ram_name => "DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 3,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode658w[2]~0_combout\,
	portare => VCC,
	portbwe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode658w\(2),
	portbre => VCC,
	clk0 => \ALT_INV_Clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \Mem2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode697w[2]~0_combout\,
	ena1 => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode658w[2]~0_combout\,
	portadatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAIN_bus\,
	portbdatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAIN_bus\,
	portaaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTAADDR_bus\,
	portbaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus\,
	portbdataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X35_Y25_N0
\Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~10_combout\ = (\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & (((\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1)) # 
-- (\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout\)))) # (!\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & (\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout\ & 
-- (!\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0),
	datab => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~portadataout\,
	datac => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1),
	datad => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~portadataout\,
	combout => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~10_combout\);

-- Location: LCCOMB_X35_Y25_N18
\Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~11_combout\ = (\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & ((\Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~10_combout\ & 
-- ((\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout\))) # (!\Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~10_combout\ & 
-- (\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout\)))) # (!\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & 
-- (((\Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~portadataout\,
	datab => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~portadataout\,
	datac => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1),
	datad => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~10_combout\,
	combout => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~11_combout\);

-- Location: LCCOMB_X35_Y25_N20
\CPU1|Selector99~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector99~0_combout\ = (\CPU1|MBout[11]~1_combout\ & (((\CPU1|MBout[11]~0_combout\)))) # (!\CPU1|MBout[11]~1_combout\ & ((\CPU1|MBout[11]~0_combout\ & ((\Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~11_combout\))) # 
-- (!\CPU1|MBout[11]~0_combout\ & (\CPU1|Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Add2~6_combout\,
	datab => \CPU1|MBout[11]~1_combout\,
	datac => \CPU1|MBout[11]~0_combout\,
	datad => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[3]~11_combout\,
	combout => \CPU1|Selector99~0_combout\);

-- Location: LCCOMB_X35_Y25_N14
\CPU1|Selector99~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector99~1_combout\ = (\CPU1|MBout[11]~1_combout\ & ((\CPU1|Selector99~0_combout\ & ((\CPU1|Add4~6_combout\))) # (!\CPU1|Selector99~0_combout\ & (\CPU1|acc\(3))))) # (!\CPU1|MBout[11]~1_combout\ & (((\CPU1|Selector99~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|acc\(3),
	datab => \CPU1|Add4~6_combout\,
	datac => \CPU1|MBout[11]~1_combout\,
	datad => \CPU1|Selector99~0_combout\,
	combout => \CPU1|Selector99~1_combout\);

-- Location: FF_X35_Y25_N15
\CPU1|MBout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Selector99~1_combout\,
	ena => \CPU1|MBout[8]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|MBout\(3));

-- Location: LCCOMB_X32_Y22_N14
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mem1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_b\(3),
	datad => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4),
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout\);

-- Location: FF_X32_Y22_N15
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout\,
	ena => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3));

-- Location: LCCOMB_X32_Y21_N0
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_b\(2),
	datab => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3),
	datac => \Mem1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout\);

-- Location: FF_X32_Y21_N1
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout\,
	ena => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2));

-- Location: LCCOMB_X30_Y24_N10
\CPU1|ir~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|ir~5_combout\ = (!\CPU1|irq~q\ & \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|irq~q\,
	datac => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	combout => \CPU1|ir~5_combout\);

-- Location: FF_X30_Y24_N11
\CPU1|ir[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|ir~5_combout\,
	ena => \CPU1|ir[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|ir\(2));

-- Location: LCCOMB_X31_Y24_N22
\CPU1|acc~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|acc~8_combout\ = (\CPU1|ir\(1) $ (!\CPU1|ir\(2))) # (!\CPU1|Equal12~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Equal12~0_combout\,
	datac => \CPU1|ir\(1),
	datad => \CPU1|ir\(2),
	combout => \CPU1|acc~8_combout\);

-- Location: LCCOMB_X34_Y25_N4
\CPU1|Mux28~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux28~0_combout\ = (\CPU1|ir\(10) & (!\CPU1|ir\(9) & !\CPU1|acc~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ir\(10),
	datac => \CPU1|ir\(9),
	datad => \CPU1|acc~8_combout\,
	combout => \CPU1|Mux28~0_combout\);

-- Location: LCCOMB_X34_Y25_N26
\CPU1|Selector53~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector53~0_combout\ = (\CPU1|st.D5~q\) # ((\CPU1|st.S2~q\ & !\CPU1|DmaRq~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|st.S2~q\,
	datac => \CPU1|DmaRq~q\,
	datad => \CPU1|st.D5~q\,
	combout => \CPU1|Selector53~0_combout\);

-- Location: LCCOMB_X34_Y25_N10
\CPU1|Selector53~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector53~1_combout\ = (!\CPU1|Selector53~0_combout\ & (((\CPU1|DmaRq~q\) # (\CPU1|Mux28~0_combout\)) # (!\CPU1|MBout[11]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|MBout[11]~3_combout\,
	datab => \CPU1|DmaRq~q\,
	datac => \CPU1|Mux28~0_combout\,
	datad => \CPU1|Selector53~0_combout\,
	combout => \CPU1|Selector53~1_combout\);

-- Location: FF_X34_Y25_N11
\CPU1|st.S0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Selector53~1_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|st.S0~q\);

-- Location: LCCOMB_X30_Y24_N16
\CPU1|Selector75~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector75~0_combout\ = (\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(0) & ((\CPU1|st.S0~q\) # (!\CPU1|irq~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|irq~q\,
	datac => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(0),
	datad => \CPU1|st.S0~q\,
	combout => \CPU1|Selector75~0_combout\);

-- Location: FF_X30_Y24_N17
\CPU1|ea[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Selector75~0_combout\,
	ena => \CPU1|ea[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|ea\(0));

-- Location: LCCOMB_X34_Y25_N16
\CPU1|MA[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|MA[0]~0_combout\ = (\CPU1|st.D4~q\ & (\CPU1|Tmp\(0))) # (!\CPU1|st.D4~q\ & ((\CPU1|st.D5~q\ & (\CPU1|Tmp\(0))) # (!\CPU1|st.D5~q\ & ((\CPU1|ea\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Tmp\(0),
	datab => \CPU1|ea\(0),
	datac => \CPU1|st.D4~q\,
	datad => \CPU1|st.D5~q\,
	combout => \CPU1|MA[0]~0_combout\);

-- Location: LCCOMB_X34_Y25_N12
\CPU1|MA[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|MA[0]~1_combout\ = (!\CPU1|st.D1~q\ & ((\CPU1|st.D2~q\) # ((\CPU1|st.D3~q\) # (\CPU1|MA[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|st.D2~q\,
	datab => \CPU1|st.D3~q\,
	datac => \CPU1|st.D1~q\,
	datad => \CPU1|MA[0]~0_combout\,
	combout => \CPU1|MA[0]~1_combout\);

-- Location: LCCOMB_X35_Y27_N26
\CPU1|MA[0]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|MA[0]~2_combout\ = (\CPU1|st.S0~q\ & (!\CPU1|st.D0~q\ & (\CPU1|MA[0]~1_combout\))) # (!\CPU1|st.S0~q\ & (((\CPU1|pc\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|st.S0~q\,
	datab => \CPU1|st.D0~q\,
	datac => \CPU1|MA[0]~1_combout\,
	datad => \CPU1|pc\(0),
	combout => \CPU1|MA[0]~2_combout\);

-- Location: LCCOMB_X30_Y22_N18
\CPU1|DMBout[1]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|DMBout[1]~feeder_combout\ = \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(1),
	combout => \CPU1|DMBout[1]~feeder_combout\);

-- Location: FF_X30_Y22_N19
\CPU1|DMBout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|DMBout[1]~feeder_combout\,
	ena => \CPU1|DMBout[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DMBout\(1));

-- Location: LCCOMB_X32_Y26_N30
\Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~2_combout\ = (\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & ((\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1)) # 
-- ((\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout\)))) # (!\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & (!\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & 
-- ((\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0),
	datab => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1),
	datac => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a13~portadataout\,
	datad => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a1~portadataout\,
	combout => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~2_combout\);

-- Location: M9K_X33_Y5_N0
\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"83FC60E4CD60A61C4838048B5539B4E01020F2807071E58040180B844F9BE9A414E880D26882A76100C0188A7E9A322FE005548D123A5C020C28296B269364A4D2957A69F6BF40B6CEEFF8D34BB3E33BF8B66ED5BED7DBE799ACD7ABBC66E3D9486559B36EED7BDBE2A2C90264AE559F19AF9A95B362D8D2A9A86C8FA9EEA6EB92A9AA0314D48C850BCC9449B1DE60C4F3313223A4A80C050700E7043E8058E802C54E7058A00A008A87FFFFFFFFFFFFFFFFFF045A5D15A09808B6D3D5DFD1D3603820B19850421810D546901F29116400A212A85028041941201A640C0C1E84080800B15A10404484700E6E002500234457051A08086E040804802001008000",
	mem_init2 => X"48010C12C9AA15220500FFFFE0883927C850CB95A05C3D2B61108453CB21260184405000C15741231B640D800020B5A012426942014D1041861B08000522100EE05A181E899604E24A05C4000002D41480148DBD9119023000C00888080A408818261002B0011478A8816453C01B0284E05D25B63F70007E1F1F200AD2EE877E59FFE52D4D898B8216CEACD25E12814215E8020D62CD648608101982095951E5548055D606044689A0D89086244809744A082968E98EEA7E0100631800000000000003054500AB11A9256E2C0000C4A45200430202B4F362C400204800000000000000000000000826380E3800000000000000000061E30E2BC14084A9699817",
	mem_init1 => X"2704804124450012B0254014C00200D7D63EBF1833E488044001180105E12D92D03B81C40168303C22244819800000000008C610F4F01C22043C2F3448013D804200639ED86C9001010540C60403FDDFEE01ED9362A8A8A8381550D9A0000612271009001400046C763F002344000000BA084001044126005A589B4372850D513193192012A12302A740A000B3403E4932040A46CFE6175600205221198000000000000000000000000000000000000000000000000000000000000000087B1040D000004EB176569D498A8333A4000000000000004027082820110E90497F56111101018C02941B18977E6F1FE6650428039050676545A40501084204809A64",
	mem_init0 => X"440CB5BB28C12AAC388892C470384648941A616330D086009A83AF0FE37D40000023294751526418B4812385FD680098FEB2EC104B403304A047FCA0AE28080070D351F479052DDD4298F9A22A614800040000EE80D6C29C243E1D9C8A21E0005CADE1111A2E445E00945282225A883400890EA28660503639400107F388448C912834C2C661A10C0135075E1FC6FA40000046528EA2A4C8316902470BFAD000631D70279A0B4494726B0396248928A00162BDE14B948FF8279FF802F742010000000000000000000000000000000004000000000000000000000000000000008000000007FFFFFFFFFFFFFFFF80000000000000110065008E71082101861013",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Mif/DF32.mif",
	init_file_layout => "port_a",
	logical_ram_name => "DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode666w[2]~0_combout\,
	portare => VCC,
	portbwe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode666w\(2),
	portbre => VCC,
	clk0 => \ALT_INV_Clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \Mem2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode697w[2]~1_combout\,
	ena1 => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode666w[2]~0_combout\,
	portadatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAIN_bus\,
	portbdatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAIN_bus\,
	portaaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTAADDR_bus\,
	portbaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTADATAOUT_bus\,
	portbdataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X32_Y26_N0
\Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~3_combout\ = (\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & ((\Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~2_combout\ & 
-- (\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout\)) # (!\Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~2_combout\ & 
-- ((\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout\))))) # (!\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & 
-- (((\Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~portadataout\,
	datab => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1),
	datac => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~2_combout\,
	datad => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~portadataout\,
	combout => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~3_combout\);

-- Location: LCCOMB_X32_Y26_N10
\CPU1|Selector101~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector101~0_combout\ = (\CPU1|MBout[11]~1_combout\ & (\CPU1|MBout[11]~0_combout\)) # (!\CPU1|MBout[11]~1_combout\ & ((\CPU1|MBout[11]~0_combout\ & ((\Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~3_combout\))) # 
-- (!\CPU1|MBout[11]~0_combout\ & (\CPU1|Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|MBout[11]~1_combout\,
	datab => \CPU1|MBout[11]~0_combout\,
	datac => \CPU1|Add2~2_combout\,
	datad => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[1]~3_combout\,
	combout => \CPU1|Selector101~0_combout\);

-- Location: LCCOMB_X35_Y25_N30
\CPU1|Selector101~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector101~1_combout\ = (\CPU1|MBout[11]~1_combout\ & ((\CPU1|Selector101~0_combout\ & ((\CPU1|Add4~2_combout\))) # (!\CPU1|Selector101~0_combout\ & (\CPU1|acc\(1))))) # (!\CPU1|MBout[11]~1_combout\ & (((\CPU1|Selector101~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|acc\(1),
	datab => \CPU1|Add4~2_combout\,
	datac => \CPU1|MBout[11]~1_combout\,
	datad => \CPU1|Selector101~0_combout\,
	combout => \CPU1|Selector101~1_combout\);

-- Location: FF_X35_Y25_N31
\CPU1|MBout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Selector101~1_combout\,
	ena => \CPU1|MBout[8]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|MBout\(1));

-- Location: M9K_X33_Y24_N0
\Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000062001BE4000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Mif/OsBoot.mif",
	init_file_layout => "port_a",
	logical_ram_name => "MegaRam:Mem1|altsyncram:altsyncram_component|altsyncram_spk1:auto_generated|altsyncram_q3b2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 4096,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \CPU1|Mrd~combout\,
	portare => VCC,
	portbwe => \Mem1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \ALT_INV_Clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	portadatain => \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\,
	portbdatain => \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\,
	portaaddr => \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\,
	portbaddr => \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\,
	portbdataout => \Mem1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X32_Y21_N18
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datab => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2),
	datac => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_b\(1),
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout\);

-- Location: FF_X32_Y21_N19
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout\,
	ena => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1));

-- Location: LCCOMB_X32_Y21_N24
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem1|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datab => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1),
	datac => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_b\(0),
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout\);

-- Location: FF_X32_Y21_N25
\Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout\,
	ena => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0));

-- Location: LCCOMB_X30_Y24_N14
\CPU1|Selector119~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector119~0_combout\ = (!\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(2) & (!\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(0) & (!\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(3) & 
-- !\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	datab => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(0),
	datac => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(3),
	datad => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(1),
	combout => \CPU1|Selector119~0_combout\);

-- Location: LCCOMB_X34_Y25_N24
\CPU1|Selector119~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector119~1_combout\ = (!\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(6) & (!\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(5) & (!\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(7) & 
-- !\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(6),
	datab => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(5),
	datac => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(7),
	datad => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(4),
	combout => \CPU1|Selector119~1_combout\);

-- Location: LCCOMB_X34_Y25_N20
\CPU1|Selector119~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector119~3_combout\ = (\CPU1|Selector119~2_combout\ & (\CPU1|st.D1~q\ & (\CPU1|Selector119~0_combout\ & \CPU1|Selector119~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Selector119~2_combout\,
	datab => \CPU1|st.D1~q\,
	datac => \CPU1|Selector119~0_combout\,
	datad => \CPU1|Selector119~1_combout\,
	combout => \CPU1|Selector119~3_combout\);

-- Location: LCCOMB_X34_Y25_N28
\CPU1|Selector103~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector103~0_combout\ = (\CPU1|Selector119~3_combout\) # ((!\CPU1|acc~8_combout\ & (\CPU1|Dir~0_combout\ & !\CPU1|st.D1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|acc~8_combout\,
	datab => \CPU1|Selector119~3_combout\,
	datac => \CPU1|Dir~0_combout\,
	datad => \CPU1|st.D1~q\,
	combout => \CPU1|Selector103~0_combout\);

-- Location: LCCOMB_X34_Y25_N8
\CPU1|DmaRq~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|DmaRq~0_combout\ = (\CPU1|Selector103~0_combout\ & (!\CPU1|st.D1~q\)) # (!\CPU1|Selector103~0_combout\ & ((\CPU1|DmaRq~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|st.D1~q\,
	datac => \CPU1|DmaRq~q\,
	datad => \CPU1|Selector103~0_combout\,
	combout => \CPU1|DmaRq~0_combout\);

-- Location: FF_X34_Y25_N9
\CPU1|DmaRq\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|DmaRq~0_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DmaRq~q\);

-- Location: LCCOMB_X30_Y25_N16
\CPU1|Mux27~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux27~0_combout\ = (\CPU1|ir\(10) & ((!\CPU1|ir\(11)))) # (!\CPU1|ir\(10) & (!\CPU1|ir\(9) & \CPU1|ir\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|ir\(9),
	datac => \CPU1|ir\(10),
	datad => \CPU1|ir\(11),
	combout => \CPU1|Mux27~0_combout\);

-- Location: FF_X30_Y25_N17
\CPU1|st.S2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Mux27~0_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	sclr => \CPU1|ALT_INV_st.S1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|st.S2~q\);

-- Location: LCCOMB_X34_Y25_N6
\CPU1|Selector57~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector57~0_combout\ = (\CPU1|MBout[11]~3_combout\ & ((\CPU1|DmaRq~q\) # ((\CPU1|Mux28~0_combout\)))) # (!\CPU1|MBout[11]~3_combout\ & (\CPU1|DmaRq~q\ & ((\CPU1|st.S2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|MBout[11]~3_combout\,
	datab => \CPU1|DmaRq~q\,
	datac => \CPU1|Mux28~0_combout\,
	datad => \CPU1|st.S2~q\,
	combout => \CPU1|Selector57~0_combout\);

-- Location: FF_X34_Y25_N7
\CPU1|st.D0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Selector57~0_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|st.D0~q\);

-- Location: FF_X34_Y25_N13
\CPU1|st.D1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \CPU1|st.D0~q\,
	clrn => \Reset~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|st.D1~q\);

-- Location: FF_X34_Y25_N19
\CPU1|st.D2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \CPU1|st.D1~q\,
	clrn => \Reset~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|st.D2~q\);

-- Location: LCCOMB_X34_Y25_N22
\CPU1|st.D3~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|st.D3~feeder_combout\ = \CPU1|st.D2~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \CPU1|st.D2~q\,
	combout => \CPU1|st.D3~feeder_combout\);

-- Location: FF_X34_Y25_N23
\CPU1|st.D3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|st.D3~feeder_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|st.D3~q\);

-- Location: FF_X34_Y25_N17
\CPU1|st.D4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \CPU1|st.D3~q\,
	clrn => \Reset~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|st.D4~q\);

-- Location: LCCOMB_X32_Y26_N24
\CPU1|MBout[11]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|MBout[11]~0_combout\ = (\CPU1|st.S1~q\ & ((\CPU1|ir\(11)) # ((!\CPU1|ir\(9) & \CPU1|st.D4~q\)))) # (!\CPU1|st.S1~q\ & (((\CPU1|st.D4~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ir\(11),
	datab => \CPU1|st.S1~q\,
	datac => \CPU1|ir\(9),
	datad => \CPU1|st.D4~q\,
	combout => \CPU1|MBout[11]~0_combout\);

-- Location: LCCOMB_X32_Y26_N4
\CPU1|Selector102~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector102~0_combout\ = (\CPU1|MBout[11]~1_combout\ & ((\CPU1|MBout[11]~0_combout\) # ((\CPU1|acc\(0))))) # (!\CPU1|MBout[11]~1_combout\ & (!\CPU1|MBout[11]~0_combout\ & ((\CPU1|Add2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|MBout[11]~1_combout\,
	datab => \CPU1|MBout[11]~0_combout\,
	datac => \CPU1|acc\(0),
	datad => \CPU1|Add2~0_combout\,
	combout => \CPU1|Selector102~0_combout\);

-- Location: LCCOMB_X27_Y24_N2
\CPU1|DMBout[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|DMBout[0]~feeder_combout\ = \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(0),
	combout => \CPU1|DMBout[0]~feeder_combout\);

-- Location: FF_X27_Y24_N3
\CPU1|DMBout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|DMBout[0]~feeder_combout\,
	ena => \CPU1|DMBout[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DMBout\(0));

-- Location: LCCOMB_X29_Y22_N24
\Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~0_combout\ = (\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & ((\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout\) # 
-- ((\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0))))) # (!\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & (((\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout\ & 
-- !\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~portadataout\,
	datab => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1),
	datac => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~portadataout\,
	datad => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0),
	combout => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~0_combout\);

-- Location: LCCOMB_X32_Y26_N6
\Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~1_combout\ = (\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & ((\Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~0_combout\ & 
-- (\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout\)) # (!\Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~0_combout\ & 
-- ((\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout\))))) # (!\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & 
-- (((\Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~portadataout\,
	datab => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~portadataout\,
	datac => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0),
	datad => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~0_combout\,
	combout => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~1_combout\);

-- Location: LCCOMB_X32_Y26_N18
\CPU1|Selector102~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector102~1_combout\ = (\CPU1|MBout[11]~0_combout\ & ((\CPU1|Selector102~0_combout\ & (\CPU1|Add4~0_combout\)) # (!\CPU1|Selector102~0_combout\ & ((\Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~1_combout\))))) # 
-- (!\CPU1|MBout[11]~0_combout\ & (\CPU1|Selector102~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|MBout[11]~0_combout\,
	datab => \CPU1|Selector102~0_combout\,
	datac => \CPU1|Add4~0_combout\,
	datad => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[0]~1_combout\,
	combout => \CPU1|Selector102~1_combout\);

-- Location: FF_X32_Y26_N19
\CPU1|MBout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Selector102~1_combout\,
	ena => \CPU1|MBout[8]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|MBout\(0));

-- Location: LCCOMB_X30_Y22_N24
\CPU1|ir~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|ir~11_combout\ = (!\CPU1|irq~q\ & \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|irq~q\,
	datad => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(1),
	combout => \CPU1|ir~11_combout\);

-- Location: FF_X30_Y22_N25
\CPU1|ir[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|ir~11_combout\,
	ena => \CPU1|ir[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|ir\(1));

-- Location: LCCOMB_X31_Y24_N30
\CPU1|Equal13~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Equal13~0_combout\ = (\CPU1|Equal12~0_combout\ & (!\CPU1|ir\(1) & !\CPU1|ir\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Equal12~0_combout\,
	datac => \CPU1|ir\(1),
	datad => \CPU1|ir\(2),
	combout => \CPU1|Equal13~0_combout\);

-- Location: LCCOMB_X29_Y24_N0
\CPU1|WideNor0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|WideNor0~0_combout\ = (!\CPU1|Equal14~0_combout\ & (!\CPU1|Equal13~0_combout\ & \CPU1|WideOr7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Equal14~0_combout\,
	datac => \CPU1|Equal13~0_combout\,
	datad => \CPU1|WideOr7~0_combout\,
	combout => \CPU1|WideNor0~0_combout\);

-- Location: LCCOMB_X28_Y24_N2
\CPU1|Equal11~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Equal11~2_combout\ = (\CPU1|Equal12~0_combout\ & (\CPU1|ir\(1) & !\CPU1|ir\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|Equal12~0_combout\,
	datac => \CPU1|ir\(1),
	datad => \CPU1|ir\(2),
	combout => \CPU1|Equal11~2_combout\);

-- Location: LCCOMB_X29_Y25_N24
\CPU1|Selector25~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector25~0_combout\ = (\CPU1|Equal11~2_combout\) # ((\CPU1|Dir~q\ & ((!\CPU1|WideNor0~0_combout\) # (!\CPU1|WideOr4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|WideOr4~0_combout\,
	datab => \CPU1|WideNor0~0_combout\,
	datac => \CPU1|Dir~q\,
	datad => \CPU1|Equal11~2_combout\,
	combout => \CPU1|Selector25~0_combout\);

-- Location: FF_X29_Y25_N25
\CPU1|Dir\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Selector25~0_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \CPU1|Dir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|Dir~q\);

-- Location: LCCOMB_X31_Y25_N30
\CPU1|DMBout[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|DMBout[0]~0_combout\ = (\CPU1|st.D4~q\ & (\Reset~input_o\ & !\CPU1|Dir~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|st.D4~q\,
	datab => \Reset~input_o\,
	datad => \CPU1|Dir~q\,
	combout => \CPU1|DMBout[0]~0_combout\);

-- Location: FF_X28_Y25_N29
\CPU1|DMBout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|DMBout[4]~feeder_combout\,
	ena => \CPU1|DMBout[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DMBout\(4));

-- Location: M9K_X22_Y17_N0
\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4\ : cycloneiii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => X"35190381732D4696C1D4E00B51F375878275043B0A7521D04806835DB110579C1B5D57688ACE0BA2A000000006072D9702EEDFD83C569A1A18C123AE9136AFB703412E0A14842084E876CFB313F918100C9020428014A38895025A005DEA920D407902000000800300194C321B12FFE91E2DBC153F27E5AFFB4C620AC1480C21A41747502001084FE8A2FFF128158610A0801041800216AE0D4AA6968715757B848CC3A1CE050480F030D1A054FE60CD00002008406A5884D6D2ECA0030000008488013420E040C0620B080522E2CC00020AEB0921004400202510AF7FFFCC877BF6A9A207FFF6AD29DE35B008000419CFD41AC31824EE8951678091256BE1E6",
	mem_init2 => X"1E36EEAC0203B1351FFF1ED5C2754663F26A7C95AE95B29FCBDB3344340C2226491AE062594E34C77F4F4D06BBF406127D9C03F75DD4F4D67C3CE400CFDFA741007B4E80050222401A0890427A423A04B398724A38D20F9C9CF500FDC1001D1094AAD1305AAACC009024200000000000000000000591E411883134020D304A5E7EC58C3DC060EAF5CBB5631D0C9A62423C8C0936020A952930267C3FA02E00900E4CD24251208008D704900FEFD40C008533351E8A630496E0104400CA61108B07AB497640342B621A000126E6106218FDBFCDC2FB3C5B36F287EE1117FF82108D8FFFFFFC0F993C9020C200735C4804CF3606A7F91F10100F402C221F3C7C52",
	mem_init1 => X"000B6C261101BF53E8F4B24480090CC042C828071D460CDDA09540C063998B0AC2885A80601DEBD001893E1021FCC007198505C9E2341DAF4499120A1A72020421DFA06918CA32F6DB7CD98089802674104CE3F8BBE7F9EFFFF5F1821554ACF004588FC278590B830103D4A41BA52042900D800C8110000002004004011212019F7CFBF2104AAED02048B0CB5080000A13E0520FB00049974744D50B200000000000000000001C840FD0105AC10BC106D806A1407E19335800642F6E5C20D0103140C64826E691BC60D653FCC809BEAA530AB8C39082101840637007D98C088A00C1070417A13C000040882900420000000000024001F3BE14C74EE28A590000",
	mem_init0 => X"00047CF939D021841FA2AD23FF481C3CD2107C2B4400096DB797704C9906001A58333EC201080000000222102B00212041CC6FB182051460808344C080301A0E2EBFFF5BDFAEB9B81A630C25CBD723C00601FE0D12000D680809E07FA6800802C040209810AFFBB00FD0340001007C0001260055020208010C000A20401800668081571AD37E8B6136924000810424121042040A0F7BFB4744E847E5D0005880001110094003A4B2B35DA11AAAD793400000000000000000000000000000000000000000000000000000000000000092557C0168428D2188822060AD43928080B4369C5483A432F81472B32D18B212D1800400EF41C270449384202B54000412",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./Mif/DF32.mif",
	init_file_layout => "port_a",
	logical_ram_name => "DF32:Mem2|altsyncram:altsyncram_component|altsyncram_6gk1:auto_generated|altsyncram_7sa2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 4,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 32768,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode645w[2]~0_combout\,
	portare => VCC,
	portbwe => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode645w\(2),
	portbre => VCC,
	clk0 => \ALT_INV_Clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode4|w_anode645w[2]~1_combout\,
	ena1 => \Mem2|altsyncram_component|auto_generated|altsyncram1|decode5|w_anode645w[2]~0_combout\,
	portadatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAIN_bus\,
	portbdatain => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAIN_bus\,
	portaaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTAADDR_bus\,
	portbaddr => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus\,
	portbdataout => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X32_Y23_N6
\Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~12_combout\ = (\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & (\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1))) # 
-- (!\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & ((\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & ((\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout\))) # 
-- (!\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1) & (\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0),
	datab => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(1),
	datac => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~portadataout\,
	datad => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~portadataout\,
	combout => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~12_combout\);

-- Location: LCCOMB_X32_Y23_N24
\Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~13_combout\ = (\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & ((\Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~12_combout\ & 
-- ((\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout\))) # (!\Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~12_combout\ & 
-- (\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout\)))) # (!\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0) & 
-- (((\Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~portadataout\,
	datab => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~portadataout\,
	datac => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_a\(0),
	datad => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~12_combout\,
	combout => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~13_combout\);

-- Location: LCCOMB_X32_Y23_N10
\CPU1|Selector98~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector98~0_combout\ = (\CPU1|MBout[11]~0_combout\ & (\CPU1|MBout[11]~1_combout\)) # (!\CPU1|MBout[11]~0_combout\ & ((\CPU1|MBout[11]~1_combout\ & (\CPU1|acc\(4))) # (!\CPU1|MBout[11]~1_combout\ & ((\CPU1|Add2~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|MBout[11]~0_combout\,
	datab => \CPU1|MBout[11]~1_combout\,
	datac => \CPU1|acc\(4),
	datad => \CPU1|Add2~8_combout\,
	combout => \CPU1|Selector98~0_combout\);

-- Location: LCCOMB_X32_Y23_N26
\CPU1|Selector98~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector98~1_combout\ = (\CPU1|MBout[11]~0_combout\ & ((\CPU1|Selector98~0_combout\ & (\CPU1|Add4~8_combout\)) # (!\CPU1|Selector98~0_combout\ & ((\Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~13_combout\))))) # 
-- (!\CPU1|MBout[11]~0_combout\ & (((\CPU1|Selector98~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Add4~8_combout\,
	datab => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux6|result_node[4]~13_combout\,
	datac => \CPU1|MBout[11]~0_combout\,
	datad => \CPU1|Selector98~0_combout\,
	combout => \CPU1|Selector98~1_combout\);

-- Location: FF_X32_Y23_N27
\CPU1|MBout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Selector98~1_combout\,
	ena => \CPU1|MBout[8]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|MBout\(4));

-- Location: LCCOMB_X30_Y27_N26
\CPU1|ir~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|ir~9_combout\ = (!\CPU1|irq~q\ & \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU1|irq~q\,
	datad => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(4),
	combout => \CPU1|ir~9_combout\);

-- Location: FF_X30_Y27_N27
\CPU1|ir[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|ir~9_combout\,
	ena => \CPU1|ir[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|ir\(4));

-- Location: LCCOMB_X31_Y23_N28
\CPU1|Equal1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Equal1~0_combout\ = (!\CPU1|ir\(3) & (!\CPU1|ir\(4) & (!\CPU1|ir\(8) & !\CPU1|ir\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ir\(3),
	datab => \CPU1|ir\(4),
	datac => \CPU1|ir\(8),
	datad => \CPU1|ir\(7),
	combout => \CPU1|Equal1~0_combout\);

-- Location: LCCOMB_X31_Y24_N28
\CPU1|TFlag~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|TFlag~6_combout\ = (((!\CPU1|Equal10~0_combout\) # (!\CPU1|ir\(5))) # (!\CPU1|Equal1~0_combout\)) # (!\CPU1|Equal5~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Equal5~0_combout\,
	datab => \CPU1|Equal1~0_combout\,
	datac => \CPU1|ir\(5),
	datad => \CPU1|Equal10~0_combout\,
	combout => \CPU1|TFlag~6_combout\);

-- Location: LCCOMB_X35_Y27_N4
\CPU1|TFlag~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|TFlag~4_combout\ = (\CPU1|TFlag~q\ & (((\CPU1|TFlag~6_combout\) # (!\CPU1|Dir~0_combout\)) # (!\CPU1|st.S0~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|st.S0~q\,
	datab => \CPU1|Dir~0_combout\,
	datac => \CPU1|TFlag~6_combout\,
	datad => \CPU1|TFlag~q\,
	combout => \CPU1|TFlag~4_combout\);

-- Location: LCCOMB_X35_Y24_N30
\CPU1|Tnxt~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Tnxt~0_combout\ = (\CPU1|st.S0~q\ & (((\CPU1|Tnxt~q\)))) # (!\CPU1|st.S0~q\ & ((\CPU1|irq~q\ & (\CPU1|Tnxt~q\)) # (!\CPU1|irq~q\ & ((\UART1|tx_is_empty~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|st.S0~q\,
	datab => \CPU1|irq~q\,
	datac => \CPU1|Tnxt~q\,
	datad => \UART1|tx_is_empty~q\,
	combout => \CPU1|Tnxt~0_combout\);

-- Location: FF_X35_Y24_N31
\CPU1|Tnxt\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Tnxt~0_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|Tnxt~q\);

-- Location: LCCOMB_X35_Y24_N24
\CPU1|TFlag~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|TFlag~5_combout\ = (\CPU1|TFlag~4_combout\) # ((\CPU1|st~26_combout\ & (\CPU1|Tnxt~q\ & !\UART1|tx_is_empty~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|st~26_combout\,
	datab => \CPU1|TFlag~4_combout\,
	datac => \CPU1|Tnxt~q\,
	datad => \UART1|tx_is_empty~q\,
	combout => \CPU1|TFlag~5_combout\);

-- Location: FF_X35_Y24_N25
\CPU1|TFlag\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|TFlag~5_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|TFlag~q\);

-- Location: LCCOMB_X29_Y24_N12
\CPU1|inten~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|inten~1_combout\ = (\CPU1|Equal14~0_combout\) # ((!\CPU1|WideOr7~1_combout\) # (!\CPU1|Mux66~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Equal14~0_combout\,
	datab => \CPU1|Mux66~0_combout\,
	datad => \CPU1|WideOr7~1_combout\,
	combout => \CPU1|inten~1_combout\);

-- Location: LCCOMB_X31_Y24_N16
\CPU1|inten~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|inten~2_combout\ = (!\CPU1|process_0~1_combout\ & ((\CPU1|inten~0_combout\) # ((\CPU1|inten~1_combout\ & \CPU1|inten~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|inten~0_combout\,
	datab => \CPU1|inten~1_combout\,
	datac => \CPU1|inten~q\,
	datad => \CPU1|process_0~1_combout\,
	combout => \CPU1|inten~2_combout\);

-- Location: FF_X31_Y24_N17
\CPU1|inten\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|inten~2_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \CPU1|st.S1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|inten~q\);

-- Location: LCCOMB_X35_Y27_N10
\CPU1|process_0~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|process_0~0_combout\ = (\CPU1|inten~q\ & ((\CPU1|RFlag~q\) # (\CPU1|TFlag~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|RFlag~q\,
	datab => \CPU1|TFlag~q\,
	datac => \CPU1|inten~q\,
	combout => \CPU1|process_0~0_combout\);

-- Location: LCCOMB_X35_Y24_N4
\CPU1|process_0~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|process_0~1_combout\ = (\CPU1|process_0~0_combout\ & (((\CPU1|ir\(2)) # (!\CPU1|Equal9~0_combout\)) # (!\CPU1|Equal10~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Equal10~0_combout\,
	datab => \CPU1|process_0~0_combout\,
	datac => \CPU1|Equal9~0_combout\,
	datad => \CPU1|ir\(2),
	combout => \CPU1|process_0~1_combout\);

-- Location: LCCOMB_X35_Y24_N2
\CPU1|Selector63~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector63~0_combout\ = (\CPU1|st.S1~q\ & (((\CPU1|irq~q\) # (\CPU1|process_0~1_combout\)))) # (!\CPU1|st.S1~q\ & (\CPU1|st.S0~q\ & (\CPU1|irq~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|st.S0~q\,
	datab => \CPU1|st.S1~q\,
	datac => \CPU1|irq~q\,
	datad => \CPU1|process_0~1_combout\,
	combout => \CPU1|Selector63~0_combout\);

-- Location: FF_X35_Y24_N3
\CPU1|irq\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Selector63~0_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|irq~q\);

-- Location: LCCOMB_X28_Y24_N0
\CPU1|ir~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|ir~3_combout\ = (!\CPU1|irq~q\ & \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU1|irq~q\,
	datad => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(9),
	combout => \CPU1|ir~3_combout\);

-- Location: FF_X28_Y24_N1
\CPU1|ir[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|ir~3_combout\,
	ena => \CPU1|ir[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|ir\(9));

-- Location: LCCOMB_X34_Y24_N22
\CPU1|acc[0]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|acc[0]~6_combout\ = (\CPU1|ir\(9) & ((\CPU1|Add1~0_combout\))) # (!\CPU1|ir\(9) & (\CPU1|acc~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|acc~17_combout\,
	datab => \CPU1|ir\(9),
	datad => \CPU1|Add1~0_combout\,
	combout => \CPU1|acc[0]~6_combout\);

-- Location: LCCOMB_X31_Y23_N16
\CPU1|atm~13\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|atm~13_combout\ = (\CPU1|acc\(0) & !\CPU1|ir\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CPU1|acc\(0),
	datad => \CPU1|ir\(7),
	combout => \CPU1|atm~13_combout\);

-- Location: LCCOMB_X29_Y26_N2
\CPU1|Mux4~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux4~1_combout\ = (\CPU1|ir\(2) & (\CPU1|Add5~0_combout\)) # (!\CPU1|ir\(2) & ((\CPU1|Add5~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Add5~0_combout\,
	datac => \CPU1|Add5~4_combout\,
	datad => \CPU1|ir\(2),
	combout => \CPU1|Mux4~1_combout\);

-- Location: LCCOMB_X29_Y26_N30
\CPU1|Mux25~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux25~0_combout\ = (\CPU1|Mux25~5_combout\ & (((\CPU1|Mux4~1_combout\)) # (!\CPU1|ir\(3)))) # (!\CPU1|Mux25~5_combout\ & (\CPU1|ir\(3) & (\CPU1|Mux4~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Mux25~5_combout\,
	datab => \CPU1|ir\(3),
	datac => \CPU1|Mux4~5_combout\,
	datad => \CPU1|Mux4~1_combout\,
	combout => \CPU1|Mux25~0_combout\);

-- Location: LCCOMB_X31_Y23_N2
\CPU1|Mux25~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux25~2_combout\ = (\CPU1|ir\(9) & (((!\CPU1|acc[1]~11_combout\)))) # (!\CPU1|ir\(9) & ((\CPU1|Mux25~1_combout\) # ((\CPU1|acc\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Mux25~1_combout\,
	datab => \CPU1|ir\(9),
	datac => \CPU1|acc\(0),
	datad => \CPU1|acc[1]~11_combout\,
	combout => \CPU1|Mux25~2_combout\);

-- Location: LCCOMB_X31_Y23_N20
\CPU1|Mux25~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Mux25~3_combout\ = (\CPU1|acc[1]~10_combout\ & ((\CPU1|Mux25~2_combout\ & (\CPU1|atm~13_combout\)) # (!\CPU1|Mux25~2_combout\ & ((\CPU1|Mux25~0_combout\))))) # (!\CPU1|acc[1]~10_combout\ & (((\CPU1|Mux25~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|acc[1]~10_combout\,
	datab => \CPU1|atm~13_combout\,
	datac => \CPU1|Mux25~0_combout\,
	datad => \CPU1|Mux25~2_combout\,
	combout => \CPU1|Mux25~3_combout\);

-- Location: FF_X34_Y24_N23
\CPU1|acc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|acc[0]~6_combout\,
	asdata => \CPU1|Mux25~3_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	sclr => \CPU1|acc[1]~12_combout\,
	sload => \CPU1|ir\(11),
	ena => \CPU1|acc[6]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|acc\(0));

-- Location: LCCOMB_X27_Y24_N12
\CPU1|Selector40~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector40~0_combout\ = (\CPU1|WideOr5~combout\ & ((\CPU1|DskAdd\(0)) # ((\CPU1|acc\(0) & !\CPU1|acc~8_combout\)))) # (!\CPU1|WideOr5~combout\ & (\CPU1|acc\(0) & ((!\CPU1|acc~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|WideOr5~combout\,
	datab => \CPU1|acc\(0),
	datac => \CPU1|DskAdd\(0),
	datad => \CPU1|acc~8_combout\,
	combout => \CPU1|Selector40~0_combout\);

-- Location: FF_X27_Y25_N1
\CPU1|DskAdd[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|DskAdd[0]~15_combout\,
	asdata => \CPU1|Selector40~0_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	sload => \CPU1|ALT_INV_st.D0~q\,
	ena => \CPU1|DskAdd[6]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DskAdd\(0));

-- Location: LCCOMB_X27_Y25_N2
\CPU1|DskAdd[1]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|DskAdd[1]~17_combout\ = (\CPU1|DskAdd\(1) & (!\CPU1|DskAdd[0]~16\)) # (!\CPU1|DskAdd\(1) & ((\CPU1|DskAdd[0]~16\) # (GND)))
-- \CPU1|DskAdd[1]~18\ = CARRY((!\CPU1|DskAdd[0]~16\) # (!\CPU1|DskAdd\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|DskAdd\(1),
	datad => VCC,
	cin => \CPU1|DskAdd[0]~16\,
	combout => \CPU1|DskAdd[1]~17_combout\,
	cout => \CPU1|DskAdd[1]~18\);

-- Location: LCCOMB_X31_Y22_N16
\CPU1|Selector39~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector39~0_combout\ = (\CPU1|DskAdd\(1) & ((\CPU1|WideOr5~combout\) # ((!\CPU1|acc~8_combout\ & \CPU1|acc\(1))))) # (!\CPU1|DskAdd\(1) & (((!\CPU1|acc~8_combout\ & \CPU1|acc\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DskAdd\(1),
	datab => \CPU1|WideOr5~combout\,
	datac => \CPU1|acc~8_combout\,
	datad => \CPU1|acc\(1),
	combout => \CPU1|Selector39~0_combout\);

-- Location: FF_X27_Y25_N3
\CPU1|DskAdd[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|DskAdd[1]~17_combout\,
	asdata => \CPU1|Selector39~0_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	sload => \CPU1|ALT_INV_st.D0~q\,
	ena => \CPU1|DskAdd[6]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DskAdd\(1));

-- Location: LCCOMB_X27_Y25_N4
\CPU1|DskAdd[2]~19\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|DskAdd[2]~19_combout\ = (\CPU1|DskAdd\(2) & (\CPU1|DskAdd[1]~18\ $ (GND))) # (!\CPU1|DskAdd\(2) & (!\CPU1|DskAdd[1]~18\ & VCC))
-- \CPU1|DskAdd[2]~20\ = CARRY((\CPU1|DskAdd\(2) & !\CPU1|DskAdd[1]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|DskAdd\(2),
	datad => VCC,
	cin => \CPU1|DskAdd[1]~18\,
	combout => \CPU1|DskAdd[2]~19_combout\,
	cout => \CPU1|DskAdd[2]~20\);

-- Location: LCCOMB_X28_Y25_N8
\CPU1|Selector38~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector38~0_combout\ = (\CPU1|WideOr5~combout\ & ((\CPU1|DskAdd\(2)) # ((!\CPU1|acc~8_combout\ & \CPU1|acc\(2))))) # (!\CPU1|WideOr5~combout\ & (((!\CPU1|acc~8_combout\ & \CPU1|acc\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|WideOr5~combout\,
	datab => \CPU1|DskAdd\(2),
	datac => \CPU1|acc~8_combout\,
	datad => \CPU1|acc\(2),
	combout => \CPU1|Selector38~0_combout\);

-- Location: FF_X27_Y25_N5
\CPU1|DskAdd[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|DskAdd[2]~19_combout\,
	asdata => \CPU1|Selector38~0_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	sload => \CPU1|ALT_INV_st.D0~q\,
	ena => \CPU1|DskAdd[6]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DskAdd\(2));

-- Location: LCCOMB_X27_Y25_N8
\CPU1|DskAdd[4]~23\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|DskAdd[4]~23_combout\ = (\CPU1|DskAdd\(4) & (\CPU1|DskAdd[3]~22\ $ (GND))) # (!\CPU1|DskAdd\(4) & (!\CPU1|DskAdd[3]~22\ & VCC))
-- \CPU1|DskAdd[4]~24\ = CARRY((\CPU1|DskAdd\(4) & !\CPU1|DskAdd[3]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|DskAdd\(4),
	datad => VCC,
	cin => \CPU1|DskAdd[3]~22\,
	combout => \CPU1|DskAdd[4]~23_combout\,
	cout => \CPU1|DskAdd[4]~24\);

-- Location: LCCOMB_X28_Y25_N18
\CPU1|Selector36~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector36~0_combout\ = (\CPU1|DskAdd\(4) & ((\CPU1|WideOr5~combout\) # ((\CPU1|acc\(4) & !\CPU1|acc~8_combout\)))) # (!\CPU1|DskAdd\(4) & (\CPU1|acc\(4) & (!\CPU1|acc~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DskAdd\(4),
	datab => \CPU1|acc\(4),
	datac => \CPU1|acc~8_combout\,
	datad => \CPU1|WideOr5~combout\,
	combout => \CPU1|Selector36~0_combout\);

-- Location: FF_X27_Y25_N9
\CPU1|DskAdd[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|DskAdd[4]~23_combout\,
	asdata => \CPU1|Selector36~0_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	sload => \CPU1|ALT_INV_st.D0~q\,
	ena => \CPU1|DskAdd[6]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DskAdd\(4));

-- Location: LCCOMB_X27_Y25_N14
\CPU1|DskAdd[7]~29\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|DskAdd[7]~29_combout\ = (\CPU1|DskAdd\(7) & (!\CPU1|DskAdd[6]~28\)) # (!\CPU1|DskAdd\(7) & ((\CPU1|DskAdd[6]~28\) # (GND)))
-- \CPU1|DskAdd[7]~30\ = CARRY((!\CPU1|DskAdd[6]~28\) # (!\CPU1|DskAdd\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|DskAdd\(7),
	datad => VCC,
	cin => \CPU1|DskAdd[6]~28\,
	combout => \CPU1|DskAdd[7]~29_combout\,
	cout => \CPU1|DskAdd[7]~30\);

-- Location: LCCOMB_X27_Y24_N22
\CPU1|Selector33~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector33~0_combout\ = (\CPU1|acc\(7) & (((\CPU1|DskAdd\(7) & \CPU1|WideOr5~combout\)) # (!\CPU1|acc~8_combout\))) # (!\CPU1|acc\(7) & (((\CPU1|DskAdd\(7) & \CPU1|WideOr5~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|acc\(7),
	datab => \CPU1|acc~8_combout\,
	datac => \CPU1|DskAdd\(7),
	datad => \CPU1|WideOr5~combout\,
	combout => \CPU1|Selector33~0_combout\);

-- Location: FF_X27_Y25_N15
\CPU1|DskAdd[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|DskAdd[7]~29_combout\,
	asdata => \CPU1|Selector33~0_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	sload => \CPU1|ALT_INV_st.D0~q\,
	ena => \CPU1|DskAdd[6]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DskAdd\(7));

-- Location: LCCOMB_X27_Y25_N16
\CPU1|DskAdd[8]~31\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|DskAdd[8]~31_combout\ = (\CPU1|DskAdd\(8) & (\CPU1|DskAdd[7]~30\ $ (GND))) # (!\CPU1|DskAdd\(8) & (!\CPU1|DskAdd[7]~30\ & VCC))
-- \CPU1|DskAdd[8]~32\ = CARRY((\CPU1|DskAdd\(8) & !\CPU1|DskAdd[7]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|DskAdd\(8),
	datad => VCC,
	cin => \CPU1|DskAdd[7]~30\,
	combout => \CPU1|DskAdd[8]~31_combout\,
	cout => \CPU1|DskAdd[8]~32\);

-- Location: LCCOMB_X28_Y25_N14
\CPU1|Selector32~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector32~0_combout\ = (\CPU1|WideOr5~combout\ & ((\CPU1|DskAdd\(8)) # ((!\CPU1|acc~8_combout\ & \CPU1|acc\(8))))) # (!\CPU1|WideOr5~combout\ & (!\CPU1|acc~8_combout\ & ((\CPU1|acc\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|WideOr5~combout\,
	datab => \CPU1|acc~8_combout\,
	datac => \CPU1|DskAdd\(8),
	datad => \CPU1|acc\(8),
	combout => \CPU1|Selector32~0_combout\);

-- Location: FF_X27_Y25_N17
\CPU1|DskAdd[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|DskAdd[8]~31_combout\,
	asdata => \CPU1|Selector32~0_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	sload => \CPU1|ALT_INV_st.D0~q\,
	ena => \CPU1|DskAdd[6]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DskAdd\(8));

-- Location: LCCOMB_X27_Y25_N18
\CPU1|DskAdd[9]~33\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|DskAdd[9]~33_combout\ = (\CPU1|DskAdd\(9) & (!\CPU1|DskAdd[8]~32\)) # (!\CPU1|DskAdd\(9) & ((\CPU1|DskAdd[8]~32\) # (GND)))
-- \CPU1|DskAdd[9]~34\ = CARRY((!\CPU1|DskAdd[8]~32\) # (!\CPU1|DskAdd\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|DskAdd\(9),
	datad => VCC,
	cin => \CPU1|DskAdd[8]~32\,
	combout => \CPU1|DskAdd[9]~33_combout\,
	cout => \CPU1|DskAdd[9]~34\);

-- Location: LCCOMB_X28_Y25_N0
\CPU1|Selector31~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector31~0_combout\ = (\CPU1|acc\(9) & (((\CPU1|DskAdd\(9) & \CPU1|WideOr5~combout\)) # (!\CPU1|acc~8_combout\))) # (!\CPU1|acc\(9) & (\CPU1|DskAdd\(9) & ((\CPU1|WideOr5~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|acc\(9),
	datab => \CPU1|DskAdd\(9),
	datac => \CPU1|acc~8_combout\,
	datad => \CPU1|WideOr5~combout\,
	combout => \CPU1|Selector31~0_combout\);

-- Location: FF_X27_Y25_N19
\CPU1|DskAdd[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|DskAdd[9]~33_combout\,
	asdata => \CPU1|Selector31~0_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	sload => \CPU1|ALT_INV_st.D0~q\,
	ena => \CPU1|DskAdd[6]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DskAdd\(9));

-- Location: LCCOMB_X27_Y25_N20
\CPU1|DskAdd[10]~35\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|DskAdd[10]~35_combout\ = (\CPU1|DskAdd\(10) & (\CPU1|DskAdd[9]~34\ $ (GND))) # (!\CPU1|DskAdd\(10) & (!\CPU1|DskAdd[9]~34\ & VCC))
-- \CPU1|DskAdd[10]~36\ = CARRY((\CPU1|DskAdd\(10) & !\CPU1|DskAdd[9]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|DskAdd\(10),
	datad => VCC,
	cin => \CPU1|DskAdd[9]~34\,
	combout => \CPU1|DskAdd[10]~35_combout\,
	cout => \CPU1|DskAdd[10]~36\);

-- Location: LCCOMB_X28_Y25_N10
\CPU1|Selector30~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector30~0_combout\ = (\CPU1|WideOr5~combout\ & ((\CPU1|DskAdd\(10)) # ((!\CPU1|acc~8_combout\ & \CPU1|acc\(10))))) # (!\CPU1|WideOr5~combout\ & (!\CPU1|acc~8_combout\ & (\CPU1|acc\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|WideOr5~combout\,
	datab => \CPU1|acc~8_combout\,
	datac => \CPU1|acc\(10),
	datad => \CPU1|DskAdd\(10),
	combout => \CPU1|Selector30~0_combout\);

-- Location: FF_X27_Y25_N21
\CPU1|DskAdd[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|DskAdd[10]~35_combout\,
	asdata => \CPU1|Selector30~0_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	sload => \CPU1|ALT_INV_st.D0~q\,
	ena => \CPU1|DskAdd[6]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DskAdd\(10));

-- Location: LCCOMB_X27_Y25_N24
\CPU1|DskAdd[12]~39\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|DskAdd[12]~39_combout\ = (\CPU1|DskAdd\(12) & (\CPU1|DskAdd[11]~38\ $ (GND))) # (!\CPU1|DskAdd\(12) & (!\CPU1|DskAdd[11]~38\ & VCC))
-- \CPU1|DskAdd[12]~40\ = CARRY((\CPU1|DskAdd\(12) & !\CPU1|DskAdd[11]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \CPU1|DskAdd\(12),
	datad => VCC,
	cin => \CPU1|DskAdd[11]~38\,
	combout => \CPU1|DskAdd[12]~39_combout\,
	cout => \CPU1|DskAdd[12]~40\);

-- Location: LCCOMB_X29_Y24_N24
\CPU1|Selector46~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector46~0_combout\ = (\CPU1|Equal15~0_combout\ & ((\CPU1|acc\(6)) # ((\CPU1|WideOr7~combout\ & \CPU1|DskReg\(6))))) # (!\CPU1|Equal15~0_combout\ & (\CPU1|WideOr7~combout\ & (\CPU1|DskReg\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Equal15~0_combout\,
	datab => \CPU1|WideOr7~combout\,
	datac => \CPU1|DskReg\(6),
	datad => \CPU1|acc\(6),
	combout => \CPU1|Selector46~0_combout\);

-- Location: FF_X29_Y24_N25
\CPU1|DskReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Selector46~0_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \CPU1|Dir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DskReg\(6));

-- Location: LCCOMB_X28_Y25_N30
\CPU1|Selector28~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector28~0_combout\ = (\CPU1|WideOr5~combout\ & ((\CPU1|DskAdd\(12)) # ((!\CPU1|acc~8_combout\ & \CPU1|DskReg\(6))))) # (!\CPU1|WideOr5~combout\ & (!\CPU1|acc~8_combout\ & ((\CPU1|DskReg\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|WideOr5~combout\,
	datab => \CPU1|acc~8_combout\,
	datac => \CPU1|DskAdd\(12),
	datad => \CPU1|DskReg\(6),
	combout => \CPU1|Selector28~0_combout\);

-- Location: FF_X27_Y25_N25
\CPU1|DskAdd[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|DskAdd[12]~39_combout\,
	asdata => \CPU1|Selector28~0_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	sload => \CPU1|ALT_INV_st.D0~q\,
	ena => \CPU1|DskAdd[6]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DskAdd\(12));

-- Location: LCCOMB_X27_Y25_N28
\CPU1|DskAdd[14]~44\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|DskAdd[14]~44_combout\ = \CPU1|DskAdd[13]~42\ $ (!\CPU1|DskAdd\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \CPU1|DskAdd\(14),
	cin => \CPU1|DskAdd[13]~42\,
	combout => \CPU1|DskAdd[14]~44_combout\);

-- Location: LCCOMB_X28_Y25_N22
\CPU1|Selector26~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector26~0_combout\ = (\CPU1|DskReg\(8) & (((\CPU1|DskAdd\(14) & \CPU1|WideOr5~combout\)) # (!\CPU1|acc~8_combout\))) # (!\CPU1|DskReg\(8) & (\CPU1|DskAdd\(14) & ((\CPU1|WideOr5~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DskReg\(8),
	datab => \CPU1|DskAdd\(14),
	datac => \CPU1|acc~8_combout\,
	datad => \CPU1|WideOr5~combout\,
	combout => \CPU1|Selector26~0_combout\);

-- Location: FF_X27_Y25_N29
\CPU1|DskAdd[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|DskAdd[14]~44_combout\,
	asdata => \CPU1|Selector26~0_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	sload => \CPU1|ALT_INV_st.D0~q\,
	ena => \CPU1|DskAdd[6]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DskAdd\(14));

-- Location: FF_X29_Y25_N13
\CPU1|DMA[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	asdata => \CPU1|DskAdd\(14),
	clrn => \Reset~inputclkctrl_outclk\,
	sload => VCC,
	ena => \CPU1|st.D0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|DMA\(14));

-- Location: LCCOMB_X29_Y25_N12
\Mem2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode697w[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mem2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode697w[2]~2_combout\ = (\CPU1|DMA\(13) & \CPU1|DMA\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|DMA\(13),
	datac => \CPU1|DMA\(14),
	combout => \Mem2|altsyncram_component|auto_generated|altsyncram1|rden_decode_a|w_anode697w[2]~2_combout\);

-- Location: LCCOMB_X29_Y17_N20
\Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~17\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~17_combout\ = (\Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~16_combout\ & 
-- ((\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0\) # ((!\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1))))) # 
-- (!\Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~16_combout\ & (((\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0\ & \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~16_combout\,
	datab => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a42~PORTBDATAOUT0\,
	datac => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a30~PORTBDATAOUT0\,
	datad => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	combout => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~17_combout\);

-- Location: LCCOMB_X29_Y17_N24
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[6]~17_combout\,
	datac => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7),
	datad => \Mem2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout\);

-- Location: FF_X29_Y17_N25
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout\,
	ena => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6));

-- Location: LCCOMB_X29_Y17_N28
\Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~10_combout\ = (\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & ((\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0\) # 
-- ((\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1))))) # (!\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & (((\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0\ & 
-- !\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a17~PORTBDATAOUT0\,
	datab => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datac => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a5~PORTBDATAOUT0\,
	datad => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	combout => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~10_combout\);

-- Location: LCCOMB_X29_Y17_N30
\Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~11\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~11_combout\ = (\Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~10_combout\ & 
-- (((\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0\) # (!\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1))))) # 
-- (!\Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~10_combout\ & (\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0\ & ((\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a29~PORTBDATAOUT0\,
	datab => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~10_combout\,
	datac => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a41~PORTBDATAOUT0\,
	datad => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	combout => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~11_combout\);

-- Location: LCCOMB_X29_Y17_N14
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6),
	datac => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[5]~11_combout\,
	datad => \Mem2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout\);

-- Location: FF_X29_Y17_N15
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout\,
	ena => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5));

-- Location: LCCOMB_X25_Y19_N24
\Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~8_combout\ = (\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & (((\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1))))) # 
-- (!\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & ((\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & (\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0\)) # 
-- (!\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & ((\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a28~PORTBDATAOUT0\,
	datab => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datac => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datad => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a4~PORTBDATAOUT0\,
	combout => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~8_combout\);

-- Location: LCCOMB_X25_Y19_N2
\Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~9_combout\ = (\Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~8_combout\ & 
-- ((\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0\) # ((!\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0))))) # (!\Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~8_combout\ 
-- & (((\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a40~PORTBDATAOUT0\,
	datab => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~8_combout\,
	datac => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datad => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a16~PORTBDATAOUT0\,
	combout => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~9_combout\);

-- Location: LCCOMB_X25_Y19_N14
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datab => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5),
	datad => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[4]~9_combout\,
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout\);

-- Location: FF_X25_Y19_N15
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout\,
	ena => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4));

-- Location: LCCOMB_X29_Y17_N2
\Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6_combout\ = (\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & (((\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0\) # 
-- (\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1))))) # (!\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & (\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0\ & 
-- ((!\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3~PORTBDATAOUT0\,
	datab => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datac => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a15~PORTBDATAOUT0\,
	datad => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	combout => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6_combout\);

-- Location: LCCOMB_X29_Y17_N4
\Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~7_combout\ = (\Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6_combout\ & 
-- ((\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0\) # ((!\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1))))) # (!\Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6_combout\ 
-- & (((\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0\ & \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a39~PORTBDATAOUT0\,
	datab => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~6_combout\,
	datac => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a27~PORTBDATAOUT0\,
	datad => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	combout => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~7_combout\);

-- Location: LCCOMB_X29_Y17_N0
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4),
	datac => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[3]~7_combout\,
	datad => \Mem2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout\);

-- Location: FF_X29_Y17_N1
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout\,
	ena => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3));

-- Location: LCCOMB_X25_Y19_N12
\Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~5_combout\ = (\Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4_combout\ & 
-- ((\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0\) # ((!\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0))))) # (!\Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4_combout\ 
-- & (((\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~4_combout\,
	datab => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a38~PORTBDATAOUT0\,
	datac => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datad => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a14~PORTBDATAOUT0\,
	combout => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~5_combout\);

-- Location: LCCOMB_X25_Y19_N8
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datab => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3),
	datad => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[2]~5_combout\,
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout\);

-- Location: FF_X25_Y19_N9
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout\,
	ena => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2));

-- Location: LCCOMB_X29_Y17_N22
\Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~3_combout\ = (\Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2_combout\ & 
-- ((\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0\) # ((!\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1))))) # (!\Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2_combout\ 
-- & (((\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0\ & \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~2_combout\,
	datab => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a37~PORTBDATAOUT0\,
	datac => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a25~PORTBDATAOUT0\,
	datad => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	combout => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~3_combout\);

-- Location: LCCOMB_X29_Y17_N18
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2),
	datac => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[1]~3_combout\,
	datad => \Mem2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout\);

-- Location: FF_X29_Y17_N19
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout\,
	ena => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1));

-- Location: LCCOMB_X25_Y19_N4
\Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0_combout\ = (\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & (((\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1))))) # 
-- (!\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & ((\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & ((\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0\))) # 
-- (!\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1) & (\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0~PORTBDATAOUT0\,
	datab => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datac => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(1),
	datad => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a24~PORTBDATAOUT0\,
	combout => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0_combout\);

-- Location: LCCOMB_X25_Y19_N6
\Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~1_combout\ = (\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & ((\Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0_combout\ & 
-- ((\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0\))) # (!\Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0_combout\ & 
-- (\Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0\)))) # (!\Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0) & 
-- (((\Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a12~PORTBDATAOUT0\,
	datab => \Mem2|altsyncram_component|auto_generated|altsyncram1|address_reg_b\(0),
	datac => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~0_combout\,
	datad => \Mem2|altsyncram_component|auto_generated|altsyncram1|ram_block3a36~PORTBDATAOUT0\,
	combout => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~1_combout\);

-- Location: LCCOMB_X25_Y19_N16
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mem2|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datab => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1),
	datad => \Mem2|altsyncram_component|auto_generated|altsyncram1|mux7|result_node[0]~1_combout\,
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout\);

-- Location: FF_X25_Y19_N17
\Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout\,
	ena => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0));

-- Location: LCCOMB_X29_Y20_N6
\Mem2|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datac => \Mem2|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\,
	datad => \auto_hub|node_ena[2]~reg0_q\,
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\);

-- Location: FF_X29_Y20_N7
\Mem2|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \Mem2|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\,
	clrn => \auto_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Mem2|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\);

-- Location: LCCOMB_X29_Y20_N24
\Mem2|altsyncram_component|auto_generated|mgl_prim2|tdo~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[2][2]~q\,
	datab => \auto_hub|irf_reg[2][1]~q\,
	datac => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0),
	datad => \Mem2|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\,
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout\);

-- Location: LCCOMB_X29_Y19_N12
\Mem2|altsyncram_component|auto_generated|mgl_prim2|tdo~1\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[2][0]~q\,
	datac => \Mem2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR\(0),
	datad => \Mem2|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout\,
	combout => \Mem2|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout\);

-- Location: LCCOMB_X29_Y19_N20
\auto_hub|tdo~4\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|tdo~3_combout\,
	datab => \auto_hub|irsr_reg\(6),
	datac => \auto_hub|virtual_ir_scan_reg~q\,
	datad => \Mem2|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout\,
	combout => \auto_hub|tdo~4_combout\);

-- Location: LCCOMB_X28_Y19_N8
\auto_hub|tdo_bypass_reg~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|tdo_bypass_reg~q\,
	datad => \auto_hub|shadow_jsm|state\(4),
	combout => \auto_hub|tdo_bypass_reg~0_combout\);

-- Location: FF_X28_Y19_N9
\auto_hub|tdo_bypass_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|tdo_bypass_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|tdo_bypass_reg~q\);

-- Location: LCCOMB_X29_Y19_N6
\auto_hub|tdo~7\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irsr_reg\(5),
	datab => \auto_hub|irsr_reg\(6),
	datac => \auto_hub|Equal3~0_combout\,
	datad => \auto_hub|tdo_bypass_reg~q\,
	combout => \auto_hub|tdo~7_combout\);

-- Location: LCCOMB_X29_Y19_N0
\auto_hub|tdo~2\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|irsr_reg\(0),
	datad => \auto_hub|tdo~7_combout\,
	combout => \auto_hub|tdo~2_combout\);

-- Location: LCCOMB_X29_Y19_N30
\auto_hub|tdo~6\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|tdo~5_combout\,
	datab => \auto_hub|tdo~4_combout\,
	datac => \auto_hub|tdo~q\,
	datad => \auto_hub|tdo~2_combout\,
	combout => \auto_hub|tdo~6_combout\);

-- Location: FF_X29_Y19_N31
\auto_hub|tdo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|tdo~6_combout\,
	clrn => \auto_hub|shadow_jsm|ALT_INV_state\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|tdo~q\);

-- Location: LCCOMB_X19_Y19_N0
\auto_hub|tdo~_wirecell\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|tdo~q\,
	combout => \auto_hub|tdo~_wirecell_combout\);

-- Location: FF_X32_Y19_N23
\auto_hub|jtag_ir_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_ir_reg\(9));

-- Location: LCCOMB_X32_Y19_N16
\auto_hub|jtag_ir_reg[8]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_ir_reg\(9),
	combout => \auto_hub|jtag_ir_reg[8]~feeder_combout\);

-- Location: FF_X32_Y19_N17
\auto_hub|jtag_ir_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_ir_reg[8]~feeder_combout\,
	clrn => \auto_hub|shadow_jsm|state\(0),
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_ir_reg\(8));

-- Location: LCCOMB_X32_Y19_N10
\auto_hub|jtag_ir_reg[7]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_ir_reg\(8),
	combout => \auto_hub|jtag_ir_reg[7]~feeder_combout\);

-- Location: FF_X32_Y19_N11
\auto_hub|jtag_ir_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_ir_reg[7]~feeder_combout\,
	clrn => \auto_hub|shadow_jsm|state\(0),
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_ir_reg\(7));

-- Location: LCCOMB_X32_Y19_N20
\auto_hub|jtag_ir_reg[6]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_ir_reg\(7),
	combout => \auto_hub|jtag_ir_reg[6]~feeder_combout\);

-- Location: FF_X32_Y19_N21
\auto_hub|jtag_ir_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_ir_reg[6]~feeder_combout\,
	clrn => \auto_hub|shadow_jsm|state\(0),
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_ir_reg\(6));

-- Location: LCCOMB_X32_Y19_N2
\auto_hub|jtag_ir_reg[5]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_ir_reg\(6),
	combout => \auto_hub|jtag_ir_reg[5]~feeder_combout\);

-- Location: FF_X32_Y19_N3
\auto_hub|jtag_ir_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_ir_reg[5]~feeder_combout\,
	clrn => \auto_hub|shadow_jsm|state\(0),
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_ir_reg\(5));

-- Location: LCCOMB_X32_Y19_N4
\auto_hub|jtag_ir_reg[4]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_ir_reg\(5),
	combout => \auto_hub|jtag_ir_reg[4]~feeder_combout\);

-- Location: FF_X32_Y19_N5
\auto_hub|jtag_ir_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_ir_reg[4]~feeder_combout\,
	clrn => \auto_hub|shadow_jsm|state\(0),
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_ir_reg\(4));

-- Location: FF_X32_Y19_N15
\auto_hub|jtag_ir_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_ir_reg\(4),
	clrn => \auto_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_ir_reg\(3));

-- Location: FF_X32_Y19_N1
\auto_hub|jtag_ir_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|jtag_ir_reg\(3),
	clrn => \auto_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_ir_reg\(2));

-- Location: LCCOMB_X32_Y19_N28
\auto_hub|jtag_ir_reg[1]~feeder\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|jtag_ir_reg\(2),
	combout => \auto_hub|jtag_ir_reg[1]~feeder_combout\);

-- Location: FF_X32_Y19_N29
\auto_hub|jtag_ir_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|jtag_ir_reg[1]~feeder_combout\,
	clrn => \auto_hub|shadow_jsm|state\(0),
	ena => \auto_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_ir_reg\(1));

-- Location: LCCOMB_X32_Y19_N8
\auto_hub|Equal1~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_ir_reg\(0),
	datab => \auto_hub|jtag_ir_reg\(1),
	datac => \auto_hub|Equal0~0_combout\,
	datad => \auto_hub|Equal0~1_combout\,
	combout => \auto_hub|Equal1~0_combout\);

-- Location: FF_X32_Y19_N9
\auto_hub|virtual_ir_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|Equal1~0_combout\,
	clrn => \auto_hub|shadow_jsm|state\(0),
	ena => \auto_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|virtual_ir_scan_reg~q\);

-- Location: LCCOMB_X32_Y21_N6
\Mem1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|irf_reg[1][2]~q\,
	datab => \auto_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|node_ena[1]~reg0_q\,
	datad => \auto_hub|shadow_jsm|state\(5),
	combout => \Mem1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\);

-- Location: LCCOMB_X30_Y24_N30
\CPU1|Selector72~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector72~0_combout\ = (\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(3) & ((\CPU1|st.S0~q\) # (!\CPU1|irq~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|irq~q\,
	datac => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(3),
	datad => \CPU1|st.S0~q\,
	combout => \CPU1|Selector72~0_combout\);

-- Location: FF_X30_Y24_N31
\CPU1|ea[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Selector72~0_combout\,
	ena => \CPU1|ea[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|ea\(3));

-- Location: LCCOMB_X35_Y24_N16
\CPU1|Selector66~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector66~0_combout\ = (\CPU1|st.S0~q\ & (((\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(9))))) # (!\CPU1|st.S0~q\ & (\CPU1|pc\(9) & ((\CPU1|ea[11]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|st.S0~q\,
	datab => \CPU1|pc\(9),
	datac => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(9),
	datad => \CPU1|ea[11]~3_combout\,
	combout => \CPU1|Selector66~0_combout\);

-- Location: FF_X35_Y24_N17
\CPU1|ea[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Selector66~0_combout\,
	ena => \CPU1|ea[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|ea\(9));

-- Location: LCCOMB_X35_Y24_N14
\CPU1|Selector64~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector64~0_combout\ = (\CPU1|st.S0~q\ & (((\Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(11))))) # (!\CPU1|st.S0~q\ & (\CPU1|pc\(11) & ((\CPU1|ea[11]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|st.S0~q\,
	datab => \CPU1|pc\(11),
	datac => \Mem1|altsyncram_component|auto_generated|altsyncram1|q_a\(11),
	datad => \CPU1|ea[11]~3_combout\,
	combout => \CPU1|Selector64~0_combout\);

-- Location: FF_X35_Y24_N15
\CPU1|ea[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Selector64~0_combout\,
	ena => \CPU1|ea[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|ea\(11));

-- Location: LCCOMB_X36_Y24_N26
\CPU1|Equal21~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Equal21~0_combout\ = (!\CPU1|ea\(8) & (!\CPU1|ea\(10) & (!\CPU1|ea\(9) & !\CPU1|ea\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ea\(8),
	datab => \CPU1|ea\(10),
	datac => \CPU1|ea\(9),
	datad => \CPU1|ea\(11),
	combout => \CPU1|Equal21~0_combout\);

-- Location: LCCOMB_X31_Y25_N8
\CPU1|Selector56~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector56~0_combout\ = (\CPU1|Equal21~1_combout\ & (\CPU1|ea\(3) & (\CPU1|st.S3~q\ & \CPU1|Equal21~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Equal21~1_combout\,
	datab => \CPU1|ea\(3),
	datac => \CPU1|st.S3~q\,
	datad => \CPU1|Equal21~0_combout\,
	combout => \CPU1|Selector56~0_combout\);

-- Location: FF_X31_Y25_N9
\CPU1|st.S4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Selector56~0_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|st.S4~q\);

-- Location: LCCOMB_X31_Y25_N24
\CPU1|Selector54~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector54~0_combout\ = (\CPU1|st.S3~q\ & (((!\CPU1|Equal21~0_combout\) # (!\CPU1|ea\(3))) # (!\CPU1|Equal21~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Equal21~1_combout\,
	datab => \CPU1|ea\(3),
	datac => \CPU1|st.S3~q\,
	datad => \CPU1|Equal21~0_combout\,
	combout => \CPU1|Selector54~0_combout\);

-- Location: LCCOMB_X31_Y25_N28
\CPU1|Selector54~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector54~2_combout\ = (\CPU1|st.S4~q\) # ((\CPU1|Selector54~0_combout\) # ((\CPU1|Selector54~1_combout\ & !\CPU1|st.S0~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|Selector54~1_combout\,
	datab => \CPU1|st.S4~q\,
	datac => \CPU1|Selector54~0_combout\,
	datad => \CPU1|st.S0~q\,
	combout => \CPU1|Selector54~2_combout\);

-- Location: FF_X31_Y25_N29
\CPU1|st.S1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Selector54~2_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|st.S1~q\);

-- Location: LCCOMB_X35_Y27_N20
\CPU1|Dir~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Dir~0_combout\ = (!\CPU1|ir\(9) & (\CPU1|st.S1~q\ & (\CPU1|ir\(10) & \CPU1|ir\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|ir\(9),
	datab => \CPU1|st.S1~q\,
	datac => \CPU1|ir\(10),
	datad => \CPU1|ir\(11),
	combout => \CPU1|Dir~0_combout\);

-- Location: LCCOMB_X35_Y24_N28
\CPU1|Selector88~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector88~0_combout\ = (\CPU1|TLoad~reg0_q\ & ((\CPU1|st.S0~q\) # ((\CPU1|irq~q\) # (!\UART1|tx_is_empty~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|st.S0~q\,
	datab => \CPU1|TLoad~reg0_q\,
	datac => \CPU1|irq~q\,
	datad => \UART1|tx_is_empty~q\,
	combout => \CPU1|Selector88~0_combout\);

-- Location: LCCOMB_X35_Y24_N18
\CPU1|Selector88~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \CPU1|Selector88~1_combout\ = (\CPU1|Selector88~0_combout\) # ((\CPU1|st.S0~q\ & (\CPU1|Dir~0_combout\ & !\CPU1|Tty~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CPU1|st.S0~q\,
	datab => \CPU1|Dir~0_combout\,
	datac => \CPU1|Tty~0_combout\,
	datad => \CPU1|Selector88~0_combout\,
	combout => \CPU1|Selector88~1_combout\);

-- Location: FF_X35_Y24_N19
\CPU1|TLoad~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \CPU1|Selector88~1_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \CPU1|TLoad~reg0_q\);

-- Location: LCCOMB_X36_Y22_N2
\UART1|tx_is_empty~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \UART1|tx_is_empty~0_combout\ = (\UART1|tx_is_empty~q\ & (!\UART1|Equal4~0_combout\)) # (!\UART1|tx_is_empty~q\ & ((\CPU1|TLoad~reg0_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART1|Equal4~0_combout\,
	datab => \CPU1|TLoad~reg0_q\,
	datac => \UART1|tx_is_empty~q\,
	combout => \UART1|tx_is_empty~0_combout\);

-- Location: FF_X36_Y22_N3
\UART1|tx_is_empty\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DIVIDER1|dtxclk~clkctrl_outclk\,
	d => \UART1|tx_is_empty~0_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UART1|tx_is_empty~q\);

-- Location: LCCOMB_X36_Y22_N12
\UART1|tx_cnt[0]~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \UART1|tx_cnt[0]~3_combout\ = !\UART1|tx_cnt\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UART1|tx_cnt\(0),
	combout => \UART1|tx_cnt[0]~3_combout\);

-- Location: FF_X36_Y22_N13
\UART1|tx_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DIVIDER1|dtxclk~clkctrl_outclk\,
	d => \UART1|tx_cnt[0]~3_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \UART1|tx_is_empty~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UART1|tx_cnt\(0));

-- Location: LCCOMB_X36_Y22_N16
\UART1|tx_cnt[2]~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \UART1|tx_cnt[2]~2_combout\ = \UART1|tx_cnt\(2) $ (((\UART1|tx_cnt\(1) & (\UART1|tx_is_empty~q\ & \UART1|tx_cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART1|tx_cnt\(1),
	datab => \UART1|tx_is_empty~q\,
	datac => \UART1|tx_cnt\(2),
	datad => \UART1|tx_cnt\(0),
	combout => \UART1|tx_cnt[2]~2_combout\);

-- Location: FF_X36_Y22_N17
\UART1|tx_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DIVIDER1|dtxclk~clkctrl_outclk\,
	d => \UART1|tx_cnt[2]~2_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UART1|tx_cnt\(2));

-- Location: LCCOMB_X36_Y22_N6
\UART1|tx_cnt~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \UART1|tx_cnt~1_combout\ = (\UART1|tx_cnt\(1) & (\UART1|tx_cnt\(3) $ (((\UART1|tx_cnt\(2) & \UART1|tx_cnt\(0)))))) # (!\UART1|tx_cnt\(1) & (\UART1|tx_cnt\(3) & ((\UART1|tx_cnt\(2)) # (!\UART1|tx_cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART1|tx_cnt\(1),
	datab => \UART1|tx_cnt\(2),
	datac => \UART1|tx_cnt\(3),
	datad => \UART1|tx_cnt\(0),
	combout => \UART1|tx_cnt~1_combout\);

-- Location: FF_X36_Y22_N7
\UART1|tx_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DIVIDER1|dtxclk~clkctrl_outclk\,
	d => \UART1|tx_cnt~1_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \UART1|tx_is_empty~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UART1|tx_cnt\(3));

-- Location: LCCOMB_X36_Y22_N20
\UART1|tx_out~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \UART1|tx_out~0_combout\ = (\UART1|tx_cnt\(3)) # ((\UART1|tx_cnt\(2) & ((\UART1|tx_cnt\(1)) # (\UART1|tx_cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART1|tx_cnt\(1),
	datab => \UART1|tx_cnt\(2),
	datac => \UART1|tx_cnt\(3),
	datad => \UART1|tx_cnt\(0),
	combout => \UART1|tx_out~0_combout\);

-- Location: LCCOMB_X36_Y22_N22
\UART1|tx_out~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \UART1|tx_out~3_combout\ = (\UART1|tx_cnt\(2) & ((\UART1|tx_cnt\(3)) # ((!\UART1|tx_cnt\(1) & !\UART1|tx_cnt\(0))))) # (!\UART1|tx_cnt\(2) & ((\UART1|tx_cnt\(1)) # ((\UART1|tx_cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART1|tx_cnt\(1),
	datab => \UART1|tx_cnt\(2),
	datac => \UART1|tx_cnt\(3),
	datad => \UART1|tx_cnt\(0),
	combout => \UART1|tx_out~3_combout\);

-- Location: LCCOMB_X36_Y22_N24
\UART1|tx_out~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \UART1|tx_out~4_combout\ = (\UART1|tx_out~0_combout\ & ((\UART1|tx_out~3_combout\ & ((!\UART1|tx_out~q\))) # (!\UART1|tx_out~3_combout\ & (\UART1|tx_out~2_combout\)))) # (!\UART1|tx_out~0_combout\ & (((\UART1|tx_out~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART1|tx_out~2_combout\,
	datab => \UART1|tx_out~0_combout\,
	datac => \UART1|tx_out~3_combout\,
	datad => \UART1|tx_out~q\,
	combout => \UART1|tx_out~4_combout\);

-- Location: LCCOMB_X36_Y22_N26
\UART1|Equal4~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \UART1|Equal4~0_combout\ = (!\UART1|tx_cnt\(1) & (!\UART1|tx_cnt\(2) & (\UART1|tx_cnt\(3) & \UART1|tx_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART1|tx_cnt\(1),
	datab => \UART1|tx_cnt\(2),
	datac => \UART1|tx_cnt\(3),
	datad => \UART1|tx_cnt\(0),
	combout => \UART1|Equal4~0_combout\);

-- Location: LCCOMB_X36_Y22_N0
\UART1|tx_out~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \UART1|tx_out~5_combout\ = (!\UART1|Equal4~0_combout\ & (((!\UART1|Mux0~1_combout\ & !\UART1|tx_out~0_combout\)) # (!\UART1|tx_out~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UART1|Mux0~1_combout\,
	datab => \UART1|tx_out~4_combout\,
	datac => \UART1|Equal4~0_combout\,
	datad => \UART1|tx_out~0_combout\,
	combout => \UART1|tx_out~5_combout\);

-- Location: FF_X36_Y22_N1
\UART1|tx_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \DIVIDER1|dtxclk~clkctrl_outclk\,
	d => \UART1|tx_out~5_combout\,
	clrn => \Reset~inputclkctrl_outclk\,
	ena => \UART1|tx_is_empty~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UART1|tx_out~q\);

-- Location: LCCOMB_X9_Y27_N18
\DIVIDER1|ledval~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|ledval~0_combout\ = !\DIVIDER1|ledval~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \DIVIDER1|ledval~q\,
	combout => \DIVIDER1|ledval~0_combout\);

-- Location: LCCOMB_X8_Y28_N0
\DIVIDER1|Add1~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Add1~0_combout\ = \DIVIDER1|leddiv\(0) $ (VCC)
-- \DIVIDER1|Add1~1\ = CARRY(\DIVIDER1|leddiv\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DIVIDER1|leddiv\(0),
	datad => VCC,
	combout => \DIVIDER1|Add1~0_combout\,
	cout => \DIVIDER1|Add1~1\);

-- Location: LCCOMB_X9_Y28_N8
\DIVIDER1|leddiv~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|leddiv~0_combout\ = (!\DIVIDER1|Equal2~10_combout\ & \DIVIDER1|Add1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DIVIDER1|Equal2~10_combout\,
	datac => \DIVIDER1|Add1~0_combout\,
	combout => \DIVIDER1|leddiv~0_combout\);

-- Location: FF_X9_Y28_N9
\DIVIDER1|leddiv[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \DIVIDER1|leddiv~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DIVIDER1|leddiv\(0));

-- Location: LCCOMB_X8_Y28_N2
\DIVIDER1|Add1~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Add1~2_combout\ = (\DIVIDER1|leddiv\(1) & (!\DIVIDER1|Add1~1\)) # (!\DIVIDER1|leddiv\(1) & ((\DIVIDER1|Add1~1\) # (GND)))
-- \DIVIDER1|Add1~3\ = CARRY((!\DIVIDER1|Add1~1\) # (!\DIVIDER1|leddiv\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DIVIDER1|leddiv\(1),
	datad => VCC,
	cin => \DIVIDER1|Add1~1\,
	combout => \DIVIDER1|Add1~2_combout\,
	cout => \DIVIDER1|Add1~3\);

-- Location: FF_X8_Y28_N3
\DIVIDER1|leddiv[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \DIVIDER1|Add1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DIVIDER1|leddiv\(1));

-- Location: LCCOMB_X8_Y28_N4
\DIVIDER1|Add1~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Add1~4_combout\ = (\DIVIDER1|leddiv\(2) & (\DIVIDER1|Add1~3\ $ (GND))) # (!\DIVIDER1|leddiv\(2) & (!\DIVIDER1|Add1~3\ & VCC))
-- \DIVIDER1|Add1~5\ = CARRY((\DIVIDER1|leddiv\(2) & !\DIVIDER1|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DIVIDER1|leddiv\(2),
	datad => VCC,
	cin => \DIVIDER1|Add1~3\,
	combout => \DIVIDER1|Add1~4_combout\,
	cout => \DIVIDER1|Add1~5\);

-- Location: FF_X8_Y28_N5
\DIVIDER1|leddiv[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \DIVIDER1|Add1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DIVIDER1|leddiv\(2));

-- Location: LCCOMB_X8_Y28_N6
\DIVIDER1|Add1~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Add1~6_combout\ = (\DIVIDER1|leddiv\(3) & (!\DIVIDER1|Add1~5\)) # (!\DIVIDER1|leddiv\(3) & ((\DIVIDER1|Add1~5\) # (GND)))
-- \DIVIDER1|Add1~7\ = CARRY((!\DIVIDER1|Add1~5\) # (!\DIVIDER1|leddiv\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DIVIDER1|leddiv\(3),
	datad => VCC,
	cin => \DIVIDER1|Add1~5\,
	combout => \DIVIDER1|Add1~6_combout\,
	cout => \DIVIDER1|Add1~7\);

-- Location: LCCOMB_X8_Y28_N8
\DIVIDER1|Add1~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Add1~8_combout\ = (\DIVIDER1|leddiv\(4) & (\DIVIDER1|Add1~7\ $ (GND))) # (!\DIVIDER1|leddiv\(4) & (!\DIVIDER1|Add1~7\ & VCC))
-- \DIVIDER1|Add1~9\ = CARRY((\DIVIDER1|leddiv\(4) & !\DIVIDER1|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DIVIDER1|leddiv\(4),
	datad => VCC,
	cin => \DIVIDER1|Add1~7\,
	combout => \DIVIDER1|Add1~8_combout\,
	cout => \DIVIDER1|Add1~9\);

-- Location: FF_X8_Y28_N9
\DIVIDER1|leddiv[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \DIVIDER1|Add1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DIVIDER1|leddiv\(4));

-- Location: LCCOMB_X8_Y28_N12
\DIVIDER1|Add1~12\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Add1~12_combout\ = (\DIVIDER1|leddiv\(6) & (\DIVIDER1|Add1~11\ $ (GND))) # (!\DIVIDER1|leddiv\(6) & (!\DIVIDER1|Add1~11\ & VCC))
-- \DIVIDER1|Add1~13\ = CARRY((\DIVIDER1|leddiv\(6) & !\DIVIDER1|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DIVIDER1|leddiv\(6),
	datad => VCC,
	cin => \DIVIDER1|Add1~11\,
	combout => \DIVIDER1|Add1~12_combout\,
	cout => \DIVIDER1|Add1~13\);

-- Location: LCCOMB_X8_Y28_N14
\DIVIDER1|Add1~14\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Add1~14_combout\ = (\DIVIDER1|leddiv\(7) & (!\DIVIDER1|Add1~13\)) # (!\DIVIDER1|leddiv\(7) & ((\DIVIDER1|Add1~13\) # (GND)))
-- \DIVIDER1|Add1~15\ = CARRY((!\DIVIDER1|Add1~13\) # (!\DIVIDER1|leddiv\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DIVIDER1|leddiv\(7),
	datad => VCC,
	cin => \DIVIDER1|Add1~13\,
	combout => \DIVIDER1|Add1~14_combout\,
	cout => \DIVIDER1|Add1~15\);

-- Location: FF_X8_Y28_N15
\DIVIDER1|leddiv[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \DIVIDER1|Add1~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DIVIDER1|leddiv\(7));

-- Location: LCCOMB_X8_Y28_N16
\DIVIDER1|Add1~16\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Add1~16_combout\ = (\DIVIDER1|leddiv\(8) & (\DIVIDER1|Add1~15\ $ (GND))) # (!\DIVIDER1|leddiv\(8) & (!\DIVIDER1|Add1~15\ & VCC))
-- \DIVIDER1|Add1~17\ = CARRY((\DIVIDER1|leddiv\(8) & !\DIVIDER1|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DIVIDER1|leddiv\(8),
	datad => VCC,
	cin => \DIVIDER1|Add1~15\,
	combout => \DIVIDER1|Add1~16_combout\,
	cout => \DIVIDER1|Add1~17\);

-- Location: LCCOMB_X9_Y28_N10
\DIVIDER1|leddiv~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|leddiv~1_combout\ = (!\DIVIDER1|Equal2~10_combout\ & \DIVIDER1|Add1~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DIVIDER1|Equal2~10_combout\,
	datac => \DIVIDER1|Add1~16_combout\,
	combout => \DIVIDER1|leddiv~1_combout\);

-- Location: FF_X9_Y28_N11
\DIVIDER1|leddiv[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \DIVIDER1|leddiv~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DIVIDER1|leddiv\(8));

-- Location: LCCOMB_X8_Y28_N18
\DIVIDER1|Add1~18\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Add1~18_combout\ = (\DIVIDER1|leddiv\(9) & (!\DIVIDER1|Add1~17\)) # (!\DIVIDER1|leddiv\(9) & ((\DIVIDER1|Add1~17\) # (GND)))
-- \DIVIDER1|Add1~19\ = CARRY((!\DIVIDER1|Add1~17\) # (!\DIVIDER1|leddiv\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DIVIDER1|leddiv\(9),
	datad => VCC,
	cin => \DIVIDER1|Add1~17\,
	combout => \DIVIDER1|Add1~18_combout\,
	cout => \DIVIDER1|Add1~19\);

-- Location: FF_X8_Y28_N19
\DIVIDER1|leddiv[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \DIVIDER1|Add1~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DIVIDER1|leddiv\(9));

-- Location: LCCOMB_X8_Y28_N22
\DIVIDER1|Add1~22\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Add1~22_combout\ = (\DIVIDER1|leddiv\(11) & (!\DIVIDER1|Add1~21\)) # (!\DIVIDER1|leddiv\(11) & ((\DIVIDER1|Add1~21\) # (GND)))
-- \DIVIDER1|Add1~23\ = CARRY((!\DIVIDER1|Add1~21\) # (!\DIVIDER1|leddiv\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DIVIDER1|leddiv\(11),
	datad => VCC,
	cin => \DIVIDER1|Add1~21\,
	combout => \DIVIDER1|Add1~22_combout\,
	cout => \DIVIDER1|Add1~23\);

-- Location: LCCOMB_X9_Y28_N30
\DIVIDER1|leddiv~3\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|leddiv~3_combout\ = (\DIVIDER1|Add1~22_combout\ & !\DIVIDER1|Equal2~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DIVIDER1|Add1~22_combout\,
	datac => \DIVIDER1|Equal2~10_combout\,
	combout => \DIVIDER1|leddiv~3_combout\);

-- Location: FF_X9_Y28_N31
\DIVIDER1|leddiv[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \DIVIDER1|leddiv~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DIVIDER1|leddiv\(11));

-- Location: LCCOMB_X9_Y27_N8
\DIVIDER1|Equal2~2\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Equal2~2_combout\ = (\DIVIDER1|leddiv\(10) & (!\DIVIDER1|leddiv\(9) & (\DIVIDER1|leddiv\(11) & \DIVIDER1|leddiv\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DIVIDER1|leddiv\(10),
	datab => \DIVIDER1|leddiv\(9),
	datac => \DIVIDER1|leddiv\(11),
	datad => \DIVIDER1|leddiv\(8),
	combout => \DIVIDER1|Equal2~2_combout\);

-- Location: FF_X8_Y28_N13
\DIVIDER1|leddiv[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \DIVIDER1|Add1~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DIVIDER1|leddiv\(6));

-- Location: LCCOMB_X9_Y27_N22
\DIVIDER1|Equal2~1\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Equal2~1_combout\ = (!\DIVIDER1|leddiv\(5) & (!\DIVIDER1|leddiv\(7) & (!\DIVIDER1|leddiv\(4) & !\DIVIDER1|leddiv\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DIVIDER1|leddiv\(5),
	datab => \DIVIDER1|leddiv\(7),
	datac => \DIVIDER1|leddiv\(4),
	datad => \DIVIDER1|leddiv\(6),
	combout => \DIVIDER1|Equal2~1_combout\);

-- Location: FF_X8_Y28_N7
\DIVIDER1|leddiv[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \DIVIDER1|Add1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DIVIDER1|leddiv\(3));

-- Location: LCCOMB_X9_Y27_N20
\DIVIDER1|Equal2~0\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Equal2~0_combout\ = (!\DIVIDER1|leddiv\(0) & (!\DIVIDER1|leddiv\(2) & (!\DIVIDER1|leddiv\(3) & !\DIVIDER1|leddiv\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DIVIDER1|leddiv\(0),
	datab => \DIVIDER1|leddiv\(2),
	datac => \DIVIDER1|leddiv\(3),
	datad => \DIVIDER1|leddiv\(1),
	combout => \DIVIDER1|Equal2~0_combout\);

-- Location: LCCOMB_X9_Y27_N4
\DIVIDER1|Equal2~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Equal2~4_combout\ = (\DIVIDER1|Equal2~3_combout\ & (\DIVIDER1|Equal2~2_combout\ & (\DIVIDER1|Equal2~1_combout\ & \DIVIDER1|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DIVIDER1|Equal2~3_combout\,
	datab => \DIVIDER1|Equal2~2_combout\,
	datac => \DIVIDER1|Equal2~1_combout\,
	datad => \DIVIDER1|Equal2~0_combout\,
	combout => \DIVIDER1|Equal2~4_combout\);

-- Location: LCCOMB_X9_Y27_N2
\DIVIDER1|leddiv~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|leddiv~7_combout\ = (\DIVIDER1|Add1~42_combout\ & !\DIVIDER1|Equal2~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DIVIDER1|Add1~42_combout\,
	datad => \DIVIDER1|Equal2~10_combout\,
	combout => \DIVIDER1|leddiv~7_combout\);

-- Location: FF_X9_Y27_N3
\DIVIDER1|leddiv[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \DIVIDER1|leddiv~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DIVIDER1|leddiv\(21));

-- Location: LCCOMB_X8_Y28_N24
\DIVIDER1|Add1~24\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Add1~24_combout\ = (\DIVIDER1|leddiv\(12) & (\DIVIDER1|Add1~23\ $ (GND))) # (!\DIVIDER1|leddiv\(12) & (!\DIVIDER1|Add1~23\ & VCC))
-- \DIVIDER1|Add1~25\ = CARRY((\DIVIDER1|leddiv\(12) & !\DIVIDER1|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DIVIDER1|leddiv\(12),
	datad => VCC,
	cin => \DIVIDER1|Add1~23\,
	combout => \DIVIDER1|Add1~24_combout\,
	cout => \DIVIDER1|Add1~25\);

-- Location: FF_X8_Y28_N25
\DIVIDER1|leddiv[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \DIVIDER1|Add1~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DIVIDER1|leddiv\(12));

-- Location: LCCOMB_X8_Y28_N26
\DIVIDER1|Add1~26\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Add1~26_combout\ = (\DIVIDER1|leddiv\(13) & (!\DIVIDER1|Add1~25\)) # (!\DIVIDER1|leddiv\(13) & ((\DIVIDER1|Add1~25\) # (GND)))
-- \DIVIDER1|Add1~27\ = CARRY((!\DIVIDER1|Add1~25\) # (!\DIVIDER1|leddiv\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DIVIDER1|leddiv\(13),
	datad => VCC,
	cin => \DIVIDER1|Add1~25\,
	combout => \DIVIDER1|Add1~26_combout\,
	cout => \DIVIDER1|Add1~27\);

-- Location: LCCOMB_X9_Y28_N24
\DIVIDER1|leddiv~4\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|leddiv~4_combout\ = (!\DIVIDER1|Equal2~10_combout\ & \DIVIDER1|Add1~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DIVIDER1|Equal2~10_combout\,
	datac => \DIVIDER1|Add1~26_combout\,
	combout => \DIVIDER1|leddiv~4_combout\);

-- Location: FF_X9_Y28_N25
\DIVIDER1|leddiv[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \DIVIDER1|leddiv~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DIVIDER1|leddiv\(13));

-- Location: LCCOMB_X8_Y28_N28
\DIVIDER1|Add1~28\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Add1~28_combout\ = (\DIVIDER1|leddiv\(14) & (\DIVIDER1|Add1~27\ $ (GND))) # (!\DIVIDER1|leddiv\(14) & (!\DIVIDER1|Add1~27\ & VCC))
-- \DIVIDER1|Add1~29\ = CARRY((\DIVIDER1|leddiv\(14) & !\DIVIDER1|Add1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DIVIDER1|leddiv\(14),
	datad => VCC,
	cin => \DIVIDER1|Add1~27\,
	combout => \DIVIDER1|Add1~28_combout\,
	cout => \DIVIDER1|Add1~29\);

-- Location: FF_X8_Y28_N29
\DIVIDER1|leddiv[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \DIVIDER1|Add1~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DIVIDER1|leddiv\(14));

-- Location: LCCOMB_X8_Y27_N0
\DIVIDER1|Add1~32\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Add1~32_combout\ = (\DIVIDER1|leddiv\(16) & (\DIVIDER1|Add1~31\ $ (GND))) # (!\DIVIDER1|leddiv\(16) & (!\DIVIDER1|Add1~31\ & VCC))
-- \DIVIDER1|Add1~33\ = CARRY((\DIVIDER1|leddiv\(16) & !\DIVIDER1|Add1~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DIVIDER1|leddiv\(16),
	datad => VCC,
	cin => \DIVIDER1|Add1~31\,
	combout => \DIVIDER1|Add1~32_combout\,
	cout => \DIVIDER1|Add1~33\);

-- Location: LCCOMB_X9_Y28_N26
\DIVIDER1|leddiv~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|leddiv~5_combout\ = (!\DIVIDER1|Equal2~10_combout\ & \DIVIDER1|Add1~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DIVIDER1|Equal2~10_combout\,
	datac => \DIVIDER1|Add1~32_combout\,
	combout => \DIVIDER1|leddiv~5_combout\);

-- Location: FF_X9_Y28_N27
\DIVIDER1|leddiv[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \DIVIDER1|leddiv~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DIVIDER1|leddiv\(16));

-- Location: LCCOMB_X8_Y27_N2
\DIVIDER1|Add1~34\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Add1~34_combout\ = (\DIVIDER1|leddiv\(17) & (!\DIVIDER1|Add1~33\)) # (!\DIVIDER1|leddiv\(17) & ((\DIVIDER1|Add1~33\) # (GND)))
-- \DIVIDER1|Add1~35\ = CARRY((!\DIVIDER1|Add1~33\) # (!\DIVIDER1|leddiv\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DIVIDER1|leddiv\(17),
	datad => VCC,
	cin => \DIVIDER1|Add1~33\,
	combout => \DIVIDER1|Add1~34_combout\,
	cout => \DIVIDER1|Add1~35\);

-- Location: FF_X8_Y27_N3
\DIVIDER1|leddiv[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \DIVIDER1|Add1~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DIVIDER1|leddiv\(17));

-- Location: LCCOMB_X8_Y27_N4
\DIVIDER1|Add1~36\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Add1~36_combout\ = (\DIVIDER1|leddiv\(18) & (\DIVIDER1|Add1~35\ $ (GND))) # (!\DIVIDER1|leddiv\(18) & (!\DIVIDER1|Add1~35\ & VCC))
-- \DIVIDER1|Add1~37\ = CARRY((\DIVIDER1|leddiv\(18) & !\DIVIDER1|Add1~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DIVIDER1|leddiv\(18),
	datad => VCC,
	cin => \DIVIDER1|Add1~35\,
	combout => \DIVIDER1|Add1~36_combout\,
	cout => \DIVIDER1|Add1~37\);

-- Location: FF_X8_Y27_N5
\DIVIDER1|leddiv[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \DIVIDER1|Add1~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DIVIDER1|leddiv\(18));

-- Location: LCCOMB_X8_Y27_N6
\DIVIDER1|Add1~38\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Add1~38_combout\ = (\DIVIDER1|leddiv\(19) & (!\DIVIDER1|Add1~37\)) # (!\DIVIDER1|leddiv\(19) & ((\DIVIDER1|Add1~37\) # (GND)))
-- \DIVIDER1|Add1~39\ = CARRY((!\DIVIDER1|Add1~37\) # (!\DIVIDER1|leddiv\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DIVIDER1|leddiv\(19),
	datad => VCC,
	cin => \DIVIDER1|Add1~37\,
	combout => \DIVIDER1|Add1~38_combout\,
	cout => \DIVIDER1|Add1~39\);

-- Location: FF_X8_Y27_N7
\DIVIDER1|leddiv[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \DIVIDER1|Add1~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DIVIDER1|leddiv\(19));

-- Location: LCCOMB_X9_Y27_N14
\DIVIDER1|Equal2~5\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Equal2~5_combout\ = (!\DIVIDER1|leddiv\(17) & (!\DIVIDER1|leddiv\(18) & (!\DIVIDER1|leddiv\(19) & \DIVIDER1|leddiv\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DIVIDER1|leddiv\(17),
	datab => \DIVIDER1|leddiv\(18),
	datac => \DIVIDER1|leddiv\(19),
	datad => \DIVIDER1|leddiv\(16),
	combout => \DIVIDER1|Equal2~5_combout\);

-- Location: LCCOMB_X9_Y27_N16
\DIVIDER1|leddiv~6\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|leddiv~6_combout\ = (\DIVIDER1|Add1~40_combout\ & !\DIVIDER1|Equal2~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DIVIDER1|Add1~40_combout\,
	datad => \DIVIDER1|Equal2~10_combout\,
	combout => \DIVIDER1|leddiv~6_combout\);

-- Location: FF_X9_Y27_N17
\DIVIDER1|leddiv[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \DIVIDER1|leddiv~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DIVIDER1|leddiv\(20));

-- Location: LCCOMB_X9_Y27_N30
\DIVIDER1|Equal2~7\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Equal2~7_combout\ = (\DIVIDER1|Equal2~6_combout\ & (\DIVIDER1|leddiv\(21) & (\DIVIDER1|Equal2~5_combout\ & \DIVIDER1|leddiv\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DIVIDER1|Equal2~6_combout\,
	datab => \DIVIDER1|leddiv\(21),
	datac => \DIVIDER1|Equal2~5_combout\,
	datad => \DIVIDER1|leddiv\(20),
	combout => \DIVIDER1|Equal2~7_combout\);

-- Location: LCCOMB_X8_Y27_N14
\DIVIDER1|Add1~46\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Add1~46_combout\ = (\DIVIDER1|leddiv\(23) & (!\DIVIDER1|Add1~45\)) # (!\DIVIDER1|leddiv\(23) & ((\DIVIDER1|Add1~45\) # (GND)))
-- \DIVIDER1|Add1~47\ = CARRY((!\DIVIDER1|Add1~45\) # (!\DIVIDER1|leddiv\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DIVIDER1|leddiv\(23),
	datad => VCC,
	cin => \DIVIDER1|Add1~45\,
	combout => \DIVIDER1|Add1~46_combout\,
	cout => \DIVIDER1|Add1~47\);

-- Location: FF_X8_Y27_N15
\DIVIDER1|leddiv[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \DIVIDER1|Add1~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DIVIDER1|leddiv\(23));

-- Location: LCCOMB_X8_Y27_N16
\DIVIDER1|Add1~48\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Add1~48_combout\ = (\DIVIDER1|leddiv\(24) & (\DIVIDER1|Add1~47\ $ (GND))) # (!\DIVIDER1|leddiv\(24) & (!\DIVIDER1|Add1~47\ & VCC))
-- \DIVIDER1|Add1~49\ = CARRY((\DIVIDER1|leddiv\(24) & !\DIVIDER1|Add1~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DIVIDER1|leddiv\(24),
	datad => VCC,
	cin => \DIVIDER1|Add1~47\,
	combout => \DIVIDER1|Add1~48_combout\,
	cout => \DIVIDER1|Add1~49\);

-- Location: LCCOMB_X9_Y27_N0
\DIVIDER1|leddiv~8\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|leddiv~8_combout\ = (\DIVIDER1|Add1~48_combout\ & !\DIVIDER1|Equal2~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \DIVIDER1|Add1~48_combout\,
	datad => \DIVIDER1|Equal2~10_combout\,
	combout => \DIVIDER1|leddiv~8_combout\);

-- Location: FF_X9_Y27_N1
\DIVIDER1|leddiv[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \DIVIDER1|leddiv~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DIVIDER1|leddiv\(24));

-- Location: LCCOMB_X8_Y27_N18
\DIVIDER1|Add1~50\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Add1~50_combout\ = (\DIVIDER1|leddiv\(25) & (!\DIVIDER1|Add1~49\)) # (!\DIVIDER1|leddiv\(25) & ((\DIVIDER1|Add1~49\) # (GND)))
-- \DIVIDER1|Add1~51\ = CARRY((!\DIVIDER1|Add1~49\) # (!\DIVIDER1|leddiv\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DIVIDER1|leddiv\(25),
	datad => VCC,
	cin => \DIVIDER1|Add1~49\,
	combout => \DIVIDER1|Add1~50_combout\,
	cout => \DIVIDER1|Add1~51\);

-- Location: FF_X8_Y27_N19
\DIVIDER1|leddiv[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \DIVIDER1|Add1~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DIVIDER1|leddiv\(25));

-- Location: LCCOMB_X8_Y27_N20
\DIVIDER1|Add1~52\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Add1~52_combout\ = (\DIVIDER1|leddiv\(26) & (\DIVIDER1|Add1~51\ $ (GND))) # (!\DIVIDER1|leddiv\(26) & (!\DIVIDER1|Add1~51\ & VCC))
-- \DIVIDER1|Add1~53\ = CARRY((\DIVIDER1|leddiv\(26) & !\DIVIDER1|Add1~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DIVIDER1|leddiv\(26),
	datad => VCC,
	cin => \DIVIDER1|Add1~51\,
	combout => \DIVIDER1|Add1~52_combout\,
	cout => \DIVIDER1|Add1~53\);

-- Location: FF_X8_Y27_N21
\DIVIDER1|leddiv[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \DIVIDER1|Add1~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DIVIDER1|leddiv\(26));

-- Location: LCCOMB_X8_Y27_N24
\DIVIDER1|Add1~56\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Add1~56_combout\ = (\DIVIDER1|leddiv\(28) & (\DIVIDER1|Add1~55\ $ (GND))) # (!\DIVIDER1|leddiv\(28) & (!\DIVIDER1|Add1~55\ & VCC))
-- \DIVIDER1|Add1~57\ = CARRY((\DIVIDER1|leddiv\(28) & !\DIVIDER1|Add1~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DIVIDER1|leddiv\(28),
	datad => VCC,
	cin => \DIVIDER1|Add1~55\,
	combout => \DIVIDER1|Add1~56_combout\,
	cout => \DIVIDER1|Add1~57\);

-- Location: FF_X8_Y27_N25
\DIVIDER1|leddiv[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \DIVIDER1|Add1~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DIVIDER1|leddiv\(28));

-- Location: LCCOMB_X8_Y27_N28
\DIVIDER1|Add1~60\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Add1~60_combout\ = (\DIVIDER1|leddiv\(30) & (\DIVIDER1|Add1~59\ $ (GND))) # (!\DIVIDER1|leddiv\(30) & (!\DIVIDER1|Add1~59\ & VCC))
-- \DIVIDER1|Add1~61\ = CARRY((\DIVIDER1|leddiv\(30) & !\DIVIDER1|Add1~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \DIVIDER1|leddiv\(30),
	datad => VCC,
	cin => \DIVIDER1|Add1~59\,
	combout => \DIVIDER1|Add1~60_combout\,
	cout => \DIVIDER1|Add1~61\);

-- Location: FF_X8_Y27_N29
\DIVIDER1|leddiv[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \DIVIDER1|Add1~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DIVIDER1|leddiv\(30));

-- Location: LCCOMB_X8_Y27_N30
\DIVIDER1|Add1~62\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Add1~62_combout\ = \DIVIDER1|leddiv\(31) $ (\DIVIDER1|Add1~61\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \DIVIDER1|leddiv\(31),
	cin => \DIVIDER1|Add1~61\,
	combout => \DIVIDER1|Add1~62_combout\);

-- Location: FF_X8_Y27_N31
\DIVIDER1|leddiv[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \DIVIDER1|Add1~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DIVIDER1|leddiv\(31));

-- Location: LCCOMB_X9_Y27_N28
\DIVIDER1|Equal2~9\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Equal2~9_combout\ = (!\DIVIDER1|leddiv\(29) & (!\DIVIDER1|leddiv\(31) & (!\DIVIDER1|leddiv\(30) & !\DIVIDER1|leddiv\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DIVIDER1|leddiv\(29),
	datab => \DIVIDER1|leddiv\(31),
	datac => \DIVIDER1|leddiv\(30),
	datad => \DIVIDER1|leddiv\(28),
	combout => \DIVIDER1|Equal2~9_combout\);

-- Location: LCCOMB_X9_Y27_N6
\DIVIDER1|Equal2~10\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|Equal2~10_combout\ = (\DIVIDER1|Equal2~8_combout\ & (\DIVIDER1|Equal2~4_combout\ & (\DIVIDER1|Equal2~7_combout\ & \DIVIDER1|Equal2~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \DIVIDER1|Equal2~8_combout\,
	datab => \DIVIDER1|Equal2~4_combout\,
	datac => \DIVIDER1|Equal2~7_combout\,
	datad => \DIVIDER1|Equal2~9_combout\,
	combout => \DIVIDER1|Equal2~10_combout\);

-- Location: FF_X9_Y27_N19
\DIVIDER1|ledval\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \DIVIDER1|ledval~0_combout\,
	ena => \DIVIDER1|Equal2~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DIVIDER1|ledval~q\);

-- Location: LCCOMB_X9_Y27_N24
\DIVIDER1|hbt[0]~feeder\ : cycloneiii_lcell_comb
-- Equation(s):
-- \DIVIDER1|hbt[0]~feeder_combout\ = \DIVIDER1|ledval~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \DIVIDER1|ledval~q\,
	combout => \DIVIDER1|hbt[0]~feeder_combout\);

-- Location: FF_X9_Y27_N25
\DIVIDER1|hbt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputclkctrl_outclk\,
	d => \DIVIDER1|hbt[0]~feeder_combout\,
	ena => \DIVIDER1|Equal2~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \DIVIDER1|hbt\(0));

-- Location: IOIBUF_X0_Y18_N22
\altera_reserved_tms~input\ : cycloneiii_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tms,
	o => \altera_reserved_tms~input_o\);

-- Location: LCCOMB_X30_Y20_N0
\auto_hub|clr_reg~_wirecell\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|clr_reg~q\,
	combout => \auto_hub|clr_reg~_wirecell_combout\);

-- Location: LCCOMB_X31_Y19_N6
\auto_hub|shadow_jsm|state[0]~_wirecell\ : cycloneiii_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|shadow_jsm|state\(0),
	combout => \auto_hub|shadow_jsm|state[0]~_wirecell_combout\);
END structure;


