Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun May 12 15:56:08 2024
| Host         : DESKTOP-LBE2VK7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file led_animation_timing_summary_routed.rpt -pb led_animation_timing_summary_routed.pb -rpx led_animation_timing_summary_routed.rpx -warn_on_violation
| Design       : led_animation
| Device       : 7a50t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    61          
TIMING-18  Warning           Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (61)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (79)
5. checking no_input_delay (3)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (61)
-------------------------
 There are 42 register/latch pins with no clock driven by root clock pin: clk_div/divided_clock_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: display_driver/clk_div/divided_clock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (79)
-------------------------------------------------
 There are 79 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.011        0.000                      0                  398        0.210        0.000                      0                  398        4.500        0.000                       0                   254  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.011        0.000                      0                  398        0.210        0.000                      0                  398        4.500        0.000                       0                   254  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.011ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.011ns  (required time - arrival time)
  Source:                 clk_div/counter_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_value_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.619ns  (logic 1.928ns (41.740%)  route 2.691ns (58.260%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 14.813 - 10.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.559     5.111    clk_div/clk_IBUF_BUFG
    SLICE_X36Y33         FDRE                                         r  clk_div/counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.456     5.567 r  clk_div/counter_value_reg[3]/Q
                         net (fo=3, routed)           1.092     6.659    clk_div/counter_value_reg[3]
    SLICE_X37Y38         LUT4 (Prop_lut4_I2_O)        0.124     6.783 r  clk_div/divided_clock0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.783    clk_div/divided_clock0_carry_i_7_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.333 r  clk_div/divided_clock0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.333    clk_div/divided_clock0_carry_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.447 r  clk_div/divided_clock0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.447    clk_div/divided_clock0_carry__0_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.561 r  clk_div/divided_clock0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.561    clk_div/divided_clock0_carry__1_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.675 r  clk_div/divided_clock0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.675    clk_div/divided_clock0_carry__2_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.789 r  clk_div/divided_clock0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.789    clk_div/divided_clock0_carry__3_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.903 r  clk_div/divided_clock0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.903    clk_div/divided_clock0_carry__4_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.017 r  clk_div/divided_clock0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.017    clk_div/divided_clock0_carry__5_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.131 r  clk_div/divided_clock0_carry__6/CO[3]
                         net (fo=65, routed)          1.599     9.730    clk_div/divided_clock0_carry__6_n_0
    SLICE_X36Y33         FDRE                                         r  clk_div/counter_value_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.441    14.813    clk_div/clk_IBUF_BUFG
    SLICE_X36Y33         FDRE                                         r  clk_div/counter_value_reg[0]/C
                         clock pessimism              0.298    15.111    
                         clock uncertainty           -0.035    15.075    
    SLICE_X36Y33         FDRE (Setup_fdre_C_R)       -0.335    14.740    clk_div/counter_value_reg[0]
  -------------------------------------------------------------------
                         required time                         14.740    
                         arrival time                          -9.730    
  -------------------------------------------------------------------
                         slack                                  5.011    

Slack (MET) :             5.011ns  (required time - arrival time)
  Source:                 clk_div/counter_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_value_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.619ns  (logic 1.928ns (41.740%)  route 2.691ns (58.260%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 14.813 - 10.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.559     5.111    clk_div/clk_IBUF_BUFG
    SLICE_X36Y33         FDRE                                         r  clk_div/counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.456     5.567 r  clk_div/counter_value_reg[3]/Q
                         net (fo=3, routed)           1.092     6.659    clk_div/counter_value_reg[3]
    SLICE_X37Y38         LUT4 (Prop_lut4_I2_O)        0.124     6.783 r  clk_div/divided_clock0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.783    clk_div/divided_clock0_carry_i_7_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.333 r  clk_div/divided_clock0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.333    clk_div/divided_clock0_carry_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.447 r  clk_div/divided_clock0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.447    clk_div/divided_clock0_carry__0_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.561 r  clk_div/divided_clock0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.561    clk_div/divided_clock0_carry__1_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.675 r  clk_div/divided_clock0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.675    clk_div/divided_clock0_carry__2_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.789 r  clk_div/divided_clock0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.789    clk_div/divided_clock0_carry__3_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.903 r  clk_div/divided_clock0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.903    clk_div/divided_clock0_carry__4_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.017 r  clk_div/divided_clock0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.017    clk_div/divided_clock0_carry__5_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.131 r  clk_div/divided_clock0_carry__6/CO[3]
                         net (fo=65, routed)          1.599     9.730    clk_div/divided_clock0_carry__6_n_0
    SLICE_X36Y33         FDRE                                         r  clk_div/counter_value_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.441    14.813    clk_div/clk_IBUF_BUFG
    SLICE_X36Y33         FDRE                                         r  clk_div/counter_value_reg[1]/C
                         clock pessimism              0.298    15.111    
                         clock uncertainty           -0.035    15.075    
    SLICE_X36Y33         FDRE (Setup_fdre_C_R)       -0.335    14.740    clk_div/counter_value_reg[1]
  -------------------------------------------------------------------
                         required time                         14.740    
                         arrival time                          -9.730    
  -------------------------------------------------------------------
                         slack                                  5.011    

Slack (MET) :             5.011ns  (required time - arrival time)
  Source:                 clk_div/counter_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_value_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.619ns  (logic 1.928ns (41.740%)  route 2.691ns (58.260%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 14.813 - 10.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.559     5.111    clk_div/clk_IBUF_BUFG
    SLICE_X36Y33         FDRE                                         r  clk_div/counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.456     5.567 r  clk_div/counter_value_reg[3]/Q
                         net (fo=3, routed)           1.092     6.659    clk_div/counter_value_reg[3]
    SLICE_X37Y38         LUT4 (Prop_lut4_I2_O)        0.124     6.783 r  clk_div/divided_clock0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.783    clk_div/divided_clock0_carry_i_7_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.333 r  clk_div/divided_clock0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.333    clk_div/divided_clock0_carry_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.447 r  clk_div/divided_clock0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.447    clk_div/divided_clock0_carry__0_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.561 r  clk_div/divided_clock0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.561    clk_div/divided_clock0_carry__1_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.675 r  clk_div/divided_clock0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.675    clk_div/divided_clock0_carry__2_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.789 r  clk_div/divided_clock0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.789    clk_div/divided_clock0_carry__3_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.903 r  clk_div/divided_clock0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.903    clk_div/divided_clock0_carry__4_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.017 r  clk_div/divided_clock0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.017    clk_div/divided_clock0_carry__5_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.131 r  clk_div/divided_clock0_carry__6/CO[3]
                         net (fo=65, routed)          1.599     9.730    clk_div/divided_clock0_carry__6_n_0
    SLICE_X36Y33         FDRE                                         r  clk_div/counter_value_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.441    14.813    clk_div/clk_IBUF_BUFG
    SLICE_X36Y33         FDRE                                         r  clk_div/counter_value_reg[2]/C
                         clock pessimism              0.298    15.111    
                         clock uncertainty           -0.035    15.075    
    SLICE_X36Y33         FDRE (Setup_fdre_C_R)       -0.335    14.740    clk_div/counter_value_reg[2]
  -------------------------------------------------------------------
                         required time                         14.740    
                         arrival time                          -9.730    
  -------------------------------------------------------------------
                         slack                                  5.011    

Slack (MET) :             5.011ns  (required time - arrival time)
  Source:                 clk_div/counter_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_value_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.619ns  (logic 1.928ns (41.740%)  route 2.691ns (58.260%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 14.813 - 10.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.559     5.111    clk_div/clk_IBUF_BUFG
    SLICE_X36Y33         FDRE                                         r  clk_div/counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.456     5.567 r  clk_div/counter_value_reg[3]/Q
                         net (fo=3, routed)           1.092     6.659    clk_div/counter_value_reg[3]
    SLICE_X37Y38         LUT4 (Prop_lut4_I2_O)        0.124     6.783 r  clk_div/divided_clock0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.783    clk_div/divided_clock0_carry_i_7_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.333 r  clk_div/divided_clock0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.333    clk_div/divided_clock0_carry_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.447 r  clk_div/divided_clock0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.447    clk_div/divided_clock0_carry__0_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.561 r  clk_div/divided_clock0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.561    clk_div/divided_clock0_carry__1_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.675 r  clk_div/divided_clock0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.675    clk_div/divided_clock0_carry__2_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.789 r  clk_div/divided_clock0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.789    clk_div/divided_clock0_carry__3_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.903 r  clk_div/divided_clock0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.903    clk_div/divided_clock0_carry__4_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.017 r  clk_div/divided_clock0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.017    clk_div/divided_clock0_carry__5_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.131 r  clk_div/divided_clock0_carry__6/CO[3]
                         net (fo=65, routed)          1.599     9.730    clk_div/divided_clock0_carry__6_n_0
    SLICE_X36Y33         FDRE                                         r  clk_div/counter_value_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.441    14.813    clk_div/clk_IBUF_BUFG
    SLICE_X36Y33         FDRE                                         r  clk_div/counter_value_reg[3]/C
                         clock pessimism              0.298    15.111    
                         clock uncertainty           -0.035    15.075    
    SLICE_X36Y33         FDRE (Setup_fdre_C_R)       -0.335    14.740    clk_div/counter_value_reg[3]
  -------------------------------------------------------------------
                         required time                         14.740    
                         arrival time                          -9.730    
  -------------------------------------------------------------------
                         slack                                  5.011    

Slack (MET) :             5.037ns  (required time - arrival time)
  Source:                 clk_div/counter_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_value_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.570ns  (logic 1.928ns (42.187%)  route 2.642ns (57.813%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.559     5.111    clk_div/clk_IBUF_BUFG
    SLICE_X36Y33         FDRE                                         r  clk_div/counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.456     5.567 r  clk_div/counter_value_reg[3]/Q
                         net (fo=3, routed)           1.092     6.659    clk_div/counter_value_reg[3]
    SLICE_X37Y38         LUT4 (Prop_lut4_I2_O)        0.124     6.783 r  clk_div/divided_clock0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.783    clk_div/divided_clock0_carry_i_7_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.333 r  clk_div/divided_clock0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.333    clk_div/divided_clock0_carry_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.447 r  clk_div/divided_clock0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.447    clk_div/divided_clock0_carry__0_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.561 r  clk_div/divided_clock0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.561    clk_div/divided_clock0_carry__1_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.675 r  clk_div/divided_clock0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.675    clk_div/divided_clock0_carry__2_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.789 r  clk_div/divided_clock0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.789    clk_div/divided_clock0_carry__3_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.903 r  clk_div/divided_clock0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.903    clk_div/divided_clock0_carry__4_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.017 r  clk_div/divided_clock0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.017    clk_div/divided_clock0_carry__5_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.131 r  clk_div/divided_clock0_carry__6/CO[3]
                         net (fo=65, routed)          1.550     9.681    clk_div/divided_clock0_carry__6_n_0
    SLICE_X36Y34         FDRE                                         r  clk_div/counter_value_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.442    14.814    clk_div/clk_IBUF_BUFG
    SLICE_X36Y34         FDRE                                         r  clk_div/counter_value_reg[4]/C
                         clock pessimism              0.274    15.088    
                         clock uncertainty           -0.035    15.052    
    SLICE_X36Y34         FDRE (Setup_fdre_C_R)       -0.335    14.717    clk_div/counter_value_reg[4]
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                          -9.681    
  -------------------------------------------------------------------
                         slack                                  5.037    

Slack (MET) :             5.037ns  (required time - arrival time)
  Source:                 clk_div/counter_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_value_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.570ns  (logic 1.928ns (42.187%)  route 2.642ns (57.813%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.559     5.111    clk_div/clk_IBUF_BUFG
    SLICE_X36Y33         FDRE                                         r  clk_div/counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.456     5.567 r  clk_div/counter_value_reg[3]/Q
                         net (fo=3, routed)           1.092     6.659    clk_div/counter_value_reg[3]
    SLICE_X37Y38         LUT4 (Prop_lut4_I2_O)        0.124     6.783 r  clk_div/divided_clock0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.783    clk_div/divided_clock0_carry_i_7_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.333 r  clk_div/divided_clock0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.333    clk_div/divided_clock0_carry_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.447 r  clk_div/divided_clock0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.447    clk_div/divided_clock0_carry__0_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.561 r  clk_div/divided_clock0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.561    clk_div/divided_clock0_carry__1_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.675 r  clk_div/divided_clock0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.675    clk_div/divided_clock0_carry__2_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.789 r  clk_div/divided_clock0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.789    clk_div/divided_clock0_carry__3_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.903 r  clk_div/divided_clock0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.903    clk_div/divided_clock0_carry__4_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.017 r  clk_div/divided_clock0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.017    clk_div/divided_clock0_carry__5_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.131 r  clk_div/divided_clock0_carry__6/CO[3]
                         net (fo=65, routed)          1.550     9.681    clk_div/divided_clock0_carry__6_n_0
    SLICE_X36Y34         FDRE                                         r  clk_div/counter_value_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.442    14.814    clk_div/clk_IBUF_BUFG
    SLICE_X36Y34         FDRE                                         r  clk_div/counter_value_reg[5]/C
                         clock pessimism              0.274    15.088    
                         clock uncertainty           -0.035    15.052    
    SLICE_X36Y34         FDRE (Setup_fdre_C_R)       -0.335    14.717    clk_div/counter_value_reg[5]
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                          -9.681    
  -------------------------------------------------------------------
                         slack                                  5.037    

Slack (MET) :             5.037ns  (required time - arrival time)
  Source:                 clk_div/counter_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_value_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.570ns  (logic 1.928ns (42.187%)  route 2.642ns (57.813%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.559     5.111    clk_div/clk_IBUF_BUFG
    SLICE_X36Y33         FDRE                                         r  clk_div/counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.456     5.567 r  clk_div/counter_value_reg[3]/Q
                         net (fo=3, routed)           1.092     6.659    clk_div/counter_value_reg[3]
    SLICE_X37Y38         LUT4 (Prop_lut4_I2_O)        0.124     6.783 r  clk_div/divided_clock0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.783    clk_div/divided_clock0_carry_i_7_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.333 r  clk_div/divided_clock0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.333    clk_div/divided_clock0_carry_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.447 r  clk_div/divided_clock0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.447    clk_div/divided_clock0_carry__0_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.561 r  clk_div/divided_clock0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.561    clk_div/divided_clock0_carry__1_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.675 r  clk_div/divided_clock0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.675    clk_div/divided_clock0_carry__2_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.789 r  clk_div/divided_clock0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.789    clk_div/divided_clock0_carry__3_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.903 r  clk_div/divided_clock0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.903    clk_div/divided_clock0_carry__4_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.017 r  clk_div/divided_clock0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.017    clk_div/divided_clock0_carry__5_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.131 r  clk_div/divided_clock0_carry__6/CO[3]
                         net (fo=65, routed)          1.550     9.681    clk_div/divided_clock0_carry__6_n_0
    SLICE_X36Y34         FDRE                                         r  clk_div/counter_value_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.442    14.814    clk_div/clk_IBUF_BUFG
    SLICE_X36Y34         FDRE                                         r  clk_div/counter_value_reg[6]/C
                         clock pessimism              0.274    15.088    
                         clock uncertainty           -0.035    15.052    
    SLICE_X36Y34         FDRE (Setup_fdre_C_R)       -0.335    14.717    clk_div/counter_value_reg[6]
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                          -9.681    
  -------------------------------------------------------------------
                         slack                                  5.037    

Slack (MET) :             5.037ns  (required time - arrival time)
  Source:                 clk_div/counter_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_value_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.570ns  (logic 1.928ns (42.187%)  route 2.642ns (57.813%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.559     5.111    clk_div/clk_IBUF_BUFG
    SLICE_X36Y33         FDRE                                         r  clk_div/counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.456     5.567 r  clk_div/counter_value_reg[3]/Q
                         net (fo=3, routed)           1.092     6.659    clk_div/counter_value_reg[3]
    SLICE_X37Y38         LUT4 (Prop_lut4_I2_O)        0.124     6.783 r  clk_div/divided_clock0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.783    clk_div/divided_clock0_carry_i_7_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.333 r  clk_div/divided_clock0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.333    clk_div/divided_clock0_carry_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.447 r  clk_div/divided_clock0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.447    clk_div/divided_clock0_carry__0_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.561 r  clk_div/divided_clock0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.561    clk_div/divided_clock0_carry__1_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.675 r  clk_div/divided_clock0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.675    clk_div/divided_clock0_carry__2_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.789 r  clk_div/divided_clock0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.789    clk_div/divided_clock0_carry__3_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.903 r  clk_div/divided_clock0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.903    clk_div/divided_clock0_carry__4_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.017 r  clk_div/divided_clock0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.017    clk_div/divided_clock0_carry__5_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.131 r  clk_div/divided_clock0_carry__6/CO[3]
                         net (fo=65, routed)          1.550     9.681    clk_div/divided_clock0_carry__6_n_0
    SLICE_X36Y34         FDRE                                         r  clk_div/counter_value_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.442    14.814    clk_div/clk_IBUF_BUFG
    SLICE_X36Y34         FDRE                                         r  clk_div/counter_value_reg[7]/C
                         clock pessimism              0.274    15.088    
                         clock uncertainty           -0.035    15.052    
    SLICE_X36Y34         FDRE (Setup_fdre_C_R)       -0.335    14.717    clk_div/counter_value_reg[7]
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                          -9.681    
  -------------------------------------------------------------------
                         slack                                  5.037    

Slack (MET) :             5.326ns  (required time - arrival time)
  Source:                 clk_div/counter_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_value_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.282ns  (logic 1.928ns (45.030%)  route 2.354ns (54.970%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.559     5.111    clk_div/clk_IBUF_BUFG
    SLICE_X36Y33         FDRE                                         r  clk_div/counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.456     5.567 r  clk_div/counter_value_reg[3]/Q
                         net (fo=3, routed)           1.092     6.659    clk_div/counter_value_reg[3]
    SLICE_X37Y38         LUT4 (Prop_lut4_I2_O)        0.124     6.783 r  clk_div/divided_clock0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.783    clk_div/divided_clock0_carry_i_7_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.333 r  clk_div/divided_clock0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.333    clk_div/divided_clock0_carry_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.447 r  clk_div/divided_clock0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.447    clk_div/divided_clock0_carry__0_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.561 r  clk_div/divided_clock0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.561    clk_div/divided_clock0_carry__1_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.675 r  clk_div/divided_clock0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.675    clk_div/divided_clock0_carry__2_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.789 r  clk_div/divided_clock0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.789    clk_div/divided_clock0_carry__3_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.903 r  clk_div/divided_clock0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.903    clk_div/divided_clock0_carry__4_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.017 r  clk_div/divided_clock0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.017    clk_div/divided_clock0_carry__5_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.131 r  clk_div/divided_clock0_carry__6/CO[3]
                         net (fo=65, routed)          1.261     9.392    clk_div/divided_clock0_carry__6_n_0
    SLICE_X36Y35         FDRE                                         r  clk_div/counter_value_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.443    14.815    clk_div/clk_IBUF_BUFG
    SLICE_X36Y35         FDRE                                         r  clk_div/counter_value_reg[10]/C
                         clock pessimism              0.274    15.089    
                         clock uncertainty           -0.035    15.053    
    SLICE_X36Y35         FDRE (Setup_fdre_C_R)       -0.335    14.718    clk_div/counter_value_reg[10]
  -------------------------------------------------------------------
                         required time                         14.718    
                         arrival time                          -9.392    
  -------------------------------------------------------------------
                         slack                                  5.326    

Slack (MET) :             5.326ns  (required time - arrival time)
  Source:                 clk_div/counter_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_value_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.282ns  (logic 1.928ns (45.030%)  route 2.354ns (54.970%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.559     5.111    clk_div/clk_IBUF_BUFG
    SLICE_X36Y33         FDRE                                         r  clk_div/counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.456     5.567 r  clk_div/counter_value_reg[3]/Q
                         net (fo=3, routed)           1.092     6.659    clk_div/counter_value_reg[3]
    SLICE_X37Y38         LUT4 (Prop_lut4_I2_O)        0.124     6.783 r  clk_div/divided_clock0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.783    clk_div/divided_clock0_carry_i_7_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.333 r  clk_div/divided_clock0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.333    clk_div/divided_clock0_carry_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.447 r  clk_div/divided_clock0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.447    clk_div/divided_clock0_carry__0_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.561 r  clk_div/divided_clock0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.561    clk_div/divided_clock0_carry__1_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.675 r  clk_div/divided_clock0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.675    clk_div/divided_clock0_carry__2_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.789 r  clk_div/divided_clock0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.789    clk_div/divided_clock0_carry__3_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.903 r  clk_div/divided_clock0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.903    clk_div/divided_clock0_carry__4_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.017 r  clk_div/divided_clock0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.017    clk_div/divided_clock0_carry__5_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.131 r  clk_div/divided_clock0_carry__6/CO[3]
                         net (fo=65, routed)          1.261     9.392    clk_div/divided_clock0_carry__6_n_0
    SLICE_X36Y35         FDRE                                         r  clk_div/counter_value_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.443    14.815    clk_div/clk_IBUF_BUFG
    SLICE_X36Y35         FDRE                                         r  clk_div/counter_value_reg[11]/C
                         clock pessimism              0.274    15.089    
                         clock uncertainty           -0.035    15.053    
    SLICE_X36Y35         FDRE (Setup_fdre_C_R)       -0.335    14.718    clk_div/counter_value_reg[11]
  -------------------------------------------------------------------
                         required time                         14.718    
                         arrival time                          -9.392    
  -------------------------------------------------------------------
                         slack                                  5.326    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 clock_period_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_period_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.277%)  route 0.106ns (33.723%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.563     1.476    clk_IBUF_BUFG
    SLICE_X38Y39         FDRE                                         r  clock_period_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  clock_period_reg[12]/Q
                         net (fo=4, routed)           0.106     1.747    clock_period[12]
    SLICE_X39Y39         LUT3 (Prop_lut3_I2_O)        0.045     1.792 r  clock_period[11]_i_1/O
                         net (fo=1, routed)           0.000     1.792    clock_period[11]_i_1_n_0
    SLICE_X39Y39         FDRE                                         r  clock_period_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.832     1.990    clk_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  clock_period_reg[11]/C
                         clock pessimism             -0.501     1.489    
    SLICE_X39Y39         FDRE (Hold_fdre_C_D)         0.092     1.581    clock_period_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 clock_period_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_period_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.243%)  route 0.163ns (46.757%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.563     1.476    clk_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  clock_period_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  clock_period_reg[11]/Q
                         net (fo=4, routed)           0.163     1.781    clock_period[11]
    SLICE_X38Y39         LUT3 (Prop_lut3_I0_O)        0.045     1.826 r  clock_period[12]_i_1/O
                         net (fo=1, routed)           0.000     1.826    clock_period[12]_i_1_n_0
    SLICE_X38Y39         FDRE                                         r  clock_period_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.832     1.990    clk_IBUF_BUFG
    SLICE_X38Y39         FDRE                                         r  clock_period_reg[12]/C
                         clock pessimism             -0.501     1.489    
    SLICE_X38Y39         FDRE (Hold_fdre_C_D)         0.120     1.609    clock_period_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 clock_period_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_period_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.190ns (55.316%)  route 0.153ns (44.684%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.564     1.477    clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  clock_period_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  clock_period_reg[32]/Q
                         net (fo=2, routed)           0.153     1.772    clock_period_reg_n_0_[32]
    SLICE_X39Y39         LUT3 (Prop_lut3_I2_O)        0.049     1.821 r  clock_period[31]_i_1/O
                         net (fo=1, routed)           0.000     1.821    clock_period[31]_i_1_n_0
    SLICE_X39Y39         FDRE                                         r  clock_period_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.832     1.990    clk_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  clock_period_reg[31]/C
                         clock pessimism             -0.498     1.492    
    SLICE_X39Y39         FDRE (Hold_fdre_C_D)         0.107     1.599    clock_period_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 clock_period_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_period_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.226ns (69.310%)  route 0.100ns (30.690%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.564     1.477    clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  clock_period_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.128     1.605 r  clock_period_reg[35]/Q
                         net (fo=2, routed)           0.100     1.705    clock_period_reg_n_0_[35]
    SLICE_X39Y40         LUT3 (Prop_lut3_I0_O)        0.098     1.803 r  clock_period[36]_i_1/O
                         net (fo=1, routed)           0.000     1.803    clock_period[36]_i_1_n_0
    SLICE_X39Y40         FDRE                                         r  clock_period_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.833     1.991    clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  clock_period_reg[36]/C
                         clock pessimism             -0.514     1.477    
    SLICE_X39Y40         FDRE (Hold_fdre_C_D)         0.092     1.569    clock_period_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 clock_period_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_period_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.226ns (69.310%)  route 0.100ns (30.690%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.564     1.477    clk_IBUF_BUFG
    SLICE_X41Y40         FDRE                                         r  clock_period_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.128     1.605 r  clock_period_reg[43]/Q
                         net (fo=2, routed)           0.100     1.705    clock_period_reg_n_0_[43]
    SLICE_X41Y40         LUT3 (Prop_lut3_I0_O)        0.098     1.803 r  clock_period[44]_i_1/O
                         net (fo=1, routed)           0.000     1.803    clock_period[44]_i_1_n_0
    SLICE_X41Y40         FDRE                                         r  clock_period_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.834     1.992    clk_IBUF_BUFG
    SLICE_X41Y40         FDRE                                         r  clock_period_reg[44]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X41Y40         FDRE (Hold_fdre_C_D)         0.092     1.569    clock_period_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 clock_period_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_period_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.226ns (69.310%)  route 0.100ns (30.690%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.564     1.477    clk_IBUF_BUFG
    SLICE_X43Y40         FDRE                                         r  clock_period_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.128     1.605 r  clock_period_reg[51]/Q
                         net (fo=2, routed)           0.100     1.705    clock_period_reg_n_0_[51]
    SLICE_X43Y40         LUT3 (Prop_lut3_I0_O)        0.098     1.803 r  clock_period[52]_i_1/O
                         net (fo=1, routed)           0.000     1.803    clock_period[52]_i_1_n_0
    SLICE_X43Y40         FDRE                                         r  clock_period_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.834     1.992    clk_IBUF_BUFG
    SLICE_X43Y40         FDRE                                         r  clock_period_reg[52]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X43Y40         FDRE (Hold_fdre_C_D)         0.092     1.569    clock_period_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 clock_period_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_period_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.226ns (69.310%)  route 0.100ns (30.690%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.563     1.476    clk_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  clock_period_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.128     1.604 r  clock_period_reg[59]/Q
                         net (fo=2, routed)           0.100     1.704    clock_period_reg_n_0_[59]
    SLICE_X43Y39         LUT3 (Prop_lut3_I0_O)        0.098     1.802 r  clock_period[60]_i_1/O
                         net (fo=1, routed)           0.000     1.802    clock_period[60]_i_1_n_0
    SLICE_X43Y39         FDRE                                         r  clock_period_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.833     1.991    clk_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  clock_period_reg[60]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X43Y39         FDRE (Hold_fdre_C_D)         0.092     1.568    clock_period_reg[60]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 clock_period_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_period_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.189ns (48.692%)  route 0.199ns (51.308%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.563     1.476    clk_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  clock_period_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  clock_period_reg[28]/Q
                         net (fo=4, routed)           0.199     1.817    clock_period[28]
    SLICE_X38Y40         LUT3 (Prop_lut3_I2_O)        0.048     1.865 r  clock_period[27]_i_1/O
                         net (fo=1, routed)           0.000     1.865    clock_period[27]_i_1_n_0
    SLICE_X38Y40         FDRE                                         r  clock_period_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.833     1.991    clk_IBUF_BUFG
    SLICE_X38Y40         FDRE                                         r  clock_period_reg[27]/C
                         clock pessimism             -0.498     1.493    
    SLICE_X38Y40         FDRE (Hold_fdre_C_D)         0.131     1.624    clock_period_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 freq_dn_debounce/button_active_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_freq_dn_old_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.563     1.476    freq_dn_debounce/clk_IBUF_BUFG
    SLICE_X41Y39         FDRE                                         r  freq_dn_debounce/button_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y39         FDRE (Prop_fdre_C_Q)         0.128     1.604 r  freq_dn_debounce/button_active_reg/Q
                         net (fo=3, routed)           0.131     1.735    button_freq_dn_active
    SLICE_X41Y39         FDRE                                         r  button_freq_dn_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.833     1.991    clk_IBUF_BUFG
    SLICE_X41Y39         FDRE                                         r  button_freq_dn_old_reg/C
                         clock pessimism             -0.515     1.476    
    SLICE_X41Y39         FDRE (Hold_fdre_C_D)         0.012     1.488    button_freq_dn_old_reg
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 freq_up_debounce/button_active_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_freq_up_old_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.563     1.476    freq_up_debounce/clk_IBUF_BUFG
    SLICE_X39Y38         FDRE                                         r  freq_up_debounce/button_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.128     1.604 r  freq_up_debounce/button_active_reg/Q
                         net (fo=3, routed)           0.131     1.735    button_freq_up_active
    SLICE_X39Y38         FDRE                                         r  button_freq_up_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.832     1.990    clk_IBUF_BUFG
    SLICE_X39Y38         FDRE                                         r  button_freq_up_old_reg/C
                         clock pessimism             -0.514     1.476    
    SLICE_X39Y38         FDRE (Hold_fdre_C_D)         0.012     1.488    button_freq_up_old_reg
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y46     FSM_sequential_dir_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y46     button_dir_old_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y46     button_dir_raise_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y39    button_freq_dn_old_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y39    button_freq_dn_raise_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y38    button_freq_up_old_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y38    button_freq_up_raise_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y38    clock_period_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y39    clock_period_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y46     FSM_sequential_dir_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y46     FSM_sequential_dir_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y46     button_dir_old_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y46     button_dir_old_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y46     button_dir_raise_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y46     button_dir_raise_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y39    button_freq_dn_old_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y39    button_freq_dn_old_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y39    button_freq_dn_raise_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y39    button_freq_dn_raise_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y46     FSM_sequential_dir_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y46     FSM_sequential_dir_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y46     button_dir_old_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y46     button_dir_old_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y46     button_dir_raise_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y46     button_dir_raise_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y39    button_freq_dn_old_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y39    button_freq_dn_old_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y39    button_freq_dn_raise_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y39    button_freq_dn_raise_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            95 Endpoints
Min Delay            95 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_driver/sseg_anodes_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg_anodes[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.868ns  (logic 4.118ns (52.343%)  route 3.749ns (47.658%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE                         0.000     0.000 r  display_driver/sseg_anodes_reg[6]/C
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  display_driver/sseg_anodes_reg[6]/Q
                         net (fo=1, routed)           3.749     4.168    sseg_anodes_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.699     7.868 r  sseg_anodes_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.868    sseg_anodes[6]
    K2                                                                r  sseg_anodes[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/sseg_anodes_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg_anodes[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.123ns  (logic 4.127ns (57.931%)  route 2.997ns (42.069%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE                         0.000     0.000 r  display_driver/sseg_anodes_reg[7]/C
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  display_driver/sseg_anodes_reg[7]/Q
                         net (fo=1, routed)           2.997     3.416    sseg_anodes_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.708     7.123 r  sseg_anodes_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.123    sseg_anodes[7]
    U13                                                               r  sseg_anodes[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/sseg_cathodes_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg_cathodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.911ns  (logic 3.995ns (57.811%)  route 2.916ns (42.189%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE                         0.000     0.000 r  display_driver/sseg_cathodes_reg[0]/C
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display_driver/sseg_cathodes_reg[0]/Q
                         net (fo=1, routed)           2.916     3.372    sseg_cathodes_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.539     6.911 r  sseg_cathodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.911    sseg_cathodes[0]
    T10                                                               r  sseg_cathodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/sseg_cathodes_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg_cathodes[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.844ns  (logic 4.127ns (60.306%)  route 2.717ns (39.694%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE                         0.000     0.000 r  display_driver/sseg_cathodes_reg[5]/C
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  display_driver/sseg_cathodes_reg[5]/Q
                         net (fo=1, routed)           2.717     3.136    sseg_cathodes_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.708     6.844 r  sseg_cathodes_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.844    sseg_cathodes[5]
    T11                                                               r  sseg_cathodes[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/sseg_cathodes_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg_cathodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.843ns  (logic 3.992ns (58.328%)  route 2.852ns (41.672%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE                         0.000     0.000 r  display_driver/sseg_cathodes_reg[1]/C
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display_driver/sseg_cathodes_reg[1]/Q
                         net (fo=1, routed)           2.852     3.308    sseg_cathodes_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.536     6.843 r  sseg_cathodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.843    sseg_cathodes[1]
    R10                                                               r  sseg_cathodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/sseg_anodes_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg_anodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.774ns  (logic 4.002ns (59.077%)  route 2.772ns (40.923%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE                         0.000     0.000 r  display_driver/sseg_anodes_reg[2]/C
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display_driver/sseg_anodes_reg[2]/Q
                         net (fo=1, routed)           2.772     3.228    sseg_anodes_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.546     6.774 r  sseg_anodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.774    sseg_anodes[2]
    T9                                                                r  sseg_anodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/sseg_cathodes_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg_cathodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.376ns  (logic 3.992ns (62.606%)  route 2.384ns (37.394%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE                         0.000     0.000 r  display_driver/sseg_cathodes_reg[3]/C
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display_driver/sseg_cathodes_reg[3]/Q
                         net (fo=1, routed)           2.384     2.840    sseg_cathodes_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.536     6.376 r  sseg_cathodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.376    sseg_cathodes[3]
    K13                                                               r  sseg_cathodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/sseg_cathodes_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg_cathodes[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.369ns  (logic 4.064ns (63.804%)  route 2.305ns (36.196%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE                         0.000     0.000 r  display_driver/sseg_cathodes_reg[7]/C
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display_driver/sseg_cathodes_reg[7]/Q
                         net (fo=1, routed)           2.305     2.823    sseg_cathodes_OBUF[6]
    H15                  OBUF (Prop_obuf_I_O)         3.546     6.369 r  sseg_cathodes_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.369    sseg_cathodes[7]
    H15                                                               r  sseg_cathodes[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/sseg_anodes_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg_anodes[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.296ns  (logic 4.131ns (65.613%)  route 2.165ns (34.387%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE                         0.000     0.000 r  display_driver/sseg_anodes_reg[5]/C
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  display_driver/sseg_anodes_reg[5]/Q
                         net (fo=1, routed)           2.165     2.584    sseg_anodes_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.712     6.296 r  sseg_anodes_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.296    sseg_anodes[5]
    T14                                                               r  sseg_anodes[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/sseg_cathodes_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sseg_cathodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.187ns  (logic 4.100ns (66.256%)  route 2.088ns (33.744%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE                         0.000     0.000 r  display_driver/sseg_cathodes_reg[2]/C
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  display_driver/sseg_cathodes_reg[2]/Q
                         net (fo=1, routed)           2.088     2.507    sseg_cathodes_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.681     6.187 r  sseg_cathodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.187    sseg_cathodes[2]
    K16                                                               r  sseg_cathodes[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_driver/display_number_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_driver/display_number_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.563%)  route 0.121ns (39.437%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE                         0.000     0.000 r  display_driver/display_number_reg[1]/C
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display_driver/display_number_reg[1]/Q
                         net (fo=17, routed)          0.121     0.262    display_driver/display_number[1]
    SLICE_X1Y45          LUT3 (Prop_lut3_I1_O)        0.045     0.307 r  display_driver/display_number[2]_i_1/O
                         net (fo=1, routed)           0.000     0.307    display_driver/display_number[2]_i_1_n_0
    SLICE_X1Y45          FDRE                                         r  display_driver/display_number_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/display_number_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_driver/sseg_anodes_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.189ns (60.945%)  route 0.121ns (39.055%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE                         0.000     0.000 r  display_driver/display_number_reg[1]/C
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  display_driver/display_number_reg[1]/Q
                         net (fo=17, routed)          0.121     0.262    display_driver/display_number[1]
    SLICE_X1Y45          LUT3 (Prop_lut3_I0_O)        0.048     0.310 r  display_driver/sseg_anodes[6]_i_1/O
                         net (fo=1, routed)           0.000     0.310    display_driver/sseg_anodes[6]_i_1_n_0
    SLICE_X1Y45          FDRE                                         r  display_driver/sseg_anodes_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/display_number_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_driver/sseg_anodes_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.189ns (58.615%)  route 0.133ns (41.385%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE                         0.000     0.000 r  display_driver/display_number_reg[2]/C
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display_driver/display_number_reg[2]/Q
                         net (fo=17, routed)          0.133     0.274    display_driver/display_number[2]
    SLICE_X0Y45          LUT3 (Prop_lut3_I0_O)        0.048     0.322 r  display_driver/sseg_anodes[1]_i_1/O
                         net (fo=1, routed)           0.000     0.322    display_driver/sseg_anodes[1]_i_1_n_0
    SLICE_X0Y45          FDRE                                         r  display_driver/sseg_anodes_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_reg[1][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.141ns (42.447%)  route 0.191ns (57.553%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE                         0.000     0.000 r  current_state_reg[2]/C
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  current_state_reg[2]/Q
                         net (fo=15, routed)          0.191     0.332    p_1_in0
    SLICE_X1Y40          FDRE                                         r  display_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.186ns (50.244%)  route 0.184ns (49.756%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE                         0.000     0.000 r  current_state_reg[1]/C
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  current_state_reg[1]/Q
                         net (fo=13, routed)          0.184     0.325    current_state_reg_n_0_[1]
    SLICE_X1Y40          LUT3 (Prop_lut3_I1_O)        0.045     0.370 r  display[0][1]_i_1/O
                         net (fo=1, routed)           0.000     0.370    display[0][1]_i_1_n_0
    SLICE_X1Y40          FDRE                                         r  display_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.189ns (50.644%)  route 0.184ns (49.356%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE                         0.000     0.000 r  current_state_reg[1]/C
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  current_state_reg[1]/Q
                         net (fo=13, routed)          0.184     0.325    current_state_reg_n_0_[1]
    SLICE_X1Y40          LUT3 (Prop_lut3_I2_O)        0.048     0.373 r  display[0][2]_i_1/O
                         net (fo=1, routed)           0.000     0.373    display[0][2]_i_1_n_0
    SLICE_X1Y40          FDRE                                         r  display_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_reg[1][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_driver/sseg_cathodes_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.186ns (49.097%)  route 0.193ns (50.903%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE                         0.000     0.000 r  display_reg[1][0]/C
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display_reg[1][0]/Q
                         net (fo=1, routed)           0.193     0.334    display_driver/sseg_cathodes_reg[1]_0[0]
    SLICE_X0Y39          LUT4 (Prop_lut4_I2_O)        0.045     0.379 r  display_driver/sseg_cathodes[0]_i_1/O
                         net (fo=1, routed)           0.000     0.379    display_driver/sseg_cathodes[0]_i_1_n_0
    SLICE_X0Y39          FDRE                                         r  display_driver/sseg_cathodes_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/display_number_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_driver/display_number_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.186ns (47.204%)  route 0.208ns (52.796%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE                         0.000     0.000 r  display_driver/display_number_reg[1]/C
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display_driver/display_number_reg[1]/Q
                         net (fo=17, routed)          0.208     0.349    display_driver/display_number[1]
    SLICE_X0Y45          LUT2 (Prop_lut2_I1_O)        0.045     0.394 r  display_driver/display_number[1]_i_1/O
                         net (fo=1, routed)           0.000     0.394    display_driver/p_0_in[1]
    SLICE_X0Y45          FDRE                                         r  display_driver/display_number_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.186ns (43.990%)  route 0.237ns (56.010%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE                         0.000     0.000 r  current_state_reg[0]/C
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  current_state_reg[0]/Q
                         net (fo=13, routed)          0.237     0.378    current_state_reg_n_0_[0]
    SLICE_X0Y42          LUT1 (Prop_lut1_I0_O)        0.045     0.423 r  current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.423    current_state[0]
    SLICE_X0Y42          FDRE                                         r  current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 current_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_reg[1][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.186ns (43.951%)  route 0.237ns (56.049%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE                         0.000     0.000 r  current_state_reg[1]/C
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  current_state_reg[1]/Q
                         net (fo=13, routed)          0.237     0.378    current_state_reg_n_0_[1]
    SLICE_X1Y40          LUT3 (Prop_lut3_I1_O)        0.045     0.423 r  display[1][4]_i_1/O
                         net (fo=1, routed)           0.000     0.423    display[1][4]_i_1_n_0
    SLICE_X1Y40          FDRE                                         r  display_reg[1][4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div/divided_clock_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.732ns  (logic 4.076ns (52.718%)  route 3.656ns (47.282%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.567     5.119    clk_div/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  clk_div/divided_clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  clk_div/divided_clock_reg/Q
                         net (fo=2, routed)           0.732     6.307    clk_led_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.403 r  clk_led_OBUF_BUFG_inst/O
                         net (fo=43, routed)          2.924     9.327    clk_led_OBUF_BUFG
    H17                  OBUF (Prop_obuf_I_O)         3.524    12.851 r  clk_led_OBUF_inst/O
                         net (fo=0)                   0.000    12.851    clk_led
    H17                                                               r  clk_led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.328ns  (logic 0.580ns (24.911%)  route 1.748ns (75.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.637     5.189    clk_IBUF_BUFG
    SLICE_X5Y46          FDRE                                         r  FSM_sequential_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.456     5.645 r  FSM_sequential_dir_reg/Q
                         net (fo=32, routed)          1.748     7.393    dir
    SLICE_X5Y40          LUT6 (Prop_lut6_I2_O)        0.124     7.517 r  current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     7.517    current_state[2]
    SLICE_X5Y40          FDRE                                         r  current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.323ns  (logic 0.580ns (24.965%)  route 1.743ns (75.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.637     5.189    clk_IBUF_BUFG
    SLICE_X5Y46          FDRE                                         r  FSM_sequential_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.456     5.645 r  FSM_sequential_dir_reg/Q
                         net (fo=32, routed)          1.743     7.388    dir
    SLICE_X5Y40          LUT6 (Prop_lut6_I2_O)        0.124     7.512 r  current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     7.512    current_state[1]
    SLICE_X5Y40          FDRE                                         r  current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.205ns  (logic 0.580ns (26.302%)  route 1.625ns (73.698%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.637     5.189    clk_IBUF_BUFG
    SLICE_X5Y46          FDRE                                         r  FSM_sequential_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.456     5.645 r  FSM_sequential_dir_reg/Q
                         net (fo=32, routed)          1.625     7.270    dir
    SLICE_X1Y42          LUT6 (Prop_lut6_I2_O)        0.124     7.394 r  current_state[11]_i_1/O
                         net (fo=1, routed)           0.000     7.394    current_state[11]
    SLICE_X1Y42          FDRE                                         r  current_state_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.007ns  (logic 0.580ns (28.904%)  route 1.427ns (71.096%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.637     5.189    clk_IBUF_BUFG
    SLICE_X5Y46          FDRE                                         r  FSM_sequential_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.456     5.645 r  FSM_sequential_dir_reg/Q
                         net (fo=32, routed)          1.427     7.071    dir
    SLICE_X0Y42          LUT6 (Prop_lut6_I2_O)        0.124     7.195 r  current_state[9]_i_1/O
                         net (fo=1, routed)           0.000     7.195    current_state[9]
    SLICE_X0Y42          FDRE                                         r  current_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.961ns  (logic 0.580ns (29.581%)  route 1.381ns (70.419%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.637     5.189    clk_IBUF_BUFG
    SLICE_X5Y46          FDRE                                         r  FSM_sequential_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.456     5.645 r  FSM_sequential_dir_reg/Q
                         net (fo=32, routed)          1.381     7.026    dir
    SLICE_X1Y41          LUT6 (Prop_lut6_I2_O)        0.124     7.150 r  current_state[5]_i_1/O
                         net (fo=1, routed)           0.000     7.150    current_state[5]
    SLICE_X1Y41          FDRE                                         r  current_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.959ns  (logic 0.580ns (29.611%)  route 1.379ns (70.389%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.637     5.189    clk_IBUF_BUFG
    SLICE_X5Y46          FDRE                                         r  FSM_sequential_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.456     5.645 r  FSM_sequential_dir_reg/Q
                         net (fo=32, routed)          1.379     7.024    dir
    SLICE_X1Y41          LUT6 (Prop_lut6_I2_O)        0.124     7.148 r  current_state[6]_i_1/O
                         net (fo=1, routed)           0.000     7.148    current_state[6]
    SLICE_X1Y41          FDRE                                         r  current_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.830ns  (logic 0.580ns (31.698%)  route 1.250ns (68.302%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.637     5.189    clk_IBUF_BUFG
    SLICE_X5Y46          FDRE                                         r  FSM_sequential_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.456     5.645 r  FSM_sequential_dir_reg/Q
                         net (fo=32, routed)          1.250     6.895    dir
    SLICE_X1Y43          LUT6 (Prop_lut6_I2_O)        0.124     7.019 r  current_state[13]_i_1/O
                         net (fo=1, routed)           0.000     7.019    current_state[13]
    SLICE_X1Y43          FDRE                                         r  current_state_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.830ns  (logic 0.580ns (31.698%)  route 1.250ns (68.302%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.637     5.189    clk_IBUF_BUFG
    SLICE_X5Y46          FDRE                                         r  FSM_sequential_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.456     5.645 r  FSM_sequential_dir_reg/Q
                         net (fo=32, routed)          1.250     6.895    dir
    SLICE_X1Y43          LUT6 (Prop_lut6_I2_O)        0.124     7.019 r  current_state[16]_i_1/O
                         net (fo=1, routed)           0.000     7.019    current_state[16]
    SLICE_X1Y43          FDRE                                         r  current_state_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.829ns  (logic 0.580ns (31.715%)  route 1.249ns (68.285%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.637     5.189    clk_IBUF_BUFG
    SLICE_X5Y46          FDRE                                         r  FSM_sequential_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.456     5.645 r  FSM_sequential_dir_reg/Q
                         net (fo=32, routed)          1.249     6.894    dir
    SLICE_X1Y43          LUT6 (Prop_lut6_I2_O)        0.124     7.018 r  current_state[14]_i_1/O
                         net (fo=1, routed)           0.000     7.018    current_state[14]
    SLICE_X1Y43          FDRE                                         r  current_state_reg[14]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.186ns (51.163%)  route 0.178ns (48.837%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.595     1.508    clk_IBUF_BUFG
    SLICE_X5Y46          FDRE                                         r  FSM_sequential_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  FSM_sequential_dir_reg/Q
                         net (fo=32, routed)          0.178     1.827    dir
    SLICE_X4Y46          LUT6 (Prop_lut6_I2_O)        0.045     1.872 r  current_state[25]_i_1/O
                         net (fo=1, routed)           0.000     1.872    current_state[25]
    SLICE_X4Y46          FDRE                                         r  current_state_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (51.023%)  route 0.179ns (48.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.595     1.508    clk_IBUF_BUFG
    SLICE_X5Y46          FDRE                                         r  FSM_sequential_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  FSM_sequential_dir_reg/Q
                         net (fo=32, routed)          0.179     1.828    dir
    SLICE_X4Y46          LUT6 (Prop_lut6_I2_O)        0.045     1.873 r  current_state[26]_i_1/O
                         net (fo=1, routed)           0.000     1.873    current_state[26]
    SLICE_X4Y46          FDRE                                         r  current_state_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.186ns (44.382%)  route 0.233ns (55.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.595     1.508    clk_IBUF_BUFG
    SLICE_X5Y46          FDRE                                         r  FSM_sequential_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  FSM_sequential_dir_reg/Q
                         net (fo=32, routed)          0.233     1.882    dir
    SLICE_X4Y45          LUT6 (Prop_lut6_I2_O)        0.045     1.927 r  current_state[22]_i_1/O
                         net (fo=1, routed)           0.000     1.927    current_state[22]
    SLICE_X4Y45          FDRE                                         r  current_state_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.186ns (44.276%)  route 0.234ns (55.724%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.595     1.508    clk_IBUF_BUFG
    SLICE_X5Y46          FDRE                                         r  FSM_sequential_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  FSM_sequential_dir_reg/Q
                         net (fo=32, routed)          0.234     1.883    dir
    SLICE_X4Y45          LUT6 (Prop_lut6_I2_O)        0.045     1.928 r  current_state[21]_i_1/O
                         net (fo=1, routed)           0.000     1.928    current_state[21]
    SLICE_X4Y45          FDRE                                         r  current_state_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.428ns  (logic 0.186ns (43.433%)  route 0.242ns (56.567%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.595     1.508    clk_IBUF_BUFG
    SLICE_X5Y46          FDRE                                         r  FSM_sequential_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  FSM_sequential_dir_reg/Q
                         net (fo=32, routed)          0.242     1.892    dir
    SLICE_X5Y44          LUT6 (Prop_lut6_I2_O)        0.045     1.937 r  current_state[17]_i_1/O
                         net (fo=1, routed)           0.000     1.937    current_state[17]
    SLICE_X5Y44          FDRE                                         r  current_state_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.490ns  (logic 0.186ns (37.976%)  route 0.304ns (62.024%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.595     1.508    clk_IBUF_BUFG
    SLICE_X5Y46          FDRE                                         r  FSM_sequential_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  FSM_sequential_dir_reg/Q
                         net (fo=32, routed)          0.304     1.953    dir
    SLICE_X4Y46          LUT6 (Prop_lut6_I2_O)        0.045     1.998 r  current_state[28]_i_1/O
                         net (fo=1, routed)           0.000     1.998    current_state[28]
    SLICE_X4Y46          FDRE                                         r  current_state_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.507ns  (logic 0.186ns (36.716%)  route 0.321ns (63.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.595     1.508    clk_IBUF_BUFG
    SLICE_X5Y46          FDRE                                         r  FSM_sequential_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  FSM_sequential_dir_reg/Q
                         net (fo=32, routed)          0.321     1.970    dir
    SLICE_X4Y47          LUT6 (Prop_lut6_I2_O)        0.045     2.015 r  current_state[30]_i_1/O
                         net (fo=1, routed)           0.000     2.015    current_state[30]
    SLICE_X4Y47          FDRE                                         r  current_state_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.510ns  (logic 0.186ns (36.489%)  route 0.324ns (63.511%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.595     1.508    clk_IBUF_BUFG
    SLICE_X5Y46          FDRE                                         r  FSM_sequential_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  FSM_sequential_dir_reg/Q
                         net (fo=32, routed)          0.324     1.973    dir
    SLICE_X1Y44          LUT6 (Prop_lut6_I2_O)        0.045     2.018 r  current_state[19]_i_1/O
                         net (fo=1, routed)           0.000     2.018    current_state[19]
    SLICE_X1Y44          FDRE                                         r  current_state_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.186ns (35.941%)  route 0.332ns (64.059%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.595     1.508    clk_IBUF_BUFG
    SLICE_X5Y46          FDRE                                         r  FSM_sequential_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  FSM_sequential_dir_reg/Q
                         net (fo=32, routed)          0.332     1.981    dir
    SLICE_X4Y47          LUT6 (Prop_lut6_I2_O)        0.045     2.026 r  current_state[29]_i_1/O
                         net (fo=1, routed)           0.000     2.026    current_state[29]
    SLICE_X4Y47          FDRE                                         r  current_state_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.520ns  (logic 0.186ns (35.789%)  route 0.334ns (64.211%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.595     1.508    clk_IBUF_BUFG
    SLICE_X5Y46          FDRE                                         r  FSM_sequential_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  FSM_sequential_dir_reg/Q
                         net (fo=32, routed)          0.334     1.983    dir
    SLICE_X4Y45          LUT6 (Prop_lut6_I2_O)        0.045     2.028 r  current_state[24]_i_1/O
                         net (fo=1, routed)           0.000     2.028    current_state[24]
    SLICE_X4Y45          FDRE                                         r  current_state_reg[24]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            99 Endpoints
Min Delay            99 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_freq_dn
                            (input port)
  Destination:            freq_dn_debounce/btn_clock_cycles_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.171ns  (logic 1.601ns (30.954%)  route 3.571ns (69.046%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  btn_freq_dn (IN)
                         net (fo=0)                   0.000     0.000    btn_freq_dn
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  btn_freq_dn_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.810    freq_dn_debounce/btn_freq_dn_IBUF
    SLICE_X41Y39         LUT1 (Prop_lut1_I0_O)        0.124     3.934 r  freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1/O
                         net (fo=32, routed)          1.237     5.171    freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1_n_0
    SLICE_X42Y33         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.443     4.815    freq_dn_debounce/clk_IBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[0]/C

Slack:                    inf
  Source:                 btn_freq_dn
                            (input port)
  Destination:            freq_dn_debounce/btn_clock_cycles_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.171ns  (logic 1.601ns (30.954%)  route 3.571ns (69.046%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  btn_freq_dn (IN)
                         net (fo=0)                   0.000     0.000    btn_freq_dn
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  btn_freq_dn_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.810    freq_dn_debounce/btn_freq_dn_IBUF
    SLICE_X41Y39         LUT1 (Prop_lut1_I0_O)        0.124     3.934 r  freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1/O
                         net (fo=32, routed)          1.237     5.171    freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1_n_0
    SLICE_X42Y33         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.443     4.815    freq_dn_debounce/clk_IBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[1]/C

Slack:                    inf
  Source:                 btn_freq_dn
                            (input port)
  Destination:            freq_dn_debounce/btn_clock_cycles_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.171ns  (logic 1.601ns (30.954%)  route 3.571ns (69.046%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  btn_freq_dn (IN)
                         net (fo=0)                   0.000     0.000    btn_freq_dn
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  btn_freq_dn_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.810    freq_dn_debounce/btn_freq_dn_IBUF
    SLICE_X41Y39         LUT1 (Prop_lut1_I0_O)        0.124     3.934 r  freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1/O
                         net (fo=32, routed)          1.237     5.171    freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1_n_0
    SLICE_X42Y33         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.443     4.815    freq_dn_debounce/clk_IBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[2]/C

Slack:                    inf
  Source:                 btn_freq_dn
                            (input port)
  Destination:            freq_dn_debounce/btn_clock_cycles_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.171ns  (logic 1.601ns (30.954%)  route 3.571ns (69.046%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  btn_freq_dn (IN)
                         net (fo=0)                   0.000     0.000    btn_freq_dn
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  btn_freq_dn_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.810    freq_dn_debounce/btn_freq_dn_IBUF
    SLICE_X41Y39         LUT1 (Prop_lut1_I0_O)        0.124     3.934 r  freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1/O
                         net (fo=32, routed)          1.237     5.171    freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1_n_0
    SLICE_X42Y33         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.443     4.815    freq_dn_debounce/clk_IBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[3]/C

Slack:                    inf
  Source:                 btn_freq_dn
                            (input port)
  Destination:            freq_dn_debounce/btn_clock_cycles_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.030ns  (logic 1.601ns (31.820%)  route 3.430ns (68.180%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  btn_freq_dn (IN)
                         net (fo=0)                   0.000     0.000    btn_freq_dn
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  btn_freq_dn_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.810    freq_dn_debounce/btn_freq_dn_IBUF
    SLICE_X41Y39         LUT1 (Prop_lut1_I0_O)        0.124     3.934 r  freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1/O
                         net (fo=32, routed)          1.096     5.030    freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1_n_0
    SLICE_X42Y34         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.444     4.816    freq_dn_debounce/clk_IBUF_BUFG
    SLICE_X42Y34         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[4]/C

Slack:                    inf
  Source:                 btn_freq_dn
                            (input port)
  Destination:            freq_dn_debounce/btn_clock_cycles_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.030ns  (logic 1.601ns (31.820%)  route 3.430ns (68.180%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  btn_freq_dn (IN)
                         net (fo=0)                   0.000     0.000    btn_freq_dn
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  btn_freq_dn_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.810    freq_dn_debounce/btn_freq_dn_IBUF
    SLICE_X41Y39         LUT1 (Prop_lut1_I0_O)        0.124     3.934 r  freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1/O
                         net (fo=32, routed)          1.096     5.030    freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1_n_0
    SLICE_X42Y34         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.444     4.816    freq_dn_debounce/clk_IBUF_BUFG
    SLICE_X42Y34         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[5]/C

Slack:                    inf
  Source:                 btn_freq_dn
                            (input port)
  Destination:            freq_dn_debounce/btn_clock_cycles_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.030ns  (logic 1.601ns (31.820%)  route 3.430ns (68.180%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  btn_freq_dn (IN)
                         net (fo=0)                   0.000     0.000    btn_freq_dn
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  btn_freq_dn_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.810    freq_dn_debounce/btn_freq_dn_IBUF
    SLICE_X41Y39         LUT1 (Prop_lut1_I0_O)        0.124     3.934 r  freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1/O
                         net (fo=32, routed)          1.096     5.030    freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1_n_0
    SLICE_X42Y34         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.444     4.816    freq_dn_debounce/clk_IBUF_BUFG
    SLICE_X42Y34         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[6]/C

Slack:                    inf
  Source:                 btn_freq_dn
                            (input port)
  Destination:            freq_dn_debounce/btn_clock_cycles_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.030ns  (logic 1.601ns (31.820%)  route 3.430ns (68.180%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  btn_freq_dn (IN)
                         net (fo=0)                   0.000     0.000    btn_freq_dn
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  btn_freq_dn_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.810    freq_dn_debounce/btn_freq_dn_IBUF
    SLICE_X41Y39         LUT1 (Prop_lut1_I0_O)        0.124     3.934 r  freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1/O
                         net (fo=32, routed)          1.096     5.030    freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1_n_0
    SLICE_X42Y34         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.444     4.816    freq_dn_debounce/clk_IBUF_BUFG
    SLICE_X42Y34         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[7]/C

Slack:                    inf
  Source:                 btn_freq_dn
                            (input port)
  Destination:            freq_dn_debounce/btn_clock_cycles_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.880ns  (logic 1.601ns (32.804%)  route 3.279ns (67.196%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  btn_freq_dn (IN)
                         net (fo=0)                   0.000     0.000    btn_freq_dn
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  btn_freq_dn_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.810    freq_dn_debounce/btn_freq_dn_IBUF
    SLICE_X41Y39         LUT1 (Prop_lut1_I0_O)        0.124     3.934 r  freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1/O
                         net (fo=32, routed)          0.945     4.880    freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1_n_0
    SLICE_X42Y35         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.445     4.817    freq_dn_debounce/clk_IBUF_BUFG
    SLICE_X42Y35         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[10]/C

Slack:                    inf
  Source:                 btn_freq_dn
                            (input port)
  Destination:            freq_dn_debounce/btn_clock_cycles_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.880ns  (logic 1.601ns (32.804%)  route 3.279ns (67.196%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  btn_freq_dn (IN)
                         net (fo=0)                   0.000     0.000    btn_freq_dn
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  btn_freq_dn_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.810    freq_dn_debounce/btn_freq_dn_IBUF
    SLICE_X41Y39         LUT1 (Prop_lut1_I0_O)        0.124     3.934 r  freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1/O
                         net (fo=32, routed)          0.945     4.880    freq_dn_debounce/btn_clock_cycles_counter[0]_i_1__1_n_0
    SLICE_X42Y35         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.445     4.817    freq_dn_debounce/clk_IBUF_BUFG
    SLICE_X42Y35         FDRE                                         r  freq_dn_debounce/btn_clock_cycles_counter_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_dir
                            (input port)
  Destination:            dir_debounce/button_active_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.987ns  (logic 0.283ns (28.711%)  route 0.704ns (71.289%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn_dir (IN)
                         net (fo=0)                   0.000     0.000    btn_dir
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  btn_dir_IBUF_inst/O
                         net (fo=2, routed)           0.704     0.942    dir_debounce/btn_dir_IBUF
    SLICE_X5Y46          LUT3 (Prop_lut3_I2_O)        0.045     0.987 r  dir_debounce/button_active_i_1/O
                         net (fo=1, routed)           0.000     0.987    dir_debounce/button_active_i_1_n_0
    SLICE_X5Y46          FDRE                                         r  dir_debounce/button_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.866     2.024    dir_debounce/clk_IBUF_BUFG
    SLICE_X5Y46          FDRE                                         r  dir_debounce/button_active_reg/C

Slack:                    inf
  Source:                 btn_dir
                            (input port)
  Destination:            dir_debounce/btn_clock_cycles_counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.029ns  (logic 0.283ns (27.542%)  route 0.745ns (72.458%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  btn_dir (IN)
                         net (fo=0)                   0.000     0.000    btn_dir
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 f  btn_dir_IBUF_inst/O
                         net (fo=2, routed)           0.566     0.804    dir_debounce/btn_dir_IBUF
    SLICE_X5Y46          LUT1 (Prop_lut1_I0_O)        0.045     0.849 r  dir_debounce/btn_clock_cycles_counter[0]_i_1/O
                         net (fo=32, routed)          0.180     1.029    dir_debounce/btn_clock_cycles_counter[0]_i_1_n_0
    SLICE_X7Y46          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.866     2.024    dir_debounce/clk_IBUF_BUFG
    SLICE_X7Y46          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[20]/C

Slack:                    inf
  Source:                 btn_dir
                            (input port)
  Destination:            dir_debounce/btn_clock_cycles_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.029ns  (logic 0.283ns (27.542%)  route 0.745ns (72.458%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  btn_dir (IN)
                         net (fo=0)                   0.000     0.000    btn_dir
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 f  btn_dir_IBUF_inst/O
                         net (fo=2, routed)           0.566     0.804    dir_debounce/btn_dir_IBUF
    SLICE_X5Y46          LUT1 (Prop_lut1_I0_O)        0.045     0.849 r  dir_debounce/btn_clock_cycles_counter[0]_i_1/O
                         net (fo=32, routed)          0.180     1.029    dir_debounce/btn_clock_cycles_counter[0]_i_1_n_0
    SLICE_X7Y46          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.866     2.024    dir_debounce/clk_IBUF_BUFG
    SLICE_X7Y46          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[21]/C

Slack:                    inf
  Source:                 btn_dir
                            (input port)
  Destination:            dir_debounce/btn_clock_cycles_counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.029ns  (logic 0.283ns (27.542%)  route 0.745ns (72.458%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  btn_dir (IN)
                         net (fo=0)                   0.000     0.000    btn_dir
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 f  btn_dir_IBUF_inst/O
                         net (fo=2, routed)           0.566     0.804    dir_debounce/btn_dir_IBUF
    SLICE_X5Y46          LUT1 (Prop_lut1_I0_O)        0.045     0.849 r  dir_debounce/btn_clock_cycles_counter[0]_i_1/O
                         net (fo=32, routed)          0.180     1.029    dir_debounce/btn_clock_cycles_counter[0]_i_1_n_0
    SLICE_X7Y46          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.866     2.024    dir_debounce/clk_IBUF_BUFG
    SLICE_X7Y46          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[22]/C

Slack:                    inf
  Source:                 btn_dir
                            (input port)
  Destination:            dir_debounce/btn_clock_cycles_counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.029ns  (logic 0.283ns (27.542%)  route 0.745ns (72.458%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  btn_dir (IN)
                         net (fo=0)                   0.000     0.000    btn_dir
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 f  btn_dir_IBUF_inst/O
                         net (fo=2, routed)           0.566     0.804    dir_debounce/btn_dir_IBUF
    SLICE_X5Y46          LUT1 (Prop_lut1_I0_O)        0.045     0.849 r  dir_debounce/btn_clock_cycles_counter[0]_i_1/O
                         net (fo=32, routed)          0.180     1.029    dir_debounce/btn_clock_cycles_counter[0]_i_1_n_0
    SLICE_X7Y46          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.866     2.024    dir_debounce/clk_IBUF_BUFG
    SLICE_X7Y46          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[23]/C

Slack:                    inf
  Source:                 btn_dir
                            (input port)
  Destination:            dir_debounce/btn_clock_cycles_counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.092ns  (logic 0.283ns (25.946%)  route 0.809ns (74.054%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  btn_dir (IN)
                         net (fo=0)                   0.000     0.000    btn_dir
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 f  btn_dir_IBUF_inst/O
                         net (fo=2, routed)           0.566     0.804    dir_debounce/btn_dir_IBUF
    SLICE_X5Y46          LUT1 (Prop_lut1_I0_O)        0.045     0.849 r  dir_debounce/btn_clock_cycles_counter[0]_i_1/O
                         net (fo=32, routed)          0.243     1.092    dir_debounce/btn_clock_cycles_counter[0]_i_1_n_0
    SLICE_X7Y47          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.867     2.025    dir_debounce/clk_IBUF_BUFG
    SLICE_X7Y47          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[24]/C

Slack:                    inf
  Source:                 btn_dir
                            (input port)
  Destination:            dir_debounce/btn_clock_cycles_counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.092ns  (logic 0.283ns (25.946%)  route 0.809ns (74.054%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  btn_dir (IN)
                         net (fo=0)                   0.000     0.000    btn_dir
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 f  btn_dir_IBUF_inst/O
                         net (fo=2, routed)           0.566     0.804    dir_debounce/btn_dir_IBUF
    SLICE_X5Y46          LUT1 (Prop_lut1_I0_O)        0.045     0.849 r  dir_debounce/btn_clock_cycles_counter[0]_i_1/O
                         net (fo=32, routed)          0.243     1.092    dir_debounce/btn_clock_cycles_counter[0]_i_1_n_0
    SLICE_X7Y47          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.867     2.025    dir_debounce/clk_IBUF_BUFG
    SLICE_X7Y47          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[25]/C

Slack:                    inf
  Source:                 btn_dir
                            (input port)
  Destination:            dir_debounce/btn_clock_cycles_counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.092ns  (logic 0.283ns (25.946%)  route 0.809ns (74.054%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  btn_dir (IN)
                         net (fo=0)                   0.000     0.000    btn_dir
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 f  btn_dir_IBUF_inst/O
                         net (fo=2, routed)           0.566     0.804    dir_debounce/btn_dir_IBUF
    SLICE_X5Y46          LUT1 (Prop_lut1_I0_O)        0.045     0.849 r  dir_debounce/btn_clock_cycles_counter[0]_i_1/O
                         net (fo=32, routed)          0.243     1.092    dir_debounce/btn_clock_cycles_counter[0]_i_1_n_0
    SLICE_X7Y47          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.867     2.025    dir_debounce/clk_IBUF_BUFG
    SLICE_X7Y47          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[26]/C

Slack:                    inf
  Source:                 btn_dir
                            (input port)
  Destination:            dir_debounce/btn_clock_cycles_counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.092ns  (logic 0.283ns (25.946%)  route 0.809ns (74.054%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  btn_dir (IN)
                         net (fo=0)                   0.000     0.000    btn_dir
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 f  btn_dir_IBUF_inst/O
                         net (fo=2, routed)           0.566     0.804    dir_debounce/btn_dir_IBUF
    SLICE_X5Y46          LUT1 (Prop_lut1_I0_O)        0.045     0.849 r  dir_debounce/btn_clock_cycles_counter[0]_i_1/O
                         net (fo=32, routed)          0.243     1.092    dir_debounce/btn_clock_cycles_counter[0]_i_1_n_0
    SLICE_X7Y47          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.867     2.025    dir_debounce/clk_IBUF_BUFG
    SLICE_X7Y47          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[27]/C

Slack:                    inf
  Source:                 btn_dir
                            (input port)
  Destination:            dir_debounce/btn_clock_cycles_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.102ns  (logic 0.283ns (25.708%)  route 0.819ns (74.292%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  btn_dir (IN)
                         net (fo=0)                   0.000     0.000    btn_dir
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 f  btn_dir_IBUF_inst/O
                         net (fo=2, routed)           0.566     0.804    dir_debounce/btn_dir_IBUF
    SLICE_X5Y46          LUT1 (Prop_lut1_I0_O)        0.045     0.849 r  dir_debounce/btn_clock_cycles_counter[0]_i_1/O
                         net (fo=32, routed)          0.253     1.102    dir_debounce/btn_clock_cycles_counter[0]_i_1_n_0
    SLICE_X7Y43          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.866     2.024    dir_debounce/clk_IBUF_BUFG
    SLICE_X7Y43          FDRE                                         r  dir_debounce/btn_clock_cycles_counter_reg[10]/C





