{
  "Top": "e2e_system",
  "RtlTop": "e2e_system",
  "RtlPrefix": "",
  "RtlSubPrefix": "e2e_system_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "output_signal": {
      "index": "0",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "output_signal",
          "name": "output_signal",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_signal_ap_vld",
          "name": "output_signal_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "input_signal": {
      "index": "1",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "input_signal",
          "name": "input_signal",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top e2e_system -name e2e_system"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "e2e_system"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "15256"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "e2e_system",
    "Version": "1.0",
    "DisplayName": "E2e_system",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_e2e_system_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/e2e_system.cpp"],
    "Vhdl": [
      "impl\/vhdl\/e2e_system_correlator.vhd",
      "impl\/vhdl\/e2e_system_correlator_codebook_V_0.vhd",
      "impl\/vhdl\/e2e_system_correlator_codebook_V_1.vhd",
      "impl\/vhdl\/e2e_system_correlator_codebook_V_2.vhd",
      "impl\/vhdl\/e2e_system_correlator_codebook_V_3.vhd",
      "impl\/vhdl\/e2e_system_correlator_codebook_V_4.vhd",
      "impl\/vhdl\/e2e_system_correlator_codebook_V_5.vhd",
      "impl\/vhdl\/e2e_system_correlator_codebook_V_6.vhd",
      "impl\/vhdl\/e2e_system_correlator_codebook_V_7.vhd",
      "impl\/vhdl\/e2e_system_correlator_codebook_V_8.vhd",
      "impl\/vhdl\/e2e_system_correlator_codebook_V_9.vhd",
      "impl\/vhdl\/e2e_system_correlator_codebook_V_10.vhd",
      "impl\/vhdl\/e2e_system_correlator_codebook_V_11.vhd",
      "impl\/vhdl\/e2e_system_correlator_codebook_V_12.vhd",
      "impl\/vhdl\/e2e_system_correlator_codebook_V_13.vhd",
      "impl\/vhdl\/e2e_system_correlator_codebook_V_14.vhd",
      "impl\/vhdl\/e2e_system_correlator_codebook_V_15.vhd",
      "impl\/vhdl\/e2e_system_correlator_codebook_V_16.vhd",
      "impl\/vhdl\/e2e_system_correlator_codebook_V_17.vhd",
      "impl\/vhdl\/e2e_system_correlator_codebook_V_18.vhd",
      "impl\/vhdl\/e2e_system_correlator_codebook_V_19.vhd",
      "impl\/vhdl\/e2e_system_correlator_codebook_V_20.vhd",
      "impl\/vhdl\/e2e_system_correlator_codebook_V_21.vhd",
      "impl\/vhdl\/e2e_system_correlator_codebook_V_22.vhd",
      "impl\/vhdl\/e2e_system_correlator_codebook_V_23.vhd",
      "impl\/vhdl\/e2e_system_correlator_codebook_V_24.vhd",
      "impl\/vhdl\/e2e_system_correlator_codebook_V_25.vhd",
      "impl\/vhdl\/e2e_system_correlator_codebook_V_26.vhd",
      "impl\/vhdl\/e2e_system_correlator_codebook_V_27.vhd",
      "impl\/vhdl\/e2e_system_correlator_codebook_V_28.vhd",
      "impl\/vhdl\/e2e_system_correlator_codebook_V_29.vhd",
      "impl\/vhdl\/e2e_system_correlator_codebook_V_30.vhd",
      "impl\/vhdl\/e2e_system_correlator_correlators_output_V.vhd",
      "impl\/vhdl\/e2e_system_correlator_temp_input_V.vhd",
      "impl\/vhdl\/e2e_system_correlators_output_final.vhd",
      "impl\/vhdl\/e2e_system_filter.vhd",
      "impl\/vhdl\/e2e_system_fpext_32ns_64_2_no_dsp_1.vhd",
      "impl\/vhdl\/e2e_system_mul_25ns_36s_60_2_1.vhd",
      "impl\/vhdl\/e2e_system_mul_27ns_36s_62_2_1.vhd",
      "impl\/vhdl\/e2e_system_mul_27s_36s_62_2_1.vhd",
      "impl\/vhdl\/e2e_system_mul_28s_36s_63_2_1.vhd",
      "impl\/vhdl\/e2e_system_mul_29ns_36s_64_2_1.vhd",
      "impl\/vhdl\/e2e_system_mul_30ns_36s_65_2_1.vhd",
      "impl\/vhdl\/e2e_system_mul_31s_36s_66_2_1.vhd",
      "impl\/vhdl\/e2e_system_mul_32ns_36s_67_2_1.vhd",
      "impl\/vhdl\/e2e_system_mul_33ns_36s_68_2_1.vhd",
      "impl\/vhdl\/e2e_system_mul_36s_2s_38_2_1.vhd",
      "impl\/vhdl\/e2e_system_temp_output_V.vhd",
      "impl\/vhdl\/e2e_system.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/e2e_system_correlator.v",
      "impl\/verilog\/e2e_system_correlator_codebook_V_0.v",
      "impl\/verilog\/e2e_system_correlator_codebook_V_0_rom.dat",
      "impl\/verilog\/e2e_system_correlator_codebook_V_1.v",
      "impl\/verilog\/e2e_system_correlator_codebook_V_1_rom.dat",
      "impl\/verilog\/e2e_system_correlator_codebook_V_2.v",
      "impl\/verilog\/e2e_system_correlator_codebook_V_2_rom.dat",
      "impl\/verilog\/e2e_system_correlator_codebook_V_3.v",
      "impl\/verilog\/e2e_system_correlator_codebook_V_3_rom.dat",
      "impl\/verilog\/e2e_system_correlator_codebook_V_4.v",
      "impl\/verilog\/e2e_system_correlator_codebook_V_4_rom.dat",
      "impl\/verilog\/e2e_system_correlator_codebook_V_5.v",
      "impl\/verilog\/e2e_system_correlator_codebook_V_5_rom.dat",
      "impl\/verilog\/e2e_system_correlator_codebook_V_6.v",
      "impl\/verilog\/e2e_system_correlator_codebook_V_6_rom.dat",
      "impl\/verilog\/e2e_system_correlator_codebook_V_7.v",
      "impl\/verilog\/e2e_system_correlator_codebook_V_7_rom.dat",
      "impl\/verilog\/e2e_system_correlator_codebook_V_8.v",
      "impl\/verilog\/e2e_system_correlator_codebook_V_8_rom.dat",
      "impl\/verilog\/e2e_system_correlator_codebook_V_9.v",
      "impl\/verilog\/e2e_system_correlator_codebook_V_9_rom.dat",
      "impl\/verilog\/e2e_system_correlator_codebook_V_10.v",
      "impl\/verilog\/e2e_system_correlator_codebook_V_10_rom.dat",
      "impl\/verilog\/e2e_system_correlator_codebook_V_11.v",
      "impl\/verilog\/e2e_system_correlator_codebook_V_11_rom.dat",
      "impl\/verilog\/e2e_system_correlator_codebook_V_12.v",
      "impl\/verilog\/e2e_system_correlator_codebook_V_12_rom.dat",
      "impl\/verilog\/e2e_system_correlator_codebook_V_13.v",
      "impl\/verilog\/e2e_system_correlator_codebook_V_13_rom.dat",
      "impl\/verilog\/e2e_system_correlator_codebook_V_14.v",
      "impl\/verilog\/e2e_system_correlator_codebook_V_14_rom.dat",
      "impl\/verilog\/e2e_system_correlator_codebook_V_15.v",
      "impl\/verilog\/e2e_system_correlator_codebook_V_15_rom.dat",
      "impl\/verilog\/e2e_system_correlator_codebook_V_16.v",
      "impl\/verilog\/e2e_system_correlator_codebook_V_16_rom.dat",
      "impl\/verilog\/e2e_system_correlator_codebook_V_17.v",
      "impl\/verilog\/e2e_system_correlator_codebook_V_17_rom.dat",
      "impl\/verilog\/e2e_system_correlator_codebook_V_18.v",
      "impl\/verilog\/e2e_system_correlator_codebook_V_18_rom.dat",
      "impl\/verilog\/e2e_system_correlator_codebook_V_19.v",
      "impl\/verilog\/e2e_system_correlator_codebook_V_19_rom.dat",
      "impl\/verilog\/e2e_system_correlator_codebook_V_20.v",
      "impl\/verilog\/e2e_system_correlator_codebook_V_20_rom.dat",
      "impl\/verilog\/e2e_system_correlator_codebook_V_21.v",
      "impl\/verilog\/e2e_system_correlator_codebook_V_21_rom.dat",
      "impl\/verilog\/e2e_system_correlator_codebook_V_22.v",
      "impl\/verilog\/e2e_system_correlator_codebook_V_22_rom.dat",
      "impl\/verilog\/e2e_system_correlator_codebook_V_23.v",
      "impl\/verilog\/e2e_system_correlator_codebook_V_23_rom.dat",
      "impl\/verilog\/e2e_system_correlator_codebook_V_24.v",
      "impl\/verilog\/e2e_system_correlator_codebook_V_24_rom.dat",
      "impl\/verilog\/e2e_system_correlator_codebook_V_25.v",
      "impl\/verilog\/e2e_system_correlator_codebook_V_25_rom.dat",
      "impl\/verilog\/e2e_system_correlator_codebook_V_26.v",
      "impl\/verilog\/e2e_system_correlator_codebook_V_26_rom.dat",
      "impl\/verilog\/e2e_system_correlator_codebook_V_27.v",
      "impl\/verilog\/e2e_system_correlator_codebook_V_27_rom.dat",
      "impl\/verilog\/e2e_system_correlator_codebook_V_28.v",
      "impl\/verilog\/e2e_system_correlator_codebook_V_28_rom.dat",
      "impl\/verilog\/e2e_system_correlator_codebook_V_29.v",
      "impl\/verilog\/e2e_system_correlator_codebook_V_29_rom.dat",
      "impl\/verilog\/e2e_system_correlator_codebook_V_30.v",
      "impl\/verilog\/e2e_system_correlator_codebook_V_30_rom.dat",
      "impl\/verilog\/e2e_system_correlator_correlators_output_V.v",
      "impl\/verilog\/e2e_system_correlator_temp_input_V.v",
      "impl\/verilog\/e2e_system_correlators_output_final.v",
      "impl\/verilog\/e2e_system_correlators_output_final_ram.dat",
      "impl\/verilog\/e2e_system_filter.v",
      "impl\/verilog\/e2e_system_fpext_32ns_64_2_no_dsp_1.v",
      "impl\/verilog\/e2e_system_mul_25ns_36s_60_2_1.v",
      "impl\/verilog\/e2e_system_mul_27ns_36s_62_2_1.v",
      "impl\/verilog\/e2e_system_mul_27s_36s_62_2_1.v",
      "impl\/verilog\/e2e_system_mul_28s_36s_63_2_1.v",
      "impl\/verilog\/e2e_system_mul_29ns_36s_64_2_1.v",
      "impl\/verilog\/e2e_system_mul_30ns_36s_65_2_1.v",
      "impl\/verilog\/e2e_system_mul_31s_36s_66_2_1.v",
      "impl\/verilog\/e2e_system_mul_32ns_36s_67_2_1.v",
      "impl\/verilog\/e2e_system_mul_33ns_36s_68_2_1.v",
      "impl\/verilog\/e2e_system_mul_36s_2s_38_2_1.v",
      "impl\/verilog\/e2e_system_temp_output_V.v",
      "impl\/verilog\/e2e_system.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": ["impl\/misc\/e2e_system_ap_fpext_0_no_dsp_32_ip.tcl"],
    "DesignXml": ".autopilot\/db\/e2e_system.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["D:\/CSE237C\/Project\/end-to-end-system\/design_1\/hls\/solution1\/.debug\/e2e_system.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [{
        "Name": "e2e_system_ap_fpext_0_no_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name e2e_system_ap_fpext_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "1",
        "ap_done": "1",
        "ap_idle": "1",
        "ap_ready": "1"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "input_signal": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "ports": ["input_signal"]
    },
    "output_signal": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "32",
      "ports": ["output_signal"]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "output_signal": {
      "dir": "out",
      "width": "32"
    },
    "output_signal_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "input_signal": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "e2e_system",
      "Instances": [
        {
          "ModuleName": "correlator",
          "InstanceName": "grp_correlator_fu_174"
        },
        {
          "ModuleName": "filter",
          "InstanceName": "grp_filter_fu_243"
        }
      ]
    },
    "Info": {
      "filter": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "correlator": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "e2e_system": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "filter": {
        "Latency": {
          "LatencyBest": "188",
          "LatencyAvg": "188",
          "LatencyWorst": "188",
          "PipelineII": "188",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.299"
        },
        "Loops": [{
            "Name": "DOWNSAMPLER_FILTER",
            "TripCount": "170",
            "Latency": "184",
            "PipelineII": "1",
            "PipelineDepth": "16"
          }],
        "Area": {
          "DSP": "92",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "41",
          "FF": "9034",
          "AVAIL_FF": "106400",
          "UTIL_FF": "8",
          "LUT": "4934",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "9",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "correlator": {
        "Latency": {
          "LatencyBest": "15029",
          "LatencyAvg": "15029",
          "LatencyWorst": "15029",
          "PipelineII": "15029",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.080"
        },
        "Loops": [
          {
            "Name": "Init_Loop",
            "TripCount": "33",
            "Latency": "33",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "VITIS_LOOP_96_1",
            "TripCount": "31",
            "Latency": "31",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "MULTI_SAMPLE",
            "TripCount": "170",
            "Latency": "14960",
            "PipelineII": "",
            "PipelineDepth": "88",
            "Loops": [{
                "Name": "BANK",
                "TripCount": "33",
                "Latency": "56",
                "PipelineII": "1",
                "PipelineDepth": "25"
              }]
          }
        ],
        "Area": {
          "BRAM_18K": "3",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "1",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "FF": "11296",
          "AVAIL_FF": "106400",
          "UTIL_FF": "10",
          "LUT": "6248",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "11",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "e2e_system": {
        "Latency": {
          "LatencyBest": "15256",
          "LatencyAvg": "15256",
          "LatencyWorst": "15256",
          "PipelineII": "15257",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.299"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_29_1",
            "TripCount": "33",
            "Latency": "33",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "BRAM_18K": "5",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "1",
          "DSP": "92",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "41",
          "FF": "20348",
          "AVAIL_FF": "106400",
          "UTIL_FF": "19",
          "LUT": "11388",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "21",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-12-07 22:45:13 -0800",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1"
  }
}
