Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Sun May 19 07:55:49 2024
| Host              : WD850X2TB running 64-bit Ubuntu 22.04.4 LTS
| Command           : report_timing_summary -file ./results/timing.rpt
| Design            : top
| Device            : xcau15p-ffvb676
| Speed File        : -2  PRODUCTION 1.30 03-14-2023
| Design State      : Routed
| Temperature Grade : I
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                1000        
LUTAR-1    Warning           LUT drives async reset alert               7           
TIMING-26  Warning           Missing clock on gigabit transceiver (GT)  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (32862)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (92173)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32862)
----------------------------
 There are 32862 register/latch pins with no clock driven by root clock pin: pcie_refclk_p (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (92173)
----------------------------------------------------
 There are 92173 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.747        0.000                      0                  292        0.051        0.000                      0                  292        3.725        0.000                       0                   137  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                                                                                                                                                                                                                                                                                                                  ------------         ----------      --------------
sysclk                                                                                                                                                                                                                                                                                                                                                                                                                                                 {0.000 2.500}        5.000           200.000         
system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {0.000 4.000}        8.000           125.000         
system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {0.000 4.000}        8.000           125.000         
system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {0.000 4.000}        8.000           125.000         
system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {0.000 4.000}        8.000           125.000         
system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                                                    {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                                                                                                                                                                                                                                                                                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        6.780        0.000                      0                   50        0.051        0.000                      0                   50        3.725        0.000                       0                    31  
system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        6.835        0.000                      0                   50        0.051        0.000                      0                   50        3.725        0.000                       0                    31  
system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        6.838        0.000                      0                   50        0.051        0.000                      0                   50        3.725        0.000                       0                    31  
system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        6.747        0.000                      0                   50        0.052        0.000                      0                   50        3.725        0.000                       0                    31  
system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                                                        999.195        0.000                      0                   20        0.061        0.000                      0                   20      499.725        0.000                       0                    13  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                                                                                                                                                                                                                                                                                                                                                                             From Clock                                                                                                                                                                                                                                                                                                                                                                                                                                             To Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                                                                                                                                                                                                                                                                                                                             ----------                                                                                                                                                                                                                                                                                                                                                                                                                                             --------                                                                                                                                                                                                                                                                                                                                                                                                                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                                                      system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        7.282        0.000                      0                   18        0.171        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                                                      system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        7.365        0.000                      0                   18        0.129        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                                                      system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        7.081        0.000                      0                   18        0.151        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                                                      system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        7.362        0.000                      0                   18        0.195        0.000                      0                   18  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        6.780ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.780ns  (required time - arrival time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        1.077ns  (logic 0.115ns (10.674%)  route 0.962ns (89.326%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.486ns = ( 8.486 - 8.000 ) 
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.048ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.569ns (routing 0.002ns, distribution 0.567ns)
  Clock Net Delay (Destination): 0.486ns (routing 0.001ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y10        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.569     0.569    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X47Y5          FDRE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y5          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.645 f  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[2]/Q
                         net (fo=2, routed)           0.588     1.233    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[2]
    SLICE_X47Y5          LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     1.272 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.374     1.647    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X47Y2          FDCE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y10        BUFG_GT                      0.000     8.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.486     8.486    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X47Y2          FDCE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism              0.048     8.534    
                         clock uncertainty           -0.046     8.488    
    SLICE_X47Y2          FDCE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061     8.427    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          8.427    
                         arrival time                          -1.647    
  -------------------------------------------------------------------
                         slack                                  6.780    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.038ns (36.574%)  route 0.066ns (63.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.365ns
    Source Clock Delay      (SCD):    0.318ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      0.318ns (routing 0.001ns, distribution 0.317ns)
  Clock Net Delay (Destination): 0.365ns (routing 0.001ns, distribution 0.364ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y10        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.318     0.318    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X47Y5          FDSE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y5          FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.356 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.066     0.421    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[0]
    SLICE_X47Y5          FDRE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y10        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.365     0.365    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X47Y5          FDRE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                         clock pessimism             -0.042     0.324    
    SLICE_X47Y5          FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.371    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.371    
                         arrival time                           0.421    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X47Y2  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X47Y2  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X47Y2  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        6.835ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.835ns  (required time - arrival time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.118ns (12.157%)  route 0.853ns (87.843%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.474ns = ( 8.474 - 8.000 ) 
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.002ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.562ns (routing 0.002ns, distribution 0.560ns)
  Clock Net Delay (Destination): 0.474ns (routing 0.001ns, distribution 0.473ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y15        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.562     0.562    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X50Y14         FDRE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.641 f  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.248     0.889    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X50Y14         LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     0.928 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__0/O
                         net (fo=18, routed)          0.605     1.533    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__0_n_0
    SLICE_X51Y17         FDCE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y15        BUFG_GT                      0.000     8.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.474     8.474    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X51Y17         FDCE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
                         clock pessimism              0.002     8.475    
                         clock uncertainty           -0.046     8.429    
    SLICE_X51Y17         FDCE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061     8.368    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          8.368    
                         arrival time                          -1.533    
  -------------------------------------------------------------------
                         slack                                  6.835    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.038ns (36.574%)  route 0.066ns (63.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.360ns
    Source Clock Delay      (SCD):    0.314ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Net Delay (Source):      0.314ns (routing 0.001ns, distribution 0.313ns)
  Clock Net Delay (Destination): 0.360ns (routing 0.001ns, distribution 0.359ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y15        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.314     0.314    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X50Y14         FDSE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.352 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.066     0.417    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[0]
    SLICE_X50Y14         FDRE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y15        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.360     0.360    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X50Y14         FDRE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                         clock pessimism             -0.041     0.320    
    SLICE_X50Y14         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.367    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.367    
                         arrival time                           0.417    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X51Y15  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X51Y15  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X51Y15  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        6.838ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.838ns  (required time - arrival time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.115ns (11.824%)  route 0.858ns (88.176%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.460ns = ( 8.460 - 8.000 ) 
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.546ns (routing 0.002ns, distribution 0.544ns)
  Clock Net Delay (Destination): 0.460ns (routing 0.001ns, distribution 0.459ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y11        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.546     0.546    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X48Y29         FDRE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.622 f  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[2]/Q
                         net (fo=2, routed)           0.409     1.031    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[2]
    SLICE_X48Y29         LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     1.070 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__1/O
                         net (fo=18, routed)          0.449     1.519    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__1_n_0
    SLICE_X48Y33         FDCE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y11        BUFG_GT                      0.000     8.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.460     8.460    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X48Y33         FDCE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
                         clock pessimism              0.004     8.464    
                         clock uncertainty           -0.046     8.418    
    SLICE_X48Y33         FDCE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061     8.357    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          8.357    
                         arrival time                          -1.519    
  -------------------------------------------------------------------
                         slack                                  6.838    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.038ns (36.574%)  route 0.066ns (63.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.352ns
    Source Clock Delay      (SCD):    0.306ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Net Delay (Source):      0.306ns (routing 0.001ns, distribution 0.305ns)
  Clock Net Delay (Destination): 0.352ns (routing 0.001ns, distribution 0.351ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y11        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.306     0.306    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X48Y29         FDSE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.344 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.066     0.409    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[0]
    SLICE_X48Y29         FDRE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y11        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.352     0.352    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X48Y29         FDRE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                         clock pessimism             -0.041     0.312    
    SLICE_X48Y29         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.359    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.409    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X48Y31  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X48Y31  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X48Y31  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        6.747ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.747ns  (required time - arrival time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.115ns (11.873%)  route 0.854ns (88.127%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.062ns = ( 9.062 - 8.000 ) 
    Source Clock Delay      (SCD):    1.261ns
    Clock Pessimism Removal (CPR):    0.023ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.261ns (routing 0.345ns, distribution 0.916ns)
  Clock Net Delay (Destination): 1.062ns (routing 0.322ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y2         BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.261     1.261    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X48Y60         FDRE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     1.337 f  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[2]/Q
                         net (fo=2, routed)           0.388     1.725    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[2]
    SLICE_X48Y60         LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     1.764 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__2/O
                         net (fo=18, routed)          0.466     2.230    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__2_n_0
    SLICE_X48Y54         FDCE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y2         BUFG_GT                      0.000     8.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.062     9.062    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X48Y54         FDCE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism              0.023     9.085    
                         clock uncertainty           -0.046     9.038    
    SLICE_X48Y54         FDCE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061     8.977    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.977    
                         arrival time                          -2.230    
  -------------------------------------------------------------------
                         slack                                  6.747    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.038ns (36.301%)  route 0.067ns (63.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.738ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Net Delay (Source):      0.738ns (routing 0.235ns, distribution 0.503ns)
  Clock Net Delay (Destination): 0.827ns (routing 0.249ns, distribution 0.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y2         BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.738     0.738    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X48Y60         FDSE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.776 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.067     0.842    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[0]
    SLICE_X48Y60         FDRE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y2         BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.827     0.827    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X48Y60         FDRE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                         clock pessimism             -0.084     0.744    
    SLICE_X48Y60         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.791    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.791    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.052    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            0.550         8.000       7.450      SLICE_X48Y54  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X48Y54  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         4.000       3.725      SLICE_X48Y54  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  To Clock:  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O

Setup :            0  Failing Endpoints,  Worst Slack      999.195ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             999.195ns  (required time - arrival time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDRE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@1000.000ns - system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.168ns (25.487%)  route 0.491ns (74.513%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.468ns = ( 1000.468 - 1000.000 ) 
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.058ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.550ns (routing 0.002ns, distribution 0.548ns)
  Clock Net Delay (Destination): 0.468ns (routing 0.001ns, distribution 0.467ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y17        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X1Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.550     0.550    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X51Y38         FDRE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y38         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.628 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.247     0.875    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt
    SLICE_X51Y38         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     0.965 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt[4]_i_1/O
                         net (fo=5, routed)           0.244     1.209    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt[4]_i_1_n_0
    SLICE_X51Y38         FDRE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                   1000.000  1000.000 r  
    BUFG_GT_X0Y17        BUFG_GT                      0.000  1000.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X1Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.468  1000.468    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X51Y38         FDRE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[0]/C
                         clock pessimism              0.058  1000.525    
                         clock uncertainty           -0.046  1000.479    
    SLICE_X51Y38         FDRE (Setup_BFF2_SLICEM_C_R)
                                                     -0.074  1000.405    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                       1000.405    
                         arrival time                          -1.209    
  -------------------------------------------------------------------
                         slack                                999.195    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns - system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.076ns (66.657%)  route 0.038ns (33.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.355ns
    Source Clock Delay      (SCD):    0.309ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Net Delay (Source):      0.309ns (routing 0.001ns, distribution 0.308ns)
  Clock Net Delay (Destination): 0.355ns (routing 0.001ns, distribution 0.354ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y17        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X1Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.309     0.309    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X51Y38         FDRE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y38         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.348 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[1]/Q
                         net (fo=4, routed)           0.029     0.377    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg_n_0_[1]
    SLICE_X51Y38         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.037     0.414 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt[2]_i_1/O
                         net (fo=1, routed)           0.009     0.423    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/p_0_in__7[2]
    SLICE_X51Y38         FDRE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y17        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
    X1Y0 (CLOCK_ROOT)    net (fo=13, routed)          0.355     0.355    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/CLK
    SLICE_X51Y38         FDRE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[2]/C
                         clock pessimism             -0.041     0.315    
    SLICE_X51Y38         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     0.362    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.362    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            0.550         1000.000    999.450    SLICE_X51Y38  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         500.000     499.725    SLICE_X51Y38  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         500.000     499.725    SLICE_X51Y38  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/FSM_sequential_pwr_on_fsm_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        7.282ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.282ns  (required time - arrival time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.076ns (13.306%)  route 0.495ns (86.694%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.487ns = ( 8.487 - 8.000 ) 
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.048ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.569ns (routing 0.002ns, distribution 0.567ns)
  Clock Net Delay (Destination): 0.487ns (routing 0.001ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y10        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.569     0.569    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X47Y6          FDPE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y6          FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.645 f  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.495     1.140    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X47Y3          FDCE                                         f  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y10        BUFG_GT                      0.000     8.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.487     8.487    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X47Y3          FDCE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism              0.048     8.535    
                         clock uncertainty           -0.046     8.489    
    SLICE_X47Y3          FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066     8.423    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          8.423    
                         arrival time                          -1.140    
  -------------------------------------------------------------------
                         slack                                  7.282    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR
                            (removal check against rising-edge clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.038ns (22.491%)  route 0.131ns (77.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.363ns
    Source Clock Delay      (SCD):    0.318ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Net Delay (Source):      0.318ns (routing 0.001ns, distribution 0.317ns)
  Clock Net Delay (Destination): 0.363ns (routing 0.001ns, distribution 0.362ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y10        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.318     0.318    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X47Y6          FDPE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y6          FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.356 f  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.131     0.486    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X47Y4          FDCE                                         f  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y10        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.363     0.363    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X47Y4          FDCE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
                         clock pessimism             -0.028     0.335    
    SLICE_X47Y4          FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     0.315    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.315    
                         arrival time                           0.486    
  -------------------------------------------------------------------
                         slack                                  0.171    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        7.365ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.365ns  (required time - arrival time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.076ns (15.480%)  route 0.415ns (84.520%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.476ns = ( 8.476 - 8.000 ) 
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.049ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.556ns (routing 0.002ns, distribution 0.554ns)
  Clock Net Delay (Destination): 0.476ns (routing 0.001ns, distribution 0.475ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y15        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.556     0.556    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X51Y17         FDPE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.632 f  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.415     1.047    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X51Y15         FDCE                                         f  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y15        BUFG_GT                      0.000     8.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.476     8.476    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X51Y15         FDCE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism              0.049     8.524    
                         clock uncertainty           -0.046     8.478    
    SLICE_X51Y15         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066     8.412    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.412    
                         arrival time                          -1.047    
  -------------------------------------------------------------------
                         slack                                  7.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR
                            (removal check against rising-edge clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.038ns (30.803%)  route 0.085ns (69.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.358ns
    Source Clock Delay      (SCD):    0.310ns
    Clock Pessimism Removal (CPR):    0.034ns
  Clock Net Delay (Source):      0.310ns (routing 0.001ns, distribution 0.309ns)
  Clock Net Delay (Destination): 0.358ns (routing 0.001ns, distribution 0.357ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y15        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.310     0.310    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X51Y17         FDPE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.348 f  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.085     0.433    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X51Y17         FDCE                                         f  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y15        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.358     0.358    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X51Y17         FDCE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
                         clock pessimism             -0.034     0.324    
    SLICE_X51Y17         FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     0.304    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.304    
                         arrival time                           0.433    
  -------------------------------------------------------------------
                         slack                                  0.129    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        7.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.081ns  (required time - arrival time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR
                            (recovery check against rising-edge clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.076ns (10.522%)  route 0.646ns (89.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.460ns = ( 8.460 - 8.000 ) 
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.548ns (routing 0.002ns, distribution 0.546ns)
  Clock Net Delay (Destination): 0.460ns (routing 0.001ns, distribution 0.459ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y11        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.548     0.548    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X47Y32         FDPE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.624 f  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.646     1.271    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X48Y33         FDCE                                         f  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y11        BUFG_GT                      0.000     8.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.460     8.460    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X48Y33         FDCE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
                         clock pessimism              0.004     8.464    
                         clock uncertainty           -0.046     8.418    
    SLICE_X48Y33         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066     8.352    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          8.352    
                         arrival time                          -1.271    
  -------------------------------------------------------------------
                         slack                                  7.081    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR
                            (removal check against rising-edge clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.038ns (21.696%)  route 0.137ns (78.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.352ns
    Source Clock Delay      (SCD):    0.307ns
    Clock Pessimism Removal (CPR):    0.001ns
  Clock Net Delay (Source):      0.307ns (routing 0.001ns, distribution 0.306ns)
  Clock Net Delay (Destination): 0.352ns (routing 0.001ns, distribution 0.351ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y11        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.307     0.307    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X47Y32         FDPE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.345 f  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.137     0.482    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X48Y32         FDCE                                         f  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y11        BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.352     0.352    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X48Y32         FDCE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.001     0.351    
    SLICE_X48Y32         FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.020     0.331    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.331    
                         arrival time                           0.482    
  -------------------------------------------------------------------
                         slack                                  0.151    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        7.362ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.362ns  (required time - arrival time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@8.000ns - system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.076ns (15.153%)  route 0.426ns (84.847%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.062ns = ( 9.062 - 8.000 ) 
    Source Clock Delay      (SCD):    1.194ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.194ns (routing 0.345ns, distribution 0.849ns)
  Clock Net Delay (Destination): 1.062ns (routing 0.322ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y2         BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.194     1.194    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X48Y59         FDPE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.270 f  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.426     1.696    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X48Y54         FDCE                                         f  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      8.000     8.000 r  
    BUFG_GT_X0Y2         BUFG_GT                      0.000     8.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          1.062     9.062    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X48Y54         FDCE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism              0.109     9.170    
                         clock uncertainty           -0.046     9.124    
    SLICE_X48Y54         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066     9.058    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.058    
                         arrival time                          -1.696    
  -------------------------------------------------------------------
                         slack                                  7.362    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR
                            (removal check against rising-edge clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.038ns (19.496%)  route 0.157ns (80.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.791ns
    Source Clock Delay      (SCD):    0.705ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Net Delay (Source):      0.705ns (routing 0.235ns, distribution 0.470ns)
  Clock Net Delay (Destination): 0.791ns (routing 0.249ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y2         BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.705     0.705    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X48Y59         FDPE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.743 f  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.157     0.900    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X48Y56         FDCE                                         f  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y2         BUFG_GT                      0.000     0.000 r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X1Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.791     0.791    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X48Y56         FDCE                                         r  system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
                         clock pessimism             -0.066     0.725    
    SLICE_X48Y56         FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     0.705    system_i/xdma_0/inst/pcie4c_ip_i/inst/system_xdma_0_0_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/system_xdma_0_0_pcie4c_ip_gt_i/inst/gen_gtwizard_gthe4_top.system_xdma_0_0_pcie4c_ip_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.705    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.195    





