// Seed: 4255212498
module module_0 (
    output wor id_0,
    input wire id_1,
    input tri0 id_2,
    output wire id_3,
    input wor id_4,
    output wor id_5,
    input wire id_6,
    output supply1 id_7,
    output tri id_8,
    input wand id_9,
    input uwire id_10,
    output uwire id_11,
    output wor id_12,
    input wire id_13,
    output wire id_14,
    output wand id_15,
    input supply0 id_16,
    output wire id_17,
    input uwire id_18,
    output wor id_19,
    input supply0 id_20,
    output wire id_21,
    input wand id_22,
    input tri0 id_23,
    output wire id_24,
    output supply1 id_25,
    output supply1 id_26,
    output uwire id_27,
    output tri1 id_28
);
endmodule
module module_1 (
    input  wire id_0,
    input  wand id_1,
    output tri  id_2
    , id_5,
    output wor  id_3
);
  assign id_3 = id_0;
  module_0(
      id_3,
      id_0,
      id_0,
      id_3,
      id_0,
      id_3,
      id_0,
      id_2,
      id_3,
      id_0,
      id_1,
      id_2,
      id_3,
      id_0,
      id_3,
      id_2,
      id_1,
      id_3,
      id_0,
      id_2,
      id_1,
      id_3,
      id_1,
      id_0,
      id_3,
      id_2,
      id_3,
      id_2,
      id_3
  );
endmodule
