#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sat Aug 26 21:08:22 2023
# Process ID: 18252
# Current directory: C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/PL_MODEL
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9560 C:\Users\raque\OneDrive\Documentos\master\TFM\Vivado\PL_MODEL\pruebas_RF.xpr
# Log file: C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/PL_MODEL/vivado.log
# Journal file: C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/PL_MODEL\vivado.jou
# Running On: DESKTOP-37DH2T5, OS: Windows, CPU Frequency: 1382 MHz, CPU Physical cores: 4, Host memory: 8303 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/PL_MODEL/pruebas_RF.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/PL_MODEL/pruebas_RF.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
set_property location {4.5 2094 1340} [get_bd_cells clk_wiz_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.2 util_ds_buf_0
endgroup
set_property location {4.5 1873 1342} [get_bd_cells util_ds_buf_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xpm_cdc_gen:1.0 xpm_cdc_gen_0
endgroup
set_property location {7.5 2555 1357} [get_bd_cells xpm_cdc_gen_0]
set_property -dict [list CONFIG.C_BUF_TYPE {BUFG}] [get_bd_cells util_ds_buf_0]
set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC USER] [get_bd_cells clk_wiz_0]
set_property -dict [list CONFIG.USE_PHASE_ALIGNMENT {true} CONFIG.USE_DYN_PHASE_SHIFT {false} CONFIG.ENABLE_CLOCK_MONITOR {true} CONFIG.JITTER_SEL {Min_O_Jitter} CONFIG.PRIM_SOURCE {Global_buffer} CONFIG.PRIM_IN_FREQ {500.0} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {406.25} CONFIG.CLKOUT1_MATCHED_ROUTING {true} CONFIG.PRIMITIVE {MMCM} CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} CONFIG.CLKIN1_JITTER_PS {20.0} CONFIG.CLKOUT1_DRIVES {Buffer} CONFIG.CLKOUT2_DRIVES {Buffer} CONFIG.CLKOUT3_DRIVES {Buffer} CONFIG.CLKOUT4_DRIVES {Buffer} CONFIG.CLKOUT5_DRIVES {Buffer} CONFIG.CLKOUT6_DRIVES {Buffer} CONFIG.CLKOUT7_DRIVES {Buffer} CONFIG.MMCM_DIVCLK_DIVIDE {4} CONFIG.MMCM_BANDWIDTH {HIGH} CONFIG.MMCM_CLKFBOUT_MULT_F {11.375} CONFIG.MMCM_CLKIN1_PERIOD {2.000} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_CLKOUT0_DIVIDE_F {3.500} CONFIG.CLKOUT1_JITTER {76.596} CONFIG.CLKOUT1_PHASE_ERROR {76.744}] [get_bd_cells clk_wiz_0]
set_property -dict [list CONFIG.CDC_TYPE {xpm_cdc_single} CONFIG.DEST_SYNC_FF {2} CONFIG.INIT_SYNC_FF {true} CONFIG.WIDTH {1}] [get_bd_cells xpm_cdc_gen_0]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins xpm_cdc_gen_0/dest_clk]
connect_bd_net [get_bd_pins util_ds_buf_0/BUFG_O] [get_bd_pins clk_wiz_0/clk_in1]
connect_bd_net [get_bd_pins xpm_cdc_gen_0/src_clk] [get_bd_pins util_ds_buf_0/BUFG_O]
startgroup
set_property -dict [list CONFIG.DAC0_Multi_Tile_Sync {true} CONFIG.DAC1_Multi_Tile_Sync {true} CONFIG.DAC2_Multi_Tile_Sync {true}] [get_bd_cells usp_rf_data_converter_0]
endgroup
connect_bd_net [get_bd_pins xpm_cdc_gen_0/dest_out] [get_bd_pins usp_rf_data_converter_0/user_sysref_dac]
delete_bd_objs [get_bd_nets usp_rf_data_converter_0_clk_dac2]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins usp_rf_data_converter_0/s0_axis_aclk]
connect_bd_net [get_bd_pins usp_rf_data_converter_0/s1_axis_aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins usp_rf_data_converter_0/s2_axis_aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins system_ila_0/clk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins DAC_generator_16w_0/axi_aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins proc_sys_reset_0/slowest_sync_clk]
startgroup
make_bd_pins_external  [get_bd_cells util_ds_buf_0]
make_bd_intf_pins_external  [get_bd_cells util_ds_buf_0]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins clk_wiz_0/ref_clk]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Clk_slave {Auto} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD} Slave {/clk_wiz_0/s_axi_lite} ddr_seg {Auto} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins clk_wiz_0/s_axi_lite]
endgroup
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins proc_sys_reset_0/dcm_locked]
undo
connect_bd_net [get_bd_pins clk_wiz_0/locked] [get_bd_pins proc_sys_reset_0/dcm_locked]
group_bd_cells hier_ClockSystem [get_bd_cells util_ds_buf_0] [get_bd_cells proc_sys_reset_0] [get_bd_cells clk_wiz_0] [get_bd_cells xpm_cdc_gen_0]
regenerate_bd_layout
startgroup
make_bd_pins_external  [get_bd_pins hier_ClockSystem/xpm_cdc_gen_0/src_in]
endgroup
regenerate_bd_layout -hierarchy [get_bd_cells hier_ClockSystem]
add_files -fileset constrs_1 -norecurse C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/RFSoCoverlay_v2/RFSoCoverlay.srcs/constrs_1/new/RFSoCoverlay.xdc
import_files -fileset constrs_1 C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/RFSoCoverlay_v2/RFSoCoverlay.srcs/constrs_1/new/RFSoCoverlay.xdc
set_property name PL_SYSREF [get_bd_ports src_in_0]
set_property name PL_CLK [get_bd_ports BUFG_I_0]
set_property CONFIG.FREQ_HZ 500000000 [get_bd_ports PL_CLK]
regenerate_bd_layout
regenerate_bd_layout
group_bd_cells hier_DACgeneration [get_bd_cells DAC_generator_16w_0] [get_bd_cells system_ila_0] [get_bd_cells system_ila_1]
regenerate_bd_layout
set_property location {3 1358 301} [get_bd_cells usp_rf_data_converter_0]
regenerate_bd_layout
regenerate_bd_layout
apply_bd_automation -rule xilinx.com:bd_rule:rf_converter_usp -config {ADC0_AXIS_SOURCE "Custom" ADC2_AXIS_SOURCE "Custom" DAC0_AXIS_SOURCE "Custom" DAC1_AXIS_SOURCE "Custom" DAC2_AXIS_SOURCE "Custom" }  [get_bd_cells usp_rf_data_converter_0]
regenerate_bd_layout
regenerate_bd_layout
delete_bd_objs [get_bd_intf_ports dac0_clk]
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
save_bd_design
reset_run synth_1
reset_run design_1_usp_rf_data_converter_0_0_synth_1
reset_run design_1_xbar_0_synth_1
reset_run design_1_system_ila_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/PL_MODEL/design_1_wrapper.xsa
