Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Aug 29 01:31:12 2024
| Host         : Ingusto running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file safe_box_top_control_sets_placed.rpt
| Design       : safe_box_top
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    24 |
|    Minimum number of control sets                        |    24 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    82 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    24 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              39 |           12 |
| No           | No                    | Yes                    |             133 |           50 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              12 |            7 |
| Yes          | No                    | Yes                    |             158 |           50 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |              Enable Signal             | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+----------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | ed/led_pw_push1_out                    | reset_p_IBUF     |                1 |              1 |
|  clk_IBUF_BUFG | ed/E[1]                                | reset_p_IBUF     |                1 |              1 |
|  clk_IBUF_BUFG | ed/E[0]                                | reset_p_IBUF     |                1 |              1 |
|  clk_IBUF_BUFG | ed/E[2]                                | reset_p_IBUF     |                1 |              1 |
|  clk_IBUF_BUFG | fnd/rc/E[0]                            |                  |                1 |              4 |
|  clk_IBUF_BUFG | keypad/ed/col_reg[0][0]                | reset_p_IBUF     |                2 |              4 |
| ~clk_IBUF_BUFG | ed_clk/E[0]                            | reset_p_IBUF     |                2 |              4 |
|  clk_IBUF_BUFG | fnd/rc/ed/E[0]                         | reset_p_IBUF     |                1 |              5 |
|  clk_IBUF_BUFG | keypad/ed/ff_old_reg_1[0]              | reset_p_IBUF     |                2 |              5 |
|  clk_IBUF_BUFG | lcd/lcd/SCL_P_N/E[0]                   | reset_p_IBUF     |                2 |              6 |
|  clk_IBUF_BUFG | lcd/lcd/init_flag_reg[0]               | reset_p_IBUF     |                2 |              6 |
|  clk_IBUF_BUFG | lcd/lcd/send_reg[0]                    | reset_p_IBUF     |                3 |              6 |
|  clk_IBUF_BUFG | lcd/lcd/nolabel_line526/COMM_GO_P/E[0] | reset_p_IBUF     |                1 |              7 |
|  clk_IBUF_BUFG | lcd/lcd/data                           | reset_p_IBUF     |                3 |              7 |
|  clk_IBUF_BUFG | keypad/ed/E[0]                         | reset_p_IBUF     |                2 |              8 |
|  clk_IBUF_BUFG | lcd/lcd/E[0]                           |                  |                6 |              8 |
| ~clk_IBUF_BUFG | clk_us/ed1/ff_old_reg_0[0]             | reset_p_IBUF     |                3 |             10 |
| ~clk_IBUF_BUFG | clk_ms/ed2/E[0]                        | reset_p_IBUF     |                3 |             10 |
| ~clk_IBUF_BUFG | lcd/microsec_clk/ed1/ff_cur_reg_0      | reset_p_IBUF     |                6 |             22 |
| ~clk_IBUF_BUFG | lcd/lcd/usec_clk/ed1/ff_cur_reg_0      | reset_p_IBUF     |                6 |             22 |
|  clk_IBUF_BUFG |                                        | reset_p_IBUF     |               15 |             26 |
| ~clk_IBUF_BUFG | smmt/pwm_b/ed_n1/clk_freqx100_nedge    | reset_p_IBUF     |                8 |             32 |
|  clk_IBUF_BUFG |                                        |                  |               12 |             39 |
| ~clk_IBUF_BUFG |                                        | reset_p_IBUF     |               35 |            107 |
+----------------+----------------------------------------+------------------+------------------+----------------+


