--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml IP2SOC_Top.twx IP2SOC_Top.ncd -o IP2SOC_Top.twr
IP2SOC_Top.pcf -ucf Org-Sword.ucf

Design file:              IP2SOC_Top.ncd
Physical constraint file: IP2SOC_Top.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10224 paths analyzed, 731 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.204ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_60 (SLICE_X65Y52.C5), 98 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_60 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.497ns (Levels of Logic = 7)
  Clock Path Skew:      -0.070ns (0.552 - 0.622)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y11.DOADO2  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X63Y54.B6      net (fanout=1)        0.447   douta<2>
    SLICE_X63Y54.B       Tilo                  0.043   Cpu_data4bus<2>
                                                       U4/Mmux_Cpu_data4bus231
    SLICE_X63Y54.C6      net (fanout=1)        0.098   Cpu_data4bus<2>
    SLICE_X63Y54.CMUX    Tilo                  0.244   Cpu_data4bus<2>
                                                       U5/MUX1_DispData/Mmux_o_322
                                                       U5/MUX1_DispData/Mmux_o_2_f7_21
    SLICE_X63Y54.A4      net (fanout=13)       0.646   Disp_num<2>
    SLICE_X63Y54.A       Tilo                  0.043   Cpu_data4bus<2>
                                                       U6/SM1/HTS7/MSEG/XLXI_6
    SLICE_X63Y52.D6      net (fanout=2)        0.557   U6/SM1/HTS7/MSEG/XLXN_26
    SLICE_X63Y52.D       Tilo                  0.043   U6/SM1/HTS7/MSEG/XLXN_211
                                                       U6/SM1/HTS7/MSEG/XLXI_29
    SLICE_X63Y52.C5      net (fanout=1)        0.150   U6/SM1/HTS7/MSEG/XLXN_211
    SLICE_X63Y52.C       Tilo                  0.043   U6/SM1/HTS7/MSEG/XLXN_211
                                                       U6/SM1/HTS7/MSEG/XLXI_50
    SLICE_X65Y52.D6      net (fanout=1)        0.181   U6/XLXN_390<60>
    SLICE_X65Y52.D       Tilo                  0.043   U6/M2/buffer<60>
                                                       U6/M2/mux12011
    SLICE_X65Y52.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<60>
    SLICE_X65Y52.CLK     Tas                   0.009   U6/M2/buffer<60>
                                                       U6/M2/buffer_60_rstpot
                                                       U6/M2/buffer_60
    -------------------------------------------------  ---------------------------
    Total                                      4.497ns (2.268ns logic, 2.229ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_60 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.372ns (Levels of Logic = 7)
  Clock Path Skew:      -0.070ns (0.552 - 0.622)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y11.DOADO0  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X62Y53.B6      net (fanout=1)        0.571   douta<0>
    SLICE_X62Y53.B       Tilo                  0.043   Cpu_data4bus<0>
                                                       U4/Mmux_Cpu_data4bus11
    SLICE_X62Y53.C6      net (fanout=1)        0.105   Cpu_data4bus<0>
    SLICE_X62Y53.CMUX    Tilo                  0.239   Cpu_data4bus<0>
                                                       U5/MUX1_DispData/Mmux_o_3
                                                       U5/MUX1_DispData/Mmux_o_2_f7
    SLICE_X63Y54.A3      net (fanout=13)       0.395   Disp_num<0>
    SLICE_X63Y54.A       Tilo                  0.043   Cpu_data4bus<2>
                                                       U6/SM1/HTS7/MSEG/XLXI_6
    SLICE_X63Y52.D6      net (fanout=2)        0.557   U6/SM1/HTS7/MSEG/XLXN_26
    SLICE_X63Y52.D       Tilo                  0.043   U6/SM1/HTS7/MSEG/XLXN_211
                                                       U6/SM1/HTS7/MSEG/XLXI_29
    SLICE_X63Y52.C5      net (fanout=1)        0.150   U6/SM1/HTS7/MSEG/XLXN_211
    SLICE_X63Y52.C       Tilo                  0.043   U6/SM1/HTS7/MSEG/XLXN_211
                                                       U6/SM1/HTS7/MSEG/XLXI_50
    SLICE_X65Y52.D6      net (fanout=1)        0.181   U6/XLXN_390<60>
    SLICE_X65Y52.D       Tilo                  0.043   U6/M2/buffer<60>
                                                       U6/M2/mux12011
    SLICE_X65Y52.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<60>
    SLICE_X65Y52.CLK     Tas                   0.009   U6/M2/buffer<60>
                                                       U6/M2/buffer_60_rstpot
                                                       U6/M2/buffer_60
    -------------------------------------------------  ---------------------------
    Total                                      4.372ns (2.263ns logic, 2.109ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_60 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.186ns (Levels of Logic = 7)
  Clock Path Skew:      -0.070ns (0.552 - 0.622)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y11.DOADO3  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X62Y54.B6      net (fanout=1)        0.553   douta<3>
    SLICE_X62Y54.B       Tilo                  0.043   Cpu_data4bus<3>
                                                       U4/Mmux_Cpu_data4bus261
    SLICE_X62Y54.C6      net (fanout=1)        0.105   Cpu_data4bus<3>
    SLICE_X62Y54.CMUX    Tilo                  0.239   Cpu_data4bus<3>
                                                       U5/MUX1_DispData/Mmux_o_325
                                                       U5/MUX1_DispData/Mmux_o_2_f7_24
    SLICE_X63Y54.A6      net (fanout=13)       0.227   Disp_num<3>
    SLICE_X63Y54.A       Tilo                  0.043   Cpu_data4bus<2>
                                                       U6/SM1/HTS7/MSEG/XLXI_6
    SLICE_X63Y52.D6      net (fanout=2)        0.557   U6/SM1/HTS7/MSEG/XLXN_26
    SLICE_X63Y52.D       Tilo                  0.043   U6/SM1/HTS7/MSEG/XLXN_211
                                                       U6/SM1/HTS7/MSEG/XLXI_29
    SLICE_X63Y52.C5      net (fanout=1)        0.150   U6/SM1/HTS7/MSEG/XLXN_211
    SLICE_X63Y52.C       Tilo                  0.043   U6/SM1/HTS7/MSEG/XLXN_211
                                                       U6/SM1/HTS7/MSEG/XLXI_50
    SLICE_X65Y52.D6      net (fanout=1)        0.181   U6/XLXN_390<60>
    SLICE_X65Y52.D       Tilo                  0.043   U6/M2/buffer<60>
                                                       U6/M2/mux12011
    SLICE_X65Y52.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<60>
    SLICE_X65Y52.CLK     Tas                   0.009   U6/M2/buffer<60>
                                                       U6/M2/buffer_60_rstpot
                                                       U6/M2/buffer_60
    -------------------------------------------------  ---------------------------
    Total                                      4.186ns (2.263ns logic, 1.923ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_12 (SLICE_X56Y61.C5), 86 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.483ns (Levels of Logic = 7)
  Clock Path Skew:      -0.079ns (0.543 - 0.622)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y11.DOADO26 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X58Y61.B6      net (fanout=1)        0.563   douta<26>
    SLICE_X58Y61.B       Tilo                  0.043   Cpu_data4bus<26>
                                                       U4/Mmux_Cpu_data4bus191
    SLICE_X58Y61.C6      net (fanout=1)        0.105   Cpu_data4bus<26>
    SLICE_X58Y61.CMUX    Tilo                  0.239   Cpu_data4bus<26>
                                                       U5/MUX1_DispData/Mmux_o_318
                                                       U5/MUX1_DispData/Mmux_o_2_f7_17
    SLICE_X61Y61.A6      net (fanout=13)       0.488   Disp_num<26>
    SLICE_X61Y61.A       Tilo                  0.043   Cpu_data4bus<30>
                                                       U6/SM1/HTS1/MSEG/XLXI_6
    SLICE_X58Y62.B5      net (fanout=2)        0.426   U6/SM1/HTS1/MSEG/XLXN_26
    SLICE_X58Y62.B       Tilo                  0.043   U6/XLXN_390<2>
                                                       U6/SM1/HTS1/MSEG/XLXI_29
    SLICE_X58Y62.A4      net (fanout=1)        0.244   U6/SM1/HTS1/MSEG/XLXN_211
    SLICE_X58Y62.A       Tilo                  0.043   U6/XLXN_390<2>
                                                       U6/SM1/HTS1/MSEG/XLXI_50
    SLICE_X56Y61.D5      net (fanout=1)        0.235   U6/XLXN_390<12>
    SLICE_X56Y61.D       Tilo                  0.043   U6/M2/buffer<12>
                                                       U6/M2/mux6711
    SLICE_X56Y61.C5      net (fanout=1)        0.159   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<12>
    SLICE_X56Y61.CLK     Tas                   0.009   U6/M2/buffer<12>
                                                       U6/M2/buffer_12_rstpot
                                                       U6/M2/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      4.483ns (2.263ns logic, 2.220ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.355ns (Levels of Logic = 7)
  Clock Path Skew:      -0.079ns (0.543 - 0.622)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y11.DOADO27 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X60Y61.B6      net (fanout=1)        0.604   douta<27>
    SLICE_X60Y61.B       Tilo                  0.043   Cpu_data4bus<27>
                                                       U4/Mmux_Cpu_data4bus201
    SLICE_X60Y61.C6      net (fanout=1)        0.103   Cpu_data4bus<27>
    SLICE_X60Y61.CMUX    Tilo                  0.244   Cpu_data4bus<27>
                                                       U5/MUX1_DispData/Mmux_o_319
                                                       U5/MUX1_DispData/Mmux_o_2_f7_18
    SLICE_X60Y62.A4      net (fanout=13)       0.447   Disp_num<27>
    SLICE_X60Y62.A       Tilo                  0.043   U6/XLXN_390<7>
                                                       U6/SM1/HTS1/MSEG/XLXI_5
    SLICE_X58Y62.B6      net (fanout=2)        0.295   U6/SM1/HTS1/MSEG/XLXN_119
    SLICE_X58Y62.B       Tilo                  0.043   U6/XLXN_390<2>
                                                       U6/SM1/HTS1/MSEG/XLXI_29
    SLICE_X58Y62.A4      net (fanout=1)        0.244   U6/SM1/HTS1/MSEG/XLXN_211
    SLICE_X58Y62.A       Tilo                  0.043   U6/XLXN_390<2>
                                                       U6/SM1/HTS1/MSEG/XLXI_50
    SLICE_X56Y61.D5      net (fanout=1)        0.235   U6/XLXN_390<12>
    SLICE_X56Y61.D       Tilo                  0.043   U6/M2/buffer<12>
                                                       U6/M2/mux6711
    SLICE_X56Y61.C5      net (fanout=1)        0.159   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<12>
    SLICE_X56Y61.CLK     Tas                   0.009   U6/M2/buffer<12>
                                                       U6/M2/buffer_12_rstpot
                                                       U6/M2/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      4.355ns (2.268ns logic, 2.087ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.346ns (Levels of Logic = 7)
  Clock Path Skew:      -0.079ns (0.543 - 0.622)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y11.DOADO25 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X61Y59.B5      net (fanout=1)        0.364   douta<25>
    SLICE_X61Y59.B       Tilo                  0.043   Cpu_data4bus<25>
                                                       U4/Mmux_Cpu_data4bus181
    SLICE_X61Y59.C6      net (fanout=1)        0.098   Cpu_data4bus<25>
    SLICE_X61Y59.CMUX    Tilo                  0.244   Cpu_data4bus<25>
                                                       U5/MUX1_DispData/Mmux_o_317
                                                       U5/MUX1_DispData/Mmux_o_2_f7_16
    SLICE_X60Y62.A3      net (fanout=12)       0.683   Disp_num<25>
    SLICE_X60Y62.A       Tilo                  0.043   U6/XLXN_390<7>
                                                       U6/SM1/HTS1/MSEG/XLXI_5
    SLICE_X58Y62.B6      net (fanout=2)        0.295   U6/SM1/HTS1/MSEG/XLXN_119
    SLICE_X58Y62.B       Tilo                  0.043   U6/XLXN_390<2>
                                                       U6/SM1/HTS1/MSEG/XLXI_29
    SLICE_X58Y62.A4      net (fanout=1)        0.244   U6/SM1/HTS1/MSEG/XLXN_211
    SLICE_X58Y62.A       Tilo                  0.043   U6/XLXN_390<2>
                                                       U6/SM1/HTS1/MSEG/XLXI_50
    SLICE_X56Y61.D5      net (fanout=1)        0.235   U6/XLXN_390<12>
    SLICE_X56Y61.D       Tilo                  0.043   U6/M2/buffer<12>
                                                       U6/M2/mux6711
    SLICE_X56Y61.C5      net (fanout=1)        0.159   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<12>
    SLICE_X56Y61.CLK     Tas                   0.009   U6/M2/buffer<12>
                                                       U6/M2/buffer_12_rstpot
                                                       U6/M2/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      4.346ns (2.268ns logic, 2.078ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_14 (SLICE_X59Y64.C5), 57 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_14 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.384ns (Levels of Logic = 6)
  Clock Path Skew:      -0.080ns (0.542 - 0.622)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y11.DOADO27 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X60Y61.B6      net (fanout=1)        0.604   douta<27>
    SLICE_X60Y61.B       Tilo                  0.043   Cpu_data4bus<27>
                                                       U4/Mmux_Cpu_data4bus201
    SLICE_X60Y61.C6      net (fanout=1)        0.103   Cpu_data4bus<27>
    SLICE_X60Y61.CMUX    Tilo                  0.244   Cpu_data4bus<27>
                                                       U5/MUX1_DispData/Mmux_o_319
                                                       U5/MUX1_DispData/Mmux_o_2_f7_18
    SLICE_X56Y63.C4      net (fanout=13)       0.646   Disp_num<27>
    SLICE_X56Y63.C       Tilo                  0.043   U6/M2/buffer<11>
                                                       U6/SM1/HTS1/MSEG/XLXI_20
    SLICE_X56Y63.D4      net (fanout=2)        0.244   U6/SM1/HTS1/MSEG/XLXN_74
    SLICE_X56Y63.D       Tilo                  0.043   U6/M2/buffer<11>
                                                       U6/SM1/HTS1/MSEG/XLXI_48
    SLICE_X59Y64.D5      net (fanout=1)        0.412   U6/XLXN_390<14>
    SLICE_X59Y64.D       Tilo                  0.043   U6/M2/buffer<14>
                                                       U6/M2/mux6911
    SLICE_X59Y64.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<14>
    SLICE_X59Y64.CLK     Tas                   0.009   U6/M2/buffer<14>
                                                       U6/M2/buffer_14_rstpot
                                                       U6/M2/buffer_14
    -------------------------------------------------  ---------------------------
    Total                                      4.384ns (2.225ns logic, 2.159ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_14 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.207ns (Levels of Logic = 5)
  Clock Path Skew:      -0.080ns (0.542 - 0.622)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y11.DOADO27 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X60Y61.B6      net (fanout=1)        0.604   douta<27>
    SLICE_X60Y61.B       Tilo                  0.043   Cpu_data4bus<27>
                                                       U4/Mmux_Cpu_data4bus201
    SLICE_X60Y61.C6      net (fanout=1)        0.103   Cpu_data4bus<27>
    SLICE_X60Y61.CMUX    Tilo                  0.244   Cpu_data4bus<27>
                                                       U5/MUX1_DispData/Mmux_o_319
                                                       U5/MUX1_DispData/Mmux_o_2_f7_18
    SLICE_X56Y63.D2      net (fanout=13)       0.756   Disp_num<27>
    SLICE_X56Y63.D       Tilo                  0.043   U6/M2/buffer<11>
                                                       U6/SM1/HTS1/MSEG/XLXI_48
    SLICE_X59Y64.D5      net (fanout=1)        0.412   U6/XLXN_390<14>
    SLICE_X59Y64.D       Tilo                  0.043   U6/M2/buffer<14>
                                                       U6/M2/mux6911
    SLICE_X59Y64.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<14>
    SLICE_X59Y64.CLK     Tas                   0.009   U6/M2/buffer<14>
                                                       U6/M2/buffer_14_rstpot
                                                       U6/M2/buffer_14
    -------------------------------------------------  ---------------------------
    Total                                      4.207ns (2.182ns logic, 2.025ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.763ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_14 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.122ns (Levels of Logic = 6)
  Clock Path Skew:      -0.080ns (0.542 - 0.622)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y11.DOADO26 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X58Y61.B6      net (fanout=1)        0.563   douta<26>
    SLICE_X58Y61.B       Tilo                  0.043   Cpu_data4bus<26>
                                                       U4/Mmux_Cpu_data4bus191
    SLICE_X58Y61.C6      net (fanout=1)        0.105   Cpu_data4bus<26>
    SLICE_X58Y61.CMUX    Tilo                  0.239   Cpu_data4bus<26>
                                                       U5/MUX1_DispData/Mmux_o_318
                                                       U5/MUX1_DispData/Mmux_o_2_f7_17
    SLICE_X56Y63.C6      net (fanout=13)       0.428   Disp_num<26>
    SLICE_X56Y63.C       Tilo                  0.043   U6/M2/buffer<11>
                                                       U6/SM1/HTS1/MSEG/XLXI_20
    SLICE_X56Y63.D4      net (fanout=2)        0.244   U6/SM1/HTS1/MSEG/XLXN_74
    SLICE_X56Y63.D       Tilo                  0.043   U6/M2/buffer<11>
                                                       U6/SM1/HTS1/MSEG/XLXI_48
    SLICE_X59Y64.D5      net (fanout=1)        0.412   U6/XLXN_390<14>
    SLICE_X59Y64.D       Tilo                  0.043   U6/M2/buffer<14>
                                                       U6/M2/mux6911
    SLICE_X59Y64.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<14>
    SLICE_X59Y64.CLK     Tas                   0.009   U6/M2/buffer<14>
                                                       U6/M2/buffer_14_rstpot
                                                       U6/M2/buffer_14
    -------------------------------------------------  ---------------------------
    Total                                      4.122ns (2.220ns logic, 1.902ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_61 (SLICE_X63Y51.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.166ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_61 (FF)
  Destination:          U6/M2/buffer_61 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.166ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_61 to U6/M2/buffer_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y51.AQ      Tcko                  0.100   U6/M2/buffer<61>
                                                       U6/M2/buffer_61
    SLICE_X63Y51.A6      net (fanout=2)        0.098   U6/M2/buffer<61>
    SLICE_X63Y51.CLK     Tah         (-Th)     0.032   U6/M2/buffer<61>
                                                       U6/M2/buffer_61_rstpot
                                                       U6/M2/buffer_61
    -------------------------------------------------  ---------------------------
    Total                                      0.166ns (0.068ns logic, 0.098ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_53 (SLICE_X55Y55.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.167ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_53 (FF)
  Destination:          U6/M2/buffer_53 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.167ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_53 to U6/M2/buffer_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y55.AQ      Tcko                  0.100   U6/M2/buffer<56>
                                                       U6/M2/buffer_53
    SLICE_X55Y55.A6      net (fanout=2)        0.099   U6/M2/buffer<53>
    SLICE_X55Y55.CLK     Tah         (-Th)     0.032   U6/M2/buffer<56>
                                                       U6/M2/buffer_53_rstpot
                                                       U6/M2/buffer_53
    -------------------------------------------------  ---------------------------
    Total                                      0.167ns (0.068ns logic, 0.099ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_21 (SLICE_X55Y58.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.167ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_21 (FF)
  Destination:          U6/M2/buffer_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.167ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_21 to U6/M2/buffer_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y58.AQ      Tcko                  0.100   U6/M2/buffer<22>
                                                       U6/M2/buffer_21
    SLICE_X55Y58.A6      net (fanout=2)        0.099   U6/M2/buffer<21>
    SLICE_X55Y58.CLK     Tah         (-Th)     0.032   U6/M2/buffer<22>
                                                       U6/M2/buffer_21_rstpot
                                                       U6/M2/buffer_21
    -------------------------------------------------  ---------------------------
    Total                                      0.167ns (0.068ns logic, 0.099ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y11.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y11.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y11.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    5.395|    4.602|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10224 paths, 0 nets, and 2184 connections

Design statistics:
   Minimum period:   9.204ns{1}   (Maximum frequency: 108.648MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jun 24 09:01:43 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5119 MB



