// Seed: 994584902
module module_0 (
    output tri0 id_0,
    output supply1 id_1,
    input supply0 id_2,
    input wire id_3,
    input tri1 id_4
);
  always_ff @(id_3) id_1 = id_4;
  always id_0 = id_4;
  wire id_6;
  assign id_0 = 1;
endmodule
module module_1 (
    input uwire id_0,
    output wire id_1,
    input uwire id_2,
    input supply1 id_3,
    output supply1 id_4,
    output supply0 id_5,
    input supply0 id_6,
    output wor id_7,
    input tri id_8,
    output tri id_9
);
  id_11(
      ~1
  ); module_0(
      id_9, id_7, id_0, id_2, id_8
  );
endmodule
