# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do proc_fix_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Proc_IP {C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Proc_IP/positivo_fx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:23:56 on Jun 12,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Proc_IP" C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Proc_IP/positivo_fx.v 
# -- Compiling module positivo_fx
# 
# Top level modules:
# 	positivo_fx
# End time: 23:23:56 on Jun 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/proc_fix_H {C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/proc_fix_H/proc_fix.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:23:56 on Jun 12,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/proc_fix_H" C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/proc_fix_H/proc_fix.v 
# -- Compiling module proc_fix
# 
# Top level modules:
# 	proc_fix
# End time: 23:23:56 on Jun 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Proc_IP {C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Proc_IP/ula_fx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:23:56 on Jun 12,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Proc_IP" C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Proc_IP/ula_fx.v 
# -- Compiling module ula_fx
# 
# Top level modules:
# 	ula_fx
# End time: 23:23:56 on Jun 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Proc_IP {C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Proc_IP/stack_pointer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:23:57 on Jun 12,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Proc_IP" C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Proc_IP/stack_pointer.v 
# -- Compiling module stack_pointer
# 
# Top level modules:
# 	stack_pointer
# End time: 23:23:57 on Jun 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Proc_IP {C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Proc_IP/proc_fx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:23:57 on Jun 12,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Proc_IP" C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Proc_IP/proc_fx.v 
# -- Compiling module proc_fx
# 
# Top level modules:
# 	proc_fx
# End time: 23:23:57 on Jun 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Proc_IP {C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Proc_IP/prefetch.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:23:57 on Jun 12,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Proc_IP" C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Proc_IP/prefetch.v 
# -- Compiling module prefetch
# 
# Top level modules:
# 	prefetch
# End time: 23:23:57 on Jun 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Proc_IP {C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Proc_IP/pc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:23:57 on Jun 12,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Proc_IP" C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Proc_IP/pc.v 
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 23:23:57 on Jun 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Proc_IP {C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Proc_IP/mem_instr.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:23:57 on Jun 12,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Proc_IP" C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Proc_IP/mem_instr.v 
# -- Compiling module mem_instr
# 
# Top level modules:
# 	mem_instr
# End time: 23:23:57 on Jun 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Proc_IP {C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Proc_IP/mem_data.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:23:57 on Jun 12,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Proc_IP" C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Proc_IP/mem_data.v 
# -- Compiling module mem_data
# 
# Top level modules:
# 	mem_data
# End time: 23:23:57 on Jun 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Proc_IP {C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Proc_IP/instr_dec_fx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:23:57 on Jun 12,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Proc_IP" C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Proc_IP/instr_dec_fx.v 
# -- Compiling module instr_dec_fx
# 
# Top level modules:
# 	instr_dec_fx
# End time: 23:23:57 on Jun 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Proc_IP {C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Proc_IP/core_fx.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:23:57 on Jun 12,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Proc_IP" C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Proc_IP/core_fx.v 
# -- Compiling module core_fx
# 
# Top level modules:
# 	core_fx
# End time: 23:23:58 on Jun 12,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Proc_IP {C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Proc_IP/addr_dec.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:23:58 on Jun 12,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Proc_IP" C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Proc_IP/addr_dec.v 
# -- Compiling module addr_dec
# 
# Top level modules:
# 	addr_dec
# End time: 23:23:58 on Jun 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/proc_fix_H {C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/proc_fix_H/multicore.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:23:58 on Jun 12,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/proc_fix_H" C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/proc_fix_H/multicore.v 
# -- Compiling module multicore
# 
# Top level modules:
# 	multicore
# End time: 23:23:58 on Jun 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Quartus_Files/../proc_fix_H {C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Quartus_Files/../proc_fix_H/multicore_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:23:58 on Jun 12,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Quartus_Files/../proc_fix_H" C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Quartus_Files/../proc_fix_H/multicore_tb.v 
# -- Compiling module multicore_tb
# 
# Top level modules:
# 	multicore_tb
# End time: 23:23:58 on Jun 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  multicore_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" multicore_tb 
# Start time: 23:24:01 on Jun 12,2020
# Loading work.multicore_tb
# Loading work.multicore
# ** Error: (vsim-3033) C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/proc_fix_H/multicore.v(103): Instantiation of 'proc_fix' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/multicore File: C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/proc_fix_H/multicore.v
#         Searched libraries:
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/cycloneive
#             C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Quartus_Files/simulation/modelsim/rtl_work
#             C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Quartus_Files/simulation/modelsim/rtl_work
# ** Error: (vsim-3033) C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/proc_fix_H/multicore.v(104): Instantiation of 'proc_fix' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/multicore File: C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/proc_fix_H/multicore.v
#         Searched libraries:
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/cycloneive
#             C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Quartus_Files/simulation/modelsim/rtl_work
#             C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Quartus_Files/simulation/modelsim/rtl_work
# ** Error: (vsim-3033) C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/proc_fix_H/multicore.v(105): Instantiation of 'proc_fix' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/multicore File: C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/proc_fix_H/multicore.v
#         Searched libraries:
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/cycloneive
#             C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Quartus_Files/simulation/modelsim/rtl_work
#             C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Quartus_Files/simulation/modelsim/rtl_work
# ** Error: (vsim-3033) C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/proc_fix_H/multicore.v(106): Instantiation of 'proc_fix' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/multicore File: C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/proc_fix_H/multicore.v
#         Searched libraries:
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/cycloneive
#             C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Quartus_Files/simulation/modelsim/rtl_work
#             C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Quartus_Files/simulation/modelsim/rtl_work
# ** Error: (vsim-3033) C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/proc_fix_H/multicore.v(107): Instantiation of 'proc_fix' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/multicore File: C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/proc_fix_H/multicore.v
#         Searched libraries:
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/cycloneive
#             C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Quartus_Files/simulation/modelsim/rtl_work
#             C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Quartus_Files/simulation/modelsim/rtl_work
# ** Error: (vsim-3033) C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/proc_fix_H/multicore.v(108): Instantiation of 'proc_fix' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/multicore File: C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/proc_fix_H/multicore.v
#         Searched libraries:
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/cycloneive
#             C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Quartus_Files/simulation/modelsim/rtl_work
#             C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Quartus_Files/simulation/modelsim/rtl_work
# ** Error: (vsim-3033) C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/proc_fix_H/multicore.v(109): Instantiation of 'proc_fix' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/multicore File: C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/proc_fix_H/multicore.v
#         Searched libraries:
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/cycloneive
#             C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Quartus_Files/simulation/modelsim/rtl_work
#             C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Quartus_Files/simulation/modelsim/rtl_work
# ** Error: (vsim-3033) C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/proc_fix_H/multicore.v(110): Instantiation of 'proc_fix' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/multicore File: C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/proc_fix_H/multicore.v
#         Searched libraries:
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/cycloneive
#             C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Quartus_Files/simulation/modelsim/rtl_work
#             C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Quartus_Files/simulation/modelsim/rtl_work
# ** Error: (vsim-3033) C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/proc_fix_H/multicore.v(111): Instantiation of 'proc_fix' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/multicore File: C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/proc_fix_H/multicore.v
#         Searched libraries:
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/cycloneive
#             C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Quartus_Files/simulation/modelsim/rtl_work
#             C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Quartus_Files/simulation/modelsim/rtl_work
# ** Error: (vsim-3033) C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/proc_fix_H/multicore.v(112): Instantiation of 'proc_fix' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/multicore File: C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/proc_fix_H/multicore.v
#         Searched libraries:
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/cycloneive
#             C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Quartus_Files/simulation/modelsim/rtl_work
#             C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Quartus_Files/simulation/modelsim/rtl_work
# ** Error: (vsim-3033) C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/proc_fix_H/multicore.v(113): Instantiation of 'proc_fix' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/multicore File: C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/proc_fix_H/multicore.v
#         Searched libraries:
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/cycloneive
#             C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Quartus_Files/simulation/modelsim/rtl_work
#             C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Quartus_Files/simulation/modelsim/rtl_work
# ** Error: (vsim-3033) C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/proc_fix_H/multicore.v(114): Instantiation of 'proc_fix' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/multicore File: C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/proc_fix_H/multicore.v
#         Searched libraries:
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/cycloneive
#             C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Quartus_Files/simulation/modelsim/rtl_work
#             C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Quartus_Files/simulation/modelsim/rtl_work
# ** Error: (vsim-3033) C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/proc_fix_H/multicore.v(115): Instantiation of 'proc_fix' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/multicore File: C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/proc_fix_H/multicore.v
#         Searched libraries:
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/cycloneive
#             C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Quartus_Files/simulation/modelsim/rtl_work
#             C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Quartus_Files/simulation/modelsim/rtl_work
# ** Error: (vsim-3033) C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/proc_fix_H/multicore.v(116): Instantiation of 'proc_fix' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/multicore File: C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/proc_fix_H/multicore.v
#         Searched libraries:
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/cycloneive
#             C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Quartus_Files/simulation/modelsim/rtl_work
#             C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Quartus_Files/simulation/modelsim/rtl_work
# ** Error: (vsim-3033) C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/proc_fix_H/multicore.v(117): Instantiation of 'proc_fix' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/multicore File: C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/proc_fix_H/multicore.v
#         Searched libraries:
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/cycloneive
#             C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Quartus_Files/simulation/modelsim/rtl_work
#             C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Quartus_Files/simulation/modelsim/rtl_work
# ** Error: (vsim-3033) C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/proc_fix_H/multicore.v(118): Instantiation of 'proc_fix' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/multicore File: C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/proc_fix_H/multicore.v
#         Searched libraries:
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/cycloneive
#             C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Quartus_Files/simulation/modelsim/rtl_work
#             C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Quartus_Files/simulation/modelsim/rtl_work
# ** Error: (vsim-3033) C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/proc_fix_H/multicore.v(119): Instantiation of 'proc_fix' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/multicore File: C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/proc_fix_H/multicore.v
#         Searched libraries:
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/cycloneive
#             C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Quartus_Files/simulation/modelsim/rtl_work
#             C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Quartus_Files/simulation/modelsim/rtl_work
# ** Error: (vsim-3033) C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/proc_fix_H/multicore.v(120): Instantiation of 'proc_fix' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/multicore File: C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/proc_fix_H/multicore.v
#         Searched libraries:
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/cycloneive
#             C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Quartus_Files/simulation/modelsim/rtl_work
#             C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Quartus_Files/simulation/modelsim/rtl_work
# ** Error: (vsim-3033) C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/proc_fix_H/multicore.v(121): Instantiation of 'proc_fix' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/multicore File: C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/proc_fix_H/multicore.v
#         Searched libraries:
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/cycloneive
#             C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Quartus_Files/simulation/modelsim/rtl_work
#             C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Quartus_Files/simulation/modelsim/rtl_work
# ** Error: (vsim-3033) C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/proc_fix_H/multicore.v(122): Instantiation of 'proc_fix' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/multicore File: C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/proc_fix_H/multicore.v
#         Searched libraries:
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/cycloneive
#             C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Quartus_Files/simulation/modelsim/rtl_work
#             C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Quartus_Files/simulation/modelsim/rtl_work
# ** Error: (vsim-3033) C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/proc_fix_H/multicore.v(123): Instantiation of 'proc_fix' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/multicore File: C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/proc_fix_H/multicore.v
#         Searched libraries:
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/cycloneive
#             C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Quartus_Files/simulation/modelsim/rtl_work
#             C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Quartus_Files/simulation/modelsim/rtl_work
# ** Error: (vsim-3033) C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/proc_fix_H/multicore.v(124): Instantiation of 'proc_fix' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/multicore File: C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/proc_fix_H/multicore.v
#         Searched libraries:
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/cycloneive
#             C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Quartus_Files/simulation/modelsim/rtl_work
#             C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Quartus_Files/simulation/modelsim/rtl_work
# ** Error: (vsim-3033) C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/proc_fix_H/multicore.v(125): Instantiation of 'proc_fix' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/multicore File: C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/proc_fix_H/multicore.v
#         Searched libraries:
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/cycloneive
#             C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Quartus_Files/simulation/modelsim/rtl_work
#             C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Quartus_Files/simulation/modelsim/rtl_work
# ** Error: (vsim-3033) C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/proc_fix_H/multicore.v(126): Instantiation of 'proc_fix' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /multicore_tb/multicore File: C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/proc_fix_H/multicore.v
#         Searched libraries:
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/cycloneive
#             C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Quartus_Files/simulation/modelsim/rtl_work
#             C:/Users/melis/Desktop/GitDesk/multicore/proc_fix/proc_fix/Hardware/Quartus_Files/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./proc_fix_run_msim_rtl_verilog.do PAUSED at line 24
# End time: 23:24:40 on Jun 12,2020, Elapsed time: 0:00:39
# Errors: 24, Warnings: 0
