
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002531                       # Number of seconds simulated
sim_ticks                                  2530839000                       # Number of ticks simulated
final_tick                                 2530839000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  52343                       # Simulator instruction rate (inst/s)
host_op_rate                                   111065                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               35377991                       # Simulator tick rate (ticks/s)
host_mem_usage                                2212164                       # Number of bytes of host memory used
host_seconds                                    71.54                       # Real time elapsed on the host
sim_insts                                     3744478                       # Number of instructions simulated
sim_ops                                       7945257                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             30144                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data             61312                       # Number of bytes read from this memory
system.physmem.bytes_read::total                91456                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        30144                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           30144                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                471                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                958                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1429                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst             11910675                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             24225958                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                36136633                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst        11910675                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           11910675                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst            11910675                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            24225958                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               36136633                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                       1123.361720                       # Cycle average of tags in use
system.l2.total_refs                             6382                       # Total number of references to valid blocks.
system.l2.sampled_refs                           1212                       # Sample count of references to valid blocks.
system.l2.avg_refs                           5.265677                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           214.950002                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             420.948964                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             487.462753                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.052478                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.102771                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.119009                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.274258                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                 5985                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                  297                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    6282                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks              339                       # number of Writeback hits
system.l2.Writeback_hits::total                   339                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data                  9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     9                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                  5985                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   306                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6291                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 5985                       # number of overall hits
system.l2.overall_hits::cpu.data                  306                       # number of overall hits
system.l2.overall_hits::total                    6291                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                472                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                513                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   985                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              445                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 445                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 472                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 958                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1430                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                472                       # number of overall misses
system.l2.overall_misses::cpu.data                958                       # number of overall misses
system.l2.overall_misses::total                  1430                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     25234500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     27703000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        52937500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     23382000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      23382000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      25234500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      51085000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         76319500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     25234500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     51085000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        76319500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst             6457                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data              810                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                7267                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks          339                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total               339                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            454                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               454                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              6457                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              1264                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 7721                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             6457                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             1264                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                7721                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.073099                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.633333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.135544                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.980176                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.980176                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.073099                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.757911                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.185209                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.073099                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.757911                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.185209                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53462.923729                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 54001.949318                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53743.654822                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52543.820225                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52543.820225                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53462.923729                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 53324.634656                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53370.279720                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53462.923729                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 53324.634656                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53370.279720                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst           472                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           513                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              985                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          445                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            445                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            472                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            958                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1430                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           472                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           958                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1430                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     19498000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data     21438000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     40936000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     17960000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     17960000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     19498000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     39398000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     58896000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     19498000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     39398000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     58896000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.073099                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.633333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.135544                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.980176                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.980176                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.073099                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.757911                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.185209                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.073099                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.757911                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.185209                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41309.322034                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 41789.473684                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41559.390863                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40359.550562                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40359.550562                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41309.322034                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 41125.260960                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41186.013986                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41309.322034                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 41125.260960                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41186.013986                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                 1372106                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1372106                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            128797                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               707040                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  684762                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.849117                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                 1341                       # Number of system calls
system.cpu.numCycles                          5061679                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             896260                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5409137                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1372106                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             684762                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       3330686                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  706123                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                 222304                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                   17                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            98                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                    764055                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 35150                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            5026630                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.231070                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.851367                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1797822     35.77%     35.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   323201      6.43%     42.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   276571      5.50%     47.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   177725      3.54%     51.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  2451311     48.77%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5026630                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.271077                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.068645                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1166932                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                166295                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   3058358                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 57780                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 577265                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               10808425                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 577265                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1290223                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   31099                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          19329                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2992728                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                115986                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               10565666                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     7                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   7294                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                 50480                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands            12070509                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              26042463                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         23978686                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           2063777                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               9277947                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  2792562                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               1353                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           1354                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    144703                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               970217                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              928225                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             18668                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             7799                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   10019980                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                1396                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   9269392                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            185119                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         2062447                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      3011414                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             54                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       5026630                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.844057                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.467291                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1538997     30.62%     30.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              583640     11.61%     42.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              689671     13.72%     55.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1550878     30.85%     86.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              663444     13.20%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5026630                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  350067     70.32%     70.32% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     70.32% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     70.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                147754     29.68%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            211095      2.28%      2.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7094948     76.54%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              230509      2.49%     81.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     81.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     81.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     81.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     81.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     81.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     81.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.31% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               921812      9.94%     91.25% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              811028      8.75%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9269392                       # Type of FU issued
system.cpu.iq.rate                           1.831288                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      497821                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.053706                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           22866906                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          11415077                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      8344345                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             1381448                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             668779                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       611599                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                8793524                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  762594                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            39127                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       236139                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           58                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           33                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       169822                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            13                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 577265                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   28207                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  1485                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            10021376                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1985                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                970217                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               928225                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               1353                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1035                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             33                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          40370                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       145236                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               185606                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               9078141                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                881382                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            191251                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1659536                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1066255                       # Number of branches executed
system.cpu.iew.exec_stores                     778154                       # Number of stores executed
system.cpu.iew.exec_rate                     1.793504                       # Inst execution rate
system.cpu.iew.wb_sent                        8970500                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       8955944                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   6108926                       # num instructions producing a value
system.cpu.iew.wb_consumers                   9259543                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.769362                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.659744                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         2076131                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1342                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            128812                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      4449365                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.785706                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.626798                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1515244     34.06%     34.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       777176     17.47%     51.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       446299     10.03%     61.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       567101     12.75%     74.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1143545     25.70%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4449365                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              3744478                       # Number of instructions committed
system.cpu.commit.committedOps                7945257                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        1492481                       # Number of memory references committed
system.cpu.commit.loads                        734078                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     956802                       # Number of branches committed
system.cpu.commit.fp_insts                     598767                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   7732762                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events               1143545                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                     13327208                       # The number of ROB reads
system.cpu.rob.rob_writes                    20620228                       # The number of ROB writes
system.cpu.timesIdled                            1881                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           35049                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     3744478                       # Number of Instructions Simulated
system.cpu.committedOps                       7945257                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total               3744478                       # Number of Instructions Simulated
system.cpu.cpi                               1.351772                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.351772                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.739770                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.739770                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 17595524                       # number of integer regfile reads
system.cpu.int_regfile_writes                10008208                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    782825                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   220738                       # number of floating regfile writes
system.cpu.misc_regfile_reads                 3621314                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                   6066                       # number of replacements
system.cpu.icache.tagsinuse                357.820983                       # Cycle average of tags in use
system.cpu.icache.total_refs                   757412                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                   6455                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                 117.337258                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     357.820983                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.698869                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.698869                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst       757412                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          757412                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        757412                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           757412                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       757412                       # number of overall hits
system.cpu.icache.overall_hits::total          757412                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         6643                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6643                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         6643                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6643                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         6643                       # number of overall misses
system.cpu.icache.overall_misses::total          6643                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    109465500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    109465500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    109465500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    109465500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    109465500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    109465500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       764055                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       764055                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       764055                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       764055                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       764055                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       764055                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.008694                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008694                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.008694                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008694                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.008694                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008694                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 16478.323047                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 16478.323047                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 16478.323047                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 16478.323047                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 16478.323047                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 16478.323047                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           36                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           36                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          186                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          186                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          186                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          186                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          186                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          186                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         6457                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         6457                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         6457                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         6457                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         6457                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         6457                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     91542500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     91542500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     91542500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     91542500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     91542500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     91542500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.008451                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008451                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.008451                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008451                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.008451                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008451                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 14177.249497                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14177.249497                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 14177.249497                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14177.249497                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 14177.249497                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14177.249497                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                    752                       # number of replacements
system.cpu.dcache.tagsinuse                508.022622                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  1599690                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                   1264                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                1265.577532                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle               43444000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     508.022622                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.992232                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.992232                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data       841192                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          841192                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       758498                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         758498                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       1599690                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1599690                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      1599690                       # number of overall hits
system.cpu.dcache.overall_hits::total         1599690                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         2159                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2159                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          456                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          456                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         2615                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2615                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         2615                       # number of overall misses
system.cpu.dcache.overall_misses::total          2615                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     90722500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     90722500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     24930500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     24930500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    115653000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    115653000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    115653000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    115653000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       843351                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       843351                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       758954                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       758954                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      1602305                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1602305                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      1602305                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1602305                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002560                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002560                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000601                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000601                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.001632                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001632                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.001632                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001632                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 42020.611394                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42020.611394                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 54672.149123                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54672.149123                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 44226.768642                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44226.768642                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 44226.768642                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44226.768642                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          305                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks          339                       # number of writebacks
system.cpu.dcache.writebacks::total               339                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         1349                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1349                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         1351                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1351                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         1351                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1351                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          810                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          810                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          454                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          454                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         1264                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1264                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         1264                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1264                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     31502000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     31502000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     23926000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     23926000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     55428000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     55428000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     55428000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     55428000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000960                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000960                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000598                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000598                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000789                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000789                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000789                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000789                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 38891.358025                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38891.358025                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 52700.440529                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52700.440529                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 43851.265823                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43851.265823                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 43851.265823                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43851.265823                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
