

================================================================
== Vitis HLS Report for 'radiation_injector'
================================================================
* Date:           Mon Mar  2 00:11:21 2026

* Version:        2025.2 (Build 6295257 on Nov 14 2025)
* Project:        radiation_injector
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|       16|  10.000 ns|  0.160 us|    2|   17|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 17 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.69>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10" [radiation_injector.cpp:3]   --->   Operation 18 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 16384, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 4"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weight_mem, void @empty_3, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weight_mem, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %wr_addr"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wr_addr, void @empty_3, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wr_addr, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %wr_data"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wr_data, void @empty_3, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wr_data, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.00ns)   --->   "%wr_data_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %wr_data" [radiation_injector.cpp:5]   --->   Operation 30 'read' 'wr_data_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 31 [1/1] (1.00ns)   --->   "%wr_addr_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %wr_addr" [radiation_injector.cpp:5]   --->   Operation 31 'read' 'wr_addr_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 32 [1/1] (1.00ns)   --->   "%weight_mem_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %weight_mem" [radiation_injector.cpp:5]   --->   Operation 32 'read' 'weight_mem_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i18 @_ssdm_op_PartSelect.i18.i32.i32.i32, i32 %wr_addr_read, i32 14, i32 31" [radiation_injector.cpp:20]   --->   Operation 33 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.56ns)   --->   "%icmp_ln20 = icmp_eq  i18 %tmp_1, i18 0" [radiation_injector.cpp:20]   --->   Operation 34 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %if.end, void %if.then" [radiation_injector.cpp:20]   --->   Operation 35 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln21 = trunc i32 %wr_addr_read" [radiation_injector.cpp:21]   --->   Operation 36 'trunc' 'trunc_ln21' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %trunc_ln21, i2 0" [radiation_injector.cpp:21]   --->   Operation 37 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i16 %shl_ln" [radiation_injector.cpp:21]   --->   Operation 38 'zext' 'zext_ln21' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (2.69ns)   --->   "%add_ln21 = add i64 %zext_ln21, i64 %weight_mem_read" [radiation_injector.cpp:21]   --->   Operation 39 'add' 'add_ln21' <Predicate = (icmp_ln20)> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln21, i32 2, i32 63" [radiation_injector.cpp:21]   --->   Operation 40 'partselect' 'trunc_ln' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln21 = sext i62 %trunc_ln" [radiation_injector.cpp:21]   --->   Operation 41 'sext' 'sext_ln21' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln21" [radiation_injector.cpp:21]   --->   Operation 42 'getelementptr' 'gmem0_addr' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 43 [8/8] (7.30ns)   --->   "%tmp_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [radiation_injector.cpp:21]   --->   Operation 43 'readreq' 'tmp_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 44 [7/8] (7.30ns)   --->   "%tmp_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [radiation_injector.cpp:21]   --->   Operation 44 'readreq' 'tmp_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 45 [6/8] (7.30ns)   --->   "%tmp_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [radiation_injector.cpp:21]   --->   Operation 45 'readreq' 'tmp_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 46 [5/8] (7.30ns)   --->   "%tmp_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [radiation_injector.cpp:21]   --->   Operation 46 'readreq' 'tmp_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 47 [4/8] (7.30ns)   --->   "%tmp_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [radiation_injector.cpp:21]   --->   Operation 47 'readreq' 'tmp_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 48 [3/8] (7.30ns)   --->   "%tmp_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [radiation_injector.cpp:21]   --->   Operation 48 'readreq' 'tmp_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 49 [2/8] (7.30ns)   --->   "%tmp_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [radiation_injector.cpp:21]   --->   Operation 49 'readreq' 'tmp_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 50 [1/8] ( I:7.30ns O:7.30ns )   --->   "%tmp_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [radiation_injector.cpp:21]   --->   Operation 50 'readreq' 'tmp_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 51 [1/1] ( I:7.30ns O:7.30ns )   --->   "%tmp = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr" [radiation_injector.cpp:21]   --->   Operation 51 'read' 'tmp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 52 [1/1] (0.80ns)   --->   "%xor_ln22 = xor i32 %tmp, i32 %wr_data_read" [radiation_injector.cpp:22]   --->   Operation 52 'xor' 'xor_ln22' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 53 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem0_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem0_addr, i64 1" [radiation_injector.cpp:22]   --->   Operation 53 'writereq' 'gmem0_addr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 54 [1/1] ( I:7.30ns O:7.30ns )   --->   "%write_ln22 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem0_addr, i32 %xor_ln22, i4 15" [radiation_injector.cpp:22]   --->   Operation 54 'write' 'write_ln22' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 55 [5/5] (7.30ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr" [radiation_injector.cpp:22]   --->   Operation 55 'writeresp' 'gmem0_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 56 [4/5] (7.30ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr" [radiation_injector.cpp:22]   --->   Operation 56 'writeresp' 'gmem0_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 57 [3/5] (7.30ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr" [radiation_injector.cpp:22]   --->   Operation 57 'writeresp' 'gmem0_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 58 [2/5] (7.30ns)   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr" [radiation_injector.cpp:22]   --->   Operation 58 'writeresp' 'gmem0_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 59 [1/5] ( I:7.30ns O:7.30ns )   --->   "%gmem0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem0_addr" [radiation_injector.cpp:22]   --->   Operation 59 'writeresp' 'gmem0_addr_resp' <Predicate = (icmp_ln20)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln23 = br void %if.end" [radiation_injector.cpp:23]   --->   Operation 60 'br' 'br_ln23' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_17 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln24 = ret" [radiation_injector.cpp:24]   --->   Operation 61 'ret' 'ret_ln24' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ weight_mem]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wr_addr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wr_data]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln3 (spectopmodule ) [ 000000000000000000]
specinterface_ln0 (specinterface ) [ 000000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 000000000000000000]
specinterface_ln0 (specinterface ) [ 000000000000000000]
specinterface_ln0 (specinterface ) [ 000000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 000000000000000000]
specinterface_ln0 (specinterface ) [ 000000000000000000]
specinterface_ln0 (specinterface ) [ 000000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 000000000000000000]
specinterface_ln0 (specinterface ) [ 000000000000000000]
specinterface_ln0 (specinterface ) [ 000000000000000000]
specinterface_ln0 (specinterface ) [ 000000000000000000]
wr_data_read      (read          ) [ 001111111111000000]
wr_addr_read      (read          ) [ 000000000000000000]
weight_mem_read   (read          ) [ 000000000000000000]
tmp_1             (partselect    ) [ 000000000000000000]
icmp_ln20         (icmp          ) [ 011111111111111111]
br_ln20           (br            ) [ 000000000000000000]
trunc_ln21        (trunc         ) [ 000000000000000000]
shl_ln            (bitconcatenate) [ 000000000000000000]
zext_ln21         (zext          ) [ 000000000000000000]
add_ln21          (add           ) [ 000000000000000000]
trunc_ln          (partselect    ) [ 000000000000000000]
sext_ln21         (sext          ) [ 000000000000000000]
gmem0_addr        (getelementptr ) [ 001111111111111111]
tmp_req           (readreq       ) [ 000000000000000000]
tmp               (read          ) [ 000000000001000000]
xor_ln22          (xor           ) [ 000000000000100000]
gmem0_addr_req    (writereq      ) [ 000000000000000000]
write_ln22        (write         ) [ 000000000000000000]
gmem0_addr_resp   (writeresp     ) [ 000000000000000000]
br_ln23           (br            ) [ 000000000000000000]
ret_ln24          (ret           ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weight_mem">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_mem"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="wr_addr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wr_addr"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="wr_data">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wr_data"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i14.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="wr_data_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wr_data_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="wr_addr_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wr_addr_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="weight_mem_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="0"/>
<pin id="98" dir="0" index="1" bw="64" slack="0"/>
<pin id="99" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_mem_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_readreq_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="1"/>
<pin id="105" dir="0" index="2" bw="1" slack="0"/>
<pin id="106" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="tmp_req/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="tmp_read_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="9"/>
<pin id="112" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/10 "/>
</bind>
</comp>

<comp id="114" class="1004" name="gmem0_addr_req_writereq_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="10"/>
<pin id="117" dir="0" index="2" bw="1" slack="0"/>
<pin id="118" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) " fcode="writereq"/>
<opset="gmem0_addr_req/11 "/>
</bind>
</comp>

<comp id="121" class="1004" name="write_ln22_write_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="0" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="11"/>
<pin id="124" dir="0" index="2" bw="32" slack="1"/>
<pin id="125" dir="0" index="3" bw="1" slack="0"/>
<pin id="126" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln22/12 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_writeresp_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="12"/>
<pin id="132" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writeresp(1158) " fcode="writeresp"/>
<opset="gmem0_addr_resp/13 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_1_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="18" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="0" index="2" bw="5" slack="0"/>
<pin id="138" dir="0" index="3" bw="6" slack="0"/>
<pin id="139" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="icmp_ln20_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="18" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="16"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="trunc_ln21_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln21/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="shl_ln_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="0"/>
<pin id="156" dir="0" index="1" bw="14" slack="0"/>
<pin id="157" dir="0" index="2" bw="1" slack="0"/>
<pin id="158" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="zext_ln21_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="0"/>
<pin id="164" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="add_ln21_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="0"/>
<pin id="168" dir="0" index="1" bw="64" slack="0"/>
<pin id="169" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="trunc_ln_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="62" slack="0"/>
<pin id="174" dir="0" index="1" bw="64" slack="0"/>
<pin id="175" dir="0" index="2" bw="3" slack="0"/>
<pin id="176" dir="0" index="3" bw="7" slack="0"/>
<pin id="177" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="sext_ln21_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="62" slack="0"/>
<pin id="184" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln21/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="gmem0_addr_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="62" slack="0"/>
<pin id="189" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="xor_ln22_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="1"/>
<pin id="194" dir="0" index="1" bw="32" slack="10"/>
<pin id="195" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln22/11 "/>
</bind>
</comp>

<comp id="196" class="1005" name="wr_data_read_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="10"/>
<pin id="198" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="wr_data_read "/>
</bind>
</comp>

<comp id="201" class="1005" name="icmp_ln20_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="16"/>
<pin id="203" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln20 "/>
</bind>
</comp>

<comp id="205" class="1005" name="gmem0_addr_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="1"/>
<pin id="207" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

<comp id="214" class="1005" name="tmp_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="1"/>
<pin id="216" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="219" class="1005" name="xor_ln22_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="1"/>
<pin id="221" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln22 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="88"><net_src comp="48" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="48" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="50" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="70" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="72" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="113"><net_src comp="74" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="76" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="72" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="127"><net_src comp="78" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="128"><net_src comp="80" pin="0"/><net_sink comp="121" pin=3"/></net>

<net id="133"><net_src comp="82" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="140"><net_src comp="52" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="90" pin="2"/><net_sink comp="134" pin=1"/></net>

<net id="142"><net_src comp="54" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="143"><net_src comp="56" pin="0"/><net_sink comp="134" pin=3"/></net>

<net id="148"><net_src comp="134" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="58" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="153"><net_src comp="90" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="159"><net_src comp="60" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="62" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="165"><net_src comp="154" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="162" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="96" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="64" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="166" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="180"><net_src comp="66" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="181"><net_src comp="68" pin="0"/><net_sink comp="172" pin=3"/></net>

<net id="185"><net_src comp="172" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="0" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="182" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="199"><net_src comp="84" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="144" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="186" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="210"><net_src comp="205" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="211"><net_src comp="205" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="212"><net_src comp="205" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="213"><net_src comp="205" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="217"><net_src comp="109" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="222"><net_src comp="192" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="121" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0 | {11 12 13 14 15 16 17 }
 - Input state : 
	Port: radiation_injector : gmem0 | {2 3 4 5 6 7 8 9 10 }
	Port: radiation_injector : weight_mem | {1 }
	Port: radiation_injector : wr_addr | {1 }
	Port: radiation_injector : wr_data | {1 }
  - Chain level:
	State 1
		icmp_ln20 : 1
		br_ln20 : 2
		shl_ln : 1
		zext_ln21 : 2
		add_ln21 : 3
		trunc_ln : 4
		sext_ln21 : 5
		gmem0_addr : 6
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|    add   |         add_ln21_fu_166        |    0    |    64   |
|----------|--------------------------------|---------|---------|
|    xor   |         xor_ln22_fu_192        |    0    |    32   |
|----------|--------------------------------|---------|---------|
|   icmp   |        icmp_ln20_fu_144        |    0    |    18   |
|----------|--------------------------------|---------|---------|
|          |     wr_data_read_read_fu_84    |    0    |    0    |
|   read   |     wr_addr_read_read_fu_90    |    0    |    0    |
|          |   weight_mem_read_read_fu_96   |    0    |    0    |
|          |         tmp_read_fu_109        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|  readreq |       grp_readreq_fu_102       |    0    |    0    |
|----------|--------------------------------|---------|---------|
| writereq | gmem0_addr_req_writereq_fu_114 |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   write  |     write_ln22_write_fu_121    |    0    |    0    |
|----------|--------------------------------|---------|---------|
| writeresp|      grp_writeresp_fu_129      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|partselect|          tmp_1_fu_134          |    0    |    0    |
|          |         trunc_ln_fu_172        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   trunc  |        trunc_ln21_fu_150       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|bitconcatenate|          shl_ln_fu_154         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   zext   |        zext_ln21_fu_162        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   sext   |        sext_ln21_fu_182        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   114   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| gmem0_addr_reg_205 |   32   |
|  icmp_ln20_reg_201 |    1   |
|     tmp_reg_214    |   32   |
|wr_data_read_reg_196|   32   |
|  xor_ln22_reg_219  |   32   |
+--------------------+--------+
|        Total       |   129  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   114  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   129  |    -   |
+-----------+--------+--------+
|   Total   |   129  |   114  |
+-----------+--------+--------+
