
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.006867                       # Number of seconds simulated
sim_ticks                                  6866906500                       # Number of ticks simulated
final_tick                                 6866906500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 173385                       # Simulator instruction rate (inst/s)
host_op_rate                                   173384                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               58010893                       # Simulator tick rate (ticks/s)
host_mem_usage                                 676652                       # Number of bytes of host memory used
host_seconds                                   118.37                       # Real time elapsed on the host
sim_insts                                    20523985                       # Number of instructions simulated
sim_ops                                      20523985                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6866906500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          47424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          87360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             134784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        47424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         47424                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             741                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1365                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2106                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           6906167                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          12721886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              19628052                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      6906167                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6906167                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          6906167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         12721886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             19628052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       741.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1365.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001106250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                4409                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2106                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2106                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 134784                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  134784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                72                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                98                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               50                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               28                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    6866690500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2106                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1346                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     402                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     214                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          516                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    255.503876                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   173.482907                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   283.199257                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           81     15.70%     15.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          323     62.60%     78.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           21      4.07%     82.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           13      2.52%     84.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           15      2.91%     87.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           10      1.94%     89.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            2      0.39%     90.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           51      9.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          516                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        47424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        87360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 6906166.554037105292                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 12721885.757436772808                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          741                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1365                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26572250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     54240000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     35859.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39736.26                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                     41324750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                80812250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   10530000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19622.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38372.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        19.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     19.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1578                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.93                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    3260536.80                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2813160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1476255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 9124920                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         124771920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             41600310                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              3342240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       558804060                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       101020800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1270694280                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             2113647945                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            307.802057                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           6766613000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      3130500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      52780000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   5278453750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    263081500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      43963750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1225497000                       # Time in different power states
system.mem_ctrls_1.actEnergy                   956760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   481965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 5911920                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         15366000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy              9609060                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1356000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        45782400                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        29089440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1605398400                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1713951945                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            249.595935                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           6842122250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      2970000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       6500000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   6666147750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     75752750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      15139500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    100396500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   6866906500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 4719567                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3213327                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            218937                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4221251                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 3210937                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             76.066005                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  483532                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 93                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          177216                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              98208                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            79008                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          211                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                      4798273                       # DTB read hits
system.cpu.dtb.read_misses                         41                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                  4798314                       # DTB read accesses
system.cpu.dtb.write_hits                     2728182                       # DTB write hits
system.cpu.dtb.write_misses                        30                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                 2728212                       # DTB write accesses
system.cpu.dtb.data_hits                      7526455                       # DTB hits
system.cpu.dtb.data_misses                         71                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                  7526526                       # DTB accesses
system.cpu.itb.fetch_hits                     4486698                       # ITB hits
system.cpu.itb.fetch_misses                       451                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                 4487149                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.numSyscalls                    24                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      6866906500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         13733814                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            5745928                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       27185990                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     4719567                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            3792677                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       7642802                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  471872                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  432                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2856                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   4486698                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                118538                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           13627972                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.994867                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.710433                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  7525099     55.22%     55.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   623047      4.57%     59.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1028695      7.55%     67.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   702444      5.15%     72.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1024673      7.52%     80.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   628542      4.61%     84.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   587807      4.31%     88.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   431343      3.17%     92.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1076322      7.90%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             13627972                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.343646                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.979493                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  4764506                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               3165763                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   5151780                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                310346                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 235577                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved              3121113                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   363                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               26051659                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  1212                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 235577                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  5016500                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  321210                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        2442343                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   5214050                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                398292                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               25125799                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   150                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 223910                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                     15                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  26840                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            17564415                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              31765007                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         30015865                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           1691776                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              14711920                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  2852495                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             131819                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          74397                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1276916                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              5016366                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2849875                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            521739                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           277868                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   23141168                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              132359                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  22377950                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              5029                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         2749541                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1714578                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved          33910                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      13627972                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.642060                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.837910                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             5262961     38.62%     38.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2527604     18.55%     57.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2132902     15.65%     72.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1377156     10.11%     82.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1163828      8.54%     91.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              543951      3.99%     95.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              316111      2.32%     97.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              246331      1.81%     99.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               57128      0.42%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        13627972                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     301      0.11%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    35      0.01%      0.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     6      0.00%      0.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     1      0.00%      0.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                  467      0.17%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 136189     49.27%     49.56% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                106413     38.49%     88.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             16506      5.97%     94.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            16519      5.98%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               444      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              13706875     61.25%     61.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               139343      0.62%     61.88% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     61.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              520774      2.33%     64.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                8636      0.04%     64.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               45187      0.20%     64.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult             183409      0.82%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                  14      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     65.26% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              4694826     20.98%     86.24% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2500709     11.17%     97.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          306750      1.37%     98.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         270983      1.21%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               22377950                       # Type of FU issued
system.cpu.iq.rate                           1.629405                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      276437                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012353                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           55960297                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          24573986                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     20426081                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             2705041                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            1473858                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      1299042                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               21284656                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 1369287                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           313145                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       668960                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          134                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        24779                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       204401                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        24555                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          1027                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 235577                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  215102                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   239                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            24001027                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            135175                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               5016366                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2849875                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              66200                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    106                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   112                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          24779                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         217197                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         6005                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               223202                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              22039396                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               4798314                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            338554                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                        727500                       # number of nop insts executed
system.cpu.iew.exec_refs                      7526526                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  3815875                       # Number of branches executed
system.cpu.iew.exec_stores                    2728212                       # Number of stores executed
system.cpu.iew.exec_rate                     1.604754                       # Inst execution rate
system.cpu.iew.wb_sent                       21760629                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      21725123                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  11591653                       # num instructions producing a value
system.cpu.iew.wb_consumers                  14853541                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.581871                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.780397                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         2841290                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           98449                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            218979                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     13183982                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.604941                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.335393                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      5738200     43.52%     43.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      3597472     27.29%     70.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1088977      8.26%     79.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       784872      5.95%     85.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       350178      2.66%     87.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       185427      1.41%     89.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       330884      2.51%     91.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       147452      1.12%     92.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       960520      7.29%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     13183982                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             21159517                       # Number of instructions committed
system.cpu.commit.committedOps               21159517                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        6992880                       # Number of memory references committed
system.cpu.commit.loads                       4347406                       # Number of loads committed
system.cpu.commit.membars                       49212                       # Number of memory barriers committed
system.cpu.commit.branches                    3597257                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    1290014                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  19394774                       # Number of committed integer instructions.
system.cpu.commit.function_calls               430695                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       635541      3.00%      3.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         12599054     59.54%     62.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          139340      0.66%     63.21% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     63.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         516239      2.44%     65.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp           8585      0.04%     65.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          37006      0.17%     65.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult        181645      0.86%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv             14      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     66.72% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         4100461     19.38%     86.10% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        2395107     11.32%     97.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       296157      1.40%     98.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       250368      1.18%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          21159517                       # Class of committed instruction
system.cpu.commit.bw_lim_events                960520                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     36223567                       # The number of ROB reads
system.cpu.rob.rob_writes                    48453791                       # The number of ROB writes
system.cpu.timesIdled                           16985                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          105842                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    20523985                       # Number of Instructions Simulated
system.cpu.committedOps                      20523985                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.669159                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.669159                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.494413                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.494413                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 27077627                       # number of integer regfile reads
system.cpu.int_regfile_writes                14736282                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   1571309                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1000929                       # number of floating regfile writes
system.cpu.misc_regfile_reads                  160549                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  98428                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6866906500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           940.643108                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7104273                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1603                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           4431.860886                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            193500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   940.643108                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.918597                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.918597                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          990                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          14212061                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         14212061                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6866906500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      4410057                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4410057                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      2594190                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2594190                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        49211                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        49211                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data        49212                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        49212                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data      7004247                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          7004247                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      7004247                       # number of overall hits
system.cpu.dcache.overall_hits::total         7004247                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          483                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           483                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         2072                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2072                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::.cpu.data         2555                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2555                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2555                       # number of overall misses
system.cpu.dcache.overall_misses::total          2555                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     54418500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     54418500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    151430294                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    151430294                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       323500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       323500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    205848794                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    205848794                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    205848794                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    205848794                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4410540                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4410540                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      2596262                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2596262                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        49215                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        49215                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        49212                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        49212                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      7006802                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      7006802                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      7006802                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      7006802                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000110                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000110                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000798                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000798                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000081                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000081                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000365                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000365                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000365                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000365                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 112667.701863                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 112667.701863                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73084.118726                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73084.118726                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        80875                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        80875                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 80567.042661                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80567.042661                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 80567.042661                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80567.042661                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        22844                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               536                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    42.619403                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          490                       # number of writebacks
system.cpu.dcache.writebacks::total               490                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          194                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          194                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          761                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          761                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          955                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          955                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          955                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          955                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          289                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          289                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1311                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1311                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         1600                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1600                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1600                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1600                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     18869000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     18869000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    110149306                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    110149306                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       227000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       227000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    129018306                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    129018306                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    129018306                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    129018306                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000505                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000505                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000061                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000061                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000228                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000228                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000228                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000228                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65290.657439                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65290.657439                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 84019.302822                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84019.302822                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75666.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75666.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 80636.441250                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80636.441250                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 80636.441250                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80636.441250                       # average overall mshr miss latency
system.cpu.dcache.replacements                    579                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6866906500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           411.686336                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4486346                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             50001                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             89.725125                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             90500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   411.686336                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.804075                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.804075                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          460                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          363                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           9023397                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          9023397                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6866906500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      4436345                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4436345                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      4436345                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4436345                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      4436345                       # number of overall hits
system.cpu.icache.overall_hits::total         4436345                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst        50353                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         50353                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst        50353                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          50353                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        50353                       # number of overall misses
system.cpu.icache.overall_misses::total         50353                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    740419000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    740419000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    740419000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    740419000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    740419000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    740419000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      4486698                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4486698                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      4486698                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4486698                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      4486698                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4486698                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.011223                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.011223                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.011223                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.011223                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.011223                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.011223                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14704.565766                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14704.565766                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14704.565766                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14704.565766                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14704.565766                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14704.565766                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          239                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   119.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        49541                       # number of writebacks
system.cpu.icache.writebacks::total             49541                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          352                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          352                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          352                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          352                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          352                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          352                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        50001                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        50001                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst        50001                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        50001                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        50001                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        50001                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    664922500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    664922500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    664922500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    664922500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    664922500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    664922500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011144                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011144                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011144                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011144                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011144                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011144                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13298.184036                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13298.184036                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13298.184036                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13298.184036                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13298.184036                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13298.184036                       # average overall mshr miss latency
system.cpu.icache.replacements                  49541                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   6866906500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1807.720782                       # Cycle average of tags in use
system.l2.tags.total_refs                      101722                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2108                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     48.255218                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     80000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.719060                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       593.778199                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1212.223523                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000052                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.018121                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.036994                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.055167                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2108                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2018                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.064331                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    815900                       # Number of tag accesses
system.l2.tags.data_accesses                   815900                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   6866906500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks          490                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              490                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks        49541                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            49541                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data                57                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    57                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst          49260                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              49260                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data           179                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               179                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                49260                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  236                       # number of demand (read+write) hits
system.l2.demand_hits::total                    49496                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               49260                       # number of overall hits
system.l2.overall_hits::.cpu.data                 236                       # number of overall hits
system.l2.overall_hits::total                   49496                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data            1252                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1252                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          741                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              741                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data          113                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             113                       # number of ReadSharedReq misses
system.l2.InvalidateReq_misses::.cpu.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               2                       # number of InvalidateReq misses
system.l2.demand_misses::.cpu.inst                741                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1365                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2106                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               741                       # number of overall misses
system.l2.overall_misses::.cpu.data              1365                       # number of overall misses
system.l2.overall_misses::total                  2106                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data    107384500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     107384500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     64474500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     64474500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data     16771500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     16771500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     64474500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    124156000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        188630500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     64474500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    124156000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       188630500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks          490                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          490                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks        49541                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        49541                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data          1309                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1309                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst        50001                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          50001                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data          292                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           292                       # number of ReadSharedReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             2                       # number of InvalidateReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst            50001                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1601                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                51602                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           50001                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1601                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               51602                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.956455                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.956455                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.014820                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.014820                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.386986                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.386986                       # miss rate for ReadSharedReq accesses
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.014820                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.852592                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.040812                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.014820                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.852592                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.040812                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 85770.367412                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85770.367412                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 87010.121457                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87010.121457                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 148420.353982                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 148420.353982                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 87010.121457                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 90956.776557                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89568.138651                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 87010.121457                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 90956.776557                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89568.138651                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.cpu.data         1252                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1252                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          741                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          741                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data          113                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          113                       # number of ReadSharedReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            2                       # number of InvalidateReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           741                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1365                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2106                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          741                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1365                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2106                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     94864500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     94864500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     57064500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     57064500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     15641500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     15641500                       # number of ReadSharedReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data        37000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        37000                       # number of InvalidateReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     57064500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    110506000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    167570500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     57064500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    110506000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    167570500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.956455                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.956455                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.014820                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.014820                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.386986                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.386986                       # mshr miss rate for ReadSharedReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.014820                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.852592                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.040812                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.014820                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.852592                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.040812                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 75770.367412                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75770.367412                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77010.121457                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77010.121457                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 138420.353982                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 138420.353982                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        18500                       # average InvalidateReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77010.121457                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 80956.776557                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79568.138651                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77010.121457                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 80956.776557                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79568.138651                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests          2108                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   6866906500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                854                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1252                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1252                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           854                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             2                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         4214                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4214                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       134784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  134784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2108                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2108    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2108                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2655500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11115000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       101724                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        50120                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   6866906500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             50293                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          490                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        49541                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              89                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1309                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1309                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         50001                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          292                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            2                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            2                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       149543                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         3785                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                153328                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      6370688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       133824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                6504512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            51604                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  51604    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              51604                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          100893000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          75001500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2402500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
