xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../../opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../ARA-SOC_viv.srcs/sources_1/ip/ila_sram/hdl/verilog"
xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../../opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../ARA-SOC_viv.srcs/sources_1/ip/ila_sram/hdl/verilog"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../opt/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../ARA-SOC_viv.srcs/sources_1/ip/ila_sram/hdl/verilog"
ila_sram.v,verilog,xil_defaultlib,../../../../ARA-SOC_viv.srcs/sources_1/ip/ila_sram/sim/ila_sram.v,incdir="../../../../ARA-SOC_viv.srcs/sources_1/ip/ila_sram/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
