# Simple example repository

Simple software-controlled up counter with OBI bus interface for the counter value and register interface for the configuration registers.

## Register layout

The counter is controlled using the control and status registers documented [here](./sw/cnt_control_reg.md).

## TODO:

- [x] Verilator simulation
- [x] Register description
- [ ] Questasim simulation
- [x] Register Interface
