$date
	Sun Jan 17 17:46:42 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module dff_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ r $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ r $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
x!
$end
#1000
0!
1"
#1940
1$
#2000
0"
#3000
1"
#3500
1#
#3880
0$
#4000
0"
#5000
1!
1"
#5820
1$
#6000
0"
#7000
0!
1"
0#
#7760
0$
#8000
0"
#9000
1"
#9700
1$
#10000
0"
#10500
1#
#11000
1"
#11640
0$
#12000
0"
#13000
1!
1"
#13580
1$
#14000
0"
0#
#15000
0!
1"
#15520
0$
#16000
0"
