#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\APK_SE~1\verilog\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\APK_SE~1\verilog\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\APK_SE~1\verilog\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\APK_SE~1\verilog\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\APK_SE~1\verilog\iverilog\lib\ivl\va_math.vpi";
S_0000014e2c9be630 .scope module, "tb_mealy" "tb_mealy" 2 1;
 .timescale 0 0;
v0000014e2cac5af0_0 .var "clk", 0 0;
v0000014e2cac5b90_0 .var/i "i", 31 0;
v0000014e2cac5c30_0 .var "inp", 0 0;
v0000014e2cac5cd0_0 .net "outp", 0 0, v0000014e2c9be9f0_0;  1 drivers
v0000014e2cac5d70_0 .var "rst", 0 0;
v0000014e2cac5e10_0 .var "sequence", 15 0;
S_0000014e2c9be7c0 .scope module, "duty" "mealy" 2 7, 3 1 0, S_0000014e2c9be630;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "outp";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "inp";
v0000014e2c9be950_0 .net "clk", 0 0, v0000014e2cac5af0_0;  1 drivers
v0000014e2ca42c30_0 .net "inp", 0 0, v0000014e2cac5c30_0;  1 drivers
v0000014e2c9be9f0_0 .var "outp", 0 0;
v0000014e2cac5820_0 .net "rst", 0 0, v0000014e2cac5d70_0;  1 drivers
v0000014e2cac58c0_0 .var "state", 1 0;
E_0000014e2ca65250 .event posedge, v0000014e2cac5820_0, v0000014e2c9be950_0;
S_0000014e2cac5960 .scope task, "testing" "testing" 2 24, 2 24 0, S_0000014e2c9be630;
 .timescale 0 0;
TD_tb_mealy.testing ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014e2cac5b90_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000014e2cac5b90_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_0.1, 5;
    %vpi_func 2 27 "$random" 32 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %pad/s 1;
    %store/vec4 v0000014e2cac5c30_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014e2cac5af0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014e2cac5af0_0, 0, 1;
    %vpi_call 2 30 "$display", "State = ", v0000014e2cac58c0_0, " Input = ", v0000014e2cac5c30_0, ", Output = ", v0000014e2cac5cd0_0 {0 0 0};
    %load/vec4 v0000014e2cac5b90_0;
    %addi 1, 0, 32;
    %store/vec4 v0000014e2cac5b90_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_0000014e2c9be7c0;
T_1 ;
    %wait E_0000014e2ca65250;
    %load/vec4 v0000014e2cac5820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000014e2cac58c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014e2c9be9f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000014e2cac58c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000014e2cac58c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014e2c9be9f0_0, 0;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v0000014e2ca42c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000014e2cac58c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014e2c9be9f0_0, 0;
    %jmp T_1.8;
T_1.7 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000014e2cac58c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014e2c9be9f0_0, 0;
T_1.8 ;
    %jmp T_1.6;
T_1.3 ;
    %load/vec4 v0000014e2ca42c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.9, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000014e2cac58c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014e2c9be9f0_0, 0;
    %jmp T_1.10;
T_1.9 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000014e2cac58c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014e2c9be9f0_0, 0;
T_1.10 ;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v0000014e2ca42c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.11, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000014e2cac58c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014e2c9be9f0_0, 0;
    %jmp T_1.12;
T_1.11 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000014e2cac58c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014e2c9be9f0_0, 0;
T_1.12 ;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000014e2c9be630;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014e2cac5af0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014e2cac5d70_0, 0, 1;
    %pushi/vec4 22386, 0, 16;
    %store/vec4 v0000014e2cac5e10_0, 0, 16;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014e2cac5d70_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014e2cac5b90_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000014e2cac5b90_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_2.1, 5;
    %load/vec4 v0000014e2cac5e10_0;
    %load/vec4 v0000014e2cac5b90_0;
    %part/s 1;
    %store/vec4 v0000014e2cac5c30_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014e2cac5af0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014e2cac5af0_0, 0, 1;
    %vpi_call 2 20 "$display", "State = ", v0000014e2cac58c0_0, " Input = ", v0000014e2cac5c30_0, ", Output = ", v0000014e2cac5cd0_0 {0 0 0};
    %load/vec4 v0000014e2cac5b90_0;
    %addi 1, 0, 32;
    %store/vec4 v0000014e2cac5b90_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %fork TD_tb_mealy.testing, S_0000014e2cac5960;
    %join;
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_mealy.v";
    "mealy.v";
