// Generated by CIRCT firtool-1.114.1
module FF16_FP32(
  input         clock,
                io_in_0_sign,
  input  [7:0]  io_in_0_exponent,
  input  [22:0] io_in_0_mantissa,
  input         io_in_1_sign,
  input  [7:0]  io_in_1_exponent,
  input  [22:0] io_in_1_mantissa,
  input         io_in_2_sign,
  input  [7:0]  io_in_2_exponent,
  input  [22:0] io_in_2_mantissa,
  input         io_in_3_sign,
  input  [7:0]  io_in_3_exponent,
  input  [22:0] io_in_3_mantissa,
  input         io_in_4_sign,
  input  [7:0]  io_in_4_exponent,
  input  [22:0] io_in_4_mantissa,
  input         io_in_5_sign,
  input  [7:0]  io_in_5_exponent,
  input  [22:0] io_in_5_mantissa,
  input         io_in_6_sign,
  input  [7:0]  io_in_6_exponent,
  input  [22:0] io_in_6_mantissa,
  input         io_in_7_sign,
  input  [7:0]  io_in_7_exponent,
  input  [22:0] io_in_7_mantissa,
  input         io_in_8_sign,
  input  [7:0]  io_in_8_exponent,
  input  [22:0] io_in_8_mantissa,
  input         io_in_9_sign,
  input  [7:0]  io_in_9_exponent,
  input  [22:0] io_in_9_mantissa,
  input         io_in_10_sign,
  input  [7:0]  io_in_10_exponent,
  input  [22:0] io_in_10_mantissa,
  input         io_in_11_sign,
  input  [7:0]  io_in_11_exponent,
  input  [22:0] io_in_11_mantissa,
  input         io_in_12_sign,
  input  [7:0]  io_in_12_exponent,
  input  [22:0] io_in_12_mantissa,
  input         io_in_13_sign,
  input  [7:0]  io_in_13_exponent,
  input  [22:0] io_in_13_mantissa,
  input         io_in_14_sign,
  input  [7:0]  io_in_14_exponent,
  input  [22:0] io_in_14_mantissa,
  input         io_in_15_sign,
  input  [7:0]  io_in_15_exponent,
  input  [22:0] io_in_15_mantissa,
  output        io_out_0_sign,
  output [7:0]  io_out_0_exponent,
  output [22:0] io_out_0_mantissa,
  output        io_out_1_sign,
  output [7:0]  io_out_1_exponent,
  output [22:0] io_out_1_mantissa,
  output        io_out_2_sign,
  output [7:0]  io_out_2_exponent,
  output [22:0] io_out_2_mantissa,
  output        io_out_3_sign,
  output [7:0]  io_out_3_exponent,
  output [22:0] io_out_3_mantissa,
  output        io_out_4_sign,
  output [7:0]  io_out_4_exponent,
  output [22:0] io_out_4_mantissa,
  output        io_out_5_sign,
  output [7:0]  io_out_5_exponent,
  output [22:0] io_out_5_mantissa,
  output        io_out_6_sign,
  output [7:0]  io_out_6_exponent,
  output [22:0] io_out_6_mantissa,
  output        io_out_7_sign,
  output [7:0]  io_out_7_exponent,
  output [22:0] io_out_7_mantissa,
  output        io_out_8_sign,
  output [7:0]  io_out_8_exponent,
  output [22:0] io_out_8_mantissa,
  output        io_out_9_sign,
  output [7:0]  io_out_9_exponent,
  output [22:0] io_out_9_mantissa,
  output        io_out_10_sign,
  output [7:0]  io_out_10_exponent,
  output [22:0] io_out_10_mantissa,
  output        io_out_11_sign,
  output [7:0]  io_out_11_exponent,
  output [22:0] io_out_11_mantissa,
  output        io_out_12_sign,
  output [7:0]  io_out_12_exponent,
  output [22:0] io_out_12_mantissa,
  output        io_out_13_sign,
  output [7:0]  io_out_13_exponent,
  output [22:0] io_out_13_mantissa,
  output        io_out_14_sign,
  output [7:0]  io_out_14_exponent,
  output [22:0] io_out_14_mantissa,
  output        io_out_15_sign,
  output [7:0]  io_out_15_exponent,
  output [22:0] io_out_15_mantissa
);

  reg        r_0_sign;
  reg [7:0]  r_0_exponent;
  reg [22:0] r_0_mantissa;
  reg        r_1_sign;
  reg [7:0]  r_1_exponent;
  reg [22:0] r_1_mantissa;
  reg        r_2_sign;
  reg [7:0]  r_2_exponent;
  reg [22:0] r_2_mantissa;
  reg        r_3_sign;
  reg [7:0]  r_3_exponent;
  reg [22:0] r_3_mantissa;
  reg        r_4_sign;
  reg [7:0]  r_4_exponent;
  reg [22:0] r_4_mantissa;
  reg        r_5_sign;
  reg [7:0]  r_5_exponent;
  reg [22:0] r_5_mantissa;
  reg        r_6_sign;
  reg [7:0]  r_6_exponent;
  reg [22:0] r_6_mantissa;
  reg        r_7_sign;
  reg [7:0]  r_7_exponent;
  reg [22:0] r_7_mantissa;
  reg        r_8_sign;
  reg [7:0]  r_8_exponent;
  reg [22:0] r_8_mantissa;
  reg        r_9_sign;
  reg [7:0]  r_9_exponent;
  reg [22:0] r_9_mantissa;
  reg        r_10_sign;
  reg [7:0]  r_10_exponent;
  reg [22:0] r_10_mantissa;
  reg        r_11_sign;
  reg [7:0]  r_11_exponent;
  reg [22:0] r_11_mantissa;
  reg        r_12_sign;
  reg [7:0]  r_12_exponent;
  reg [22:0] r_12_mantissa;
  reg        r_13_sign;
  reg [7:0]  r_13_exponent;
  reg [22:0] r_13_mantissa;
  reg        r_14_sign;
  reg [7:0]  r_14_exponent;
  reg [22:0] r_14_mantissa;
  reg        r_15_sign;
  reg [7:0]  r_15_exponent;
  reg [22:0] r_15_mantissa;
  always @(posedge clock) begin
    r_0_sign <= io_in_0_sign;
    r_0_exponent <= io_in_0_exponent;
    r_0_mantissa <= io_in_0_mantissa;
    r_1_sign <= io_in_1_sign;
    r_1_exponent <= io_in_1_exponent;
    r_1_mantissa <= io_in_1_mantissa;
    r_2_sign <= io_in_2_sign;
    r_2_exponent <= io_in_2_exponent;
    r_2_mantissa <= io_in_2_mantissa;
    r_3_sign <= io_in_3_sign;
    r_3_exponent <= io_in_3_exponent;
    r_3_mantissa <= io_in_3_mantissa;
    r_4_sign <= io_in_4_sign;
    r_4_exponent <= io_in_4_exponent;
    r_4_mantissa <= io_in_4_mantissa;
    r_5_sign <= io_in_5_sign;
    r_5_exponent <= io_in_5_exponent;
    r_5_mantissa <= io_in_5_mantissa;
    r_6_sign <= io_in_6_sign;
    r_6_exponent <= io_in_6_exponent;
    r_6_mantissa <= io_in_6_mantissa;
    r_7_sign <= io_in_7_sign;
    r_7_exponent <= io_in_7_exponent;
    r_7_mantissa <= io_in_7_mantissa;
    r_8_sign <= io_in_8_sign;
    r_8_exponent <= io_in_8_exponent;
    r_8_mantissa <= io_in_8_mantissa;
    r_9_sign <= io_in_9_sign;
    r_9_exponent <= io_in_9_exponent;
    r_9_mantissa <= io_in_9_mantissa;
    r_10_sign <= io_in_10_sign;
    r_10_exponent <= io_in_10_exponent;
    r_10_mantissa <= io_in_10_mantissa;
    r_11_sign <= io_in_11_sign;
    r_11_exponent <= io_in_11_exponent;
    r_11_mantissa <= io_in_11_mantissa;
    r_12_sign <= io_in_12_sign;
    r_12_exponent <= io_in_12_exponent;
    r_12_mantissa <= io_in_12_mantissa;
    r_13_sign <= io_in_13_sign;
    r_13_exponent <= io_in_13_exponent;
    r_13_mantissa <= io_in_13_mantissa;
    r_14_sign <= io_in_14_sign;
    r_14_exponent <= io_in_14_exponent;
    r_14_mantissa <= io_in_14_mantissa;
    r_15_sign <= io_in_15_sign;
    r_15_exponent <= io_in_15_exponent;
    r_15_mantissa <= io_in_15_mantissa;
  end // always @(posedge)
  assign io_out_0_sign = r_0_sign;
  assign io_out_0_exponent = r_0_exponent;
  assign io_out_0_mantissa = r_0_mantissa;
  assign io_out_1_sign = r_1_sign;
  assign io_out_1_exponent = r_1_exponent;
  assign io_out_1_mantissa = r_1_mantissa;
  assign io_out_2_sign = r_2_sign;
  assign io_out_2_exponent = r_2_exponent;
  assign io_out_2_mantissa = r_2_mantissa;
  assign io_out_3_sign = r_3_sign;
  assign io_out_3_exponent = r_3_exponent;
  assign io_out_3_mantissa = r_3_mantissa;
  assign io_out_4_sign = r_4_sign;
  assign io_out_4_exponent = r_4_exponent;
  assign io_out_4_mantissa = r_4_mantissa;
  assign io_out_5_sign = r_5_sign;
  assign io_out_5_exponent = r_5_exponent;
  assign io_out_5_mantissa = r_5_mantissa;
  assign io_out_6_sign = r_6_sign;
  assign io_out_6_exponent = r_6_exponent;
  assign io_out_6_mantissa = r_6_mantissa;
  assign io_out_7_sign = r_7_sign;
  assign io_out_7_exponent = r_7_exponent;
  assign io_out_7_mantissa = r_7_mantissa;
  assign io_out_8_sign = r_8_sign;
  assign io_out_8_exponent = r_8_exponent;
  assign io_out_8_mantissa = r_8_mantissa;
  assign io_out_9_sign = r_9_sign;
  assign io_out_9_exponent = r_9_exponent;
  assign io_out_9_mantissa = r_9_mantissa;
  assign io_out_10_sign = r_10_sign;
  assign io_out_10_exponent = r_10_exponent;
  assign io_out_10_mantissa = r_10_mantissa;
  assign io_out_11_sign = r_11_sign;
  assign io_out_11_exponent = r_11_exponent;
  assign io_out_11_mantissa = r_11_mantissa;
  assign io_out_12_sign = r_12_sign;
  assign io_out_12_exponent = r_12_exponent;
  assign io_out_12_mantissa = r_12_mantissa;
  assign io_out_13_sign = r_13_sign;
  assign io_out_13_exponent = r_13_exponent;
  assign io_out_13_mantissa = r_13_mantissa;
  assign io_out_14_sign = r_14_sign;
  assign io_out_14_exponent = r_14_exponent;
  assign io_out_14_mantissa = r_14_mantissa;
  assign io_out_15_sign = r_15_sign;
  assign io_out_15_exponent = r_15_exponent;
  assign io_out_15_mantissa = r_15_mantissa;
endmodule

