Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.36 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.38 secs
 
--> Reading design: uart_alu_v3.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "uart_alu_v3.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "uart_alu_v3"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : uart_alu_v3
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "Tx.v" in library work
Compiling verilog file "Rx.v" in library work
Module <Tx> compiled
Compiling verilog file "fifo.v" in library work
Module <Rx> compiled
Compiling verilog file "Baut_Rate_Generator.v" in library work
Module <fifo> compiled
Compiling verilog file "uart.v" in library work
Module <Baut_Rate_Generator> compiled
Compiling verilog file "intf_v2.v" in library work
Module <uart> compiled
Compiling verilog file "bloque_ALU.v" in library work
Module <intf_v2> compiled
Compiling verilog file "uart_alu_v3.v" in library work
Module <bloque_ALU> compiled
Module <uart_alu_v3> compiled
No errors in compilation
Analysis of file <"uart_alu_v3.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <uart_alu_v3> in library <work> with parameters.
	DBIT = "00000000000000000000000000001000"
	FIFO_W = "00000000000000000000000000000010"
	SB_TICK = "00000000000000000000000000010000"

Analyzing hierarchy for module <uart> in library <work> with parameters.
	DBIT = "00000000000000000000000000001000"
	FIFO_W = "00000000000000000000000000000010"
	SB_TICK = "00000000000000000000000000010000"

Analyzing hierarchy for module <bloque_ALU> in library <work> with parameters.
	msb = "00000000000000000000000000000111"
	nbits = "00000000000000000000000000001000"

Analyzing hierarchy for module <intf_v2> in library <work> with parameters.
	N = "00000000000000000000000000001000"
	idle = "00001"
	operacion = "01000"
	operando_a = "00010"
	operando_b = "00100"
	resultado = "10000"

Analyzing hierarchy for module <Baut_Rate_Generator> in library <work>.

Analyzing hierarchy for module <Rx> in library <work> with parameters.
	M = "00000000000000000000000000010000"
	N = "00000000000000000000000000001000"
	data = "0100"
	idle = "0001"
	start = "0010"
	stop = "1000"

Analyzing hierarchy for module <fifo> in library <work> with parameters.
	N = "00000000000000000000000000001000"
	W = "00000000000000000000000000000010"

Analyzing hierarchy for module <Tx> in library <work> with parameters.
	M = "00000000000000000000000000010000"
	N = "00000000000000000000000000001000"
	data = "0100"
	idle = "0001"
	start = "0010"
	stop = "1000"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <uart_alu_v3>.
	DBIT = 32'sb00000000000000000000000000001000
	FIFO_W = 32'sb00000000000000000000000000000010
	SB_TICK = 32'sb00000000000000000000000000010000
Module <uart_alu_v3> is correct for synthesis.
 
Analyzing module <uart> in library <work>.
	DBIT = 32'sb00000000000000000000000000001000
	FIFO_W = 32'sb00000000000000000000000000000010
	SB_TICK = 32'sb00000000000000000000000000010000
Module <uart> is correct for synthesis.
 
Analyzing module <Baut_Rate_Generator> in library <work>.
Module <Baut_Rate_Generator> is correct for synthesis.
 
Analyzing module <Rx> in library <work>.
	M = 32'sb00000000000000000000000000010000
	N = 32'sb00000000000000000000000000001000
	data = 4'b0100
	idle = 4'b0001
	start = 4'b0010
	stop = 4'b1000
Module <Rx> is correct for synthesis.
 
Analyzing module <fifo> in library <work>.
	N = 32'sb00000000000000000000000000001000
	W = 32'sb00000000000000000000000000000010
Module <fifo> is correct for synthesis.
 
Analyzing module <Tx> in library <work>.
	M = 32'sb00000000000000000000000000010000
	N = 32'sb00000000000000000000000000001000
	data = 4'b0100
	idle = 4'b0001
	start = 4'b0010
	stop = 4'b1000
Module <Tx> is correct for synthesis.
 
Analyzing module <bloque_ALU> in library <work>.
	msb = 32'sb00000000000000000000000000000111
	nbits = 32'sb00000000000000000000000000001000
Module <bloque_ALU> is correct for synthesis.
 
Analyzing module <intf_v2> in library <work>.
	N = 32'sb00000000000000000000000000001000
	idle = 5'b00001
	operacion = 5'b01000
	operando_a = 5'b00010
	operando_b = 5'b00100
	resultado = 5'b10000
Module <intf_v2> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <i> in unit <intf_v2> has a constant value of 00000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <j> in unit <intf_v2> has a constant value of 00000000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <bloque_ALU>.
    Related source file is "bloque_ALU.v".
    Found 8-bit addsub for signal <dato_R$addsub0000>.
    Found 40-bit shifter logical right for signal <dato_R$shift0002> created at line 71.
    Found 8-bit shifter arithmetic right for signal <dato_R$shift0003> created at line 70.
    Found 8-bit xor2 for signal <dato_R$xor0000> created at line 69.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Combinational logic shifter(s).
Unit <bloque_ALU> synthesized.


Synthesizing Unit <intf_v2>.
    Related source file is "intf_v2.v".
WARNING:Xst:646 - Signal <j> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <flag> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <entrada_op> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <aux> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 13                                             |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00001                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 8-bit latch for signal <reg_uart_out>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:643 - "intf_v2.v" line 171: The result of a 8x4-bit multiplication is partially used. Only the 8 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "intf_v2.v" line 144: The result of a 8x4-bit multiplication is partially used. Only the 8 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 6-bit register for signal <dato_Op>.
    Found 8-bit register for signal <dato_A>.
    Found 8-bit register for signal <dato_B>.
    Found 8-bit adder for signal <dato_A_next$addsub0000> created at line 144.
    Found 8x4-bit multiplier for signal <dato_A_next$mult0001> created at line 144.
    Found 8-bit adder for signal <dato_B_next$addsub0000> created at line 171.
    Found 8x4-bit multiplier for signal <dato_B_next$mult0001> created at line 171.
    Found 1-bit register for signal <detector>.
    Found 1-bit register for signal <enable>.
    Found 8-bit adder for signal <reg_uart_out$add0000> created at line 249.
    Found 1-bit register for signal <s_reg>.
    Found 2-bit register for signal <turn>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  21 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   2 Multiplier(s).
Unit <intf_v2> synthesized.


Synthesizing Unit <Baut_Rate_Generator>.
    Related source file is "Baut_Rate_Generator.v".
    Found 1-bit register for signal <tick>.
    Found 9-bit up counter for signal <cont>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <Baut_Rate_Generator> synthesized.


Synthesizing Unit <Rx>.
    Related source file is "Rx.v".
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <b_reg>.
    Found 3-bit adder for signal <n_next$addsub0000> created at line 99.
    Found 3-bit register for signal <n_reg>.
    Found 4-bit adder for signal <s_next$share0000> created at line 73.
    Found 4-bit register for signal <s_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  15 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <Rx> synthesized.


Synthesizing Unit <fifo>.
    Related source file is "fifo.v".
WARNING:Xst:646 - Signal <w_ptr_succ> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <r_ptr_succ> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4x8-bit dual-port RAM <Mram_array_reg> for signal <array_reg>.
    Found 1-bit 4-to-1 multiplexer for signal <empty_next>.
    Found 2-bit comparator equal for signal <empty_next$cmp_eq0000> created at line 96.
    Found 1-bit register for signal <empty_reg>.
    Found 1-bit 4-to-1 multiplexer for signal <full_next>.
    Found 2-bit comparator equal for signal <full_next$cmp_eq0000> created at line 104.
    Found 1-bit register for signal <full_reg>.
    Found 2-bit register for signal <r_ptr_reg>.
    Found 2-bit register for signal <w_ptr_reg>.
    Summary:
	inferred   1 RAM(s).
	inferred   6 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <fifo> synthesized.


Synthesizing Unit <Tx>.
    Related source file is "Tx.v".
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0001                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <b_reg>.
    Found 3-bit adder for signal <n_next$addsub0000> created at line 113.
    Found 3-bit register for signal <n_reg>.
    Found 4-bit adder for signal <s_next$share0000> created at line 78.
    Found 4-bit register for signal <s_reg>.
    Found 1-bit register for signal <tx_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  16 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <Tx> synthesized.


Synthesizing Unit <uart>.
    Related source file is "uart.v".
Unit <uart> synthesized.


Synthesizing Unit <uart_alu_v3>.
    Related source file is "uart_alu_v3.v".
WARNING:Xst:1780 - Signal <r_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <uart_alu_v3> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 4x8-bit dual-port RAM                                 : 2
# Multipliers                                          : 2
 8x4-bit multiplier                                    : 2
# Adders/Subtractors                                   : 13
 2-bit adder                                           : 4
 3-bit adder                                           : 2
 4-bit adder                                           : 2
 8-bit adder                                           : 3
 8-bit addsub                                          : 1
 8-bit subtractor                                      : 1
# Counters                                             : 1
 9-bit up counter                                      : 1
# Registers                                            : 22
 1-bit register                                        : 8
 2-bit register                                        : 5
 3-bit register                                        : 2
 4-bit register                                        : 2
 6-bit register                                        : 1
 8-bit register                                        : 4
# Latches                                              : 1
 8-bit latch                                           : 1
# Comparators                                          : 4
 2-bit comparator equal                                : 4
# Multiplexers                                         : 4
 1-bit 4-to-1 multiplexer                              : 4
# Logic shifters                                       : 2
 40-bit shifter logical right                          : 1
 8-bit shifter arithmetic right                        : 1
# Xors                                                 : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <uart_unit/itx/state/FSM> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 11
 1000  | 10
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <uart_unit/irx/state/FSM> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 11
 1000  | 10
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <iintf/state/FSM> on signal <state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00001 | 000
 00010 | 001
 00100 | 010
 01000 | 011
 10000 | 100
-------------------

Synthesizing (advanced) Unit <fifo>.
INFO:Xst:3217 - HDL ADVISOR - Register <b_reg> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_array_reg> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wr_en>         | high     |
    |     addrA          | connected to signal <w_ptr_reg>     |          |
    |     diA            | connected to signal <w_data>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     addrB          | connected to signal <r_ptr_reg>     |          |
    |     doB            | connected to signal <r_data>        |          |
    -----------------------------------------------------------------------
Unit <fifo> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 3
# RAMs                                                 : 2
 4x8-bit dual-port distributed RAM                     : 2
# Multipliers                                          : 2
 8x4-bit multiplier                                    : 2
# Adders/Subtractors                                   : 13
 2-bit adder                                           : 4
 3-bit adder                                           : 2
 4-bit adder                                           : 2
 8-bit adder                                           : 3
 8-bit addsub                                          : 1
 8-bit subtractor                                      : 1
# Counters                                             : 1
 9-bit up counter                                      : 1
# Registers                                            : 70
 Flip-Flops                                            : 70
# Latches                                              : 1
 8-bit latch                                           : 1
# Comparators                                          : 4
 2-bit comparator equal                                : 4
# Multiplexers                                         : 4
 1-bit 4-to-1 multiplexer                              : 4
# Logic shifters                                       : 2
 40-bit shifter logical right                          : 1
 8-bit shifter arithmetic right                        : 1
# Xors                                                 : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <dato_Op_3> (without init value) has a constant value of 0 in block <intf_v2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2170 - Unit bloque_ALU : the following signal(s) form a combinatorial loop: dato_R_shift0001<7>.

Optimizing unit <uart_alu_v3> ...

Optimizing unit <bloque_ALU> ...

Optimizing unit <Rx> ...

Optimizing unit <fifo> ...

Optimizing unit <Tx> ...

Optimizing unit <intf_v2> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block uart_alu_v3, actual ratio is 20.
FlipFlop iintf/dato_B_1 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 86
 Flip-Flops                                            : 86

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : uart_alu_v3.ngr
Top Level Output File Name         : uart_alu_v3
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 36

Cell Usage :
# BELS                             : 425
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 8
#      LUT2                        : 36
#      LUT2_D                      : 2
#      LUT3                        : 58
#      LUT3_D                      : 1
#      LUT3_L                      : 1
#      LUT4                        : 195
#      LUT4_D                      : 7
#      LUT4_L                      : 14
#      MUXCY                       : 29
#      MUXF5                       : 37
#      VCC                         : 1
#      XORCY                       : 33
# FlipFlops/Latches                : 94
#      FDC                         : 71
#      FDP                         : 5
#      FDR                         : 10
#      LD                          : 8
# RAMS                             : 16
#      RAM16X1D                    : 16
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 35
#      IBUF                        : 2
#      OBUF                        : 33
# MULTs                            : 2
#      MULT18X18SIO                : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      174  out of    960    18%  
 Number of Slice Flip Flops:             94  out of   1920     4%  
 Number of 4 input LUTs:                356  out of   1920    18%  
    Number used as logic:               324
    Number used as RAMs:                 32
 Number of IOs:                          36
 Number of bonded IOBs:                  36  out of     83    43%  
 Number of MULT18X18SIOs:                 2  out of      4    50%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------+-------+
Clock Signal                       | Clock buffer(FF name)     | Load  |
-----------------------------------+---------------------------+-------+
clk                                | BUFGP                     | 102   |
iintf/state_FSM_FFd1               | NONE(iintf/reg_uart_out_7)| 8     |
-----------------------------------+---------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 76    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.743ns (Maximum Frequency: 102.638MHz)
   Minimum input arrival time before clock: 5.076ns
   Maximum output required time after clock: 13.145ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.743ns (frequency: 102.638MHz)
  Total number of paths / destination ports: 3209 / 183
-------------------------------------------------------------------------
Delay:               9.743ns (Levels of Logic = 5)
  Source:            iintf/dato_B_0 (FF)
  Destination:       iintf/dato_B_7 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: iintf/dato_B_0 to iintf/dato_B_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             21   0.591   1.128  iintf/dato_B_0 (iintf/dato_B_0)
     MULT18X18SIO:A0->P6    1   4.086   0.499  iintf/Mmult_dato_B_next_mult0001 (iintf/dato_B_next_mult0001<6>)
     LUT2:I1->O            1   0.704   0.000  iintf/Madd_dato_B_next_addsub0000_lut<6> (iintf/Madd_dato_B_next_addsub0000_lut<6>)
     MUXCY:S->O            0   0.464   0.000  iintf/Madd_dato_B_next_addsub0000_cy<6> (iintf/Madd_dato_B_next_addsub0000_cy<6>)
     XORCY:CI->O           1   0.804   0.420  iintf/Madd_dato_B_next_addsub0000_xor<7> (iintf/dato_B_next_addsub0000<7>)
     MUXF5:S->O            1   0.739   0.000  iintf/dato_B_next<7> (iintf/dato_B_next<7>)
     FDC:D                     0.308          iintf/dato_B_7
    ----------------------------------------
    Total                      9.743ns (7.696ns logic, 2.047ns route)
                                       (79.0% logic, 21.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              5.076ns (Levels of Logic = 4)
  Source:            rx (PAD)
  Destination:       uart_unit/irx/s_reg_3 (FF)
  Destination Clock: clk rising

  Data Path: rx to uart_unit/irx/s_reg_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.218   0.637  rx_IBUF (rx_IBUF)
     LUT4:I3->O            2   0.704   0.526  uart_unit/irx/s_next<0>11 (uart_unit/irx/N15)
     LUT4_L:I1->LO         1   0.704   0.275  uart_unit/irx/s_next<3>5 (uart_unit/irx/s_next<3>5)
     LUT3:I0->O            1   0.704   0.000  uart_unit/irx/s_next<3>34 (uart_unit/irx/s_next<3>)
     FDC:D                     0.308          uart_unit/irx/s_reg_3
    ----------------------------------------
    Total                      5.076ns (3.638ns logic, 1.438ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 966 / 32
-------------------------------------------------------------------------
Offset:              13.145ns (Levels of Logic = 7)
  Source:            iintf/dato_Op_5 (FF)
  Destination:       result_alu<4> (PAD)
  Source Clock:      clk rising

  Data Path: iintf/dato_Op_5 to result_alu<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             13   0.591   1.062  iintf/dato_Op_5 (iintf/dato_Op_5)
     LUT3:I1->O            8   0.704   0.761  ALU1/dato_R_cmp_eq000511 (ALU1/N28)
     LUT4:I3->O            8   0.704   0.932  ALU1/dato_R<6>111 (ALU1/N14)
     LUT4:I0->O            1   0.704   0.499  ALU1/dato_R<4>40_SW0 (N149)
     LUT4:I1->O            1   0.704   0.595  ALU1/dato_R<4>40 (ALU1/dato_R<4>40)
     LUT4:I0->O            4   0.704   0.762  ALU1/dato_R<4>108 (ALU1/dato_R<4>108)
     LUT2:I0->O            2   0.704   0.447  ALU1/dato_R<4>119 (result_alu_4_OBUF)
     OBUF:I->O                 3.272          result_alu_4_OBUF (result_alu<4>)
    ----------------------------------------
    Total                     13.145ns (8.087ns logic, 5.058ns route)
                                       (61.5% logic, 38.5% route)

=========================================================================


Total REAL time to Xst completion: 30.00 secs
Total CPU time to Xst completion: 30.25 secs
 
--> 

Total memory usage is 216632 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   13 (   0 filtered)
Number of infos    :    5 (   0 filtered)

