# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/micha/GitHub/ECE469/lab1 {C:/Users/micha/GitHub/ECE469/lab1/register_64.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:38 on Oct 11,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/micha/GitHub/ECE469/lab1" C:/Users/micha/GitHub/ECE469/lab1/register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 15:18:38 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/micha/GitHub/ECE469/lab1 {C:/Users/micha/GitHub/ECE469/lab1/register_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:38 on Oct 11,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/micha/GitHub/ECE469/lab1" C:/Users/micha/GitHub/ECE469/lab1/register_1.sv 
# -- Compiling module register_1
# -- Compiling module register_1_testbench
# 
# Top level modules:
# 	register_1_testbench
# End time: 15:18:39 on Oct 11,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/micha/GitHub/ECE469/lab1 {C:/Users/micha/GitHub/ECE469/lab1/regfile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:39 on Oct 11,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/micha/GitHub/ECE469/lab1" C:/Users/micha/GitHub/ECE469/lab1/regfile.sv 
# -- Compiling module regfile
# ** Warning: C:/Users/micha/GitHub/ECE469/lab1/regfile.sv(31): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	regfile
# End time: 15:18:39 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv -work work +incdir+C:/Users/micha/GitHub/ECE469/lab1 {C:/Users/micha/GitHub/ECE469/lab1/mux64x32_64.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:39 on Oct 11,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/micha/GitHub/ECE469/lab1" C:/Users/micha/GitHub/ECE469/lab1/mux64x32_64.sv 
# -- Compiling module mux64x32_64
# 
# Top level modules:
# 	mux64x32_64
# End time: 15:18:39 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/micha/GitHub/ECE469/lab1 {C:/Users/micha/GitHub/ECE469/lab1/mux4_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:39 on Oct 11,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/micha/GitHub/ECE469/lab1" C:/Users/micha/GitHub/ECE469/lab1/mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 15:18:39 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/micha/GitHub/ECE469/lab1 {C:/Users/micha/GitHub/ECE469/lab1/mux32_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:39 on Oct 11,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/micha/GitHub/ECE469/lab1" C:/Users/micha/GitHub/ECE469/lab1/mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 15:18:40 on Oct 11,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/micha/GitHub/ECE469/lab1 {C:/Users/micha/GitHub/ECE469/lab1/D_FF.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:40 on Oct 11,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/micha/GitHub/ECE469/lab1" C:/Users/micha/GitHub/ECE469/lab1/D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 15:18:40 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/micha/GitHub/ECE469/lab1 {C:/Users/micha/GitHub/ECE469/lab1/decoder5_32.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:40 on Oct 11,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/micha/GitHub/ECE469/lab1" C:/Users/micha/GitHub/ECE469/lab1/decoder5_32.sv 
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# 
# Top level modules:
# 	decoder5_32_testbench
# End time: 15:18:40 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/micha/GitHub/ECE469/lab1 {C:/Users/micha/GitHub/ECE469/lab1/decoder3_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:40 on Oct 11,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/micha/GitHub/ECE469/lab1" C:/Users/micha/GitHub/ECE469/lab1/decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 15:18:40 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/micha/GitHub/ECE469/lab1 {C:/Users/micha/GitHub/ECE469/lab1/decoder2_4.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:40 on Oct 11,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/micha/GitHub/ECE469/lab1" C:/Users/micha/GitHub/ECE469/lab1/decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 15:18:41 on Oct 11,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/micha/GitHub/ECE469/lab1 {C:/Users/micha/GitHub/ECE469/lab1/and_3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:41 on Oct 11,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/micha/GitHub/ECE469/lab1" C:/Users/micha/GitHub/ECE469/lab1/and_3.sv 
# -- Compiling module and_3
# -- Compiling module and_3_testbench
# 
# Top level modules:
# 	and_3_testbench
# End time: 15:18:41 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/micha/GitHub/ECE469/lab1 {C:/Users/micha/GitHub/ECE469/lab1/mux2_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:18:41 on Oct 11,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/micha/GitHub/ECE469/lab1" C:/Users/micha/GitHub/ECE469/lab1/mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 15:18:41 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
runlab.do
# invalid command name "runlab.do"
do runlab.do
# Cannot open macro file: runlab.do
do ./runlab.do
# Cannot open macro file: ./runlab.do
view source
do C:\Users\micha\GitHub\ECE469\lab1\runlab.do
# Cannot open macro file: C:UsersmichaGitHubECE469lab1unlab.do
do C:\\Users\\micha\\GitHub\\ECE469\\lab1\\runlab.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:21:21 on Oct 11,2018
# vlog -reportprogress 300 ./and_3.sv 
# ** Error: (vlog-7) Failed to open design unit file "./and_3.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 15:21:21 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro C:\Users\micha\GitHub\ECE469\lab1\runlab.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./and_3.sv""
