
Loading design for application trce from file machx03l_jrc1.ncd.
Design name: MyTopLevel
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3L-6900C
Package:     CABGA256
Performance: 5
Loading device for application trce from file 'xo3c6900.nph' in environment: /usr/local/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.16.
Performance Hardware Data Status:   Final          Version 37.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4
Tue May 12 13:50:31 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o machx03l_jrc1.twr -gui -msgset /home/julien/Documents/git/3rd/SpinalJRC/lattice_build/promote.xml machx03l_jrc1.ncd machx03l_jrc1.prf 
Design file:     machx03l_jrc1.ncd
Preference file: machx03l_jrc1.prf
Device,speed:    LCMXO3L-6900C,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "osc_OSC" 12.090000 MHz ;
            590 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 73.223ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              globalClockArea_toggler/timeout_counter_value_208__i16  (from osc_OSC +)
   Destination:    FF         Data in        globalClockArea_toggler/timeout_counter_value_208__i20  (to osc_OSC +)
                   FF                        globalClockArea_toggler/timeout_counter_value_208__i19

   Delay:               9.242ns  (28.9% logic, 71.1% route), 6 logic levels.

 Constraint Details:

      9.242ns physical path delay globalClockArea_toggler/SLICE_11 to globalClockArea_toggler/SLICE_8 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 82.465ns) by 73.223ns

 Physical Path Details:

      Data path globalClockArea_toggler/SLICE_11 to globalClockArea_toggler/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C24A.CLK to     R14C24A.Q1 globalClockArea_toggler/SLICE_11 (from osc_OSC)
ROUTE         2     1.638     R14C24A.Q1 to     R15C22C.A1 globalClockArea_toggler/timeout_counter_value_16
CTOF_DEL    ---     0.452     R15C22C.A1 to     R15C22C.F1 SLICE_56
ROUTE         1     1.018     R15C22C.F1 to     R14C21A.C0 globalClockArea_toggler/n1127
CTOF_DEL    ---     0.452     R14C21A.C0 to     R14C21A.F0 SLICE_78
ROUTE         1     0.544     R14C21A.F0 to     R14C21D.D0 globalClockArea_toggler/n1135
CTOF_DEL    ---     0.452     R14C21D.D0 to     R14C21D.F0 SLICE_77
ROUTE         1     0.851     R14C21D.F0 to     R14C20D.A1 globalClockArea_toggler/n12
CTOF_DEL    ---     0.452     R14C20D.A1 to     R14C20D.F1 SLICE_76
ROUTE         2     0.392     R14C20D.F1 to     R14C20D.C0 globalClockArea_toggler/timeout_counter_willOverflowIfInc
CTOF_DEL    ---     0.452     R14C20D.C0 to     R14C20D.F0 SLICE_76
ROUTE        12     2.130     R14C20D.F0 to    R14C24C.LSR globalClockArea_toggler/n63 (to osc_OSC)
                  --------
                    9.242   (28.9% logic, 71.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path osc to globalClockArea_toggler/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.765        OSC.OSC to    R14C24A.CLK osc_OSC
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osc to globalClockArea_toggler/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.765        OSC.OSC to    R14C24C.CLK osc_OSC
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 73.223ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              globalClockArea_toggler/timeout_counter_value_208__i16  (from osc_OSC +)
   Destination:    FF         Data in        globalClockArea_toggler/timeout_counter_value_208__i14  (to osc_OSC +)
                   FF                        globalClockArea_toggler/timeout_counter_value_208__i13

   Delay:               9.242ns  (28.9% logic, 71.1% route), 6 logic levels.

 Constraint Details:

      9.242ns physical path delay globalClockArea_toggler/SLICE_11 to globalClockArea_toggler/SLICE_0 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 82.465ns) by 73.223ns

 Physical Path Details:

      Data path globalClockArea_toggler/SLICE_11 to globalClockArea_toggler/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C24A.CLK to     R14C24A.Q1 globalClockArea_toggler/SLICE_11 (from osc_OSC)
ROUTE         2     1.638     R14C24A.Q1 to     R15C22C.A1 globalClockArea_toggler/timeout_counter_value_16
CTOF_DEL    ---     0.452     R15C22C.A1 to     R15C22C.F1 SLICE_56
ROUTE         1     1.018     R15C22C.F1 to     R14C21A.C0 globalClockArea_toggler/n1127
CTOF_DEL    ---     0.452     R14C21A.C0 to     R14C21A.F0 SLICE_78
ROUTE         1     0.544     R14C21A.F0 to     R14C21D.D0 globalClockArea_toggler/n1135
CTOF_DEL    ---     0.452     R14C21D.D0 to     R14C21D.F0 SLICE_77
ROUTE         1     0.851     R14C21D.F0 to     R14C20D.A1 globalClockArea_toggler/n12
CTOF_DEL    ---     0.452     R14C20D.A1 to     R14C20D.F1 SLICE_76
ROUTE         2     0.392     R14C20D.F1 to     R14C20D.C0 globalClockArea_toggler/timeout_counter_willOverflowIfInc
CTOF_DEL    ---     0.452     R14C20D.C0 to     R14C20D.F0 SLICE_76
ROUTE        12     2.130     R14C20D.F0 to    R14C23D.LSR globalClockArea_toggler/n63 (to osc_OSC)
                  --------
                    9.242   (28.9% logic, 71.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path osc to globalClockArea_toggler/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.765        OSC.OSC to    R14C24A.CLK osc_OSC
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osc to globalClockArea_toggler/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.765        OSC.OSC to    R14C23D.CLK osc_OSC
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 73.223ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              globalClockArea_toggler/timeout_counter_value_208__i16  (from osc_OSC +)
   Destination:    FF         Data in        globalClockArea_toggler/timeout_counter_value_208__i12  (to osc_OSC +)
                   FF                        globalClockArea_toggler/timeout_counter_value_208__i11

   Delay:               9.242ns  (28.9% logic, 71.1% route), 6 logic levels.

 Constraint Details:

      9.242ns physical path delay globalClockArea_toggler/SLICE_11 to globalClockArea_toggler/SLICE_2 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 82.465ns) by 73.223ns

 Physical Path Details:

      Data path globalClockArea_toggler/SLICE_11 to globalClockArea_toggler/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C24A.CLK to     R14C24A.Q1 globalClockArea_toggler/SLICE_11 (from osc_OSC)
ROUTE         2     1.638     R14C24A.Q1 to     R15C22C.A1 globalClockArea_toggler/timeout_counter_value_16
CTOF_DEL    ---     0.452     R15C22C.A1 to     R15C22C.F1 SLICE_56
ROUTE         1     1.018     R15C22C.F1 to     R14C21A.C0 globalClockArea_toggler/n1127
CTOF_DEL    ---     0.452     R14C21A.C0 to     R14C21A.F0 SLICE_78
ROUTE         1     0.544     R14C21A.F0 to     R14C21D.D0 globalClockArea_toggler/n1135
CTOF_DEL    ---     0.452     R14C21D.D0 to     R14C21D.F0 SLICE_77
ROUTE         1     0.851     R14C21D.F0 to     R14C20D.A1 globalClockArea_toggler/n12
CTOF_DEL    ---     0.452     R14C20D.A1 to     R14C20D.F1 SLICE_76
ROUTE         2     0.392     R14C20D.F1 to     R14C20D.C0 globalClockArea_toggler/timeout_counter_willOverflowIfInc
CTOF_DEL    ---     0.452     R14C20D.C0 to     R14C20D.F0 SLICE_76
ROUTE        12     2.130     R14C20D.F0 to    R14C23C.LSR globalClockArea_toggler/n63 (to osc_OSC)
                  --------
                    9.242   (28.9% logic, 71.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path osc to globalClockArea_toggler/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.765        OSC.OSC to    R14C24A.CLK osc_OSC
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osc to globalClockArea_toggler/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.765        OSC.OSC to    R14C23C.CLK osc_OSC
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 73.223ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              globalClockArea_toggler/timeout_counter_value_208__i16  (from osc_OSC +)
   Destination:    FF         Data in        globalClockArea_toggler/timeout_counter_value_208__i4  (to osc_OSC +)
                   FF                        globalClockArea_toggler/timeout_counter_value_208__i3

   Delay:               9.242ns  (28.9% logic, 71.1% route), 6 logic levels.

 Constraint Details:

      9.242ns physical path delay globalClockArea_toggler/SLICE_11 to globalClockArea_toggler/SLICE_10 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 82.465ns) by 73.223ns

 Physical Path Details:

      Data path globalClockArea_toggler/SLICE_11 to globalClockArea_toggler/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C24A.CLK to     R14C24A.Q1 globalClockArea_toggler/SLICE_11 (from osc_OSC)
ROUTE         2     1.638     R14C24A.Q1 to     R15C22C.A1 globalClockArea_toggler/timeout_counter_value_16
CTOF_DEL    ---     0.452     R15C22C.A1 to     R15C22C.F1 SLICE_56
ROUTE         1     1.018     R15C22C.F1 to     R14C21A.C0 globalClockArea_toggler/n1127
CTOF_DEL    ---     0.452     R14C21A.C0 to     R14C21A.F0 SLICE_78
ROUTE         1     0.544     R14C21A.F0 to     R14C21D.D0 globalClockArea_toggler/n1135
CTOF_DEL    ---     0.452     R14C21D.D0 to     R14C21D.F0 SLICE_77
ROUTE         1     0.851     R14C21D.F0 to     R14C20D.A1 globalClockArea_toggler/n12
CTOF_DEL    ---     0.452     R14C20D.A1 to     R14C20D.F1 SLICE_76
ROUTE         2     0.392     R14C20D.F1 to     R14C20D.C0 globalClockArea_toggler/timeout_counter_willOverflowIfInc
CTOF_DEL    ---     0.452     R14C20D.C0 to     R14C20D.F0 SLICE_76
ROUTE        12     2.130     R14C20D.F0 to    R14C22C.LSR globalClockArea_toggler/n63 (to osc_OSC)
                  --------
                    9.242   (28.9% logic, 71.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path osc to globalClockArea_toggler/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.765        OSC.OSC to    R14C24A.CLK osc_OSC
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osc to globalClockArea_toggler/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.765        OSC.OSC to    R14C22C.CLK osc_OSC
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 73.223ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              globalClockArea_toggler/timeout_counter_value_208__i16  (from osc_OSC +)
   Destination:    FF         Data in        globalClockArea_toggler/timeout_counter_value_208__i6  (to osc_OSC +)
                   FF                        globalClockArea_toggler/timeout_counter_value_208__i5

   Delay:               9.242ns  (28.9% logic, 71.1% route), 6 logic levels.

 Constraint Details:

      9.242ns physical path delay globalClockArea_toggler/SLICE_11 to globalClockArea_toggler/SLICE_7 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 82.465ns) by 73.223ns

 Physical Path Details:

      Data path globalClockArea_toggler/SLICE_11 to globalClockArea_toggler/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C24A.CLK to     R14C24A.Q1 globalClockArea_toggler/SLICE_11 (from osc_OSC)
ROUTE         2     1.638     R14C24A.Q1 to     R15C22C.A1 globalClockArea_toggler/timeout_counter_value_16
CTOF_DEL    ---     0.452     R15C22C.A1 to     R15C22C.F1 SLICE_56
ROUTE         1     1.018     R15C22C.F1 to     R14C21A.C0 globalClockArea_toggler/n1127
CTOF_DEL    ---     0.452     R14C21A.C0 to     R14C21A.F0 SLICE_78
ROUTE         1     0.544     R14C21A.F0 to     R14C21D.D0 globalClockArea_toggler/n1135
CTOF_DEL    ---     0.452     R14C21D.D0 to     R14C21D.F0 SLICE_77
ROUTE         1     0.851     R14C21D.F0 to     R14C20D.A1 globalClockArea_toggler/n12
CTOF_DEL    ---     0.452     R14C20D.A1 to     R14C20D.F1 SLICE_76
ROUTE         2     0.392     R14C20D.F1 to     R14C20D.C0 globalClockArea_toggler/timeout_counter_willOverflowIfInc
CTOF_DEL    ---     0.452     R14C20D.C0 to     R14C20D.F0 SLICE_76
ROUTE        12     2.130     R14C20D.F0 to    R14C22D.LSR globalClockArea_toggler/n63 (to osc_OSC)
                  --------
                    9.242   (28.9% logic, 71.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path osc to globalClockArea_toggler/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.765        OSC.OSC to    R14C24A.CLK osc_OSC
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osc to globalClockArea_toggler/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.765        OSC.OSC to    R14C22D.CLK osc_OSC
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 73.223ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              globalClockArea_toggler/timeout_counter_value_208__i16  (from osc_OSC +)
   Destination:    FF         Data in        globalClockArea_toggler/timeout_counter_value_208__i10  (to osc_OSC +)
                   FF                        globalClockArea_toggler/timeout_counter_value_208__i9

   Delay:               9.242ns  (28.9% logic, 71.1% route), 6 logic levels.

 Constraint Details:

      9.242ns physical path delay globalClockArea_toggler/SLICE_11 to globalClockArea_toggler/SLICE_3 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 82.465ns) by 73.223ns

 Physical Path Details:

      Data path globalClockArea_toggler/SLICE_11 to globalClockArea_toggler/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C24A.CLK to     R14C24A.Q1 globalClockArea_toggler/SLICE_11 (from osc_OSC)
ROUTE         2     1.638     R14C24A.Q1 to     R15C22C.A1 globalClockArea_toggler/timeout_counter_value_16
CTOF_DEL    ---     0.452     R15C22C.A1 to     R15C22C.F1 SLICE_56
ROUTE         1     1.018     R15C22C.F1 to     R14C21A.C0 globalClockArea_toggler/n1127
CTOF_DEL    ---     0.452     R14C21A.C0 to     R14C21A.F0 SLICE_78
ROUTE         1     0.544     R14C21A.F0 to     R14C21D.D0 globalClockArea_toggler/n1135
CTOF_DEL    ---     0.452     R14C21D.D0 to     R14C21D.F0 SLICE_77
ROUTE         1     0.851     R14C21D.F0 to     R14C20D.A1 globalClockArea_toggler/n12
CTOF_DEL    ---     0.452     R14C20D.A1 to     R14C20D.F1 SLICE_76
ROUTE         2     0.392     R14C20D.F1 to     R14C20D.C0 globalClockArea_toggler/timeout_counter_willOverflowIfInc
CTOF_DEL    ---     0.452     R14C20D.C0 to     R14C20D.F0 SLICE_76
ROUTE        12     2.130     R14C20D.F0 to    R14C23B.LSR globalClockArea_toggler/n63 (to osc_OSC)
                  --------
                    9.242   (28.9% logic, 71.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path osc to globalClockArea_toggler/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.765        OSC.OSC to    R14C24A.CLK osc_OSC
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osc to globalClockArea_toggler/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.765        OSC.OSC to    R14C23B.CLK osc_OSC
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 73.223ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              globalClockArea_toggler/timeout_counter_value_208__i16  (from osc_OSC +)
   Destination:    FF         Data in        globalClockArea_toggler/timeout_counter_value_208__i18  (to osc_OSC +)
                   FF                        globalClockArea_toggler/timeout_counter_value_208__i17

   Delay:               9.242ns  (28.9% logic, 71.1% route), 6 logic levels.

 Constraint Details:

      9.242ns physical path delay globalClockArea_toggler/SLICE_11 to globalClockArea_toggler/SLICE_9 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 82.465ns) by 73.223ns

 Physical Path Details:

      Data path globalClockArea_toggler/SLICE_11 to globalClockArea_toggler/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C24A.CLK to     R14C24A.Q1 globalClockArea_toggler/SLICE_11 (from osc_OSC)
ROUTE         2     1.638     R14C24A.Q1 to     R15C22C.A1 globalClockArea_toggler/timeout_counter_value_16
CTOF_DEL    ---     0.452     R15C22C.A1 to     R15C22C.F1 SLICE_56
ROUTE         1     1.018     R15C22C.F1 to     R14C21A.C0 globalClockArea_toggler/n1127
CTOF_DEL    ---     0.452     R14C21A.C0 to     R14C21A.F0 SLICE_78
ROUTE         1     0.544     R14C21A.F0 to     R14C21D.D0 globalClockArea_toggler/n1135
CTOF_DEL    ---     0.452     R14C21D.D0 to     R14C21D.F0 SLICE_77
ROUTE         1     0.851     R14C21D.F0 to     R14C20D.A1 globalClockArea_toggler/n12
CTOF_DEL    ---     0.452     R14C20D.A1 to     R14C20D.F1 SLICE_76
ROUTE         2     0.392     R14C20D.F1 to     R14C20D.C0 globalClockArea_toggler/timeout_counter_willOverflowIfInc
CTOF_DEL    ---     0.452     R14C20D.C0 to     R14C20D.F0 SLICE_76
ROUTE        12     2.130     R14C20D.F0 to    R14C24B.LSR globalClockArea_toggler/n63 (to osc_OSC)
                  --------
                    9.242   (28.9% logic, 71.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path osc to globalClockArea_toggler/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.765        OSC.OSC to    R14C24A.CLK osc_OSC
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osc to globalClockArea_toggler/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.765        OSC.OSC to    R14C24B.CLK osc_OSC
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 73.223ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              globalClockArea_toggler/timeout_counter_value_208__i16  (from osc_OSC +)
   Destination:    FF         Data in        globalClockArea_toggler/timeout_counter_value_208__i16  (to osc_OSC +)
                   FF                        globalClockArea_toggler/timeout_counter_value_208__i15

   Delay:               9.242ns  (28.9% logic, 71.1% route), 6 logic levels.

 Constraint Details:

      9.242ns physical path delay globalClockArea_toggler/SLICE_11 to globalClockArea_toggler/SLICE_11 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 82.465ns) by 73.223ns

 Physical Path Details:

      Data path globalClockArea_toggler/SLICE_11 to globalClockArea_toggler/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C24A.CLK to     R14C24A.Q1 globalClockArea_toggler/SLICE_11 (from osc_OSC)
ROUTE         2     1.638     R14C24A.Q1 to     R15C22C.A1 globalClockArea_toggler/timeout_counter_value_16
CTOF_DEL    ---     0.452     R15C22C.A1 to     R15C22C.F1 SLICE_56
ROUTE         1     1.018     R15C22C.F1 to     R14C21A.C0 globalClockArea_toggler/n1127
CTOF_DEL    ---     0.452     R14C21A.C0 to     R14C21A.F0 SLICE_78
ROUTE         1     0.544     R14C21A.F0 to     R14C21D.D0 globalClockArea_toggler/n1135
CTOF_DEL    ---     0.452     R14C21D.D0 to     R14C21D.F0 SLICE_77
ROUTE         1     0.851     R14C21D.F0 to     R14C20D.A1 globalClockArea_toggler/n12
CTOF_DEL    ---     0.452     R14C20D.A1 to     R14C20D.F1 SLICE_76
ROUTE         2     0.392     R14C20D.F1 to     R14C20D.C0 globalClockArea_toggler/timeout_counter_willOverflowIfInc
CTOF_DEL    ---     0.452     R14C20D.C0 to     R14C20D.F0 SLICE_76
ROUTE        12     2.130     R14C20D.F0 to    R14C24A.LSR globalClockArea_toggler/n63 (to osc_OSC)
                  --------
                    9.242   (28.9% logic, 71.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path osc to globalClockArea_toggler/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.765        OSC.OSC to    R14C24A.CLK osc_OSC
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osc to globalClockArea_toggler/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.765        OSC.OSC to    R14C24A.CLK osc_OSC
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 73.223ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              globalClockArea_toggler/timeout_counter_value_208__i16  (from osc_OSC +)
   Destination:    FF         Data in        globalClockArea_toggler/timeout_counter_value_208__i2  (to osc_OSC +)
                   FF                        globalClockArea_toggler/timeout_counter_value_208__i1

   Delay:               9.242ns  (28.9% logic, 71.1% route), 6 logic levels.

 Constraint Details:

      9.242ns physical path delay globalClockArea_toggler/SLICE_11 to globalClockArea_toggler/SLICE_1 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 82.465ns) by 73.223ns

 Physical Path Details:

      Data path globalClockArea_toggler/SLICE_11 to globalClockArea_toggler/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C24A.CLK to     R14C24A.Q1 globalClockArea_toggler/SLICE_11 (from osc_OSC)
ROUTE         2     1.638     R14C24A.Q1 to     R15C22C.A1 globalClockArea_toggler/timeout_counter_value_16
CTOF_DEL    ---     0.452     R15C22C.A1 to     R15C22C.F1 SLICE_56
ROUTE         1     1.018     R15C22C.F1 to     R14C21A.C0 globalClockArea_toggler/n1127
CTOF_DEL    ---     0.452     R14C21A.C0 to     R14C21A.F0 SLICE_78
ROUTE         1     0.544     R14C21A.F0 to     R14C21D.D0 globalClockArea_toggler/n1135
CTOF_DEL    ---     0.452     R14C21D.D0 to     R14C21D.F0 SLICE_77
ROUTE         1     0.851     R14C21D.F0 to     R14C20D.A1 globalClockArea_toggler/n12
CTOF_DEL    ---     0.452     R14C20D.A1 to     R14C20D.F1 SLICE_76
ROUTE         2     0.392     R14C20D.F1 to     R14C20D.C0 globalClockArea_toggler/timeout_counter_willOverflowIfInc
CTOF_DEL    ---     0.452     R14C20D.C0 to     R14C20D.F0 SLICE_76
ROUTE        12     2.130     R14C20D.F0 to    R14C22B.LSR globalClockArea_toggler/n63 (to osc_OSC)
                  --------
                    9.242   (28.9% logic, 71.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path osc to globalClockArea_toggler/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.765        OSC.OSC to    R14C24A.CLK osc_OSC
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osc to globalClockArea_toggler/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.765        OSC.OSC to    R14C22B.CLK osc_OSC
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 73.223ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              globalClockArea_toggler/timeout_counter_value_208__i16  (from osc_OSC +)
   Destination:    FF         Data in        globalClockArea_toggler/timeout_counter_value_208__i0  (to osc_OSC +)

   Delay:               9.242ns  (28.9% logic, 71.1% route), 6 logic levels.

 Constraint Details:

      9.242ns physical path delay globalClockArea_toggler/SLICE_11 to globalClockArea_toggler/SLICE_5 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.248ns LSR_SET requirement (totaling 82.465ns) by 73.223ns

 Physical Path Details:

      Data path globalClockArea_toggler/SLICE_11 to globalClockArea_toggler/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R14C24A.CLK to     R14C24A.Q1 globalClockArea_toggler/SLICE_11 (from osc_OSC)
ROUTE         2     1.638     R14C24A.Q1 to     R15C22C.A1 globalClockArea_toggler/timeout_counter_value_16
CTOF_DEL    ---     0.452     R15C22C.A1 to     R15C22C.F1 SLICE_56
ROUTE         1     1.018     R15C22C.F1 to     R14C21A.C0 globalClockArea_toggler/n1127
CTOF_DEL    ---     0.452     R14C21A.C0 to     R14C21A.F0 SLICE_78
ROUTE         1     0.544     R14C21A.F0 to     R14C21D.D0 globalClockArea_toggler/n1135
CTOF_DEL    ---     0.452     R14C21D.D0 to     R14C21D.F0 SLICE_77
ROUTE         1     0.851     R14C21D.F0 to     R14C20D.A1 globalClockArea_toggler/n12
CTOF_DEL    ---     0.452     R14C20D.A1 to     R14C20D.F1 SLICE_76
ROUTE         2     0.392     R14C20D.F1 to     R14C20D.C0 globalClockArea_toggler/timeout_counter_willOverflowIfInc
CTOF_DEL    ---     0.452     R14C20D.C0 to     R14C20D.F0 SLICE_76
ROUTE        12     2.130     R14C20D.F0 to    R14C22A.LSR globalClockArea_toggler/n63 (to osc_OSC)
                  --------
                    9.242   (28.9% logic, 71.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path osc to globalClockArea_toggler/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.765        OSC.OSC to    R14C24A.CLK osc_OSC
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osc to globalClockArea_toggler/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     3.765        OSC.OSC to    R14C22A.CLK osc_OSC
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.

Report:  105.374MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "osc_OSC" 12.090000 MHz ; |   12.090 MHz|  105.374 MHz|   6  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: osc_OSC   Source: osc.OSC   Loads: 14
   Covered under: FREQUENCY NET "osc_OSC" 12.090000 MHz ;

Clock Domain: io_jtag_tck_c   Source: io_jtag_tck.PAD   Loads: 47
   No transfer within this clock domain is found


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 590 paths, 1 nets, and 123 connections (20.26% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4
Tue May 12 13:50:31 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o machx03l_jrc1.twr -gui -msgset /home/julien/Documents/git/3rd/SpinalJRC/lattice_build/promote.xml machx03l_jrc1.ncd machx03l_jrc1.prf 
Design file:     machx03l_jrc1.ncd
Preference file: machx03l_jrc1.prf
Device,speed:    LCMXO3L-6900C,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "osc_OSC" 12.090000 MHz ;
            590 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.340ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              globalClockArea_toggler/timeout_state_21  (from osc_OSC +)
   Destination:    FF         Data in        globalClockArea_toggler/timeout_state_21  (to osc_OSC +)

   Delay:               0.283ns  (47.0% logic, 53.0% route), 1 logic levels.

 Constraint Details:

      0.283ns physical path delay SLICE_60 to SLICE_60 meets
     -0.057ns LSR_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.057ns) by 0.340ns

 Physical Path Details:

      Data path SLICE_60 to SLICE_60:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C23A.CLK to     R15C23A.Q0 SLICE_60 (from osc_OSC)
ROUTE         3     0.150     R15C23A.Q0 to    R15C23A.LSR globalClockArea_toggler/timeout_state (to osc_OSC)
                  --------
                    0.283   (47.0% logic, 53.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path osc to SLICE_60:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.443        OSC.OSC to    R15C23A.CLK osc_OSC
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osc to SLICE_60:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.443        OSC.OSC to    R15C23A.CLK osc_OSC
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              globalClockArea_toggler/toggle_23  (from osc_OSC +)
   Destination:    FF         Data in        globalClockArea_toggler/toggle_23  (to osc_OSC +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_61 to SLICE_61 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_61 to SLICE_61:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C23B.CLK to     R15C23B.Q0 SLICE_61 (from osc_OSC)
ROUTE         2     0.132     R15C23B.Q0 to     R15C23B.A0 globalClockArea_toggler_io_led
CTOF_DEL    ---     0.101     R15C23B.A0 to     R15C23B.F0 SLICE_61
ROUTE         1     0.000     R15C23B.F0 to    R15C23B.DI0 globalClockArea_toggler/io_led_N_57 (to osc_OSC)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path osc to SLICE_61:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.443        OSC.OSC to    R15C23B.CLK osc_OSC
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osc to SLICE_61:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.443        OSC.OSC to    R15C23B.CLK osc_OSC
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              globalClockArea_toggler/timeout_counter_value_208__i13  (from osc_OSC +)
   Destination:    FF         Data in        globalClockArea_toggler/timeout_counter_value_208__i13  (to osc_OSC +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay globalClockArea_toggler/SLICE_0 to globalClockArea_toggler/SLICE_0 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path globalClockArea_toggler/SLICE_0 to globalClockArea_toggler/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C23D.CLK to     R14C23D.Q0 globalClockArea_toggler/SLICE_0 (from osc_OSC)
ROUTE         2     0.132     R14C23D.Q0 to     R14C23D.A0 globalClockArea_toggler/timeout_counter_value_13
CTOF_DEL    ---     0.101     R14C23D.A0 to     R14C23D.F0 globalClockArea_toggler/SLICE_0
ROUTE         1     0.000     R14C23D.F0 to    R14C23D.DI0 globalClockArea_toggler/n107 (to osc_OSC)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path osc to globalClockArea_toggler/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.443        OSC.OSC to    R14C23D.CLK osc_OSC
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osc to globalClockArea_toggler/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.443        OSC.OSC to    R14C23D.CLK osc_OSC
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              globalClockArea_toggler/timeout_counter_value_208__i16  (from osc_OSC +)
   Destination:    FF         Data in        globalClockArea_toggler/timeout_counter_value_208__i16  (to osc_OSC +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay globalClockArea_toggler/SLICE_11 to globalClockArea_toggler/SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path globalClockArea_toggler/SLICE_11 to globalClockArea_toggler/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C24A.CLK to     R14C24A.Q1 globalClockArea_toggler/SLICE_11 (from osc_OSC)
ROUTE         2     0.132     R14C24A.Q1 to     R14C24A.A1 globalClockArea_toggler/timeout_counter_value_16
CTOF_DEL    ---     0.101     R14C24A.A1 to     R14C24A.F1 globalClockArea_toggler/SLICE_11
ROUTE         1     0.000     R14C24A.F1 to    R14C24A.DI1 globalClockArea_toggler/n104 (to osc_OSC)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path osc to globalClockArea_toggler/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.443        OSC.OSC to    R14C24A.CLK osc_OSC
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osc to globalClockArea_toggler/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.443        OSC.OSC to    R14C24A.CLK osc_OSC
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              globalClockArea_toggler/timeout_counter_value_208__i22  (from osc_OSC +)
   Destination:    FF         Data in        globalClockArea_toggler/timeout_counter_value_208__i22  (to osc_OSC +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay globalClockArea_toggler/SLICE_6 to globalClockArea_toggler/SLICE_6 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path globalClockArea_toggler/SLICE_6 to globalClockArea_toggler/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C24D.CLK to     R14C24D.Q1 globalClockArea_toggler/SLICE_6 (from osc_OSC)
ROUTE         2     0.132     R14C24D.Q1 to     R14C24D.A1 globalClockArea_toggler/timeout_counter_value_22
CTOF_DEL    ---     0.101     R14C24D.A1 to     R14C24D.F1 globalClockArea_toggler/SLICE_6
ROUTE         1     0.000     R14C24D.F1 to    R14C24D.DI1 globalClockArea_toggler/n98 (to osc_OSC)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path osc to globalClockArea_toggler/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.443        OSC.OSC to    R14C24D.CLK osc_OSC
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osc to globalClockArea_toggler/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.443        OSC.OSC to    R14C24D.CLK osc_OSC
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              globalClockArea_toggler/timeout_counter_value_208__i10  (from osc_OSC +)
   Destination:    FF         Data in        globalClockArea_toggler/timeout_counter_value_208__i10  (to osc_OSC +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay globalClockArea_toggler/SLICE_3 to globalClockArea_toggler/SLICE_3 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path globalClockArea_toggler/SLICE_3 to globalClockArea_toggler/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C23B.CLK to     R14C23B.Q1 globalClockArea_toggler/SLICE_3 (from osc_OSC)
ROUTE         2     0.132     R14C23B.Q1 to     R14C23B.A1 globalClockArea_toggler/timeout_counter_value_10
CTOF_DEL    ---     0.101     R14C23B.A1 to     R14C23B.F1 globalClockArea_toggler/SLICE_3
ROUTE         1     0.000     R14C23B.F1 to    R14C23B.DI1 globalClockArea_toggler/n110 (to osc_OSC)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path osc to globalClockArea_toggler/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.443        OSC.OSC to    R14C23B.CLK osc_OSC
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osc to globalClockArea_toggler/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.443        OSC.OSC to    R14C23B.CLK osc_OSC
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              globalClockArea_toggler/timeout_counter_value_208__i6  (from osc_OSC +)
   Destination:    FF         Data in        globalClockArea_toggler/timeout_counter_value_208__i6  (to osc_OSC +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay globalClockArea_toggler/SLICE_7 to globalClockArea_toggler/SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path globalClockArea_toggler/SLICE_7 to globalClockArea_toggler/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C22D.CLK to     R14C22D.Q1 globalClockArea_toggler/SLICE_7 (from osc_OSC)
ROUTE         2     0.132     R14C22D.Q1 to     R14C22D.A1 globalClockArea_toggler/timeout_counter_value_6
CTOF_DEL    ---     0.101     R14C22D.A1 to     R14C22D.F1 globalClockArea_toggler/SLICE_7
ROUTE         1     0.000     R14C22D.F1 to    R14C22D.DI1 globalClockArea_toggler/n114 (to osc_OSC)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path osc to globalClockArea_toggler/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.443        OSC.OSC to    R14C22D.CLK osc_OSC
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osc to globalClockArea_toggler/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.443        OSC.OSC to    R14C22D.CLK osc_OSC
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              globalClockArea_toggler/timeout_counter_value_208__i2  (from osc_OSC +)
   Destination:    FF         Data in        globalClockArea_toggler/timeout_counter_value_208__i2  (to osc_OSC +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay globalClockArea_toggler/SLICE_1 to globalClockArea_toggler/SLICE_1 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path globalClockArea_toggler/SLICE_1 to globalClockArea_toggler/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C22B.CLK to     R14C22B.Q1 globalClockArea_toggler/SLICE_1 (from osc_OSC)
ROUTE         2     0.132     R14C22B.Q1 to     R14C22B.A1 globalClockArea_toggler/timeout_counter_value_2
CTOF_DEL    ---     0.101     R14C22B.A1 to     R14C22B.F1 globalClockArea_toggler/SLICE_1
ROUTE         1     0.000     R14C22B.F1 to    R14C22B.DI1 globalClockArea_toggler/n118 (to osc_OSC)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path osc to globalClockArea_toggler/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.443        OSC.OSC to    R14C22B.CLK osc_OSC
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osc to globalClockArea_toggler/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.443        OSC.OSC to    R14C22B.CLK osc_OSC
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              globalClockArea_toggler/timeout_counter_value_208__i7  (from osc_OSC +)
   Destination:    FF         Data in        globalClockArea_toggler/timeout_counter_value_208__i7  (to osc_OSC +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay globalClockArea_toggler/SLICE_4 to globalClockArea_toggler/SLICE_4 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path globalClockArea_toggler/SLICE_4 to globalClockArea_toggler/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C23A.CLK to     R14C23A.Q0 globalClockArea_toggler/SLICE_4 (from osc_OSC)
ROUTE         2     0.132     R14C23A.Q0 to     R14C23A.A0 globalClockArea_toggler/timeout_counter_value_7
CTOF_DEL    ---     0.101     R14C23A.A0 to     R14C23A.F0 globalClockArea_toggler/SLICE_4
ROUTE         1     0.000     R14C23A.F0 to    R14C23A.DI0 globalClockArea_toggler/n113 (to osc_OSC)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path osc to globalClockArea_toggler/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.443        OSC.OSC to    R14C23A.CLK osc_OSC
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osc to globalClockArea_toggler/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.443        OSC.OSC to    R14C23A.CLK osc_OSC
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              globalClockArea_toggler/timeout_counter_value_208__i14  (from osc_OSC +)
   Destination:    FF         Data in        globalClockArea_toggler/timeout_counter_value_208__i14  (to osc_OSC +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay globalClockArea_toggler/SLICE_0 to globalClockArea_toggler/SLICE_0 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path globalClockArea_toggler/SLICE_0 to globalClockArea_toggler/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C23D.CLK to     R14C23D.Q1 globalClockArea_toggler/SLICE_0 (from osc_OSC)
ROUTE         2     0.132     R14C23D.Q1 to     R14C23D.A1 globalClockArea_toggler/timeout_counter_value_14
CTOF_DEL    ---     0.101     R14C23D.A1 to     R14C23D.F1 globalClockArea_toggler/SLICE_0
ROUTE         1     0.000     R14C23D.F1 to    R14C23D.DI1 globalClockArea_toggler/n106 (to osc_OSC)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path osc to globalClockArea_toggler/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.443        OSC.OSC to    R14C23D.CLK osc_OSC
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path osc to globalClockArea_toggler/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        14     1.443        OSC.OSC to    R14C23D.CLK osc_OSC
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "osc_OSC" 12.090000 MHz ; |     0.000 ns|     0.340 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: osc_OSC   Source: osc.OSC   Loads: 14
   Covered under: FREQUENCY NET "osc_OSC" 12.090000 MHz ;

Clock Domain: io_jtag_tck_c   Source: io_jtag_tck.PAD   Loads: 47
   No transfer within this clock domain is found


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 590 paths, 1 nets, and 123 connections (20.26% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

