#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Mon May 22 18:09:26 2017
# Process ID: 1136
# Current directory: C:/Users/73974/Documents/vivado/sss/sss.runs/synth_1
# Command line: vivado.exe -log sss.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sss.tcl
# Log file: C:/Users/73974/Documents/vivado/sss/sss.runs/synth_1/sss.vds
# Journal file: C:/Users/73974/Documents/vivado/sss/sss.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source sss.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/73974/Documents/vivado/数电学习资料（库）/74IP/xup_74LS48_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/73974/Documents/vivado/数电学习资料（库）/74IP/XUP_74LS04_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/73974/Documents/vivado/数电学习资料（库）/XUP_LIB/xup_inv_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
Command: synth_design -top sss -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2176 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 338.570 ; gain = 128.324
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sss' [C:/Users/73974/Documents/vivado/sss/sss.srcs/sources_1/bd/sss/hdl/sss.v:13]
INFO: [Synth 8-638] synthesizing module 'sss_BCD2SEG7_0_0' [c:/Users/73974/Documents/vivado/sss/sss.srcs/sources_1/bd/sss/ip/sss_BCD2SEG7_0_0/synth/sss_BCD2SEG7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'BCD2SEG7' [c:/Users/73974/Documents/vivado/sss/sss.srcs/sources_1/bd/sss/ipshared/3106/BCD2SEG7.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/73974/Documents/vivado/sss/sss.srcs/sources_1/bd/sss/ipshared/3106/BCD2SEG7.v:43]
INFO: [Synth 8-256] done synthesizing module 'BCD2SEG7' (1#1) [c:/Users/73974/Documents/vivado/sss/sss.srcs/sources_1/bd/sss/ipshared/3106/BCD2SEG7.v:23]
INFO: [Synth 8-256] done synthesizing module 'sss_BCD2SEG7_0_0' (2#1) [c:/Users/73974/Documents/vivado/sss/sss.srcs/sources_1/bd/sss/ip/sss_BCD2SEG7_0_0/synth/sss_BCD2SEG7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'sss_xup_inv_0_1' [c:/Users/73974/Documents/vivado/sss/sss.srcs/sources_1/bd/sss/ip/sss_xup_inv_0_1/synth/sss_xup_inv_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'xup_inv' [c:/Users/73974/Documents/vivado/sss/sss.srcs/sources_1/bd/sss/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xup_inv' (3#1) [c:/Users/73974/Documents/vivado/sss/sss.srcs/sources_1/bd/sss/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v:5]
INFO: [Synth 8-256] done synthesizing module 'sss_xup_inv_0_1' (4#1) [c:/Users/73974/Documents/vivado/sss/sss.srcs/sources_1/bd/sss/ip/sss_xup_inv_0_1/synth/sss_xup_inv_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'sss_xup_inv_0_2' [c:/Users/73974/Documents/vivado/sss/sss.srcs/sources_1/bd/sss/ip/sss_xup_inv_0_2/synth/sss_xup_inv_0_2.v:57]
INFO: [Synth 8-256] done synthesizing module 'sss_xup_inv_0_2' (5#1) [c:/Users/73974/Documents/vivado/sss/sss.srcs/sources_1/bd/sss/ip/sss_xup_inv_0_2/synth/sss_xup_inv_0_2.v:57]
INFO: [Synth 8-638] synthesizing module 'sss_xup_inv_0_3' [c:/Users/73974/Documents/vivado/sss/sss.srcs/sources_1/bd/sss/ip/sss_xup_inv_0_3/synth/sss_xup_inv_0_3.v:57]
INFO: [Synth 8-256] done synthesizing module 'sss_xup_inv_0_3' (6#1) [c:/Users/73974/Documents/vivado/sss/sss.srcs/sources_1/bd/sss/ip/sss_xup_inv_0_3/synth/sss_xup_inv_0_3.v:57]
INFO: [Synth 8-638] synthesizing module 'sss_xup_inv_0_4' [c:/Users/73974/Documents/vivado/sss/sss.srcs/sources_1/bd/sss/ip/sss_xup_inv_0_4/synth/sss_xup_inv_0_4.v:57]
INFO: [Synth 8-256] done synthesizing module 'sss_xup_inv_0_4' (7#1) [c:/Users/73974/Documents/vivado/sss/sss.srcs/sources_1/bd/sss/ip/sss_xup_inv_0_4/synth/sss_xup_inv_0_4.v:57]
INFO: [Synth 8-256] done synthesizing module 'sss' (8#1) [C:/Users/73974/Documents/vivado/sss/sss.srcs/sources_1/bd/sss/hdl/sss.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 374.871 ; gain = 164.625
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 374.871 ; gain = 164.625
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/73974/Documents/vivado/sss/sss.srcs/constrs_1/new/sss.xdc]
Finished Parsing XDC File [C:/Users/73974/Documents/vivado/sss/sss.srcs/constrs_1/new/sss.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/73974/Documents/vivado/sss/sss.srcs/constrs_1/new/sss.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sss_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sss_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/73974/Documents/vivado/sss/sss.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/73974/Documents/vivado/sss/sss.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 653.695 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 653.695 ; gain = 443.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 653.695 ; gain = 443.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for BCD2SEG7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xup_inv_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xup_inv_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xup_inv_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for xup_inv_4. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 653.695 ; gain = 443.449
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'a_to_g_reg' [c:/Users/73974/Documents/vivado/sss/sss.srcs/sources_1/bd/sss/ipshared/3106/BCD2SEG7.v:37]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 653.695 ; gain = 443.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	  19 Input      7 Bit        Muxes := 1     
	  19 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module BCD2SEG7 
Detailed RTL Component Info : 
+---Muxes : 
	  19 Input      7 Bit        Muxes := 1     
	  19 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 653.695 ; gain = 443.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 653.695 ; gain = 443.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 653.695 ; gain = 443.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 653.695 ; gain = 443.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 653.695 ; gain = 443.449
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 653.695 ; gain = 443.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 653.695 ; gain = 443.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 653.695 ; gain = 443.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 653.695 ; gain = 443.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 653.695 ; gain = 443.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     5|
|2     |LUT2  |     4|
|3     |LUT5  |     2|
|4     |LUT6  |    13|
|5     |LD    |     7|
|6     |IBUF  |    10|
|7     |IOBUF |     1|
|8     |OBUF  |    11|
+------+------+------+

Report Instance Areas: 
+------+-------------+-----------------+------+
|      |Instance     |Module           |Cells |
+------+-------------+-----------------+------+
|1     |top          |                 |    53|
|2     |  BCD2SEG7_0 |sss_BCD2SEG7_0_0 |    28|
|3     |    inst     |BCD2SEG7         |    24|
|4     |  xup_inv_1  |sss_xup_inv_0_1  |     1|
|5     |  xup_inv_2  |sss_xup_inv_0_2  |     1|
|6     |  xup_inv_3  |sss_xup_inv_0_3  |     1|
|7     |  xup_inv_4  |sss_xup_inv_0_4  |     1|
+------+-------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 653.695 ; gain = 443.449
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 653.695 ; gain = 111.215
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 653.695 ; gain = 443.449
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  LD => LDCE: 7 instances

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 653.695 ; gain = 392.508
INFO: [Common 17-1381] The checkpoint 'C:/Users/73974/Documents/vivado/sss/sss.runs/synth_1/sss.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 653.695 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon May 22 18:10:09 2017...
