
    
 
# 🖥️ RISC-V SoC Tapeout Program VSD

<div align="center">

![RISC-V](https://img.shields.io/badge/RISC--V-SoC%20Tapeout-blue?style=for-the-badge&logo=riscv)
![ Tapeout program VSD](https://img.shields.io/badge/VSD-Program-blue?style=for-the-badge)

</div>




<div align="center">

> *"The VSD SoC Tapeout Program guides participants from RTL design to GDSII using open-source EDA tools. As part of India’s largest collaborative RISC-V tapeout initiative, it brings together learners to create silicon and strengthen the nation’s semiconductor ecosystem."*
>
>




## 📅 Week 0 — Setup & Tools

| Task | Description | Status |
|------|-------------|---------|
| [**Task 0**] | 🛠️ [Tools Installation] — Installed**Yosys**, **Iverilog**,  and **gtkWave** | ✅ Done |




 ### 🌟 Key Learnings from Week 0
- Set up and verified **open-source EDA tools**, laying the foundation for RTL design.  
- Learned the essentials of **environment setup** for synthesis and simulation.  
- Got the system ready for **RTL → GDSII flow experiments**, paving the way for hands-on SoC design.

## 🙏 Acknowledgment  

I am thankful to [**Kunal Ghosh**](https://github.com/kunalg123) and Team **[VLSI System Design (VSD)](https://vsdiat.vlsisystemdesign.com/)** for the opportunity to participate in the ongoing **RISC-V SoC Tapeout Program**.  

#

**🔗 Program Links:**
[![VSD Website](https://img.shields.io/badge/VSD-Official%20Website-blue?style=flat-square)](https://vsdiat.vlsisystemdesign.com/)
[![RISC-V](https://img.shields.io/badge/RISC--V-International-green?style=flat-square)](https://riscv.org/)
[![Efabless](https://img.shields.io/badge/Efabless-Platform-orange?style=flat-square)](https://efabless.com/)


---

**👨‍💻 Participant:** [SuryaTiwari26](https://github.com/SuryaTiwari26)
