Analysis & Synthesis report for AB_LFA_Tester
Fri Mar 22 01:16:42 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |AB_LFA_Tester|tx_test:inst6|current_state
 11. State Machine - |AB_LFA_Tester|tx_test:inst6|next_state
 12. State Machine - |AB_LFA_Tester|tx_test:inst6|bdm
 13. State Machine - |AB_LFA_Tester|cpu_module:inst3|rx_test:b2v_inst6|state
 14. State Machine - |AB_LFA_Tester|cpu_module:inst3|rx_test:b2v_inst6|next_state
 15. State Machine - |AB_LFA_Tester|cpu_module:inst3|bot_states:b2v_inst2|present_state
 16. State Machine - |AB_LFA_Tester|cpu_module:inst3|bot_states:b2v_inst2|next_state
 17. User-Specified and Inferred Latches
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for sld_signaltap:auto_signaltap_0
 24. Parameter Settings for User Entity Instance: cpu_module:inst3|ultrasonic:b2v_inst10
 25. Parameter Settings for User Entity Instance: cpu_module:inst3|bot_states:b2v_inst2
 26. Parameter Settings for User Entity Instance: cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg
 27. Parameter Settings for User Entity Instance: cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|adder:pcadd4
 28. Parameter Settings for User Entity Instance: cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|adder:pcaddbranch
 29. Parameter Settings for User Entity Instance: cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|mux2:pcjalrmux
 30. Parameter Settings for User Entity Instance: cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|mux2:pcmux
 31. Parameter Settings for User Entity Instance: cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|reg_file:rf
 32. Parameter Settings for User Entity Instance: cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|mux2:srcbmux
 33. Parameter Settings for User Entity Instance: cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|alu:alu
 34. Parameter Settings for User Entity Instance: cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|adder:auipcadd
 35. Parameter Settings for User Entity Instance: cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|mux2:luipcmux
 36. Parameter Settings for User Entity Instance: cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|mux4:resultmux
 37. Parameter Settings for User Entity Instance: cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|instr_mem:imem
 38. Parameter Settings for User Entity Instance: cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem
 39. Parameter Settings for User Entity Instance: cpu_module:inst3|rx_test:b2v_inst6
 40. Parameter Settings for User Entity Instance: motor_control:inst1
 41. Parameter Settings for User Entity Instance: tx_test:inst6
 42. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 43. Parameter Settings for Inferred Entity Instance: tx_test:inst6|lpm_divide:Div0
 44. Parameter Settings for Inferred Entity Instance: cpu_module:inst3|bot_states:b2v_inst2|lpm_divide:Mod0
 45. Parameter Settings for Inferred Entity Instance: cpu_module:inst3|rx_test:b2v_inst6|lpm_divide:Mod0
 46. Port Connectivity Checks: "cpu_module:inst3|sampler:b2v_inst9"
 47. Port Connectivity Checks: "cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem"
 48. Port Connectivity Checks: "cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|mux2:luipcmux"
 49. Port Connectivity Checks: "cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|adder:auipcadd"
 50. Port Connectivity Checks: "cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|adder:pcadd4"
 51. Port Connectivity Checks: "cpu_module:inst3|bot_states:b2v_inst2"
 52. Port Connectivity Checks: "cpu_module:inst3|ultrasonic:b2v_inst10"
 53. Signal Tap Logic Analyzer Settings
 54. Post-Synthesis Netlist Statistics for Top Partition
 55. Elapsed Time Per Partition
 56. Connections to In-System Debugging Instance "auto_signaltap_0"
 57. Analysis & Synthesis Messages
 58. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Mar 22 01:16:42 2024       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; AB_LFA_Tester                               ;
; Top-level Entity Name              ; AB_LFA_Tester                               ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 15,208                                      ;
;     Total combinational functions  ; 11,012                                      ;
;     Dedicated logic registers      ; 5,646                                       ;
; Total registers                    ; 5646                                        ;
; Total pins                         ; 25                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 12,160                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; AB_LFA_Tester      ; AB_LFA_Tester      ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.4%      ;
;     Processor 3            ;   0.4%      ;
;     Processor 4            ;   0.3%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                        ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+
; cpu_codes/sampler.v                                                ; yes             ; User Verilog HDL File                        ; E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v                                                ;             ;
; cpu_codes/t2b_riscv_cpu.v                                          ; yes             ; User Verilog HDL File                        ; E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/t2b_riscv_cpu.v                                          ;             ;
; cpu_codes/rx_test.v                                                ; yes             ; User Verilog HDL File                        ; E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/rx_test.v                                                ;             ;
; cpu_codes/riscv_cpu.v                                              ; yes             ; User Verilog HDL File                        ; E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/riscv_cpu.v                                              ;             ;
; cpu_codes/instr_mem.v                                              ; yes             ; User Verilog HDL File                        ; E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/instr_mem.v                                              ;             ;
; cpu_codes/data_mem.v                                               ; yes             ; User Verilog HDL File                        ; E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v                                               ;             ;
; cpu_codes/cpu_starter.v                                            ; yes             ; User Verilog HDL File                        ; E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/cpu_starter.v                                            ;             ;
; cpu_codes/cpu_module.v                                             ; yes             ; User Verilog HDL File                        ; E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/cpu_module.v                                             ;             ;
; cpu_codes/bot_states.v                                             ; yes             ; User Verilog HDL File                        ; E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/bot_states.v                                             ;             ;
; tx_test.v                                                          ; yes             ; User Verilog HDL File                        ; E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/tx_test.v                                                          ;             ;
; verilog_codes/store_extend.v                                       ; yes             ; User Verilog HDL File                        ; E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/store_extend.v                                       ;             ;
; verilog_codes/reset_ff.v                                           ; yes             ; User Verilog HDL File                        ; E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/reset_ff.v                                           ;             ;
; verilog_codes/reg_file.v                                           ; yes             ; User Verilog HDL File                        ; E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/reg_file.v                                           ;             ;
; verilog_codes/mux4.v                                               ; yes             ; User Verilog HDL File                        ; E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/mux4.v                                               ;             ;
; verilog_codes/mux2.v                                               ; yes             ; User Verilog HDL File                        ; E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/mux2.v                                               ;             ;
; verilog_codes/main_decoder.v                                       ; yes             ; User Verilog HDL File                        ; E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/main_decoder.v                                       ;             ;
; verilog_codes/load_extend.v                                        ; yes             ; User Verilog HDL File                        ; E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/load_extend.v                                        ;             ;
; verilog_codes/imm_extend.v                                         ; yes             ; User Verilog HDL File                        ; E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/imm_extend.v                                         ;             ;
; verilog_codes/datapath.v                                           ; yes             ; User Verilog HDL File                        ; E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/datapath.v                                           ;             ;
; verilog_codes/controller.v                                         ; yes             ; User Verilog HDL File                        ; E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/controller.v                                         ;             ;
; verilog_codes/alu_decoder.v                                        ; yes             ; User Verilog HDL File                        ; E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/alu_decoder.v                                        ;             ;
; verilog_codes/alu.v                                                ; yes             ; User Verilog HDL File                        ; E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/alu.v                                                ;             ;
; verilog_codes/adder.v                                              ; yes             ; User Verilog HDL File                        ; E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/adder.v                                              ;             ;
; ultrasonic.v                                                       ; yes             ; User Verilog HDL File                        ; E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/ultrasonic.v                                                       ;             ;
; Frequency_Scaling.v                                                ; yes             ; User Verilog HDL File                        ; E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/Frequency_Scaling.v                                                ;             ;
; ADC_controller.v                                                   ; yes             ; User Verilog HDL File                        ; E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/ADC_controller.v                                                   ;             ;
; AB_LFA_Tester.bdf                                                  ; yes             ; User Block Diagram/Schematic File            ; E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/AB_LFA_Tester.bdf                                                  ;             ;
; motor_control.v                                                    ; yes             ; User Verilog HDL File                        ; E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v                                                    ;             ;
; leds.v                                                             ; yes             ; User Verilog HDL File                        ; E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/leds.v                                                             ;             ;
; electromagnet.v                                                    ; yes             ; User Verilog HDL File                        ; E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/electromagnet.v                                                    ;             ;
; program_dump.hex                                                   ; yes             ; Auto-Found Hexadecimal (Intel-Format) File   ; E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/program_dump.hex                                                   ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; e:/quartus/quartus/libraries/megafunctions/sld_signaltap.vhd                                                        ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                   ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/sld_ela_control.vhd                                                      ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; e:/quartus/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                         ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; e:/quartus/quartus/libraries/megafunctions/lpm_constant.inc                                                         ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; e:/quartus/quartus/libraries/megafunctions/dffeea.inc                                                               ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                 ; e:/quartus/quartus/libraries/megafunctions/aglobal201.inc                                                           ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                            ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                             ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                   ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf                                                           ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; e:/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc                                                    ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; e:/quartus/quartus/libraries/megafunctions/lpm_mux.inc                                                              ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; e:/quartus/quartus/libraries/megafunctions/lpm_decode.inc                                                           ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; e:/quartus/quartus/libraries/megafunctions/a_rdenreg.inc                                                            ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; e:/quartus/quartus/libraries/megafunctions/altrom.inc                                                               ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; e:/quartus/quartus/libraries/megafunctions/altram.inc                                                               ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; e:/quartus/quartus/libraries/megafunctions/altdpram.inc                                                             ;             ;
; db/altsyncram_i524.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/db/altsyncram_i524.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; e:/quartus/quartus/libraries/megafunctions/altdpram.tdf                                                             ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; e:/quartus/quartus/libraries/others/maxplus2/memmodes.inc                                                           ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; e:/quartus/quartus/libraries/megafunctions/a_hdffe.inc                                                              ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; e:/quartus/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                      ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; e:/quartus/quartus/libraries/megafunctions/altsyncram.inc                                                           ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; e:/quartus/quartus/libraries/megafunctions/lpm_mux.tdf                                                              ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; e:/quartus/quartus/libraries/megafunctions/muxlut.inc                                                               ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; e:/quartus/quartus/libraries/megafunctions/bypassff.inc                                                             ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; e:/quartus/quartus/libraries/megafunctions/altshift.inc                                                             ;             ;
; db/mux_ssc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/db/mux_ssc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; e:/quartus/quartus/libraries/megafunctions/lpm_decode.tdf                                                           ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; e:/quartus/quartus/libraries/megafunctions/declut.inc                                                               ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; e:/quartus/quartus/libraries/megafunctions/lpm_compare.inc                                                          ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; e:/quartus/quartus/libraries/megafunctions/lpm_counter.tdf                                                          ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; e:/quartus/quartus/libraries/megafunctions/lpm_add_sub.inc                                                          ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; e:/quartus/quartus/libraries/megafunctions/cmpconst.inc                                                             ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; e:/quartus/quartus/libraries/megafunctions/lpm_counter.inc                                                          ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; e:/quartus/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                  ;             ;
; db/cntr_pgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/db/cntr_pgi.tdf                                                    ;             ;
; db/cmpr_tgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/db/cmpr_tgc.tdf                                                    ;             ;
; db/cntr_i6j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/db/cntr_i6j.tdf                                                    ;             ;
; db/cntr_egi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/db/cntr_egi.tdf                                                    ;             ;
; db/cmpr_qgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/db/cmpr_qgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                           ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                            ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                        ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/sld_hub.vhd                                                              ; altera_sld  ;
; db/ip/sld69361c56/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/db/ip/sld69361c56/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld69361c56/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/db/ip/sld69361c56/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld69361c56/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/db/ip/sld69361c56/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld69361c56/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/db/ip/sld69361c56/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld69361c56/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/db/ip/sld69361c56/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld69361c56/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/db/ip/sld69361c56/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                         ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; e:/quartus/quartus/libraries/megafunctions/lpm_divide.tdf                                                           ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; e:/quartus/quartus/libraries/megafunctions/abs_divider.inc                                                          ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; e:/quartus/quartus/libraries/megafunctions/sign_div_unsign.inc                                                      ;             ;
; db/lpm_divide_52p.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/db/lpm_divide_52p.tdf                                              ;             ;
; db/abs_divider_0dg.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/db/abs_divider_0dg.tdf                                             ;             ;
; db/alt_u_div_u9f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/db/alt_u_div_u9f.tdf                                               ;             ;
; db/add_sub_7pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/db/add_sub_7pc.tdf                                                 ;             ;
; db/add_sub_8pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/db/add_sub_8pc.tdf                                                 ;             ;
; db/lpm_abs_e0a.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/db/lpm_abs_e0a.tdf                                                 ;             ;
; db/lpm_abs_i0a.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/db/lpm_abs_i0a.tdf                                                 ;             ;
; db/lpm_divide_qoo.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/db/lpm_divide_qoo.tdf                                              ;             ;
; db/abs_divider_ibg.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/db/abs_divider_ibg.tdf                                             ;             ;
; db/alt_u_div_27f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/db/alt_u_div_27f.tdf                                               ;             ;
; db/lpm_abs_0v9.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/db/lpm_abs_0v9.tdf                                                 ;             ;
; db/lpm_divide_8qo.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/db/lpm_divide_8qo.tdf                                              ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                            ;
+---------------------------------------------+----------------------------------------------------------+
; Resource                                    ; Usage                                                    ;
+---------------------------------------------+----------------------------------------------------------+
; Estimated Total logic elements              ; 15,208                                                   ;
;                                             ;                                                          ;
; Total combinational functions               ; 11012                                                    ;
; Logic element usage by number of LUT inputs ;                                                          ;
;     -- 4 input functions                    ; 6823                                                     ;
;     -- 3 input functions                    ; 1918                                                     ;
;     -- <=2 input functions                  ; 2271                                                     ;
;                                             ;                                                          ;
; Logic elements by mode                      ;                                                          ;
;     -- normal mode                          ; 9124                                                     ;
;     -- arithmetic mode                      ; 1888                                                     ;
;                                             ;                                                          ;
; Total registers                             ; 5646                                                     ;
;     -- Dedicated logic registers            ; 5646                                                     ;
;     -- I/O registers                        ; 0                                                        ;
;                                             ;                                                          ;
; I/O pins                                    ; 25                                                       ;
; Total memory bits                           ; 12160                                                    ;
;                                             ;                                                          ;
; Embedded Multiplier 9-bit elements          ; 0                                                        ;
;                                             ;                                                          ;
; Maximum fan-out node                        ; cpu_module:inst3|Frequency_Scaling:b2v_inst5|adc_clk_out ;
; Maximum fan-out                             ; 3634                                                     ;
; Total fan-out                               ; 55729                                                    ;
; Average fan-out                             ; 3.31                                                     ;
+---------------------------------------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                       ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |AB_LFA_Tester                                                                                                                          ; 11012 (1)           ; 5646 (0)                  ; 12160       ; 0            ; 0       ; 0         ; 25   ; 0            ; |AB_LFA_Tester                                                                                                                                                                                                                                                                                                                                            ; AB_LFA_Tester                     ; work         ;
;    |ADC_Controller:inst|                                                                                                                ; 23 (23)             ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|ADC_Controller:inst                                                                                                                                                                                                                                                                                                                        ; ADC_Controller                    ; work         ;
;    |Frequency_Scaling:inst2|                                                                                                            ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|Frequency_Scaling:inst2                                                                                                                                                                                                                                                                                                                    ; Frequency_Scaling                 ; work         ;
;    |cpu_module:inst3|                                                                                                                   ; 7964 (0)            ; 3839 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|cpu_module:inst3                                                                                                                                                                                                                                                                                                                           ; cpu_module                        ; work         ;
;       |Frequency_Scaling:b2v_inst5|                                                                                                     ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|cpu_module:inst3|Frequency_Scaling:b2v_inst5                                                                                                                                                                                                                                                                                               ; Frequency_Scaling                 ; work         ;
;       |bot_states:b2v_inst2|                                                                                                            ; 1025 (638)          ; 401 (401)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|cpu_module:inst3|bot_states:b2v_inst2                                                                                                                                                                                                                                                                                                      ; bot_states                        ; work         ;
;          |lpm_divide:Mod0|                                                                                                              ; 387 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|cpu_module:inst3|bot_states:b2v_inst2|lpm_divide:Mod0                                                                                                                                                                                                                                                                                      ; lpm_divide                        ; work         ;
;             |lpm_divide_qoo:auto_generated|                                                                                             ; 387 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|cpu_module:inst3|bot_states:b2v_inst2|lpm_divide:Mod0|lpm_divide_qoo:auto_generated                                                                                                                                                                                                                                                        ; lpm_divide_qoo                    ; work         ;
;                |abs_divider_ibg:divider|                                                                                                ; 387 (7)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|cpu_module:inst3|bot_states:b2v_inst2|lpm_divide:Mod0|lpm_divide_qoo:auto_generated|abs_divider_ibg:divider                                                                                                                                                                                                                                ; abs_divider_ibg                   ; work         ;
;                   |alt_u_div_27f:divider|                                                                                               ; 332 (332)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|cpu_module:inst3|bot_states:b2v_inst2|lpm_divide:Mod0|lpm_divide_qoo:auto_generated|abs_divider_ibg:divider|alt_u_div_27f:divider                                                                                                                                                                                                          ; alt_u_div_27f                     ; work         ;
;                   |lpm_abs_i0a:my_abs_num|                                                                                              ; 48 (48)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|cpu_module:inst3|bot_states:b2v_inst2|lpm_divide:Mod0|lpm_divide_qoo:auto_generated|abs_divider_ibg:divider|lpm_abs_i0a:my_abs_num                                                                                                                                                                                                         ; lpm_abs_i0a                       ; work         ;
;       |cpu_starter:b2v_inst4|                                                                                                           ; 64 (64)             ; 42 (42)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|cpu_module:inst3|cpu_starter:b2v_inst4                                                                                                                                                                                                                                                                                                     ; cpu_starter                       ; work         ;
;       |rx_test:b2v_inst6|                                                                                                               ; 1192 (393)          ; 121 (121)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|cpu_module:inst3|rx_test:b2v_inst6                                                                                                                                                                                                                                                                                                         ; rx_test                           ; work         ;
;          |lpm_divide:Mod0|                                                                                                              ; 799 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|cpu_module:inst3|rx_test:b2v_inst6|lpm_divide:Mod0                                                                                                                                                                                                                                                                                         ; lpm_divide                        ; work         ;
;             |lpm_divide_8qo:auto_generated|                                                                                             ; 799 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|cpu_module:inst3|rx_test:b2v_inst6|lpm_divide:Mod0|lpm_divide_8qo:auto_generated                                                                                                                                                                                                                                                           ; lpm_divide_8qo                    ; work         ;
;                |abs_divider_0dg:divider|                                                                                                ; 799 (10)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|cpu_module:inst3|rx_test:b2v_inst6|lpm_divide:Mod0|lpm_divide_8qo:auto_generated|abs_divider_0dg:divider                                                                                                                                                                                                                                   ; abs_divider_0dg                   ; work         ;
;                   |alt_u_div_u9f:divider|                                                                                               ; 739 (739)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|cpu_module:inst3|rx_test:b2v_inst6|lpm_divide:Mod0|lpm_divide_8qo:auto_generated|abs_divider_0dg:divider|alt_u_div_u9f:divider                                                                                                                                                                                                             ; alt_u_div_u9f                     ; work         ;
;                   |lpm_abs_i0a:my_abs_num|                                                                                              ; 50 (50)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|cpu_module:inst3|rx_test:b2v_inst6|lpm_divide:Mod0|lpm_divide_8qo:auto_generated|abs_divider_0dg:divider|lpm_abs_i0a:my_abs_num                                                                                                                                                                                                            ; lpm_abs_i0a                       ; work         ;
;       |sampler:b2v_inst9|                                                                                                               ; 554 (554)           ; 109 (109)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|cpu_module:inst3|sampler:b2v_inst9                                                                                                                                                                                                                                                                                                         ; sampler                           ; work         ;
;       |t2b_riscv_cpu:b2v_inst3|                                                                                                         ; 4991 (45)           ; 3104 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3                                                                                                                                                                                                                                                                                                   ; t2b_riscv_cpu                     ; work         ;
;          |data_mem:dmem|                                                                                                                ; 1894 (1894)         ; 2048 (2048)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem                                                                                                                                                                                                                                                                                     ; data_mem                          ; work         ;
;          |instr_mem:imem|                                                                                                               ; 647 (647)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|instr_mem:imem                                                                                                                                                                                                                                                                                    ; instr_mem                         ; work         ;
;          |riscv_cpu:rvsingle|                                                                                                           ; 2405 (0)            ; 1056 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle                                                                                                                                                                                                                                                                                ; riscv_cpu                         ; work         ;
;             |controller:c|                                                                                                              ; 54 (3)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c                                                                                                                                                                                                                                                                   ; controller                        ; work         ;
;                |alu_decoder:ad|                                                                                                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|alu_decoder:ad                                                                                                                                                                                                                                                    ; alu_decoder                       ; work         ;
;                |main_decoder:md|                                                                                                        ; 44 (44)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md                                                                                                                                                                                                                                                   ; main_decoder                      ; work         ;
;             |datapath:dp|                                                                                                               ; 2351 (0)            ; 1056 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp                                                                                                                                                                                                                                                                    ; datapath                          ; work         ;
;                |adder:auipcadd|                                                                                                         ; 20 (20)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|adder:auipcadd                                                                                                                                                                                                                                                     ; adder                             ; work         ;
;                |adder:pcadd4|                                                                                                           ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|adder:pcadd4                                                                                                                                                                                                                                                       ; adder                             ; work         ;
;                |adder:pcaddbranch|                                                                                                      ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|adder:pcaddbranch                                                                                                                                                                                                                                                  ; adder                             ; work         ;
;                |alu:alu|                                                                                                                ; 642 (642)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|alu:alu                                                                                                                                                                                                                                                            ; alu                               ; work         ;
;                |imm_extend:ext|                                                                                                         ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|imm_extend:ext                                                                                                                                                                                                                                                     ; imm_extend                        ; work         ;
;                |load_extend:ldextd|                                                                                                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|load_extend:ldextd                                                                                                                                                                                                                                                 ; load_extend                       ; work         ;
;                |mux2:luipcmux|                                                                                                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|mux2:luipcmux                                                                                                                                                                                                                                                      ; mux2                              ; work         ;
;                |mux2:pcjalrmux|                                                                                                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|mux2:pcjalrmux                                                                                                                                                                                                                                                     ; mux2                              ; work         ;
;                |mux2:srcbmux|                                                                                                           ; 48 (48)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|mux2:srcbmux                                                                                                                                                                                                                                                       ; mux2                              ; work         ;
;                |mux4:resultmux|                                                                                                         ; 115 (115)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|mux4:resultmux                                                                                                                                                                                                                                                     ; mux4                              ; work         ;
;                |reg_file:rf|                                                                                                            ; 1413 (1413)         ; 1024 (1024)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|reg_file:rf                                                                                                                                                                                                                                                        ; reg_file                          ; work         ;
;                |reset_ff:pcreg|                                                                                                         ; 31 (31)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg                                                                                                                                                                                                                                                     ; reset_ff                          ; work         ;
;       |ultrasonic:b2v_inst10|                                                                                                           ; 137 (137)           ; 61 (61)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|cpu_module:inst3|ultrasonic:b2v_inst10                                                                                                                                                                                                                                                                                                     ; ultrasonic                        ; work         ;
;    |electromagnet:inst5|                                                                                                                ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|electromagnet:inst5                                                                                                                                                                                                                                                                                                                        ; electromagnet                     ; work         ;
;    |motor_control:inst1|                                                                                                                ; 1230 (1230)         ; 147 (147)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|motor_control:inst1                                                                                                                                                                                                                                                                                                                        ; motor_control                     ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 126 (1)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 125 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 125 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 125 (1)             ; 90 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 124 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 124 (85)            ; 85 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 611 (2)             ; 1414 (190)                ; 12160       ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 609 (0)             ; 1224 (0)                  ; 12160       ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 609 (88)            ; 1224 (454)                ; 12160       ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 17 (0)              ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_ssc:auto_generated|                                                                                              ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                              ; mux_ssc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 12160       ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_i524:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 12160       ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i524:auto_generated                                                                                                                                                 ; altsyncram_i524                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 59 (59)             ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 224 (1)             ; 491 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 190 (0)             ; 475 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 285 (285)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 190 (0)             ; 190 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 33 (33)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 160 (10)            ; 144 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_pgi:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_pgi:auto_generated                                                             ; cntr_pgi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_i6j:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                                      ; cntr_i6j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_egi:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                            ; cntr_egi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 95 (95)             ; 95 (95)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |tx_test:inst6|                                                                                                                      ; 1051 (279)          ; 91 (91)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|tx_test:inst6                                                                                                                                                                                                                                                                                                                              ; tx_test                           ; work         ;
;       |lpm_divide:Div0|                                                                                                                 ; 772 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|tx_test:inst6|lpm_divide:Div0                                                                                                                                                                                                                                                                                                              ; lpm_divide                        ; work         ;
;          |lpm_divide_52p:auto_generated|                                                                                                ; 772 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|tx_test:inst6|lpm_divide:Div0|lpm_divide_52p:auto_generated                                                                                                                                                                                                                                                                                ; lpm_divide_52p                    ; work         ;
;             |abs_divider_0dg:divider|                                                                                                   ; 772 (14)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|tx_test:inst6|lpm_divide:Div0|lpm_divide_52p:auto_generated|abs_divider_0dg:divider                                                                                                                                                                                                                                                        ; abs_divider_0dg                   ; work         ;
;                |alt_u_div_u9f:divider|                                                                                                  ; 719 (719)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|tx_test:inst6|lpm_divide:Div0|lpm_divide_52p:auto_generated|abs_divider_0dg:divider|alt_u_div_u9f:divider                                                                                                                                                                                                                                  ; alt_u_div_u9f                     ; work         ;
;                |lpm_abs_i0a:my_abs_num|                                                                                                 ; 39 (39)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AB_LFA_Tester|tx_test:inst6|lpm_divide:Div0|lpm_divide_52p:auto_generated|abs_divider_0dg:divider|lpm_abs_i0a:my_abs_num                                                                                                                                                                                                                                 ; lpm_abs_i0a                       ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i524:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 95           ; 128          ; 95           ; 12160 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                    ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |AB_LFA_Tester|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |AB_LFA_Tester|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |AB_LFA_Tester|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |AB_LFA_Tester|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |AB_LFA_Tester|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------+
; State Machine - |AB_LFA_Tester|tx_test:inst6|current_state                                                   ;
+----------------------+----------------------+----------------------+----------------------+------------------+
; Name                 ; current_state.state4 ; current_state.state3 ; current_state.state2 ; current_state.00 ;
+----------------------+----------------------+----------------------+----------------------+------------------+
; current_state.00     ; 0                    ; 0                    ; 0                    ; 0                ;
; current_state.state2 ; 0                    ; 0                    ; 1                    ; 1                ;
; current_state.state3 ; 0                    ; 1                    ; 0                    ; 1                ;
; current_state.state4 ; 1                    ; 0                    ; 0                    ; 1                ;
+----------------------+----------------------+----------------------+----------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------+
; State Machine - |AB_LFA_Tester|tx_test:inst6|next_state                                       ;
+-------------------+-------------------+-------------------+-------------------+---------------+
; Name              ; next_state.state4 ; next_state.state3 ; next_state.state2 ; next_state.00 ;
+-------------------+-------------------+-------------------+-------------------+---------------+
; next_state.00     ; 0                 ; 0                 ; 0                 ; 0             ;
; next_state.state2 ; 0                 ; 0                 ; 1                 ; 1             ;
; next_state.state3 ; 0                 ; 1                 ; 0                 ; 1             ;
; next_state.state4 ; 1                 ; 0                 ; 0                 ; 1             ;
+-------------------+-------------------+-------------------+-------------------+---------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------+
; State Machine - |AB_LFA_Tester|tx_test:inst6|bdm          ;
+---------+---------+---------+---------+---------+---------+
; Name    ; bdm.011 ; bdm.010 ; bdm.001 ; bdm.000 ; bdm.100 ;
+---------+---------+---------+---------+---------+---------+
; bdm.000 ; 0       ; 0       ; 0       ; 0       ; 0       ;
; bdm.001 ; 0       ; 0       ; 1       ; 1       ; 0       ;
; bdm.010 ; 0       ; 1       ; 0       ; 1       ; 0       ;
; bdm.011 ; 1       ; 0       ; 0       ; 1       ; 0       ;
; bdm.100 ; 0       ; 0       ; 0       ; 1       ; 1       ;
+---------+---------+---------+---------+---------+---------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------+
; State Machine - |AB_LFA_Tester|cpu_module:inst3|rx_test:b2v_inst6|state     ;
+-----------------+------------+-----------------+-----------------+----------+
; Name            ; state.STOP ; state.DATA_BITS ; state.START_BIT ; state.00 ;
+-----------------+------------+-----------------+-----------------+----------+
; state.00        ; 0          ; 0               ; 0               ; 0        ;
; state.START_BIT ; 0          ; 0               ; 1               ; 1        ;
; state.DATA_BITS ; 0          ; 1               ; 0               ; 1        ;
; state.STOP      ; 1          ; 0               ; 0               ; 1        ;
+-----------------+------------+-----------------+-----------------+----------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------+
; State Machine - |AB_LFA_Tester|cpu_module:inst3|rx_test:b2v_inst6|next_state                         ;
+----------------------+-----------------+----------------------+----------------------+---------------+
; Name                 ; next_state.STOP ; next_state.DATA_BITS ; next_state.START_BIT ; next_state.00 ;
+----------------------+-----------------+----------------------+----------------------+---------------+
; next_state.00        ; 0               ; 0                    ; 0                    ; 0             ;
; next_state.START_BIT ; 0               ; 0                    ; 1                    ; 1             ;
; next_state.DATA_BITS ; 0               ; 1                    ; 0                    ; 1             ;
; next_state.STOP      ; 1               ; 0                    ; 0                    ; 1             ;
+----------------------+-----------------+----------------------+----------------------+---------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |AB_LFA_Tester|cpu_module:inst3|bot_states:b2v_inst2|present_state                ;
+--------------------------+------------------+--------------------------+--------------------------+
; Name                     ; present_state.00 ; present_state.BLOCK_DROP ; present_state.PICK_BLOCK ;
+--------------------------+------------------+--------------------------+--------------------------+
; present_state.00         ; 0                ; 0                        ; 0                        ;
; present_state.PICK_BLOCK ; 1                ; 0                        ; 1                        ;
; present_state.BLOCK_DROP ; 1                ; 1                        ; 0                        ;
+--------------------------+------------------+--------------------------+--------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------+
; State Machine - |AB_LFA_Tester|cpu_module:inst3|bot_states:b2v_inst2|next_state       ;
+-----------------------+---------------+-----------------------+-----------------------+
; Name                  ; next_state.00 ; next_state.BLOCK_DROP ; next_state.PICK_BLOCK ;
+-----------------------+---------------+-----------------------+-----------------------+
; next_state.00         ; 0             ; 0                     ; 0                     ;
; next_state.PICK_BLOCK ; 1             ; 0                     ; 1                     ;
; next_state.BLOCK_DROP ; 1             ; 1                     ; 0                     ;
+-----------------------+---------------+-----------------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------------+
; Latch Name                                                                                            ; Latch Enable Signal                                                                                 ; Free of Timing Hazards ;
+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------------+
; cpu_module:inst3|sampler:b2v_inst9|forward_en                                                         ; cpu_module:inst3|sampler:b2v_inst9|Mux9                                                             ; yes                    ;
; cpu_module:inst3|sampler:b2v_inst9|left_en                                                            ; cpu_module:inst3|sampler:b2v_inst9|Mux9                                                             ; yes                    ;
; cpu_module:inst3|sampler:b2v_inst9|reverse_en                                                         ; cpu_module:inst3|sampler:b2v_inst9|Mux9                                                             ; yes                    ;
; cpu_module:inst3|sampler:b2v_inst9|right_en                                                           ; cpu_module:inst3|sampler:b2v_inst9|Mux9                                                             ; yes                    ;
; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[15] ; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|Selector20 ; yes                    ;
; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[14] ; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|Selector20 ; yes                    ;
; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[13] ; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|Selector20 ; yes                    ;
; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[8]  ; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|Selector20 ; yes                    ;
; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[7]  ; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|Selector20 ; yes                    ;
; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[12] ; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|Selector20 ; yes                    ;
; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[4]  ; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|Selector20 ; yes                    ;
; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[5]  ; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|Selector20 ; yes                    ;
; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[6]  ; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|Selector20 ; yes                    ;
; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[9]  ; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|Selector20 ; yes                    ;
; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[0]  ; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|Selector20 ; yes                    ;
; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|rd_data_mem[0]                                 ; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|WideOr0    ; yes                    ;
; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[10] ; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|Selector20 ; yes                    ;
; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[11] ; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|Selector20 ; yes                    ;
; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[16] ; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|Selector20 ; yes                    ;
; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[3]  ; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|Selector20 ; yes                    ;
; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[2]  ; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|Selector20 ; yes                    ;
; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|rd_data_mem[7]                                 ; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|WideOr0    ; yes                    ;
; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|rd_data_mem[15]                                ; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|WideOr0    ; yes                    ;
; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[1]  ; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|Selector20 ; yes                    ;
; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|rd_data_mem[17]                                ; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|WideOr0    ; yes                    ;
; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|rd_data_mem[16]                                ; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|WideOr0    ; yes                    ;
; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|rd_data_mem[14]                                ; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|WideOr0    ; yes                    ;
; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|rd_data_mem[1]                                 ; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|WideOr0    ; yes                    ;
; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|rd_data_mem[13]                                ; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|WideOr0    ; yes                    ;
; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|rd_data_mem[12]                                ; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|WideOr0    ; yes                    ;
; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|rd_data_mem[11]                                ; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|WideOr0    ; yes                    ;
; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|rd_data_mem[10]                                ; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|WideOr0    ; yes                    ;
; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|rd_data_mem[2]                                 ; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|WideOr0    ; yes                    ;
; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|rd_data_mem[3]                                 ; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|WideOr0    ; yes                    ;
; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|rd_data_mem[4]                                 ; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|WideOr0    ; yes                    ;
; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|rd_data_mem[21]                                ; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|WideOr0    ; yes                    ;
; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|rd_data_mem[20]                                ; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|WideOr0    ; yes                    ;
; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|rd_data_mem[19]                                ; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|WideOr0    ; yes                    ;
; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|rd_data_mem[18]                                ; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|WideOr0    ; yes                    ;
; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|rd_data_mem[25]                                ; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|WideOr0    ; yes                    ;
; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|rd_data_mem[24]                                ; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|WideOr0    ; yes                    ;
; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|rd_data_mem[23]                                ; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|WideOr0    ; yes                    ;
; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|rd_data_mem[22]                                ; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|WideOr0    ; yes                    ;
; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|rd_data_mem[9]                                 ; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|WideOr0    ; yes                    ;
; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|rd_data_mem[8]                                 ; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|WideOr0    ; yes                    ;
; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|rd_data_mem[6]                                 ; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|WideOr0    ; yes                    ;
; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|rd_data_mem[5]                                 ; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|WideOr0    ; yes                    ;
; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|rd_data_mem[26]                                ; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|WideOr0    ; yes                    ;
; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|rd_data_mem[27]                                ; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|WideOr0    ; yes                    ;
; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|rd_data_mem[28]                                ; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|WideOr0    ; yes                    ;
; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|rd_data_mem[29]                                ; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|WideOr0    ; yes                    ;
; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|rd_data_mem[30]                                ; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|WideOr0    ; yes                    ;
; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|rd_data_mem[31]                                ; cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|WideOr0    ; yes                    ;
; Number of user-specified and inferred latches = 53                                                    ;                                                                                                     ;                        ;
+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+
; Register name                                                                                                                            ; Reason for Removal                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+
; cpu_module:inst3|cpu_starter:b2v_inst4|Ext_WriteData[5]                                                                                  ; Merged with cpu_module:inst3|cpu_starter:b2v_inst4|Ext_DataAdr[5]  ;
; cpu_module:inst3|cpu_starter:b2v_inst4|Ext_DataAdr[16]                                                                                   ; Merged with cpu_module:inst3|cpu_starter:b2v_inst4|Ext_DataAdr[5]  ;
; cpu_module:inst3|cpu_starter:b2v_inst4|Ext_WriteData[7,9]                                                                                ; Merged with cpu_module:inst3|cpu_starter:b2v_inst4|Ext_DataAdr[5]  ;
; cpu_module:inst3|cpu_starter:b2v_inst4|Ext_DataAdr[8,18]                                                                                 ; Merged with cpu_module:inst3|cpu_starter:b2v_inst4|Ext_DataAdr[5]  ;
; cpu_module:inst3|cpu_starter:b2v_inst4|Ext_WriteData[11,13]                                                                              ; Merged with cpu_module:inst3|cpu_starter:b2v_inst4|Ext_DataAdr[5]  ;
; cpu_module:inst3|cpu_starter:b2v_inst4|Ext_DataAdr[20]                                                                                   ; Merged with cpu_module:inst3|cpu_starter:b2v_inst4|Ext_DataAdr[5]  ;
; cpu_module:inst3|cpu_starter:b2v_inst4|Ext_WriteData[15]                                                                                 ; Merged with cpu_module:inst3|cpu_starter:b2v_inst4|Ext_DataAdr[5]  ;
; cpu_module:inst3|cpu_starter:b2v_inst4|Ext_DataAdr[15,31]                                                                                ; Merged with cpu_module:inst3|cpu_starter:b2v_inst4|Ext_DataAdr[5]  ;
; cpu_module:inst3|cpu_starter:b2v_inst4|Ext_WriteData[6]                                                                                  ; Merged with cpu_module:inst3|cpu_starter:b2v_inst4|Ext_DataAdr[5]  ;
; cpu_module:inst3|cpu_starter:b2v_inst4|Ext_DataAdr[7]                                                                                    ; Merged with cpu_module:inst3|cpu_starter:b2v_inst4|Ext_DataAdr[5]  ;
; cpu_module:inst3|cpu_starter:b2v_inst4|Ext_WriteData[8]                                                                                  ; Merged with cpu_module:inst3|cpu_starter:b2v_inst4|Ext_DataAdr[5]  ;
; cpu_module:inst3|cpu_starter:b2v_inst4|Ext_DataAdr[17]                                                                                   ; Merged with cpu_module:inst3|cpu_starter:b2v_inst4|Ext_DataAdr[5]  ;
; cpu_module:inst3|cpu_starter:b2v_inst4|Ext_WriteData[10,12]                                                                              ; Merged with cpu_module:inst3|cpu_starter:b2v_inst4|Ext_DataAdr[5]  ;
; cpu_module:inst3|cpu_starter:b2v_inst4|Ext_DataAdr[19]                                                                                   ; Merged with cpu_module:inst3|cpu_starter:b2v_inst4|Ext_DataAdr[5]  ;
; cpu_module:inst3|cpu_starter:b2v_inst4|Ext_WriteData[14]                                                                                 ; Merged with cpu_module:inst3|cpu_starter:b2v_inst4|Ext_DataAdr[5]  ;
; cpu_module:inst3|cpu_starter:b2v_inst4|Ext_DataAdr[9]                                                                                    ; Merged with cpu_module:inst3|cpu_starter:b2v_inst4|Ext_DataAdr[5]  ;
; cpu_module:inst3|cpu_starter:b2v_inst4|Ext_WriteData[16]                                                                                 ; Merged with cpu_module:inst3|cpu_starter:b2v_inst4|Ext_DataAdr[5]  ;
; cpu_module:inst3|cpu_starter:b2v_inst4|Ext_DataAdr[21]                                                                                   ; Merged with cpu_module:inst3|cpu_starter:b2v_inst4|Ext_DataAdr[5]  ;
; cpu_module:inst3|cpu_starter:b2v_inst4|Ext_WriteData[17,18]                                                                              ; Merged with cpu_module:inst3|cpu_starter:b2v_inst4|Ext_DataAdr[5]  ;
; cpu_module:inst3|cpu_starter:b2v_inst4|Ext_DataAdr[1,4,10,22]                                                                            ; Merged with cpu_module:inst3|cpu_starter:b2v_inst4|Ext_DataAdr[5]  ;
; cpu_module:inst3|cpu_starter:b2v_inst4|Ext_WriteData[19,20]                                                                              ; Merged with cpu_module:inst3|cpu_starter:b2v_inst4|Ext_DataAdr[5]  ;
; cpu_module:inst3|cpu_starter:b2v_inst4|Ext_DataAdr[23]                                                                                   ; Merged with cpu_module:inst3|cpu_starter:b2v_inst4|Ext_DataAdr[5]  ;
; cpu_module:inst3|cpu_starter:b2v_inst4|Ext_WriteData[21,22]                                                                              ; Merged with cpu_module:inst3|cpu_starter:b2v_inst4|Ext_DataAdr[5]  ;
; cpu_module:inst3|cpu_starter:b2v_inst4|Ext_DataAdr[11,24]                                                                                ; Merged with cpu_module:inst3|cpu_starter:b2v_inst4|Ext_DataAdr[5]  ;
; cpu_module:inst3|cpu_starter:b2v_inst4|Ext_WriteData[23..26]                                                                             ; Merged with cpu_module:inst3|cpu_starter:b2v_inst4|Ext_DataAdr[5]  ;
; cpu_module:inst3|cpu_starter:b2v_inst4|Ext_DataAdr[0,12,26]                                                                              ; Merged with cpu_module:inst3|cpu_starter:b2v_inst4|Ext_DataAdr[5]  ;
; cpu_module:inst3|cpu_starter:b2v_inst4|Ext_WriteData[27,28]                                                                              ; Merged with cpu_module:inst3|cpu_starter:b2v_inst4|Ext_DataAdr[5]  ;
; cpu_module:inst3|cpu_starter:b2v_inst4|Ext_DataAdr[27]                                                                                   ; Merged with cpu_module:inst3|cpu_starter:b2v_inst4|Ext_DataAdr[5]  ;
; cpu_module:inst3|cpu_starter:b2v_inst4|Ext_WriteData[29,30]                                                                              ; Merged with cpu_module:inst3|cpu_starter:b2v_inst4|Ext_DataAdr[5]  ;
; cpu_module:inst3|cpu_starter:b2v_inst4|Ext_DataAdr[13,28]                                                                                ; Merged with cpu_module:inst3|cpu_starter:b2v_inst4|Ext_DataAdr[5]  ;
; cpu_module:inst3|cpu_starter:b2v_inst4|Ext_WriteData[31]                                                                                 ; Merged with cpu_module:inst3|cpu_starter:b2v_inst4|Ext_DataAdr[5]  ;
; cpu_module:inst3|cpu_starter:b2v_inst4|Ext_DataAdr[6,14,29,30]                                                                           ; Merged with cpu_module:inst3|cpu_starter:b2v_inst4|Ext_DataAdr[5]  ;
; cpu_module:inst3|cpu_starter:b2v_inst4|Ext_MemWrite                                                                                      ; Merged with cpu_module:inst3|cpu_starter:b2v_inst4|Ext_DataAdr[25] ;
; ADC_Controller:inst|mem1[1][2]                                                                                                           ; Merged with ADC_Controller:inst|mem1[2][0]                         ;
; ADC_Controller:inst|mem1[0][0]                                                                                                           ; Merged with ADC_Controller:inst|mem1[2][0]                         ;
; ADC_Controller:inst|mem1[2][1]                                                                                                           ; Merged with ADC_Controller:inst|mem1[2][0]                         ;
; ADC_Controller:inst|mem1[1][1]                                                                                                           ; Merged with ADC_Controller:inst|mem1[2][2]                         ;
; ADC_Controller:inst|mem1[0][2]                                                                                                           ; Merged with ADC_Controller:inst|mem1[2][2]                         ;
; ADC_Controller:inst|mem1[1][0]                                                                                                           ; Merged with ADC_Controller:inst|mem1[2][2]                         ;
; ADC_Controller:inst|mem1[0][1]                                                                                                           ; Merged with ADC_Controller:inst|mem1[2][2]                         ;
; cpu_module:inst3|Frequency_Scaling:b2v_inst5|s_clk_counter[2]                                                                            ; Merged with Frequency_Scaling:inst2|s_clk_counter[2]               ;
; cpu_module:inst3|Frequency_Scaling:b2v_inst5|s_clk_counter[1]                                                                            ; Merged with Frequency_Scaling:inst2|s_clk_counter[1]               ;
; cpu_module:inst3|Frequency_Scaling:b2v_inst5|s_clk_counter[0]                                                                            ; Merged with Frequency_Scaling:inst2|s_clk_counter[0]               ;
; motor_control:inst1|y[2]                                                                                                                 ; Merged with motor_control:inst1|Y[2]                               ;
; motor_control:inst1|y[1]                                                                                                                 ; Merged with motor_control:inst1|Y[1]                               ;
; motor_control:inst1|y[0]                                                                                                                 ; Merged with motor_control:inst1|Y[0]                               ;
; motor_control:inst1|count3[4]                                                                                                            ; Merged with motor_control:inst1|count2[4]                          ;
; motor_control:inst1|count4[4]                                                                                                            ; Merged with motor_control:inst1|count2[4]                          ;
; motor_control:inst1|count[4]                                                                                                             ; Merged with motor_control:inst1|count2[4]                          ;
; motor_control:inst1|count3[3]                                                                                                            ; Merged with motor_control:inst1|count2[3]                          ;
; motor_control:inst1|count4[3]                                                                                                            ; Merged with motor_control:inst1|count2[3]                          ;
; motor_control:inst1|count[3]                                                                                                             ; Merged with motor_control:inst1|count2[3]                          ;
; motor_control:inst1|count3[2]                                                                                                            ; Merged with motor_control:inst1|count2[2]                          ;
; motor_control:inst1|count4[2]                                                                                                            ; Merged with motor_control:inst1|count2[2]                          ;
; motor_control:inst1|count[2]                                                                                                             ; Merged with motor_control:inst1|count2[2]                          ;
; motor_control:inst1|count3[1]                                                                                                            ; Merged with motor_control:inst1|count2[1]                          ;
; motor_control:inst1|count4[1]                                                                                                            ; Merged with motor_control:inst1|count2[1]                          ;
; motor_control:inst1|count[1]                                                                                                             ; Merged with motor_control:inst1|count2[1]                          ;
; motor_control:inst1|count3[0]                                                                                                            ; Merged with motor_control:inst1|count2[0]                          ;
; motor_control:inst1|count4[0]                                                                                                            ; Merged with motor_control:inst1|count2[0]                          ;
; motor_control:inst1|count[0]                                                                                                             ; Merged with motor_control:inst1|count2[0]                          ;
; electromagnet:inst5|o2                                                                                                                   ; Stuck at GND due to stuck port data_in                             ;
; ADC_Controller:inst|mem1[2][0]                                                                                                           ; Stuck at VCC due to stuck port data_in                             ;
; ADC_Controller:inst|mem1[2][2]                                                                                                           ; Stuck at GND due to stuck port data_in                             ;
; cpu_module:inst3|cpu_starter:b2v_inst4|Ext_DataAdr[5]                                                                                    ; Stuck at GND due to stuck port data_in                             ;
; ADC_Controller:inst|sp_counter[0]                                                                                                        ; Merged with motor_control:inst1|count2[0]                          ;
; ADC_Controller:inst|sp_counter[1]                                                                                                        ; Merged with motor_control:inst1|count2[1]                          ;
; ADC_Controller:inst|sp_counter[2]                                                                                                        ; Merged with motor_control:inst1|count2[2]                          ;
; ADC_Controller:inst|sp_counter[3]                                                                                                        ; Merged with motor_control:inst1|count2[3]                          ;
; cpu_module:inst3|bot_states:b2v_inst2|stop[3]                                                                                            ; Stuck at VCC due to stuck port data_in                             ;
; ADC_Controller:inst|channel_select[2]                                                                                                    ; Stuck at GND due to stuck port data_in                             ;
; tx_test:inst6|a[0,3..5,7,9,13,15,17,20,21,23,25,28,30,31,35,37,39,43,45,47,49,55,59,63,70,71,76,79,83,86,87,89,92,94,95,98..100,102,103] ; Stuck at GND due to stuck port data_in                             ;
; ADC_Controller:inst|data_counter[0]                                                                                                      ; Merged with ADC_Controller:inst|din_counter[0]                     ;
; cpu_module:inst3|rx_test:b2v_inst6|next_state.00                                                                                         ; Lost fanout                                                        ;
; cpu_module:inst3|rx_test:b2v_inst6|next_state.START_BIT                                                                                  ; Lost fanout                                                        ;
; cpu_module:inst3|rx_test:b2v_inst6|next_state.DATA_BITS                                                                                  ; Lost fanout                                                        ;
; cpu_module:inst3|rx_test:b2v_inst6|next_state.STOP                                                                                       ; Lost fanout                                                        ;
; tx_test:inst6|current_state~2                                                                                                            ; Lost fanout                                                        ;
; tx_test:inst6|current_state~3                                                                                                            ; Lost fanout                                                        ;
; tx_test:inst6|next_state~8                                                                                                               ; Lost fanout                                                        ;
; tx_test:inst6|next_state~9                                                                                                               ; Lost fanout                                                        ;
; tx_test:inst6|bdm~7                                                                                                                      ; Lost fanout                                                        ;
; tx_test:inst6|bdm~8                                                                                                                      ; Lost fanout                                                        ;
; cpu_module:inst3|rx_test:b2v_inst6|state~2                                                                                               ; Lost fanout                                                        ;
; cpu_module:inst3|rx_test:b2v_inst6|state~3                                                                                               ; Lost fanout                                                        ;
; cpu_module:inst3|rx_test:b2v_inst6|next_state~2                                                                                          ; Lost fanout                                                        ;
; cpu_module:inst3|rx_test:b2v_inst6|next_state~3                                                                                          ; Lost fanout                                                        ;
; tx_test:inst6|next_state.00                                                                                                              ; Lost fanout                                                        ;
; tx_test:inst6|next_state.state2                                                                                                          ; Lost fanout                                                        ;
; tx_test:inst6|next_state.state3                                                                                                          ; Lost fanout                                                        ;
; tx_test:inst6|next_state.state4                                                                                                          ; Lost fanout                                                        ;
; tx_test:inst6|bdm.000                                                                                                                    ; Lost fanout                                                        ;
; cpu_module:inst3|bot_states:b2v_inst2|next_state.PICK_BLOCK                                                                              ; Lost fanout                                                        ;
; cpu_module:inst3|bot_states:b2v_inst2|next_state.BLOCK_DROP                                                                              ; Lost fanout                                                        ;
; cpu_module:inst3|bot_states:b2v_inst2|next_state.00                                                                                      ; Lost fanout                                                        ;
; tx_test:inst6|a[10,78,84,88,90,91,93,96,97]                                                                                              ; Merged with tx_test:inst6|a[101]                                   ;
; tx_test:inst6|a[77]                                                                                                                      ; Merged with tx_test:inst6|a[72]                                    ;
; tx_test:inst6|a[42,51,53,62,68,74,75]                                                                                                    ; Merged with tx_test:inst6|a[12]                                    ;
; tx_test:inst6|a[52,54,60,61,67,73]                                                                                                       ; Merged with tx_test:inst6|a[41]                                    ;
; tx_test:inst6|a[1,6,16,18,19,22,24,26,27,29,38,40,44,46,48,50,69]                                                                        ; Merged with tx_test:inst6|a[14]                                    ;
; tx_test:inst6|a[2,8]                                                                                                                     ; Merged with tx_test:inst6|a[11]                                    ;
; tx_test:inst6|bdm.011                                                                                                                    ; Merged with tx_test:inst6|bdm.010                                  ;
; tx_test:inst6|bdm.100                                                                                                                    ; Merged with tx_test:inst6|bdm.010                                  ;
; tx_test:inst6|bdm.010                                                                                                                    ; Stuck at GND due to stuck port data_in                             ;
; ADC_Controller:inst|data_counter[1]                                                                                                      ; Merged with ADC_Controller:inst|din_counter[1]                     ;
; ADC_Controller:inst|data_counter[2]                                                                                                      ; Merged with ADC_Controller:inst|din_counter[2]                     ;
; ADC_Controller:inst|data_counter[3]                                                                                                      ; Merged with ADC_Controller:inst|din_counter[3]                     ;
; tx_test:inst6|a[14]                                                                                                                      ; Stuck at VCC due to stuck port data_in                             ;
; cpu_module:inst3|sampler:b2v_inst9|j[4,5]                                                                                                ; Lost fanout                                                        ;
; Total Number of Removed Registers = 210                                                                                                  ;                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                     ;
+-----------------------------------------+--------------------+------------------------------------------------------------------+
; Register name                           ; Reason for Removal ; Registers Removed due to This Register                           ;
+-----------------------------------------+--------------------+------------------------------------------------------------------+
; tx_test:inst6|next_state~8              ; Lost Fanouts       ; tx_test:inst6|next_state.state2, tx_test:inst6|next_state.state4 ;
; tx_test:inst6|next_state~9              ; Lost Fanouts       ; tx_test:inst6|next_state.state3                                  ;
; cpu_module:inst3|sampler:b2v_inst9|j[5] ; Lost Fanouts       ; cpu_module:inst3|sampler:b2v_inst9|j[4]                          ;
+-----------------------------------------+--------------------+------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5646  ;
; Number of registers using Synchronous Clear  ; 143   ;
; Number of registers using Synchronous Load   ; 111   ;
; Number of registers using Asynchronous Clear ; 544   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4343  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ADC_Controller:inst|adc_cs                                                                                                                                                                                                                                                                                                      ; 2       ;
; cpu_module:inst3|sampler:b2v_inst9|future_node[0]                                                                                                                                                                                                                                                                               ; 62      ;
; motor_control:inst1|Y[2]                                                                                                                                                                                                                                                                                                        ; 120     ;
; motor_control:inst1|Y[0]                                                                                                                                                                                                                                                                                                        ; 73      ;
; cpu_module:inst3|rx_test:b2v_inst6|unit_pulse[0]                                                                                                                                                                                                                                                                                ; 10      ;
; cpu_module:inst3|rx_test:b2v_inst6|unit_pulse[1]                                                                                                                                                                                                                                                                                ; 10      ;
; cpu_module:inst3|sampler:b2v_inst9|j[0]                                                                                                                                                                                                                                                                                         ; 22      ;
; cpu_module:inst3|bot_states:b2v_inst2|stop[1]                                                                                                                                                                                                                                                                                   ; 2       ;
; motor_control:inst1|stop_at_19[0]                                                                                                                                                                                                                                                                                               ; 3       ;
; cpu_module:inst3|ultrasonic:b2v_inst10|out                                                                                                                                                                                                                                                                                      ; 64      ;
; cpu_module:inst3|cpu_starter:b2v_inst4|reset                                                                                                                                                                                                                                                                                    ; 185     ;
; cpu_module:inst3|rx_test:b2v_inst6|su[2]                                                                                                                                                                                                                                                                                        ; 8       ;
; cpu_module:inst3|bot_states:b2v_inst2|flag                                                                                                                                                                                                                                                                                      ; 10      ;
; cpu_module:inst3|bot_states:b2v_inst2|s_unit[2]                                                                                                                                                                                                                                                                                 ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 24                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |AB_LFA_Tester|ADC_Controller:inst|channel_select[0]                                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|sampler:b2v_inst9|path_planned[9][3]                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|sampler:b2v_inst9|ir[4]                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|rx_test:b2v_inst6|char_count_su4[2]                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[0]         ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[25]        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|sampler:b2v_inst9|path_planned[8][4]                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|rx_test:b2v_inst6|char_count_su3[3]                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|bot_states:b2v_inst2|send_msg_bdm[0]                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|rx_test:b2v_inst6|su[1]                                                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|rx_test:b2v_inst6|char_count_su2[3]                                                ;
; 9:1                ; 32 bits   ; 192 LEs       ; 32 LEs               ; 160 LEs                ; Yes        ; |AB_LFA_Tester|motor_control:inst1|reverse_count[25]                                                               ;
; 8:1                ; 31 bits   ; 155 LEs       ; 62 LEs               ; 93 LEs                 ; Yes        ; |AB_LFA_Tester|motor_control:inst1|stop_at_4[2]                                                                    ;
; 6:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|sampler:b2v_inst9|path_planned[7][2]                                               ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|rx_test:b2v_inst6|char_count_su1[3]                                                ;
; 6:1                ; 22 bits   ; 88 LEs        ; 22 LEs               ; 66 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|ultrasonic:b2v_inst10|pulses[15]                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|bot_states:b2v_inst2|stop[0]                                                       ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|rx_test:b2v_inst6|char_count_ru[0]                                                 ;
; 7:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|sampler:b2v_inst9|path_planned[6][1]                                               ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |AB_LFA_Tester|tx_test:inst6|count[1]                                                                              ;
; 12:1               ; 31 bits   ; 248 LEs       ; 124 LEs              ; 124 LEs                ; Yes        ; |AB_LFA_Tester|motor_control:inst1|stop_at_19[5]                                                                   ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|rx_test:b2v_inst6|char_count_cu[2]                                                 ;
; 9:1                ; 4 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|rx_test:b2v_inst6|char_count_eu[3]                                                 ;
; 9:1                ; 5 bits    ; 30 LEs        ; 25 LEs               ; 5 LEs                  ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|sampler:b2v_inst9|path_planned[4][4]                                               ;
; 9:1                ; 5 bits    ; 30 LEs        ; 25 LEs               ; 5 LEs                  ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|sampler:b2v_inst9|path_planned[5][3]                                               ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[63][2]                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[62][2]                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[61][3]                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[60][3]                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[59][3]                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[58][3]                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[57][6]                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[56][6]                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[55][1]                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[54][2]                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[53][4]                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[52][7]                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[51][7]                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[50][7]                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[49][7]                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[48][5]                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[47][0]                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[46][0]                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[45][0]                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[44][4]                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[43][3]                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[42][3]                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[41][1]                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[40][6]                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[39][6]                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[38][6]                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[37][6]                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[36][1]                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[35][7]                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[34][2]                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[33][4]                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[32][5]                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[31][4]                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[30][4]                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[29][7]                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[28][2]                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[27][2]                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[26][2]                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[25][4]                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[24][0]                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[23][4]                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[22][4]                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[21][2]                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[20][2]                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[19][0]                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[18][0]                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[17][4]                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[16][4]                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[15][4]                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[14][5]                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[13][5]                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[12][3]                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[11][1]                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[10][6]                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[9][2]                               ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[8][1]                               ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[7][3]                               ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[6][0]                               ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[5][5]                               ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[4][5]                               ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[3][0]                               ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[2][5]                               ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[1][3]                               ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[0][2]                               ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[0][15]                              ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[1][11]                              ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[2][10]                              ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[3][13]                              ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[4][13]                              ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[5][13]                              ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[6][11]                              ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[7][10]                              ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[8][10]                              ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[9][10]                              ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[10][10]                             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[11][10]                             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[12][10]                             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[13][10]                             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[14][15]                             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[15][12]                             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[16][11]                             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[17][9]                              ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[18][15]                             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[19][8]                              ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[20][11]                             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[21][11]                             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[22][15]                             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[23][10]                             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[24][10]                             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[25][14]                             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[26][12]                             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[27][10]                             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[28][13]                             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[29][14]                             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[30][14]                             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[31][14]                             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[32][10]                             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[33][9]                              ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[34][13]                             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[35][13]                             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[36][14]                             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[37][15]                             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[38][11]                             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[39][10]                             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[40][11]                             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[41][11]                             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[42][12]                             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[43][12]                             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[44][8]                              ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[45][8]                              ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[46][11]                             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[47][12]                             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[48][12]                             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[49][12]                             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[50][12]                             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[51][15]                             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[52][9]                              ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[53][11]                             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[54][13]                             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[55][9]                              ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[56][8]                              ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[57][13]                             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[58][12]                             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[59][9]                              ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[60][13]                             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[61][15]                             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[62][14]                             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[63][8]                              ;
; 11:1               ; 32 bits   ; 224 LEs       ; 32 LEs               ; 192 LEs                ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|ultrasonic:b2v_inst10|count[26]                                                    ;
; 10:1               ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|cpu_starter:b2v_inst4|Ext_DataAdr[25]                                              ;
; 10:1               ; 5 bits    ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|cpu_starter:b2v_inst4|Ext_WriteData[2]                                             ;
; 11:1               ; 64 bits   ; 448 LEs       ; 64 LEs               ; 384 LEs                ; Yes        ; |AB_LFA_Tester|tx_test:inst6|a[3]                                                                                  ;
; 11:1               ; 5 bits    ; 35 LEs        ; 30 LEs               ; 5 LEs                  ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|sampler:b2v_inst9|path_planned[3][4]                                               ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[63][22]                             ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[62][20]                             ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[61][20]                             ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[60][20]                             ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[59][20]                             ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[58][20]                             ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[57][20]                             ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[56][20]                             ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[55][20]                             ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[54][23]                             ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[53][16]                             ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[52][16]                             ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[51][23]                             ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[50][23]                             ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[49][16]                             ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[48][19]                             ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[47][23]                             ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[46][16]                             ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[45][22]                             ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[44][21]                             ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[43][18]                             ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[42][20]                             ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[41][20]                             ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[40][19]                             ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[39][23]                             ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[38][21]                             ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[37][22]                             ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[36][23]                             ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[35][16]                             ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[34][16]                             ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[33][21]                             ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[32][21]                             ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[31][21]                             ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[30][21]                             ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[29][21]                             ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[28][22]                             ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[27][19]                             ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[26][22]                             ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[25][22]                             ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[24][22]                             ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[23][21]                             ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[22][22]                             ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[21][22]                             ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[20][17]                             ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[19][18]                             ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[18][19]                             ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[17][21]                             ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[16][20]                             ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[15][20]                             ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[14][20]                             ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[13][16]                             ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[12][17]                             ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[11][20]                             ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[10][20]                             ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[9][20]                              ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[8][20]                              ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[7][19]                              ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[6][17]                              ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[5][17]                              ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[4][21]                              ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[3][19]                              ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[2][16]                              ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[1][21]                              ;
; 12:1               ; 8 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[0][19]                              ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[0][25]                              ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[1][31]                              ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[2][30]                              ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[3][24]                              ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[4][29]                              ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[5][24]                              ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[6][28]                              ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[7][27]                              ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[8][30]                              ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[9][30]                              ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[10][30]                             ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[11][28]                             ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[12][26]                             ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[13][31]                             ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[14][25]                             ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[15][24]                             ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[16][29]                             ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[17][29]                             ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[18][31]                             ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[19][24]                             ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[20][28]                             ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[21][29]                             ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[22][27]                             ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[23][27]                             ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[24][26]                             ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[25][26]                             ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[26][24]                             ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[27][27]                             ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[28][25]                             ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[29][25]                             ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[30][25]                             ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[31][31]                             ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[32][31]                             ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[33][24]                             ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[34][26]                             ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[35][26]                             ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[36][29]                             ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[37][26]                             ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[38][30]                             ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[39][29]                             ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[40][25]                             ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[41][25]                             ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[42][31]                             ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[43][31]                             ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[44][31]                             ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[45][31]                             ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[46][31]                             ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[47][31]                             ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[48][31]                             ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[49][26]                             ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[50][28]                             ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[51][29]                             ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[52][29]                             ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[53][31]                             ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[54][24]                             ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[55][28]                             ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[56][28]                             ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[57][27]                             ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[58][24]                             ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[59][31]                             ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[60][31]                             ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[61][24]                             ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[62][29]                             ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|data_ram[63][25]                             ;
; 522:1              ; 40 bits   ; 13920 LEs     ; 1600 LEs             ; 12320 LEs              ; Yes        ; |AB_LFA_Tester|tx_test:inst6|a[80]                                                                                 ;
; 20:1               ; 5 bits    ; 65 LEs        ; 5 LEs                ; 60 LEs                 ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|sampler:b2v_inst9|j[3]                                                             ;
; 21:1               ; 5 bits    ; 70 LEs        ; 65 LEs               ; 5 LEs                  ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|sampler:b2v_inst9|path_planned[0][2]                                               ;
; 21:1               ; 5 bits    ; 70 LEs        ; 65 LEs               ; 5 LEs                  ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|sampler:b2v_inst9|path_planned[1][2]                                               ;
; 21:1               ; 5 bits    ; 70 LEs        ; 65 LEs               ; 5 LEs                  ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|sampler:b2v_inst9|path_planned[2][3]                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|rx_test:b2v_inst6|unit_pulse[1]                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |AB_LFA_Tester|cpu_module:inst3|bot_states:b2v_inst2|stop[1]                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |AB_LFA_Tester|cpu_module:inst3|rx_test:b2v_inst6|rx_msg                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |AB_LFA_Tester|cpu_module:inst3|rx_test:b2v_inst6|char_count_ru                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|WriteData[18]                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|WriteData[15]                                              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |AB_LFA_Tester|ADC_Controller:inst|channel                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |AB_LFA_Tester|motor_control:inst1|Add3                                                                            ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |AB_LFA_Tester|cpu_module:inst3|bot_states:b2v_inst2|Mux22                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |AB_LFA_Tester|cpu_module:inst3|rx_test:b2v_inst6|char_count_su1                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|mux4:resultmux|y[1]         ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|mux4:resultmux|y[6]         ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; No         ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|Mux2109                                      ;
; 16:1               ; 5 bits    ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |AB_LFA_Tester|cpu_module:inst3|sampler:b2v_inst9|Mux1                                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |AB_LFA_Tester|cpu_module:inst3|rx_test:b2v_inst6|char_count_su2                                                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|Mux2100                                      ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |AB_LFA_Tester|cpu_module:inst3|rx_test:b2v_inst6|char_count_su3                                                   ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |AB_LFA_Tester|cpu_module:inst3|rx_test:b2v_inst6|char_count_su4                                                   ;
; 64:1               ; 24 bits   ; 1008 LEs      ; 1008 LEs             ; 0 LEs                  ; No         ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|Mux26                                        ;
; 18:1               ; 8 bits    ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; No         ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|alu:alu|Mux17               ;
; 18:1               ; 8 bits    ; 96 LEs        ; 56 LEs               ; 40 LEs                 ; No         ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|alu:alu|Mux8                ;
; 10:1               ; 16 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|mux4:resultmux|y[24]        ;
; 10:1               ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|mux4:resultmux|y[8]         ;
; 10:1               ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|mux4:resultmux|y[12]        ;
; 19:1               ; 4 bits    ; 48 LEs        ; 28 LEs               ; 20 LEs                 ; No         ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|alu:alu|Mux27               ;
; 19:1               ; 4 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; No         ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|alu:alu|Mux6                ;
; 20:1               ; 2 bits    ; 26 LEs        ; 16 LEs               ; 10 LEs                 ; No         ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|alu:alu|Mux28               ;
; 20:1               ; 2 bits    ; 26 LEs        ; 16 LEs               ; 10 LEs                 ; No         ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|alu:alu|Mux3                ;
; 40:1               ; 2 bits    ; 52 LEs        ; 12 LEs               ; 40 LEs                 ; No         ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|Selector20 ;
; 21:1               ; 2 bits    ; 28 LEs        ; 18 LEs               ; 10 LEs                 ; No         ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|alu:alu|Mux0                ;
; 68:1               ; 8 bits    ; 360 LEs       ; 352 LEs              ; 8 LEs                  ; No         ; |AB_LFA_Tester|cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|Mux2093                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_module:inst3|ultrasonic:b2v_inst10 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; warm_up        ; 00    ; Unsigned Binary                                            ;
; trigger_pulse  ; 01    ; Unsigned Binary                                            ;
; read_input     ; 10    ; Unsigned Binary                                            ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_module:inst3|bot_states:b2v_inst2 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; IDENTIFY_FAULT ; 00    ; Unsigned Binary                                           ;
; PICK_BLOCK     ; 01    ; Unsigned Binary                                           ;
; BLOCK_DROP     ; 10    ; Unsigned Binary                                           ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|adder:pcadd4 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|adder:pcaddbranch ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|mux2:pcjalrmux ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|mux2:pcmux ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|reg_file:rf ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|mux2:srcbmux ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|alu:alu ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|adder:auipcadd ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|mux2:luipcmux ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|mux4:resultmux ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|instr_mem:imem ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                              ;
; ADDR_WIDTH     ; 32    ; Signed Integer                                                              ;
; MEM_SIZE       ; 512   ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                             ;
; ADDR_WIDTH     ; 32    ; Signed Integer                                                             ;
; MEM_SIZE       ; 64    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu_module:inst3|rx_test:b2v_inst6 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; IDLE           ; 0     ; Signed Integer                                         ;
; START_BIT      ; 1     ; Signed Integer                                         ;
; DATA_BITS      ; 2     ; Signed Integer                                         ;
; STOP           ; 3     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: motor_control:inst1 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; forward        ; 0     ; Signed Integer                          ;
; left           ; 1     ; Signed Integer                          ;
; right          ; 2     ; Signed Integer                          ;
; stop           ; 3     ; Signed Integer                          ;
; junction       ; 4     ; Signed Integer                          ;
; idle           ; 5     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tx_test:inst6 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; state1         ; 00    ; Unsigned Binary                   ;
; state2         ; 01    ; Unsigned Binary                   ;
; state3         ; 10    ; Unsigned Binary                   ;
; state4         ; 11    ; Unsigned Binary                   ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                              ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                      ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_data_bits                                   ; 95                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_trigger_bits                                ; 95                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                               ; String         ;
; sld_inversion_mask_length                       ; 306                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                          ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_storage_qualifier_bits                      ; 95                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                  ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: tx_test:inst6|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                              ;
; LPM_WIDTHD             ; 10             ; Untyped                              ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                              ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_52p ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu_module:inst3|bot_states:b2v_inst2|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                         ;
+------------------------+----------------+--------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                      ;
; LPM_WIDTHD             ; 3              ; Untyped                                                      ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                      ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                                      ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                      ;
; CBXI_PARAMETER         ; lpm_divide_qoo ; Untyped                                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                               ;
+------------------------+----------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu_module:inst3|rx_test:b2v_inst6|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                      ;
+------------------------+----------------+-----------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                   ;
; LPM_WIDTHD             ; 10             ; Untyped                                                   ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                   ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                   ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                   ;
; CBXI_PARAMETER         ; lpm_divide_8qo ; Untyped                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                            ;
+------------------------+----------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_module:inst3|sampler:b2v_inst9"                                                                             ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; cpu_writes1 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem"                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; node ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; i    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|mux2:luipcmux" ;
+-----------+-------+----------+------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------+
; d1[11..0] ; Input ; Info     ; Stuck at GND                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|adder:auipcadd" ;
+----------+-------+----------+--------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                              ;
+----------+-------+----------+--------------------------------------------------------------------------------------+
; b[11..0] ; Input ; Info     ; Stuck at GND                                                                         ;
+----------+-------+----------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|adder:pcadd4" ;
+----------+-------+----------+------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------+
; b[31..3] ; Input ; Info     ; Stuck at GND                                                                       ;
; b[1..0]  ; Input ; Info     ; Stuck at GND                                                                       ;
; b[2]     ; Input ; Info     ; Stuck at VCC                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_module:inst3|bot_states:b2v_inst2"                                                                        ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; unitlist0 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; unitlist1 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; unitlist2 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; unitlist3 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_module:inst3|ultrasonic:b2v_inst10"                                                                    ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; pulses ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; state  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 95                  ; 95               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 76                          ;
; cycloneiii_ff         ; 4142                        ;
;     CLR               ; 4                           ;
;     CLR SLD           ; 30                          ;
;     ENA               ; 3713                        ;
;     ENA CLR           ; 2                           ;
;     ENA SCLR          ; 63                          ;
;     ENA SLD           ; 14                          ;
;     SCLR              ; 32                          ;
;     SLD               ; 2                           ;
;     plain             ; 282                         ;
; cycloneiii_lcell_comb ; 10276                       ;
;     arith             ; 1812                        ;
;         2 data inputs ; 1062                        ;
;         3 data inputs ; 750                         ;
;     normal            ; 8464                        ;
;         0 data inputs ; 79                          ;
;         1 data inputs ; 51                          ;
;         2 data inputs ; 944                         ;
;         3 data inputs ; 956                         ;
;         4 data inputs ; 6434                        ;
;                       ;                             ;
; Max LUT depth         ; 98.40                       ;
; Average LUT depth     ; 30.31                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:36     ;
+----------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                           ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                           ; Details                                                                                                                                                        ;
+------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk_50M                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_50M                                                     ; N/A                                                                                                                                                            ;
; cpu_module:inst13|bot_states:b2v_inst2|b[0]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cpu_module:inst13|bot_states:b2v_inst2|b[0]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cpu_module:inst13|bot_states:b2v_inst2|b[1]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cpu_module:inst13|bot_states:b2v_inst2|b[1]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cpu_module:inst13|bot_states:b2v_inst2|b[2]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cpu_module:inst13|bot_states:b2v_inst2|b[2]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cpu_module:inst13|bot_states:b2v_inst2|b[3]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cpu_module:inst13|bot_states:b2v_inst2|b[3]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cpu_module:inst13|bot_states:b2v_inst2|b[4]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cpu_module:inst13|bot_states:b2v_inst2|b[4]    ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cpu_module:inst13|bot_states:b2v_inst2|b_drop  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cpu_module:inst13|bot_states:b2v_inst2|b_drop  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cpu_module:inst13|bot_states:b2v_inst2|i_fault ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cpu_module:inst13|bot_states:b2v_inst2|i_fault ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cpu_module:inst13|bot_states:b2v_inst2|p_block ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cpu_module:inst13|bot_states:b2v_inst2|p_block ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cpu_module:inst13|bot_states:b2v_inst2|stop[0] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cpu_module:inst13|bot_states:b2v_inst2|stop[0] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cpu_module:inst13|bot_states:b2v_inst2|stop[1] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cpu_module:inst13|bot_states:b2v_inst2|stop[1] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cpu_module:inst13|bot_states:b2v_inst2|stop[2] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cpu_module:inst13|bot_states:b2v_inst2|stop[2] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cpu_module:inst13|bot_states:b2v_inst2|stop[3] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; cpu_module:inst13|bot_states:b2v_inst2|stop[3] ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; motor_control:inst1|center1[0]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch3[0]                             ; N/A                                                                                                                                                            ;
; motor_control:inst1|center1[0]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch3[0]                             ; N/A                                                                                                                                                            ;
; motor_control:inst1|center1[10]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch3[10]                            ; N/A                                                                                                                                                            ;
; motor_control:inst1|center1[10]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch3[10]                            ; N/A                                                                                                                                                            ;
; motor_control:inst1|center1[11]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch3[11]                            ; N/A                                                                                                                                                            ;
; motor_control:inst1|center1[11]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch3[11]                            ; N/A                                                                                                                                                            ;
; motor_control:inst1|center1[1]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch3[1]                             ; N/A                                                                                                                                                            ;
; motor_control:inst1|center1[1]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch3[1]                             ; N/A                                                                                                                                                            ;
; motor_control:inst1|center1[2]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch3[2]                             ; N/A                                                                                                                                                            ;
; motor_control:inst1|center1[2]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch3[2]                             ; N/A                                                                                                                                                            ;
; motor_control:inst1|center1[3]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch3[3]                             ; N/A                                                                                                                                                            ;
; motor_control:inst1|center1[3]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch3[3]                             ; N/A                                                                                                                                                            ;
; motor_control:inst1|center1[4]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch3[4]                             ; N/A                                                                                                                                                            ;
; motor_control:inst1|center1[4]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch3[4]                             ; N/A                                                                                                                                                            ;
; motor_control:inst1|center1[5]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch3[5]                             ; N/A                                                                                                                                                            ;
; motor_control:inst1|center1[5]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch3[5]                             ; N/A                                                                                                                                                            ;
; motor_control:inst1|center1[6]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch3[6]                             ; N/A                                                                                                                                                            ;
; motor_control:inst1|center1[6]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch3[6]                             ; N/A                                                                                                                                                            ;
; motor_control:inst1|center1[7]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch3[7]                             ; N/A                                                                                                                                                            ;
; motor_control:inst1|center1[7]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch3[7]                             ; N/A                                                                                                                                                            ;
; motor_control:inst1|center1[8]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch3[8]                             ; N/A                                                                                                                                                            ;
; motor_control:inst1|center1[8]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch3[8]                             ; N/A                                                                                                                                                            ;
; motor_control:inst1|center1[9]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch3[9]                             ; N/A                                                                                                                                                            ;
; motor_control:inst1|center1[9]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch3[9]                             ; N/A                                                                                                                                                            ;
; motor_control:inst1|future_node[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_module:inst3|sampler:b2v_inst9|future_node[0]~_wirecell ; N/A                                                                                                                                                            ;
; motor_control:inst1|future_node[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_module:inst3|sampler:b2v_inst9|future_node[0]~_wirecell ; N/A                                                                                                                                                            ;
; motor_control:inst1|future_node[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_module:inst3|sampler:b2v_inst9|future_node[1]           ; N/A                                                                                                                                                            ;
; motor_control:inst1|future_node[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_module:inst3|sampler:b2v_inst9|future_node[1]           ; N/A                                                                                                                                                            ;
; motor_control:inst1|future_node[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_module:inst3|sampler:b2v_inst9|future_node[2]           ; N/A                                                                                                                                                            ;
; motor_control:inst1|future_node[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_module:inst3|sampler:b2v_inst9|future_node[2]           ; N/A                                                                                                                                                            ;
; motor_control:inst1|future_node[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_module:inst3|sampler:b2v_inst9|future_node[3]           ; N/A                                                                                                                                                            ;
; motor_control:inst1|future_node[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_module:inst3|sampler:b2v_inst9|future_node[3]           ; N/A                                                                                                                                                            ;
; motor_control:inst1|future_node[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_module:inst3|sampler:b2v_inst9|future_node[4]           ; N/A                                                                                                                                                            ;
; motor_control:inst1|future_node[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_module:inst3|sampler:b2v_inst9|future_node[4]           ; N/A                                                                                                                                                            ;
; motor_control:inst1|left1[0]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch4[0]                             ; N/A                                                                                                                                                            ;
; motor_control:inst1|left1[0]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch4[0]                             ; N/A                                                                                                                                                            ;
; motor_control:inst1|left1[10]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch4[10]                            ; N/A                                                                                                                                                            ;
; motor_control:inst1|left1[10]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch4[10]                            ; N/A                                                                                                                                                            ;
; motor_control:inst1|left1[11]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch4[11]                            ; N/A                                                                                                                                                            ;
; motor_control:inst1|left1[11]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch4[11]                            ; N/A                                                                                                                                                            ;
; motor_control:inst1|left1[1]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch4[1]                             ; N/A                                                                                                                                                            ;
; motor_control:inst1|left1[1]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch4[1]                             ; N/A                                                                                                                                                            ;
; motor_control:inst1|left1[2]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch4[2]                             ; N/A                                                                                                                                                            ;
; motor_control:inst1|left1[2]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch4[2]                             ; N/A                                                                                                                                                            ;
; motor_control:inst1|left1[3]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch4[3]                             ; N/A                                                                                                                                                            ;
; motor_control:inst1|left1[3]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch4[3]                             ; N/A                                                                                                                                                            ;
; motor_control:inst1|left1[4]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch4[4]                             ; N/A                                                                                                                                                            ;
; motor_control:inst1|left1[4]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch4[4]                             ; N/A                                                                                                                                                            ;
; motor_control:inst1|left1[5]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch4[5]                             ; N/A                                                                                                                                                            ;
; motor_control:inst1|left1[5]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch4[5]                             ; N/A                                                                                                                                                            ;
; motor_control:inst1|left1[6]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch4[6]                             ; N/A                                                                                                                                                            ;
; motor_control:inst1|left1[6]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch4[6]                             ; N/A                                                                                                                                                            ;
; motor_control:inst1|left1[7]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch4[7]                             ; N/A                                                                                                                                                            ;
; motor_control:inst1|left1[7]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch4[7]                             ; N/A                                                                                                                                                            ;
; motor_control:inst1|left1[8]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch4[8]                             ; N/A                                                                                                                                                            ;
; motor_control:inst1|left1[8]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch4[8]                             ; N/A                                                                                                                                                            ;
; motor_control:inst1|left1[9]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch4[9]                             ; N/A                                                                                                                                                            ;
; motor_control:inst1|left1[9]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch4[9]                             ; N/A                                                                                                                                                            ;
; motor_control:inst1|past_node[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_module:inst3|sampler:b2v_inst9|past_node[0]             ; N/A                                                                                                                                                            ;
; motor_control:inst1|past_node[0]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_module:inst3|sampler:b2v_inst9|past_node[0]             ; N/A                                                                                                                                                            ;
; motor_control:inst1|past_node[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_module:inst3|sampler:b2v_inst9|past_node[1]             ; N/A                                                                                                                                                            ;
; motor_control:inst1|past_node[1]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_module:inst3|sampler:b2v_inst9|past_node[1]             ; N/A                                                                                                                                                            ;
; motor_control:inst1|past_node[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_module:inst3|sampler:b2v_inst9|past_node[2]             ; N/A                                                                                                                                                            ;
; motor_control:inst1|past_node[2]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_module:inst3|sampler:b2v_inst9|past_node[2]             ; N/A                                                                                                                                                            ;
; motor_control:inst1|past_node[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_module:inst3|sampler:b2v_inst9|past_node[3]             ; N/A                                                                                                                                                            ;
; motor_control:inst1|past_node[3]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_module:inst3|sampler:b2v_inst9|past_node[3]             ; N/A                                                                                                                                                            ;
; motor_control:inst1|past_node[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_module:inst3|sampler:b2v_inst9|past_node[4]             ; N/A                                                                                                                                                            ;
; motor_control:inst1|past_node[4]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_module:inst3|sampler:b2v_inst9|past_node[4]             ; N/A                                                                                                                                                            ;
; motor_control:inst1|present_node[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_module:inst3|sampler:b2v_inst9|present_node[0]          ; N/A                                                                                                                                                            ;
; motor_control:inst1|present_node[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_module:inst3|sampler:b2v_inst9|present_node[0]          ; N/A                                                                                                                                                            ;
; motor_control:inst1|present_node[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_module:inst3|sampler:b2v_inst9|present_node[1]          ; N/A                                                                                                                                                            ;
; motor_control:inst1|present_node[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_module:inst3|sampler:b2v_inst9|present_node[1]          ; N/A                                                                                                                                                            ;
; motor_control:inst1|present_node[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_module:inst3|sampler:b2v_inst9|present_node[2]          ; N/A                                                                                                                                                            ;
; motor_control:inst1|present_node[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_module:inst3|sampler:b2v_inst9|present_node[2]          ; N/A                                                                                                                                                            ;
; motor_control:inst1|present_node[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_module:inst3|sampler:b2v_inst9|present_node[3]          ; N/A                                                                                                                                                            ;
; motor_control:inst1|present_node[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_module:inst3|sampler:b2v_inst9|present_node[3]          ; N/A                                                                                                                                                            ;
; motor_control:inst1|present_node[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_module:inst3|sampler:b2v_inst9|present_node[4]          ; N/A                                                                                                                                                            ;
; motor_control:inst1|present_node[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cpu_module:inst3|sampler:b2v_inst9|present_node[4]          ; N/A                                                                                                                                                            ;
; motor_control:inst1|right1[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch1[0]                             ; N/A                                                                                                                                                            ;
; motor_control:inst1|right1[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch1[0]                             ; N/A                                                                                                                                                            ;
; motor_control:inst1|right1[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch1[10]                            ; N/A                                                                                                                                                            ;
; motor_control:inst1|right1[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch1[10]                            ; N/A                                                                                                                                                            ;
; motor_control:inst1|right1[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch1[11]                            ; N/A                                                                                                                                                            ;
; motor_control:inst1|right1[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch1[11]                            ; N/A                                                                                                                                                            ;
; motor_control:inst1|right1[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch1[1]                             ; N/A                                                                                                                                                            ;
; motor_control:inst1|right1[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch1[1]                             ; N/A                                                                                                                                                            ;
; motor_control:inst1|right1[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch1[2]                             ; N/A                                                                                                                                                            ;
; motor_control:inst1|right1[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch1[2]                             ; N/A                                                                                                                                                            ;
; motor_control:inst1|right1[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch1[3]                             ; N/A                                                                                                                                                            ;
; motor_control:inst1|right1[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch1[3]                             ; N/A                                                                                                                                                            ;
; motor_control:inst1|right1[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch1[4]                             ; N/A                                                                                                                                                            ;
; motor_control:inst1|right1[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch1[4]                             ; N/A                                                                                                                                                            ;
; motor_control:inst1|right1[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch1[5]                             ; N/A                                                                                                                                                            ;
; motor_control:inst1|right1[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch1[5]                             ; N/A                                                                                                                                                            ;
; motor_control:inst1|right1[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch1[6]                             ; N/A                                                                                                                                                            ;
; motor_control:inst1|right1[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch1[6]                             ; N/A                                                                                                                                                            ;
; motor_control:inst1|right1[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch1[7]                             ; N/A                                                                                                                                                            ;
; motor_control:inst1|right1[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch1[7]                             ; N/A                                                                                                                                                            ;
; motor_control:inst1|right1[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch1[8]                             ; N/A                                                                                                                                                            ;
; motor_control:inst1|right1[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch1[8]                             ; N/A                                                                                                                                                            ;
; motor_control:inst1|right1[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch1[9]                             ; N/A                                                                                                                                                            ;
; motor_control:inst1|right1[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ADC_Controller:inst|dout_ch1[9]                             ; N/A                                                                                                                                                            ;
; tx_test:inst17|j[0]                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; tx_test:inst17|j[0]                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; tx_test:inst17|j[10]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; tx_test:inst17|j[10]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; tx_test:inst17|j[11]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; tx_test:inst17|j[11]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; tx_test:inst17|j[12]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; tx_test:inst17|j[12]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; tx_test:inst17|j[13]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; tx_test:inst17|j[13]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; tx_test:inst17|j[14]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; tx_test:inst17|j[14]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; tx_test:inst17|j[15]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; tx_test:inst17|j[15]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; tx_test:inst17|j[16]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; tx_test:inst17|j[16]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; tx_test:inst17|j[17]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; tx_test:inst17|j[17]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; tx_test:inst17|j[18]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; tx_test:inst17|j[18]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; tx_test:inst17|j[19]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; tx_test:inst17|j[19]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; tx_test:inst17|j[1]                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; tx_test:inst17|j[1]                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; tx_test:inst17|j[20]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; tx_test:inst17|j[20]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; tx_test:inst17|j[21]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; tx_test:inst17|j[21]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; tx_test:inst17|j[22]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; tx_test:inst17|j[22]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; tx_test:inst17|j[23]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; tx_test:inst17|j[23]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; tx_test:inst17|j[24]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; tx_test:inst17|j[24]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; tx_test:inst17|j[25]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; tx_test:inst17|j[25]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; tx_test:inst17|j[26]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; tx_test:inst17|j[26]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; tx_test:inst17|j[27]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; tx_test:inst17|j[27]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; tx_test:inst17|j[28]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; tx_test:inst17|j[28]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; tx_test:inst17|j[29]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; tx_test:inst17|j[29]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; tx_test:inst17|j[2]                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; tx_test:inst17|j[2]                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; tx_test:inst17|j[30]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; tx_test:inst17|j[30]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; tx_test:inst17|j[31]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; tx_test:inst17|j[31]                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; tx_test:inst17|j[3]                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; tx_test:inst17|j[3]                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; tx_test:inst17|j[4]                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; tx_test:inst17|j[4]                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; tx_test:inst17|j[5]                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; tx_test:inst17|j[5]                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; tx_test:inst17|j[6]                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; tx_test:inst17|j[6]                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; tx_test:inst17|j[7]                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; tx_test:inst17|j[7]                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; tx_test:inst17|j[8]                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; tx_test:inst17|j[8]                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; tx_test:inst17|j[9]                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; tx_test:inst17|j[9]                            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                         ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                         ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                         ; N/A                                                                                                                                                            ;
+------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri Mar 22 01:15:46 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AB_LFA_Tester -c AB_LFA_Tester
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file cpu_codes/sampler.v
    Info (12023): Found entity 1: sampler File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file cpu_codes/t2b_riscv_cpu.v
    Info (12023): Found entity 1: t2b_riscv_cpu File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/t2b_riscv_cpu.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file cpu_codes/rx_test.v
    Info (12023): Found entity 1: rx_test File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/rx_test.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file cpu_codes/riscv_cpu.v
    Info (12023): Found entity 1: riscv_cpu File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/riscv_cpu.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file cpu_codes/instr_mem.v
    Info (12023): Found entity 1: instr_mem File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/instr_mem.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file cpu_codes/data_mem.v
    Info (12023): Found entity 1: data_mem File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file cpu_codes/cpu_starter.v
    Info (12023): Found entity 1: cpu_starter File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/cpu_starter.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file cpu_codes/cpu_module.v
    Info (12023): Found entity 1: cpu_module File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/cpu_module.v Line: 11
Warning (10090): Verilog HDL syntax warning at bot_states.v(76): extra block comment delimiter characters /* within block comment File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/bot_states.v Line: 76
Info (12021): Found 1 design units, including 1 entities, in source file cpu_codes/bot_states.v
    Info (12023): Found entity 1: bot_states File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/bot_states.v Line: 10
Warning (10090): Verilog HDL syntax warning at tx_test.v(242): extra block comment delimiter characters /* within block comment File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/tx_test.v Line: 242
Info (12021): Found 1 design units, including 1 entities, in source file tx_test.v
    Info (12023): Found entity 1: tx_test File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/tx_test.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file verilog_codes/store_extend.v
    Info (12023): Found entity 1: store_extend File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/store_extend.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file verilog_codes/sign_extend.v
    Info (12023): Found entity 1: sign_extend File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/sign_extend.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file verilog_codes/reset_ff.v
    Info (12023): Found entity 1: reset_ff File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/reset_ff.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file verilog_codes/reg_file.v
    Info (12023): Found entity 1: reg_file File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/reg_file.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file verilog_codes/mux4.v
    Info (12023): Found entity 1: mux4 File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/mux4.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file verilog_codes/mux3.v
    Info (12023): Found entity 1: mux3 File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/mux3.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file verilog_codes/mux2.v
    Info (12023): Found entity 1: mux2 File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/mux2.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file verilog_codes/main_decoder.v
    Info (12023): Found entity 1: main_decoder File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/main_decoder.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file verilog_codes/load_extend.v
    Info (12023): Found entity 1: load_extend File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/load_extend.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file verilog_codes/imm_extend.v
    Info (12023): Found entity 1: imm_extend File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/imm_extend.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file verilog_codes/datapath.v
    Info (12023): Found entity 1: datapath File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/datapath.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file verilog_codes/controller.v
    Info (12023): Found entity 1: controller File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/controller.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file verilog_codes/alu_decoder.v
    Info (12023): Found entity 1: alu_decoder File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/alu_decoder.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file verilog_codes/alu.v
    Info (12023): Found entity 1: alu File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/alu.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file verilog_codes/adder.v
    Info (12023): Found entity 1: adder File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/adder.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file ultrasonic.v
    Info (12023): Found entity 1: ultrasonic File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/ultrasonic.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file frequency_scaling.v
    Info (12023): Found entity 1: Frequency_Scaling File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/Frequency_Scaling.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file adc_controller.v
    Info (12023): Found entity 1: ADC_Controller File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/ADC_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file ab_lfa_tester.bdf
    Info (12023): Found entity 1: AB_LFA_Tester
Info (12021): Found 1 design units, including 1 entities, in source file motor_control.v
    Info (12023): Found entity 1: motor_control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file leds.v
    Info (12023): Found entity 1: leds File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/leds.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file electromagnet.v
    Info (12023): Found entity 1: electromagnet File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/electromagnet.v Line: 9
Info (12127): Elaborating entity "AB_LFA_Tester" for the top level hierarchy
Info (12128): Elaborating entity "Frequency_Scaling" for hierarchy "Frequency_Scaling:inst2"
Info (12128): Elaborating entity "ADC_Controller" for hierarchy "ADC_Controller:inst"
Info (12128): Elaborating entity "cpu_module" for hierarchy "cpu_module:inst3"
Info (12128): Elaborating entity "leds" for hierarchy "cpu_module:inst3|leds:led1" File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/cpu_module.v Line: 141
Warning (10240): Verilog HDL Always Construct warning at leds.v(25): inferring latch(es) for variable "r", which holds its previous value in one or more paths through the always construct File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/leds.v Line: 25
Warning (10240): Verilog HDL Always Construct warning at leds.v(25): inferring latch(es) for variable "g", which holds its previous value in one or more paths through the always construct File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/leds.v Line: 25
Warning (10240): Verilog HDL Always Construct warning at leds.v(25): inferring latch(es) for variable "z", which holds its previous value in one or more paths through the always construct File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/leds.v Line: 25
Info (10041): Inferred latch for "z[0]" at leds.v(26) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/leds.v Line: 26
Info (10041): Inferred latch for "z[1]" at leds.v(26) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/leds.v Line: 26
Info (10041): Inferred latch for "z[2]" at leds.v(26) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/leds.v Line: 26
Info (10041): Inferred latch for "g[0]" at leds.v(26) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/leds.v Line: 26
Info (10041): Inferred latch for "g[1]" at leds.v(26) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/leds.v Line: 26
Info (10041): Inferred latch for "g[2]" at leds.v(26) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/leds.v Line: 26
Info (10041): Inferred latch for "r[0]" at leds.v(26) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/leds.v Line: 26
Info (10041): Inferred latch for "r[1]" at leds.v(26) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/leds.v Line: 26
Info (10041): Inferred latch for "r[2]" at leds.v(26) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/leds.v Line: 26
Info (12128): Elaborating entity "ultrasonic" for hierarchy "cpu_module:inst3|ultrasonic:b2v_inst10" File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/cpu_module.v Line: 150
Warning (10036): Verilog HDL or VHDL warning at ultrasonic.v(25): object "warm_count" assigned a value but never read File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/ultrasonic.v Line: 25
Warning (10036): Verilog HDL or VHDL warning at ultrasonic.v(26): object "trigger_count" assigned a value but never read File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/ultrasonic.v Line: 26
Warning (10036): Verilog HDL or VHDL warning at ultrasonic.v(27): object "read_count" assigned a value but never read File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/ultrasonic.v Line: 27
Warning (10230): Verilog HDL assignment warning at ultrasonic.v(120): truncated value with size 32 to match size of target (22) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/ultrasonic.v Line: 120
Warning (10230): Verilog HDL assignment warning at ultrasonic.v(149): truncated value with size 32 to match size of target (1) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/ultrasonic.v Line: 149
Info (12128): Elaborating entity "bot_states" for hierarchy "cpu_module:inst3|bot_states:b2v_inst2" File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/cpu_module.v Line: 191
Warning (10036): Verilog HDL or VHDL warning at bot_states.v(34): object "fault_at_eu" assigned a value but never read File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/bot_states.v Line: 34
Warning (10036): Verilog HDL or VHDL warning at bot_states.v(34): object "fault_at_cu" assigned a value but never read File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/bot_states.v Line: 34
Warning (10036): Verilog HDL or VHDL warning at bot_states.v(34): object "fault_at_ru" assigned a value but never read File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/bot_states.v Line: 34
Warning (10036): Verilog HDL or VHDL warning at bot_states.v(35): object "block_detect" assigned a value but never read File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/bot_states.v Line: 35
Warning (10036): Verilog HDL or VHDL warning at bot_states.v(38): object "pbm_count" assigned a value but never read File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/bot_states.v Line: 38
Warning (10036): Verilog HDL or VHDL warning at bot_states.v(38): object "pbm_count_flag" assigned a value but never read File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/bot_states.v Line: 38
Warning (10036): Verilog HDL or VHDL warning at bot_states.v(40): object "k" assigned a value but never read File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/bot_states.v Line: 40
Warning (10036): Verilog HDL or VHDL warning at bot_states.v(40): object "l" assigned a value but never read File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/bot_states.v Line: 40
Warning (10230): Verilog HDL assignment warning at bot_states.v(176): truncated value with size 32 to match size of target (5) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/bot_states.v Line: 176
Info (12128): Elaborating entity "t2b_riscv_cpu" for hierarchy "cpu_module:inst3|t2b_riscv_cpu:b2v_inst3" File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/cpu_module.v Line: 205
Warning (10230): Verilog HDL assignment warning at t2b_riscv_cpu.v(31): truncated value with size 32 to match size of target (1) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/t2b_riscv_cpu.v Line: 31
Info (12128): Elaborating entity "riscv_cpu" for hierarchy "cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle" File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/t2b_riscv_cpu.v Line: 26
Info (12128): Elaborating entity "controller" for hierarchy "cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c" File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/riscv_cpu.v Line: 21
Info (12128): Elaborating entity "main_decoder" for hierarchy "cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md" File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/controller.v Line: 23
Warning (10270): Verilog HDL Case Statement warning at main_decoder.v(26): incomplete case statement has no default case item File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/main_decoder.v Line: 26
Warning (10270): Verilog HDL Case Statement warning at main_decoder.v(35): incomplete case statement has no default case item File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/main_decoder.v Line: 35
Warning (10240): Verilog HDL Always Construct warning at main_decoder.v(23): inferring latch(es) for variable "controls", which holds its previous value in one or more paths through the always construct File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/main_decoder.v Line: 23
Info (10041): Inferred latch for "controls[0]" at main_decoder.v(23) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/main_decoder.v Line: 23
Info (10041): Inferred latch for "controls[1]" at main_decoder.v(23) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/main_decoder.v Line: 23
Info (10041): Inferred latch for "controls[2]" at main_decoder.v(23) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/main_decoder.v Line: 23
Info (10041): Inferred latch for "controls[3]" at main_decoder.v(23) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/main_decoder.v Line: 23
Info (10041): Inferred latch for "controls[4]" at main_decoder.v(23) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/main_decoder.v Line: 23
Info (10041): Inferred latch for "controls[5]" at main_decoder.v(23) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/main_decoder.v Line: 23
Info (10041): Inferred latch for "controls[6]" at main_decoder.v(23) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/main_decoder.v Line: 23
Info (10041): Inferred latch for "controls[7]" at main_decoder.v(23) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/main_decoder.v Line: 23
Info (10041): Inferred latch for "controls[8]" at main_decoder.v(23) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/main_decoder.v Line: 23
Info (10041): Inferred latch for "controls[9]" at main_decoder.v(23) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/main_decoder.v Line: 23
Info (10041): Inferred latch for "controls[10]" at main_decoder.v(23) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/main_decoder.v Line: 23
Info (10041): Inferred latch for "controls[11]" at main_decoder.v(23) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/main_decoder.v Line: 23
Info (10041): Inferred latch for "controls[12]" at main_decoder.v(23) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/main_decoder.v Line: 23
Info (10041): Inferred latch for "controls[13]" at main_decoder.v(23) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/main_decoder.v Line: 23
Info (10041): Inferred latch for "controls[14]" at main_decoder.v(23) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/main_decoder.v Line: 23
Info (10041): Inferred latch for "controls[15]" at main_decoder.v(23) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/main_decoder.v Line: 23
Info (10041): Inferred latch for "controls[16]" at main_decoder.v(23) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/main_decoder.v Line: 23
Info (12128): Elaborating entity "alu_decoder" for hierarchy "cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|alu_decoder:ad" File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/controller.v Line: 25
Info (12128): Elaborating entity "datapath" for hierarchy "cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp" File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/riscv_cpu.v Line: 25
Info (12128): Elaborating entity "reset_ff" for hierarchy "cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg" File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/datapath.v Line: 25
Info (12128): Elaborating entity "adder" for hierarchy "cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|adder:pcadd4" File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/datapath.v Line: 26
Info (12128): Elaborating entity "mux2" for hierarchy "cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|mux2:pcjalrmux" File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/datapath.v Line: 28
Info (12128): Elaborating entity "reg_file" for hierarchy "cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|reg_file:rf" File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/datapath.v Line: 39
Info (12128): Elaborating entity "imm_extend" for hierarchy "cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|imm_extend:ext" File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/datapath.v Line: 40
Info (12128): Elaborating entity "alu" for hierarchy "cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|alu:alu" File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/datapath.v Line: 44
Info (12128): Elaborating entity "load_extend" for hierarchy "cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|load_extend:ldextd" File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/datapath.v Line: 47
Info (12128): Elaborating entity "mux4" for hierarchy "cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|mux4:resultmux" File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/datapath.v Line: 52
Info (12128): Elaborating entity "store_extend" for hierarchy "cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|store_extend:strextd" File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/datapath.v Line: 55
Info (12128): Elaborating entity "instr_mem" for hierarchy "cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|instr_mem:imem" File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/t2b_riscv_cpu.v Line: 27
Warning (10030): Net "instr_ram.data_a" at instr_mem.v(10) has no driver or initial value, using a default initial value '0' File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/instr_mem.v Line: 10
Warning (10030): Net "instr_ram.waddr_a" at instr_mem.v(10) has no driver or initial value, using a default initial value '0' File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/instr_mem.v Line: 10
Warning (10030): Net "instr_ram.we_a" at instr_mem.v(10) has no driver or initial value, using a default initial value '0' File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/instr_mem.v Line: 10
Info (12128): Elaborating entity "data_mem" for hierarchy "cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem" File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/t2b_riscv_cpu.v Line: 28
Warning (10036): Verilog HDL or VHDL warning at data_mem.v(14): object "path_planned" assigned a value but never read File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 14
Warning (10036): Verilog HDL or VHDL warning at data_mem.v(17): object "j" assigned a value but never read File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 17
Warning (10270): Verilog HDL Case Statement warning at data_mem.v(33): incomplete case statement has no default case item File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 33
Warning (10240): Verilog HDL Always Construct warning at data_mem.v(33): inferring latch(es) for variable "rd_data_mem", which holds its previous value in one or more paths through the always construct File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 33
Warning (10230): Verilog HDL assignment warning at data_mem.v(95): truncated value with size 32 to match size of target (8) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 95
Info (10041): Inferred latch for "rd_data_mem[0]" at data_mem.v(33) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 33
Info (10041): Inferred latch for "rd_data_mem[1]" at data_mem.v(33) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 33
Info (10041): Inferred latch for "rd_data_mem[2]" at data_mem.v(33) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 33
Info (10041): Inferred latch for "rd_data_mem[3]" at data_mem.v(33) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 33
Info (10041): Inferred latch for "rd_data_mem[4]" at data_mem.v(33) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 33
Info (10041): Inferred latch for "rd_data_mem[5]" at data_mem.v(33) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 33
Info (10041): Inferred latch for "rd_data_mem[6]" at data_mem.v(33) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 33
Info (10041): Inferred latch for "rd_data_mem[7]" at data_mem.v(33) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 33
Info (10041): Inferred latch for "rd_data_mem[8]" at data_mem.v(33) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 33
Info (10041): Inferred latch for "rd_data_mem[9]" at data_mem.v(33) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 33
Info (10041): Inferred latch for "rd_data_mem[10]" at data_mem.v(33) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 33
Info (10041): Inferred latch for "rd_data_mem[11]" at data_mem.v(33) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 33
Info (10041): Inferred latch for "rd_data_mem[12]" at data_mem.v(33) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 33
Info (10041): Inferred latch for "rd_data_mem[13]" at data_mem.v(33) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 33
Info (10041): Inferred latch for "rd_data_mem[14]" at data_mem.v(33) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 33
Info (10041): Inferred latch for "rd_data_mem[15]" at data_mem.v(33) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 33
Info (10041): Inferred latch for "rd_data_mem[16]" at data_mem.v(33) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 33
Info (10041): Inferred latch for "rd_data_mem[17]" at data_mem.v(33) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 33
Info (10041): Inferred latch for "rd_data_mem[18]" at data_mem.v(33) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 33
Info (10041): Inferred latch for "rd_data_mem[19]" at data_mem.v(33) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 33
Info (10041): Inferred latch for "rd_data_mem[20]" at data_mem.v(33) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 33
Info (10041): Inferred latch for "rd_data_mem[21]" at data_mem.v(33) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 33
Info (10041): Inferred latch for "rd_data_mem[22]" at data_mem.v(33) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 33
Info (10041): Inferred latch for "rd_data_mem[23]" at data_mem.v(33) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 33
Info (10041): Inferred latch for "rd_data_mem[24]" at data_mem.v(33) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 33
Info (10041): Inferred latch for "rd_data_mem[25]" at data_mem.v(33) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 33
Info (10041): Inferred latch for "rd_data_mem[26]" at data_mem.v(33) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 33
Info (10041): Inferred latch for "rd_data_mem[27]" at data_mem.v(33) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 33
Info (10041): Inferred latch for "rd_data_mem[28]" at data_mem.v(33) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 33
Info (10041): Inferred latch for "rd_data_mem[29]" at data_mem.v(33) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 33
Info (10041): Inferred latch for "rd_data_mem[30]" at data_mem.v(33) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 33
Info (10041): Inferred latch for "rd_data_mem[31]" at data_mem.v(33) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 33
Info (12128): Elaborating entity "cpu_starter" for hierarchy "cpu_module:inst3|cpu_starter:b2v_inst4" File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/cpu_module.v Line: 216
Info (12128): Elaborating entity "rx_test" for hierarchy "cpu_module:inst3|rx_test:b2v_inst6" File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/cpu_module.v Line: 231
Warning (10230): Verilog HDL assignment warning at rx_test.v(42): truncated value with size 32 to match size of target (8) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/rx_test.v Line: 42
Warning (10230): Verilog HDL assignment warning at rx_test.v(86): truncated value with size 32 to match size of target (4) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/rx_test.v Line: 86
Warning (10230): Verilog HDL assignment warning at rx_test.v(101): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/rx_test.v Line: 101
Warning (10230): Verilog HDL assignment warning at rx_test.v(107): truncated value with size 32 to match size of target (4) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/rx_test.v Line: 107
Warning (10230): Verilog HDL assignment warning at rx_test.v(122): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/rx_test.v Line: 122
Warning (10230): Verilog HDL assignment warning at rx_test.v(128): truncated value with size 32 to match size of target (4) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/rx_test.v Line: 128
Warning (10230): Verilog HDL assignment warning at rx_test.v(143): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/rx_test.v Line: 143
Warning (10230): Verilog HDL assignment warning at rx_test.v(149): truncated value with size 32 to match size of target (4) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/rx_test.v Line: 149
Warning (10230): Verilog HDL assignment warning at rx_test.v(171): truncated value with size 32 to match size of target (4) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/rx_test.v Line: 171
Warning (10230): Verilog HDL assignment warning at rx_test.v(193): truncated value with size 32 to match size of target (4) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/rx_test.v Line: 193
Warning (10230): Verilog HDL assignment warning at rx_test.v(215): truncated value with size 32 to match size of target (4) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/rx_test.v Line: 215
Info (12128): Elaborating entity "sampler" for hierarchy "cpu_module:inst3|sampler:b2v_inst9" File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/cpu_module.v Line: 263
Warning (10036): Verilog HDL or VHDL warning at sampler.v(20): object "flag" assigned a value but never read File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 20
Warning (10036): Verilog HDL or VHDL warning at sampler.v(24): object "test_path" assigned a value but never read File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 24
Warning (10230): Verilog HDL assignment warning at sampler.v(230): truncated value with size 32 to match size of target (8) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 230
Warning (10230): Verilog HDL assignment warning at sampler.v(237): truncated value with size 32 to match size of target (6) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 237
Warning (10230): Verilog HDL assignment warning at sampler.v(258): truncated value with size 32 to match size of target (5) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 258
Warning (10230): Verilog HDL assignment warning at sampler.v(259): truncated value with size 32 to match size of target (6) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 259
Warning (10235): Verilog HDL Always Construct warning at sampler.v(291): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 291
Warning (10235): Verilog HDL Always Construct warning at sampler.v(291): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 291
Warning (10235): Verilog HDL Always Construct warning at sampler.v(297): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 297
Warning (10235): Verilog HDL Always Construct warning at sampler.v(297): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 297
Warning (10235): Verilog HDL Always Construct warning at sampler.v(303): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 303
Warning (10235): Verilog HDL Always Construct warning at sampler.v(303): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 303
Warning (10235): Verilog HDL Always Construct warning at sampler.v(309): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 309
Warning (10235): Verilog HDL Always Construct warning at sampler.v(309): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 309
Warning (10235): Verilog HDL Always Construct warning at sampler.v(317): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 317
Warning (10235): Verilog HDL Always Construct warning at sampler.v(317): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 317
Warning (10235): Verilog HDL Always Construct warning at sampler.v(323): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 323
Warning (10235): Verilog HDL Always Construct warning at sampler.v(323): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 323
Warning (10235): Verilog HDL Always Construct warning at sampler.v(329): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 329
Warning (10235): Verilog HDL Always Construct warning at sampler.v(329): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 329
Warning (10235): Verilog HDL Always Construct warning at sampler.v(335): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 335
Warning (10235): Verilog HDL Always Construct warning at sampler.v(335): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 335
Warning (10235): Verilog HDL Always Construct warning at sampler.v(341): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 341
Warning (10235): Verilog HDL Always Construct warning at sampler.v(341): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 341
Warning (10235): Verilog HDL Always Construct warning at sampler.v(347): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 347
Warning (10235): Verilog HDL Always Construct warning at sampler.v(347): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 347
Warning (10235): Verilog HDL Always Construct warning at sampler.v(355): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 355
Warning (10235): Verilog HDL Always Construct warning at sampler.v(355): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 355
Warning (10235): Verilog HDL Always Construct warning at sampler.v(361): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 361
Warning (10235): Verilog HDL Always Construct warning at sampler.v(361): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 361
Warning (10235): Verilog HDL Always Construct warning at sampler.v(367): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 367
Warning (10235): Verilog HDL Always Construct warning at sampler.v(367): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 367
Warning (10235): Verilog HDL Always Construct warning at sampler.v(375): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 375
Warning (10235): Verilog HDL Always Construct warning at sampler.v(375): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 375
Warning (10235): Verilog HDL Always Construct warning at sampler.v(381): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 381
Warning (10235): Verilog HDL Always Construct warning at sampler.v(381): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 381
Warning (10235): Verilog HDL Always Construct warning at sampler.v(387): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 387
Warning (10235): Verilog HDL Always Construct warning at sampler.v(387): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 387
Warning (10235): Verilog HDL Always Construct warning at sampler.v(393): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 393
Warning (10235): Verilog HDL Always Construct warning at sampler.v(393): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 393
Warning (10235): Verilog HDL Always Construct warning at sampler.v(401): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 401
Warning (10235): Verilog HDL Always Construct warning at sampler.v(401): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 401
Warning (10235): Verilog HDL Always Construct warning at sampler.v(409): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 409
Warning (10235): Verilog HDL Always Construct warning at sampler.v(409): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 409
Warning (10235): Verilog HDL Always Construct warning at sampler.v(415): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 415
Warning (10235): Verilog HDL Always Construct warning at sampler.v(415): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 415
Warning (10235): Verilog HDL Always Construct warning at sampler.v(421): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 421
Warning (10235): Verilog HDL Always Construct warning at sampler.v(421): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 421
Warning (10235): Verilog HDL Always Construct warning at sampler.v(429): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 429
Warning (10235): Verilog HDL Always Construct warning at sampler.v(429): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 429
Warning (10235): Verilog HDL Always Construct warning at sampler.v(435): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 435
Warning (10235): Verilog HDL Always Construct warning at sampler.v(435): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 435
Warning (10235): Verilog HDL Always Construct warning at sampler.v(443): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 443
Warning (10235): Verilog HDL Always Construct warning at sampler.v(443): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 443
Warning (10235): Verilog HDL Always Construct warning at sampler.v(449): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 449
Warning (10235): Verilog HDL Always Construct warning at sampler.v(449): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 449
Warning (10235): Verilog HDL Always Construct warning at sampler.v(455): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 455
Warning (10235): Verilog HDL Always Construct warning at sampler.v(455): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 455
Warning (10235): Verilog HDL Always Construct warning at sampler.v(461): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 461
Warning (10235): Verilog HDL Always Construct warning at sampler.v(461): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 461
Warning (10235): Verilog HDL Always Construct warning at sampler.v(467): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 467
Warning (10235): Verilog HDL Always Construct warning at sampler.v(467): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 467
Warning (10235): Verilog HDL Always Construct warning at sampler.v(473): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 473
Warning (10235): Verilog HDL Always Construct warning at sampler.v(473): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 473
Warning (10235): Verilog HDL Always Construct warning at sampler.v(479): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 479
Warning (10235): Verilog HDL Always Construct warning at sampler.v(479): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 479
Warning (10235): Verilog HDL Always Construct warning at sampler.v(485): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 485
Warning (10235): Verilog HDL Always Construct warning at sampler.v(485): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 485
Warning (10235): Verilog HDL Always Construct warning at sampler.v(491): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 491
Warning (10235): Verilog HDL Always Construct warning at sampler.v(491): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 491
Warning (10235): Verilog HDL Always Construct warning at sampler.v(497): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 497
Warning (10235): Verilog HDL Always Construct warning at sampler.v(497): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 497
Warning (10235): Verilog HDL Always Construct warning at sampler.v(505): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 505
Warning (10235): Verilog HDL Always Construct warning at sampler.v(505): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 505
Warning (10235): Verilog HDL Always Construct warning at sampler.v(511): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 511
Warning (10235): Verilog HDL Always Construct warning at sampler.v(511): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 511
Warning (10235): Verilog HDL Always Construct warning at sampler.v(517): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 517
Warning (10235): Verilog HDL Always Construct warning at sampler.v(517): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 517
Warning (10235): Verilog HDL Always Construct warning at sampler.v(523): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 523
Warning (10235): Verilog HDL Always Construct warning at sampler.v(523): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 523
Warning (10235): Verilog HDL Always Construct warning at sampler.v(531): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 531
Warning (10235): Verilog HDL Always Construct warning at sampler.v(531): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 531
Warning (10235): Verilog HDL Always Construct warning at sampler.v(539): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 539
Warning (10235): Verilog HDL Always Construct warning at sampler.v(539): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 539
Warning (10235): Verilog HDL Always Construct warning at sampler.v(547): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 547
Warning (10235): Verilog HDL Always Construct warning at sampler.v(547): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 547
Warning (10235): Verilog HDL Always Construct warning at sampler.v(555): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 555
Warning (10235): Verilog HDL Always Construct warning at sampler.v(555): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 555
Warning (10235): Verilog HDL Always Construct warning at sampler.v(563): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 563
Warning (10235): Verilog HDL Always Construct warning at sampler.v(563): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 563
Warning (10235): Verilog HDL Always Construct warning at sampler.v(569): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 569
Warning (10235): Verilog HDL Always Construct warning at sampler.v(569): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 569
Warning (10235): Verilog HDL Always Construct warning at sampler.v(575): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 575
Warning (10235): Verilog HDL Always Construct warning at sampler.v(575): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 575
Warning (10235): Verilog HDL Always Construct warning at sampler.v(581): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 581
Warning (10235): Verilog HDL Always Construct warning at sampler.v(581): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 581
Warning (10235): Verilog HDL Always Construct warning at sampler.v(587): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 587
Warning (10235): Verilog HDL Always Construct warning at sampler.v(587): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 587
Warning (10235): Verilog HDL Always Construct warning at sampler.v(593): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 593
Warning (10235): Verilog HDL Always Construct warning at sampler.v(593): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 593
Warning (10235): Verilog HDL Always Construct warning at sampler.v(601): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 601
Warning (10235): Verilog HDL Always Construct warning at sampler.v(601): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 601
Warning (10235): Verilog HDL Always Construct warning at sampler.v(607): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 607
Warning (10235): Verilog HDL Always Construct warning at sampler.v(607): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 607
Warning (10235): Verilog HDL Always Construct warning at sampler.v(613): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 613
Warning (10235): Verilog HDL Always Construct warning at sampler.v(613): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 613
Warning (10235): Verilog HDL Always Construct warning at sampler.v(621): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 621
Warning (10235): Verilog HDL Always Construct warning at sampler.v(621): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 621
Warning (10235): Verilog HDL Always Construct warning at sampler.v(627): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 627
Warning (10235): Verilog HDL Always Construct warning at sampler.v(627): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 627
Warning (10235): Verilog HDL Always Construct warning at sampler.v(633): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 633
Warning (10235): Verilog HDL Always Construct warning at sampler.v(633): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 633
Warning (10235): Verilog HDL Always Construct warning at sampler.v(639): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 639
Warning (10235): Verilog HDL Always Construct warning at sampler.v(639): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 639
Warning (10235): Verilog HDL Always Construct warning at sampler.v(645): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 645
Warning (10235): Verilog HDL Always Construct warning at sampler.v(645): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 645
Warning (10235): Verilog HDL Always Construct warning at sampler.v(651): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 651
Warning (10235): Verilog HDL Always Construct warning at sampler.v(651): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 651
Warning (10235): Verilog HDL Always Construct warning at sampler.v(657): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 657
Warning (10235): Verilog HDL Always Construct warning at sampler.v(657): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 657
Warning (10235): Verilog HDL Always Construct warning at sampler.v(665): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 665
Warning (10235): Verilog HDL Always Construct warning at sampler.v(665): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 665
Warning (10235): Verilog HDL Always Construct warning at sampler.v(673): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 673
Warning (10235): Verilog HDL Always Construct warning at sampler.v(673): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 673
Warning (10235): Verilog HDL Always Construct warning at sampler.v(679): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 679
Warning (10235): Verilog HDL Always Construct warning at sampler.v(679): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 679
Warning (10235): Verilog HDL Always Construct warning at sampler.v(685): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 685
Warning (10235): Verilog HDL Always Construct warning at sampler.v(685): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 685
Warning (10235): Verilog HDL Always Construct warning at sampler.v(691): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 691
Warning (10235): Verilog HDL Always Construct warning at sampler.v(691): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 691
Warning (10235): Verilog HDL Always Construct warning at sampler.v(697): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 697
Warning (10235): Verilog HDL Always Construct warning at sampler.v(697): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 697
Warning (10235): Verilog HDL Always Construct warning at sampler.v(703): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 703
Warning (10235): Verilog HDL Always Construct warning at sampler.v(703): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 703
Warning (10235): Verilog HDL Always Construct warning at sampler.v(711): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 711
Warning (10235): Verilog HDL Always Construct warning at sampler.v(711): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 711
Warning (10235): Verilog HDL Always Construct warning at sampler.v(719): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 719
Warning (10235): Verilog HDL Always Construct warning at sampler.v(719): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 719
Warning (10235): Verilog HDL Always Construct warning at sampler.v(725): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 725
Warning (10235): Verilog HDL Always Construct warning at sampler.v(725): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 725
Warning (10235): Verilog HDL Always Construct warning at sampler.v(731): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 731
Warning (10235): Verilog HDL Always Construct warning at sampler.v(731): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 731
Warning (10235): Verilog HDL Always Construct warning at sampler.v(739): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 739
Warning (10235): Verilog HDL Always Construct warning at sampler.v(739): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 739
Warning (10235): Verilog HDL Always Construct warning at sampler.v(745): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 745
Warning (10235): Verilog HDL Always Construct warning at sampler.v(745): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 745
Warning (10235): Verilog HDL Always Construct warning at sampler.v(751): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 751
Warning (10235): Verilog HDL Always Construct warning at sampler.v(751): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 751
Warning (10235): Verilog HDL Always Construct warning at sampler.v(757): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 757
Warning (10235): Verilog HDL Always Construct warning at sampler.v(757): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 757
Warning (10235): Verilog HDL Always Construct warning at sampler.v(765): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 765
Warning (10235): Verilog HDL Always Construct warning at sampler.v(765): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 765
Warning (10235): Verilog HDL Always Construct warning at sampler.v(771): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 771
Warning (10235): Verilog HDL Always Construct warning at sampler.v(771): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 771
Warning (10235): Verilog HDL Always Construct warning at sampler.v(777): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 777
Warning (10235): Verilog HDL Always Construct warning at sampler.v(777): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 777
Warning (10235): Verilog HDL Always Construct warning at sampler.v(783): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 783
Warning (10235): Verilog HDL Always Construct warning at sampler.v(783): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 783
Warning (10235): Verilog HDL Always Construct warning at sampler.v(789): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 789
Warning (10235): Verilog HDL Always Construct warning at sampler.v(789): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 789
Warning (10235): Verilog HDL Always Construct warning at sampler.v(795): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 795
Warning (10235): Verilog HDL Always Construct warning at sampler.v(795): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 795
Warning (10235): Verilog HDL Always Construct warning at sampler.v(801): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 801
Warning (10235): Verilog HDL Always Construct warning at sampler.v(801): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 801
Warning (10235): Verilog HDL Always Construct warning at sampler.v(807): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 807
Warning (10235): Verilog HDL Always Construct warning at sampler.v(807): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 807
Warning (10235): Verilog HDL Always Construct warning at sampler.v(813): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 813
Warning (10235): Verilog HDL Always Construct warning at sampler.v(813): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 813
Warning (10235): Verilog HDL Always Construct warning at sampler.v(819): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 819
Warning (10235): Verilog HDL Always Construct warning at sampler.v(819): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 819
Warning (10235): Verilog HDL Always Construct warning at sampler.v(825): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 825
Warning (10235): Verilog HDL Always Construct warning at sampler.v(825): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 825
Warning (10235): Verilog HDL Always Construct warning at sampler.v(833): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 833
Warning (10235): Verilog HDL Always Construct warning at sampler.v(833): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 833
Warning (10235): Verilog HDL Always Construct warning at sampler.v(839): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 839
Warning (10235): Verilog HDL Always Construct warning at sampler.v(839): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 839
Warning (10235): Verilog HDL Always Construct warning at sampler.v(845): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 845
Warning (10235): Verilog HDL Always Construct warning at sampler.v(845): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 845
Warning (10235): Verilog HDL Always Construct warning at sampler.v(851): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 851
Warning (10235): Verilog HDL Always Construct warning at sampler.v(851): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 851
Warning (10235): Verilog HDL Always Construct warning at sampler.v(857): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 857
Warning (10235): Verilog HDL Always Construct warning at sampler.v(857): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 857
Warning (10235): Verilog HDL Always Construct warning at sampler.v(865): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 865
Warning (10235): Verilog HDL Always Construct warning at sampler.v(865): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 865
Warning (10235): Verilog HDL Always Construct warning at sampler.v(871): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 871
Warning (10235): Verilog HDL Always Construct warning at sampler.v(871): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 871
Warning (10235): Verilog HDL Always Construct warning at sampler.v(877): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 877
Warning (10235): Verilog HDL Always Construct warning at sampler.v(877): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 877
Warning (10235): Verilog HDL Always Construct warning at sampler.v(885): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 885
Warning (10235): Verilog HDL Always Construct warning at sampler.v(885): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 885
Warning (10235): Verilog HDL Always Construct warning at sampler.v(891): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 891
Warning (10235): Verilog HDL Always Construct warning at sampler.v(891): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 891
Warning (10235): Verilog HDL Always Construct warning at sampler.v(897): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 897
Warning (10235): Verilog HDL Always Construct warning at sampler.v(897): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 897
Warning (10235): Verilog HDL Always Construct warning at sampler.v(906): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 906
Warning (10235): Verilog HDL Always Construct warning at sampler.v(906): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 906
Warning (10235): Verilog HDL Always Construct warning at sampler.v(912): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 912
Warning (10235): Verilog HDL Always Construct warning at sampler.v(912): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 912
Warning (10235): Verilog HDL Always Construct warning at sampler.v(918): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 918
Warning (10235): Verilog HDL Always Construct warning at sampler.v(918): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 918
Warning (10235): Verilog HDL Always Construct warning at sampler.v(924): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 924
Warning (10235): Verilog HDL Always Construct warning at sampler.v(924): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 924
Warning (10235): Verilog HDL Always Construct warning at sampler.v(930): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 930
Warning (10235): Verilog HDL Always Construct warning at sampler.v(930): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 930
Warning (10235): Verilog HDL Always Construct warning at sampler.v(938): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 938
Warning (10235): Verilog HDL Always Construct warning at sampler.v(938): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 938
Warning (10235): Verilog HDL Always Construct warning at sampler.v(946): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 946
Warning (10235): Verilog HDL Always Construct warning at sampler.v(946): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 946
Warning (10235): Verilog HDL Always Construct warning at sampler.v(952): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 952
Warning (10235): Verilog HDL Always Construct warning at sampler.v(952): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 952
Warning (10235): Verilog HDL Always Construct warning at sampler.v(958): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 958
Warning (10235): Verilog HDL Always Construct warning at sampler.v(958): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 958
Warning (10235): Verilog HDL Always Construct warning at sampler.v(966): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 966
Warning (10235): Verilog HDL Always Construct warning at sampler.v(966): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 966
Warning (10235): Verilog HDL Always Construct warning at sampler.v(972): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 972
Warning (10235): Verilog HDL Always Construct warning at sampler.v(972): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 972
Warning (10235): Verilog HDL Always Construct warning at sampler.v(978): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 978
Warning (10235): Verilog HDL Always Construct warning at sampler.v(978): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 978
Warning (10235): Verilog HDL Always Construct warning at sampler.v(984): variable "past_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 984
Warning (10235): Verilog HDL Always Construct warning at sampler.v(984): variable "future_node" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 984
Warning (10270): Verilog HDL Case Statement warning at sampler.v(289): incomplete case statement has no default case item File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 289
Warning (10240): Verilog HDL Always Construct warning at sampler.v(288): inferring latch(es) for variable "right_en", which holds its previous value in one or more paths through the always construct File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 288
Warning (10240): Verilog HDL Always Construct warning at sampler.v(288): inferring latch(es) for variable "reverse_en", which holds its previous value in one or more paths through the always construct File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 288
Warning (10240): Verilog HDL Always Construct warning at sampler.v(288): inferring latch(es) for variable "forward_en", which holds its previous value in one or more paths through the always construct File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 288
Warning (10240): Verilog HDL Always Construct warning at sampler.v(288): inferring latch(es) for variable "left_en", which holds its previous value in one or more paths through the always construct File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 288
Info (10041): Inferred latch for "left_en" at sampler.v(288) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 288
Info (10041): Inferred latch for "forward_en" at sampler.v(288) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 288
Info (10041): Inferred latch for "reverse_en" at sampler.v(288) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 288
Info (10041): Inferred latch for "right_en" at sampler.v(288) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 288
Info (12128): Elaborating entity "motor_control" for hierarchy "motor_control:inst1"
Warning (10036): Verilog HDL or VHDL warning at motor_control.v(28): object "bot_start" assigned a value but never read File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 28
Warning (10036): Verilog HDL or VHDL warning at motor_control.v(33): object "stop_at_5" assigned a value but never read File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 33
Warning (10036): Verilog HDL or VHDL warning at motor_control.v(40): object "stage" assigned a value but never read File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 40
Warning (10036): Verilog HDL or VHDL warning at motor_control.v(49): object "pwm12_5" assigned a value but never read File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 49
Warning (10230): Verilog HDL assignment warning at motor_control.v(46): truncated value with size 32 to match size of target (1) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 46
Warning (10230): Verilog HDL assignment warning at motor_control.v(47): truncated value with size 32 to match size of target (1) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 47
Warning (10230): Verilog HDL assignment warning at motor_control.v(48): truncated value with size 32 to match size of target (1) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 48
Warning (10230): Verilog HDL assignment warning at motor_control.v(96): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 96
Warning (10230): Verilog HDL assignment warning at motor_control.v(97): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 97
Warning (10230): Verilog HDL assignment warning at motor_control.v(98): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 98
Warning (10230): Verilog HDL assignment warning at motor_control.v(99): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 99
Warning (10230): Verilog HDL assignment warning at motor_control.v(100): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 100
Warning (10230): Verilog HDL assignment warning at motor_control.v(103): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 103
Warning (10230): Verilog HDL assignment warning at motor_control.v(124): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 124
Warning (10230): Verilog HDL assignment warning at motor_control.v(125): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 125
Warning (10230): Verilog HDL assignment warning at motor_control.v(126): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 126
Warning (10230): Verilog HDL assignment warning at motor_control.v(127): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 127
Warning (10230): Verilog HDL assignment warning at motor_control.v(128): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 128
Warning (10230): Verilog HDL assignment warning at motor_control.v(129): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 129
Warning (10230): Verilog HDL assignment warning at motor_control.v(134): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 134
Warning (10230): Verilog HDL assignment warning at motor_control.v(168): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 168
Warning (10230): Verilog HDL assignment warning at motor_control.v(175): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 175
Warning (10230): Verilog HDL assignment warning at motor_control.v(176): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 176
Warning (10230): Verilog HDL assignment warning at motor_control.v(177): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 177
Warning (10230): Verilog HDL assignment warning at motor_control.v(178): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 178
Warning (10230): Verilog HDL assignment warning at motor_control.v(179): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 179
Warning (10230): Verilog HDL assignment warning at motor_control.v(180): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 180
Warning (10230): Verilog HDL assignment warning at motor_control.v(185): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 185
Warning (10230): Verilog HDL assignment warning at motor_control.v(211): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 211
Warning (10230): Verilog HDL assignment warning at motor_control.v(212): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 212
Warning (10230): Verilog HDL assignment warning at motor_control.v(213): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 213
Warning (10230): Verilog HDL assignment warning at motor_control.v(214): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 214
Warning (10230): Verilog HDL assignment warning at motor_control.v(215): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 215
Warning (10230): Verilog HDL assignment warning at motor_control.v(220): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 220
Warning (10230): Verilog HDL assignment warning at motor_control.v(241): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 241
Warning (10230): Verilog HDL assignment warning at motor_control.v(242): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 242
Warning (10230): Verilog HDL assignment warning at motor_control.v(243): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 243
Warning (10230): Verilog HDL assignment warning at motor_control.v(244): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 244
Warning (10230): Verilog HDL assignment warning at motor_control.v(245): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 245
Warning (10230): Verilog HDL assignment warning at motor_control.v(250): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 250
Warning (10230): Verilog HDL assignment warning at motor_control.v(283): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 283
Warning (10230): Verilog HDL assignment warning at motor_control.v(305): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 305
Warning (10230): Verilog HDL assignment warning at motor_control.v(308): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 308
Warning (10230): Verilog HDL assignment warning at motor_control.v(310): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 310
Warning (10230): Verilog HDL assignment warning at motor_control.v(323): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 323
Warning (10230): Verilog HDL assignment warning at motor_control.v(345): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 345
Warning (10230): Verilog HDL assignment warning at motor_control.v(348): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 348
Warning (10230): Verilog HDL assignment warning at motor_control.v(350): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 350
Warning (10230): Verilog HDL assignment warning at motor_control.v(363): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 363
Warning (10230): Verilog HDL assignment warning at motor_control.v(385): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 385
Warning (10230): Verilog HDL assignment warning at motor_control.v(388): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 388
Warning (10230): Verilog HDL assignment warning at motor_control.v(390): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 390
Warning (10230): Verilog HDL assignment warning at motor_control.v(403): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 403
Warning (10230): Verilog HDL assignment warning at motor_control.v(425): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 425
Warning (10230): Verilog HDL assignment warning at motor_control.v(428): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 428
Warning (10230): Verilog HDL assignment warning at motor_control.v(430): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 430
Warning (10230): Verilog HDL assignment warning at motor_control.v(445): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 445
Warning (10230): Verilog HDL assignment warning at motor_control.v(446): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 446
Warning (10230): Verilog HDL assignment warning at motor_control.v(447): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 447
Warning (10230): Verilog HDL assignment warning at motor_control.v(465): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 465
Warning (10230): Verilog HDL assignment warning at motor_control.v(466): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 466
Warning (10230): Verilog HDL assignment warning at motor_control.v(467): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 467
Warning (10230): Verilog HDL assignment warning at motor_control.v(548): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 548
Warning (10230): Verilog HDL assignment warning at motor_control.v(570): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 570
Warning (10230): Verilog HDL assignment warning at motor_control.v(573): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 573
Warning (10230): Verilog HDL assignment warning at motor_control.v(575): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 575
Warning (10230): Verilog HDL assignment warning at motor_control.v(588): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 588
Warning (10230): Verilog HDL assignment warning at motor_control.v(610): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 610
Warning (10230): Verilog HDL assignment warning at motor_control.v(613): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 613
Warning (10230): Verilog HDL assignment warning at motor_control.v(615): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 615
Warning (10230): Verilog HDL assignment warning at motor_control.v(628): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 628
Warning (10230): Verilog HDL assignment warning at motor_control.v(650): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 650
Warning (10230): Verilog HDL assignment warning at motor_control.v(653): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 653
Warning (10230): Verilog HDL assignment warning at motor_control.v(655): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 655
Warning (10230): Verilog HDL assignment warning at motor_control.v(668): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 668
Warning (10230): Verilog HDL assignment warning at motor_control.v(690): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 690
Warning (10230): Verilog HDL assignment warning at motor_control.v(693): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 693
Warning (10230): Verilog HDL assignment warning at motor_control.v(695): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 695
Warning (10230): Verilog HDL assignment warning at motor_control.v(708): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 708
Warning (10230): Verilog HDL assignment warning at motor_control.v(730): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 730
Warning (10230): Verilog HDL assignment warning at motor_control.v(733): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 733
Warning (10230): Verilog HDL assignment warning at motor_control.v(735): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 735
Warning (10230): Verilog HDL assignment warning at motor_control.v(748): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 748
Warning (10230): Verilog HDL assignment warning at motor_control.v(770): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 770
Warning (10230): Verilog HDL assignment warning at motor_control.v(773): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 773
Warning (10230): Verilog HDL assignment warning at motor_control.v(775): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 775
Warning (10230): Verilog HDL assignment warning at motor_control.v(788): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 788
Warning (10230): Verilog HDL assignment warning at motor_control.v(810): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 810
Warning (10230): Verilog HDL assignment warning at motor_control.v(813): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 813
Warning (10230): Verilog HDL assignment warning at motor_control.v(815): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 815
Warning (10230): Verilog HDL assignment warning at motor_control.v(828): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 828
Warning (10230): Verilog HDL assignment warning at motor_control.v(850): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 850
Warning (10230): Verilog HDL assignment warning at motor_control.v(853): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 853
Warning (10230): Verilog HDL assignment warning at motor_control.v(855): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 855
Warning (10230): Verilog HDL assignment warning at motor_control.v(868): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 868
Warning (10230): Verilog HDL assignment warning at motor_control.v(890): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 890
Warning (10230): Verilog HDL assignment warning at motor_control.v(893): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 893
Warning (10230): Verilog HDL assignment warning at motor_control.v(895): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 895
Warning (10230): Verilog HDL assignment warning at motor_control.v(908): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 908
Warning (10230): Verilog HDL assignment warning at motor_control.v(930): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 930
Warning (10230): Verilog HDL assignment warning at motor_control.v(933): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 933
Warning (10230): Verilog HDL assignment warning at motor_control.v(935): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 935
Warning (10230): Verilog HDL assignment warning at motor_control.v(948): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 948
Warning (10230): Verilog HDL assignment warning at motor_control.v(970): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 970
Warning (10230): Verilog HDL assignment warning at motor_control.v(973): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 973
Warning (10230): Verilog HDL assignment warning at motor_control.v(975): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 975
Warning (10230): Verilog HDL assignment warning at motor_control.v(988): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 988
Warning (10230): Verilog HDL assignment warning at motor_control.v(1010): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 1010
Warning (10230): Verilog HDL assignment warning at motor_control.v(1013): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 1013
Warning (10230): Verilog HDL assignment warning at motor_control.v(1015): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 1015
Warning (10230): Verilog HDL assignment warning at motor_control.v(1035): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 1035
Warning (10230): Verilog HDL assignment warning at motor_control.v(1056): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 1056
Warning (10230): Verilog HDL assignment warning at motor_control.v(1059): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 1059
Warning (10230): Verilog HDL assignment warning at motor_control.v(1061): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 1061
Warning (10230): Verilog HDL assignment warning at motor_control.v(1080): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 1080
Warning (10230): Verilog HDL assignment warning at motor_control.v(1101): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 1101
Warning (10230): Verilog HDL assignment warning at motor_control.v(1104): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 1104
Warning (10230): Verilog HDL assignment warning at motor_control.v(1106): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 1106
Warning (10230): Verilog HDL assignment warning at motor_control.v(1123): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 1123
Warning (10230): Verilog HDL assignment warning at motor_control.v(1144): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 1144
Warning (10230): Verilog HDL assignment warning at motor_control.v(1147): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 1147
Warning (10230): Verilog HDL assignment warning at motor_control.v(1149): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 1149
Warning (10230): Verilog HDL assignment warning at motor_control.v(1165): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 1165
Warning (10230): Verilog HDL assignment warning at motor_control.v(1186): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 1186
Warning (10230): Verilog HDL assignment warning at motor_control.v(1189): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 1189
Warning (10230): Verilog HDL assignment warning at motor_control.v(1191): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 1191
Warning (10230): Verilog HDL assignment warning at motor_control.v(1212): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 1212
Warning (10230): Verilog HDL assignment warning at motor_control.v(1233): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 1233
Warning (10230): Verilog HDL assignment warning at motor_control.v(1236): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 1236
Warning (10230): Verilog HDL assignment warning at motor_control.v(1238): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 1238
Warning (10230): Verilog HDL assignment warning at motor_control.v(1254): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 1254
Warning (10230): Verilog HDL assignment warning at motor_control.v(1275): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 1275
Warning (10230): Verilog HDL assignment warning at motor_control.v(1278): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 1278
Warning (10230): Verilog HDL assignment warning at motor_control.v(1280): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 1280
Warning (10230): Verilog HDL assignment warning at motor_control.v(1296): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 1296
Warning (10230): Verilog HDL assignment warning at motor_control.v(1317): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 1317
Warning (10230): Verilog HDL assignment warning at motor_control.v(1320): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 1320
Warning (10230): Verilog HDL assignment warning at motor_control.v(1322): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 1322
Warning (10230): Verilog HDL assignment warning at motor_control.v(1348): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 1348
Warning (10230): Verilog HDL assignment warning at motor_control.v(1351): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 1351
Warning (10230): Verilog HDL assignment warning at motor_control.v(1355): truncated value with size 32 to match size of target (3) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 1355
Warning (10230): Verilog HDL assignment warning at motor_control.v(1400): truncated value with size 32 to match size of target (5) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 1400
Warning (10230): Verilog HDL assignment warning at motor_control.v(1409): truncated value with size 32 to match size of target (5) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 1409
Warning (10230): Verilog HDL assignment warning at motor_control.v(1418): truncated value with size 32 to match size of target (5) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 1418
Warning (10230): Verilog HDL assignment warning at motor_control.v(1427): truncated value with size 32 to match size of target (5) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 1427
Warning (10230): Verilog HDL assignment warning at motor_control.v(1436): truncated value with size 32 to match size of target (5) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/motor_control.v Line: 1436
Info (12128): Elaborating entity "tx_test" for hierarchy "tx_test:inst6"
Warning (10036): Verilog HDL or VHDL warning at tx_test.v(26): object "su1_flag" assigned a value but never read File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/tx_test.v Line: 26
Warning (10036): Verilog HDL or VHDL warning at tx_test.v(31): object "bpm_count" assigned a value but never read File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/tx_test.v Line: 31
Warning (10230): Verilog HDL assignment warning at tx_test.v(45): truncated value with size 32 to match size of target (5) File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/tx_test.v Line: 45
Info (12128): Elaborating entity "electromagnet" for hierarchy "electromagnet:inst5"
Warning (10036): Verilog HDL or VHDL warning at electromagnet.v(15): object "fault_detect_count" assigned a value but never read File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/electromagnet.v Line: 15
Warning (10036): Verilog HDL or VHDL warning at electromagnet.v(16): object "count" assigned a value but never read File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/electromagnet.v Line: 16
Warning (10036): Verilog HDL or VHDL warning at electromagnet.v(19): object "pwm" assigned a value but never read File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/electromagnet.v Line: 19
Warning (10036): Verilog HDL or VHDL warning at electromagnet.v(21): object "drop_count" assigned a value but never read File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/electromagnet.v Line: 21
Warning (10036): Verilog HDL or VHDL warning at electromagnet.v(22): object "drop_flag" assigned a value but never read File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/electromagnet.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i524.tdf
    Info (12023): Found entity 1: altsyncram_i524 File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/db/altsyncram_i524.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/db/mux_ssc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_pgi.tdf
    Info (12023): Found entity 1: cntr_pgi File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/db/cntr_pgi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf
    Info (12023): Found entity 1: cmpr_tgc File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/db/cmpr_tgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/db/cntr_i6j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/db/cntr_egi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/db/cmpr_qgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.03.22.01:15:58 Progress: Loading sld69361c56/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld69361c56/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/db/ip/sld69361c56/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld69361c56/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/db/ip/sld69361c56/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld69361c56/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/db/ip/sld69361c56/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld69361c56/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/db/ip/sld69361c56/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld69361c56/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/db/ip/sld69361c56/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/db/ip/sld69361c56/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld69361c56/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/db/ip/sld69361c56/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|reg_file:rf|reg_file_arr" is uninferred due to asynchronous read logic File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/reg_file.v Line: 16
Info (278001): Inferred 3 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "tx_test:inst6|Div0" File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/tx_test.v Line: 429
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "cpu_module:inst3|bot_states:b2v_inst2|Mod0" File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/bot_states.v Line: 172
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "cpu_module:inst3|rx_test:b2v_inst6|Mod0" File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/rx_test.v Line: 62
Info (12130): Elaborated megafunction instantiation "tx_test:inst6|lpm_divide:Div0" File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/tx_test.v Line: 429
Info (12133): Instantiated megafunction "tx_test:inst6|lpm_divide:Div0" with the following parameter: File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/tx_test.v Line: 429
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_52p.tdf
    Info (12023): Found entity 1: lpm_divide_52p File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/db/lpm_divide_52p.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_0dg.tdf
    Info (12023): Found entity 1: abs_divider_0dg File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/db/abs_divider_0dg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_u9f.tdf
    Info (12023): Found entity 1: alt_u_div_u9f File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/db/alt_u_div_u9f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/db/add_sub_8pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_e0a.tdf
    Info (12023): Found entity 1: lpm_abs_e0a File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/db/lpm_abs_e0a.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf
    Info (12023): Found entity 1: lpm_abs_i0a File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/db/lpm_abs_i0a.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "cpu_module:inst3|bot_states:b2v_inst2|lpm_divide:Mod0" File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/bot_states.v Line: 172
Info (12133): Instantiated megafunction "cpu_module:inst3|bot_states:b2v_inst2|lpm_divide:Mod0" with the following parameter: File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/bot_states.v Line: 172
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_qoo.tdf
    Info (12023): Found entity 1: lpm_divide_qoo File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/db/lpm_divide_qoo.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_ibg.tdf
    Info (12023): Found entity 1: abs_divider_ibg File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/db/abs_divider_ibg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf
    Info (12023): Found entity 1: alt_u_div_27f File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/db/alt_u_div_27f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_0v9.tdf
    Info (12023): Found entity 1: lpm_abs_0v9 File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/db/lpm_abs_0v9.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "cpu_module:inst3|rx_test:b2v_inst6|lpm_divide:Mod0" File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/rx_test.v Line: 62
Info (12133): Instantiated megafunction "cpu_module:inst3|rx_test:b2v_inst6|lpm_divide:Mod0" with the following parameter: File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/rx_test.v Line: 62
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_8qo.tdf
    Info (12023): Found entity 1: lpm_divide_8qo File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/db/lpm_divide_8qo.tdf Line: 25
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 93 buffer(s)
    Info (13016): Ignored 93 CARRY_SUM buffer(s)
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[9]" merged with LATCH primitive "cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[7]" File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/main_decoder.v Line: 20
Warning (13012): Latch cpu_module:inst3|sampler:b2v_inst9|forward_en has unsafe behavior File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu_module:inst3|sampler:b2v_inst9|present_node[1] File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 252
Warning (13012): Latch cpu_module:inst3|sampler:b2v_inst9|left_en has unsafe behavior File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu_module:inst3|sampler:b2v_inst9|present_node[0] File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 252
Warning (13012): Latch cpu_module:inst3|sampler:b2v_inst9|reverse_en has unsafe behavior File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu_module:inst3|sampler:b2v_inst9|present_node[1] File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 252
Warning (13012): Latch cpu_module:inst3|sampler:b2v_inst9|right_en has unsafe behavior File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu_module:inst3|sampler:b2v_inst9|present_node[0] File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 252
Warning (13012): Latch cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[15] has unsafe behavior File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/main_decoder.v Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[10] File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/reset_ff.v Line: 12
Warning (13012): Latch cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[14] has unsafe behavior File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/main_decoder.v Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[10] File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/reset_ff.v Line: 12
Warning (13012): Latch cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[13] has unsafe behavior File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/main_decoder.v Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[10] File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/reset_ff.v Line: 12
Warning (13012): Latch cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[8] has unsafe behavior File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/main_decoder.v Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[8] File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/reset_ff.v Line: 12
Warning (13012): Latch cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[7] has unsafe behavior File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/main_decoder.v Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[10] File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/reset_ff.v Line: 12
Warning (13012): Latch cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[12] has unsafe behavior File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/main_decoder.v Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[10] File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/reset_ff.v Line: 12
Warning (13012): Latch cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[4] has unsafe behavior File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/main_decoder.v Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[10] File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/reset_ff.v Line: 12
Warning (13012): Latch cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[5] has unsafe behavior File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/main_decoder.v Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[10] File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/reset_ff.v Line: 12
Warning (13012): Latch cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[6] has unsafe behavior File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/main_decoder.v Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[10] File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/reset_ff.v Line: 12
Warning (13012): Latch cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[0] has unsafe behavior File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/main_decoder.v Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[10] File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/reset_ff.v Line: 12
Warning (13012): Latch cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|rd_data_mem[0] has unsafe behavior File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[10] File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/reset_ff.v Line: 12
Warning (13012): Latch cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[10] has unsafe behavior File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/main_decoder.v Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[10] File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/reset_ff.v Line: 12
Warning (13012): Latch cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[11] has unsafe behavior File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/main_decoder.v Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[8] File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/reset_ff.v Line: 12
Warning (13012): Latch cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[16] has unsafe behavior File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/main_decoder.v Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[10] File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/reset_ff.v Line: 12
Warning (13012): Latch cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[3] has unsafe behavior File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/main_decoder.v Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[10] File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/reset_ff.v Line: 12
Warning (13012): Latch cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[2] has unsafe behavior File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/main_decoder.v Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[8] File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/reset_ff.v Line: 12
Warning (13012): Latch cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|rd_data_mem[7] has unsafe behavior File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[10] File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/reset_ff.v Line: 12
Warning (13012): Latch cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|rd_data_mem[15] has unsafe behavior File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[10] File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/reset_ff.v Line: 12
Warning (13012): Latch cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|controller:c|main_decoder:md|controls[1] has unsafe behavior File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/main_decoder.v Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[10] File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/reset_ff.v Line: 12
Warning (13012): Latch cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|rd_data_mem[17] has unsafe behavior File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[10] File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/reset_ff.v Line: 12
Warning (13012): Latch cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|rd_data_mem[16] has unsafe behavior File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[10] File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/reset_ff.v Line: 12
Warning (13012): Latch cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|rd_data_mem[14] has unsafe behavior File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[10] File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/reset_ff.v Line: 12
Warning (13012): Latch cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|rd_data_mem[1] has unsafe behavior File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[10] File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/reset_ff.v Line: 12
Warning (13012): Latch cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|rd_data_mem[13] has unsafe behavior File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[10] File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/reset_ff.v Line: 12
Warning (13012): Latch cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|rd_data_mem[12] has unsafe behavior File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[10] File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/reset_ff.v Line: 12
Warning (13012): Latch cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|rd_data_mem[11] has unsafe behavior File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[10] File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/reset_ff.v Line: 12
Warning (13012): Latch cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|rd_data_mem[10] has unsafe behavior File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[10] File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/reset_ff.v Line: 12
Warning (13012): Latch cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|rd_data_mem[2] has unsafe behavior File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[10] File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/reset_ff.v Line: 12
Warning (13012): Latch cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|rd_data_mem[3] has unsafe behavior File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[10] File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/reset_ff.v Line: 12
Warning (13012): Latch cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|rd_data_mem[4] has unsafe behavior File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[10] File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/reset_ff.v Line: 12
Warning (13012): Latch cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|rd_data_mem[21] has unsafe behavior File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[10] File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/reset_ff.v Line: 12
Warning (13012): Latch cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|rd_data_mem[20] has unsafe behavior File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[10] File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/reset_ff.v Line: 12
Warning (13012): Latch cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|rd_data_mem[19] has unsafe behavior File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[10] File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/reset_ff.v Line: 12
Warning (13012): Latch cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|rd_data_mem[18] has unsafe behavior File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[10] File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/reset_ff.v Line: 12
Warning (13012): Latch cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|rd_data_mem[25] has unsafe behavior File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[10] File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/reset_ff.v Line: 12
Warning (13012): Latch cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|rd_data_mem[24] has unsafe behavior File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[10] File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/reset_ff.v Line: 12
Warning (13012): Latch cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|rd_data_mem[23] has unsafe behavior File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[10] File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/reset_ff.v Line: 12
Warning (13012): Latch cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|rd_data_mem[22] has unsafe behavior File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[10] File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/reset_ff.v Line: 12
Warning (13012): Latch cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|rd_data_mem[9] has unsafe behavior File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[10] File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/reset_ff.v Line: 12
Warning (13012): Latch cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|rd_data_mem[8] has unsafe behavior File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[10] File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/reset_ff.v Line: 12
Warning (13012): Latch cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|rd_data_mem[6] has unsafe behavior File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[10] File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/reset_ff.v Line: 12
Warning (13012): Latch cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|rd_data_mem[5] has unsafe behavior File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[10] File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/reset_ff.v Line: 12
Warning (13012): Latch cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|rd_data_mem[26] has unsafe behavior File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[10] File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/reset_ff.v Line: 12
Warning (13012): Latch cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|rd_data_mem[27] has unsafe behavior File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[10] File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/reset_ff.v Line: 12
Warning (13012): Latch cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|rd_data_mem[28] has unsafe behavior File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[10] File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/reset_ff.v Line: 12
Warning (13012): Latch cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|rd_data_mem[29] has unsafe behavior File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[10] File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/reset_ff.v Line: 12
Warning (13012): Latch cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|rd_data_mem[30] has unsafe behavior File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[10] File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/reset_ff.v Line: 12
Warning (13012): Latch cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|data_mem:dmem|rd_data_mem[31] has unsafe behavior File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/data_mem.v Line: 33
    Warning (13013): Ports D and ENA on the latch are fed by the same signal cpu_module:inst3|t2b_riscv_cpu:b2v_inst3|riscv_cpu:rvsingle|datapath:dp|reset_ff:pcreg|q[10] File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/verilog_codes/reset_ff.v Line: 12
Info (13000): Registers with preset signals will power-up high File: E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/cpu_codes/sampler.v Line: 252
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "electro_2" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 24 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/output_files/AB_LFA_Tester.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 135 of its 223 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 88 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 15701 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 21 output pins
    Info (21061): Implemented 15576 logic cells
    Info (21064): Implemented 95 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 530 warnings
    Info: Peak virtual memory: 4951 megabytes
    Info: Processing ended: Fri Mar 22 01:16:42 2024
    Info: Elapsed time: 00:00:56
    Info: Total CPU time (on all processors): 00:01:17


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/QUARTUS/AT_23-24/eyrc23_ab_3762/AB_3762_Task6/output_files/AB_LFA_Tester.map.smsg.


