

================================================================
== Vitis HLS Report for 'operator_1_Pipeline_VITIS_LOOP_104_3'
================================================================
* Date:           Tue Feb  8 15:34:25 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban_interface
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.557 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_104_3  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%base = alloca i32 1"   --->   Operation 4 'alloca' 'base' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%num_res_assign_load6 = alloca i32 1"   --->   Operation 5 'alloca' 'num_res_assign_load6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%c_num_load12 = alloca i32 1"   --->   Operation 6 'alloca' 'c_num_load12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%c_num_load_118 = alloca i32 1"   --->   Operation 7 'alloca' 'c_num_load_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln104_4_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %zext_ln104_4"   --->   Operation 8 'read' 'zext_ln104_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln104_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %zext_ln104"   --->   Operation 9 'read' 'zext_ln104_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%num_res_assign_load7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %num_res_assign_load7"   --->   Operation 10 'read' 'num_res_assign_load7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%c_num_load13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c_num_load13"   --->   Operation 11 'read' 'c_num_load13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%c_num_load_119_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %c_num_load_119"   --->   Operation 12 'read' 'c_num_load_119_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln104_4_cast = zext i3 %zext_ln104_4_read"   --->   Operation 13 'zext' 'zext_ln104_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln104_cast = zext i2 %zext_ln104_read"   --->   Operation 14 'zext' 'zext_ln104_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %c_num_load_119_read, i32 %c_num_load_118"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %c_num_load13_read, i32 %c_num_load12"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %num_res_assign_load7_read, i32 %num_res_assign_load6"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %zext_ln104_cast, i64 %base"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.55>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%base_4 = load i64 %base" [../src/ban.cpp:105]   --->   Operation 20 'load' 'base_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 21 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.13ns)   --->   "%icmp_ln104 = icmp_eq  i64 %base_4, i64 %zext_ln104_4_cast" [../src/ban.cpp:104]   --->   Operation 22 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %.split, void %_ZNK3BaneqEf.exit.loopexit.exitStub" [../src/ban.cpp:104]   --->   Operation 23 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [../src/ban.cpp:91]   --->   Operation 24 'specloopname' 'specloopname_ln91' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.08ns)   --->   "%add_ln105 = add i64 %base_4, i64 1" [../src/ban.cpp:105]   --->   Operation 25 'add' 'add_ln105' <Predicate = (!icmp_ln104)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln105 = trunc i64 %base_4" [../src/ban.cpp:105]   --->   Operation 26 'trunc' 'trunc_ln105' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.58ns)   --->   "%switch_ln105 = switch i2 %trunc_ln105, void %branch5, i2 0, void %.split..split45_crit_edge, i2 1, void %.split..split45_crit_edge8" [../src/ban.cpp:105]   --->   Operation 27 'switch' 'switch_ln105' <Predicate = (!icmp_ln104)> <Delay = 0.58>
ST_2 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln105 = store i32 0, i32 %c_num_load12" [../src/ban.cpp:105]   --->   Operation 28 'store' 'store_ln105' <Predicate = (!icmp_ln104 & trunc_ln105 == 1)> <Delay = 0.42>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln105 = br void %.split45" [../src/ban.cpp:105]   --->   Operation 29 'br' 'br_ln105' <Predicate = (!icmp_ln104 & trunc_ln105 == 1)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln105 = store i32 0, i32 %num_res_assign_load6" [../src/ban.cpp:105]   --->   Operation 30 'store' 'store_ln105' <Predicate = (!icmp_ln104 & trunc_ln105 == 0)> <Delay = 0.42>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln105 = br void %.split45" [../src/ban.cpp:105]   --->   Operation 31 'br' 'br_ln105' <Predicate = (!icmp_ln104 & trunc_ln105 == 0)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln105 = store i32 0, i32 %c_num_load_118" [../src/ban.cpp:105]   --->   Operation 32 'store' 'store_ln105' <Predicate = (!icmp_ln104 & trunc_ln105 != 0 & trunc_ln105 != 1)> <Delay = 0.42>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln105 = br void %.split45" [../src/ban.cpp:105]   --->   Operation 33 'br' 'br_ln105' <Predicate = (!icmp_ln104 & trunc_ln105 != 0 & trunc_ln105 != 1)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln105 = store i64 %add_ln105, i64 %base" [../src/ban.cpp:105]   --->   Operation 34 'store' 'store_ln105' <Predicate = (!icmp_ln104)> <Delay = 0.42>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 35 'br' 'br_ln0' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%num_res_assign_load = load i32 %num_res_assign_load6"   --->   Operation 36 'load' 'num_res_assign_load' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%c_num_load = load i32 %c_num_load12"   --->   Operation 37 'load' 'c_num_load' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%c_num_load_2 = load i32 %c_num_load_118"   --->   Operation 38 'load' 'c_num_load_2' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %c_num_load_118_out, i32 %c_num_load_2"   --->   Operation 39 'write' 'write_ln0' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %c_num_load12_out, i32 %c_num_load"   --->   Operation 40 'write' 'write_ln0' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %num_res_assign_load6_out, i32 %num_res_assign_load"   --->   Operation 41 'write' 'write_ln0' <Predicate = (icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 42 'ret' 'ret_ln0' <Predicate = (icmp_ln104)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('c_num_load_118') [12]  (0 ns)
	'store' operation ('store_ln0') of variable 'c_num_load_119_read' on local variable 'c_num_load_118' [20]  (0.427 ns)

 <State 2>: 1.56ns
The critical path consists of the following:
	'load' operation ('base', ../src/ban.cpp:105) on local variable 'base' [26]  (0 ns)
	'add' operation ('add_ln105', ../src/ban.cpp:105) [32]  (1.08 ns)
	'store' operation ('store_ln105', ../src/ban.cpp:105) of variable 'add_ln105', ../src/ban.cpp:105 on local variable 'base' [45]  (0.427 ns)
	blocking operation 0.045 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
