{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733338332165 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733338332165 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec  4 15:52:12 2024 " "Processing started: Wed Dec  4 15:52:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733338332165 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733338332165 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733338332166 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733338332756 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733338332756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaydriver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file displaydriver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DisplayDriver-Behavioral " "Found design unit 1: DisplayDriver-Behavioral" {  } { { "DisplayDriver.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/DisplayDriver.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733338342166 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayDriver " "Found entity 1: DisplayDriver" {  } { { "DisplayDriver.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/DisplayDriver.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733338342166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733338342166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-Behavioral " "Found design unit 1: CPU-Behavioral" {  } { { "CPU.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/CPU.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733338342168 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/CPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733338342168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733338342168 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ULAvhd.vhd " "Can't analyze file -- file ULAvhd.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1733338342172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-behavior " "Found design unit 1: ULA-behavior" {  } { { "ULA.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/ULA.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733338342174 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733338342174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733338342174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadecontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeControle-Behavioral " "Found design unit 1: UnidadeControle-Behavioral" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733338342176 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControle " "Found entity 1: UnidadeControle" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733338342176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733338342176 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "registrador.vhd " "Can't analyze file -- file registrador.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1733338342180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file input_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Input_Unit-Behavioral " "Found design unit 1: Input_Unit-Behavioral" {  } { { "Input_Unit.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/Input_Unit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733338342182 ""} { "Info" "ISGN_ENTITY_NAME" "1 Input_Unit " "Found entity 1: Input_Unit" {  } { { "Input_Unit.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/Input_Unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733338342182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733338342182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Output_Unit-Behavioral " "Found design unit 1: Output_Unit-Behavioral" {  } { { "Output_Unit.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/Output_Unit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733338342184 ""} { "Info" "ISGN_ENTITY_NAME" "1 Output_Unit " "Found entity 1: Output_Unit" {  } { { "Output_Unit.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/Output_Unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733338342184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733338342184 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Decodificador.vhd " "Can't analyze file -- file Decodificador.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1733338342188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file address_bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 address_bus-Behavioral " "Found design unit 1: address_bus-Behavioral" {  } { { "address_bus.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/address_bus.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733338342190 ""} { "Info" "ISGN_ENTITY_NAME" "1 address_bus " "Found entity 1: address_bus" {  } { { "address_bus.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/address_bus.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733338342190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733338342190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_bus-Behavioral " "Found design unit 1: data_bus-Behavioral" {  } { { "data_bus.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/data_bus.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733338342192 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_bus " "Found entity 1: data_bus" {  } { { "data_bus.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/data_bus.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733338342192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733338342192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_bus-Behavioral " "Found design unit 1: control_bus-Behavioral" {  } { { "control_bus.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/control_bus.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733338342194 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_bus " "Found entity 1: control_bus" {  } { { "control_bus.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/control_bus.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733338342194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733338342194 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "register.vhd " "Can't analyze file -- file register.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1733338342198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-Behavioral " "Found design unit 1: program_counter-Behavioral" {  } { { "program_counter.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/program_counter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733338342200 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/program_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733338342200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733338342200 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "register8.vhd " "Can't analyze file -- file register8.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1733338342203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_unidade.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria_unidade.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria_unidade-behavior " "Found design unit 1: memoria_unidade-behavior" {  } { { "memoria_unidade.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/memoria_unidade.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733338342205 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria_unidade " "Found entity 1: memoria_unidade" {  } { { "memoria_unidade.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/memoria_unidade.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733338342205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733338342205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram256x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram256x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram256x8-SYN " "Found design unit 1: ram256x8-SYN" {  } { { "ram256x8.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/ram256x8.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733338342207 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram256x8 " "Found entity 1: ram256x8" {  } { { "ram256x8.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/ram256x8.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733338342207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733338342207 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733338342331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:PC " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:PC\"" {  } { { "CPU.vhd" "PC" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/CPU.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733338342334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeControle UnidadeControle:Controle " "Elaborating entity \"UnidadeControle\" for hierarchy \"UnidadeControle:Controle\"" {  } { { "CPU.vhd" "Controle" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/CPU.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733338342335 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset UnidadeControle.vhd(85) " "VHDL Process Statement warning at UnidadeControle.vhd(85): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733338342337 "|CPU|UnidadeControle:Controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode_memory UnidadeControle.vhd(171) " "VHDL Process Statement warning at UnidadeControle.vhd(171): signal \"opcode_memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733338342337 "|CPU|UnidadeControle:Controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_select_memory UnidadeControle.vhd(197) " "VHDL Process Statement warning at UnidadeControle.vhd(197): signal \"reg_select_memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733338342337 "|CPU|UnidadeControle:Controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_select_memory UnidadeControle.vhd(205) " "VHDL Process Statement warning at UnidadeControle.vhd(205): signal \"reg_select_memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733338342337 "|CPU|UnidadeControle:Controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode_memory UnidadeControle.vhd(212) " "VHDL Process Statement warning at UnidadeControle.vhd(212): signal \"opcode_memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733338342337 "|CPU|UnidadeControle:Controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_select_memory UnidadeControle.vhd(223) " "VHDL Process Statement warning at UnidadeControle.vhd(223): signal \"reg_select_memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 223 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733338342337 "|CPU|UnidadeControle:Controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_select_memory UnidadeControle.vhd(282) " "VHDL Process Statement warning at UnidadeControle.vhd(282): signal \"reg_select_memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 282 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733338342337 "|CPU|UnidadeControle:Controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_select_memory UnidadeControle.vhd(283) " "VHDL Process Statement warning at UnidadeControle.vhd(283): signal \"reg_select_memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 283 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733338342337 "|CPU|UnidadeControle:Controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_select_memory UnidadeControle.vhd(289) " "VHDL Process Statement warning at UnidadeControle.vhd(289): signal \"reg_select_memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 289 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733338342337 "|CPU|UnidadeControle:Controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_select_memory UnidadeControle.vhd(290) " "VHDL Process Statement warning at UnidadeControle.vhd(290): signal \"reg_select_memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 290 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733338342337 "|CPU|UnidadeControle:Controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode_memory UnidadeControle.vhd(293) " "VHDL Process Statement warning at UnidadeControle.vhd(293): signal \"opcode_memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 293 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733338342337 "|CPU|UnidadeControle:Controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_select_memory UnidadeControle.vhd(304) " "VHDL Process Statement warning at UnidadeControle.vhd(304): signal \"reg_select_memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 304 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733338342337 "|CPU|UnidadeControle:Controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_select_memory UnidadeControle.vhd(305) " "VHDL Process Statement warning at UnidadeControle.vhd(305): signal \"reg_select_memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 305 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733338342337 "|CPU|UnidadeControle:Controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_select_memory UnidadeControle.vhd(312) " "VHDL Process Statement warning at UnidadeControle.vhd(312): signal \"reg_select_memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 312 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733338342337 "|CPU|UnidadeControle:Controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_select_memory UnidadeControle.vhd(313) " "VHDL Process Statement warning at UnidadeControle.vhd(313): signal \"reg_select_memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 313 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733338342337 "|CPU|UnidadeControle:Controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode_memory UnidadeControle.vhd(314) " "VHDL Process Statement warning at UnidadeControle.vhd(314): signal \"opcode_memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 314 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733338342337 "|CPU|UnidadeControle:Controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_select_memory UnidadeControle.vhd(327) " "VHDL Process Statement warning at UnidadeControle.vhd(327): signal \"reg_select_memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 327 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733338342337 "|CPU|UnidadeControle:Controle"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_select_memory UnidadeControle.vhd(328) " "VHDL Process Statement warning at UnidadeControle.vhd(328): signal \"reg_select_memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733338342337 "|CPU|UnidadeControle:Controle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "proximo_estado UnidadeControle.vhd(60) " "VHDL Process Statement warning at UnidadeControle.vhd(60): inferring latch(es) for signal or variable \"proximo_estado\", which holds its previous value in one or more paths through the process" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733338342337 "|CPU|UnidadeControle:Controle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ula_code UnidadeControle.vhd(60) " "VHDL Process Statement warning at UnidadeControle.vhd(60): inferring latch(es) for signal or variable \"ula_code\", which holds its previous value in one or more paths through the process" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733338342337 "|CPU|UnidadeControle:Controle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_select_memory UnidadeControle.vhd(60) " "VHDL Process Statement warning at UnidadeControle.vhd(60): inferring latch(es) for signal or variable \"reg_select_memory\", which holds its previous value in one or more paths through the process" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733338342337 "|CPU|UnidadeControle:Controle"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "opcode_memory UnidadeControle.vhd(60) " "VHDL Process Statement warning at UnidadeControle.vhd(60): inferring latch(es) for signal or variable \"opcode_memory\", which holds its previous value in one or more paths through the process" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733338342337 "|CPU|UnidadeControle:Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode_memory\[0\] UnidadeControle.vhd(60) " "Inferred latch for \"opcode_memory\[0\]\" at UnidadeControle.vhd(60)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733338342337 "|CPU|UnidadeControle:Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode_memory\[1\] UnidadeControle.vhd(60) " "Inferred latch for \"opcode_memory\[1\]\" at UnidadeControle.vhd(60)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733338342337 "|CPU|UnidadeControle:Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode_memory\[2\] UnidadeControle.vhd(60) " "Inferred latch for \"opcode_memory\[2\]\" at UnidadeControle.vhd(60)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733338342337 "|CPU|UnidadeControle:Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode_memory\[3\] UnidadeControle.vhd(60) " "Inferred latch for \"opcode_memory\[3\]\" at UnidadeControle.vhd(60)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733338342337 "|CPU|UnidadeControle:Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_select_memory\[0\] UnidadeControle.vhd(60) " "Inferred latch for \"reg_select_memory\[0\]\" at UnidadeControle.vhd(60)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733338342337 "|CPU|UnidadeControle:Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_select_memory\[1\] UnidadeControle.vhd(60) " "Inferred latch for \"reg_select_memory\[1\]\" at UnidadeControle.vhd(60)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733338342337 "|CPU|UnidadeControle:Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_select_memory\[2\] UnidadeControle.vhd(60) " "Inferred latch for \"reg_select_memory\[2\]\" at UnidadeControle.vhd(60)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733338342337 "|CPU|UnidadeControle:Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_select_memory\[3\] UnidadeControle.vhd(60) " "Inferred latch for \"reg_select_memory\[3\]\" at UnidadeControle.vhd(60)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733338342338 "|CPU|UnidadeControle:Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ula_code\[0\] UnidadeControle.vhd(60) " "Inferred latch for \"ula_code\[0\]\" at UnidadeControle.vhd(60)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733338342338 "|CPU|UnidadeControle:Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ula_code\[1\] UnidadeControle.vhd(60) " "Inferred latch for \"ula_code\[1\]\" at UnidadeControle.vhd(60)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733338342338 "|CPU|UnidadeControle:Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ula_code\[2\] UnidadeControle.vhd(60) " "Inferred latch for \"ula_code\[2\]\" at UnidadeControle.vhd(60)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733338342338 "|CPU|UnidadeControle:Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ula_code\[3\] UnidadeControle.vhd(60) " "Inferred latch for \"ula_code\[3\]\" at UnidadeControle.vhd(60)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733338342338 "|CPU|UnidadeControle:Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo_estado.ESPERA_SAIDA UnidadeControle.vhd(60) " "Inferred latch for \"proximo_estado.ESPERA_SAIDA\" at UnidadeControle.vhd(60)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733338342338 "|CPU|UnidadeControle:Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo_estado.NAO_PULOU UnidadeControle.vhd(60) " "Inferred latch for \"proximo_estado.NAO_PULOU\" at UnidadeControle.vhd(60)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733338342338 "|CPU|UnidadeControle:Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo_estado.ESPERA_PULO UnidadeControle.vhd(60) " "Inferred latch for \"proximo_estado.ESPERA_PULO\" at UnidadeControle.vhd(60)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733338342338 "|CPU|UnidadeControle:Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo_estado.PULANDO UnidadeControle.vhd(60) " "Inferred latch for \"proximo_estado.PULANDO\" at UnidadeControle.vhd(60)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733338342338 "|CPU|UnidadeControle:Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo_estado.MOVER UnidadeControle.vhd(60) " "Inferred latch for \"proximo_estado.MOVER\" at UnidadeControle.vhd(60)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733338342338 "|CPU|UnidadeControle:Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo_estado.ESPERA_MEMORIA_2 UnidadeControle.vhd(60) " "Inferred latch for \"proximo_estado.ESPERA_MEMORIA_2\" at UnidadeControle.vhd(60)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733338342338 "|CPU|UnidadeControle:Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo_estado.ESPERA_MEMORIA UnidadeControle.vhd(60) " "Inferred latch for \"proximo_estado.ESPERA_MEMORIA\" at UnidadeControle.vhd(60)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733338342338 "|CPU|UnidadeControle:Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo_estado.ACESSO_MEMORIA UnidadeControle.vhd(60) " "Inferred latch for \"proximo_estado.ACESSO_MEMORIA\" at UnidadeControle.vhd(60)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733338342338 "|CPU|UnidadeControle:Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo_estado.PRE_ACESSO_MEMORIA UnidadeControle.vhd(60) " "Inferred latch for \"proximo_estado.PRE_ACESSO_MEMORIA\" at UnidadeControle.vhd(60)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733338342338 "|CPU|UnidadeControle:Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo_estado.SALTO_ADR UnidadeControle.vhd(60) " "Inferred latch for \"proximo_estado.SALTO_ADR\" at UnidadeControle.vhd(60)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733338342338 "|CPU|UnidadeControle:Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo_estado.ESPERA_LITERAL UnidadeControle.vhd(60) " "Inferred latch for \"proximo_estado.ESPERA_LITERAL\" at UnidadeControle.vhd(60)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733338342338 "|CPU|UnidadeControle:Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo_estado.PEGA_LITERAL UnidadeControle.vhd(60) " "Inferred latch for \"proximo_estado.PEGA_LITERAL\" at UnidadeControle.vhd(60)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733338342338 "|CPU|UnidadeControle:Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo_estado.ESCRITA UnidadeControle.vhd(60) " "Inferred latch for \"proximo_estado.ESCRITA\" at UnidadeControle.vhd(60)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733338342338 "|CPU|UnidadeControle:Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo_estado.ACESSO_IO UnidadeControle.vhd(60) " "Inferred latch for \"proximo_estado.ACESSO_IO\" at UnidadeControle.vhd(60)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733338342338 "|CPU|UnidadeControle:Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo_estado.EXECUTA UnidadeControle.vhd(60) " "Inferred latch for \"proximo_estado.EXECUTA\" at UnidadeControle.vhd(60)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733338342338 "|CPU|UnidadeControle:Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo_estado.DECODIFICA_2 UnidadeControle.vhd(60) " "Inferred latch for \"proximo_estado.DECODIFICA_2\" at UnidadeControle.vhd(60)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733338342338 "|CPU|UnidadeControle:Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo_estado.DECODIFICA UnidadeControle.vhd(60) " "Inferred latch for \"proximo_estado.DECODIFICA\" at UnidadeControle.vhd(60)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733338342338 "|CPU|UnidadeControle:Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo_estado.ESPERA_PC UnidadeControle.vhd(60) " "Inferred latch for \"proximo_estado.ESPERA_PC\" at UnidadeControle.vhd(60)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733338342338 "|CPU|UnidadeControle:Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo_estado.BUSCA UnidadeControle.vhd(60) " "Inferred latch for \"proximo_estado.BUSCA\" at UnidadeControle.vhd(60)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733338342338 "|CPU|UnidadeControle:Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo_estado.ESPERA UnidadeControle.vhd(60) " "Inferred latch for \"proximo_estado.ESPERA\" at UnidadeControle.vhd(60)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733338342338 "|CPU|UnidadeControle:Controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "proximo_estado.INICIO UnidadeControle.vhd(60) " "Inferred latch for \"proximo_estado.INICIO\" at UnidadeControle.vhd(60)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733338342338 "|CPU|UnidadeControle:Controle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria_unidade memoria_unidade:Memoria " "Elaborating entity \"memoria_unidade\" for hierarchy \"memoria_unidade:Memoria\"" {  } { { "CPU.vhd" "Memoria" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/CPU.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733338342339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram256x8 memoria_unidade:Memoria\|ram256x8:ram_instance " "Elaborating entity \"ram256x8\" for hierarchy \"memoria_unidade:Memoria\|ram256x8:ram_instance\"" {  } { { "memoria_unidade.vhd" "ram_instance" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/memoria_unidade.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733338342345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\"" {  } { { "ram256x8.vhd" "altsyncram_component" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/ram256x8.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733338342401 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\"" {  } { { "ram256x8.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/ram256x8.vhd" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733338342413 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component " "Instantiated megafunction \"memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733338342414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733338342414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733338342414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733338342414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733338342414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733338342414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733338342414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733338342414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733338342414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733338342414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733338342414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733338342414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733338342414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733338342414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733338342414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733338342414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733338342414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733338342414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733338342414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733338342414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram256x8.mif " "Parameter \"init_file\" = \"ram256x8.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733338342414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733338342414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733338342414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733338342414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733338342414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733338342414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733338342414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733338342414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733338342414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733338342414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733338342414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733338342414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733338342414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733338342414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733338342414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733338342414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733338342414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733338342414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733338342414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733338342414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733338342414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733338342414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733338342414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733338342414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733338342414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733338342414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733338342414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733338342414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733338342414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733338342414 ""}  } { { "ram256x8.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/ram256x8.vhd" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733338342414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e504.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e504.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e504 " "Found entity 1: altsyncram_e504" {  } { { "db/altsyncram_e504.tdf" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/db/altsyncram_e504.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733338342467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733338342467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e504 memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated " "Elaborating entity \"altsyncram_e504\" for hierarchy \"memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733338342467 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "236 256 0 1 1 " "236 out of 256 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "20 255 " "Addresses ranging from 20 to 255 are not initialized" {  } { { "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/ram256x8.mif" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/ram256x8.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1733338342471 ""}  } { { "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/ram256x8.mif" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/ram256x8.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1733338342471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"ULA:ULA\"" {  } { { "CPU.vhd" "ULA" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/CPU.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733338342484 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "resultado ULA.vhd(21) " "VHDL Process Statement warning at ULA.vhd(21): inferring latch(es) for signal or variable \"resultado\", which holds its previous value in one or more paths through the process" {  } { { "ULA.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/ULA.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733338342485 "|CPU|ULA:ULA"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "result ULA.vhd(21) " "VHDL Process Statement warning at ULA.vhd(21): inferring latch(es) for signal or variable \"result\", which holds its previous value in one or more paths through the process" {  } { { "ULA.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/ULA.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733338342485 "|CPU|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] ULA.vhd(21) " "Inferred latch for \"result\[0\]\" at ULA.vhd(21)" {  } { { "ULA.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/ULA.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733338342485 "|CPU|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] ULA.vhd(21) " "Inferred latch for \"result\[1\]\" at ULA.vhd(21)" {  } { { "ULA.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/ULA.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733338342485 "|CPU|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] ULA.vhd(21) " "Inferred latch for \"result\[2\]\" at ULA.vhd(21)" {  } { { "ULA.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/ULA.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733338342485 "|CPU|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] ULA.vhd(21) " "Inferred latch for \"result\[3\]\" at ULA.vhd(21)" {  } { { "ULA.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/ULA.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733338342485 "|CPU|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] ULA.vhd(21) " "Inferred latch for \"result\[4\]\" at ULA.vhd(21)" {  } { { "ULA.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/ULA.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733338342485 "|CPU|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] ULA.vhd(21) " "Inferred latch for \"result\[5\]\" at ULA.vhd(21)" {  } { { "ULA.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/ULA.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733338342485 "|CPU|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] ULA.vhd(21) " "Inferred latch for \"result\[6\]\" at ULA.vhd(21)" {  } { { "ULA.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/ULA.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733338342485 "|CPU|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] ULA.vhd(21) " "Inferred latch for \"result\[7\]\" at ULA.vhd(21)" {  } { { "ULA.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/ULA.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733338342485 "|CPU|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[0\] ULA.vhd(21) " "Inferred latch for \"resultado\[0\]\" at ULA.vhd(21)" {  } { { "ULA.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/ULA.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733338342485 "|CPU|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[1\] ULA.vhd(21) " "Inferred latch for \"resultado\[1\]\" at ULA.vhd(21)" {  } { { "ULA.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/ULA.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733338342485 "|CPU|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[2\] ULA.vhd(21) " "Inferred latch for \"resultado\[2\]\" at ULA.vhd(21)" {  } { { "ULA.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/ULA.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733338342485 "|CPU|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[3\] ULA.vhd(21) " "Inferred latch for \"resultado\[3\]\" at ULA.vhd(21)" {  } { { "ULA.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/ULA.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733338342485 "|CPU|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[4\] ULA.vhd(21) " "Inferred latch for \"resultado\[4\]\" at ULA.vhd(21)" {  } { { "ULA.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/ULA.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733338342485 "|CPU|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[5\] ULA.vhd(21) " "Inferred latch for \"resultado\[5\]\" at ULA.vhd(21)" {  } { { "ULA.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/ULA.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733338342485 "|CPU|ULA:ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[6\] ULA.vhd(21) " "Inferred latch for \"resultado\[6\]\" at ULA.vhd(21)" {  } { { "ULA.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/ULA.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733338342485 "|CPU|ULA:ULA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Input_Unit Input_Unit:Entrada " "Elaborating entity \"Input_Unit\" for hierarchy \"Input_Unit:Entrada\"" {  } { { "CPU.vhd" "Entrada" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/CPU.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733338342486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_Unit Output_Unit:Saida " "Elaborating entity \"Output_Unit\" for hierarchy \"Output_Unit:Saida\"" {  } { { "CPU.vhd" "Saida" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/CPU.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733338342487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayDriver DisplayDriver:HEX0_Driver " "Elaborating entity \"DisplayDriver\" for hierarchy \"DisplayDriver:HEX0_Driver\"" {  } { { "CPU.vhd" "HEX0_Driver" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/CPU.vhd" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733338342490 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Input_Unit:Entrada\|data_out\[0\] " "Converted tri-state buffer \"Input_Unit:Entrada\|data_out\[0\]\" feeding internal logic into a wire" {  } { { "Input_Unit.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/Input_Unit.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1733338342812 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Input_Unit:Entrada\|data_out\[1\] " "Converted tri-state buffer \"Input_Unit:Entrada\|data_out\[1\]\" feeding internal logic into a wire" {  } { { "Input_Unit.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/Input_Unit.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1733338342812 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Input_Unit:Entrada\|data_out\[2\] " "Converted tri-state buffer \"Input_Unit:Entrada\|data_out\[2\]\" feeding internal logic into a wire" {  } { { "Input_Unit.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/Input_Unit.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1733338342812 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Input_Unit:Entrada\|data_out\[3\] " "Converted tri-state buffer \"Input_Unit:Entrada\|data_out\[3\]\" feeding internal logic into a wire" {  } { { "Input_Unit.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/Input_Unit.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1733338342812 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Input_Unit:Entrada\|data_out\[4\] " "Converted tri-state buffer \"Input_Unit:Entrada\|data_out\[4\]\" feeding internal logic into a wire" {  } { { "Input_Unit.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/Input_Unit.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1733338342812 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Input_Unit:Entrada\|data_out\[5\] " "Converted tri-state buffer \"Input_Unit:Entrada\|data_out\[5\]\" feeding internal logic into a wire" {  } { { "Input_Unit.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/Input_Unit.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1733338342812 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Input_Unit:Entrada\|data_out\[6\] " "Converted tri-state buffer \"Input_Unit:Entrada\|data_out\[6\]\" feeding internal logic into a wire" {  } { { "Input_Unit.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/Input_Unit.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1733338342812 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Input_Unit:Entrada\|data_out\[7\] " "Converted tri-state buffer \"Input_Unit:Entrada\|data_out\[7\]\" feeding internal logic into a wire" {  } { { "Input_Unit.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/Input_Unit.vhd" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1733338342812 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1733338342812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[0\] " "Latch ULA:ULA\|result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:Controle\|ula_code\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeControle:Controle\|ula_code\[2\]" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733338344224 ""}  } { { "ULA.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/ULA.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733338344224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeControle:Controle\|ula_code\[0\] " "Latch UnidadeControle:Controle\|ula_code\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:Controle\|estado.DECODIFICA_2 " "Ports D and ENA on the latch are fed by the same signal UnidadeControle:Controle\|estado.DECODIFICA_2" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733338344224 ""}  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733338344224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeControle:Controle\|ula_code\[2\] " "Latch UnidadeControle:Controle\|ula_code\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:Controle\|estado.DECODIFICA_2 " "Ports D and ENA on the latch are fed by the same signal UnidadeControle:Controle\|estado.DECODIFICA_2" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733338344224 ""}  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733338344224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeControle:Controle\|ula_code\[3\] " "Latch UnidadeControle:Controle\|ula_code\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:Controle\|estado.DECODIFICA_2 " "Ports D and ENA on the latch are fed by the same signal UnidadeControle:Controle\|estado.DECODIFICA_2" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733338344224 ""}  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733338344224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeControle:Controle\|ula_code\[1\] " "Latch UnidadeControle:Controle\|ula_code\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:Controle\|estado.DECODIFICA_2 " "Ports D and ENA on the latch are fed by the same signal UnidadeControle:Controle\|estado.DECODIFICA_2" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733338344224 ""}  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733338344224 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[1\] " "Latch ULA:ULA\|result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:Controle\|ula_code\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeControle:Controle\|ula_code\[2\]" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733338344225 ""}  } { { "ULA.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/ULA.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733338344225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[2\] " "Latch ULA:ULA\|result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:Controle\|ula_code\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeControle:Controle\|ula_code\[2\]" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733338344225 ""}  } { { "ULA.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/ULA.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733338344225 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[3\] " "Latch ULA:ULA\|result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:Controle\|ula_code\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeControle:Controle\|ula_code\[2\]" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733338344226 ""}  } { { "ULA.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/ULA.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733338344226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[4\] " "Latch ULA:ULA\|result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:Controle\|ula_code\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeControle:Controle\|ula_code\[2\]" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733338344236 ""}  } { { "ULA.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/ULA.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733338344236 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[5\] " "Latch ULA:ULA\|result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:Controle\|ula_code\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeControle:Controle\|ula_code\[2\]" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733338344243 ""}  } { { "ULA.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/ULA.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733338344243 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[6\] " "Latch ULA:ULA\|result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:Controle\|ula_code\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeControle:Controle\|ula_code\[2\]" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733338344245 ""}  } { { "ULA.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/ULA.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733338344245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|result\[7\] " "Latch ULA:ULA\|result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:Controle\|ula_code\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeControle:Controle\|ula_code\[2\]" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733338344245 ""}  } { { "ULA.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/ULA.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733338344245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeControle:Controle\|proximo_estado.BUSCA_672 " "Latch UnidadeControle:Controle\|proximo_estado.BUSCA_672 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:Controle\|estado.ACESSO_IO " "Ports D and ENA on the latch are fed by the same signal UnidadeControle:Controle\|estado.ACESSO_IO" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733338344245 ""}  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733338344245 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeControle:Controle\|proximo_estado.SALTO_ADR_577 " "Latch UnidadeControle:Controle\|proximo_estado.SALTO_ADR_577 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:Controle\|estado.ACESSO_IO " "Ports D and ENA on the latch are fed by the same signal UnidadeControle:Controle\|estado.ACESSO_IO" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733338344246 ""}  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733338344246 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeControle:Controle\|proximo_estado.PULANDO_511 " "Latch UnidadeControle:Controle\|proximo_estado.PULANDO_511 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[7\] " "Ports D and ENA on the latch are fed by the same signal memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[7\]" {  } { { "db/altsyncram_e504.tdf" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/db/altsyncram_e504.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733338344250 ""}  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733338344250 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeControle:Controle\|proximo_estado.NAO_PULOU_489 " "Latch UnidadeControle:Controle\|proximo_estado.NAO_PULOU_489 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[7\] " "Ports D and ENA on the latch are fed by the same signal memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[7\]" {  } { { "db/altsyncram_e504.tdf" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/db/altsyncram_e504.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733338344252 ""}  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733338344252 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|resultado\[2\] " "Latch ULA:ULA\|resultado\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:Controle\|ula_code\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeControle:Controle\|ula_code\[2\]" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733338344253 ""}  } { { "ULA.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/ULA.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733338344253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|resultado\[3\] " "Latch ULA:ULA\|resultado\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:Controle\|ula_code\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeControle:Controle\|ula_code\[2\]" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733338344253 ""}  } { { "ULA.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/ULA.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733338344253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|resultado\[4\] " "Latch ULA:ULA\|resultado\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:Controle\|ula_code\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeControle:Controle\|ula_code\[2\]" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733338344253 ""}  } { { "ULA.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/ULA.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733338344253 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|resultado\[5\] " "Latch ULA:ULA\|resultado\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:Controle\|ula_code\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeControle:Controle\|ula_code\[2\]" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733338344254 ""}  } { { "ULA.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/ULA.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733338344254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|resultado\[6\] " "Latch ULA:ULA\|resultado\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:Controle\|ula_code\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeControle:Controle\|ula_code\[2\]" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733338344254 ""}  } { { "ULA.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/ULA.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733338344254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|resultado\[0\] " "Latch ULA:ULA\|resultado\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:Controle\|ula_code\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeControle:Controle\|ula_code\[2\]" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733338344254 ""}  } { { "ULA.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/ULA.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733338344254 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:ULA\|resultado\[1\] " "Latch ULA:ULA\|resultado\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:Controle\|ula_code\[2\] " "Ports D and ENA on the latch are fed by the same signal UnidadeControle:Controle\|ula_code\[2\]" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733338344255 ""}  } { { "ULA.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/ULA.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733338344255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeControle:Controle\|proximo_estado.ACESSO_IO_617 " "Latch UnidadeControle:Controle\|proximo_estado.ACESSO_IO_617 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:Controle\|estado.ACESSO_IO " "Ports D and ENA on the latch are fed by the same signal UnidadeControle:Controle\|estado.ACESSO_IO" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733338344255 ""}  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733338344255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeControle:Controle\|proximo_estado.PRE_ACESSO_MEMORIA_566 " "Latch UnidadeControle:Controle\|proximo_estado.PRE_ACESSO_MEMORIA_566 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[5\] " "Ports D and ENA on the latch are fed by the same signal memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[5\]" {  } { { "db/altsyncram_e504.tdf" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/db/altsyncram_e504.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733338344255 ""}  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733338344255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeControle:Controle\|proximo_estado.MOVER_522 " "Latch UnidadeControle:Controle\|proximo_estado.MOVER_522 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA UnidadeControle:Controle\|estado.ACESSO_IO " "Ports D and ENA on the latch are fed by the same signal UnidadeControle:Controle\|estado.ACESSO_IO" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733338344255 ""}  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733338344255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeControle:Controle\|proximo_estado.EXECUTA_628 " "Latch UnidadeControle:Controle\|proximo_estado.EXECUTA_628 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[5\] " "Ports D and ENA on the latch are fed by the same signal memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[5\]" {  } { { "db/altsyncram_e504.tdf" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/db/altsyncram_e504.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733338344255 ""}  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733338344255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadeControle:Controle\|proximo_estado.ESPERA_683 " "Latch UnidadeControle:Controle\|proximo_estado.ESPERA_683 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[5\] " "Ports D and ENA on the latch are fed by the same signal memoria_unidade:Memoria\|ram256x8:ram_instance\|altsyncram:altsyncram_component\|altsyncram_e504:auto_generated\|q_b\[5\]" {  } { { "db/altsyncram_e504.tdf" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/db/altsyncram_e504.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1733338344256 ""}  } { { "UnidadeControle.vhd" "" { Text "C:/Users/15678578/Documents/GitHub/processador/SD_Processador/UnidadeControle.vhd" 60 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1733338344256 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1733338345272 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733338346225 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1733338347896 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733338347896 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "407 " "Implemented 407 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733338348460 ""} { "Info" "ICUT_CUT_TM_OPINS" "79 " "Implemented 79 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733338348460 ""} { "Info" "ICUT_CUT_TM_LCELLS" "310 " "Implemented 310 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733338348460 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1733338348460 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733338348460 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 97 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 97 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4876 " "Peak virtual memory: 4876 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733338348507 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec  4 15:52:28 2024 " "Processing ended: Wed Dec  4 15:52:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733338348507 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733338348507 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733338348507 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733338348507 ""}
