Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 873f4f950e4f4352825a7070282b59d9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Seven_Seg_Decoder_behav xil_defaultlib.Seven_Seg_Decoder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.seven_seg_decoder
Built simulation snapshot Seven_Seg_Decoder_behav
