Reading timing models for corner max_ff_n40C_5v50…
Reading cell library for the 'max_ff_n40C_5v50' corner at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__ff_n40C_5v50.lib'…
Reading top-level netlist at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-27_20-34-08/51-openroad-fillinsertion/tt_um_felixfeierabend.nl.v'…
Linking design 'tt_um_felixfeierabend' from netlist…
Reading design constraints file at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/signoff.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.1
[INFO] Setting timing derate to: 5%
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
Reading top-level design parasitics for the 'max_ff_n40C_5v50' corner at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-27_20-34-08/53-openroad-rcx/max/tt_um_felixfeierabend.max.spef'…
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= max_ff_n40C_5v50 Corner ===================================

Startpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027466    0.094946    0.046975    0.046975 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000    0.046975 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162997    0.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001048    0.211019 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035158    0.065377    0.152411    0.363430 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065379    0.000687    0.364117 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.011006    0.108655    0.458166    0.822283 v _221_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[5] (net)
                      0.108655    0.000114    0.822397 v _166_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.008224    0.199007    0.150805    0.973202 ^ _166_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _082_ (net)
                      0.199007    0.000195    0.973397 ^ _167_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003407    0.100368    0.089060    1.062457 v _167_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.100368    0.000033    1.062490 v _221_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.062490   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027466    0.094946    0.046975    0.046975 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000    0.046975 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162997    0.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001048    0.211019 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035158    0.065377    0.152411    0.363430 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065379    0.000687    0.364117 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.464117   clock uncertainty
                                  0.000000    0.464117   clock reconvergence pessimism
                                  0.088040    0.552157   library hold time
                                              0.552157   data required time
---------------------------------------------------------------------------------------------
                                              0.552157   data required time
                                             -1.062490   data arrival time
---------------------------------------------------------------------------------------------
                                              0.510333   slack (MET)


Startpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027466    0.094946    0.046975    0.046975 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000    0.046975 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162997    0.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001048    0.211019 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035158    0.065377    0.152411    0.363430 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065377    0.000375    0.363805 ^ _218_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.016868    0.141347    0.484033    0.847838 v _218_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.141351    0.000465    0.848303 v _158_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004679    0.158222    0.129052    0.977354 ^ _158_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _077_ (net)
                      0.158222    0.000090    0.977445 ^ _160_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003715    0.115922    0.103181    1.080625 v _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.115922    0.000037    1.080662 v _218_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.080662   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027466    0.094946    0.046975    0.046975 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000    0.046975 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162997    0.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001048    0.211019 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035158    0.065377    0.152411    0.363430 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065377    0.000375    0.363805 ^ _218_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.463805   clock uncertainty
                                  0.000000    0.463805   clock reconvergence pessimism
                                  0.085154    0.548959   library hold time
                                              0.548959   data required time
---------------------------------------------------------------------------------------------
                                              0.548959   data required time
                                             -1.080662   data arrival time
---------------------------------------------------------------------------------------------
                                              0.531704   slack (MET)


Startpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027466    0.094946    0.046975    0.046975 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000    0.046975 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162997    0.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001048    0.211019 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035158    0.065377    0.152411    0.363430 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065377    0.000381    0.363811 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.016881    0.141431    0.484166    0.847978 v _219_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.141433    0.000348    0.848325 v _161_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005316    0.169395    0.132719    0.981044 ^ _161_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _079_ (net)
                      0.169395    0.000108    0.981152 ^ _163_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004307    0.120933    0.109085    1.090236 v _163_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.120933    0.000088    1.090324 v _219_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.090324   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027466    0.094946    0.046975    0.046975 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000    0.046975 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162997    0.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001048    0.211019 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035158    0.065377    0.152411    0.363430 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065377    0.000381    0.363811 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.463811   clock uncertainty
                                  0.000000    0.463811   clock reconvergence pessimism
                                  0.084224    0.548035   library hold time
                                              0.548035   data required time
---------------------------------------------------------------------------------------------
                                              0.548035   data required time
                                             -1.090324   data arrival time
---------------------------------------------------------------------------------------------
                                              0.542289   slack (MET)


Startpoint: _216_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _216_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027466    0.094946    0.046975    0.046975 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000    0.046975 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162997    0.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001048    0.211019 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035158    0.065377    0.152411    0.363430 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065378    0.000594    0.364024 ^ _216_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.026453    0.322627    0.674245    1.038270 ^ _216_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.322627    0.000345    1.038615 ^ _155_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003910    0.121610    0.077483    1.116098 v _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.121610    0.000072    1.116170 v _216_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.116170   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027466    0.094946    0.046975    0.046975 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000    0.046975 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162997    0.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001048    0.211019 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035158    0.065377    0.152411    0.363430 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065378    0.000594    0.364024 ^ _216_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.464024   clock uncertainty
                                  0.000000    0.464024   clock reconvergence pessimism
                                  0.084099    0.548123   library hold time
                                              0.548123   data required time
---------------------------------------------------------------------------------------------
                                              0.548123   data required time
                                             -1.116170   data arrival time
---------------------------------------------------------------------------------------------
                                              0.568047   slack (MET)


Startpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027466    0.094946    0.046975    0.046975 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000    0.046975 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162997    0.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001048    0.211019 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035158    0.065377    0.152411    0.363430 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065379    0.000670    0.364100 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.019595    0.157189    0.496090    0.860190 v _220_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.157189    0.000155    0.860345 v _164_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.005927    0.190048    0.174544    1.034889 ^ _164_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _081_ (net)
                      0.190048    0.000124    1.035013 ^ _165_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004018    0.105270    0.092314    1.127327 v _165_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.105270    0.000042    1.127369 v _220_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.127369   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027466    0.094946    0.046975    0.046975 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000    0.046975 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162997    0.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001048    0.211019 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035158    0.065377    0.152411    0.363430 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065379    0.000670    0.364100 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.464100   clock uncertainty
                                  0.000000    0.464100   clock reconvergence pessimism
                                  0.087131    0.551230   library hold time
                                              0.551230   data required time
---------------------------------------------------------------------------------------------
                                              0.551230   data required time
                                             -1.127369   data arrival time
---------------------------------------------------------------------------------------------
                                              0.576139   slack (MET)


Startpoint: _216_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _217_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027466    0.094946    0.046975    0.046975 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000    0.046975 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162997    0.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001048    0.211019 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035158    0.065377    0.152411    0.363430 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065378    0.000594    0.364024 ^ _216_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.026453    0.198026    0.524040    0.888064 v _216_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.198027    0.000369    0.888433 v _156_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.006666    0.195909    0.195690    1.084123 ^ _156_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _076_ (net)
                      0.195909    0.000147    1.084270 ^ _157_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004684    0.111077    0.097905    1.182175 v _157_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.111077    0.000058    1.182233 v _217_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.182233   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027466    0.094946    0.046975    0.046975 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000    0.046975 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162997    0.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001048    0.211019 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035158    0.065377    0.152411    0.363430 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065378    0.000662    0.364092 ^ _217_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.464092   clock uncertainty
                                  0.000000    0.464092   clock reconvergence pessimism
                                  0.086053    0.550145   library hold time
                                              0.550145   data required time
---------------------------------------------------------------------------------------------
                                              0.550145   data required time
                                             -1.182233   data arrival time
---------------------------------------------------------------------------------------------
                                              0.632088   slack (MET)


Startpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _247_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027466    0.094946    0.046975    0.046975 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000    0.046975 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162997    0.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001013    0.210985 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032909    0.064109    0.151428    0.362413 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.064112    0.000889    0.363302 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.005441    0.114653    0.538447    0.901750 ^ _223_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.114653    0.000060    0.901809 ^ _150_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010781    0.125900    0.108095    1.009905 v _150_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _071_ (net)
                      0.125900    0.000143    1.010047 v _152_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
     3    0.017440    0.231813    0.177255    1.187302 ^ _152_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
                                                         _073_ (net)
                      0.231813    0.000217    1.187519 ^ _203_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003621    0.098761    0.070060    1.257578 v _203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _044_ (net)
                      0.098761    0.000067    1.257646 v _247_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.257646   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027466    0.094946    0.046975    0.046975 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000    0.046975 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162997    0.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001013    0.210985 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032909    0.064109    0.151428    0.362413 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.064110    0.000439    0.362851 ^ _247_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.462851   clock uncertainty
                                  0.000000    0.462851   clock reconvergence pessimism
                                  0.088081    0.550933   library hold time
                                              0.550933   data required time
---------------------------------------------------------------------------------------------
                                              0.550933   data required time
                                             -1.257646   data arrival time
---------------------------------------------------------------------------------------------
                                              0.706713   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _247_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004279    0.076527    0.028807    4.028807 ^ rst_n (in)
                                                         rst_n (net)
                      0.076527    0.000000    4.028807 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.050158    0.288858    0.287537    4.316343 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.288918    0.002335    4.318679 ^ _247_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.318679   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027466    0.094946    0.046975    0.046975 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000    0.046975 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162997    0.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001013    0.210985 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032909    0.064109    0.151428    0.362413 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.064110    0.000439    0.362851 ^ _247_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.462851   clock uncertainty
                                  0.000000    0.462851   clock reconvergence pessimism
                                  0.227315    0.690166   library removal time
                                              0.690166   data required time
---------------------------------------------------------------------------------------------
                                              0.690166   data required time
                                             -4.318679   data arrival time
---------------------------------------------------------------------------------------------
                                              3.628513   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _216_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004279    0.076527    0.028807    4.028807 ^ rst_n (in)
                                                         rst_n (net)
                      0.076527    0.000000    4.028807 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.050158    0.288858    0.287537    4.316343 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.288907    0.002094    4.318438 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087951    0.255906    0.326938    4.645376 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.256056    0.003308    4.648684 ^ _216_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.648684   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027466    0.094946    0.046975    0.046975 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000    0.046975 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162997    0.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001048    0.211019 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035158    0.065377    0.152411    0.363430 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065378    0.000594    0.364024 ^ _216_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.464024   clock uncertainty
                                  0.000000    0.464024   clock reconvergence pessimism
                                  0.225728    0.689753   library removal time
                                              0.689753   data required time
---------------------------------------------------------------------------------------------
                                              0.689753   data required time
                                             -4.648684   data arrival time
---------------------------------------------------------------------------------------------
                                              3.958931   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _217_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004279    0.076527    0.028807    4.028807 ^ rst_n (in)
                                                         rst_n (net)
                      0.076527    0.000000    4.028807 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.050158    0.288858    0.287537    4.316343 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.288907    0.002094    4.318438 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087951    0.255906    0.326938    4.645376 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.256106    0.003896    4.649272 ^ _217_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.649272   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027466    0.094946    0.046975    0.046975 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000    0.046975 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162997    0.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001048    0.211019 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035158    0.065377    0.152411    0.363430 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065378    0.000662    0.364092 ^ _217_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.464092   clock uncertainty
                                  0.000000    0.464092   clock reconvergence pessimism
                                  0.225731    0.689823   library removal time
                                              0.689823   data required time
---------------------------------------------------------------------------------------------
                                              0.689823   data required time
                                             -4.649272   data arrival time
---------------------------------------------------------------------------------------------
                                              3.959448   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _220_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004279    0.076527    0.028807    4.028807 ^ rst_n (in)
                                                         rst_n (net)
                      0.076527    0.000000    4.028807 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.050158    0.288858    0.287537    4.316343 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.288907    0.002094    4.318438 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087951    0.255906    0.326938    4.645376 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.256118    0.004028    4.649404 ^ _220_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.649404   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027466    0.094946    0.046975    0.046975 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000    0.046975 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162997    0.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001048    0.211019 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035158    0.065377    0.152411    0.363430 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065379    0.000670    0.364100 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.464100   clock uncertainty
                                  0.000000    0.464100   clock reconvergence pessimism
                                  0.225732    0.689831   library removal time
                                              0.689831   data required time
---------------------------------------------------------------------------------------------
                                              0.689831   data required time
                                             -4.649404   data arrival time
---------------------------------------------------------------------------------------------
                                              3.959573   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _221_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004279    0.076527    0.028807    4.028807 ^ rst_n (in)
                                                         rst_n (net)
                      0.076527    0.000000    4.028807 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.050158    0.288858    0.287537    4.316343 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.288907    0.002094    4.318438 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087951    0.255906    0.326938    4.645376 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.256172    0.004596    4.649971 ^ _221_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.649971   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027466    0.094946    0.046975    0.046975 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000    0.046975 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162997    0.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001048    0.211019 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035158    0.065377    0.152411    0.363430 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065379    0.000687    0.364117 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.464117   clock uncertainty
                                  0.000000    0.464117   clock reconvergence pessimism
                                  0.225735    0.689852   library removal time
                                              0.689852   data required time
---------------------------------------------------------------------------------------------
                                              0.689852   data required time
                                             -4.649971   data arrival time
---------------------------------------------------------------------------------------------
                                              3.960120   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004279    0.076527    0.028807    4.028807 ^ rst_n (in)
                                                         rst_n (net)
                      0.076527    0.000000    4.028807 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.050158    0.288858    0.287537    4.316343 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.288907    0.002094    4.318438 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087951    0.255906    0.326938    4.645376 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.256186    0.004736    4.650112 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.650112   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027466    0.094946    0.046975    0.046975 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000    0.046975 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162997    0.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001013    0.210985 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032909    0.064109    0.151428    0.362413 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.064112    0.000889    0.363302 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.463302   clock uncertainty
                                  0.000000    0.463302   clock reconvergence pessimism
                                  0.225595    0.688897   library removal time
                                              0.688897   data required time
---------------------------------------------------------------------------------------------
                                              0.688897   data required time
                                             -4.650112   data arrival time
---------------------------------------------------------------------------------------------
                                              3.961214   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _227_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004279    0.076527    0.028807    4.028807 ^ rst_n (in)
                                                         rst_n (net)
                      0.076527    0.000000    4.028807 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.050158    0.288858    0.287537    4.316343 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.288907    0.002094    4.318438 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087951    0.255906    0.326938    4.645376 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.256197    0.004839    4.650215 ^ _227_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.650215   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027466    0.094946    0.046975    0.046975 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000    0.046975 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162997    0.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001013    0.210985 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032909    0.064109    0.151428    0.362413 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.064112    0.000885    0.363298 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.463298   clock uncertainty
                                  0.000000    0.463298   clock reconvergence pessimism
                                  0.225596    0.688894   library removal time
                                              0.688894   data required time
---------------------------------------------------------------------------------------------
                                              0.688894   data required time
                                             -4.650215   data arrival time
---------------------------------------------------------------------------------------------
                                              3.961321   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004279    0.076527    0.028807    4.028807 ^ rst_n (in)
                                                         rst_n (net)
                      0.076527    0.000000    4.028807 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.050158    0.288858    0.287537    4.316343 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.288907    0.002094    4.318438 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087951    0.255906    0.326938    4.645376 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.256205    0.004925    4.650301 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.650301   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027466    0.094946    0.046975    0.046975 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000    0.046975 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162997    0.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001013    0.210985 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032909    0.064109    0.151428    0.362413 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.064112    0.000851    0.363264 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.463264   clock uncertainty
                                  0.000000    0.463264   clock reconvergence pessimism
                                  0.225596    0.688860   library removal time
                                              0.688860   data required time
---------------------------------------------------------------------------------------------
                                              0.688860   data required time
                                             -4.650301   data arrival time
---------------------------------------------------------------------------------------------
                                              3.961441   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004279    0.076527    0.028807    4.028807 ^ rst_n (in)
                                                         rst_n (net)
                      0.076527    0.000000    4.028807 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.050158    0.288858    0.287537    4.316343 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.288907    0.002094    4.318438 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087951    0.255906    0.326938    4.645376 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.256211    0.004983    4.650359 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.650359   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027466    0.094946    0.046975    0.046975 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000    0.046975 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162997    0.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001013    0.210985 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032909    0.064109    0.151428    0.362413 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.064111    0.000679    0.363092 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.463092   clock uncertainty
                                  0.000000    0.463092   clock reconvergence pessimism
                                  0.225596    0.688689   library removal time
                                              0.688689   data required time
---------------------------------------------------------------------------------------------
                                              0.688689   data required time
                                             -4.650359   data arrival time
---------------------------------------------------------------------------------------------
                                              3.961670   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _219_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004279    0.076527    0.028807    4.028807 ^ rst_n (in)
                                                         rst_n (net)
                      0.076527    0.000000    4.028807 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.050158    0.288858    0.287537    4.316343 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.288907    0.002094    4.318438 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087951    0.255906    0.326938    4.645376 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.255913    0.000745    4.646121 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.078390    0.233192    0.310075    4.956196 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.233226    0.001557    4.957752 ^ _219_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.957752   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027466    0.094946    0.046975    0.046975 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000    0.046975 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162997    0.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001048    0.211019 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035158    0.065377    0.152411    0.363430 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065377    0.000381    0.363811 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.463811   clock uncertainty
                                  0.000000    0.463811   clock reconvergence pessimism
                                  0.224525    0.688336   library removal time
                                              0.688336   data required time
---------------------------------------------------------------------------------------------
                                              0.688336   data required time
                                             -4.957752   data arrival time
---------------------------------------------------------------------------------------------
                                              4.269416   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _218_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004279    0.076527    0.028807    4.028807 ^ rst_n (in)
                                                         rst_n (net)
                      0.076527    0.000000    4.028807 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.050158    0.288858    0.287537    4.316343 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.288907    0.002094    4.318438 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087951    0.255906    0.326938    4.645376 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.255913    0.000745    4.646121 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.078390    0.233192    0.310075    4.956196 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.233226    0.001562    4.957757 ^ _218_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.957757   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027466    0.094946    0.046975    0.046975 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000    0.046975 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162997    0.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001048    0.211019 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035158    0.065377    0.152411    0.363430 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065377    0.000375    0.363805 ^ _218_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.463805   clock uncertainty
                                  0.000000    0.463805   clock reconvergence pessimism
                                  0.224525    0.688330   library removal time
                                              0.688330   data required time
---------------------------------------------------------------------------------------------
                                              0.688330   data required time
                                             -4.957757   data arrival time
---------------------------------------------------------------------------------------------
                                              4.269428   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004279    0.076527    0.028807    4.028807 ^ rst_n (in)
                                                         rst_n (net)
                      0.076527    0.000000    4.028807 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.050158    0.288858    0.287537    4.316343 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.288907    0.002094    4.318438 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087951    0.255906    0.326938    4.645376 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.255913    0.000745    4.646121 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.078390    0.233192    0.310075    4.956196 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.233235    0.001773    4.957969 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.957969   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027466    0.094946    0.046975    0.046975 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000    0.046975 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162997    0.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001013    0.210985 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032909    0.064109    0.151428    0.362413 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.064110    0.000452    0.362865 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.462865   clock uncertainty
                                  0.000000    0.462865   clock reconvergence pessimism
                                  0.224389    0.687254   library removal time
                                              0.687254   data required time
---------------------------------------------------------------------------------------------
                                              0.687254   data required time
                                             -4.957969   data arrival time
---------------------------------------------------------------------------------------------
                                              4.270715   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004279    0.076527    0.028807    4.028807 ^ rst_n (in)
                                                         rst_n (net)
                      0.076527    0.000000    4.028807 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.050158    0.288858    0.287537    4.316343 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.288907    0.002094    4.318438 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087951    0.255906    0.326938    4.645376 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.255913    0.000745    4.646121 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.078390    0.233192    0.310075    4.956196 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.233236    0.001805    4.958001 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.958001   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027466    0.094946    0.046975    0.046975 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000    0.046975 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162997    0.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001013    0.210985 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032909    0.064109    0.151428    0.362413 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.064109    0.000207    0.362620 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.462620   clock uncertainty
                                  0.000000    0.462620   clock reconvergence pessimism
                                  0.224389    0.687009   library removal time
                                              0.687009   data required time
---------------------------------------------------------------------------------------------
                                              0.687009   data required time
                                             -4.958001   data arrival time
---------------------------------------------------------------------------------------------
                                              4.270992   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= max_ff_n40C_5v50 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004279    0.076527    0.028807    4.028807 ^ rst_n (in)
                                                         rst_n (net)
                      0.076527    0.000000    4.028807 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.050158    0.288858    0.287537    4.316343 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.288907    0.002094    4.318438 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087951    0.255906    0.326938    4.645376 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.255913    0.000745    4.646121 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.078390    0.233192    0.310075    4.956196 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.233236    0.001805    4.958001 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.958001   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027466    0.094946    0.046974   20.046974 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000   20.046974 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162999   20.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001013   20.210985 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032909    0.064109    0.151427   20.362413 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.064109    0.000208   20.362621 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.262621   clock uncertainty
                                  0.000000   20.262621   clock reconvergence pessimism
                                  0.109166   20.371786   library recovery time
                                             20.371786   data required time
---------------------------------------------------------------------------------------------
                                             20.371786   data required time
                                             -4.958001   data arrival time
---------------------------------------------------------------------------------------------
                                             15.413786   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004279    0.076527    0.028807    4.028807 ^ rst_n (in)
                                                         rst_n (net)
                      0.076527    0.000000    4.028807 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.050158    0.288858    0.287537    4.316343 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.288907    0.002094    4.318438 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087951    0.255906    0.326938    4.645376 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.255913    0.000745    4.646121 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.078390    0.233192    0.310075    4.956196 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.233235    0.001773    4.957969 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.957969   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027466    0.094946    0.046974   20.046974 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000   20.046974 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162999   20.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001013   20.210985 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032909    0.064109    0.151427   20.362413 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.064110    0.000453   20.362865 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.262865   clock uncertainty
                                  0.000000   20.262865   clock reconvergence pessimism
                                  0.109166   20.372032   library recovery time
                                             20.372032   data required time
---------------------------------------------------------------------------------------------
                                             20.372032   data required time
                                             -4.957969   data arrival time
---------------------------------------------------------------------------------------------
                                             15.414063   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _218_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004279    0.076527    0.028807    4.028807 ^ rst_n (in)
                                                         rst_n (net)
                      0.076527    0.000000    4.028807 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.050158    0.288858    0.287537    4.316343 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.288907    0.002094    4.318438 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087951    0.255906    0.326938    4.645376 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.255913    0.000745    4.646121 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.078390    0.233192    0.310075    4.956196 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.233226    0.001562    4.957757 ^ _218_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.957757   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027466    0.094946    0.046974   20.046974 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000   20.046974 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162999   20.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001046   20.211020 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035158    0.065377    0.152411   20.363430 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065377    0.000375   20.363806 ^ _218_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.263805   clock uncertainty
                                  0.000000   20.263805   clock reconvergence pessimism
                                  0.109565   20.373371   library recovery time
                                             20.373371   data required time
---------------------------------------------------------------------------------------------
                                             20.373371   data required time
                                             -4.957757   data arrival time
---------------------------------------------------------------------------------------------
                                             15.415614   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _219_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004279    0.076527    0.028807    4.028807 ^ rst_n (in)
                                                         rst_n (net)
                      0.076527    0.000000    4.028807 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.050158    0.288858    0.287537    4.316343 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.288907    0.002094    4.318438 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087951    0.255906    0.326938    4.645376 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.255913    0.000745    4.646121 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.078390    0.233192    0.310075    4.956196 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.233226    0.001557    4.957752 ^ _219_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.957752   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027466    0.094946    0.046974   20.046974 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000   20.046974 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162999   20.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001046   20.211020 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035158    0.065377    0.152411   20.363430 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065377    0.000382   20.363813 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.263813   clock uncertainty
                                  0.000000   20.263813   clock reconvergence pessimism
                                  0.109565   20.373379   library recovery time
                                             20.373379   data required time
---------------------------------------------------------------------------------------------
                                             20.373379   data required time
                                             -4.957752   data arrival time
---------------------------------------------------------------------------------------------
                                             15.415627   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004296    0.076705    0.028920    4.028920 ^ ena (in)
                                                         ena (net)
                      0.076705    0.000000    4.028920 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019190    0.232689    0.223654    4.252574 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.232692    0.000481    4.253055 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.035517    0.210551    0.166442    4.419497 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.210551    0.000412    4.419909 v _163_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004307    0.242895    0.178378    4.598288 ^ _163_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.242895    0.000088    4.598376 ^ _219_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.598376   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027466    0.094946    0.046974   20.046974 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000   20.046974 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162999   20.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001046   20.211020 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035158    0.065377    0.152411   20.363430 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065377    0.000382   20.363813 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.263813   clock uncertainty
                                  0.000000   20.263813   clock reconvergence pessimism
                                 -0.217320   20.046494   library setup time
                                             20.046494   data required time
---------------------------------------------------------------------------------------------
                                             20.046494   data required time
                                             -4.598376   data arrival time
---------------------------------------------------------------------------------------------
                                             15.448118   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004296    0.076705    0.028920    4.028920 ^ ena (in)
                                                         ena (net)
                      0.076705    0.000000    4.028920 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019190    0.232689    0.223654    4.252574 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.232692    0.000481    4.253055 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.035517    0.210551    0.166442    4.419497 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.210551    0.000429    4.419926 v _160_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003715    0.230975    0.170215    4.590141 ^ _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.230975    0.000037    4.590178 ^ _218_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.590178   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027466    0.094946    0.046974   20.046974 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000   20.046974 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162999   20.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001046   20.211020 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035158    0.065377    0.152411   20.363430 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065377    0.000375   20.363806 ^ _218_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.263805   clock uncertainty
                                  0.000000   20.263805   clock reconvergence pessimism
                                 -0.215581   20.048225   library setup time
                                             20.048225   data required time
---------------------------------------------------------------------------------------------
                                             20.048225   data required time
                                             -4.590178   data arrival time
---------------------------------------------------------------------------------------------
                                             15.458046   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _217_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004296    0.076705    0.028920    4.028920 ^ ena (in)
                                                         ena (net)
                      0.076705    0.000000    4.028920 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019190    0.232689    0.223654    4.252574 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.232692    0.000481    4.253055 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.035517    0.210551    0.166442    4.419497 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.210552    0.000707    4.420204 v _157_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004684    0.166981    0.147457    4.567661 ^ _157_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.166981    0.000058    4.567719 ^ _217_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.567719   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027466    0.094946    0.046974   20.046974 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000   20.046974 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162999   20.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001046   20.211020 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035158    0.065377    0.152411   20.363430 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065378    0.000663   20.364094 ^ _217_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.264093   clock uncertainty
                                  0.000000   20.264093   clock reconvergence pessimism
                                 -0.204124   20.059969   library setup time
                                             20.059969   data required time
---------------------------------------------------------------------------------------------
                                             20.059969   data required time
                                             -4.567719   data arrival time
---------------------------------------------------------------------------------------------
                                             15.492249   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004296    0.076705    0.028920    4.028920 ^ ena (in)
                                                         ena (net)
                      0.076705    0.000000    4.028920 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019190    0.232689    0.223654    4.252574 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.232692    0.000481    4.253055 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.035517    0.210551    0.166442    4.419497 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.210551    0.000594    4.420092 v _165_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004018    0.156468    0.140297    4.560389 ^ _165_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.156468    0.000042    4.560431 ^ _220_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.560431   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027466    0.094946    0.046974   20.046974 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000   20.046974 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162999   20.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001046   20.211020 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035158    0.065377    0.152411   20.363430 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065379    0.000670   20.364100 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.264101   clock uncertainty
                                  0.000000   20.264101   clock reconvergence pessimism
                                 -0.202168   20.061934   library setup time
                                             20.061934   data required time
---------------------------------------------------------------------------------------------
                                             20.061934   data required time
                                             -4.560431   data arrival time
---------------------------------------------------------------------------------------------
                                             15.501503   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _216_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004296    0.076705    0.028920    4.028920 ^ ena (in)
                                                         ena (net)
                      0.076705    0.000000    4.028920 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019190    0.232689    0.223654    4.252574 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.232692    0.000481    4.253055 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.035517    0.210551    0.166442    4.419497 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.210551    0.000645    4.420142 v _155_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003910    0.157478    0.134859    4.555001 ^ _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.157478    0.000072    4.555073 ^ _216_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.555073   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027466    0.094946    0.046974   20.046974 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000   20.046974 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162999   20.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001046   20.211020 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035158    0.065377    0.152411   20.363430 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065378    0.000593   20.364023 ^ _216_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.264025   clock uncertainty
                                  0.000000   20.264025   clock reconvergence pessimism
                                 -0.202356   20.061668   library setup time
                                             20.061668   data required time
---------------------------------------------------------------------------------------------
                                             20.061668   data required time
                                             -4.555073   data arrival time
---------------------------------------------------------------------------------------------
                                             15.506596   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004296    0.076705    0.028920    4.028920 ^ ena (in)
                                                         ena (net)
                      0.076705    0.000000    4.028920 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019190    0.232689    0.223654    4.252574 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.232692    0.000481    4.253055 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.035517    0.210551    0.166442    4.419497 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.210551    0.000586    4.420083 v _167_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003407    0.147011    0.133728    4.553811 ^ _167_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.147011    0.000033    4.553844 ^ _221_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.553844   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027466    0.094946    0.046974   20.046974 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000   20.046974 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162999   20.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001046   20.211020 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035158    0.065377    0.152411   20.363430 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065379    0.000687   20.364119 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.264118   clock uncertainty
                                  0.000000   20.264118   clock reconvergence pessimism
                                 -0.200408   20.063709   library setup time
                                             20.063709   data required time
---------------------------------------------------------------------------------------------
                                             20.063709   data required time
                                             -4.553844   data arrival time
---------------------------------------------------------------------------------------------
                                             15.509866   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _247_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004296    0.076705    0.028920    4.028920 ^ ena (in)
                                                         ena (net)
                      0.076705    0.000000    4.028920 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019190    0.232689    0.223654    4.252574 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.232691    0.000396    4.252971 ^ _202_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004368    0.156001    0.111705    4.364676 v _202_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _103_ (net)
                      0.156001    0.000044    4.364719 v _203_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003621    0.196790    0.161032    4.525751 ^ _203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _044_ (net)
                      0.196790    0.000067    4.525818 ^ _247_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.525818   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027466    0.094946    0.046974   20.046974 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000   20.046974 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162999   20.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001013   20.210985 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032909    0.064109    0.151427   20.362413 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.064110    0.000439   20.362852 ^ _247_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.262852   clock uncertainty
                                  0.000000   20.262852   clock reconvergence pessimism
                                 -0.209962   20.052889   library setup time
                                             20.052889   data required time
---------------------------------------------------------------------------------------------
                                             20.052889   data required time
                                             -4.525818   data arrival time
---------------------------------------------------------------------------------------------
                                             15.527072   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004279    0.076527    0.028807    4.028807 ^ rst_n (in)
                                                         rst_n (net)
                      0.076527    0.000000    4.028807 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.050158    0.288858    0.287537    4.316343 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.288907    0.002094    4.318438 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087951    0.255906    0.326938    4.645376 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.256211    0.004983    4.650359 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.650359   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027466    0.094946    0.046974   20.046974 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000   20.046974 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162999   20.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001013   20.210985 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032909    0.064109    0.151427   20.362413 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.064111    0.000680   20.363092 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.263094   clock uncertainty
                                  0.000000   20.263094   clock reconvergence pessimism
                                  0.104907   20.368000   library recovery time
                                             20.368000   data required time
---------------------------------------------------------------------------------------------
                                             20.368000   data required time
                                             -4.650359   data arrival time
---------------------------------------------------------------------------------------------
                                             15.717641   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004279    0.076527    0.028807    4.028807 ^ rst_n (in)
                                                         rst_n (net)
                      0.076527    0.000000    4.028807 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.050158    0.288858    0.287537    4.316343 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.288907    0.002094    4.318438 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087951    0.255906    0.326938    4.645376 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.256205    0.004925    4.650301 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.650301   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027466    0.094946    0.046974   20.046974 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000   20.046974 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162999   20.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001013   20.210985 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032909    0.064109    0.151427   20.362413 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.064112    0.000851   20.363264 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.263264   clock uncertainty
                                  0.000000   20.263264   clock reconvergence pessimism
                                  0.104908   20.368172   library recovery time
                                             20.368172   data required time
---------------------------------------------------------------------------------------------
                                             20.368172   data required time
                                             -4.650301   data arrival time
---------------------------------------------------------------------------------------------
                                             15.717870   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _227_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004279    0.076527    0.028807    4.028807 ^ rst_n (in)
                                                         rst_n (net)
                      0.076527    0.000000    4.028807 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.050158    0.288858    0.287537    4.316343 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.288907    0.002094    4.318438 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087951    0.255906    0.326938    4.645376 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.256197    0.004839    4.650215 ^ _227_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.650215   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027466    0.094946    0.046974   20.046974 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000   20.046974 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162999   20.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001013   20.210985 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032909    0.064109    0.151427   20.362413 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.064112    0.000886   20.363298 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.263300   clock uncertainty
                                  0.000000   20.263300   clock reconvergence pessimism
                                  0.104910   20.368210   library recovery time
                                             20.368210   data required time
---------------------------------------------------------------------------------------------
                                             20.368210   data required time
                                             -4.650215   data arrival time
---------------------------------------------------------------------------------------------
                                             15.717995   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004279    0.076527    0.028807    4.028807 ^ rst_n (in)
                                                         rst_n (net)
                      0.076527    0.000000    4.028807 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.050158    0.288858    0.287537    4.316343 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.288907    0.002094    4.318438 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087951    0.255906    0.326938    4.645376 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.256186    0.004736    4.650112 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.650112   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027466    0.094946    0.046974   20.046974 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000   20.046974 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162999   20.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001013   20.210985 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032909    0.064109    0.151427   20.362413 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.064112    0.000890   20.363302 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.263302   clock uncertainty
                                  0.000000   20.263302   clock reconvergence pessimism
                                  0.104912   20.368214   library recovery time
                                             20.368214   data required time
---------------------------------------------------------------------------------------------
                                             20.368214   data required time
                                             -4.650112   data arrival time
---------------------------------------------------------------------------------------------
                                             15.718102   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _221_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004279    0.076527    0.028807    4.028807 ^ rst_n (in)
                                                         rst_n (net)
                      0.076527    0.000000    4.028807 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.050158    0.288858    0.287537    4.316343 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.288907    0.002094    4.318438 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087951    0.255906    0.326938    4.645376 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.256172    0.004596    4.649971 ^ _221_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.649971   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027466    0.094946    0.046974   20.046974 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000   20.046974 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162999   20.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001046   20.211020 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035158    0.065377    0.152411   20.363430 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065379    0.000687   20.364119 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.264118   clock uncertainty
                                  0.000000   20.264118   clock reconvergence pessimism
                                  0.105302   20.369419   library recovery time
                                             20.369419   data required time
---------------------------------------------------------------------------------------------
                                             20.369419   data required time
                                             -4.649971   data arrival time
---------------------------------------------------------------------------------------------
                                             15.719447   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _220_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004279    0.076527    0.028807    4.028807 ^ rst_n (in)
                                                         rst_n (net)
                      0.076527    0.000000    4.028807 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.050158    0.288858    0.287537    4.316343 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.288907    0.002094    4.318438 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087951    0.255906    0.326938    4.645376 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.256118    0.004028    4.649404 ^ _220_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.649404   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027466    0.094946    0.046974   20.046974 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000   20.046974 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162999   20.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001046   20.211020 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035158    0.065377    0.152411   20.363430 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065379    0.000670   20.364100 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.264101   clock uncertainty
                                  0.000000   20.264101   clock reconvergence pessimism
                                  0.105312   20.369411   library recovery time
                                             20.369411   data required time
---------------------------------------------------------------------------------------------
                                             20.369411   data required time
                                             -4.649404   data arrival time
---------------------------------------------------------------------------------------------
                                             15.720007   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _217_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004279    0.076527    0.028807    4.028807 ^ rst_n (in)
                                                         rst_n (net)
                      0.076527    0.000000    4.028807 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.050158    0.288858    0.287537    4.316343 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.288907    0.002094    4.318438 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087951    0.255906    0.326938    4.645376 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.256106    0.003896    4.649272 ^ _217_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.649272   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027466    0.094946    0.046974   20.046974 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000   20.046974 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162999   20.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001046   20.211020 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035158    0.065377    0.152411   20.363430 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065378    0.000663   20.364094 ^ _217_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.264093   clock uncertainty
                                  0.000000   20.264093   clock reconvergence pessimism
                                  0.105314   20.369406   library recovery time
                                             20.369406   data required time
---------------------------------------------------------------------------------------------
                                             20.369406   data required time
                                             -4.649272   data arrival time
---------------------------------------------------------------------------------------------
                                             15.720135   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _216_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004279    0.076527    0.028807    4.028807 ^ rst_n (in)
                                                         rst_n (net)
                      0.076527    0.000000    4.028807 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.050158    0.288858    0.287537    4.316343 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.288907    0.002094    4.318438 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087951    0.255906    0.326938    4.645376 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.256056    0.003308    4.648684 ^ _216_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.648684   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027466    0.094946    0.046974   20.046974 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000   20.046974 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162999   20.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001046   20.211020 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035158    0.065377    0.152411   20.363430 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065378    0.000593   20.364023 ^ _216_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.264025   clock uncertainty
                                  0.000000   20.264025   clock reconvergence pessimism
                                  0.105323   20.369349   library recovery time
                                             20.369349   data required time
---------------------------------------------------------------------------------------------
                                             20.369349   data required time
                                             -4.648684   data arrival time
---------------------------------------------------------------------------------------------
                                             15.720664   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _247_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004279    0.076527    0.028807    4.028807 ^ rst_n (in)
                                                         rst_n (net)
                      0.076527    0.000000    4.028807 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.050158    0.288858    0.287537    4.316343 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.288918    0.002335    4.318679 ^ _247_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.318679   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027466    0.094946    0.046974   20.046974 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000   20.046974 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162999   20.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001013   20.210985 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032909    0.064109    0.151427   20.362413 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.064110    0.000439   20.362852 ^ _247_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.262852   clock uncertainty
                                  0.000000   20.262852   clock reconvergence pessimism
                                  0.098843   20.361692   library recovery time
                                             20.361692   data required time
---------------------------------------------------------------------------------------------
                                             20.361692   data required time
                                             -4.318679   data arrival time
---------------------------------------------------------------------------------------------
                                             16.043015   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= max_ff_n40C_5v50 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004279    0.076527    0.028807    4.028807 ^ rst_n (in)
                                                         rst_n (net)
                      0.076527    0.000000    4.028807 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.050158    0.288858    0.287537    4.316343 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.288907    0.002094    4.318438 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.087951    0.255906    0.326938    4.645376 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.255913    0.000745    4.646121 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.078390    0.233192    0.310075    4.956196 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.233236    0.001805    4.958001 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.958001   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027466    0.094946    0.046974   20.046974 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000   20.046974 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162999   20.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001013   20.210985 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032909    0.064109    0.151427   20.362413 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.064109    0.000208   20.362621 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.262621   clock uncertainty
                                  0.000000   20.262621   clock reconvergence pessimism
                                  0.109166   20.371786   library recovery time
                                             20.371786   data required time
---------------------------------------------------------------------------------------------
                                             20.371786   data required time
                                             -4.958001   data arrival time
---------------------------------------------------------------------------------------------
                                             15.413786   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004296    0.076705    0.028920    4.028920 ^ ena (in)
                                                         ena (net)
                      0.076705    0.000000    4.028920 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019190    0.232689    0.223654    4.252574 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.232692    0.000481    4.253055 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.035517    0.210551    0.166442    4.419497 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.210551    0.000412    4.419909 v _163_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004307    0.242895    0.178378    4.598288 ^ _163_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.242895    0.000088    4.598376 ^ _219_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.598376   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.027466    0.094946    0.046974   20.046974 ^ clk (in)
                                                         clk (net)
                      0.094947    0.000000   20.046974 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050613    0.073994    0.162999   20.209972 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.073997    0.001046   20.211020 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.035158    0.065377    0.152411   20.363430 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065377    0.000382   20.363813 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.263813   clock uncertainty
                                  0.000000   20.263813   clock reconvergence pessimism
                                 -0.217320   20.046494   library setup time
                                             20.046494   data required time
---------------------------------------------------------------------------------------------
                                             20.046494   data required time
                                             -4.598376   data arrival time
---------------------------------------------------------------------------------------------
                                             15.448118   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= max_ff_n40C_5v50 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= max_ff_n40C_5v50 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 8 unannotated drivers.
 ui_in[1]
 ui_in[2]
 uio_in[3]
 uio_in[4]
 uio_in[5]
 uio_in[6]
 uio_in[7]
 clkload0/Z
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:max_ff_n40C_5v50 0
max fanout violation count 0
%OL_METRIC_I design__max_fanout_violation__count__corner:max_ff_n40C_5v50 0
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:max_ff_n40C_5v50 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 19 unclocked register/latch pins.
  _228_/CLK
  _229_/CLK
  _230_/CLK
  _231_/CLK
  _232_/CLK
  _233_/CLK
  _234_/CLK
  _235_/CLK
  _236_/CLK
  _237_/CLK
  _238_/CLK
  _239_/CLK
  _240_/CLK
  _241_/CLK
  _242_/CLK
  _243_/CLK
  _244_/CLK
  _245_/CLK
  _246_/CLK
Warning: There are 49 unconstrained endpoints.
  uio_oe[0]
  uio_oe[1]
  uio_oe[2]
  uio_oe[3]
  uio_oe[4]
  uio_oe[5]
  uio_oe[6]
  uio_oe[7]
  uio_out[0]
  uio_out[1]
  uio_out[2]
  uio_out[3]
  uio_out[4]
  uio_out[5]
  uio_out[6]
  uio_out[7]
  uo_out[0]
  uo_out[1]
  uo_out[2]
  uo_out[3]
  uo_out[4]
  uo_out[5]
  uo_out[6]
  uo_out[7]
  _222_/D
  _223_/D
  _224_/D
  _225_/D
  _226_/D
  _227_/D
  _228_/D
  _229_/D
  _230_/D
  _231_/D
  _232_/D
  _233_/D
  _234_/D
  _235_/D
  _236_/D
  _237_/D
  _238_/D
  _239_/D
  _240_/D
  _241_/D
  _242_/D
  _243_/D
  _244_/D
  _245_/D
  _246_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= max_ff_n40C_5v50 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           6.079691e-04 1.109548e-04 1.641074e-08 7.189403e-04  42.1%
Combinational        8.017252e-05 6.848808e-05 1.894155e-08 1.486795e-04   8.7%
Clock                6.616320e-04 1.795020e-04 3.371545e-08 8.411678e-04  49.2%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.349774e-03 3.589448e-04 6.906778e-08 1.708788e-03 100.0%
                            79.0%        21.0%         0.0%
%OL_METRIC_F power__internal__total 0.0013497737236320972
%OL_METRIC_F power__switching__total 0.0003589448460843414
%OL_METRIC_F power__leakage__total 6.906778082793608e-8
%OL_METRIC_F power__total 0.0017087876331061125

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:max_ff_n40C_5v50 -0.10149704974876207
======================= max_ff_n40C_5v50 Corner ===================================

Clock clk
0.362620 source latency _224_/CLK ^
-0.364117 target latency _221_/CLK ^
-0.100000 clock uncertainty
0.000000 CRPR
--------------
-0.101497 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:max_ff_n40C_5v50 0.10126556824158098
======================= max_ff_n40C_5v50 Corner ===================================

Clock clk
0.364117 source latency _221_/CLK ^
-0.362851 target latency _247_/CLK ^
0.100000 clock uncertainty
0.000000 CRPR
--------------
0.101266 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:max_ff_n40C_5v50 0.5103331235381832
max_ff_n40C_5v50: 0.5103331235381832
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:max_ff_n40C_5v50 15.413786239207106
max_ff_n40C_5v50: 15.413786239207106
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:max_ff_n40C_5v50 0.0
max_ff_n40C_5v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:max_ff_n40C_5v50 0.0
max_ff_n40C_5v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:max_ff_n40C_5v50 0
max_ff_n40C_5v50: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:max_ff_n40C_5v50 0.0
max_ff_n40C_5v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:max_ff_n40C_5v50 0
%OL_METRIC_F timing__hold_r2r__ws__corner:max_ff_n40C_5v50 0.510333
%OL_METRIC_I timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50 0
%OL_METRIC_I timing__setup_vio__count__corner:max_ff_n40C_5v50 0
%OL_METRIC_F timing__setup_r2r__ws__corner:max_ff_n40C_5v50 inf
%OL_METRIC_I timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 20.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                  20.000000    0.000000 10.000000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.362620         network latency _224_/CLK
        1.634794 network latency _238_/CLK
---------------
0.362620 1.634794 latency
        1.272174 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
0.874542         network latency _245_/CLK
        1.444852 network latency _238_/CLK
---------------
0.874542 1.444852 latency
        0.570310 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.332547         network latency _224_/CLK
        0.334115 network latency _221_/CLK
---------------
0.332547 0.334115 latency
        0.001568 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 1.89 fmax = 529.57
%OL_END_REPORT
Writing SDF files for all corners…
Removing Clock latencies before writing libs…
Writing timing models for all corners…
Writing timing models for the max_ff_n40C_5v50 corner to /foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-27_20-34-08/54-openroad-stapostpnr/max_ff_n40C_5v50/tt_um_felixfeierabend__max_ff_n40C_5v50.lib…
