
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003826                       # Number of seconds simulated
sim_ticks                                  3826095096                       # Number of ticks simulated
final_tick                               530792458281                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 351739                       # Simulator instruction rate (inst/s)
host_op_rate                                   444666                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 333193                       # Simulator tick rate (ticks/s)
host_mem_usage                               16924868                       # Number of bytes of host memory used
host_seconds                                 11483.12                       # Real time elapsed on the host
sim_insts                                  4039064580                       # Number of instructions simulated
sim_ops                                    5106150719                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       334848                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       113536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        88832                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       179584                       # Number of bytes read from this memory
system.physmem.bytes_read::total               724224                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7424                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       297216                       # Number of bytes written to this memory
system.physmem.bytes_written::total            297216                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2616                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          887                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          694                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1403                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  5658                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2322                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2322                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       468363                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     87516905                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       501817                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     29674119                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       535272                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     23217405                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       434908                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     46936627                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               189285416                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       468363                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       501817                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       535272                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       434908                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1940360                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          77681289                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               77681289                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          77681289                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       468363                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     87516905                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       501817                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     29674119                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       535272                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     23217405                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       434908                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     46936627                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              266966705                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 9175289                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3121287                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2537168                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       214160                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1315234                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1212205                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          328484                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9247                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3129428                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17293601                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3121287                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1540689                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3800113                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1146409                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        841393                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1531871                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91578                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8698504                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.456071                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.290687                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4898391     56.31%     56.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          335245      3.85%     60.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          268539      3.09%     63.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          652891      7.51%     70.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          176152      2.03%     72.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          228010      2.62%     75.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          166354      1.91%     77.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           93013      1.07%     78.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1879909     21.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8698504                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.340184                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.884802                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3274402                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       822491                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3653688                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        24928                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        922993                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       532475                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4625                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20669602                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         9618                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        922993                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3514364                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         184978                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       281953                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3432886                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       361328                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19938816                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         3276                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        150151                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       111466                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1158                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27918786                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     93062660                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     93062660                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17069291                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10849476                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4143                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2368                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           989495                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1861359                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       947440                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        15183                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       295478                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18844802                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         4003                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14949984                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        31666                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6534359                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     19982271                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          699                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8698504                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.718685                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.883373                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3155837     36.28%     36.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1834639     21.09%     57.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1189690     13.68%     71.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       887197     10.20%     81.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       763384      8.78%     90.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       393566      4.52%     94.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       338408      3.89%     98.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        63704      0.73%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        72079      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8698504                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          87772     71.32%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             1      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17592     14.30%     85.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17697     14.38%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12454233     83.31%     83.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212594      1.42%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1653      0.01%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1485838      9.94%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       795666      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14949984                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.629375                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             123062                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008232                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38753199                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25383234                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14564750                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15073046                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        56942                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       738001                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          284                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           70                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       244825                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        922993                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          98511                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         8833                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18848805                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        42082                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1861359                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       947440                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2351                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          7885                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           70                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       126769                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       121207                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       247976                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14709632                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1393526                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       240351                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2167679                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2075534                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            774153                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.603179                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14574659                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14564750                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9485945                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26778057                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.587389                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354243                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12280740                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6568260                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       214218                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7775511                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.579413                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.126263                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3149957     40.51%     40.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2098614     26.99%     67.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       853534     10.98%     78.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       480137      6.17%     84.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       390922      5.03%     89.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       158187      2.03%     91.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       189293      2.43%     94.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        94670      1.22%     95.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       360197      4.63%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7775511                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12280740                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1825970                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123355                       # Number of loads committed
system.switch_cpus0.commit.membars               1652                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1764545                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11065293                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       250005                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       360197                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            26264314                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38621618                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4757                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 476785                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12280740                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.917529                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.917529                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.089884                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.089884                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66167150                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20134278                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19073921                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3304                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 9175189                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3312061                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2700672                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       222090                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1403660                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1292037                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          356559                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9918                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3314467                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              18206917                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3312061                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1648596                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              4042146                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1179081                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        613195                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1635515                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       107067                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8924076                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.528850                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.291749                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4881930     54.71%     54.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          268078      3.00%     57.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          498729      5.59%     63.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          495923      5.56%     68.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          307417      3.44%     72.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          246126      2.76%     75.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          154027      1.73%     76.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          144879      1.62%     78.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1926967     21.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8924076                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.360980                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.984364                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3456263                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       607291                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3882784                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23692                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        954042                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       559769                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          247                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      21842987                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1329                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        954042                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3708249                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         106900                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       156528                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3649593                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       348760                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      21057333                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        144310                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       107329                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     29565359                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     98245007                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     98245007                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     18256057                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        11309203                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3740                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1798                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           975844                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1949118                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       994410                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        12323                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       406166                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19846145                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3596                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15798551                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        31655                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6727396                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     20585776                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples      8924076                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.770329                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.893504                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3087046     34.59%     34.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1912509     21.43%     56.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1306833     14.64%     70.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       832362      9.33%     79.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       871734      9.77%     89.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       425913      4.77%     94.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       333084      3.73%     98.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        76475      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        78120      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8924076                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          99250     72.83%     72.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         18708     13.73%     86.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        18311     13.44%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     13215247     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       211891      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1798      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1531413      9.69%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       838202      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15798551                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.721877                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             136269                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008625                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     40689102                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     26577174                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     15436726                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15934820                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        49466                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       758655                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          219                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           37                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       240249                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        954042                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          55398                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9416                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19849741                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        39668                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1949118                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       994410                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1798                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7389                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           37                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       138259                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       123509                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       261768                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15589884                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1461164                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       208667                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2280648                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2209583                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            819484                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.699135                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              15441686                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             15436726                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9838538                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         28233710                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.682442                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348468                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10633066                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     13093019                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6756706                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3596                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       224561                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7970034                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.642781                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.143613                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3055597     38.34%     38.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2216790     27.81%     66.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       920778     11.55%     77.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       459607      5.77%     83.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       459714      5.77%     89.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       188320      2.36%     91.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       188958      2.37%     93.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       100512      1.26%     95.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       379758      4.76%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7970034                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10633066                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      13093019                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1944603                       # Number of memory references committed
system.switch_cpus1.commit.loads              1190453                       # Number of loads committed
system.switch_cpus1.commit.membars               1798                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1889997                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11795810                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       270129                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       379758                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            27440001                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           40654182                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3468                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 251113                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10633066                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             13093019                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10633066                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.862892                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.862892                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.158893                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.158893                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        70036455                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       21442566                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       20064766                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3596                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 9175289                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3395842                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2774235                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       227492                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1433851                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1335182                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          350289                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        10060                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3510809                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              18446672                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3395842                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1685471                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3999165                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1184642                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        679697                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1710184                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        89417                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      9144974                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.494022                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.326646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         5145809     56.27%     56.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          329312      3.60%     59.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          492447      5.38%     65.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          339287      3.71%     68.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          238415      2.61%     71.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          231735      2.53%     74.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          140835      1.54%     75.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          298718      3.27%     78.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1928416     21.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      9144974                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.370107                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.010473                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3609965                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       705270                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3818382                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        56280                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        955076                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       568612                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          263                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      22092603                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1163                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        955076                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3815746                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          52821                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       357560                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3664831                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       298936                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      21426783                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        124297                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       102090                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     30060798                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     99737787                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     99737787                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     18472329                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        11588425                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3845                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1844                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           892013                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1967221                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      1001744                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        12136                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       406625                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          19959804                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3680                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15926577                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        31396                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6669596                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     20439113                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      9144974                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.741566                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.906793                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3368121     36.83%     36.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1762825     19.28%     56.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1357662     14.85%     70.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       869615      9.51%     80.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       848247      9.28%     89.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       419415      4.59%     94.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       367942      4.02%     98.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        67308      0.74%     99.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        83839      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      9144974                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          86771     71.82%     71.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         17185     14.22%     86.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16863     13.96%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     13326720     83.68%     83.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       201085      1.26%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1835      0.01%     84.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1567002      9.84%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       829935      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15926577                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.735812                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             120819                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007586                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     41150340                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     26633133                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     15487177                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      16047396                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        50518                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       766834                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          721                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           53                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       238283                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        955076                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          27345                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         5262                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     19963488                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        77105                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1967221                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      1001744                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1844                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          4450                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           53                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       137891                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       124368                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       262259                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     15635616                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1463743                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       290958                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2275972                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2221173                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            812229                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.704101                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              15493949                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             15487177                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         10037157                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         28520880                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.687923                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351923                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10740513                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     13239197                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6724295                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3672                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       229137                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      8189898                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.616528                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.163060                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3235949     39.51%     39.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2295774     28.03%     67.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       864588     10.56%     78.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       485911      5.93%     84.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       416541      5.09%     89.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       186160      2.27%     91.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       180007      2.20%     93.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       120236      1.47%     95.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       404732      4.94%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      8189898                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10740513                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      13239197                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1963840                       # Number of memory references committed
system.switch_cpus2.commit.loads              1200384                       # Number of loads committed
system.switch_cpus2.commit.membars               1836                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1920794                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11918737                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       273816                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       404732                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            27748658                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           40882730                       # The number of ROB writes
system.switch_cpus2.timesIdled                   1825                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  30315                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10740513                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             13239197                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10740513                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.854269                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.854269                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.170591                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.170591                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        70224454                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       21550461                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       20299825                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3672                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 9175289                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3226969                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2628438                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       217137                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1373608                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1267893                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          331647                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9698                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3566247                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17644066                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3226969                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1599540                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3704984                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1112347                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        660609                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           38                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1743382                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        87762                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8823476                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.463653                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.292971                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         5118492     58.01%     58.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          199886      2.27%     60.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          259445      2.94%     63.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          390893      4.43%     67.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          380829      4.32%     71.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          288627      3.27%     75.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          172394      1.95%     77.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          257563      2.92%     80.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1755347     19.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8823476                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.351702                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.922998                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3684660                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       649345                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3569668                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        28406                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        891395                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       543905                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          222                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      21106769                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1176                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        891395                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3881904                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         118284                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       245607                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3396195                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       290084                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20482987                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          111                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        125376                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        91172                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     28546106                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     95399652                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     95399652                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17692295                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10853721                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4261                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2373                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           827636                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1900767                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      1003501                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19608                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       387945                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          19030326                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4051                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15304474                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        29192                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6218522                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18930505                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          595                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8823476                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.734518                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.892066                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3125729     35.43%     35.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1919457     21.75%     57.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1257292     14.25%     71.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       837625      9.49%     80.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       784228      8.89%     89.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       420313      4.76%     94.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       309410      3.51%     98.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        92755      1.05%     99.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        76667      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8823476                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          75564     69.65%     69.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             1      0.00%     69.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         15331     14.13%     83.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        17595     16.22%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12736589     83.22%     83.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       216079      1.41%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1727      0.01%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1512589      9.88%     94.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       837490      5.47%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15304474                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.668010                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             108491                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007089                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     39570105                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25252993                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14873905                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15412965                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        52002                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       732634                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          249                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           98                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       254578                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           18                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        891395                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          71952                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        10756                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     19034382                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       131258                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1900767                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      1003501                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2323                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          8152                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           98                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       132129                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       122827                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       254956                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     15010423                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1423154                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       294049                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2243080                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2100556                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            819926                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.635962                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14878065                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14873905                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9554821                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26834660                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.621083                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356063                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10363044                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12736931                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6297464                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3456                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       220455                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7932081                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.605749                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.141756                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3120356     39.34%     39.34% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2252384     28.40%     67.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       826615     10.42%     78.16% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       473687      5.97%     84.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       396905      5.00%     89.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       204649      2.58%     91.71% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       188631      2.38%     94.09% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        83227      1.05%     95.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       385627      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7932081                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10363044                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12736931                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1917046                       # Number of memory references committed
system.switch_cpus3.commit.loads              1168126                       # Number of loads committed
system.switch_cpus3.commit.membars               1728                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1826625                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11480810                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       259899                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       385627                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26580849                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38960709                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3609                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 351813                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10363044                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12736931                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10363044                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.885386                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.885386                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.129452                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.129452                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        67554864                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20546860                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19490947                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3456                       # number of misc regfile writes
system.l20.replacements                          2630                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          316059                       # Total number of references to valid blocks.
system.l20.sampled_refs                          6726                       # Sample count of references to valid blocks.
system.l20.avg_refs                         46.990633                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           38.309482                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    11.860710                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   983.926958                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3061.902850                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.009353                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.002896                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.240217                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.747535                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         4651                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   4651                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1489                       # number of Writeback hits
system.l20.Writeback_hits::total                 1489                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         4651                       # number of demand (read+write) hits
system.l20.demand_hits::total                    4651                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         4651                       # number of overall hits
system.l20.overall_hits::total                   4651                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         2616                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 2630                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         2616                       # number of demand (read+write) misses
system.l20.demand_misses::total                  2630                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         2616                       # number of overall misses
system.l20.overall_misses::total                 2630                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1922975                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    434889311                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      436812286                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1922975                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    434889311                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       436812286                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1922975                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    434889311                       # number of overall miss cycles
system.l20.overall_miss_latency::total      436812286                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         7267                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               7281                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1489                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1489                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         7267                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                7281                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         7267                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               7281                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.359983                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.361214                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.359983                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.361214                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.359983                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.361214                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 137355.357143                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 166242.091361                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 166088.321673                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 137355.357143                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 166242.091361                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 166088.321673                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 137355.357143                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 166242.091361                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 166088.321673                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 513                       # number of writebacks
system.l20.writebacks::total                      513                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         2616                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            2630                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         2616                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             2630                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         2616                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            2630                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1763974                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    405086135                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    406850109                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1763974                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    405086135                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    406850109                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1763974                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    405086135                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    406850109                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.359983                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.361214                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.359983                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.361214                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.359983                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.361214                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 125998.142857                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 154849.439985                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 154695.858935                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 125998.142857                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 154849.439985                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 154695.858935                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 125998.142857                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 154849.439985                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 154695.858935                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           902                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          255103                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4998                       # Sample count of references to valid blocks.
system.l21.avg_refs                         51.041016                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks                  87                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.970783                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   414.079646                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3579.949570                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.021240                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.003655                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.101094                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.874011                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         3218                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3218                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1025                       # number of Writeback hits
system.l21.Writeback_hits::total                 1025                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         3218                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3218                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         3218                       # number of overall hits
system.l21.overall_hits::total                   3218                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          887                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  902                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          887                       # number of demand (read+write) misses
system.l21.demand_misses::total                   902                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          887                       # number of overall misses
system.l21.overall_misses::total                  902                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2566905                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    138017948                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      140584853                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2566905                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    138017948                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       140584853                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2566905                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    138017948                       # number of overall miss cycles
system.l21.overall_miss_latency::total      140584853                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         4105                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               4120                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1025                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1025                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         4105                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                4120                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         4105                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               4120                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.216078                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.218932                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.216078                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.218932                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.216078                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.218932                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst       171127                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 155600.843292                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 155859.038803                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst       171127                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 155600.843292                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 155859.038803                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst       171127                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 155600.843292                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 155859.038803                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 494                       # number of writebacks
system.l21.writebacks::total                      494                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          887                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             902                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          887                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              902                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          887                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             902                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2388372                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    127536154                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    129924526                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2388372                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    127536154                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    129924526                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2388372                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    127536154                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    129924526                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.216078                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.218932                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.216078                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.218932                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.216078                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.218932                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 159224.800000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 143783.713641                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 144040.494457                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 159224.800000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 143783.713641                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 144040.494457                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 159224.800000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 143783.713641                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 144040.494457                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           710                       # number of replacements
system.l22.tagsinuse                             4096                       # Cycle average of tags in use
system.l22.total_refs                          237277                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4806                       # Sample count of references to valid blocks.
system.l22.avg_refs                         49.370995                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks                 112                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    15.962951                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   343.464123                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3624.572926                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.027344                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.003897                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.083854                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.884905                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data         2918                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   2918                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             955                       # number of Writeback hits
system.l22.Writeback_hits::total                  955                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data         2918                       # number of demand (read+write) hits
system.l22.demand_hits::total                    2918                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data         2918                       # number of overall hits
system.l22.overall_hits::total                   2918                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          694                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  710                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          694                       # number of demand (read+write) misses
system.l22.demand_misses::total                   710                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          694                       # number of overall misses
system.l22.overall_misses::total                  710                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3117078                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    111215536                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      114332614                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3117078                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    111215536                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       114332614                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3117078                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    111215536                       # number of overall miss cycles
system.l22.overall_miss_latency::total      114332614                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         3612                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               3628                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          955                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              955                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         3612                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                3628                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         3612                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               3628                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.192137                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.195700                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.192137                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.195700                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.192137                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.195700                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 194817.375000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 160252.933718                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 161031.850704                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 194817.375000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 160252.933718                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 161031.850704                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 194817.375000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 160252.933718                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 161031.850704                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 415                       # number of writebacks
system.l22.writebacks::total                      415                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          694                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             710                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          694                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              710                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          694                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             710                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2934855                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    103317020                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    106251875                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2934855                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    103317020                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    106251875                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2934855                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    103317020                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    106251875                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.192137                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.195700                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.192137                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.195700                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.192137                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.195700                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 183428.437500                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 148871.786744                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 149650.528169                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 183428.437500                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 148871.786744                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 149650.528169                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 183428.437500                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 148871.786744                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 149650.528169                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1418                       # number of replacements
system.l23.tagsinuse                      4095.902173                       # Cycle average of tags in use
system.l23.total_refs                          334244                       # Total number of references to valid blocks.
system.l23.sampled_refs                          5514                       # Sample count of references to valid blocks.
system.l23.avg_refs                         60.617338                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          153.218396                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    12.966410                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   697.077839                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3232.639528                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.037407                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.003166                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.170185                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.789219                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999976                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data         4162                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   4162                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            2446                       # number of Writeback hits
system.l23.Writeback_hits::total                 2446                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data         4162                       # number of demand (read+write) hits
system.l23.demand_hits::total                    4162                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data         4162                       # number of overall hits
system.l23.overall_hits::total                   4162                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1401                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1414                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            2                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1403                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1416                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1403                       # number of overall misses
system.l23.overall_misses::total                 1416                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      1897045                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    205161523                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      207058568                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       445027                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       445027                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      1897045                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    205606550                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       207503595                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      1897045                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    205606550                       # number of overall miss cycles
system.l23.overall_miss_latency::total      207503595                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5563                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5576                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         2446                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             2446                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            2                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                2                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5565                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5578                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5565                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5578                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.251843                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.253587                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.252111                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.253854                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.252111                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.253854                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 145926.538462                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 146439.345468                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 146434.630835                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 222513.500000                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 222513.500000                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 145926.538462                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 146547.790449                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 146542.086864                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 145926.538462                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 146547.790449                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 146542.086864                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 900                       # number of writebacks
system.l23.writebacks::total                      900                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1401                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1414                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            2                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1403                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1416                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1403                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1416                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      1749755                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    189141711                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    190891466                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       422210                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       422210                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      1749755                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    189563921                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    191313676                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      1749755                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    189563921                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    191313676                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.251843                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.253587                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.252111                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.253854                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.252111                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.253854                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 134596.538462                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 135004.790150                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 135001.036775                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       211105                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total       211105                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 134596.538462                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 135113.272274                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 135108.528249                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 134596.538462                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 135113.272274                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 135108.528249                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.961085                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001539471                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2015169.961771                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.961085                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022374                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796412                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1531854                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1531854                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1531854                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1531854                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1531854                       # number of overall hits
system.cpu0.icache.overall_hits::total        1531854                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2322502                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2322502                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2322502                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2322502                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2322502                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2322502                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1531871                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1531871                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1531871                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1531871                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1531871                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1531871                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 136617.764706                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 136617.764706                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 136617.764706                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 136617.764706                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 136617.764706                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 136617.764706                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1936975                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1936975                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1936975                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1936975                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1936975                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1936975                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 138355.357143                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 138355.357143                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 138355.357143                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 138355.357143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 138355.357143                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 138355.357143                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7267                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164720715                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7523                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21895.615446                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   223.446029                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    32.553971                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.872836                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.127164                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1057020                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1057020                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       699310                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        699310                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2249                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2249                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1652                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1652                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1756330                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1756330                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1756330                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1756330                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        16707                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16707                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        16707                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         16707                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        16707                       # number of overall misses
system.cpu0.dcache.overall_misses::total        16707                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1361627578                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1361627578                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1361627578                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1361627578                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1361627578                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1361627578                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1073727                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1073727                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2249                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2249                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1773037                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1773037                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1773037                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1773037                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.015560                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.015560                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.009423                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009423                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.009423                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009423                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 81500.423655                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 81500.423655                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 81500.423655                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 81500.423655                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 81500.423655                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 81500.423655                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1489                       # number of writebacks
system.cpu0.dcache.writebacks::total             1489                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         9440                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         9440                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         9440                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         9440                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         9440                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         9440                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7267                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7267                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7267                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7267                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7267                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7267                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    472849196                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    472849196                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    472849196                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    472849196                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    472849196                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    472849196                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006768                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006768                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004099                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004099                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004099                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004099                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 65068.005504                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 65068.005504                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 65068.005504                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 65068.005504                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 65068.005504                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 65068.005504                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.970735                       # Cycle average of tags in use
system.cpu1.icache.total_refs               999535804                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   464                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2154171.991379                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.970735                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023992                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.743543                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1635495                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1635495                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1635495                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1635495                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1635495                       # number of overall hits
system.cpu1.icache.overall_hits::total        1635495                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.cpu1.icache.overall_misses::total           20                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3569443                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3569443                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3569443                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3569443                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3569443                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3569443                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1635515                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1635515                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1635515                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1635515                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1635515                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1635515                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 178472.150000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 178472.150000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 178472.150000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 178472.150000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 178472.150000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 178472.150000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2586575                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2586575                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2586575                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2586575                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2586575                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2586575                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 172438.333333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 172438.333333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 172438.333333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 172438.333333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 172438.333333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 172438.333333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4105                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153197665                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4361                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              35129.022013                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   221.057706                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    34.942294                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.863507                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.136493                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1115757                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1115757                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       750614                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        750614                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1798                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1798                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1798                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1798                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1866371                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1866371                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1866371                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1866371                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        10600                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10600                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        10600                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         10600                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        10600                       # number of overall misses
system.cpu1.dcache.overall_misses::total        10600                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    699088302                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    699088302                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    699088302                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    699088302                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    699088302                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    699088302                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1126357                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1126357                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       750614                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       750614                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1798                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1798                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1798                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1798                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1876971                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1876971                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1876971                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1876971                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009411                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009411                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005647                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005647                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005647                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005647                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 65951.726604                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 65951.726604                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 65951.726604                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 65951.726604                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 65951.726604                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 65951.726604                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1025                       # number of writebacks
system.cpu1.dcache.writebacks::total             1025                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6495                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6495                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6495                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6495                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6495                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6495                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4105                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4105                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4105                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4105                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4105                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4105                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    158966324                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    158966324                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    158966324                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    158966324                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    158966324                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    158966324                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003644                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003644                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002187                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002187                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002187                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002187                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 38725.048477                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 38725.048477                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 38725.048477                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 38725.048477                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 38725.048477                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 38725.048477                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.962904                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1003006451                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2171009.634199                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.962904                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025582                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740325                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1710165                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1710165                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1710165                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1710165                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1710165                       # number of overall hits
system.cpu2.icache.overall_hits::total        1710165                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4238857                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4238857                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4238857                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4238857                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4238857                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4238857                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1710184                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1710184                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1710184                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1710184                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1710184                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1710184                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 223097.736842                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 223097.736842                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 223097.736842                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 223097.736842                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 223097.736842                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 223097.736842                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3134202                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3134202                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3134202                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3134202                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3134202                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3134202                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 195887.625000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 195887.625000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 195887.625000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 195887.625000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 195887.625000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 195887.625000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3612                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148246728                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3868                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              38326.455016                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   216.000857                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    39.999143                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.843753                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.156247                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1113747                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1113747                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       759785                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        759785                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1837                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1837                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1836                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1836                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1873532                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1873532                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1873532                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1873532                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         7300                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         7300                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         7300                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          7300                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         7300                       # number of overall misses
system.cpu2.dcache.overall_misses::total         7300                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    352042567                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    352042567                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    352042567                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    352042567                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    352042567                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    352042567                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1121047                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1121047                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       759785                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       759785                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1837                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1837                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1836                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1836                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1880832                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1880832                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1880832                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1880832                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006512                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006512                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003881                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003881                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003881                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003881                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 48225.009178                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 48225.009178                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 48225.009178                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 48225.009178                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 48225.009178                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 48225.009178                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          955                       # number of writebacks
system.cpu2.dcache.writebacks::total              955                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3688                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3688                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3688                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3688                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3688                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3688                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3612                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3612                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3612                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3612                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3612                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3612                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    133547488                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    133547488                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    133547488                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    133547488                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    133547488                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    133547488                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003222                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003222                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001920                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001920                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001920                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001920                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 36973.280177                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 36973.280177                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 36973.280177                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 36973.280177                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 36973.280177                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 36973.280177                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.966372                       # Cycle average of tags in use
system.cpu3.icache.total_refs               999897641                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2015922.663306                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.966372                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020779                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794818                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1743365                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1743365                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1743365                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1743365                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1743365                       # number of overall hits
system.cpu3.icache.overall_hits::total        1743365                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2548235                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2548235                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2548235                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2548235                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2548235                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2548235                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1743382                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1743382                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1743382                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1743382                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1743382                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1743382                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000010                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000010                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 149896.176471                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 149896.176471                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 149896.176471                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 149896.176471                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 149896.176471                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 149896.176471                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            4                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      1910229                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      1910229                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      1910229                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      1910229                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      1910229                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      1910229                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 146940.692308                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 146940.692308                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 146940.692308                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 146940.692308                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 146940.692308                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 146940.692308                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5565                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               157517972                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5821                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              27060.294108                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.297028                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.702972                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.883973                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.116027                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1082868                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1082868                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       744961                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        744961                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1813                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1813                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1728                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1728                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1827829                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1827829                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1827829                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1827829                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        14025                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        14025                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          390                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          390                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        14415                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         14415                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        14415                       # number of overall misses
system.cpu3.dcache.overall_misses::total        14415                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    941356934                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    941356934                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     54072394                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     54072394                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    995429328                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    995429328                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    995429328                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    995429328                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1096893                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1096893                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       745351                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       745351                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1813                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1813                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1728                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1728                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1842244                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1842244                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1842244                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1842244                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012786                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012786                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000523                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000523                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007825                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007825                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007825                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007825                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 67119.923993                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 67119.923993                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 138647.164103                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 138647.164103                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 69055.104266                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 69055.104266                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 69055.104266                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 69055.104266                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        78478                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        78478                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2446                       # number of writebacks
system.cpu3.dcache.writebacks::total             2446                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8462                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8462                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          388                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          388                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8850                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8850                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8850                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8850                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5563                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5563                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            2                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5565                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5565                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5565                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5565                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    240113635                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    240113635                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       447027                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       447027                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    240560662                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    240560662                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    240560662                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    240560662                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005072                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005072                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003021                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003021                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003021                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003021                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 43162.616394                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 43162.616394                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 223513.500000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 223513.500000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 43227.432525                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 43227.432525                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 43227.432525                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 43227.432525                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
