INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sam/Desktop/ECE574/ECE574_HW0/ECE574_HW0.srcs/sources_1/new/proceduralDesgin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module proceduralDesign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sam/Desktop/ECE574/ECE574_HW0/ECE574_HW0.srcs/sources_1/new/structuralDesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module structuralDesign
INFO: [VRFC 10-311] analyzing module AND2Gate
INFO: [VRFC 10-311] analyzing module OR2Gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sam/Desktop/ECE574/ECE574_HW0/ECE574_HW0.srcs/sim_1/new/ECE574_HW0_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ECE574_HW0_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sam/Desktop/ECE574/ECE574_HW0/ECE574_HW0.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
