
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.023826                       # Number of seconds simulated
sim_ticks                                 23825611269                       # Number of ticks simulated
final_tick                                23825611269                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 124196                       # Simulator instruction rate (inst/s)
host_op_rate                                   124196                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               25174140                       # Simulator tick rate (ticks/s)
host_mem_usage                                 696712                       # Number of bytes of host memory used
host_seconds                                   946.43                       # Real time elapsed on the host
sim_insts                                   117542746                       # Number of instructions simulated
sim_ops                                     117542746                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst        181696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data       3210176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst         61312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data       2704960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst         14528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data       2572864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst         16384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data       2631680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst         27456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data       2768256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst         15168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data       2674304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst         16640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data       2580928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst         12288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data       2617024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst         20608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data       2737856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst         20608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data       2618176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst         15296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data       2623168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst         18496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data       2604672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst         17088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data       2734656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst         40960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data       2764928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst         15360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data       2594624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst         31232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data       2763648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           43727040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst       181696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst        61312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst        14528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst        16384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst        27456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst        15168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst        16640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst        12288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst        20608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst        20608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst        15296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst        18496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst        17088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst        40960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst        15360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst        31232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        525120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     30919488                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        30919488                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst           2839                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data          50159                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst            958                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data          42265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst            227                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data          40201                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst            256                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data          41120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst            429                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data          43254                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst            237                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data          41786                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst            260                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data          40327                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst            192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data          40891                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst            322                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data          42779                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst            322                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data          40909                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst            239                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data          40987                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst            289                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data          40698                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst            267                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data          42729                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst            640                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data          43202                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst            240                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data          40541                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst            488                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data          43182                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              683235                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        483117                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             483117                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst          7626079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        134736354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst          2573365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data        113531610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst           609764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data        107987324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst           687663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data        110455928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst          1152373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data        116188247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst           636626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data        112244927                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst           698408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data        108325783                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst           515748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data        109840792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst           864952                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data        114912309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst           864952                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data        109889143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst           641998                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data        110098665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst           776307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data        109322358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst           717211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data        114778000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst          1719158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data        116048565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst           644684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data        108900627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst          1310858                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data        115994841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1835295620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst      7626079                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst      2573365                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst       609764                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst       687663                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst      1152373                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst       636626                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst       698408                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst       515748                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst       864952                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst       864952                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst       641998                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst       776307                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst       717211                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst      1719158                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst       644684                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst      1310858                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         22040148                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1297741647                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1297741647                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1297741647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst         7626079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       134736354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst         2573365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data       113531610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst          609764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data       107987324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst          687663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data       110455928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst         1152373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data       116188247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst          636626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data       112244927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst          698408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data       108325783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst          515748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data       109840792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst          864952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data       114912309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst          864952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data       109889143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst          641998                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data       110098665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst          776307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data       109322358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst          717211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data       114778000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst         1719158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data       116048565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst          644684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data       108900627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst         1310858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data       115994841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3133037266                       # Total bandwidth to/from this memory (bytes/s)
system.cpu00.branchPred.lookups                583406                       # Number of BP lookups
system.cpu00.branchPred.condPredicted          467966                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect           11304                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups             387920                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                272875                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           70.343112                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                 45288                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               82                       # Number of incorrect RAS predictions.
system.cpu00.branchPred.indirectLookups          8840                       # Number of indirect predictor lookups.
system.cpu00.branchPred.indirectHits             7980                       # Number of indirect target hits.
system.cpu00.branchPred.indirectMisses            860                       # Number of indirect misses.
system.cpu00.branchPredindirectMispredicted          261                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1161                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                    5863948                       # DTB read hits
system.cpu00.dtb.read_misses                     8544                       # DTB read misses
system.cpu00.dtb.read_acv                           5                       # DTB read access violations
system.cpu00.dtb.read_accesses                5872492                       # DTB read accesses
system.cpu00.dtb.write_hits                    649895                       # DTB write hits
system.cpu00.dtb.write_misses                   10176                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                660071                       # DTB write accesses
system.cpu00.dtb.data_hits                    6513843                       # DTB hits
system.cpu00.dtb.data_misses                    18720                       # DTB misses
system.cpu00.dtb.data_acv                           5                       # DTB access violations
system.cpu00.dtb.data_accesses                6532563                       # DTB accesses
system.cpu00.itb.fetch_hits                    840318                       # ITB hits
system.cpu00.itb.fetch_misses                     246                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                840564                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.workload.num_syscalls              66234                       # Number of system calls
system.cpu00.numCycles                       19508518                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles           217610                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                      9331156                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                    583406                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches           326143                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                    18819842                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                 29800                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.TlbCycles                       47                       # Number of cycles fetch has spent waiting for tlb
system.cpu00.fetch.MiscStallCycles                941                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles        10010                       # Number of stall cycles due to pending traps
system.cpu00.fetch.IcacheWaitRetryStallCycles         2020                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.CacheLines                  840318                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                3812                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples         19065370                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            0.489430                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           1.769749                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0               17459655     91.58%     91.58% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                 121388      0.64%     92.21% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                 131760      0.69%     92.91% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                 121131      0.64%     93.54% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                 157377      0.83%     94.37% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                 109078      0.57%     94.94% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                 107946      0.57%     95.50% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                  95999      0.50%     96.01% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                 761036      3.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total           19065370                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.029905                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      0.478312                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                 389202                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles            17493236                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                  620937                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles              549652                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                12343                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved              54992                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                2624                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts              9028469                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts               10395                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                12343                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                 578752                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles              11535646                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles       806303                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                  915054                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles             5217272                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts              8955554                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                4764                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents              1471907                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents              2787725                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents              1323935                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands           7171166                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups            13248257                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups        6922996                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups         6323890                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps             6841022                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                 330144                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts            14419                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts        12974                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                 3373678                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads            2316836                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores            690419                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads           93876                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores          74730                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                  8736505                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded             19484                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                12212724                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued            8970                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined        416325                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined       248754                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved         2599                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples     19065370                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       0.640571                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.479955                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0          14869979     77.99%     77.99% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1           1334895      7.00%     85.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2            756570      3.97%     88.96% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3            423419      2.22%     91.19% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4            987474      5.18%     96.36% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5            316280      1.66%     98.02% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6            176981      0.93%     98.95% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7             96926      0.51%     99.46% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8            102846      0.54%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total      19065370                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                 10086      0.97%      0.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                    0      0.00%      0.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%      0.97% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd               56093      5.39%      6.36% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%      6.36% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%      6.36% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult              92105      8.85%     15.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                  42      0.00%     15.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     15.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     15.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     15.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%     15.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     15.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     15.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     15.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     15.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     15.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     15.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     15.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     15.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     15.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     15.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     15.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     15.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     15.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     15.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     15.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     15.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead               858118     82.45%     97.66% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite               24340      2.34%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu             2662789     21.80%     21.80% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult                905      0.01%     21.81% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     21.81% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd           2140163     17.52%     39.33% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp            114812      0.94%     40.27% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     40.27% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult           738356      6.05%     46.32% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv              9051      0.07%     46.39% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     46.39% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     46.39% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     46.39% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     46.39% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     46.39% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     46.39% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     46.39% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     46.39% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     46.39% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     46.39% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     46.39% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     46.39% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     46.39% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     46.39% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     46.39% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     46.39% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     46.39% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            0      0.00%     46.39% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     46.39% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.39% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     46.39% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead            5883970     48.18%     94.57% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite            662678      5.43%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total             12212724                       # Type of FU issued
system.cpu00.iq.rate                         0.626020                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                   1040784                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.085221                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads         27081958                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes         3802406                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses      3301534                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads          17458614                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes          5371640                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses      5272091                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses              4091121                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses               9162387                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads          37373                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads        95758                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses          187                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation         1763                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores        64503                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads         1084                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked      3711496                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                12343                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles               6961751                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles             3657414                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts           8899753                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts            2118                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts             2316836                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts             690419                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts            12765                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents               119562                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents             3423520                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents         1763                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect         4194                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect         5811                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts              10005                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts            12196185                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts             5872534                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts           16539                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                      143764                       # number of nop insts executed
system.cpu00.iew.exec_refs                    6532623                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                 499509                       # Number of branches executed
system.cpu00.iew.exec_stores                   660089                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.625172                       # Inst execution rate
system.cpu00.iew.wb_sent                      8596715                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                     8573625                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                 5816291                       # num instructions producing a value
system.cpu00.iew.wb_consumers                 7330637                       # num instructions consuming a value
system.cpu00.iew.wb_rate                     0.439481                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.793422                       # average fanout of values written-back
system.cpu00.commit.commitSquashedInsts        417991                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls         16885                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts            8747                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples     19002072                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     0.445706                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     1.606784                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0     17086244     89.92%     89.92% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1       424302      2.23%     92.15% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2       295995      1.56%     93.71% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3       195924      1.03%     94.74% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4       137108      0.72%     95.46% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5       105797      0.56%     96.02% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6        90331      0.48%     96.49% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7        85093      0.45%     96.94% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8       581278      3.06%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total     19002072                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts            8469342                       # Number of instructions committed
system.cpu00.commit.committedOps              8469342                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                      2846994                       # Number of memory references committed
system.cpu00.commit.loads                     2221078                       # Number of loads committed
system.cpu00.commit.membars                      5497                       # Number of memory barriers committed
system.cpu00.commit.branches                   465808                       # Number of branches committed
system.cpu00.commit.fp_insts                  5254312                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                 5444032                       # Number of committed integer instructions.
system.cpu00.commit.function_calls              33957                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass       129679      1.53%      1.53% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu        2495141     29.46%     30.99% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult           772      0.01%     31.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     31.00% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd      2131333     25.17%     56.17% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp       114742      1.35%     57.52% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     57.52% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult       736169      8.69%     66.21% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv         9014      0.11%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.32% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead       2226575     26.29%     92.61% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite       625917      7.39%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total         8469342                       # Class of committed instruction
system.cpu00.commit.bw_lim_events              581278                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                   27274613                       # The number of ROB reads
system.cpu00.rob.rob_writes                  17835409                       # The number of ROB writes
system.cpu00.timesIdled                          9555                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                        443148                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.quiesceCycles                    1013112                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu00.committedInsts                   8339663                       # Number of Instructions Simulated
system.cpu00.committedOps                     8339663                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             2.339245                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       2.339245                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.427488                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.427488                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads               10260565                       # number of integer regfile reads
system.cpu00.int_regfile_writes               2324523                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                 6290863                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                4702645                       # number of floating regfile writes
system.cpu00.misc_regfile_reads                 30770                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                13950                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements          337709                       # number of replacements
system.cpu00.dcache.tags.tagsinuse          63.555851                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs           1771522                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs          337773                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs            5.244712                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        71458389                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data    63.555851                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.993060                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.993060                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses         6066847                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses        6066847                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data      1421785                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total       1421785                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data       327870                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total       327870                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data         6242                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total         6242                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data         6969                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         6969                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data      1749655                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total        1749655                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data      1749655                       # number of overall hits
system.cpu00.dcache.overall_hits::total       1749655                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data       806472                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total       806472                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data       291073                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total       291073                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data          824                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          824                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data            4                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data      1097545                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total      1097545                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data      1097545                       # number of overall misses
system.cpu00.dcache.overall_misses::total      1097545                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data 115704896607                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total 115704896607                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data  61357357095                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total  61357357095                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data      9297288                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total      9297288                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data        31347                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total        31347                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data 177062253702                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total 177062253702                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data 177062253702                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total 177062253702                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data      2228257                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total      2228257                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data       618943                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       618943                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data         7066                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         7066                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data         6973                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         6973                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data      2847200                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total      2847200                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data      2847200                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total      2847200                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.361930                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.361930                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.470274                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.470274                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.116615                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.116615                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.000574                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.000574                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.385482                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.385482                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.385482                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.385482                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 143470.444860                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 143470.444860                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 210797.143998                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 210797.143998                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data 11283.116505                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total 11283.116505                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data  7836.750000                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total  7836.750000                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 161325.734892                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 161325.734892                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 161325.734892                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 161325.734892                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs      8696776                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets          122                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs          239743                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             3                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    36.275412                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets    40.666667                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks       228010                       # number of writebacks
system.cpu00.dcache.writebacks::total          228010                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data       530419                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total       530419                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data       218610                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total       218610                       # number of WriteReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::cpu00.data          434                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::total          434                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data       749029                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total       749029                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data       749029                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total       749029                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data       276053                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total       276053                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data        72463                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total        72463                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data          390                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total          390                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data            3                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data       348516                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total       348516                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data       348516                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total       348516                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data  51252681690                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total  51252681690                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data  16718051118                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total  16718051118                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data      5087502                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total      5087502                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data        27864                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total        27864                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data  67970732808                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total  67970732808                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data  67970732808                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total  67970732808                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.123887                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.123887                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.117075                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.117075                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.055194                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.055194                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.000430                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.000430                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.122407                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.122407                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.122407                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.122407                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 185662.469490                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 185662.469490                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 230711.550971                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 230711.550971                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data 13044.876923                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13044.876923                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data         9288                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total         9288                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 195029.016768                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 195029.016768                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 195029.016768                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 195029.016768                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements           11807                       # number of replacements
system.cpu00.icache.tags.tagsinuse         510.063701                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs            826209                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs           12319                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           67.067863                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle      1336477023                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   510.063701                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.996218                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.996218                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          308                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2           73                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4           38                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses         1692905                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses        1692905                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst       826209                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        826209                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst       826209                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         826209                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst       826209                       # number of overall hits
system.cpu00.icache.overall_hits::total        826209                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst        14084                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total        14084                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst        14084                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total        14084                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst        14084                       # number of overall misses
system.cpu00.icache.overall_misses::total        14084                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst   1266639328                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total   1266639328                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst   1266639328                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total   1266639328                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst   1266639328                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total   1266639328                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst       840293                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       840293                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst       840293                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       840293                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst       840293                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       840293                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.016761                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.016761                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.016761                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.016761                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.016761                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.016761                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 89934.629935                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 89934.629935                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 89934.629935                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 89934.629935                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 89934.629935                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 89934.629935                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs         1040                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs              31                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs    33.548387                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks        11807                       # number of writebacks
system.cpu00.icache.writebacks::total           11807                       # number of writebacks
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst         1764                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total         1764                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst         1764                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total         1764                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst         1764                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total         1764                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst        12320                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total        12320                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst        12320                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total        12320                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst        12320                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total        12320                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst    972178381                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total    972178381                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst    972178381                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total    972178381                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst    972178381                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total    972178381                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.014662                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.014662                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.014662                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.014662                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.014662                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.014662                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 78910.582873                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 78910.582873                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 78910.582873                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 78910.582873                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 78910.582873                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 78910.582873                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                314818                       # Number of BP lookups
system.cpu01.branchPred.condPredicted          282015                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect            3623                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups             191813                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                155449                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           81.041952                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                 12417                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu01.branchPred.indirectLookups            26                       # Number of indirect predictor lookups.
system.cpu01.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu01.branchPred.indirectMisses             26                       # Number of indirect misses.
system.cpu01.branchPredindirectMispredicted            9                       # Number of mispredicted indirect branches.
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                    5551818                       # DTB read hits
system.cpu01.dtb.read_misses                     2547                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                5554365                       # DTB read accesses
system.cpu01.dtb.write_hits                    460852                       # DTB write hits
system.cpu01.dtb.write_misses                     555                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                461407                       # DTB write accesses
system.cpu01.dtb.data_hits                    6012670                       # DTB hits
system.cpu01.dtb.data_misses                     3102                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                6015772                       # DTB accesses
system.cpu01.itb.fetch_hits                    608789                       # ITB hits
system.cpu01.itb.fetch_misses                      91                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                608880                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                       18044907                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles           168414                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                      7566159                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                    314818                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches           167866                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                    17530976                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                  9077                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.TlbCycles                        9                       # Number of cycles fetch has spent waiting for tlb
system.cpu01.fetch.MiscStallCycles                529                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.NoActiveThreadStallCycles        91448                       # Number of stall cycles due to no active thread to fetch from
system.cpu01.fetch.PendingTrapStallCycles         6153                       # Number of stall cycles due to pending traps
system.cpu01.fetch.IcacheWaitRetryStallCycles         1834                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.CacheLines                  608789                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                1008                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples         17803901                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            0.424972                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           1.670848                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0               16536228     92.88%     92.88% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                  89145      0.50%     93.38% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                  94072      0.53%     93.91% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                  92584      0.52%     94.43% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                 115167      0.65%     95.08% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                  77730      0.44%     95.51% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                  75077      0.42%     95.93% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                  79846      0.45%     96.38% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                 644052      3.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total           17803901                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.017446                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      0.419296                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                 282662                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles            16489567                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                  438181                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles              497860                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                 4183                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved              18444                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                 365                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts              7439520                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                1432                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                 4183                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                 448472                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles              11278909                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles       449391                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                  705374                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles             4826124                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts              7412792                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                3983                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents              1474988                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents              2777020                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.SQFullEvents               955061                       # Number of times rename has blocked due to SQ full
system.cpu01.rename.RenamedOperands           6172538                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups            11281894                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups        4983628                       # Number of integer rename lookups
system.cpu01.rename.fp_rename_lookups         6298263                       # Number of floating rename lookups
system.cpu01.rename.CommittedMaps             6073430                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                  99108                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts             4655                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts         4653                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                 3126274                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads            2022133                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores            470420                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads           46100                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores          37480                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                  7350481                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded              4622                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                10854969                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued            4946                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined        116659                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined        81869                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved          328                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples     17803901                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       0.609696                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      1.436364                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0          14009897     78.69%     78.69% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1           1243810      6.99%     85.68% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2            680706      3.82%     89.50% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3            368584      2.07%     91.57% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4            919307      5.16%     96.73% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5            272676      1.53%     98.26% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6            144624      0.81%     99.08% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7             78733      0.44%     99.52% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8             85564      0.48%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total      17803901                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                  5323      0.54%      0.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%      0.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%      0.54% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd               55692      5.61%      6.14% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%      6.14% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%      6.14% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult              91325      9.20%     15.34% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                  36      0.00%     15.35% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     15.35% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     15.35% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     15.35% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     15.35% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     15.35% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     15.35% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     15.35% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     15.35% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     15.35% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     15.35% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     15.35% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     15.35% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     15.35% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     15.35% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     15.35% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     15.35% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     15.35% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     15.35% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     15.35% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.35% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     15.35% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead               830380     83.63%     98.97% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite               10194      1.03%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu             1852760     17.07%     17.07% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                298      0.00%     17.07% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     17.07% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd           2121197     19.54%     36.61% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp            114756      1.06%     37.67% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     37.67% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult           739248      6.81%     44.48% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv              9039      0.08%     44.56% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     44.56% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     44.56% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     44.56% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     44.56% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     44.56% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     44.56% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     44.56% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     44.56% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     44.56% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     44.56% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.56% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     44.56% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.56% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.56% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.56% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.56% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.56% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.56% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     44.56% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.56% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.56% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead            5556040     51.18%     95.75% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite            461627      4.25%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total             10854969                       # Type of FU issued
system.cpu01.iq.rate                         0.601553                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                    992950                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.091474                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads         23255277                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes         2165323                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses      2056538                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads          17256458                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes          5306667                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses      5238520                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses              2791026                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses               9056889                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads          14116                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads        35432                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation          229                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores        11974                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads          854                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked      3662128                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                 4183                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles               7228910                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles             3160053                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts           7398960                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts             624                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts             2022133                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts             470420                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts             4602                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents               125747                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents             2918057                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents          229                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect         1763                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect         1772                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts               3535                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts            10850602                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts             5554370                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts            4367                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                       43857                       # number of nop insts executed
system.cpu01.iew.exec_refs                    6015777                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                 295141                       # Number of branches executed
system.cpu01.iew.exec_stores                   461407                       # Number of stores executed
system.cpu01.iew.exec_rate                   0.601311                       # Inst execution rate
system.cpu01.iew.wb_sent                      7298999                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                     7295058                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                 5171047                       # num instructions producing a value
system.cpu01.iew.wb_consumers                 6357236                       # num instructions consuming a value
system.cpu01.iew.wb_rate                     0.404272                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.813411                       # average fanout of values written-back
system.cpu01.commit.commitSquashedInsts        117847                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls          4294                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts            3268                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples     17692117                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     0.411516                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     1.555859                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0     16078883     90.88%     90.88% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1       338660      1.91%     92.80% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2       243242      1.37%     94.17% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3       174172      0.98%     95.16% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4       103297      0.58%     95.74% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5        91829      0.52%     96.26% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6        80350      0.45%     96.71% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7        74981      0.42%     97.14% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8       506703      2.86%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total     17692117                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts            7280584                       # Number of instructions committed
system.cpu01.commit.committedOps              7280584                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                      2445147                       # Number of memory references committed
system.cpu01.commit.loads                     1986701                       # Number of loads committed
system.cpu01.commit.membars                        14                       # Number of memory barriers committed
system.cpu01.commit.branches                   286614                       # Number of branches committed
system.cpu01.commit.fp_insts                  5228593                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                 4367338                       # Number of committed integer instructions.
system.cpu01.commit.function_calls              10377                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass        42144      0.58%      0.58% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu        1813877     24.91%     25.49% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult           296      0.00%     25.50% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     25.50% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd      2117610     29.09%     54.58% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp       114677      1.58%     56.16% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     56.16% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult       737818     10.13%     66.29% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv         9000      0.12%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.42% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead       1986715     27.29%     93.70% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite       458447      6.30%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total         7280584                       # Class of committed instruction
system.cpu01.commit.bw_lim_events              506703                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                   24574472                       # The number of ROB reads
system.cpu01.rob.rob_writes                  14814701                       # The number of ROB writes
system.cpu01.timesIdled                          9463                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                        241006                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                    2476725                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                   7238444                       # Number of Instructions Simulated
system.cpu01.committedOps                     7238444                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             2.492926                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       2.492926                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             0.401135                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       0.401135                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                8467253                       # number of integer regfile reads
system.cpu01.int_regfile_writes               1446522                       # number of integer regfile writes
system.cpu01.fp_regfile_reads                 6271842                       # number of floating regfile reads
system.cpu01.fp_regfile_writes                4680099                       # number of floating regfile writes
system.cpu01.misc_regfile_reads                  4679                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                   33                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements          307539                       # number of replacements
system.cpu01.dcache.tags.tagsinuse          59.941005                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs           1444009                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs          307603                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs            4.694392                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle      1618833384                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data    59.941005                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.936578                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.936578                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           64                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses         5209480                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses        5209480                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data      1215325                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total       1215325                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data       221620                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total       221620                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data           11                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total           11                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data           11                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data      1436945                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total        1436945                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data      1436945                       # number of overall hits
system.cpu01.dcache.overall_hits::total       1436945                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data       774957                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total       774957                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data       236811                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total       236811                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data            7                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data            4                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data      1011768                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total      1011768                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data      1011768                       # number of overall misses
system.cpu01.dcache.overall_misses::total      1011768                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data 113398799985                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total 113398799985                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data  51545086537                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total  51545086537                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data        48762                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total        48762                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data        37152                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total        37152                       # number of StoreCondReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data 164943886522                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total 164943886522                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data 164943886522                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total 164943886522                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data      1990282                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total      1990282                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data       458431                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total       458431                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data           15                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total           15                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data      2448713                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total      2448713                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data      2448713                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total      2448713                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.389370                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.389370                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.516568                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.516568                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.388889                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.388889                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.266667                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.266667                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.413184                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.413184                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.413184                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.413184                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 146329.151146                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 146329.151146                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 217663.396282                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 217663.396282                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data         6966                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data         9288                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total         9288                       # average StoreCondReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 163025.403573                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 163025.403573                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 163025.403573                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 163025.403573                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs      8581369                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs          235246                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    36.478278                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks       205875                       # number of writebacks
system.cpu01.dcache.writebacks::total          205875                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data       519844                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total       519844                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data       176472                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total       176472                       # number of WriteReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::cpu01.data            1                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data       696316                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total       696316                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data       696316                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total       696316                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data       255113                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total       255113                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data        60339                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total        60339                       # number of WriteReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data            6                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data            4                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data       315452                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total       315452                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data       315452                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total       315452                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data  50977513080                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total  50977513080                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data  14764206901                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total  14764206901                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data        35991                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total        35991                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data        32508                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total        32508                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data  65741719981                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total  65741719981                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data  65741719981                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total  65741719981                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.128179                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.128179                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.131621                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.131621                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.333333                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data     0.266667                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total     0.266667                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.128824                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.128824                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.128824                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.128824                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 199823.266866                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 199823.266866                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 244687.629908                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 244687.629908                       # average WriteReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data  5998.500000                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5998.500000                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data         8127                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total         8127                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 208404.828567                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 208404.828567                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 208404.828567                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 208404.828567                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements            3899                       # number of replacements
system.cpu01.icache.tags.tagsinuse         465.669361                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs            603828                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs            4411                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs          136.891408                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle      6350579442                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   465.669361                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.909510                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.909510                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2          170                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3          201                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          141                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses         1221949                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses        1221949                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst       603828                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total        603828                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst       603828                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total         603828                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst       603828                       # number of overall hits
system.cpu01.icache.overall_hits::total        603828                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst         4941                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total         4941                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst         4941                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total         4941                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst         4941                       # number of overall misses
system.cpu01.icache.overall_misses::total         4941                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst    595223748                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total    595223748                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst    595223748                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total    595223748                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst    595223748                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total    595223748                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst       608769                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total       608769                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst       608769                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total       608769                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst       608769                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total       608769                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.008116                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.008116                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.008116                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.008116                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.008116                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.008116                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 120466.251366                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 120466.251366                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 120466.251366                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 120466.251366                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 120466.251366                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 120466.251366                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks         3899                       # number of writebacks
system.cpu01.icache.writebacks::total            3899                       # number of writebacks
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst          530                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total          530                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst          530                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total          530                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst          530                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total          530                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst         4411                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total         4411                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst         4411                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total         4411                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst         4411                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total         4411                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst    515962278                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total    515962278                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst    515962278                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total    515962278                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst    515962278                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total    515962278                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.007246                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.007246                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.007246                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.007246                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.007246                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.007246                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 116971.724779                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 116971.724779                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 116971.724779                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 116971.724779                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 116971.724779                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 116971.724779                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                320414                       # Number of BP lookups
system.cpu02.branchPred.condPredicted          286496                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect            3440                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups             207020                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                159603                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           77.095450                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                 12175                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu02.branchPred.indirectLookups            28                       # Number of indirect predictor lookups.
system.cpu02.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu02.branchPred.indirectMisses             28                       # Number of indirect misses.
system.cpu02.branchPredindirectMispredicted           10                       # Number of mispredicted indirect branches.
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                    5615702                       # DTB read hits
system.cpu02.dtb.read_misses                     4109                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                5619811                       # DTB read accesses
system.cpu02.dtb.write_hits                    461465                       # DTB write hits
system.cpu02.dtb.write_misses                    1122                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                462587                       # DTB write accesses
system.cpu02.dtb.data_hits                    6077167                       # DTB hits
system.cpu02.dtb.data_misses                     5231                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                6082398                       # DTB accesses
system.cpu02.itb.fetch_hits                    614760                       # ITB hits
system.cpu02.itb.fetch_misses                      89                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                614849                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                       18160128                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles           111873                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                      7630671                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                    320414                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches           171778                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                    17881518                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                  9187                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                878                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu02.fetch.PendingTrapStallCycles         4572                       # Number of stall cycles due to pending traps
system.cpu02.fetch.IcacheWaitRetryStallCycles         1586                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.CacheLines                  614760                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                 919                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples         18005030                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            0.423808                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           1.667076                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0               16722802     92.88%     92.88% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                  88818      0.49%     93.37% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                  98848      0.55%     93.92% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                  94002      0.52%     94.44% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                 117930      0.65%     95.10% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                  78501      0.44%     95.53% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                  77576      0.43%     95.96% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                  79954      0.44%     96.41% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                 646599      3.59%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total           18005030                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.017644                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      0.420188                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                 268593                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles            16788785                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                  435478                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles              507881                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                 4283                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved              19668                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                 320                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts              7499468                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                1426                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                 4283                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                 437078                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles              11705977                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles       375119                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                  709937                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles             4772626                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts              7472032                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                1968                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents              1465816                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents              2688201                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.SQFullEvents               995953                       # Number of times rename has blocked due to SQ full
system.cpu02.rename.RenamedOperands           6216633                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups            11362841                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups        5052896                       # Number of integer rename lookups
system.cpu02.rename.fp_rename_lookups         6309942                       # Number of floating rename lookups
system.cpu02.rename.CommittedMaps             6096526                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                 120107                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts             4524                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts         4554                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                 3169373                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads            2044862                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores            474314                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads           46746                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores          38310                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                  7407731                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded              4476                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                10949304                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued            4896                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined        142262                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined        98016                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved          310                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples     18005030                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       0.608125                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      1.433641                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0          14174081     78.72%     78.72% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1           1254561      6.97%     85.69% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2            686878      3.81%     89.51% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3            381078      2.12%     91.62% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4            926029      5.14%     96.77% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5            272428      1.51%     98.28% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6            145992      0.81%     99.09% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7             76319      0.42%     99.51% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8             87664      0.49%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total      18005030                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                  5880      0.59%      0.59% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0      0.00%      0.59% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%      0.59% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd               56545      5.66%      6.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%      6.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%      6.25% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult              91333      9.14%     15.38% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                  11      0.00%     15.39% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     15.39% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     15.39% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     15.39% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     15.39% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     15.39% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     15.39% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     15.39% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     15.39% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     15.39% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     15.39% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     15.39% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     15.39% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     15.39% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     15.39% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     15.39% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     15.39% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     15.39% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     15.39% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     15.39% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.39% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     15.39% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead               836854     83.73%     99.12% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                8830      0.88%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu             1879103     17.16%     17.16% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                163      0.00%     17.16% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     17.16% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd           2124705     19.40%     36.57% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp            114754      1.05%     37.62% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     37.62% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult           737095      6.73%     44.35% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv              9039      0.08%     44.43% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     44.43% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     44.43% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     44.43% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     44.43% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     44.43% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     44.43% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     44.43% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     44.43% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     44.43% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     44.43% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.43% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     44.43% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.43% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.43% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.43% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.43% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.43% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.43% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     44.43% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.43% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.43% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead            5621661     51.34%     95.77% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite            462780      4.23%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total             10949304                       # Type of FU issued
system.cpu02.iq.rate                         0.602931                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                    999453                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.091280                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads         23551036                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes         2213514                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses      2092906                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads          17356951                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes          5341161                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses      5248757                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses              2839651                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses               9109102                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads          14114                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads        44259                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation          210                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores        15421                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads          847                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked      3708459                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                 4283                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles               7126498                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles             3680796                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts           7455593                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts             836                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts             2044862                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts             474314                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts             4461                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents               120672                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents             3445537                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents          210                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect         1814                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect         1605                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts               3419                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts            10945045                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts             5619811                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts            4259                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                       43386                       # number of nop insts executed
system.cpu02.iew.exec_refs                    6082398                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                 300378                       # Number of branches executed
system.cpu02.iew.exec_stores                   462587                       # Number of stores executed
system.cpu02.iew.exec_rate                   0.602696                       # Inst execution rate
system.cpu02.iew.wb_sent                      7347980                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                     7341663                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                 5196453                       # num instructions producing a value
system.cpu02.iew.wb_consumers                 6399535                       # num instructions consuming a value
system.cpu02.iew.wb_rate                     0.404274                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.812005                       # average fanout of values written-back
system.cpu02.commit.commitSquashedInsts        142230                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls          4166                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts            3130                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples     17982105                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     0.406605                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     1.543367                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0     16350343     90.93%     90.93% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1       349568      1.94%     92.87% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2       244331      1.36%     94.23% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3       170702      0.95%     95.18% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4       113927      0.63%     95.81% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5        91899      0.51%     96.32% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6        83018      0.46%     96.78% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7        78565      0.44%     97.22% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8       499752      2.78%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total     17982105                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts            7311618                       # Number of instructions committed
system.cpu02.commit.committedOps              7311618                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                      2459496                       # Number of memory references committed
system.cpu02.commit.loads                     2000603                       # Number of loads committed
system.cpu02.commit.membars                        11                       # Number of memory barriers committed
system.cpu02.commit.branches                   290365                       # Number of branches committed
system.cpu02.commit.fp_insts                  5232853                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                 4398840                       # Number of committed integer instructions.
system.cpu02.commit.function_calls              10044                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass        41677      0.57%      0.57% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu        1832400     25.06%     25.63% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult           161      0.00%     25.63% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     25.63% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd      2119430     28.99%     54.62% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp       114677      1.57%     56.19% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     56.19% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult       734765     10.05%     66.24% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv         9000      0.12%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead       2000614     27.36%     93.72% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite       458894      6.28%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total         7311618                       # Class of committed instruction
system.cpu02.commit.bw_lim_events              499752                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                   24923500                       # The number of ROB reads
system.cpu02.rob.rob_writes                  14928075                       # The number of ROB writes
system.cpu02.timesIdled                          7118                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                        155098                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                    2262591                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                   7269945                       # Number of Instructions Simulated
system.cpu02.committedOps                     7269945                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             2.497973                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       2.497973                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             0.400325                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       0.400325                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                8572808                       # number of integer regfile reads
system.cpu02.int_regfile_writes               1472319                       # number of integer regfile writes
system.cpu02.fp_regfile_reads                 6275273                       # number of floating regfile reads
system.cpu02.fp_regfile_writes                4689092                       # number of floating regfile writes
system.cpu02.misc_regfile_reads                  4562                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                   30                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements          314306                       # number of replacements
system.cpu02.dcache.tags.tagsinuse          59.957727                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs           1451926                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs          314367                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs            4.618570                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle      1618848477                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    59.957727                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.936839                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.936839                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses         5255709                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses        5255709                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data      1222540                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total       1222540                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data       224027                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total       224027                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data           13                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data           11                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data      1446567                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total        1446567                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data      1446567                       # number of overall hits
system.cpu02.dcache.overall_hits::total       1446567                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data       787152                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total       787152                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data       234852                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total       234852                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data            3                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data            3                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data      1022004                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total      1022004                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data      1022004                       # number of overall misses
system.cpu02.dcache.overall_misses::total      1022004                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data 117071417988                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total 117071417988                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data  52513554148                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total  52513554148                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data        20898                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total        20898                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data        22059                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total        22059                       # number of StoreCondReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data 169584972136                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total 169584972136                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data 169584972136                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total 169584972136                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data      2009692                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total      2009692                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data       458879                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total       458879                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data      2468571                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total      2468571                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data      2468571                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total      2468571                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.391678                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.391678                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.511795                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.511795                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.187500                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.187500                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.214286                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.214286                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.414006                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.414006                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.414006                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.414006                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 148727.841621                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 148727.841621                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 223602.754705                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 223602.754705                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data         6966                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data         7353                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total         7353                       # average StoreCondReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 165933.765559                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 165933.765559                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 165933.765559                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 165933.765559                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs      8647937                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            5                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs          240267                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    35.993029                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets            5                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks       211182                       # number of writebacks
system.cpu02.dcache.writebacks::total          211182                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data       526091                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total       526091                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data       174163                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total       174163                       # number of WriteReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data       700254                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total       700254                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data       700254                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total       700254                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data       261061                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total       261061                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data        60689                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total        60689                       # number of WriteReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data            3                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data            3                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data       321750                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total       321750                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data       321750                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total       321750                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data  51791463477                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total  51791463477                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data  14948300249                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total  14948300249                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data        17415                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total        17415                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data        18576                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total        18576                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data  66739763726                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total  66739763726                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data  66739763726                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total  66739763726                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.129901                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.129901                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.132255                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.132255                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.187500                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.187500                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data     0.214286                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total     0.214286                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.130339                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.130339                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.130339                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.130339                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 198388.359337                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 198388.359337                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 246309.879039                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 246309.879039                       # average WriteReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data         6192                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total         6192                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 207427.393088                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 207427.393088                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 207427.393088                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 207427.393088                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements            3323                       # number of replacements
system.cpu02.icache.tags.tagsinuse         465.883472                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs            610455                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs            3835                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs          159.179922                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle      9593020242                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst   465.883472                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.909929                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.909929                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          144                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3          187                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::4          181                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses         1233315                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses        1233315                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst       610455                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total        610455                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst       610455                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total         610455                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst       610455                       # number of overall hits
system.cpu02.icache.overall_hits::total        610455                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst         4285                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total         4285                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst         4285                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total         4285                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst         4285                       # number of overall misses
system.cpu02.icache.overall_misses::total         4285                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst    389801066                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total    389801066                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst    389801066                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total    389801066                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst    389801066                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total    389801066                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst       614740                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total       614740                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst       614740                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total       614740                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst       614740                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total       614740                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.006970                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.006970                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.006970                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.006970                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.006970                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.006970                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 90968.743524                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 90968.743524                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 90968.743524                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 90968.743524                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 90968.743524                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 90968.743524                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs            2                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs            2                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks         3323                       # number of writebacks
system.cpu02.icache.writebacks::total            3323                       # number of writebacks
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst          450                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total          450                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst          450                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total          450                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst          450                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total          450                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst         3835                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total         3835                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst         3835                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total         3835                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst         3835                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total         3835                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst    335159762                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total    335159762                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst    335159762                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total    335159762                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst    335159762                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total    335159762                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.006238                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.006238                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.006238                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.006238                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.006238                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.006238                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 87394.983572                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 87394.983572                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 87394.983572                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 87394.983572                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 87394.983572                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 87394.983572                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                320094                       # Number of BP lookups
system.cpu03.branchPred.condPredicted          286362                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect            3385                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups             209372                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                159367                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           76.116673                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                 12081                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu03.branchPred.indirectLookups            28                       # Number of indirect predictor lookups.
system.cpu03.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu03.branchPred.indirectMisses             28                       # Number of indirect misses.
system.cpu03.branchPredindirectMispredicted           10                       # Number of mispredicted indirect branches.
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                    5601581                       # DTB read hits
system.cpu03.dtb.read_misses                     4254                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                5605835                       # DTB read accesses
system.cpu03.dtb.write_hits                    461182                       # DTB write hits
system.cpu03.dtb.write_misses                    1122                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                462304                       # DTB write accesses
system.cpu03.dtb.data_hits                    6062763                       # DTB hits
system.cpu03.dtb.data_misses                     5376                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                6068139                       # DTB accesses
system.cpu03.itb.fetch_hits                    614176                       # ITB hits
system.cpu03.itb.fetch_misses                      93                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                614269                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                       18046368                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles           116380                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                      7624728                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                    320094                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches           171448                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                    17749005                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                  9077                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.TlbCycles                       26                       # Number of cycles fetch has spent waiting for tlb
system.cpu03.fetch.MiscStallCycles               1251                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu03.fetch.PendingTrapStallCycles         4922                       # Number of stall cycles due to pending traps
system.cpu03.fetch.IcacheWaitRetryStallCycles         3053                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.CacheLines                  614176                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                 908                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.ItlbSquashes                     2                       # Number of outstanding ITLB misses that were squashed
system.cpu03.fetch.rateDist::samples         17879185                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            0.426458                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           1.672166                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0               16598035     92.83%     92.83% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                  90359      0.51%     93.34% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                  95975      0.54%     93.88% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                  95167      0.53%     94.41% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                 117831      0.66%     95.07% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                  79484      0.44%     95.51% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                  74617      0.42%     95.93% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                  81264      0.45%     96.38% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                 646453      3.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total           17879185                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.017737                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      0.422508                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                 274027                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles            16658358                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                  435566                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles              506993                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                 4231                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved              19632                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                 315                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts              7495428                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                1346                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                 4231                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                 440979                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles              11491414                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles       397034                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                  710621                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles             4834896                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts              7468812                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                2324                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents              1470122                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents              2722429                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.SQFullEvents              1024223                       # Number of times rename has blocked due to SQ full
system.cpu03.rename.RenamedOperands           6213001                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups            11357233                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups        5052720                       # Number of integer rename lookups
system.cpu03.rename.fp_rename_lookups         6304510                       # Number of floating rename lookups
system.cpu03.rename.CommittedMaps             6096826                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                 116175                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts             4497                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts         4524                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                 3168238                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads            2043827                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores            474385                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads           46161                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores          37587                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                  7406277                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded              4452                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                10934666                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued            4800                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined        140361                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined        97315                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved          261                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples     17879185                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       0.611586                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      1.437169                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0          14059659     78.64%     78.64% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1           1242888      6.95%     85.59% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2            691477      3.87%     89.46% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3            371462      2.08%     91.53% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4            932074      5.21%     96.75% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5            273189      1.53%     98.27% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6            145372      0.81%     99.09% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7             76547      0.43%     99.52% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8             86517      0.48%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total      17879185                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                  5200      0.52%      0.52% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0      0.00%      0.52% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%      0.52% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd               55892      5.61%      6.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%      6.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%      6.13% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult              91491      9.18%     15.31% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   5      0.00%     15.31% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     15.31% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     15.31% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     15.31% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     15.31% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     15.31% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     15.31% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     15.31% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     15.31% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     15.31% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     15.31% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     15.31% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     15.31% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     15.31% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     15.31% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     15.31% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     15.31% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     15.31% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     15.31% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     15.31% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.31% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     15.31% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead               835070     83.79%     99.10% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                9017      0.90%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu             1879455     17.19%     17.19% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                163      0.00%     17.19% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     17.19% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd           2124490     19.43%     36.62% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp            114758      1.05%     37.67% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     37.67% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult           736928      6.74%     44.41% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv              9040      0.08%     44.49% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     44.49% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     44.49% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     44.49% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     44.49% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     44.49% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     44.49% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     44.49% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     44.49% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     44.49% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     44.49% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.49% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     44.49% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.49% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.49% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.49% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.49% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.49% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.49% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     44.49% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.49% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.49% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead            5607322     51.28%     95.77% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite            462506      4.23%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total             10934666                       # Type of FU issued
system.cpu03.iq.rate                         0.605921                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                    996675                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.091148                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads         23372875                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes         2215548                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses      2093237                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads          17377117                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes          5335745                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses      5246970                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses              2810520                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses               9120817                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads          14063                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads        43149                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation          205                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores        15469                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads          847                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked      3695347                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                 4231                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles               6981680                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles             3604340                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts           7454061                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts             770                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts             2043827                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts             474385                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts             4437                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents               118023                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents             3371723                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents          205                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect         1817                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect         1552                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts               3369                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts            10930235                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts             5605842                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts            4431                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                       43332                       # number of nop insts executed
system.cpu03.iew.exec_refs                    6068146                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                 300327                       # Number of branches executed
system.cpu03.iew.exec_stores                   462304                       # Number of stores executed
system.cpu03.iew.exec_rate                   0.605675                       # Inst execution rate
system.cpu03.iew.wb_sent                      7346421                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                     7340207                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                 5178121                       # num instructions producing a value
system.cpu03.iew.wb_consumers                 6368082                       # num instructions consuming a value
system.cpu03.iew.wb_rate                     0.406742                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.813137                       # average fanout of values written-back
system.cpu03.commit.commitSquashedInsts        139650                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls          4191                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts            3078                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples     17856386                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     0.409490                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     1.551599                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0     16235362     90.92%     90.92% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1       341442      1.91%     92.83% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2       242481      1.36%     94.19% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3       172488      0.97%     95.16% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4       107099      0.60%     95.76% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5        94667      0.53%     96.29% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6        80950      0.45%     96.74% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7        74459      0.42%     97.16% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8       507438      2.84%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total     17856386                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts            7312016                       # Number of instructions committed
system.cpu03.commit.committedOps              7312016                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                      2459594                       # Number of memory references committed
system.cpu03.commit.loads                     2000678                       # Number of loads committed
system.cpu03.commit.membars                        11                       # Number of memory barriers committed
system.cpu03.commit.branches                   290490                       # Number of branches committed
system.cpu03.commit.fp_insts                  5232851                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                 4399213                       # Number of committed integer instructions.
system.cpu03.commit.function_calls              10094                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass        41652      0.57%      0.57% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu        1832725     25.06%     25.63% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult           161      0.00%     25.64% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     25.64% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd      2119430     28.99%     54.62% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp       114677      1.57%     56.19% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     56.19% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult       734765     10.05%     66.24% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv         9000      0.12%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead       2000689     27.36%     93.72% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite       458917      6.28%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total         7312016                       # Class of committed instruction
system.cpu03.commit.bw_lim_events              507438                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                   24787874                       # The number of ROB reads
system.cpu03.rob.rob_writes                  14923440                       # The number of ROB writes
system.cpu03.timesIdled                          7596                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                        167183                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                    2375798                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                   7270368                       # Number of Instructions Simulated
system.cpu03.committedOps                     7270368                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             2.482181                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       2.482181                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             0.402872                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       0.402872                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                8558225                       # number of integer regfile reads
system.cpu03.int_regfile_writes               1472703                       # number of integer regfile writes
system.cpu03.fp_regfile_reads                 6273569                       # number of floating regfile reads
system.cpu03.fp_regfile_writes                4687139                       # number of floating regfile writes
system.cpu03.misc_regfile_reads                  7558                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                   30                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements          309499                       # number of replacements
system.cpu03.dcache.tags.tagsinuse          59.788093                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs           1453446                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs          309561                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs            4.695184                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle      1618041582                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    59.788093                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.934189                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.934189                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses         5251182                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses        5251182                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data      1224356                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total       1224356                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data       221518                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total       221518                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data           13                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data           11                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data      1445874                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total        1445874                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data      1445874                       # number of overall hits
system.cpu03.dcache.overall_hits::total       1445874                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data       784250                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total       784250                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data       237384                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total       237384                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data            3                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data            3                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data      1021634                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total      1021634                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data      1021634                       # number of overall misses
system.cpu03.dcache.overall_misses::total      1021634                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data 116021831031                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total 116021831031                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data  52777389838                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total  52777389838                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data        20898                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total        20898                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data        19737                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total        19737                       # number of StoreCondReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data 168799220869                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total 168799220869                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data 168799220869                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total 168799220869                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data      2008606                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total      2008606                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data       458902                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total       458902                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data      2467508                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total      2467508                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data      2467508                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total      2467508                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.390445                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.390445                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.517287                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.517287                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.187500                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.187500                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.214286                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.214286                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.414035                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.414035                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.414035                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.414035                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 147939.854678                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 147939.854678                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 222329.179043                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 222329.179043                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data         6966                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data         6579                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total         6579                       # average StoreCondReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 165224.748657                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 165224.748657                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 165224.748657                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 165224.748657                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs      8576102                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            1                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs          236927                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    36.197234                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets            1                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks       208039                       # number of writebacks
system.cpu03.dcache.writebacks::total          208039                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data       525254                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total       525254                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data       176410                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total       176410                       # number of WriteReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data       701664                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total       701664                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data       701664                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total       701664                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data       258996                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total       258996                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data        60974                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total        60974                       # number of WriteReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data            3                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data            3                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data       319970                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total       319970                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data       319970                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total       319970                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data  51294532257                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total  51294532257                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data  14947652921                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total  14947652921                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data        17415                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total        17415                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data        16254                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total        16254                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data  66242185178                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total  66242185178                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data  66242185178                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total  66242185178                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.128943                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.128943                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.132869                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.132869                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.187500                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.187500                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data     0.214286                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total     0.214286                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.129673                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.129673                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.129673                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.129673                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 198051.445802                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 198051.445802                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 245147.979811                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 245147.979811                       # average WriteReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data         5418                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total         5418                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 207026.237391                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 207026.237391                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 207026.237391                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 207026.237391                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements            3374                       # number of replacements
system.cpu03.icache.tags.tagsinuse         466.027336                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs            609832                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs            3886                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs          156.930520                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle      6349401027                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst   466.027336                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.910210                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.910210                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          141                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3          186                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4          185                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses         1232184                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses        1232184                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst       609832                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total        609832                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst       609832                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total         609832                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst       609832                       # number of overall hits
system.cpu03.icache.overall_hits::total        609832                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst         4317                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         4317                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst         4317                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         4317                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst         4317                       # number of overall misses
system.cpu03.icache.overall_misses::total         4317                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst    403491538                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total    403491538                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst    403491538                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total    403491538                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst    403491538                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total    403491538                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst       614149                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total       614149                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst       614149                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total       614149                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst       614149                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total       614149                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.007029                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.007029                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.007029                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.007029                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.007029                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.007029                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 93465.725735                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 93465.725735                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 93465.725735                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 93465.725735                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 93465.725735                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 93465.725735                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks         3374                       # number of writebacks
system.cpu03.icache.writebacks::total            3374                       # number of writebacks
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst          431                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total          431                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst          431                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total          431                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst          431                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total          431                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst         3886                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total         3886                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst         3886                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total         3886                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst         3886                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total         3886                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst    350815807                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total    350815807                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst    350815807                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total    350815807                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst    350815807                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total    350815807                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.006327                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.006327                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.006327                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.006327                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.006327                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.006327                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 90276.841740                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 90276.841740                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 90276.841740                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 90276.841740                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 90276.841740                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 90276.841740                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                317743                       # Number of BP lookups
system.cpu04.branchPred.condPredicted          284303                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect            3483                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups             198780                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                157261                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           79.113090                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                 11966                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu04.branchPred.indirectLookups            28                       # Number of indirect predictor lookups.
system.cpu04.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu04.branchPred.indirectMisses             28                       # Number of indirect misses.
system.cpu04.branchPredindirectMispredicted           10                       # Number of mispredicted indirect branches.
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                    5566270                       # DTB read hits
system.cpu04.dtb.read_misses                     2728                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                5568998                       # DTB read accesses
system.cpu04.dtb.write_hits                    460779                       # DTB write hits
system.cpu04.dtb.write_misses                     487                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                461266                       # DTB write accesses
system.cpu04.dtb.data_hits                    6027049                       # DTB hits
system.cpu04.dtb.data_misses                     3215                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                6030264                       # DTB accesses
system.cpu04.itb.fetch_hits                    611120                       # ITB hits
system.cpu04.itb.fetch_misses                      82                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                611202                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                       17969067                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles           146710                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                      7603272                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                    317743                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches           169227                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                    17608644                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                  8771                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.TlbCycles                       33                       # Number of cycles fetch has spent waiting for tlb
system.cpu04.fetch.MiscStallCycles               1537                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu04.fetch.PendingTrapStallCycles         5575                       # Number of stall cycles due to pending traps
system.cpu04.fetch.IcacheWaitRetryStallCycles         1533                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.CacheLines                  611120                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                 877                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.ItlbSquashes                     1                       # Number of outstanding ITLB misses that were squashed
system.cpu04.fetch.rateDist::samples         17768427                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            0.427909                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           1.676208                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0               16493146     92.82%     92.82% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                  91363      0.51%     93.34% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                  94771      0.53%     93.87% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                  93555      0.53%     94.40% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                 114524      0.64%     95.04% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                  77897      0.44%     95.48% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                  75239      0.42%     95.90% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                  80769      0.45%     96.36% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                 647163      3.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total           17768427                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.017683                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      0.423131                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                 273567                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles            16549862                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                  443591                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles              497311                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                 4086                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved              19683                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                 306                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts              7478951                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                1278                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                 4086                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                 439104                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles              11330114                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles       468991                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                  709266                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles             4816856                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts              7453575                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                3305                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents              1433861                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents              2722268                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.SQFullEvents              1010077                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.RenamedOperands           6209223                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups            11348054                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups        5030424                       # Number of integer rename lookups
system.cpu04.rename.fp_rename_lookups         6317627                       # Number of floating rename lookups
system.cpu04.rename.CommittedMaps             6101582                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                 107641                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts             4520                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts         4523                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                 3118560                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads            2033322                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores            470655                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads           46035                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores          35736                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                  7389828                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded              4480                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                10894664                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued            5457                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined        124403                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined        88373                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved          311                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples     17768427                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       0.613147                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      1.443657                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0          13982261     78.69%     78.69% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1           1223599      6.89%     85.58% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2            686497      3.86%     89.44% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3            366903      2.06%     91.51% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4            923495      5.20%     96.70% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5            269541      1.52%     98.22% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6            147010      0.83%     99.05% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7             79351      0.45%     99.49% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8             89770      0.51%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total      17768427                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                  5746      0.58%      0.58% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%      0.58% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%      0.58% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd               55853      5.63%      6.21% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%      6.21% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%      6.21% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult              91321      9.20%     15.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   6      0.00%     15.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     15.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     15.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     15.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     15.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     15.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     15.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     15.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     15.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     15.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     15.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     15.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     15.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     15.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     15.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     15.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     15.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     15.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     15.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     15.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     15.41% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead               829808     83.60%     99.01% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                9870      0.99%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu             1871141     17.17%     17.17% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                165      0.00%     17.18% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     17.18% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd           2127053     19.52%     36.70% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp            114754      1.05%     37.75% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     37.75% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult           740403      6.80%     44.55% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv              9038      0.08%     44.63% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     44.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     44.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     44.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     44.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     44.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     44.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     44.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     44.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     44.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     44.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     44.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     44.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.63% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.63% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead            5570643     51.13%     95.76% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite            461463      4.24%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total             10894664                       # Type of FU issued
system.cpu04.iq.rate                         0.606301                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                    992604                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.091109                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads         23250834                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes         2191584                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses      2077874                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads          17304982                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes          5327328                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses      5252703                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses              2805740                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses               9081524                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads          14083                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads        37868                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation          202                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores        12242                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads          842                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked      3664968                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                 4086                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles               7330862                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles             3060238                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts           7437407                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts            1103                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts             2033322                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts             470655                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts             4465                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents               120578                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents             2822233                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents          202                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect         1804                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect         1685                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts               3489                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts            10890677                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts             5569003                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts            3987                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                       43099                       # number of nop insts executed
system.cpu04.iew.exec_refs                    6030269                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                 298591                       # Number of branches executed
system.cpu04.iew.exec_stores                   461266                       # Number of stores executed
system.cpu04.iew.exec_rate                   0.606079                       # Inst execution rate
system.cpu04.iew.wb_sent                      7334827                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                     7330577                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                 5188042                       # num instructions producing a value
system.cpu04.iew.wb_consumers                 6382133                       # num instructions consuming a value
system.cpu04.iew.wb_rate                     0.407955                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.812901                       # average fanout of values written-back
system.cpu04.commit.commitSquashedInsts        124707                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls          4169                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts            3184                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples     17747824                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     0.411971                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     1.553975                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0     16113892     90.79%     90.79% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1       357751      2.02%     92.81% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2       239861      1.35%     94.16% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3       168750      0.95%     95.11% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4       115130      0.65%     95.76% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5        92613      0.52%     96.28% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6        81483      0.46%     96.74% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7        71363      0.40%     97.14% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8       506981      2.86%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total     17747824                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts            7311595                       # Number of instructions committed
system.cpu04.commit.committedOps              7311595                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                      2453867                       # Number of memory references committed
system.cpu04.commit.loads                     1995454                       # Number of loads committed
system.cpu04.commit.membars                        11                       # Number of memory barriers committed
system.cpu04.commit.branches                   289338                       # Number of branches committed
system.cpu04.commit.fp_insts                  5241426                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                 4390784                       # Number of committed integer instructions.
system.cpu04.commit.function_calls              10052                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass        41694      0.57%      0.57% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu        1829979     25.03%     25.60% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult           161      0.00%     25.60% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     25.60% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd      2123372     29.04%     54.64% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp       114677      1.57%     56.21% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     56.21% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult       738833     10.10%     66.32% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv         9000      0.12%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.44% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead       1995465     27.29%     93.73% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite       458414      6.27%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total         7311595                       # Class of committed instruction
system.cpu04.commit.bw_lim_events              506981                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                   24667577                       # The number of ROB reads
system.cpu04.rob.rob_writes                  14890775                       # The number of ROB writes
system.cpu04.timesIdled                          8771                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                        200640                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                    2460240                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                   7269905                       # Number of Instructions Simulated
system.cpu04.committedOps                     7269905                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             2.471706                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       2.471706                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             0.404579                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       0.404579                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                8512690                       # number of integer regfile reads
system.cpu04.int_regfile_writes               1463466                       # number of integer regfile writes
system.cpu04.fp_regfile_reads                 6286641                       # number of floating regfile reads
system.cpu04.fp_regfile_writes                4694370                       # number of floating regfile writes
system.cpu04.misc_regfile_reads                  5149                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                   30                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements          306894                       # number of replacements
system.cpu04.dcache.tags.tagsinuse          59.801553                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs           1460047                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs          306956                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs            4.756535                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle      1618616277                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    59.801553                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.934399                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.934399                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses         5229265                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses        5229265                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data      1231576                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total       1231576                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data       220926                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total       220926                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data           13                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data           11                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data      1452502                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total        1452502                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data      1452502                       # number of overall hits
system.cpu04.dcache.overall_hits::total       1452502                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data       768804                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total       768804                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data       237473                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total       237473                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data            3                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data            3                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data      1006277                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total      1006277                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data      1006277                       # number of overall misses
system.cpu04.dcache.overall_misses::total      1006277                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data 113055788340                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total 113055788340                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data  51435778593                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total  51435778593                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data        20898                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total        20898                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data        29025                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total        29025                       # number of StoreCondReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data 164491566933                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total 164491566933                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data 164491566933                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total 164491566933                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data      2000380                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total      2000380                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data       458399                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total       458399                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data      2458779                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total      2458779                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data      2458779                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total      2458779                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.384329                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.384329                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.518049                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.518049                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.187500                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.187500                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.214286                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.214286                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.409259                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.409259                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.409259                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.409259                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 147054.110462                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 147054.110462                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 216596.322921                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 216596.322921                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data         6966                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data         9675                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total         9675                       # average StoreCondReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 163465.494027                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 163465.494027                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 163465.494027                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 163465.494027                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs      8463409                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs          232018                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    36.477381                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks       207542                       # number of writebacks
system.cpu04.dcache.writebacks::total          207542                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data       514444                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total       514444                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data       176385                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total       176385                       # number of WriteReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data       690829                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total       690829                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data       690829                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total       690829                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data       254360                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total       254360                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data        61088                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total        61088                       # number of WriteReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data            3                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data            3                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data       315448                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total       315448                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data       315448                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total       315448                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data  50454832041                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total  50454832041                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data  14941847507                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total  14941847507                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data        17415                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total        17415                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data        25542                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total        25542                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data  65396679548                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total  65396679548                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data  65396679548                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total  65396679548                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.127156                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.127156                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.133264                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.133264                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.187500                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.187500                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data     0.214286                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total     0.214286                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.128295                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.128295                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.128295                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.128295                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 198359.930968                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 198359.930968                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 244595.460762                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 244595.460762                       # average WriteReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data         8514                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total         8514                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 207313.660407                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 207313.660407                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 207313.660407                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 207313.660407                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements            3894                       # number of replacements
system.cpu04.icache.tags.tagsinuse         465.420943                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs            606296                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs            4406                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs          137.606900                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle      6350304285                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst   465.420943                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.909025                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.909025                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          165                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3          213                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::4          134                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses         1226614                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses        1226614                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst       606296                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        606296                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst       606296                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         606296                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst       606296                       # number of overall hits
system.cpu04.icache.overall_hits::total        606296                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst         4808                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         4808                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst         4808                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         4808                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst         4808                       # number of overall misses
system.cpu04.icache.overall_misses::total         4808                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst    471076861                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total    471076861                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst    471076861                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total    471076861                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst    471076861                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total    471076861                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst       611104                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       611104                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst       611104                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       611104                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst       611104                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       611104                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.007868                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.007868                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.007868                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.007868                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.007868                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.007868                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 97977.716514                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 97977.716514                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 97977.716514                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 97977.716514                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 97977.716514                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 97977.716514                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks         3894                       # number of writebacks
system.cpu04.icache.writebacks::total            3894                       # number of writebacks
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst          402                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total          402                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst          402                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total          402                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst          402                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total          402                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst         4406                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total         4406                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst         4406                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total         4406                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst         4406                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total         4406                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst    423694129                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total    423694129                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst    423694129                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total    423694129                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst    423694129                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total    423694129                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.007210                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.007210                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.007210                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.007210                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.007210                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.007210                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 96162.988879                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 96162.988879                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 96162.988879                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 96162.988879                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 96162.988879                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 96162.988879                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                323754                       # Number of BP lookups
system.cpu05.branchPred.condPredicted          289887                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect            3484                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups             213767                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                159253                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           74.498402                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                 12204                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu05.branchPred.indirectLookups            30                       # Number of indirect predictor lookups.
system.cpu05.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu05.branchPred.indirectMisses             30                       # Number of indirect misses.
system.cpu05.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                    5592026                       # DTB read hits
system.cpu05.dtb.read_misses                     5694                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                5597720                       # DTB read accesses
system.cpu05.dtb.write_hits                    461203                       # DTB write hits
system.cpu05.dtb.write_misses                     641                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                461844                       # DTB write accesses
system.cpu05.dtb.data_hits                    6053229                       # DTB hits
system.cpu05.dtb.data_misses                     6335                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                6059564                       # DTB accesses
system.cpu05.itb.fetch_hits                    614478                       # ITB hits
system.cpu05.itb.fetch_misses                      97                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                614575                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                       18082882                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles           119026                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                      7626928                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                    323754                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches           171457                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                    17791080                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                  9317                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.TlbCycles                      475                       # Number of cycles fetch has spent waiting for tlb
system.cpu05.fetch.MiscStallCycles                405                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu05.fetch.PendingTrapStallCycles         6273                       # Number of stall cycles due to pending traps
system.cpu05.fetch.IcacheWaitRetryStallCycles         1708                       # Number of stall cycles due to full MSHR
system.cpu05.fetch.CacheLines                  614478                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                 856                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.ItlbSquashes                     1                       # Number of outstanding ITLB misses that were squashed
system.cpu05.fetch.rateDist::samples         17923635                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            0.425524                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           1.670613                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0               16642116     92.85%     92.85% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                  90713      0.51%     93.36% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                  97141      0.54%     93.90% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                  94581      0.53%     94.43% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                 114821      0.64%     95.07% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                  81055      0.45%     95.52% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                  75278      0.42%     95.94% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                  81477      0.45%     96.39% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                 646453      3.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total           17923635                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.017904                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      0.421776                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                 263364                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles            16714167                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                  438661                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles              503089                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                 4344                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved              19458                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                 322                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts              7486619                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                1390                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                 4344                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                 429473                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles              11505275                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles       411098                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                  709418                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles             4864017                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts              7458118                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                1999                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents              1480527                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents              2771473                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.SQFullEvents               988102                       # Number of times rename has blocked due to SQ full
system.cpu05.rename.RenamedOperands           6200683                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups            11336230                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups        5033517                       # Number of integer rename lookups
system.cpu05.rename.fp_rename_lookups         6302710                       # Number of floating rename lookups
system.cpu05.rename.CommittedMaps             6082098                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                 118585                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts             4533                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts         4548                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                 3149553                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads            2039330                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores            475117                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads           45651                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores          37422                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                  7397103                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded              4493                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                10920724                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued            6058                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined        145461                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined       102012                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved          322                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples     17923635                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       0.609292                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      1.434531                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0          14095110     78.64%     78.64% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1           1264019      7.05%     85.69% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2            686783      3.83%     89.52% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3            369507      2.06%     91.59% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4            926917      5.17%     96.76% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5            271673      1.52%     98.27% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6            144835      0.81%     99.08% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7             78753      0.44%     99.52% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8             86038      0.48%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total      17923635                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                  4754      0.48%      0.48% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%      0.48% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%      0.48% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd               55941      5.61%      6.09% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%      6.09% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%      6.09% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult              90646      9.10%     15.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                  36      0.00%     15.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     15.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     15.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     15.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     15.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     15.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     15.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     15.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     15.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     15.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     15.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     15.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     15.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     15.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     15.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     15.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     15.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     15.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     15.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     15.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     15.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead               834593     83.77%     98.96% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite               10361      1.04%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu             1872947     17.15%     17.15% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                163      0.00%     17.15% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     17.15% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd           2126362     19.47%     36.62% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp            114756      1.05%     37.67% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     37.67% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult           736106      6.74%     44.41% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv              9040      0.08%     44.50% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     44.50% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     44.50% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     44.50% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     44.50% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     44.50% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     44.50% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     44.50% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     44.50% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     44.50% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     44.50% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.50% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     44.50% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.50% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.50% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.50% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.50% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.50% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.50% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     44.50% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.50% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.50% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead            5599326     51.27%     95.77% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite            462020      4.23%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total             10920724                       # Type of FU issued
system.cpu05.iq.rate                         0.603926                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                    996331                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.091233                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads         23449191                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes         2207562                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses      2080955                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads          17318281                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes          5339677                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses      5246958                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses              2828496                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses               9088555                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads          14003                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads        45589                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation          183                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores        16314                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads          846                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked      3692591                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                 4344                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles               7287858                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles             3315069                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts           7444367                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts             838                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts             2039330                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts             475117                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts             4479                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents               130076                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents             3066909                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents          183                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect         1856                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect         1601                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts               3457                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts            10916778                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts             5597727                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts            3946                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                       42771                       # number of nop insts executed
system.cpu05.iew.exec_refs                    6059571                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                 302221                       # Number of branches executed
system.cpu05.iew.exec_stores                   461844                       # Number of stores executed
system.cpu05.iew.exec_rate                   0.603708                       # Inst execution rate
system.cpu05.iew.wb_sent                      7335057                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                     7327913                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                 5184474                       # num instructions producing a value
system.cpu05.iew.wb_consumers                 6379430                       # num instructions consuming a value
system.cpu05.iew.wb_rate                     0.405240                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.812686                       # average fanout of values written-back
system.cpu05.commit.commitSquashedInsts        144885                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls          4171                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts            3170                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples     17899918                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     0.407679                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     1.548388                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0     16282040     90.96%     90.96% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1       339032      1.89%     92.86% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2       244710      1.37%     94.22% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3       173854      0.97%     95.19% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4       104535      0.58%     95.78% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5        92289      0.52%     96.29% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6        82061      0.46%     96.75% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7        75719      0.42%     97.17% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8       505678      2.83%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total     17899918                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts            7297422                       # Number of instructions committed
system.cpu05.commit.committedOps              7297422                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                      2452544                       # Number of memory references committed
system.cpu05.commit.loads                     1993741                       # Number of loads committed
system.cpu05.commit.membars                        11                       # Number of memory barriers committed
system.cpu05.commit.branches                   291557                       # Number of branches committed
system.cpu05.commit.fp_insts                  5233253                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                 4386343                       # Number of committed integer instructions.
system.cpu05.commit.function_calls              10025                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass        41291      0.57%      0.57% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu        1824565     25.00%     25.57% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult           161      0.00%     25.57% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     25.57% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd      2121080     29.07%     54.64% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp       114677      1.57%     56.21% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     56.21% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult       734093     10.06%     66.27% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv         9000      0.12%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.39% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead       1993752     27.32%     93.71% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite       458803      6.29%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total         7297422                       # Class of committed instruction
system.cpu05.commit.bw_lim_events              505678                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                   24823248                       # The number of ROB reads
system.cpu05.rob.rob_writes                  14905706                       # The number of ROB writes
system.cpu05.timesIdled                          7670                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                        159247                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                    2345161                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                   7256135                       # Number of Instructions Simulated
system.cpu05.committedOps                     7256135                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             2.492082                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       2.492082                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             0.401271                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       0.401271                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                8536263                       # number of integer regfile reads
system.cpu05.int_regfile_writes               1460859                       # number of integer regfile writes
system.cpu05.fp_regfile_reads                 6270345                       # number of floating regfile reads
system.cpu05.fp_regfile_writes                4684734                       # number of floating regfile writes
system.cpu05.misc_regfile_reads                  5578                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements          310839                       # number of replacements
system.cpu05.dcache.tags.tagsinuse          59.748641                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs           1448475                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs          310901                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs            4.658959                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle      1618274943                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    59.748641                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.933573                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.933573                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses         5236189                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses        5236189                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data      1222361                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total       1222361                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data       217752                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total       217752                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data           12                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data           11                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data      1440113                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total        1440113                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data      1440113                       # number of overall hits
system.cpu05.dcache.overall_hits::total       1440113                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data       778922                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total       778922                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data       241039                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total       241039                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data            2                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data            1                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data      1019961                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total      1019961                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data      1019961                       # number of overall misses
system.cpu05.dcache.overall_misses::total      1019961                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data 114474266793                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total 114474266793                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data  52565823290                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total  52565823290                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data        13932                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total        13932                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data         5805                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total         5805                       # number of StoreCondReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data 167040090083                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total 167040090083                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data 167040090083                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total 167040090083                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data      2001283                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total      2001283                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data       458791                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total       458791                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data      2460074                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total      2460074                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data      2460074                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total      2460074                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.389211                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.389211                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.525379                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.525379                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.083333                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.083333                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.414606                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.414606                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.414606                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.414606                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 146964.993662                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 146964.993662                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 218080.158356                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 218080.158356                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data         6966                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data         5805                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 163771.056034                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 163771.056034                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 163771.056034                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 163771.056034                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs      8631210                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs          238191                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs    36.236508                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks       208119                       # number of writebacks
system.cpu05.dcache.writebacks::total          208119                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data       520820                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total       520820                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data       178871                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total       178871                       # number of WriteReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data       699691                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total       699691                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data       699691                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total       699691                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data       258102                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total       258102                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data        62168                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total        62168                       # number of WriteReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data            2                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data            1                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data       320270                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total       320270                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data       320270                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total       320270                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data  51327899397                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total  51327899397                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data  15164932959                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total  15164932959                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data  66492832356                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total  66492832356                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data  66492832356                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total  66492832356                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.128968                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.128968                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.135504                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.135504                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.130187                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.130187                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.130187                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.130187                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 198866.724772                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 198866.724772                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 243934.708516                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 243934.708516                       # average WriteReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data         4644                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 207614.926019                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 207614.926019                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 207614.926019                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 207614.926019                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements            3467                       # number of replacements
system.cpu05.icache.tags.tagsinuse         464.350350                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs            610108                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs            3979                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs          153.331993                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle      9602968851                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst   464.350350                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.906934                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.906934                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          136                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3          205                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          171                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses         1232909                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses        1232909                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst       610108                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total        610108                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst       610108                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total         610108                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst       610108                       # number of overall hits
system.cpu05.icache.overall_hits::total        610108                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst         4357                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         4357                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst         4357                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         4357                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst         4357                       # number of overall misses
system.cpu05.icache.overall_misses::total         4357                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst    391447348                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total    391447348                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst    391447348                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total    391447348                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst    391447348                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total    391447348                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst       614465                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total       614465                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst       614465                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total       614465                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst       614465                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total       614465                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.007091                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.007091                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.007091                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.007091                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.007091                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.007091                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 89843.320633                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 89843.320633                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 89843.320633                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 89843.320633                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 89843.320633                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 89843.320633                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks         3467                       # number of writebacks
system.cpu05.icache.writebacks::total            3467                       # number of writebacks
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst          378                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total          378                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst          378                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total          378                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst          378                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total          378                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst         3979                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total         3979                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst         3979                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total         3979                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst         3979                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total         3979                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst    347614954                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total    347614954                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst    347614954                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total    347614954                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst    347614954                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total    347614954                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.006476                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.006476                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.006476                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.006476                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.006476                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.006476                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 87362.391053                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 87362.391053                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 87362.391053                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 87362.391053                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 87362.391053                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 87362.391053                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                333613                       # Number of BP lookups
system.cpu06.branchPred.condPredicted          297750                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect            3717                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups             231872                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                165095                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           71.200921                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                 12632                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu06.branchPred.indirectLookups            28                       # Number of indirect predictor lookups.
system.cpu06.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu06.branchPred.indirectMisses             28                       # Number of indirect misses.
system.cpu06.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                    5636457                       # DTB read hits
system.cpu06.dtb.read_misses                     8219                       # DTB read misses
system.cpu06.dtb.read_acv                           5                       # DTB read access violations
system.cpu06.dtb.read_accesses                5644676                       # DTB read accesses
system.cpu06.dtb.write_hits                    462863                       # DTB write hits
system.cpu06.dtb.write_misses                     989                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                463852                       # DTB write accesses
system.cpu06.dtb.data_hits                    6099320                       # DTB hits
system.cpu06.dtb.data_misses                     9208                       # DTB misses
system.cpu06.dtb.data_acv                           5                       # DTB access violations
system.cpu06.dtb.data_accesses                6108528                       # DTB accesses
system.cpu06.itb.fetch_hits                    625533                       # ITB hits
system.cpu06.itb.fetch_misses                      87                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                625620                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                       18159556                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles           109175                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                      7727943                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                    333613                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches           177727                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                    17851821                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                 10501                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                586                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu06.fetch.PendingTrapStallCycles         4768                       # Number of stall cycles due to pending traps
system.cpu06.fetch.IcacheWaitRetryStallCycles         1891                       # Number of stall cycles due to full MSHR
system.cpu06.fetch.CacheLines                  625533                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                 919                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples         17973501                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            0.429963                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           1.677941                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0               16672504     92.76%     92.76% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                  92195      0.51%     93.27% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                 101290      0.56%     93.84% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                  94996      0.53%     94.37% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                 117746      0.66%     95.02% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                  80466      0.45%     95.47% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                  78506      0.44%     95.91% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                  82554      0.46%     96.37% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                 653244      3.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total           17973501                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.018371                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      0.425558                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                 267471                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles            16748151                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                  443141                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles              509767                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                 4961                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved              20514                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                 296                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts              7567715                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                1125                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                 4961                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                 437442                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles              11722684                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles       335777                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                  717187                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles             4755440                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts              7535254                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                1874                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents              1442691                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents              2690859                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.SQFullEvents               970466                       # Number of times rename has blocked due to SQ full
system.cpu06.rename.RenamedOperands           6255483                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups            11440538                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups        5127337                       # Number of integer rename lookups
system.cpu06.rename.fp_rename_lookups         6313198                       # Number of floating rename lookups
system.cpu06.rename.CommittedMaps             6112465                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                 143018                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts             4570                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts         4597                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                 3185244                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads            2065672                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores            482226                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads           46140                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores          38952                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                  7470902                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded              4519                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                11006370                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued            4911                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined        179346                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined       123556                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved          503                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples     17973501                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       0.612367                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      1.439104                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0          14123567     78.58%     78.58% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1           1262483      7.02%     85.60% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2            690043      3.84%     89.44% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3            384466      2.14%     91.58% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4            927335      5.16%     96.74% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5            271806      1.51%     98.25% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6            145217      0.81%     99.06% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7             77941      0.43%     99.50% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8             90643      0.50%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total      17973501                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                  6128      0.61%      0.61% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0      0.00%      0.61% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%      0.61% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd               56306      5.62%      6.24% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%      6.24% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%      6.24% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult              90899      9.08%     15.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                  12      0.00%     15.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     15.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     15.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     15.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     15.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     15.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     15.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     15.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     15.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     15.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     15.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     15.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     15.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     15.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     15.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     15.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     15.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     15.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     15.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     15.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     15.32% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead               838533     83.77%     99.09% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                9157      0.91%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu             1907837     17.33%     17.33% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                172      0.00%     17.34% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     17.34% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd           2130529     19.36%     36.69% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp            114752      1.04%     37.74% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     37.74% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult           733704      6.67%     44.40% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv              9037      0.08%     44.48% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     44.48% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     44.48% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     44.48% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     44.48% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     44.48% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     44.48% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     44.48% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     44.48% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     44.48% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     44.48% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.48% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     44.48% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.48% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.48% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.48% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.48% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.48% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.48% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     44.48% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.48% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.48% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead            5646342     51.30%     95.78% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite            463993      4.22%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total             11006370                       # Type of FU issued
system.cpu06.iq.rate                         0.606092                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                   1001035                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.090951                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads         23611392                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes         2277767                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses      2128552                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads          17380795                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes          5377181                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses      5257684                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses              2886655                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses               9120746                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads          13978                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads        55689                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation          183                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores        22318                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads          841                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked      3717624                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                 4961                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles               7169762                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles             3649906                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts           7518271                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts             890                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts             2065672                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts             482226                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts             4505                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents               126093                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents             3409476                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents          183                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect         2075                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect         1652                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts               3727                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts            11002331                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts             5644698                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts            4039                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                       42850                       # number of nop insts executed
system.cpu06.iew.exec_refs                    6108550                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                 309054                       # Number of branches executed
system.cpu06.iew.exec_stores                   463852                       # Number of stores executed
system.cpu06.iew.exec_rate                   0.605870                       # Inst execution rate
system.cpu06.iew.wb_sent                      7396503                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                     7386236                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                 5222171                       # num instructions producing a value
system.cpu06.iew.wb_consumers                 6437081                       # num instructions consuming a value
system.cpu06.iew.wb_rate                     0.406741                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.811264                       # average fanout of values written-back
system.cpu06.commit.commitSquashedInsts        178065                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls          4016                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts            3428                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples     17946010                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     0.408861                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     1.547323                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0     16307876     90.87%     90.87% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1       351508      1.96%     92.83% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2       245795      1.37%     94.20% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3       171274      0.95%     95.15% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4       112821      0.63%     95.78% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5        92798      0.52%     96.30% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6        83668      0.47%     96.77% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7        78939      0.44%     97.21% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8       501331      2.79%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total     17946010                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts            7337423                       # Number of instructions committed
system.cpu06.commit.committedOps              7337423                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                      2469891                       # Number of memory references committed
system.cpu06.commit.loads                     2009983                       # Number of loads committed
system.cpu06.commit.membars                        11                       # Number of memory barriers committed
system.cpu06.commit.branches                   295838                       # Number of branches committed
system.cpu06.commit.fp_insts                  5240811                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                 4424911                       # Number of committed integer instructions.
system.cpu06.commit.function_calls               9715                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass        41352      0.56%      0.56% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu        1846784     25.17%     25.73% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult           161      0.00%     25.74% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     25.74% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd      2124014     28.95%     54.68% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp       114677      1.56%     56.25% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     56.25% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult       731533      9.97%     66.22% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv         9000      0.12%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead       2009994     27.39%     93.73% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite       459908      6.27%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total         7337423                       # Class of committed instruction
system.cpu06.commit.bw_lim_events              501331                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                   24942175                       # The number of ROB reads
system.cpu06.rob.rob_writes                  15056179                       # The number of ROB writes
system.cpu06.timesIdled                          6622                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                        186055                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                    2261595                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                   7296075                       # Number of Instructions Simulated
system.cpu06.committedOps                     7296075                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             2.488949                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       2.488949                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             0.401776                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       0.401776                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                8638046                       # number of integer regfile reads
system.cpu06.int_regfile_writes               1496316                       # number of integer regfile writes
system.cpu06.fp_regfile_reads                 6273414                       # number of floating regfile reads
system.cpu06.fp_regfile_writes                4692874                       # number of floating regfile writes
system.cpu06.misc_regfile_reads                  6758                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements          315900                       # number of replacements
system.cpu06.dcache.tags.tagsinuse          59.641474                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs           1462273                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs          315962                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs            4.628003                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle      1618058997                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data    59.641474                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.931898                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.931898                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses         5286607                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses        5286607                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data      1233187                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total       1233187                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data       222773                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total       222773                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data           12                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data           11                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data      1455960                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total        1455960                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data      1455960                       # number of overall hits
system.cpu06.dcache.overall_hits::total       1455960                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data       789137                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total       789137                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data       237123                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total       237123                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data            2                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data            1                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data      1026260                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total      1026260                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data      1026260                       # number of overall misses
system.cpu06.dcache.overall_misses::total      1026260                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data 116190642753                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total 116190642753                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data  52537371152                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total  52537371152                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data        13932                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total        13932                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data         5805                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total         5805                       # number of StoreCondReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data 168728013905                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total 168728013905                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data 168728013905                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total 168728013905                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data      2022324                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total      2022324                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data       459896                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total       459896                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data      2482220                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total      2482220                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data      2482220                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total      2482220                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.390213                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.390213                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.515601                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.515601                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.083333                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.083333                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.413444                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.413444                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.413444                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.413444                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 147237.606085                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 147237.606085                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 221561.683818                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 221561.683818                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data         6966                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data         5805                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 164410.591765                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 164410.591765                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 164410.591765                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 164410.591765                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs      8614748                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs          242087                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs    35.585339                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks       211929                       # number of writebacks
system.cpu06.dcache.writebacks::total          211929                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data       525407                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total       525407                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data       175076                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total       175076                       # number of WriteReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data       700483                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total       700483                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data       700483                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total       700483                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data       263730                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total       263730                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data        62047                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total        62047                       # number of WriteReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data            2                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data            1                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data       325777                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total       325777                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data       325777                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total       325777                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data  51572883168                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total  51572883168                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data  14987405356                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total  14987405356                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data  66560288524                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total  66560288524                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data  66560288524                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total  66560288524                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.130409                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.130409                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.134915                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.134915                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.131244                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.131244                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.131244                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.131244                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 195551.826368                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 195551.826368                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 241549.234548                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 241549.234548                       # average WriteReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data         4644                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 204312.423910                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 204312.423910                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 204312.423910                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 204312.423910                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements            3114                       # number of replacements
system.cpu06.icache.tags.tagsinuse         463.583721                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs            621464                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs            3626                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs          171.391065                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle     15084427176                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst   463.583721                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.905437                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.905437                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          115                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3          199                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          198                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses         1254656                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses        1254656                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst       621464                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total        621464                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst       621464                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total         621464                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst       621464                       # number of overall hits
system.cpu06.icache.overall_hits::total        621464                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst         4051                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         4051                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst         4051                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         4051                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst         4051                       # number of overall misses
system.cpu06.icache.overall_misses::total         4051                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst    432294795                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total    432294795                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst    432294795                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total    432294795                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst    432294795                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total    432294795                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst       625515                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total       625515                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst       625515                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total       625515                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst       625515                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total       625515                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.006476                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.006476                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.006476                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.006476                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.006476                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.006476                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 106713.106640                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 106713.106640                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 106713.106640                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 106713.106640                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 106713.106640                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 106713.106640                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks         3114                       # number of writebacks
system.cpu06.icache.writebacks::total            3114                       # number of writebacks
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst          425                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total          425                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst          425                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total          425                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst          425                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total          425                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst         3626                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total         3626                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst         3626                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total         3626                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst         3626                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total         3626                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst    380099718                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total    380099718                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst    380099718                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total    380099718                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst    380099718                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total    380099718                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.005797                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.005797                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.005797                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.005797                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.005797                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.005797                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 104826.177055                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 104826.177055                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 104826.177055                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 104826.177055                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 104826.177055                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 104826.177055                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                332872                       # Number of BP lookups
system.cpu07.branchPred.condPredicted          297404                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect            3638                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups             240781                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                164694                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           68.399915                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                 12437                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu07.branchPred.indirectLookups            28                       # Number of indirect predictor lookups.
system.cpu07.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu07.branchPred.indirectMisses             28                       # Number of indirect misses.
system.cpu07.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                    5645368                       # DTB read hits
system.cpu07.dtb.read_misses                     8097                       # DTB read misses
system.cpu07.dtb.read_acv                           5                       # DTB read access violations
system.cpu07.dtb.read_accesses                5653465                       # DTB read accesses
system.cpu07.dtb.write_hits                    462533                       # DTB write hits
system.cpu07.dtb.write_misses                    1161                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                463694                       # DTB write accesses
system.cpu07.dtb.data_hits                    6107901                       # DTB hits
system.cpu07.dtb.data_misses                     9258                       # DTB misses
system.cpu07.dtb.data_acv                           5                       # DTB access violations
system.cpu07.dtb.data_accesses                6117159                       # DTB accesses
system.cpu07.itb.fetch_hits                    624417                       # ITB hits
system.cpu07.itb.fetch_misses                      90                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                624507                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                       18111473                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles           108012                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                      7719133                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                    332872                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches           177131                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                    17797980                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                 10333                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.TlbCycles                       33                       # Number of cycles fetch has spent waiting for tlb
system.cpu07.fetch.MiscStallCycles                697                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu07.fetch.PendingTrapStallCycles         4116                       # Number of stall cycles due to pending traps
system.cpu07.fetch.IcacheWaitRetryStallCycles         1911                       # Number of stall cycles due to full MSHR
system.cpu07.fetch.CacheLines                  624417                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                 898                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.ItlbSquashes                     1                       # Number of outstanding ITLB misses that were squashed
system.cpu07.fetch.rateDist::samples         17917925                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            0.430805                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           1.679544                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0               16618001     92.75%     92.75% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                  93401      0.52%     93.27% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                 100225      0.56%     93.83% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                  94347      0.53%     94.35% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                 118746      0.66%     95.02% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                  80732      0.45%     95.47% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                  76220      0.43%     95.89% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                  83747      0.47%     96.36% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                 652506      3.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total           17917925                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.018379                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      0.426201                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                 267685                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles            16693623                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                  440999                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles              510729                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                 4879                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved              20519                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                 295                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts              7561898                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                1124                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                 4879                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                 435651                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles              11558799                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles       344019                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                  716493                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles             4858074                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts              7530896                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                1987                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents              1495202                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents              2775090                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.SQFullEvents               991009                       # Number of times rename has blocked due to SQ full
system.cpu07.rename.RenamedOperands           6251900                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups            11433698                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups        5123821                       # Number of integer rename lookups
system.cpu07.rename.fp_rename_lookups         6309874                       # Number of floating rename lookups
system.cpu07.rename.CommittedMaps             6113485                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                 138415                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts             4579                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts         4610                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                 3196032                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads            2064614                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores            482023                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads           46234                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores          39228                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                  7468305                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded              4531                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                11015165                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued            4847                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined        175316                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined       121031                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved          430                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples     17917925                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       0.614757                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      1.439690                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0          14068003     78.51%     78.51% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1           1256813      7.01%     85.53% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2            691059      3.86%     89.38% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3            375533      2.10%     91.48% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4            943113      5.26%     96.74% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5            273207      1.52%     98.27% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6            146632      0.82%     99.09% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7             77164      0.43%     99.52% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8             86401      0.48%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total      17917925                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                  5071      0.51%      0.51% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%      0.51% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%      0.51% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd               56402      5.63%      6.13% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%      6.13% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%      6.13% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult              90809      9.06%     15.19% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   4      0.00%     15.19% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     15.19% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     15.19% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     15.19% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     15.19% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     15.19% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     15.19% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     15.19% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     15.19% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     15.19% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     15.19% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     15.19% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     15.19% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     15.19% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     15.19% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     15.19% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     15.19% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     15.19% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     15.19% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     15.19% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.19% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     15.19% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead               841022     83.88%     99.07% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                9335      0.93%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu             1908008     17.32%     17.32% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                174      0.00%     17.32% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     17.32% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd           2130359     19.34%     36.66% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp            114756      1.04%     37.71% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     37.71% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult           733833      6.66%     44.37% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv              9039      0.08%     44.45% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     44.45% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     44.45% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     44.45% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     44.45% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     44.45% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     44.45% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     44.45% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     44.45% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     44.45% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     44.45% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.45% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     44.45% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.45% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.45% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.45% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.45% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.45% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.45% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     44.45% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.45% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.45% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead            5655133     51.34%     95.79% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite            463859      4.21%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total             11015165                       # Type of FU issued
system.cpu07.iq.rate                         0.608187                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                   1002643                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.091024                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads         23544437                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes         2275412                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses      2128485                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads          17411308                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes          5372929                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses      5256487                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses              2880072                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses               9137732                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads          13959                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads        54376                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation          192                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores        22030                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads          845                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked      3727454                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                 4879                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles               7029205                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles             3603933                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts           7515552                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts            1048                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts             2064614                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts             482023                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts             4517                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents               116145                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents             3371427                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents          192                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect         2021                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect         1589                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts               3610                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts            11010580                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts             5653509                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts            4585                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                       42716                       # number of nop insts executed
system.cpu07.iew.exec_refs                    6117203                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                 308971                       # Number of branches executed
system.cpu07.iew.exec_stores                   463694                       # Number of stores executed
system.cpu07.iew.exec_rate                   0.607934                       # Inst execution rate
system.cpu07.iew.wb_sent                      7395204                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                     7384972                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                 5203995                       # num instructions producing a value
system.cpu07.iew.wb_consumers                 6407052                       # num instructions consuming a value
system.cpu07.iew.wb_rate                     0.407751                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.812229                       # average fanout of values written-back
system.cpu07.commit.commitSquashedInsts        174239                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls          4101                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts            3351                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples     17890668                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     0.410202                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     1.552377                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0     16261423     90.89%     90.89% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1       344982      1.93%     92.82% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2       243704      1.36%     94.18% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3       172223      0.96%     95.15% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4       108673      0.61%     95.75% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5        94499      0.53%     96.28% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6        82362      0.46%     96.74% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7        74051      0.41%     97.16% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8       508751      2.84%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total     17890668                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts            7338783                       # Number of instructions committed
system.cpu07.commit.committedOps              7338783                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                      2470231                       # Number of memory references committed
system.cpu07.commit.loads                     2010238                       # Number of loads committed
system.cpu07.commit.membars                        11                       # Number of memory barriers committed
system.cpu07.commit.branches                   296263                       # Number of branches committed
system.cpu07.commit.fp_insts                  5240811                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                 4426186                       # Number of committed integer instructions.
system.cpu07.commit.function_calls               9885                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass        41267      0.56%      0.56% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu        1847889     25.18%     25.74% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult           161      0.00%     25.74% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     25.74% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd      2124014     28.94%     54.69% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp       114677      1.56%     56.25% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     56.25% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult       731533      9.97%     66.22% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv         9000      0.12%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead       2010249     27.39%     93.73% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite       459993      6.27%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total         7338783                       # Class of committed instruction
system.cpu07.commit.bw_lim_events              508751                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                   24877168                       # The number of ROB reads
system.cpu07.rob.rob_writes                  15050791                       # The number of ROB writes
system.cpu07.timesIdled                          6957                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                        193548                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                    2309103                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                   7297520                       # Number of Instructions Simulated
system.cpu07.committedOps                     7297520                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             2.481867                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       2.481867                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             0.402923                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       0.402923                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                8646198                       # number of integer regfile reads
system.cpu07.int_regfile_writes               1496661                       # number of integer regfile writes
system.cpu07.fp_regfile_reads                 6272679                       # number of floating regfile reads
system.cpu07.fp_regfile_writes                4691802                       # number of floating regfile writes
system.cpu07.misc_regfile_reads                  7965                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements          312364                       # number of replacements
system.cpu07.dcache.tags.tagsinuse          59.637270                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs           1462627                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs          312426                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs            4.681515                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle      1618853121                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data    59.637270                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.931832                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.931832                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses         5282497                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses        5282497                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data      1234944                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total       1234944                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data       219372                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total       219372                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data           12                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data           11                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data      1454316                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total        1454316                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data      1454316                       # number of overall hits
system.cpu07.dcache.overall_hits::total       1454316                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data       786592                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total       786592                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data       240609                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total       240609                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data            2                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data            1                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data      1027201                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total      1027201                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data      1027201                       # number of overall misses
system.cpu07.dcache.overall_misses::total      1027201                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data 115617762396                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total 115617762396                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data  52893860848                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total  52893860848                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data        13932                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total        13932                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data         5805                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total         5805                       # number of StoreCondReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data 168511623244                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total 168511623244                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data 168511623244                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total 168511623244                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data      2021536                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total      2021536                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data       459981                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total       459981                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data      2481517                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total      2481517                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data      2481517                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total      2481517                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.389106                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.389106                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.523085                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.523085                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.083333                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.083333                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.413941                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.413941                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.413941                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.413941                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 146985.683043                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 146985.683043                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 219833.259969                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 219833.259969                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data         6966                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data         5805                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 164049.317752                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 164049.317752                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 164049.317752                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 164049.317752                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs      8515472                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs          239573                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs    35.544373                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks       212611                       # number of writebacks
system.cpu07.dcache.writebacks::total          212611                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data       524905                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total       524905                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data       178385                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total       178385                       # number of WriteReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data       703290                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total       703290                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data       703290                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total       703290                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data       261687                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total       261687                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data        62224                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total        62224                       # number of WriteReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data            2                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data            1                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data       323911                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total       323911                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data       323911                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total       323911                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data  51183733383                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total  51183733383                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data  15047084827                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total  15047084827                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data  66230818210                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total  66230818210                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data  66230818210                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total  66230818210                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.129450                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.129450                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.135275                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.135275                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.130529                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.130529                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.130529                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.130529                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 195591.425569                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 195591.425569                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 241821.239827                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 241821.239827                       # average WriteReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data         4644                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 204472.272353                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 204472.272353                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 204472.272353                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 204472.272353                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements            3078                       # number of replacements
system.cpu07.icache.tags.tagsinuse         463.465120                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs            620390                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs            3590                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs          172.810585                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle     15084427176                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst   463.465120                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.905205                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.905205                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          116                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3          193                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          203                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses         1252376                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses        1252376                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst       620390                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total        620390                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst       620390                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total         620390                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst       620390                       # number of overall hits
system.cpu07.icache.overall_hits::total        620390                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst         4003                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         4003                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst         4003                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         4003                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst         4003                       # number of overall misses
system.cpu07.icache.overall_misses::total         4003                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst    438378450                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total    438378450                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst    438378450                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total    438378450                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst    438378450                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total    438378450                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst       624393                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total       624393                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst       624393                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total       624393                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst       624393                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total       624393                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.006411                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.006411                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.006411                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.006411                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.006411                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.006411                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 109512.478141                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 109512.478141                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 109512.478141                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 109512.478141                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 109512.478141                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 109512.478141                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks         3078                       # number of writebacks
system.cpu07.icache.writebacks::total            3078                       # number of writebacks
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst          413                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total          413                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst          413                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total          413                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst          413                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total          413                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst         3590                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total         3590                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst         3590                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total         3590                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst         3590                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total         3590                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst    387120300                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total    387120300                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst    387120300                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total    387120300                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst    387120300                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total    387120300                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.005750                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.005750                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.005750                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.005750                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.005750                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.005750                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 107832.952646                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 107832.952646                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 107832.952646                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 107832.952646                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 107832.952646                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 107832.952646                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                328553                       # Number of BP lookups
system.cpu08.branchPred.condPredicted          293297                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect            3707                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups             221807                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                161320                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           72.729896                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                 12340                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu08.branchPred.indirectLookups            29                       # Number of indirect predictor lookups.
system.cpu08.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu08.branchPred.indirectMisses             29                       # Number of indirect misses.
system.cpu08.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                    5613600                       # DTB read hits
system.cpu08.dtb.read_misses                     5517                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                5619117                       # DTB read accesses
system.cpu08.dtb.write_hits                    461425                       # DTB write hits
system.cpu08.dtb.write_misses                     640                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                462065                       # DTB write accesses
system.cpu08.dtb.data_hits                    6075025                       # DTB hits
system.cpu08.dtb.data_misses                     6157                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                6081182                       # DTB accesses
system.cpu08.itb.fetch_hits                    619329                       # ITB hits
system.cpu08.itb.fetch_misses                      90                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                619419                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                       18166039                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles           129151                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                      7683952                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                    328553                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches           173660                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                    17842700                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                  9873                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.TlbCycles                       47                       # Number of cycles fetch has spent waiting for tlb
system.cpu08.fetch.MiscStallCycles                461                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu08.fetch.PendingTrapStallCycles         5572                       # Number of stall cycles due to pending traps
system.cpu08.fetch.IcacheWaitRetryStallCycles         1265                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.CacheLines                  619329                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                 895                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.ItlbSquashes                     1                       # Number of outstanding ITLB misses that were squashed
system.cpu08.fetch.rateDist::samples         17984142                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            0.427263                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           1.674606                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0               16692817     92.82%     92.82% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                  93826      0.52%     93.34% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                  98331      0.55%     93.89% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                  94775      0.53%     94.42% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                 112581      0.63%     95.04% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                  80411      0.45%     95.49% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                  75727      0.42%     95.91% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                  82994      0.46%     96.37% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                 652680      3.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total           17984142                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.018086                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      0.422984                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                 271188                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles            16759802                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                  447002                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles              501500                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                 4640                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved              20610                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                 305                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts              7537740                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                1186                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                 4640                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                 438183                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles              11497993                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles       425677                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                  714078                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles             4903561                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts              7508230                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                2037                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents              1482574                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents              2764630                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.SQFullEvents              1039896                       # Number of times rename has blocked due to SQ full
system.cpu08.rename.RenamedOperands           6245628                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups            11415667                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups        5091895                       # Number of integer rename lookups
system.cpu08.rename.fp_rename_lookups         6323769                       # Number of floating rename lookups
system.cpu08.rename.CommittedMaps             6118227                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                 127401                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts             4581                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts         4584                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                 3151704                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads            2051891                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores            475513                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads           46031                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores          38131                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                  7443648                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded              4541                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                10973179                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued            6194                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined        151174                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined       109023                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved          393                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples     17984142                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       0.610159                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      1.438612                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0          14154885     78.71%     78.71% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1           1249324      6.95%     85.65% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2            692870      3.85%     89.51% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3            370725      2.06%     91.57% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4            930711      5.18%     96.74% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5            270832      1.51%     98.25% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6            145210      0.81%     99.06% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7             79004      0.44%     99.50% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8             90581      0.50%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total      17984142                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                  5621      0.56%      0.56% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0      0.00%      0.56% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%      0.56% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd               55610      5.58%      6.15% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%      6.15% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%      6.15% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult              90869      9.12%     15.27% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   3      0.00%     15.27% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     15.27% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     15.27% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     15.27% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     15.27% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     15.27% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     15.27% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     15.27% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     15.27% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     15.27% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     15.27% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     15.27% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     15.27% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     15.27% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     15.27% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     15.27% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     15.27% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     15.27% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     15.27% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     15.27% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.27% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     15.27% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead               834344     83.75%     99.01% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                9833      0.99%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu             1895718     17.28%     17.28% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                174      0.00%     17.28% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     17.28% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd           2132901     19.44%     36.71% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp            114750      1.05%     37.76% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     37.76% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult           737468      6.72%     44.48% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv              9038      0.08%     44.56% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     44.56% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     44.56% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     44.56% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     44.56% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     44.56% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     44.56% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     44.56% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     44.56% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     44.56% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     44.56% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.56% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     44.56% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.56% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.56% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.56% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.56% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.56% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.56% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     44.56% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.56% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.56% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead            5620888     51.22%     95.79% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite            462238      4.21%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total             10973179                       # Type of FU issued
system.cpu08.iq.rate                         0.604049                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                    996280                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.090792                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads         23570378                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes         2240758                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses      2108115                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads          17362596                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes          5358794                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses      5262167                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses              2859286                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses               9110169                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads          14044                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads        46904                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation          191                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores        16235                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads          844                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked      3701411                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                 4640                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles               7457193                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles             3093392                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts           7490925                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts            1222                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts             2051891                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts             475513                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts             4527                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents               125421                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents             2848816                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents          191                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect         2001                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect         1689                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts               3690                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts            10968897                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts             5619128                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts            4282                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                       42736                       # number of nop insts executed
system.cpu08.iew.exec_refs                    6081193                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                 305966                       # Number of branches executed
system.cpu08.iew.exec_stores                   462065                       # Number of stores executed
system.cpu08.iew.exec_rate                   0.603813                       # Inst execution rate
system.cpu08.iew.wb_sent                      7377453                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                     7370282                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                 5210806                       # num instructions producing a value
system.cpu08.iew.wb_consumers                 6406846                       # num instructions consuming a value
system.cpu08.iew.wb_rate                     0.405718                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.813318                       # average fanout of values written-back
system.cpu08.commit.commitSquashedInsts        150313                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls          4148                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts            3411                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples     17960042                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     0.408591                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     1.547541                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0     16318061     90.86%     90.86% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1       359996      2.00%     92.86% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2       243293      1.35%     94.22% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3       168147      0.94%     95.15% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4       115150      0.64%     95.79% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5        92884      0.52%     96.31% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6        83036      0.46%     96.77% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7        71741      0.40%     97.17% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8       507734      2.83%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total     17960042                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts            7338318                       # Number of instructions committed
system.cpu08.commit.committedOps              7338318                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                      2464265                       # Number of memory references committed
system.cpu08.commit.loads                     2004987                       # Number of loads committed
system.cpu08.commit.membars                        11                       # Number of memory barriers committed
system.cpu08.commit.branches                   295363                       # Number of branches committed
system.cpu08.commit.fp_insts                  5248616                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                 4417856                       # Number of committed integer instructions.
system.cpu08.commit.function_calls               9980                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass        41307      0.56%      0.56% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu        1845619     25.15%     25.71% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult           161      0.00%     25.72% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     25.72% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd      2127820     29.00%     54.71% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp       114677      1.56%     56.27% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     56.27% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult       735458     10.02%     66.30% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv         9000      0.12%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.42% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead       2004998     27.32%     93.74% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite       459278      6.26%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total         7338318                       # Class of committed instruction
system.cpu08.commit.bw_lim_events              507734                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                   24927042                       # The number of ROB reads
system.cpu08.rob.rob_writes                  14998870                       # The number of ROB writes
system.cpu08.timesIdled                          7748                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                        181897                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                    2262907                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                   7297015                       # Number of Instructions Simulated
system.cpu08.committedOps                     7297015                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             2.489516                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       2.489516                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             0.401684                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       0.401684                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                8596431                       # number of integer regfile reads
system.cpu08.int_regfile_writes               1483682                       # number of integer regfile writes
system.cpu08.fp_regfile_reads                 6286585                       # number of floating regfile reads
system.cpu08.fp_regfile_writes                4700124                       # number of floating regfile writes
system.cpu08.misc_regfile_reads                  5551                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements          311943                       # number of replacements
system.cpu08.dcache.tags.tagsinuse          59.631741                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs           1464996                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs          312005                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs            4.695425                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle      1618827579                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data    59.631741                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.931746                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.931746                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses         5261869                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses        5261869                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data      1237210                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total       1237210                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data       219292                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total       219292                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data           12                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data           11                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data      1456502                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total        1456502                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data      1456502                       # number of overall hits
system.cpu08.dcache.overall_hits::total       1456502                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data       775878                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total       775878                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data       239974                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total       239974                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data            2                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data            1                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data      1015852                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total      1015852                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data      1015852                       # number of overall misses
system.cpu08.dcache.overall_misses::total      1015852                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data 114920134911                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total 114920134911                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data  51964787012                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total  51964787012                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data        13932                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total        13932                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data         5805                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total         5805                       # number of StoreCondReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data 166884921923                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total 166884921923                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data 166884921923                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total 166884921923                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data      2013088                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total      2013088                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data       459266                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total       459266                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data      2472354                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total      2472354                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data      2472354                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total      2472354                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.385417                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.385417                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.522516                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.522516                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.083333                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.083333                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.410885                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.410885                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.410885                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.410885                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 148116.243676                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 148116.243676                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 216543.404752                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 216543.404752                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data         6966                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data         5805                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 164280.743576                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 164280.743576                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 164280.743576                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 164280.743576                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs      8579994                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs          237638                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs    36.105311                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks       211738                       # number of writebacks
system.cpu08.dcache.writebacks::total          211738                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data       517207                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total       517207                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data       177390                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total       177390                       # number of WriteReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data       694597                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total       694597                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data       694597                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total       694597                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data       258671                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total       258671                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data        62584                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total        62584                       # number of WriteReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data            2                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data            1                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data       321255                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total       321255                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data       321255                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total       321255                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data  51122556810                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total  51122556810                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data  15228243607                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total  15228243607                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data  66350800417                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total  66350800417                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data  66350800417                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total  66350800417                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.128495                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.128495                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.136270                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.136270                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.129939                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.129939                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.129939                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.129939                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 197635.439651                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 197635.439651                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 243324.869088                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 243324.869088                       # average WriteReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data         4644                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 206536.241979                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 206536.241979                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 206536.241979                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 206536.241979                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements            3614                       # number of replacements
system.cpu08.icache.tags.tagsinuse         462.992477                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs            614781                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs            4126                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs          149.001697                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle     15084426015                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst   462.992477                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.904282                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.904282                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          138                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3          220                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          154                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses         1242758                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses        1242758                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst       614781                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total        614781                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst       614781                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total         614781                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst       614781                       # number of overall hits
system.cpu08.icache.overall_hits::total        614781                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst         4535                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         4535                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst         4535                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         4535                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst         4535                       # number of overall misses
system.cpu08.icache.overall_misses::total         4535                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst    438299527                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total    438299527                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst    438299527                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total    438299527                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst    438299527                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total    438299527                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst       619316                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total       619316                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst       619316                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total       619316                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst       619316                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total       619316                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.007323                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.007323                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.007323                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.007323                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.007323                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.007323                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 96648.186770                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 96648.186770                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 96648.186770                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 96648.186770                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 96648.186770                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 96648.186770                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks         3614                       # number of writebacks
system.cpu08.icache.writebacks::total            3614                       # number of writebacks
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst          409                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total          409                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst          409                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total          409                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst          409                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total          409                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst         4126                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total         4126                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst         4126                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total         4126                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst         4126                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total         4126                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst    388872274                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total    388872274                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst    388872274                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total    388872274                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst    388872274                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total    388872274                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.006662                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.006662                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.006662                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.006662                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.006662                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.006662                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 94249.218129                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 94249.218129                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 94249.218129                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 94249.218129                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 94249.218129                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 94249.218129                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                323485                       # Number of BP lookups
system.cpu09.branchPred.condPredicted          289526                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect            3463                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups             214061                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                159048                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           74.300316                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                 12231                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu09.branchPred.indirectLookups            28                       # Number of indirect predictor lookups.
system.cpu09.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu09.branchPred.indirectMisses             28                       # Number of indirect misses.
system.cpu09.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                    5598608                       # DTB read hits
system.cpu09.dtb.read_misses                     5614                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                5604222                       # DTB read accesses
system.cpu09.dtb.write_hits                    461559                       # DTB write hits
system.cpu09.dtb.write_misses                     634                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                462193                       # DTB write accesses
system.cpu09.dtb.data_hits                    6060167                       # DTB hits
system.cpu09.dtb.data_misses                     6248                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                6066415                       # DTB accesses
system.cpu09.itb.fetch_hits                    614495                       # ITB hits
system.cpu09.itb.fetch_misses                      96                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                614591                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                       18048697                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles           132855                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                      7624696                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                    323485                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches           171279                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                    17731153                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                  9327                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.TlbCycles                      549                       # Number of cycles fetch has spent waiting for tlb
system.cpu09.fetch.MiscStallCycles                508                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu09.fetch.PendingTrapStallCycles         5950                       # Number of stall cycles due to pending traps
system.cpu09.fetch.IcacheWaitRetryStallCycles         2729                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.CacheLines                  614495                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                 925                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples         17878417                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            0.426475                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           1.672280                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0               16597445     92.84%     92.84% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                  90172      0.50%     93.34% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                  97161      0.54%     93.88% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                  94962      0.53%     94.41% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                 114165      0.64%     95.05% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                  81995      0.46%     95.51% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                  74935      0.42%     95.93% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                  81585      0.46%     96.39% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                 645997      3.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total           17878417                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.017923                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      0.422451                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                 271397                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles            16660990                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                  439809                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles              501856                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                 4355                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved              19492                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                 313                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts              7485581                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                1337                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                 4355                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                 437333                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles              11413372                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles       431883                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                  709797                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles             4881667                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts              7456945                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                2955                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents              1474186                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents              2790413                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.SQFullEvents               990285                       # Number of times rename has blocked due to SQ full
system.cpu09.rename.RenamedOperands           6199453                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups            11333995                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups        5032558                       # Number of integer rename lookups
system.cpu09.rename.fp_rename_lookups         6301434                       # Number of floating rename lookups
system.cpu09.rename.CommittedMaps             6082326                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                 117127                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts             4559                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts         4578                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                 3137969                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads            2038785                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores            475171                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads           45759                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores          37477                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                  7395235                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded              4522                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                10927256                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued            5763                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined        143283                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined        99353                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved          332                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples     17878417                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       0.611198                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      1.438048                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0          14055875     78.62%     78.62% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1           1260052      7.05%     85.67% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2            681043      3.81%     89.48% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3            368682      2.06%     91.54% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4            929638      5.20%     96.74% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5            272104      1.52%     98.26% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6            144530      0.81%     99.07% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7             79124      0.44%     99.51% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8             87369      0.49%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total      17878417                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                  5175      0.52%      0.52% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0      0.00%      0.52% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%      0.52% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd               56204      5.62%      6.14% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%      6.14% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%      6.14% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult              90247      9.03%     15.17% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                  57      0.01%     15.17% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     15.17% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     15.17% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     15.17% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     15.17% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     15.17% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     15.17% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     15.17% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     15.17% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     15.17% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     15.17% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     15.17% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     15.17% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     15.17% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     15.17% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     15.17% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     15.17% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     15.17% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     15.17% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     15.17% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.17% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     15.17% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead               837708     83.80%     98.97% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite               10294      1.03%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu             1873081     17.14%     17.14% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                167      0.00%     17.14% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     17.14% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd           2126120     19.46%     36.60% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp            114758      1.05%     37.65% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     37.65% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult           735729      6.73%     44.38% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv              9040      0.08%     44.47% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     44.47% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     44.47% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     44.47% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     44.47% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     44.47% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     44.47% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     44.47% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     44.47% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     44.47% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     44.47% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.47% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     44.47% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.47% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.47% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.47% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.47% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.47% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.47% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     44.47% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.47% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.47% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead            5605992     51.30%     95.77% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite            462365      4.23%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total             10927256                       # Type of FU issued
system.cpu09.iq.rate                         0.605432                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                    999685                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.091485                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads         23393094                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes         2206558                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses      2081449                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads          17345283                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes          5336675                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses      5245984                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses              2823082                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses               9103855                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads          14033                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads        44987                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation          196                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores        16333                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads          841                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked      3700152                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                 4355                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles               7270141                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles             3230457                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts           7442638                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts             654                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts             2038785                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts             475171                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts             4508                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents               128223                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents             2983627                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents          196                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect         1809                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect         1650                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts               3459                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts            10922984                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts             5604234                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts            4272                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                       42881                       # number of nop insts executed
system.cpu09.iew.exec_refs                    6066427                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                 302188                       # Number of branches executed
system.cpu09.iew.exec_stores                   462193                       # Number of stores executed
system.cpu09.iew.exec_rate                   0.605195                       # Inst execution rate
system.cpu09.iew.wb_sent                      7334479                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                     7327433                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                 5189987                       # num instructions producing a value
system.cpu09.iew.wb_consumers                 6385635                       # num instructions consuming a value
system.cpu09.iew.wb_rate                     0.405981                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.812760                       # average fanout of values written-back
system.cpu09.commit.commitSquashedInsts        142654                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls          4190                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts            3155                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples     17855007                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     0.408722                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     1.550564                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0     16237406     90.94%     90.94% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1       339990      1.90%     92.84% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2       243724      1.37%     94.21% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3       173939      0.97%     95.18% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4       103350      0.58%     95.76% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5        92499      0.52%     96.28% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6        82434      0.46%     96.74% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7        75332      0.42%     97.16% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8       506333      2.84%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total     17855007                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts            7297742                       # Number of instructions committed
system.cpu09.commit.committedOps              7297742                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                      2452636                       # Number of memory references committed
system.cpu09.commit.loads                     1993798                       # Number of loads committed
system.cpu09.commit.membars                        11                       # Number of memory barriers committed
system.cpu09.commit.branches                   291652                       # Number of branches committed
system.cpu09.commit.fp_insts                  5233269                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                 4386644                       # Number of committed integer instructions.
system.cpu09.commit.function_calls              10063                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass        41272      0.57%      0.57% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu        1824812     25.01%     25.57% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult           161      0.00%     25.57% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     25.57% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd      2121080     29.06%     54.64% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp       114677      1.57%     56.21% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     56.21% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult       734093     10.06%     66.27% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv         9000      0.12%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.39% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead       1993809     27.32%     93.71% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite       458838      6.29%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total         7297742                       # Class of committed instruction
system.cpu09.commit.bw_lim_events              506333                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                   24775550                       # The number of ROB reads
system.cpu09.rob.rob_writes                  14901584                       # The number of ROB writes
system.cpu09.timesIdled                          8110                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                        170280                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                    2379708                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                   7256474                       # Number of Instructions Simulated
system.cpu09.committedOps                     7256474                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             2.487254                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       2.487254                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             0.402050                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       0.402050                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                8543543                       # number of integer regfile reads
system.cpu09.int_regfile_writes               1461385                       # number of integer regfile writes
system.cpu09.fp_regfile_reads                 6269083                       # number of floating regfile reads
system.cpu09.fp_regfile_writes                4683595                       # number of floating regfile writes
system.cpu09.misc_regfile_reads                  6173                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements          308896                       # number of replacements
system.cpu09.dcache.tags.tagsinuse          59.496983                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs           1450015                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs          308957                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs            4.693258                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle      1618857765                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data    59.496983                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.929640                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.929640                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses         5233856                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses        5233856                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data      1222935                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total       1222935                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data       219141                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total       219141                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data           12                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::cpu09.data           11                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::cpu09.data      1442076                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total        1442076                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data      1442076                       # number of overall hits
system.cpu09.dcache.overall_hits::total       1442076                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data       777818                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total       777818                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data       239685                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total       239685                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data            2                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data            1                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data      1017503                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total      1017503                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data      1017503                       # number of overall misses
system.cpu09.dcache.overall_misses::total      1017503                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data 114188855841                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total 114188855841                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data  52228839552                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total  52228839552                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data        16254                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total        16254                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data         5805                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total         5805                       # number of StoreCondReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data 166417695393                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total 166417695393                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data 166417695393                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total 166417695393                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data      2000753                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total      2000753                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data       458826                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total       458826                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data      2459579                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total      2459579                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data      2459579                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total      2459579                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.388763                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.388763                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.522388                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.522388                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data     0.083333                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.083333                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.413690                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.413690                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.413690                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.413690                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 146806.651223                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 146806.651223                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 217906.166644                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 217906.166644                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data         8127                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total         8127                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data         5805                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 163554.992362                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 163554.992362                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 163554.992362                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 163554.992362                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs      8638435                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets           31                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs          238216                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs    36.263034                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets    15.500000                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks       209630                       # number of writebacks
system.cpu09.dcache.writebacks::total          209630                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data       520920                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total       520920                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data       177999                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total       177999                       # number of WriteReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data       698919                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total       698919                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data       698919                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total       698919                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data       256898                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total       256898                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data        61686                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total        61686                       # number of WriteReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data            2                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data            1                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data       318584                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total       318584                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data       318584                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total       318584                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data  51268583907                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total  51268583907                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data  15069845486                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total  15069845486                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data        13932                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total        13932                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data  66338429393                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total  66338429393                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data  66338429393                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total  66338429393                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.128401                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.128401                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.134443                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.134443                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.129528                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.129528                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.129528                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.129528                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 199567.859255                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 199567.859255                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 244299.281620                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 244299.281620                       # average WriteReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data         6966                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6966                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data         4644                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 208229.005201                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 208229.005201                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 208229.005201                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 208229.005201                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements            3473                       # number of replacements
system.cpu09.icache.tags.tagsinuse         463.285373                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs            610083                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs            3985                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs          153.094856                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle      9602492841                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst   463.285373                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.904854                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.904854                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2          137                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3          207                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          168                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses         1232949                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses        1232949                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst       610083                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total        610083                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst       610083                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total         610083                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst       610083                       # number of overall hits
system.cpu09.icache.overall_hits::total        610083                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst         4399                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         4399                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst         4399                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         4399                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst         4399                       # number of overall misses
system.cpu09.icache.overall_misses::total         4399                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst    427750645                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total    427750645                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst    427750645                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total    427750645                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst    427750645                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total    427750645                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst       614482                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total       614482                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst       614482                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total       614482                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst       614482                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total       614482                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.007159                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.007159                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.007159                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.007159                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.007159                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.007159                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 97238.155263                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 97238.155263                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 97238.155263                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 97238.155263                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 97238.155263                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 97238.155263                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks         3473                       # number of writebacks
system.cpu09.icache.writebacks::total            3473                       # number of writebacks
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst          414                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total          414                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst          414                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total          414                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst          414                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total          414                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst         3985                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total         3985                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst         3985                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total         3985                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst         3985                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total         3985                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst    379691050                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total    379691050                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst    379691050                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total    379691050                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst    379691050                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total    379691050                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.006485                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.006485                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.006485                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.006485                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.006485                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.006485                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 95280.062735                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 95280.062735                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 95280.062735                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 95280.062735                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 95280.062735                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 95280.062735                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                333786                       # Number of BP lookups
system.cpu10.branchPred.condPredicted          298040                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect            3635                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups             235506                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                165087                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           70.098851                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                 12551                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu10.branchPred.indirectLookups            28                       # Number of indirect predictor lookups.
system.cpu10.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu10.branchPred.indirectMisses             28                       # Number of indirect misses.
system.cpu10.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                    5619661                       # DTB read hits
system.cpu10.dtb.read_misses                     8487                       # DTB read misses
system.cpu10.dtb.read_acv                           3                       # DTB read access violations
system.cpu10.dtb.read_accesses                5628148                       # DTB read accesses
system.cpu10.dtb.write_hits                    462663                       # DTB write hits
system.cpu10.dtb.write_misses                    1164                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                463827                       # DTB write accesses
system.cpu10.dtb.data_hits                    6082324                       # DTB hits
system.cpu10.dtb.data_misses                     9651                       # DTB misses
system.cpu10.dtb.data_acv                           3                       # DTB access violations
system.cpu10.dtb.data_accesses                6091975                       # DTB accesses
system.cpu10.itb.fetch_hits                    625473                       # ITB hits
system.cpu10.itb.fetch_misses                      87                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                625560                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                       18119766                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles           110397                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                      7730176                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                    333786                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches           177638                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                    17804686                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                 10429                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                594                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu10.fetch.PendingTrapStallCycles         4676                       # Number of stall cycles due to pending traps
system.cpu10.fetch.IcacheWaitRetryStallCycles         2362                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.CacheLines                  625473                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                 917                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples         17927939                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            0.431180                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           1.679819                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0               16625253     92.73%     92.73% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                  92895      0.52%     93.25% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                 102200      0.57%     93.82% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                  94788      0.53%     94.35% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                 117844      0.66%     95.01% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                  80814      0.45%     95.46% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                  78722      0.44%     95.90% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                  82645      0.46%     96.36% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                 652778      3.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total           17927939                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.018421                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      0.426616                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                 269590                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles            16699883                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                  442238                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles              511292                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                 4926                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved              20694                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                 296                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts              7573480                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                1119                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                 4926                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                 439552                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles              11678689                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles       342168                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                  717989                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles             4744605                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts              7541489                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                2259                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents              1452506                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents              2702792                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.SQFullEvents               956708                       # Number of times rename has blocked due to SQ full
system.cpu10.rename.RenamedOperands           6260887                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups            11448916                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups        5132018                       # Number of integer rename lookups
system.cpu10.rename.fp_rename_lookups         6316895                       # Number of floating rename lookups
system.cpu10.rename.CommittedMaps             6113677                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                 147210                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts             4624                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts         4650                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                 3186480                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads            2066973                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores            482179                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads           46116                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores          39908                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                  7476468                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded              4580                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                10992568                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued            4590                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined        183251                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined       127347                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved          463                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples     17927939                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       0.613153                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      1.439116                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0          14082212     78.55%     78.55% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1           1259063      7.02%     85.57% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2            690124      3.85%     89.42% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3            386892      2.16%     91.58% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4            924608      5.16%     96.74% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5            272091      1.52%     98.25% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6            146005      0.81%     99.07% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7             77888      0.43%     99.50% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8             89056      0.50%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total      17927939                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                  5977      0.60%      0.60% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%      0.60% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%      0.60% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd               56483      5.67%      6.27% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%      6.27% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%      6.27% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult              89732      9.01%     15.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                  31      0.00%     15.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     15.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     15.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     15.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     15.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     15.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     15.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     15.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     15.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     15.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     15.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     15.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     15.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     15.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     15.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     15.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     15.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     15.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     15.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     15.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     15.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead               834241     83.81%     99.10% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                8962      0.90%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu             1910019     17.38%     17.38% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                174      0.00%     17.38% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     17.38% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd           2130812     19.38%     36.76% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp            114752      1.04%     37.81% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     37.81% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult           733839      6.68%     44.48% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv              9043      0.08%     44.56% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     44.56% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     44.56% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     44.56% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     44.56% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     44.56% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     44.56% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     44.56% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     44.56% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     44.56% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     44.56% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.56% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     44.56% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.56% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.56% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.56% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.56% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.56% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.56% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     44.56% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.56% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.56% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead            5629962     51.22%     95.78% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite            463963      4.22%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total             10992568                       # Type of FU issued
system.cpu10.iq.rate                         0.606662                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                    995426                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.090554                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads         23539281                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes         2282232                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses      2131176                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads          17373810                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes          5382258                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses      5258302                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses              2871858                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses               9116132                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads          13993                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads        56687                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation          193                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores        22165                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads          841                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked      3699596                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                 4926                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles               7103833                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles             3679372                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts           7523848                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts             855                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts             2066973                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts             482179                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts             4566                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents               124891                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents             3440766                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents          193                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect         2042                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect         1588                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts               3630                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts            10988334                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts             5628177                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts            4234                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                       42800                       # number of nop insts executed
system.cpu10.iew.exec_refs                    6092004                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                 309590                       # Number of branches executed
system.cpu10.iew.exec_stores                   463827                       # Number of stores executed
system.cpu10.iew.exec_rate                   0.606428                       # Inst execution rate
system.cpu10.iew.wb_sent                      7400412                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                     7389478                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                 5219606                       # num instructions producing a value
system.cpu10.iew.wb_consumers                 6430375                       # num instructions consuming a value
system.cpu10.iew.wb_rate                     0.407813                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.811711                       # average fanout of values written-back
system.cpu10.commit.commitSquashedInsts        182546                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls          4117                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts            3347                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples     17899842                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     0.410006                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     1.549730                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0     16263113     90.86%     90.86% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1       350046      1.96%     92.81% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2       245351      1.37%     94.18% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3       171525      0.96%     95.14% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4       112997      0.63%     95.77% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5        92343      0.52%     96.29% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6        83313      0.47%     96.75% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7        79092      0.44%     97.20% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8       502062      2.80%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total     17899842                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts            7339044                       # Number of instructions committed
system.cpu10.commit.committedOps              7339044                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                      2470300                       # Number of memory references committed
system.cpu10.commit.loads                     2010286                       # Number of loads committed
system.cpu10.commit.membars                        11                       # Number of memory barriers committed
system.cpu10.commit.branches                   296343                       # Number of branches committed
system.cpu10.commit.fp_insts                  5240816                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                 4426431                       # Number of committed integer instructions.
system.cpu10.commit.function_calls               9917                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass        41251      0.56%      0.56% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu        1848097     25.18%     25.74% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult           161      0.00%     25.75% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     25.75% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd      2124014     28.94%     54.69% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp       114677      1.56%     56.25% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     56.25% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult       731533      9.97%     66.22% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv         9000      0.12%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead       2010297     27.39%     93.73% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite       460014      6.27%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total         7339044                       # Class of committed instruction
system.cpu10.commit.bw_lim_events              502062                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                   24900949                       # The number of ROB reads
system.cpu10.rob.rob_writes                  15068833                       # The number of ROB writes
system.cpu10.timesIdled                          6850                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                        191827                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                    2300316                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                   7297797                       # Number of Instructions Simulated
system.cpu10.committedOps                     7297797                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             2.482909                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       2.482909                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             0.402753                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       0.402753                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                8624176                       # number of integer regfile reads
system.cpu10.int_regfile_writes               1498597                       # number of integer regfile writes
system.cpu10.fp_regfile_reads                 6274204                       # number of floating regfile reads
system.cpu10.fp_regfile_writes                4693927                       # number of floating regfile writes
system.cpu10.misc_regfile_reads                  8043                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements          312813                       # number of replacements
system.cpu10.dcache.tags.tagsinuse          59.420950                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs           1467639                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs          312874                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs            4.690831                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle      1618842672                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data    59.420950                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.928452                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.928452                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses         5286301                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses        5286301                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data      1237517                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total       1237517                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data       223320                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total       223320                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data           12                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data           11                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data      1460837                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total        1460837                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data      1460837                       # number of overall hits
system.cpu10.dcache.overall_hits::total       1460837                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data       785650                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total       785650                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data       236682                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total       236682                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data            2                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data            1                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data      1022332                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total      1022332                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data      1022332                       # number of overall misses
system.cpu10.dcache.overall_misses::total      1022332                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data 115718603373                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total 115718603373                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data  52642019503                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total  52642019503                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data        13932                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total        13932                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data         5805                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total         5805                       # number of StoreCondReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data 168360622876                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total 168360622876                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data 168360622876                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total 168360622876                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data      2023167                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total      2023167                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data       460002                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total       460002                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data      2483169                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total      2483169                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data      2483169                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total      2483169                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.388327                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.388327                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.514524                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.514524                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.083333                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.083333                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.411705                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.411705                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.411705                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.411705                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 147290.273497                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 147290.273497                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 222416.658229                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 222416.658229                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data         6966                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data         5805                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 164682.923821                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 164682.923821                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 164682.923821                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 164682.923821                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs      8576694                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs          239872                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    35.755294                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks       211393                       # number of writebacks
system.cpu10.dcache.writebacks::total          211393                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data       523428                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total       523428                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data       174909                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total       174909                       # number of WriteReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data       698337                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total       698337                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data       698337                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total       698337                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data       262222                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total       262222                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data        61773                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total        61773                       # number of WriteReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data            2                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data            1                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data       323995                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total       323995                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data       323995                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total       323995                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data  51329491128                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total  51329491128                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data  14994321282                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total  14994321282                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data  66323812410                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total  66323812410                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data  66323812410                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total  66323812410                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.129610                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.129610                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.134289                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.134289                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.130476                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.130476                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.130476                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.130476                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 195748.225275                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 195748.225275                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 242732.606187                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 242732.606187                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data         4644                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 204706.283770                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 204706.283770                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 204706.283770                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 204706.283770                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements            3072                       # number of replacements
system.cpu10.icache.tags.tagsinuse         462.501304                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs            621453                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs            3584                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs          173.396484                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle     15084427176                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst   462.501304                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.903323                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.903323                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2          114                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3          194                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          204                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses         1254490                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses        1254490                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst       621453                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total        621453                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst       621453                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total         621453                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst       621453                       # number of overall hits
system.cpu10.icache.overall_hits::total        621453                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst         4000                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total         4000                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst         4000                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total         4000                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst         4000                       # number of overall misses
system.cpu10.icache.overall_misses::total         4000                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst    436501090                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total    436501090                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst    436501090                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total    436501090                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst    436501090                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total    436501090                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst       625453                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total       625453                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst       625453                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total       625453                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst       625453                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total       625453                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.006395                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.006395                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.006395                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.006395                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.006395                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.006395                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 109125.272500                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 109125.272500                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 109125.272500                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 109125.272500                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 109125.272500                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 109125.272500                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks         3072                       # number of writebacks
system.cpu10.icache.writebacks::total            3072                       # number of writebacks
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst          416                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total          416                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst          416                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total          416                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst          416                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total          416                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst         3584                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total         3584                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst         3584                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total         3584                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst         3584                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total         3584                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst    383546719                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total    383546719                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst    383546719                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total    383546719                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst    383546719                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total    383546719                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.005730                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.005730                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.005730                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.005730                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.005730                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.005730                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 107016.383650                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 107016.383650                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 107016.383650                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 107016.383650                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 107016.383650                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 107016.383650                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                333284                       # Number of BP lookups
system.cpu11.branchPred.condPredicted          297768                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect            3665                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups             247267                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                165051                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           66.750112                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                 12505                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu11.branchPred.indirectLookups            29                       # Number of indirect predictor lookups.
system.cpu11.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu11.branchPred.indirectMisses             29                       # Number of indirect misses.
system.cpu11.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                    5621682                       # DTB read hits
system.cpu11.dtb.read_misses                     8107                       # DTB read misses
system.cpu11.dtb.read_acv                           5                       # DTB read access violations
system.cpu11.dtb.read_accesses                5629789                       # DTB read accesses
system.cpu11.dtb.write_hits                    462677                       # DTB write hits
system.cpu11.dtb.write_misses                    1347                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                464024                       # DTB write accesses
system.cpu11.dtb.data_hits                    6084359                       # DTB hits
system.cpu11.dtb.data_misses                     9454                       # DTB misses
system.cpu11.dtb.data_acv                           5                       # DTB access violations
system.cpu11.dtb.data_accesses                6093813                       # DTB accesses
system.cpu11.itb.fetch_hits                    625099                       # ITB hits
system.cpu11.itb.fetch_misses                      89                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                625188                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                       18091938                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles           110917                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                      7723457                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                    333284                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches           177556                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                    17771420                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                 10463                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.TlbCycles                       38                       # Number of cycles fetch has spent waiting for tlb
system.cpu11.fetch.MiscStallCycles                660                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu11.fetch.PendingTrapStallCycles         4266                       # Number of stall cycles due to pending traps
system.cpu11.fetch.IcacheWaitRetryStallCycles         2439                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.CacheLines                  625099                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                 895                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.ItlbSquashes                     2                       # Number of outstanding ITLB misses that were squashed
system.cpu11.fetch.rateDist::samples         17894981                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            0.431599                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           1.681432                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0               16595681     92.74%     92.74% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                  92769      0.52%     93.26% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                 100013      0.56%     93.82% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                  94029      0.53%     94.34% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                 118492      0.66%     95.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                  80657      0.45%     95.45% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                  76106      0.43%     95.88% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                  83186      0.46%     96.35% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                 654048      3.65%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total           17894981                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.018422                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      0.426900                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                 268128                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles            16669680                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                  443245                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles              508976                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                 4942                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved              20357                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                 296                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts              7565041                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                1118                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                 4942                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                 436609                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles              11526327                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles       344231                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                  716226                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles             4866636                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts              7533996                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                1923                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents              1477673                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents              2775305                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.SQFullEvents               998956                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.RenamedOperands           6253477                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups            11438057                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups        5126890                       # Number of integer rename lookups
system.cpu11.rename.fp_rename_lookups         6311164                       # Number of floating rename lookups
system.cpu11.rename.CommittedMaps             6112717                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                 140760                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts             4556                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts         4573                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                 3192575                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads            2065160                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores            482706                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads           45586                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores          38952                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                  7470651                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded              4510                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                10992280                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued            4880                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined        178728                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined       123471                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved          473                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples     17894981                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       0.614266                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      1.439034                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0          14049172     78.51%     78.51% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1           1257894      7.03%     85.54% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2            692558      3.87%     89.41% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3            374868      2.09%     91.50% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4            938220      5.24%     96.75% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5            272022      1.52%     98.27% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6            147074      0.82%     99.09% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7             76152      0.43%     99.51% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8             87021      0.49%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total      17894981                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                  5081      0.51%      0.51% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%      0.51% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%      0.51% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd               56488      5.66%      6.17% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%      6.17% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%      6.17% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult              90393      9.06%     15.23% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   3      0.00%     15.23% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     15.23% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     15.23% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     15.23% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     15.23% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     15.23% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     15.23% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     15.23% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     15.23% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     15.23% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     15.23% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     15.23% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     15.23% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     15.23% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     15.23% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     15.23% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     15.23% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     15.23% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     15.23% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     15.23% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.23% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     15.23% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead               836164     83.83%     99.06% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                9352      0.94%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu             1908384     17.36%     17.36% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                174      0.00%     17.36% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     17.36% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd           2130514     19.38%     36.74% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp            114754      1.04%     37.79% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     37.79% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult           733771      6.68%     44.46% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv              9038      0.08%     44.55% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     44.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     44.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     44.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     44.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     44.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     44.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     44.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     44.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     44.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     44.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     44.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     44.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.55% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.55% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead            5631471     51.23%     95.78% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite            464170      4.22%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total             10992280                       # Type of FU issued
system.cpu11.iq.rate                         0.607579                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                    997481                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.090744                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads         23502134                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes         2277537                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses      2128586                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads          17379768                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes          5376536                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses      5256731                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses              2869599                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses               9120158                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads          13983                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads        55114                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation          186                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores        22776                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads          846                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked      3704149                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                 4942                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles               6983174                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles             3620366                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts           7517961                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts            1126                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts             2065160                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts             482706                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts             4496                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents               117662                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents             3387906                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents          186                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect         2035                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect         1616                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts               3651                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts            10987557                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts             5629823                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts            4723                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                       42800                       # number of nop insts executed
system.cpu11.iew.exec_refs                    6093847                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                 308943                       # Number of branches executed
system.cpu11.iew.exec_stores                   464024                       # Number of stores executed
system.cpu11.iew.exec_rate                   0.607318                       # Inst execution rate
system.cpu11.iew.wb_sent                      7395721                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                     7385317                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                 5205692                       # num instructions producing a value
system.cpu11.iew.wb_consumers                 6410276                       # num instructions consuming a value
system.cpu11.iew.wb_rate                     0.408210                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.812085                       # average fanout of values written-back
system.cpu11.commit.commitSquashedInsts        177496                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls          4037                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts            3376                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples     17867446                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     0.410678                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     1.553364                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0     16239719     90.89%     90.89% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1       343236      1.92%     92.81% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2       243963      1.37%     94.18% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3       172441      0.97%     95.14% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4       107778      0.60%     95.74% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5        95151      0.53%     96.28% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6        82483      0.46%     96.74% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7        73890      0.41%     97.15% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8       508785      2.85%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total     17867446                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts            7337760                       # Number of instructions committed
system.cpu11.commit.committedOps              7337760                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                      2469976                       # Number of memory references committed
system.cpu11.commit.loads                     2010046                       # Number of loads committed
system.cpu11.commit.membars                        11                       # Number of memory barriers committed
system.cpu11.commit.branches                   295943                       # Number of branches committed
system.cpu11.commit.fp_insts                  5240812                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                 4425227                       # Number of committed integer instructions.
system.cpu11.commit.function_calls               9757                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass        41331      0.56%      0.56% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu        1847057     25.17%     25.74% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult           161      0.00%     25.74% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     25.74% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd      2124014     28.95%     54.68% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp       114677      1.56%     56.25% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     56.25% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult       731533      9.97%     66.22% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv         9000      0.12%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.34% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead       2010057     27.39%     93.73% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite       459930      6.27%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total         7337760                       # Class of committed instruction
system.cpu11.commit.bw_lim_events              508785                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                   24855639                       # The number of ROB reads
system.cpu11.rob.rob_writes                  15055689                       # The number of ROB writes
system.cpu11.timesIdled                          6798                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                        196957                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                    2329731                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                   7296433                       # Number of Instructions Simulated
system.cpu11.committedOps                     7296433                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             2.479559                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       2.479559                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             0.403297                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       0.403297                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                8623336                       # number of integer regfile reads
system.cpu11.int_regfile_writes               1496533                       # number of integer regfile writes
system.cpu11.fp_regfile_reads                 6272943                       # number of floating regfile reads
system.cpu11.fp_regfile_writes                4691775                       # number of floating regfile writes
system.cpu11.misc_regfile_reads                  8095                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements          312049                       # number of replacements
system.cpu11.dcache.tags.tagsinuse          59.470494                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs           1462409                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs          312111                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs            4.685541                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle      1618487406                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    59.470494                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.929226                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.929226                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses         5281896                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses        5281896                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data      1234872                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total       1234872                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data       218560                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total       218560                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data           12                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data           11                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data      1453432                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total        1453432                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data      1453432                       # number of overall hits
system.cpu11.dcache.overall_hits::total       1453432                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data       786585                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total       786585                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data       241358                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total       241358                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data            2                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data            1                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data      1027943                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total      1027943                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data      1027943                       # number of overall misses
system.cpu11.dcache.overall_misses::total      1027943                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data 115195409172                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total 115195409172                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data  53212598471                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total  53212598471                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data        13932                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total        13932                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data         5805                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total         5805                       # number of StoreCondReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data 168408007643                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total 168408007643                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data 168408007643                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total 168408007643                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data      2021457                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total      2021457                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data       459918                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total       459918                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data      2481375                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total      2481375                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data      2481375                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total      2481375                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.389118                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.389118                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.524785                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.524785                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.083333                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.083333                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.414263                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.414263                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.414263                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.414263                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 146450.045668                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 146450.045668                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 220471.658163                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 220471.658163                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data         6966                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data         5805                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 163830.103073                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 163830.103073                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 163830.103073                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 163830.103073                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs      8479274                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs          238600                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    35.537611                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks       214186                       # number of writebacks
system.cpu11.dcache.writebacks::total          214186                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data       525000                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total       525000                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data       179167                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total       179167                       # number of WriteReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data       704167                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total       704167                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data       704167                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total       704167                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data       261585                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total       261585                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data        62191                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total        62191                       # number of WriteReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data            2                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data            1                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data       323776                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total       323776                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data       323776                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total       323776                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data  51035625774                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total  51035625774                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data  15093404281                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total  15093404281                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data  66129030055                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total  66129030055                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data  66129030055                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total  66129030055                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.129404                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.129404                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.135222                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.135222                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.130482                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.130482                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.130482                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.130482                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 195101.499604                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 195101.499604                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 242694.349359                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 242694.349359                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data         4644                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 204243.149755                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 204243.149755                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 204243.149755                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 204243.149755                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements            3059                       # number of replacements
system.cpu11.icache.tags.tagsinuse         462.708509                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs            621094                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs            3571                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs          173.927191                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle     15084427176                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst   462.708509                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.903728                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.903728                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2          113                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3          190                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          209                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses         1253725                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses        1253725                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst       621094                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total        621094                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst       621094                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total         621094                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst       621094                       # number of overall hits
system.cpu11.icache.overall_hits::total        621094                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst         3983                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         3983                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst         3983                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         3983                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst         3983                       # number of overall misses
system.cpu11.icache.overall_misses::total         3983                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst    443364923                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total    443364923                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst    443364923                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total    443364923                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst    443364923                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total    443364923                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst       625077                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total       625077                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst       625077                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total       625077                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst       625077                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total       625077                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.006372                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.006372                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.006372                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.006372                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.006372                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.006372                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 111314.316596                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 111314.316596                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 111314.316596                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 111314.316596                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 111314.316596                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 111314.316596                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks         3059                       # number of writebacks
system.cpu11.icache.writebacks::total            3059                       # number of writebacks
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst          412                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total          412                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst          412                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total          412                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst          412                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total          412                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst         3571                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total         3571                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst         3571                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total         3571                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst         3571                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total         3571                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst    390804131                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total    390804131                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst    390804131                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total    390804131                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst    390804131                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total    390804131                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.005713                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.005713                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.005713                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.005713                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.005713                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.005713                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 109438.289275                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 109438.289275                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 109438.289275                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 109438.289275                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 109438.289275                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 109438.289275                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                327958                       # Number of BP lookups
system.cpu12.branchPred.condPredicted          293180                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect            3599                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups             200632                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                160864                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           80.178636                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                 12072                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu12.branchPred.indirectLookups            28                       # Number of indirect predictor lookups.
system.cpu12.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu12.branchPred.indirectMisses             28                       # Number of indirect misses.
system.cpu12.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                    5620150                       # DTB read hits
system.cpu12.dtb.read_misses                     5357                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                5625507                       # DTB read accesses
system.cpu12.dtb.write_hits                    461489                       # DTB write hits
system.cpu12.dtb.write_misses                     445                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                461934                       # DTB write accesses
system.cpu12.dtb.data_hits                    6081639                       # DTB hits
system.cpu12.dtb.data_misses                     5802                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                6087441                       # DTB accesses
system.cpu12.itb.fetch_hits                    618261                       # ITB hits
system.cpu12.itb.fetch_misses                      94                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                618355                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                       18146472                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles           131622                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                      7677033                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                    327958                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches           172936                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                    17812825                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                  9661                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.TlbCycles                      259                       # Number of cycles fetch has spent waiting for tlb
system.cpu12.fetch.MiscStallCycles                518                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu12.fetch.PendingTrapStallCycles         5921                       # Number of stall cycles due to pending traps
system.cpu12.fetch.IcacheWaitRetryStallCycles         1286                       # Number of stall cycles due to full MSHR
system.cpu12.fetch.CacheLines                  618261                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                 911                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.ItlbSquashes                     1                       # Number of outstanding ITLB misses that were squashed
system.cpu12.fetch.rateDist::samples         17957271                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            0.427517                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           1.675209                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0               16667526     92.82%     92.82% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                  93236      0.52%     93.34% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                  98354      0.55%     93.88% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                  94985      0.53%     94.41% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                 112104      0.62%     95.04% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                  80672      0.45%     95.49% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                  75351      0.42%     95.91% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                  82092      0.46%     96.36% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                 652951      3.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total           17957271                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.018073                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      0.423059                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                 272513                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles            16732189                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                  447054                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles              500971                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                 4534                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved              20562                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                 304                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts              7536246                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                1149                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                 4534                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                 440342                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles              11519538                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles       445247                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                  713848                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles             4833752                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts              7507638                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                3599                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents              1456896                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents              2693029                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.SQFullEvents              1045817                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.RenamedOperands           6244917                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups            11414043                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups        5092007                       # Number of integer rename lookups
system.cpu12.rename.fp_rename_lookups         6322033                       # Number of floating rename lookups
system.cpu12.rename.CommittedMaps             6118803                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                 126114                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts             4530                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts         4534                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                 3149916                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads            2051864                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores            475472                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads           45866                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores          37102                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                  7443401                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded              4480                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                10979419                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued            5988                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined        150050                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined       108820                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved          284                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples     17957271                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       0.611419                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      1.439356                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0          14127498     78.67%     78.67% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1           1245018      6.93%     85.61% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2            694502      3.87%     89.47% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3            372911      2.08%     91.55% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4            932740      5.19%     96.74% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5            270993      1.51%     98.25% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6            144532      0.80%     99.06% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7             79069      0.44%     99.50% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8             90008      0.50%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total      17957271                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                  5368      0.54%      0.54% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%      0.54% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%      0.54% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd               55815      5.59%      6.13% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%      6.13% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%      6.13% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult              91398      9.15%     15.28% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%     15.28% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     15.28% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     15.28% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     15.28% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     15.28% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     15.28% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     15.28% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     15.28% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     15.28% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     15.28% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     15.28% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     15.28% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     15.28% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     15.28% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     15.28% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     15.28% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     15.28% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     15.28% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     15.28% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     15.28% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.28% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     15.28% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead               836099     83.74%     99.03% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                9725      0.97%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu             1895950     17.27%     17.27% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                172      0.00%     17.27% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     17.27% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd           2132857     19.43%     36.70% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp            114750      1.05%     37.74% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     37.74% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult           737117      6.71%     44.45% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv              9036      0.08%     44.54% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     44.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     44.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     44.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     44.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     44.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     44.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     44.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     44.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     44.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     44.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     44.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     44.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.54% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead            5627392     51.25%     95.79% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite            462141      4.21%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total             10979419                       # Type of FU issued
system.cpu12.iq.rate                         0.605044                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                    998405                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.090934                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads         23530351                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes         2241220                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses      2108216                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads          17390151                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes          5356900                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses      5261751                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses              2852010                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses               9125810                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads          14026                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads        46733                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation          190                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores        16146                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads          847                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked      3708389                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                 4534                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles               7445333                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles             3130117                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts           7490536                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts            1139                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts             2051864                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts             475472                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts             4466                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents               126034                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents             2886266                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents          190                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect         1915                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect         1671                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts               3586                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts            10975030                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts             5625512                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts            4389                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                       42655                       # number of nop insts executed
system.cpu12.iew.exec_refs                    6087446                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                 306124                       # Number of branches executed
system.cpu12.iew.exec_stores                   461934                       # Number of stores executed
system.cpu12.iew.exec_rate                   0.604802                       # Inst execution rate
system.cpu12.iew.wb_sent                      7376951                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                     7369967                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                 5212012                       # num instructions producing a value
system.cpu12.iew.wb_consumers                 6407327                       # num instructions consuming a value
system.cpu12.iew.wb_rate                     0.406138                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.813446                       # average fanout of values written-back
system.cpu12.commit.commitSquashedInsts        149991                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls          4196                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts            3303                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples     17932984                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     0.409251                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     1.548773                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0     16290810     90.84%     90.84% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1       359789      2.01%     92.85% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2       243401      1.36%     94.21% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3       168607      0.94%     95.15% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4       116262      0.65%     95.79% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5        91418      0.51%     96.30% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6        82911      0.46%     96.77% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7        71218      0.40%     97.16% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8       508568      2.84%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total     17932984                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts            7339086                       # Number of instructions committed
system.cpu12.commit.committedOps              7339086                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                      2464457                       # Number of memory references committed
system.cpu12.commit.loads                     2005131                       # Number of loads committed
system.cpu12.commit.membars                        11                       # Number of memory barriers committed
system.cpu12.commit.branches                   295603                       # Number of branches committed
system.cpu12.commit.fp_insts                  5248616                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                 4418576                       # Number of committed integer instructions.
system.cpu12.commit.function_calls              10076                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass        41259      0.56%      0.56% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu        1846243     25.16%     25.72% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult           161      0.00%     25.72% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     25.72% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd      2127820     28.99%     54.71% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp       114677      1.56%     56.28% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     56.28% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult       735458     10.02%     66.30% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv         9000      0.12%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.42% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead       2005142     27.32%     93.74% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite       459326      6.26%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total         7339086                       # Class of committed instruction
system.cpu12.commit.bw_lim_events              508568                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                   24899518                       # The number of ROB reads
system.cpu12.rob.rob_writes                  14999808                       # The number of ROB writes
system.cpu12.timesIdled                          8176                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                        189201                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                    2282298                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                   7297831                       # Number of Instructions Simulated
system.cpu12.committedOps                     7297831                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             2.486557                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       2.486557                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             0.402163                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       0.402163                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                8602728                       # number of integer regfile reads
system.cpu12.int_regfile_writes               1483867                       # number of integer regfile writes
system.cpu12.fp_regfile_reads                 6285878                       # number of floating regfile reads
system.cpu12.fp_regfile_writes                4699599                       # number of floating regfile writes
system.cpu12.misc_regfile_reads                  5877                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements          311142                       # number of replacements
system.cpu12.dcache.tags.tagsinuse          59.455219                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs           1466339                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs          311204                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs            4.711826                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle      1618817130                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data    59.455219                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.928988                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.928988                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses         5261076                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses        5261076                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data      1239393                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total       1239393                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data       219558                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total       219558                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data           12                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::cpu12.data           11                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::cpu12.data      1458951                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total        1458951                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data      1458951                       # number of overall hits
system.cpu12.dcache.overall_hits::total       1458951                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data       773499                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total       773499                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data       239756                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total       239756                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data            2                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data            1                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data      1013255                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total      1013255                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data      1013255                       # number of overall misses
system.cpu12.dcache.overall_misses::total      1013255                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data 114924521169                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total 114924521169                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data  52045101525                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total  52045101525                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data        13932                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total        13932                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data         9288                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total         9288                       # number of StoreCondReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data 166969622694                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total 166969622694                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data 166969622694                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total 166969622694                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data      2012892                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total      2012892                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data       459314                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total       459314                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data      2472206                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total      2472206                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data      2472206                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total      2472206                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.384272                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.384272                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.521987                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.521987                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data     0.083333                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.083333                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.409859                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.409859                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.409859                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.409859                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 148577.465736                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 148577.465736                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 217075.282892                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 217075.282892                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data         6966                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data         9288                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total         9288                       # average StoreCondReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 164785.392319                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 164785.392319                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 164785.392319                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 164785.392319                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs      8587790                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs          237126                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    36.216147                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks       211738                       # number of writebacks
system.cpu12.dcache.writebacks::total          211738                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data       515472                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total       515472                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data       177134                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total       177134                       # number of WriteReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data       692606                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total       692606                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data       692606                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total       692606                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data       258027                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total       258027                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data        62622                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total        62622                       # number of WriteReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data            2                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data            1                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data       320649                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total       320649                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data       320649                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total       320649                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data  51059944080                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total  51059944080                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data  15239022052                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total  15239022052                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data         8127                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total         8127                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data  66298966132                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total  66298966132                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data  66298966132                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total  66298966132                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.128187                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.128187                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.136338                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.136338                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.129702                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.129702                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.129702                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.129702                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 197886.050995                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 197886.050995                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 243349.334930                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 243349.334930                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data         8127                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total         8127                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 206764.924051                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 206764.924051                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 206764.924051                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 206764.924051                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements            3594                       # number of replacements
system.cpu12.icache.tags.tagsinuse         462.195598                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs            613744                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs            4106                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs          149.474915                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle     17732851614                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst   462.195598                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.902726                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.902726                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2          139                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3          215                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          158                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses         1240604                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses        1240604                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst       613744                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total        613744                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst       613744                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total         613744                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst       613744                       # number of overall hits
system.cpu12.icache.overall_hits::total        613744                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst         4505                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total         4505                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst         4505                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total         4505                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst         4505                       # number of overall misses
system.cpu12.icache.overall_misses::total         4505                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst    446407949                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total    446407949                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst    446407949                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total    446407949                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst    446407949                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total    446407949                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst       618249                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total       618249                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst       618249                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total       618249                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst       618249                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total       618249                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.007287                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.007287                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.007287                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.007287                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.007287                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.007287                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 99091.664595                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 99091.664595                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 99091.664595                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 99091.664595                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 99091.664595                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 99091.664595                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks         3594                       # number of writebacks
system.cpu12.icache.writebacks::total            3594                       # number of writebacks
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst          399                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total          399                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst          399                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total          399                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst          399                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total          399                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst         4106                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total         4106                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst         4106                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total         4106                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst         4106                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total         4106                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst    397550747                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total    397550747                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst    397550747                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total    397550747                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst    397550747                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total    397550747                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.006641                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.006641                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.006641                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.006641                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.006641                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.006641                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 96821.906235                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 96821.906235                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 96821.906235                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 96821.906235                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 96821.906235                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 96821.906235                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                320485                       # Number of BP lookups
system.cpu13.branchPred.condPredicted          286463                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect            3504                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups             218525                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                158635                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           72.593525                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                 12316                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu13.branchPred.indirectLookups            29                       # Number of indirect predictor lookups.
system.cpu13.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu13.branchPred.indirectMisses             29                       # Number of indirect misses.
system.cpu13.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                    5528790                       # DTB read hits
system.cpu13.dtb.read_misses                     4625                       # DTB read misses
system.cpu13.dtb.read_acv                           4                       # DTB read access violations
system.cpu13.dtb.read_accesses                5533415                       # DTB read accesses
system.cpu13.dtb.write_hits                    461355                       # DTB write hits
system.cpu13.dtb.write_misses                     473                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                461828                       # DTB write accesses
system.cpu13.dtb.data_hits                    5990145                       # DTB hits
system.cpu13.dtb.data_misses                     5098                       # DTB misses
system.cpu13.dtb.data_acv                           4                       # DTB access violations
system.cpu13.dtb.data_accesses                5995243                       # DTB accesses
system.cpu13.itb.fetch_hits                    614524                       # ITB hits
system.cpu13.itb.fetch_misses                      91                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                614615                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                       17907566                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles           149566                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                      7607288                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                    320485                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches           170951                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                    17527064                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                  9023                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.TlbCycles                      441                       # Number of cycles fetch has spent waiting for tlb
system.cpu13.fetch.MiscStallCycles                366                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu13.fetch.PendingTrapStallCycles         5963                       # Number of stall cycles due to pending traps
system.cpu13.fetch.IcacheWaitRetryStallCycles         2680                       # Number of stall cycles due to full MSHR
system.cpu13.fetch.CacheLines                  614524                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                 937                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples         17690601                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            0.430019                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           1.679721                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0               16414485     92.79%     92.79% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                  89912      0.51%     93.29% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                  96454      0.55%     93.84% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                  93445      0.53%     94.37% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                 114103      0.64%     95.01% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                  80160      0.45%     95.47% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                  74412      0.42%     95.89% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                  80591      0.46%     96.34% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                 647039      3.66%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total           17690601                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.017897                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      0.424809                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                 279868                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles            16466121                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                  444348                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles              496056                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                 4198                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved              19516                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                 319                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts              7473614                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                1303                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                 4198                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                 445030                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles              11271174                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles       453584                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                  710396                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles             4806209                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts              7445578                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                2543                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents              1442442                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents              2751296                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.SQFullEvents               974893                       # Number of times rename has blocked due to SQ full
system.cpu13.rename.RenamedOperands           6196758                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups            11327547                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups        5015351                       # Number of integer rename lookups
system.cpu13.rename.fp_rename_lookups         6312193                       # Number of floating rename lookups
system.cpu13.rename.CommittedMaps             6090471                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                 106287                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts             4602                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts         4613                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                 3111613                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads            2031935                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores            472532                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads           47797                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores          36967                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                  7383667                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded              4564                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                10855397                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued            4390                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined        129214                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined        86776                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved          413                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples     17690601                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       0.613625                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      1.442886                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0          13906595     78.61%     78.61% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1           1237075      6.99%     85.60% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2            678086      3.83%     89.44% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3            368118      2.08%     91.52% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4            914544      5.17%     96.69% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5            272806      1.54%     98.23% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6            145740      0.82%     99.05% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7             79946      0.45%     99.50% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8             87691      0.50%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total      17690601                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                  5502      0.56%      0.56% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%      0.56% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%      0.56% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd               55639      5.64%      6.19% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%      6.19% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%      6.19% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult              91322      9.25%     15.45% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                 157      0.02%     15.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     15.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     15.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     15.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     15.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     15.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     15.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     15.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     15.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     15.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     15.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     15.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     15.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     15.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     15.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     15.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     15.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     15.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     15.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     15.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     15.46% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead               824431     83.53%     99.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                9914      1.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu             1866875     17.20%     17.20% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                169      0.00%     17.20% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     17.20% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd           2127092     19.59%     36.79% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp            114756      1.06%     37.85% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     37.85% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult           740345      6.82%     44.67% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv              9041      0.08%     44.75% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     44.75% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     44.75% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     44.75% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     44.75% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     44.75% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     44.75% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     44.75% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     44.75% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     44.75% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     44.75% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.75% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     44.75% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.75% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.75% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.75% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.75% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.75% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.75% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     44.75% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.75% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.75% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead            5535087     50.99%     95.74% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite            462028      4.26%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total             10855397                       # Type of FU issued
system.cpu13.iq.rate                         0.606191                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                    986965                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.090919                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads         23120920                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes         2189700                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses      2073054                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads          17271830                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes          5327952                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses      5252202                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses              2777999                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses               9064359                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads          14091                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads        37800                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation          209                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores        14218                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads          847                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked      3628941                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                 4198                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles               7171093                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles             3225604                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts           7431793                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts             674                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts             2031935                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts             472532                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts             4550                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents               128043                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents             2982506                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents          209                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect         1786                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect         1650                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts               3436                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts            10851306                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts             5533419                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts            4091                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                       43562                       # number of nop insts executed
system.cpu13.iew.exec_refs                    5995247                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                 299816                       # Number of branches executed
system.cpu13.iew.exec_stores                   461828                       # Number of stores executed
system.cpu13.iew.exec_rate                   0.605962                       # Inst execution rate
system.cpu13.iew.wb_sent                      7331148                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                     7325256                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                 5190188                       # num instructions producing a value
system.cpu13.iew.wb_consumers                 6385222                       # num instructions consuming a value
system.cpu13.iew.wb_rate                     0.409059                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.812844                       # average fanout of values written-back
system.cpu13.commit.commitSquashedInsts        128643                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls          4151                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts            3191                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples     17669238                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     0.413199                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     1.560398                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0     16055949     90.87%     90.87% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1       338596      1.92%     92.79% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2       241681      1.37%     94.15% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3       172662      0.98%     95.13% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4       102565      0.58%     95.71% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5        92340      0.52%     96.23% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6        79808      0.45%     96.69% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7        74942      0.42%     97.11% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8       510695      2.89%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total     17669238                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts            7300906                       # Number of instructions committed
system.cpu13.commit.committedOps              7300906                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                      2452449                       # Number of memory references committed
system.cpu13.commit.loads                     1994135                       # Number of loads committed
system.cpu13.commit.membars                        11                       # Number of memory barriers committed
system.cpu13.commit.branches                   289639                       # Number of branches committed
system.cpu13.commit.fp_insts                  5241452                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                 4380121                       # Number of committed integer instructions.
system.cpu13.commit.function_calls              10017                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass        41893      0.57%      0.57% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu        1820370     24.93%     25.51% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult           161      0.00%     25.51% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     25.51% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd      2123554     29.09%     54.60% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp       114677      1.57%     56.17% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     56.17% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult       738791     10.12%     66.29% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv         9000      0.12%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.41% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead       1994146     27.31%     93.72% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite       458314      6.28%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total         7300906                       # Class of committed instruction
system.cpu13.commit.bw_lim_events              510695                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                   24577354                       # The number of ROB reads
system.cpu13.rob.rob_writes                  14878111                       # The number of ROB writes
system.cpu13.timesIdled                          8867                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                        216965                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                    2522106                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                   7259017                       # Number of Instructions Simulated
system.cpu13.committedOps                     7259017                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             2.466941                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       2.466941                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             0.405360                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       0.405360                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                8465315                       # number of integer regfile reads
system.cpu13.int_regfile_writes               1457036                       # number of integer regfile writes
system.cpu13.fp_regfile_reads                 6284514                       # number of floating regfile reads
system.cpu13.fp_regfile_writes                4692294                       # number of floating regfile writes
system.cpu13.misc_regfile_reads                  5528                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements          306144                       # number of replacements
system.cpu13.dcache.tags.tagsinuse          59.342382                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs           1457920                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs          306206                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs            4.761239                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle      1619166591                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data    59.342382                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.927225                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.927225                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses         5225970                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses        5225970                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data      1229659                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total       1229659                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data       219796                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total       219796                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data           12                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data           11                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data      1449455                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total        1449455                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data      1449455                       # number of overall hits
system.cpu13.dcache.overall_hits::total       1449455                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data       769424                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total       769424                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data       238506                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total       238506                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data            2                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data            1                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data      1007930                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total      1007930                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data      1007930                       # number of overall misses
system.cpu13.dcache.overall_misses::total      1007930                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data 112917815100                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total 112917815100                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data  51932169331                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total  51932169331                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data        13932                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total        13932                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data         5805                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total         5805                       # number of StoreCondReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data 164849984431                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total 164849984431                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data 164849984431                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total 164849984431                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data      1999083                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total      1999083                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data       458302                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total       458302                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data      2457385                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total      2457385                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data      2457385                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total      2457385                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.384888                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.384888                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.520412                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.520412                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.083333                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.083333                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.410164                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.410164                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.410164                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.410164                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 146756.294449                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 146756.294449                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 217739.467062                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 217739.467062                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data         6966                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data         5805                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 163553.009069                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 163553.009069                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 163553.009069                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 163553.009069                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs      8495334                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs          233274                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    36.417835                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks       203370                       # number of writebacks
system.cpu13.dcache.writebacks::total          203370                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data       515616                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total       515616                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data       177440                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total       177440                       # number of WriteReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data       693056                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total       693056                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data       693056                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total       693056                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data       253808                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total       253808                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data        61066                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total        61066                       # number of WriteReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data            2                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data            1                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data       314874                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total       314874                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data       314874                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total       314874                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data  50465783754                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total  50465783754                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data  14905972807                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total  14905972807                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data  65371756561                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total  65371756561                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data  65371756561                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total  65371756561                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.126962                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.126962                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.133244                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.133244                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.128134                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.128134                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.128134                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.128134                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 198834.488093                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 198834.488093                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 244096.105967                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 244096.105967                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data         4644                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 207612.430880                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 207612.430880                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 207612.430880                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 207612.430880                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements            3720                       # number of replacements
system.cpu13.icache.tags.tagsinuse         462.784311                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs            609845                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs            4232                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs          144.103261                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle      9597686301                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst   462.784311                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.903876                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.903876                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2          152                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3          197                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          163                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses         1233260                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses        1233260                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst       609845                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total        609845                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst       609845                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total         609845                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst       609845                       # number of overall hits
system.cpu13.icache.overall_hits::total        609845                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst         4669                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         4669                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst         4669                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         4669                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst         4669                       # number of overall misses
system.cpu13.icache.overall_misses::total         4669                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst    510243179                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total    510243179                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst    510243179                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total    510243179                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst    510243179                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total    510243179                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst       614514                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total       614514                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst       614514                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total       614514                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst       614514                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total       614514                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.007598                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.007598                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.007598                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.007598                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.007598                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.007598                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 109283.182480                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 109283.182480                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 109283.182480                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 109283.182480                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 109283.182480                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 109283.182480                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks         3720                       # number of writebacks
system.cpu13.icache.writebacks::total            3720                       # number of writebacks
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst          437                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total          437                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst          437                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total          437                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst          437                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total          437                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst         4232                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total         4232                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst         4232                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total         4232                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst         4232                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total         4232                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst    451812371                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total    451812371                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst    451812371                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total    451812371                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst    451812371                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total    451812371                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.006887                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.006887                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.006887                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.006887                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.006887                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.006887                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 106760.957231                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 106760.957231                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 106760.957231                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 106760.957231                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 106760.957231                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 106760.957231                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                328482                       # Number of BP lookups
system.cpu14.branchPred.condPredicted          292530                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect            3534                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups             227081                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                163316                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           71.919711                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                 12236                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu14.branchPred.indirectLookups            29                       # Number of indirect predictor lookups.
system.cpu14.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu14.branchPred.indirectMisses             29                       # Number of indirect misses.
system.cpu14.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                    5619520                       # DTB read hits
system.cpu14.dtb.read_misses                     6615                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                5626135                       # DTB read accesses
system.cpu14.dtb.write_hits                    461659                       # DTB write hits
system.cpu14.dtb.write_misses                    1040                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                462699                       # DTB write accesses
system.cpu14.dtb.data_hits                    6081179                       # DTB hits
system.cpu14.dtb.data_misses                     7655                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                6088834                       # DTB accesses
system.cpu14.itb.fetch_hits                    622082                       # ITB hits
system.cpu14.itb.fetch_misses                      90                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                622172                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                       18204285                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles           117004                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                      7689471                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                    328482                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches           175552                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                    17913331                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                  9705                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                309                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu14.fetch.PendingTrapStallCycles         4658                       # Number of stall cycles due to pending traps
system.cpu14.fetch.IcacheWaitRetryStallCycles         1627                       # Number of stall cycles due to full MSHR
system.cpu14.fetch.CacheLines                  622082                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                 961                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples         18041791                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            0.426203                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           1.670796                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0               16747404     92.83%     92.83% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                  90459      0.50%     93.33% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                 101665      0.56%     93.89% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                  93770      0.52%     94.41% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                 118410      0.66%     95.07% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                  80544      0.45%     95.51% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                  78398      0.43%     95.95% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                  81504      0.45%     96.40% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                 649637      3.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total           18041791                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.018044                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      0.422399                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                 276776                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles            16810292                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                  439470                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles              510693                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                 4550                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved              21420                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                 307                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts              7549758                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                1250                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                 4550                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                 446687                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles              11762568                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles       349054                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                  715319                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles             4763603                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts              7520230                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                2544                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents              1450667                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents              2680884                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.SQFullEvents               990285                       # Number of times rename has blocked due to SQ full
system.cpu14.rename.RenamedOperands           6253213                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups            11428548                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups        5098244                       # Number of integer rename lookups
system.cpu14.rename.fp_rename_lookups         6330301                       # Number of floating rename lookups
system.cpu14.rename.CommittedMaps             6122116                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                 131097                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts             4526                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts         4555                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                 3185784                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads            2059842                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores            477445                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads           47953                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores          40114                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                  7455414                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded              4481                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                10984167                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued            4378                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined        158910                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined       108644                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved          315                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples     18041791                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       0.608818                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      1.432751                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0          14190383     78.65%     78.65% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1           1264323      7.01%     85.66% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2            691829      3.83%     89.50% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3            386949      2.14%     91.64% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4            926713      5.14%     96.78% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5            271769      1.51%     98.28% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6            146421      0.81%     99.09% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7             76116      0.42%     99.52% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8             87288      0.48%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total      18041791                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                  5678      0.57%      0.57% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%      0.57% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%      0.57% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd               56263      5.65%      6.22% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%      6.22% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%      6.22% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult              91037      9.15%     15.37% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                  31      0.00%     15.38% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     15.38% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     15.38% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     15.38% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     15.38% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     15.38% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     15.38% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     15.38% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     15.38% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     15.38% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     15.38% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     15.38% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     15.38% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     15.38% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     15.38% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     15.38% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     15.38% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     15.38% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     15.38% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     15.38% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.38% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     15.38% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead               833263     83.73%     99.11% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                8859      0.89%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu             1898110     17.28%     17.28% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                172      0.00%     17.28% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     17.28% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd           2132647     19.42%     36.70% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp            114754      1.04%     37.74% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     37.74% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult           738660      6.72%     44.47% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv              9039      0.08%     44.55% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     44.55% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     44.55% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     44.55% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     44.55% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     44.55% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     44.55% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     44.55% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     44.55% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     44.55% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     44.55% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.55% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     44.55% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.55% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.55% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.55% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.55% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.55% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.55% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     44.55% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.55% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.55% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead            5627904     51.24%     95.79% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite            462877      4.21%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total             10984167                       # Type of FU issued
system.cpu14.iq.rate                         0.603384                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                    995131                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.090597                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads         23559834                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes         2247449                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses      2116087                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads          17449800                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes          5371564                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses      5266096                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses              2821673                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses               9157621                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads          14094                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads        49142                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation          210                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores        18050                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads          848                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked      3700801                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                 4550                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles               7110740                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles             3751143                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts           7503240                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts             960                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts             2059842                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts             477445                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts             4467                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents               122989                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents             3513179                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents          210                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect         1918                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect         1604                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts               3522                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts            10980046                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts             5626163                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts            4121                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                       43345                       # number of nop insts executed
system.cpu14.iew.exec_refs                    6088862                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                 306521                       # Number of branches executed
system.cpu14.iew.exec_stores                   462699                       # Number of stores executed
system.cpu14.iew.exec_rate                   0.603157                       # Inst execution rate
system.cpu14.iew.wb_sent                      7391015                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                     7382183                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                 5223641                       # num instructions producing a value
system.cpu14.iew.wb_consumers                 6430873                       # num instructions consuming a value
system.cpu14.iew.wb_rate                     0.405519                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.812276                       # average fanout of values written-back
system.cpu14.commit.commitSquashedInsts        158136                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls          4166                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts            3232                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples     18016684                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     0.407553                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     1.545258                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0     16377048     90.90%     90.90% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1       352301      1.96%     92.85% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2       246464      1.37%     94.22% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3       171538      0.95%     95.17% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4       112428      0.62%     95.80% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5        92600      0.51%     96.31% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6        82683      0.46%     96.77% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7        78871      0.44%     97.21% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8       502751      2.79%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total     18016684                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts            7342758                       # Number of instructions committed
system.cpu14.commit.committedOps              7342758                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                      2470095                       # Number of memory references committed
system.cpu14.commit.loads                     2010700                       # Number of loads committed
system.cpu14.commit.membars                        11                       # Number of memory barriers committed
system.cpu14.commit.branches                   294864                       # Number of branches committed
system.cpu14.commit.fp_insts                  5248376                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                 4420396                       # Number of committed integer instructions.
system.cpu14.commit.function_calls              10047                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass        41777      0.57%      0.57% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu        1844557     25.12%     25.69% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult           161      0.00%     25.69% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     25.69% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd      2126371     28.96%     54.65% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp       114677      1.56%     56.21% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     56.21% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult       736109     10.02%     66.24% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv         9000      0.12%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.36% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead       2010711     27.38%     93.74% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite       459395      6.26%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total         7342758                       # Class of committed instruction
system.cpu14.commit.bw_lim_events              502751                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                   24999994                       # The number of ROB reads
system.cpu14.rob.rob_writes                  15024346                       # The number of ROB writes
system.cpu14.timesIdled                          7206                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                        162494                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                    2218996                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                   7300985                       # Number of Instructions Simulated
system.cpu14.committedOps                     7300985                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             2.493401                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       2.493401                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             0.401059                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.401059                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                8604594                       # number of integer regfile reads
system.cpu14.int_regfile_writes               1488606                       # number of integer regfile writes
system.cpu14.fp_regfile_reads                 6292169                       # number of floating regfile reads
system.cpu14.fp_regfile_writes                4705268                       # number of floating regfile writes
system.cpu14.misc_regfile_reads                  5006                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements          314940                       # number of replacements
system.cpu14.dcache.tags.tagsinuse          59.456659                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs           1461767                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs          315002                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs            4.640501                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle      1619288496                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data    59.456659                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.929010                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.929010                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses         5281580                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses        5281580                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data      1232917                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total       1232917                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data       223325                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total       223325                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data           12                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data           11                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data      1456242                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total        1456242                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data      1456242                       # number of overall hits
system.cpu14.dcache.overall_hits::total       1456242                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data       788770                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total       788770                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data       236058                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total       236058                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data            2                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data            1                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data      1024828                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total      1024828                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data      1024828                       # number of overall misses
system.cpu14.dcache.overall_misses::total      1024828                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data 116853995196                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total 116853995196                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data  53064226858                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total  53064226858                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data        13932                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total        13932                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data         5805                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total         5805                       # number of StoreCondReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data 169918222054                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total 169918222054                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data 169918222054                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total 169918222054                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data      2021687                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total      2021687                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data       459383                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total       459383                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data      2481070                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total      2481070                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data      2481070                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total      2481070                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.390154                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.390154                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.513859                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.513859                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.083333                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.083333                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.413059                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.413059                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.413059                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.413059                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 148147.109038                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 148147.109038                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 224793.173110                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 224793.173110                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data         6966                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data         5805                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 165801.697508                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 165801.697508                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 165801.697508                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 165801.697508                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs      8633334                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets           22                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs          240220                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    35.939281                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets           22                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks       211703                       # number of writebacks
system.cpu14.dcache.writebacks::total          211703                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data       526610                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total       526610                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data       175359                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total       175359                       # number of WriteReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data       701969                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total       701969                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data       701969                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total       701969                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data       262160                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total       262160                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data        60699                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total        60699                       # number of WriteReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data            2                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data            1                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data       322859                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total       322859                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data       322859                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total       322859                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data  51819633981                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total  51819633981                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data  15001879290                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total  15001879290                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data  66821513271                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total  66821513271                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data  66821513271                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total  66821513271                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.129674                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.129674                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.132132                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.132132                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.130129                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.130129                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.130129                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.130129                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 197664.151591                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 197664.151591                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 247152.000692                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 247152.000692                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data         4644                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 206968.098368                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 206968.098368                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 206968.098368                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 206968.098368                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements            3387                       # number of replacements
system.cpu14.icache.tags.tagsinuse         462.069894                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs            617690                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs            3899                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs          158.422672                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle     23612301900                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst   462.069894                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.902480                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.902480                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2          134                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3          189                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          189                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses         1248039                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses        1248039                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst       617690                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total        617690                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst       617690                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total         617690                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst       617690                       # number of overall hits
system.cpu14.icache.overall_hits::total        617690                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst         4380                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total         4380                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst         4380                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total         4380                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst         4380                       # number of overall misses
system.cpu14.icache.overall_misses::total         4380                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst    398456306                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total    398456306                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst    398456306                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total    398456306                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst    398456306                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total    398456306                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst       622070                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total       622070                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst       622070                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total       622070                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst       622070                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total       622070                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.007041                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.007041                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.007041                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.007041                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.007041                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.007041                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 90971.759361                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 90971.759361                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 90971.759361                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 90971.759361                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 90971.759361                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 90971.759361                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks         3387                       # number of writebacks
system.cpu14.icache.writebacks::total            3387                       # number of writebacks
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst          481                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total          481                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst          481                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total          481                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst          481                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total          481                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst         3899                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total         3899                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst         3899                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total         3899                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst         3899                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total         3899                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst    344388536                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total    344388536                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst    344388536                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total    344388536                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst    344388536                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total    344388536                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.006268                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.006268                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.006268                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.006268                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.006268                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.006268                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 88327.400872                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 88327.400872                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 88327.400872                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 88327.400872                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 88327.400872                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 88327.400872                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                326593                       # Number of BP lookups
system.cpu15.branchPred.condPredicted          290616                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect            3697                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups             242709                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                161622                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           66.590856                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                 12291                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                2                       # Number of incorrect RAS predictions.
system.cpu15.branchPred.indirectLookups            28                       # Number of indirect predictor lookups.
system.cpu15.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu15.branchPred.indirectMisses             28                       # Number of indirect misses.
system.cpu15.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                    5559824                       # DTB read hits
system.cpu15.dtb.read_misses                     4632                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                5564456                       # DTB read accesses
system.cpu15.dtb.write_hits                    461219                       # DTB write hits
system.cpu15.dtb.write_misses                     373                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                461592                       # DTB write accesses
system.cpu15.dtb.data_hits                    6021043                       # DTB hits
system.cpu15.dtb.data_misses                     5005                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                6026048                       # DTB accesses
system.cpu15.itb.fetch_hits                    619888                       # ITB hits
system.cpu15.itb.fetch_misses                      90                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                619978                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                       17936404                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles           154844                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                      7663295                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                    326593                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches           173913                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                    17552472                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                  9441                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.TlbCycles                       10                       # Number of cycles fetch has spent waiting for tlb
system.cpu15.fetch.MiscStallCycles                903                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu15.fetch.PendingTrapStallCycles         5677                       # Number of stall cycles due to pending traps
system.cpu15.fetch.IcacheWaitRetryStallCycles         3557                       # Number of stall cycles due to full MSHR
system.cpu15.fetch.CacheLines                  619888                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                 912                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.ItlbSquashes                     1                       # Number of outstanding ITLB misses that were squashed
system.cpu15.fetch.rateDist::samples         17722193                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            0.432412                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           1.683445                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0               16434177     92.73%     92.73% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                  92307      0.52%     93.25% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                  97421      0.55%     93.80% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                  95034      0.54%     94.34% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                 115191      0.65%     94.99% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                  81045      0.46%     95.45% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                  74437      0.42%     95.87% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                  82215      0.46%     96.33% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                 650366      3.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total           17722193                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.018208                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      0.427248                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                 283281                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles            16487131                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                  448835                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles              498522                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                 4414                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved              21310                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                 316                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts              7524411                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                1273                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                 4414                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                 450552                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles              11272038                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles       454126                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                  715647                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles             4825406                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts              7496042                       # Number of instructions processed by rename
system.cpu15.rename.ROBFullEvents                1967                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents              1446951                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents              2728390                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.SQFullEvents              1021319                       # Number of times rename has blocked due to SQ full
system.cpu15.rename.RenamedOperands           6241243                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups            11405328                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups        5070151                       # Number of integer rename lookups
system.cpu15.rename.fp_rename_lookups         6335174                       # Number of floating rename lookups
system.cpu15.rename.CommittedMaps             6125971                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                 115272                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts             4514                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts         4529                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                 3125724                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads            2046296                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores            473106                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads           47480                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores          39533                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                  7432213                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded              4483                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                10917455                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued            4679                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined        137557                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined        93786                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved          415                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples     17722193                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       0.616033                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      1.445851                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0          13924907     78.57%     78.57% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1           1228658      6.93%     85.51% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2            688723      3.89%     89.39% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3            370659      2.09%     91.48% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4            921100      5.20%     96.68% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5            272299      1.54%     98.22% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6            147084      0.83%     99.05% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7             79129      0.45%     99.49% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8             89634      0.51%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total      17722193                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                  6003      0.61%      0.61% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0      0.00%      0.61% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%      0.61% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd               55225      5.59%      6.20% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%      6.20% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%      6.20% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult              91256      9.24%     15.43% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   2      0.00%     15.43% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     15.43% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     15.43% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     15.43% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     15.43% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     15.43% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     15.43% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     15.43% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     15.43% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     15.43% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     15.43% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     15.43% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     15.43% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     15.43% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     15.43% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     15.43% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     15.43% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     15.43% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     15.43% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     15.43% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.43% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     15.43% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead               825957     83.59%     99.02% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                9659      0.98%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu             1889094     17.30%     17.30% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                172      0.00%     17.31% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     17.31% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd           2134277     19.55%     36.85% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp            114756      1.05%     37.91% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     37.91% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult           742174      6.80%     44.70% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv              9040      0.08%     44.79% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     44.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     44.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     44.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     44.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     44.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     44.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     44.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     44.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     44.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     44.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     44.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     44.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     44.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     44.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     44.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     44.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     44.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     44.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     44.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     44.79% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     44.79% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead            5566154     50.98%     95.77% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite            461784      4.23%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total             10917455                       # Type of FU issued
system.cpu15.iq.rate                         0.608676                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                    988102                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.090507                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads         23268568                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes         2222467                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses      2100060                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads          17281316                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes          5351997                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses      5268786                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses              2839304                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses               9066249                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads          14125                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads        40977                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation          213                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores        14318                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads          842                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked      3646681                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                 4414                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles               7256156                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles             3084407                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts           7480204                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts            1101                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts             2046296                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts             473106                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts             4469                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents               118985                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents             2848894                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents          213                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect         1967                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect         1730                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts               3697                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts            10913441                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts             5564547                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts            4014                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                       43508                       # number of nop insts executed
system.cpu15.iew.exec_refs                    6026139                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                 304560                       # Number of branches executed
system.cpu15.iew.exec_stores                   461592                       # Number of stores executed
system.cpu15.iew.exec_rate                   0.608452                       # Inst execution rate
system.cpu15.iew.wb_sent                      7374887                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                     7368846                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                 5212847                       # num instructions producing a value
system.cpu15.iew.wb_consumers                 6409856                       # num instructions consuming a value
system.cpu15.iew.wb_rate                     0.410832                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.813255                       # average fanout of values written-back
system.cpu15.commit.commitSquashedInsts        135987                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls          4068                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts            3391                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples     17700147                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     0.414749                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     1.559478                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0     16060679     90.74%     90.74% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1       358942      2.03%     92.77% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2       241319      1.36%     94.13% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3       168635      0.95%     95.08% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4       115264      0.65%     95.73% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5        91695      0.52%     96.25% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6        81589      0.46%     96.71% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7        71621      0.40%     97.12% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8       510403      2.88%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total     17700147                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts            7341121                       # Number of instructions committed
system.cpu15.commit.committedOps              7341121                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                      2464107                       # Number of memory references committed
system.cpu15.commit.loads                     2005319                       # Number of loads committed
system.cpu15.commit.membars                        11                       # Number of memory barriers committed
system.cpu15.commit.branches                   293258                       # Number of branches committed
system.cpu15.commit.fp_insts                  5256931                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                 4410735                       # Number of committed integer instructions.
system.cpu15.commit.function_calls               9853                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass        41986      0.57%      0.57% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu        1840688     25.07%     25.65% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult           161      0.00%     25.65% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     25.65% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd      2130314     29.02%     54.67% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp       114677      1.56%     56.23% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     56.23% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult       740177     10.08%     66.31% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv         9000      0.12%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.43% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead       2005330     27.32%     93.75% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite       458788      6.25%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total         7341121                       # Class of committed instruction
system.cpu15.commit.bw_lim_events              510403                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                   24655854                       # The number of ROB reads
system.cpu15.rob.rob_writes                  14974088                       # The number of ROB writes
system.cpu15.timesIdled                          8933                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                        214211                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                    2493625                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                   7299139                       # Number of Instructions Simulated
system.cpu15.committedOps                     7299139                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             2.457331                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       2.457331                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             0.406946                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       0.406946                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                8532482                       # number of integer regfile reads
system.cpu15.int_regfile_writes               1478894                       # number of integer regfile writes
system.cpu15.fp_regfile_reads                 6303005                       # number of floating regfile reads
system.cpu15.fp_regfile_writes                4709164                       # number of floating regfile writes
system.cpu15.misc_regfile_reads                 10245                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                   25                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements          307419                       # number of replacements
system.cpu15.dcache.tags.tagsinuse          59.361442                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs           1473320                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs          307481                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs            4.791581                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle      1616062077                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data    59.361442                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.927523                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.927523                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses         5252592                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses        5252592                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data      1245054                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total       1245054                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data       221965                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total       221965                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data           12                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data           11                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total           11                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data      1467019                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total        1467019                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data      1467019                       # number of overall hits
system.cpu15.dcache.overall_hits::total       1467019                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data       766422                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total       766422                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data       236811                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total       236811                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data            2                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data            1                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data      1003233                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total      1003233                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data      1003233                       # number of overall misses
system.cpu15.dcache.overall_misses::total      1003233                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data 113324083830                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total 113324083830                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data  51083673755                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total  51083673755                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data        16254                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total        16254                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data         5805                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total         5805                       # number of StoreCondReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data 164407757585                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total 164407757585                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data 164407757585                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total 164407757585                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data      2011476                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total      2011476                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data       458776                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total       458776                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data      2470252                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total      2470252                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data      2470252                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total      2470252                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.381025                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.381025                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.516180                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.516180                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.083333                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.083333                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.406126                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.406126                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.406126                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.406126                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 147861.209399                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 147861.209399                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 215714.953085                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 215714.953085                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data         8127                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total         8127                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data         5805                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 163877.940204                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 163877.940204                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 163877.940204                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 163877.940204                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs      8404653                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs          230989                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    36.385512                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks       207666                       # number of writebacks
system.cpu15.dcache.writebacks::total          207666                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data       511848                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total       511848                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data       176067                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total       176067                       # number of WriteReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data       687915                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total       687915                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data       687915                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total       687915                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data       254574                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total       254574                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data        60744                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total        60744                       # number of WriteReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data            2                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data            1                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data       315318                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total       315318                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data       315318                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total       315318                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data  50314550733                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total  50314550733                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data  14794735304                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total  14794735304                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data        13932                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total        13932                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data  65109286037                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total  65109286037                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data  65109286037                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total  65109286037                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.126561                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.126561                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.132404                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.132404                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.127646                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.127646                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.127646                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.127646                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 197642.142297                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 197642.142297                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 243558.792704                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 243558.792704                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data         6966                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6966                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data         4644                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 206487.691908                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 206487.691908                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 206487.691908                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 206487.691908                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements            3965                       # number of replacements
system.cpu15.icache.tags.tagsinuse         461.406165                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs            614952                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs            4477                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs          137.358052                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle     23612323959                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst   461.406165                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.901184                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.901184                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2          165                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3          218                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          129                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses         1244207                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses        1244207                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst       614952                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total        614952                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst       614952                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total         614952                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst       614952                       # number of overall hits
system.cpu15.icache.overall_hits::total        614952                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst         4913                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total         4913                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst         4913                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total         4913                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst         4913                       # number of overall misses
system.cpu15.icache.overall_misses::total         4913                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst    505045389                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total    505045389                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst    505045389                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total    505045389                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst    505045389                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total    505045389                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst       619865                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total       619865                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst       619865                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total       619865                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst       619865                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total       619865                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.007926                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.007926                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.007926                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.007926                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.007926                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.007926                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 102797.758803                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 102797.758803                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 102797.758803                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 102797.758803                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 102797.758803                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 102797.758803                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks         3965                       # number of writebacks
system.cpu15.icache.writebacks::total            3965                       # number of writebacks
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst          436                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total          436                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst          436                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total          436                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst          436                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total          436                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst         4477                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total         4477                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst         4477                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total         4477                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst         4477                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total         4477                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst    451920351                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total    451920351                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst    451920351                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total    451920351                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst    451920351                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total    451920351                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.007223                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.007223                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.007223                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.007223                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.007223                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.007223                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 100942.673889                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 100942.673889                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 100942.673889                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 100942.673889                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 100942.673889                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 100942.673889                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    670640                       # number of replacements
system.l2.tags.tagsinuse                 15424.963263                       # Cycle average of tags in use
system.l2.tags.total_refs                     7909542                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    687003                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.513111                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                2157910065                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    10106.104705                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst      126.902899                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data      345.609448                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst       28.605660                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data      331.602707                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        6.249953                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data      301.992581                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        5.766011                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data      303.882402                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst       11.959480                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data      338.263959                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst        5.082962                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.data      323.661787                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst        6.395823                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data      298.580459                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        4.557284                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data      290.265061                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.inst        7.740459                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.data      315.502086                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst        4.672886                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data      314.514866                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.inst        5.008042                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.data      298.835571                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.inst        4.807040                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.data      293.686460                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst        5.057844                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.data      320.038675                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.inst       11.662363                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.data      343.015651                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.inst        5.258978                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.data      304.847171                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst       13.685874                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.data      341.146116                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.616828                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.007746                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.021094                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.001746                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.020239                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000381                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.018432                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000352                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.018548                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000730                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.020646                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000310                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.data       0.019755                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000390                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.018224                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000278                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.017716                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.inst       0.000472                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.data       0.019257                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000285                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.019196                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.inst       0.000306                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.data       0.018239                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.inst       0.000293                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.data       0.017925                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000309                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.data       0.019534                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.inst       0.000712                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.data       0.020936                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.inst       0.000321                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.data       0.018606                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000835                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.data       0.020822                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.941465                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16363                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          610                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        15625                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.998718                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 307855091                       # Number of tag accesses
system.l2.tags.data_accesses                307855091                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      3371651                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3371651                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        11296                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            11296                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu00.data            1109                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu01.data             514                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu02.data             797                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu03.data             810                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu04.data             490                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu05.data             893                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu06.data             774                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu07.data            1133                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu08.data             791                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu09.data             624                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu10.data             820                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu11.data            1357                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu12.data             665                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu13.data             458                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu14.data             842                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu15.data             211                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                12288                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu02.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu03.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu04.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data            36658                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data            34326                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data            34456                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data            33777                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data            34873                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data            35004                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data            34442                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data            33693                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data            35817                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data            35332                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data            33035                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data            33131                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data            35916                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data            34376                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data            33577                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data            34856                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                553269                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu00.inst          8612                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu01.inst          2697                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu02.inst          2877                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu03.inst          2847                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu04.inst          3133                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu05.inst          2992                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu06.inst          2395                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu07.inst          2351                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu08.inst          2936                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu09.inst          2835                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu10.inst          2357                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu11.inst          2355                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu12.inst          2879                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu13.inst          2786                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu14.inst          2863                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu15.inst          3094                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              50009                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu00.data       241331                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu01.data       225643                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu02.data       225657                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu03.data       226467                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu04.data       224106                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu05.data       225918                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu06.data       226852                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu07.data       226597                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu08.data       226385                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu09.data       225312                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu10.data       224724                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu11.data       226599                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu12.data       225185                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu13.data       222569                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu14.data       224539                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu15.data       224636                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3622520                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu00.inst                8612                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data              277989                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                2697                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data              259969                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                2877                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data              260113                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                2847                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data              260244                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                3133                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data              258979                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                2992                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data              260922                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                2395                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data              261294                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                2351                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data              260290                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                2936                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data              262202                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                2835                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data              260644                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                2357                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data              257759                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                2355                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data              259730                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                2879                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data              261101                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                2786                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data              256945                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                2863                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data              258116                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                3094                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data              259492                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4225798                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst               8612                       # number of overall hits
system.l2.overall_hits::cpu00.data             277989                       # number of overall hits
system.l2.overall_hits::cpu01.inst               2697                       # number of overall hits
system.l2.overall_hits::cpu01.data             259969                       # number of overall hits
system.l2.overall_hits::cpu02.inst               2877                       # number of overall hits
system.l2.overall_hits::cpu02.data             260113                       # number of overall hits
system.l2.overall_hits::cpu03.inst               2847                       # number of overall hits
system.l2.overall_hits::cpu03.data             260244                       # number of overall hits
system.l2.overall_hits::cpu04.inst               3133                       # number of overall hits
system.l2.overall_hits::cpu04.data             258979                       # number of overall hits
system.l2.overall_hits::cpu05.inst               2992                       # number of overall hits
system.l2.overall_hits::cpu05.data             260922                       # number of overall hits
system.l2.overall_hits::cpu06.inst               2395                       # number of overall hits
system.l2.overall_hits::cpu06.data             261294                       # number of overall hits
system.l2.overall_hits::cpu07.inst               2351                       # number of overall hits
system.l2.overall_hits::cpu07.data             260290                       # number of overall hits
system.l2.overall_hits::cpu08.inst               2936                       # number of overall hits
system.l2.overall_hits::cpu08.data             262202                       # number of overall hits
system.l2.overall_hits::cpu09.inst               2835                       # number of overall hits
system.l2.overall_hits::cpu09.data             260644                       # number of overall hits
system.l2.overall_hits::cpu10.inst               2357                       # number of overall hits
system.l2.overall_hits::cpu10.data             257759                       # number of overall hits
system.l2.overall_hits::cpu11.inst               2355                       # number of overall hits
system.l2.overall_hits::cpu11.data             259730                       # number of overall hits
system.l2.overall_hits::cpu12.inst               2879                       # number of overall hits
system.l2.overall_hits::cpu12.data             261101                       # number of overall hits
system.l2.overall_hits::cpu13.inst               2786                       # number of overall hits
system.l2.overall_hits::cpu13.data             256945                       # number of overall hits
system.l2.overall_hits::cpu14.inst               2863                       # number of overall hits
system.l2.overall_hits::cpu14.data             258116                       # number of overall hits
system.l2.overall_hits::cpu15.inst               3094                       # number of overall hits
system.l2.overall_hits::cpu15.data             259492                       # number of overall hits
system.l2.overall_hits::total                 4225798                       # number of overall hits
system.l2.UpgradeReq_misses::cpu00.data          2040                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu01.data          1853                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu02.data          1188                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu03.data          1804                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu04.data          1239                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu05.data          2090                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu06.data          1830                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu07.data          2104                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu08.data          1561                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu09.data          2199                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu10.data          2153                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu11.data          2022                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu12.data          1327                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu13.data          2344                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu14.data          1424                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu15.data          1527                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              28705                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu00.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu01.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                2                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data          29921                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data          22161                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data          21056                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data          21923                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data          22567                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data          21979                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data          21382                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data          21964                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data          22456                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data          21477                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data          22235                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data          22419                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data          22620                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data          22461                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data          21344                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data          22468                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              360433                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu00.inst         3708                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu01.inst         1714                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu02.inst          958                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu03.inst         1039                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu04.inst         1273                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu05.inst          987                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu06.inst         1231                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu07.inst         1239                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu08.inst         1190                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu09.inst         1150                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu10.inst         1227                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu11.inst         1216                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu12.inst         1227                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu13.inst         1446                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu14.inst         1036                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu15.inst         1383                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            22024                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu00.data        21182                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu01.data        20838                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu02.data        19717                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu03.data        20220                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu04.data        21604                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu05.data        20464                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu06.data        19827                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu07.data        20054                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu08.data        21252                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu09.data        19983                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu10.data        20021                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu11.data        19610                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu12.data        21044                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu13.data        21470                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu14.data        19896                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu15.data        21610                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          328792                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu00.inst              3708                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data             51103                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst              1714                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data             42999                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst               958                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data             40773                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst              1039                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data             42143                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst              1273                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data             44171                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst               987                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data             42443                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst              1231                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data             41209                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst              1239                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data             42018                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst              1190                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data             43708                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst              1150                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data             41460                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst              1227                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data             42256                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst              1216                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data             42029                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst              1227                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data             43664                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst              1446                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data             43931                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst              1036                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data             41240                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst              1383                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data             44078                       # number of demand (read+write) misses
system.l2.demand_misses::total                 711249                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst             3708                       # number of overall misses
system.l2.overall_misses::cpu00.data            51103                       # number of overall misses
system.l2.overall_misses::cpu01.inst             1714                       # number of overall misses
system.l2.overall_misses::cpu01.data            42999                       # number of overall misses
system.l2.overall_misses::cpu02.inst              958                       # number of overall misses
system.l2.overall_misses::cpu02.data            40773                       # number of overall misses
system.l2.overall_misses::cpu03.inst             1039                       # number of overall misses
system.l2.overall_misses::cpu03.data            42143                       # number of overall misses
system.l2.overall_misses::cpu04.inst             1273                       # number of overall misses
system.l2.overall_misses::cpu04.data            44171                       # number of overall misses
system.l2.overall_misses::cpu05.inst              987                       # number of overall misses
system.l2.overall_misses::cpu05.data            42443                       # number of overall misses
system.l2.overall_misses::cpu06.inst             1231                       # number of overall misses
system.l2.overall_misses::cpu06.data            41209                       # number of overall misses
system.l2.overall_misses::cpu07.inst             1239                       # number of overall misses
system.l2.overall_misses::cpu07.data            42018                       # number of overall misses
system.l2.overall_misses::cpu08.inst             1190                       # number of overall misses
system.l2.overall_misses::cpu08.data            43708                       # number of overall misses
system.l2.overall_misses::cpu09.inst             1150                       # number of overall misses
system.l2.overall_misses::cpu09.data            41460                       # number of overall misses
system.l2.overall_misses::cpu10.inst             1227                       # number of overall misses
system.l2.overall_misses::cpu10.data            42256                       # number of overall misses
system.l2.overall_misses::cpu11.inst             1216                       # number of overall misses
system.l2.overall_misses::cpu11.data            42029                       # number of overall misses
system.l2.overall_misses::cpu12.inst             1227                       # number of overall misses
system.l2.overall_misses::cpu12.data            43664                       # number of overall misses
system.l2.overall_misses::cpu13.inst             1446                       # number of overall misses
system.l2.overall_misses::cpu13.data            43931                       # number of overall misses
system.l2.overall_misses::cpu14.inst             1036                       # number of overall misses
system.l2.overall_misses::cpu14.data            41240                       # number of overall misses
system.l2.overall_misses::cpu15.inst             1383                       # number of overall misses
system.l2.overall_misses::cpu15.data            44078                       # number of overall misses
system.l2.overall_misses::total                711249                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu00.data     14490441                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu01.data     16899516                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu02.data      5562351                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu03.data     12337947                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu04.data      8450919                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu05.data     20063241                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu06.data     10295748                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu07.data     10929654                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu08.data     14419068                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu09.data     21670065                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu10.data     12991590                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu11.data     11062008                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu12.data     11333850                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu13.data     24110487                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu14.data      8392869                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu15.data     11023695                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    214033449                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data   6369396443                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data   4727283781                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data   4528297563                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data   4632879574                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data   4793366824                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data   4723738427                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data   4530479628                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data   4615244446                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data   4769575394                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data   4610034614                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data   4638316122                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data   4661718636                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data   4795569772                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data   4796294029                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data   4559791775                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data   4768271218                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   76520258246                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu00.inst    760404117                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu01.inst    337522815                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu02.inst    172820100                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu03.inst    186439810                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu04.inst    236577435                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu05.inst    178475692                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu06.inst    225850110                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu07.inst    227832500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu08.inst    217425644                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu09.inst    211967101                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu10.inst    223950501                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu11.inst    226644935                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu12.inst    225508916                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu13.inst    274587760                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu14.inst    185313435                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu15.inst    258739641                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4150060512                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu00.data   4604609671                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu01.data   4536832241                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu02.data   4285038091                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu03.data   4387999469                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu04.data   4701556131                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu05.data   4441160067                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu06.data   4317915306                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu07.data   4365628528                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu08.data   4618735952                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu09.data   4348532211                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu10.data   4359519628                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu11.data   4271394041                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu12.data   4576607597                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu13.data   4672851428                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu14.data   4321841839                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu15.data   4706852767                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  71517074967                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu00.inst    760404117                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data  10974006114                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst    337522815                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data   9264116022                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst    172820100                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data   8813335654                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst    186439810                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data   9020879043                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst    236577435                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data   9494922955                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst    178475692                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data   9164898494                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst    225850110                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data   8848394934                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst    227832500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data   8980872974                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst    217425644                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data   9388311346                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst    211967101                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data   8958566825                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst    223950501                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data   8997835750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst    226644935                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data   8933112677                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst    225508916                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data   9372177369                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst    274587760                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data   9469145457                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst    185313435                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data   8881633614                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst    258739641                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data   9475123985                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     152187393725                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst    760404117                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data  10974006114                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst    337522815                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data   9264116022                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst    172820100                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data   8813335654                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst    186439810                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data   9020879043                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst    236577435                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data   9494922955                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst    178475692                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data   9164898494                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst    225850110                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data   8848394934                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst    227832500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data   8980872974                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst    217425644                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data   9388311346                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst    211967101                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data   8958566825                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst    223950501                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data   8997835750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst    226644935                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data   8933112677                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst    225508916                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data   9372177369                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst    274587760                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data   9469145457                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst    185313435                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data   8881633614                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst    258739641                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data   9475123985                       # number of overall miss cycles
system.l2.overall_miss_latency::total    152187393725                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      3371651                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3371651                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        11296                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        11296                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data         3149                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu01.data         2367                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu02.data         1985                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu03.data         2614                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu04.data         1729                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu05.data         2983                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu06.data         2604                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu07.data         3237                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu08.data         2352                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu09.data         2823                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu10.data         2973                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu11.data         3379                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu12.data         1992                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu13.data         2802                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu14.data         2266                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu15.data         1738                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            40993                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu00.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu01.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu02.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu03.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu04.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data        66579                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data        56487                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data        55512                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data        55700                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data        57440                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data        56983                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data        55824                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data        55657                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data        58273                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data        56809                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data        55270                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data        55550                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data        58536                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data        56837                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data        54921                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data        57324                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            913702                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu00.inst        12320                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu01.inst         4411                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu02.inst         3835                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu03.inst         3886                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu04.inst         4406                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu05.inst         3979                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu06.inst         3626                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu07.inst         3590                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu08.inst         4126                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu09.inst         3985                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu10.inst         3584                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu11.inst         3571                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu12.inst         4106                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu13.inst         4232                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu14.inst         3899                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu15.inst         4477                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          72033                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu00.data       262513                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu01.data       246481                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu02.data       245374                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu03.data       246687                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu04.data       245710                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu05.data       246382                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu06.data       246679                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu07.data       246651                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu08.data       247637                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu09.data       245295                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu10.data       244745                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu11.data       246209                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu12.data       246229                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu13.data       244039                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu14.data       244435                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu15.data       246246                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3951312                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst           12320                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data          329092                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst            4411                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data          302968                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst            3835                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data          300886                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst            3886                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data          302387                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst            4406                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data          303150                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst            3979                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data          303365                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst            3626                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data          302503                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst            3590                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data          302308                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst            4126                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data          305910                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst            3985                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data          302104                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst            3584                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data          300015                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst            3571                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data          301759                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst            4106                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data          304765                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst            4232                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data          300876                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst            3899                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data          299356                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst            4477                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data          303570                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4937047                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst          12320                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data         329092                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst           4411                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data         302968                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst           3835                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data         300886                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst           3886                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data         302387                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst           4406                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data         303150                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst           3979                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data         303365                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst           3626                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data         302503                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst           3590                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data         302308                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst           4126                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data         305910                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst           3985                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data         302104                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst           3584                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data         300015                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst           3571                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data         301759                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst           4106                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data         304765                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst           4232                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data         300876                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst           3899                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data         299356                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst           4477                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data         303570                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4937047                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.647825                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu01.data     0.782847                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu02.data     0.598489                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu03.data     0.690130                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu04.data     0.716599                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu05.data     0.700637                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu06.data     0.702765                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu07.data     0.649985                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu08.data     0.663690                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu09.data     0.778959                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu10.data     0.724184                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu11.data     0.598402                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu12.data     0.666165                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu13.data     0.836545                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu14.data     0.628420                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu15.data     0.878596                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.700242                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu00.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.400000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.449406                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.392320                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.379305                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.393591                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.392880                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.385712                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.383025                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.394631                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.385359                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.378056                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.402298                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.403582                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.386429                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.395183                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.388631                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.391948                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.394475                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu00.inst     0.300974                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu01.inst     0.388574                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu02.inst     0.249804                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu03.inst     0.267370                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu04.inst     0.288924                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu05.inst     0.248052                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu06.inst     0.339493                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu07.inst     0.345125                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu08.inst     0.288415                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu09.inst     0.288582                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu10.inst     0.342355                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu11.inst     0.340521                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu12.inst     0.298831                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu13.inst     0.341682                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu14.inst     0.265709                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu15.inst     0.308912                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.305749                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu00.data     0.080689                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu01.data     0.084542                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu02.data     0.080355                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu03.data     0.081966                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu04.data     0.087925                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu05.data     0.083058                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu06.data     0.080376                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu07.data     0.081305                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu08.data     0.085819                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu09.data     0.081465                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu10.data     0.081804                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu11.data     0.079648                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu12.data     0.085465                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu13.data     0.087978                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu14.data     0.081396                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu15.data     0.087758                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.083211                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.300974                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.155285                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.388574                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.141926                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.249804                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.135510                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.267370                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.139368                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.288924                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.145707                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.248052                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.139907                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.339493                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.136227                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.345125                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.138991                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.288415                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.142879                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.288582                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.137238                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.342355                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.140846                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.340521                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.139280                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.298831                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.143271                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.341682                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.146010                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.265709                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.137762                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.308912                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.145199                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.144064                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.300974                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.155285                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.388574                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.141926                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.249804                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.135510                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.267370                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.139368                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.288924                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.145707                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.248052                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.139907                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.339493                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.136227                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.345125                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.138991                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.288415                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.142879                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.288582                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.137238                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.342355                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.140846                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.340521                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.139280                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.298831                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.143271                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.341682                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.146010                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.265709                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.137762                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.308912                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.145199                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.144064                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu00.data  7103.157353                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu01.data  9120.084188                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu02.data  4682.113636                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu03.data  6839.216741                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu04.data  6820.757869                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu05.data  9599.636842                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu06.data  5626.091803                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu07.data  5194.702471                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu08.data  9237.071108                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu09.data  9854.508868                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu10.data  6034.180214                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu11.data  5470.824926                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu12.data  8540.957046                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu13.data 10286.043942                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu14.data  5893.868680                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu15.data  7219.184676                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7456.312454                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 212873.782394                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 213315.454221                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data 215059.724687                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data 211325.072937                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data 212406.027562                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 214920.534465                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data 211882.874754                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 210127.683755                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data 212396.481742                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data 214649.840015                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 208604.278030                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 207936.064766                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data 212005.737047                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 213538.757357                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data 213633.422742                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 212224.996350                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 212300.922074                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu00.inst 205071.228964                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu01.inst 196921.128938                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu02.inst 180396.764092                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu03.inst 179441.588065                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu04.inst 185842.446976                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu05.inst 180826.435664                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu06.inst 183468.813972                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu07.inst 183884.180791                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu08.inst 182710.625210                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu09.inst 184319.218261                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu10.inst 182518.745721                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu11.inst 186385.637336                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu12.inst 183788.847596                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu13.inst 189894.716459                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu14.inst 178873.972008                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu15.inst 187085.785249                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 188433.550309                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu00.data 217383.139977                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu01.data 217719.178472                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu02.data 217327.082771                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu03.data 217012.832295                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu04.data 217624.334892                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu05.data 217023.068168                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu06.data 217779.558481                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu07.data 217693.653535                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu08.data 217331.825334                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu09.data 217611.580393                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu10.data 217747.346686                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu11.data 217817.136206                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu12.data 217478.026849                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu13.data 217645.618444                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu14.data 217221.644501                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu15.data 217809.012818                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 217514.644417                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 205071.228964                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 214742.894038                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 196921.128938                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 215449.569106                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 180396.764092                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 216156.173301                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 179441.588065                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data 214054.031346                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 185842.446976                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 214958.297412                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst 180826.435664                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 215934.276418                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 183468.813972                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data 214719.962484                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst 183884.180791                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 213738.706602                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 182710.625210                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 214796.177954                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst 184319.218261                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 216077.347443                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst 182518.745721                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 212936.287154                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst 186385.637336                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 212546.400747                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst 183788.847596                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data 214643.124061                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst 189894.716459                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 215545.866404                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst 178873.972008                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 215364.539622                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst 187085.785249                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 214962.656768                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 213972.031911                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 205071.228964                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 214742.894038                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 196921.128938                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 215449.569106                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 180396.764092                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 216156.173301                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 179441.588065                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data 214054.031346                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 185842.446976                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 214958.297412                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst 180826.435664                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 215934.276418                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 183468.813972                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data 214719.962484                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst 183884.180791                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 213738.706602                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 182710.625210                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 214796.177954                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst 184319.218261                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 216077.347443                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst 182518.745721                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 212936.287154                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst 186385.637336                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 212546.400747                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst 183788.847596                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data 214643.124061                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst 189894.716459                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 215545.866404                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst 178873.972008                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 215364.539622                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst 187085.785249                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 214962.656768                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 213972.031911                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1818390                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets            46542                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    206363                       # number of cycles access was blocked
system.l2.blocked::no_targets                     410                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs       8.811609                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   113.517073                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               483117                       # number of writebacks
system.l2.writebacks::total                    483117                       # number of writebacks
system.l2.ReadExReq_mshr_hits::cpu00.data            8                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu01.data           15                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu02.data           11                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu03.data           16                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu04.data            3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu05.data           33                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu06.data           36                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu07.data           17                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu08.data            4                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu09.data           20                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu10.data           82                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu11.data            3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu12.data            8                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu13.data           21                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu14.data            8                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu15.data            7                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total              292                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu00.inst          869                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu01.inst          756                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu02.inst          731                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu03.inst          783                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu04.inst          844                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu05.inst          750                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu06.inst          971                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu07.inst         1047                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu08.inst          868                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu09.inst          828                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu10.inst          988                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu11.inst          927                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu12.inst          960                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu13.inst          806                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu14.inst          796                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu15.inst          895                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         13819                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu00.data          206                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu01.data          172                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu02.data          223                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu03.data          255                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu04.data          255                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu05.data          272                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu06.data          186                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu07.data          218                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu08.data          261                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu09.data          155                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu10.data          160                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu11.data          180                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu12.data          215                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu13.data          183                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu14.data          196                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu15.data          215                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         3352                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst            869                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data            214                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst            756                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data            187                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst            731                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data            234                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst            783                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data            271                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst            844                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.data            258                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst            750                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.data            305                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst            971                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.data            222                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst           1047                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.data            235                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst            868                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.data            265                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst            828                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.data            175                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst            988                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.data            242                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst            927                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.data            183                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst            960                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.data            223                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst            806                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.data            204                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst            796                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.data            204                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst            895                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.data            222                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               17463                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst           869                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data           214                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst           756                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data           187                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst           731                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data           234                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst           783                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data           271                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst           844                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.data           258                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst           750                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.data           305                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst           971                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.data           222                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst          1047                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.data           235                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst           868                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.data           265                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst           828                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.data           175                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst           988                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.data           242                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst           927                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.data           183                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst           960                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.data           223                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst           806                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.data           204                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst           796                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.data           204                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst           895                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.data           222                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              17463                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks            5                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             5                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu00.data         2040                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu01.data         1853                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu02.data         1188                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu03.data         1804                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu04.data         1239                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu05.data         2090                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu06.data         1830                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu07.data         2104                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu08.data         1561                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu09.data         2199                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu10.data         2153                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu11.data         2022                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu12.data         1327                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu13.data         2344                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu14.data         1424                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu15.data         1527                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         28705                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu00.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu01.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            2                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data        29913                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data        22146                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data        21045                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data        21907                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data        22564                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data        21946                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data        21346                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data        21947                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data        22452                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data        21457                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data        22153                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data        22416                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data        22612                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data        22440                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data        21336                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data        22461                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         360141                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu00.inst         2839                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu01.inst          958                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu02.inst          227                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu03.inst          256                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu04.inst          429                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu05.inst          237                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu06.inst          260                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu07.inst          192                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu08.inst          322                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu09.inst          322                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu10.inst          239                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu11.inst          289                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu12.inst          267                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu13.inst          640                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu14.inst          240                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu15.inst          488                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         8205                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu00.data        20976                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu01.data        20666                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu02.data        19494                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu03.data        19965                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu04.data        21349                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu05.data        20192                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu06.data        19641                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu07.data        19836                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu08.data        20991                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu09.data        19828                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu10.data        19861                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu11.data        19430                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu12.data        20829                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu13.data        21287                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu14.data        19700                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu15.data        21395                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       325440                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst         2839                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data        50889                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst          958                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data        42812                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst          227                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data        40539                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst          256                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data        41872                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst          429                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data        43913                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst          237                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data        42138                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.inst          260                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data        40987                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.inst          192                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data        41783                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.inst          322                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data        43443                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.inst          322                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data        41285                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.inst          239                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data        42014                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.inst          289                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data        41846                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst          267                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data        43441                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.inst          640                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data        43727                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.inst          240                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data        41036                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst          488                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data        43856                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            693786                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst         2839                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data        50889                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst          958                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data        42812                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst          227                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data        40539                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst          256                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data        41872                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst          429                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data        43913                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst          237                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data        42138                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.inst          260                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data        40987                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.inst          192                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data        41783                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.inst          322                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data        43443                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.inst          322                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data        41285                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.inst          239                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data        42014                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.inst          289                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data        41846                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst          267                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data        43441                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.inst          640                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data        43727                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.inst          240                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data        41036                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst          488                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data        43856                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           693786                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data     24601515                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu01.data     21801331                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu02.data     14488932                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu03.data     21974973                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu04.data     14925161                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu05.data     24954999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu06.data     22499703                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu07.data     26013583                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu08.data     18816617                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu09.data     26370934                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu10.data     26526935                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu11.data     24725688                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu12.data     16143541                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu13.data     27650657                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu14.data     17462246                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu15.data     18361200                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    347318015                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu00.data        12774                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu01.data        12972                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        25746                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data   6281009890                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data   4660585293                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data   4465970695                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data   4567045572                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data   4727211531                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data   4656138863                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data   4464472059                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data   4549207440                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data   4703587121                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data   4545409751                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data   4565615819                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data   4596015985                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data   4728539040                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data   4727804111                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data   4496664488                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data   4701534219                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  75436811877                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu00.inst    605918985                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu01.inst    205662362                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu02.inst     48704288                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu03.inst     55070737                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu04.inst     92239327                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu05.inst     51046485                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu06.inst     56041341                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu07.inst     41279119                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu08.inst     69188777                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu09.inst     69273720                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu10.inst     51309222                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu11.inst     62381976                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu12.inst     57506545                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu13.inst    137744533                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu14.inst     51620562                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu15.inst    104857490                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1759845469                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu00.data   4519498285                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu01.data   4450957143                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu02.data   4201298406                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu03.data   4301953018                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu04.data   4599619906                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu05.data   4351794245                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu06.data   4236394707                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu07.data   4279130598                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu08.data   4523242885                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu09.data   4273344814                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu10.data   4281025862                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu11.data   4189938069                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu12.data   4488317542                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu13.data   4584905145                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu14.data   4245317981                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu15.data   4609776714                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  70136515320                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst    605918985                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data  10800508175                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst    205662362                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data   9111542436                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst     48704288                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data   8667269101                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst     55070737                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data   8868998590                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst     92239327                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data   9326831437                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst     51046485                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data   9007933108                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.inst     56041341                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data   8700866766                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.inst     41279119                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data   8828338038                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.inst     69188777                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data   9226830006                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.inst     69273720                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data   8818754565                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.inst     51309222                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data   8846641681                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.inst     62381976                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data   8785954054                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst     57506545                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data   9216856582                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.inst    137744533                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data   9312709256                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.inst     51620562                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data   8741982469                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst    104857490                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data   9311310933                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 147333172666                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst    605918985                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data  10800508175                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst    205662362                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data   9111542436                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst     48704288                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data   8667269101                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst     55070737                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data   8868998590                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst     92239327                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data   9326831437                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst     51046485                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data   9007933108                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.inst     56041341                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data   8700866766                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.inst     41279119                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data   8828338038                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.inst     69188777                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data   9226830006                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.inst     69273720                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data   8818754565                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.inst     51309222                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data   8846641681                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.inst     62381976                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data   8785954054                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst     57506545                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data   9216856582                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.inst    137744533                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data   9312709256                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.inst     51620562                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data   8741982469                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst    104857490                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data   9311310933                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 147333172666                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.647825                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu01.data     0.782847                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu02.data     0.598489                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu03.data     0.690130                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu04.data     0.716599                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu05.data     0.700637                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu06.data     0.702765                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu07.data     0.649985                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu08.data     0.663690                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu09.data     0.778959                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu10.data     0.724184                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu11.data     0.598402                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu12.data     0.666165                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu13.data     0.836545                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu14.data     0.628420                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu15.data     0.878596                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.700242                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu00.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.449286                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.392055                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.379107                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.393303                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.392827                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.385132                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.382380                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.394326                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.385290                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.377704                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.400814                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.403528                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.386292                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.394813                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.388485                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.391825                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.394156                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu00.inst     0.230438                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu01.inst     0.217184                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu02.inst     0.059192                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu03.inst     0.065878                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu04.inst     0.097367                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu05.inst     0.059563                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu06.inst     0.071704                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu07.inst     0.053482                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu08.inst     0.078042                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu09.inst     0.080803                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu10.inst     0.066685                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu11.inst     0.080930                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu12.inst     0.065027                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu13.inst     0.151229                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu14.inst     0.061554                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu15.inst     0.109002                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.113906                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu00.data     0.079905                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu01.data     0.083844                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu02.data     0.079446                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu03.data     0.080933                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu04.data     0.086887                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu05.data     0.081954                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu06.data     0.079622                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu07.data     0.080421                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu08.data     0.084765                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu09.data     0.080833                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu10.data     0.081150                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu11.data     0.078917                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu12.data     0.084592                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu13.data     0.087228                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu14.data     0.080594                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu15.data     0.086885                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.082363                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.230438                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.154635                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.217184                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.141309                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.059192                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.134732                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.065878                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.138472                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.097367                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.144856                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.059563                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.138902                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.inst     0.071704                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.135493                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.inst     0.053482                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.138213                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.inst     0.078042                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.142012                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.inst     0.080803                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.136658                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.inst     0.066685                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.140040                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.inst     0.080930                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.138674                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.065027                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.142539                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.inst     0.151229                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.145332                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.inst     0.061554                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.137081                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.109002                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.144468                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.140527                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.230438                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.154635                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.217184                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.141309                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.059192                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.134732                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.065878                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.138472                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.097367                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.144856                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.059563                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.138902                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.inst     0.071704                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.135493                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.inst     0.053482                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.138213                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.inst     0.078042                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.142012                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.inst     0.080803                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.136658                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.inst     0.066685                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.140040                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.inst     0.080930                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.138674                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.065027                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.142539                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.inst     0.151229                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.145332                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.inst     0.061554                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.137081                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.109002                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.144468                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.140527                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data 12059.566176                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu01.data 11765.424177                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu02.data 12196.070707                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu03.data 12181.248891                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu04.data 12046.134786                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu05.data 11940.190909                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu06.data 12294.919672                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu07.data 12363.870247                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu08.data 12054.206919                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu09.data 11992.239200                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu10.data 12320.917325                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu11.data 12228.332344                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu12.data 12165.441598                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu13.data 11796.355375                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu14.data 12262.813202                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu15.data 12024.361493                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 12099.565058                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu00.data        12774                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu01.data        12972                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        12873                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 209975.926520                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 210448.175427                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 212210.534331                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 208474.258091                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 209502.372407                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 212163.440399                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 209147.946173                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 207281.516380                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 209495.239667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data 211838.083190                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 206094.696836                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 205032.833021                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 209116.355917                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 210686.457709                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 210754.803525                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 209319.897556                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 209464.659333                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu00.inst 213426.905601                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu01.inst 214678.874739                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu02.inst 214556.334802                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu03.inst 215120.066406                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu04.inst 215010.086247                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu05.inst 215386.012658                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu06.inst 215543.619231                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu07.inst 214995.411458                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu08.inst 214871.978261                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu09.inst 215135.776398                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu10.inst 214682.937238                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu11.inst 215854.588235                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu12.inst 215380.318352                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu13.inst 215225.832813                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu14.inst 215085.675000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu15.inst 214871.905738                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 214484.517855                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu00.data 215460.444556                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu01.data 215375.841624                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu02.data 215517.513389                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu03.data 215474.731680                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu04.data 215448.962762                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu05.data 215520.713401                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu06.data 215691.395907                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu07.data 215725.478826                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu08.data 215484.868991                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu09.data 215520.718882                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu10.data 215549.361160                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu11.data 215642.720998                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu12.data 215484.062701                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu13.data 215385.218443                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu14.data 215498.374670                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu15.data 215460.468053                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 215512.891224                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 213426.905601                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 212236.596809                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 214678.874739                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 212826.834439                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst 214556.334802                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 213800.762254                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst 215120.066406                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 211812.155856                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst 215010.086247                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 212393.401430                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst 215386.012658                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 213772.203427                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.inst 215543.619231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 212283.572011                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.inst 214995.411458                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 211290.190700                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.inst 214871.978261                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 212389.337891                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.inst 215135.776398                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 213606.747366                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.inst 214682.937238                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 210564.137692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.inst 215854.588235                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 209959.232758                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst 215380.318352                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 212169.530674                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.inst 215225.832813                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 212973.889268                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.inst 215085.675000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 213032.032094                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst 214871.905738                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 212315.553926                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 212361.120959                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 213426.905601                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 212236.596809                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 214678.874739                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 212826.834439                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst 214556.334802                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 213800.762254                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst 215120.066406                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 211812.155856                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst 215010.086247                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 212393.401430                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst 215386.012658                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 213772.203427                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.inst 215543.619231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 212283.572011                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.inst 214995.411458                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 211290.190700                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.inst 214871.978261                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 212389.337891                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.inst 215135.776398                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 213606.747366                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.inst 214682.937238                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 210564.137692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.inst 215854.588235                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 209959.232758                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst 215380.318352                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 212169.530674                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.inst 215225.832813                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 212973.889268                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.inst 215085.675000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 213032.032094                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst 214871.905738                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 212315.553926                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 212361.120959                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp             333632                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       483117                       # Transaction distribution
system.membus.trans_dist::CleanEvict           181291                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            60550                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             24                       # Transaction distribution
system.membus.trans_dist::ReadExReq            353059                       # Transaction distribution
system.membus.trans_dist::ReadExResp           349602                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        333633                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2094908                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2094908                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     74646464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                74646464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            24773                       # Total snoops (count)
system.membus.snoop_fanout::samples           1841445                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1841445    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1841445                       # Request fanout histogram
system.membus.reqLayer0.occupancy          4280320624                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              18.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3416170000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             14.3                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     10471932                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      4893626                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       962392                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           6263                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          514                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         5749                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           4226688                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3854768                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        63840                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1808277                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           62287                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            27                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          62314                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           935898                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          935898                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         72033                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      4154656                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side        36446                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side      1017857                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side        12721                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side       928179                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side        10993                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side       938595                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side        11146                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side       933593                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side        12706                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side       927070                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side        11425                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side       937151                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side        10366                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side       946331                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side        10258                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side       940988                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side        11866                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side       941244                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side        11443                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side       932122                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side        10240                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side       938989                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side        10201                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side       939987                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side        11806                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side       938349                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side        12184                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side       924259                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side        11185                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side       938886                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side        12919                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side       927685                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15259190                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side      1544064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side     35623104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side       531840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side     32561024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side       458112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side     32768576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side       464640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side     32642304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side       531200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side     32678208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side       476544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side     32728704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side       431360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side     32916288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side       426752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side     32934144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side       495360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side     33122752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side       477312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side     32746432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side       425984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side     32720256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side       424320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side     32991872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side       492800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side     33043904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side       508928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side     32263104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side       466304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side     32700224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side       540288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side     32705664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              535842368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          917496                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          5998938                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.550674                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           2.231443                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5298914     88.33%     88.33% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 309996      5.17%     93.50% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  79465      1.32%     94.82% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  34398      0.57%     95.40% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  23954      0.40%     95.80% # Request fanout histogram
system.tol2bus.snoop_fanout::5                  21634      0.36%     96.16% # Request fanout histogram
system.tol2bus.snoop_fanout::6                  20592      0.34%     96.50% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  21184      0.35%     96.85% # Request fanout histogram
system.tol2bus.snoop_fanout::8                  19778      0.33%     97.18% # Request fanout histogram
system.tol2bus.snoop_fanout::9                  20004      0.33%     97.52% # Request fanout histogram
system.tol2bus.snoop_fanout::10                 21086      0.35%     97.87% # Request fanout histogram
system.tol2bus.snoop_fanout::11                 21746      0.36%     98.23% # Request fanout histogram
system.tol2bus.snoop_fanout::12                 20570      0.34%     98.57% # Request fanout histogram
system.tol2bus.snoop_fanout::13                 21504      0.36%     98.93% # Request fanout histogram
system.tol2bus.snoop_fanout::14                 24577      0.41%     99.34% # Request fanout histogram
system.tol2bus.snoop_fanout::15                 35857      0.60%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::16                  3679      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5998938                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        20239932228                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             85.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          44417043                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1221623946                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          16517032                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1107102642                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          14306136                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1129577496                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          14553983                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1122614517                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy          16555890                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy        1107000713                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy         14857100                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy       1122399040                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            4.7                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy         13864967                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy       1143387559                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            4.8                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy         13786396                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy       1135002657                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            4.8                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy         15512209                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy       1126344327                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            4.7                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy         15001832                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy       1116552716                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            4.7                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy         13730019                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy       1136145608                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            4.8                       # Layer utilization (%)
system.tol2bus.respLayer22.occupancy         13607711                       # Layer occupancy (ticks)
system.tol2bus.respLayer22.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer23.occupancy       1134261406                       # Layer occupancy (ticks)
system.tol2bus.respLayer23.utilization            4.8                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy         15548348                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy       1124527931                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            4.7                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy         15912125                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy       1105874293                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            4.6                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy         14619515                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy       1132227796                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            4.8                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy         16879554                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy       1108096636                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            4.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
