
SYNTH_RTOS_STM32F411CEU6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ed38  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b24  0800eed8  0800eed8  0000fed8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f9fc  0800f9fc  000112a4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800f9fc  0800f9fc  000109fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fa04  0800fa04  000112a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fa04  0800fa04  00010a04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800fa08  0800fa08  00010a08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002a4  20000000  0800fa0c  00011000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000088d8  200002a4  0800fcb0  000112a4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20008b7c  0800fcb0  00011b7c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000112a4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e8fe  00000000  00000000  000112d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004fa3  00000000  00000000  0002fbd2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000019e8  00000000  00000000  00034b78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001410  00000000  00000000  00036560  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001bbb2  00000000  00000000  00037970  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f58d  00000000  00000000  00053522  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009deac  00000000  00000000  00072aaf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011095b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007f18  00000000  00000000  001109a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000075  00000000  00000000  001188b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200002a4 	.word	0x200002a4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800eec0 	.word	0x0800eec0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200002a8 	.word	0x200002a8
 80001dc:	0800eec0 	.word	0x0800eec0

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_uldivmod>:
 8000cb8:	b953      	cbnz	r3, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cba:	b94a      	cbnz	r2, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	2800      	cmpeq	r0, #0
 8000cc2:	bf1c      	itt	ne
 8000cc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000ccc:	f000 b988 	b.w	8000fe0 <__aeabi_idiv0>
 8000cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd8:	f000 f806 	bl	8000ce8 <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <__udivmoddi4>:
 8000ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cec:	9d08      	ldr	r5, [sp, #32]
 8000cee:	468e      	mov	lr, r1
 8000cf0:	4604      	mov	r4, r0
 8000cf2:	4688      	mov	r8, r1
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d14a      	bne.n	8000d8e <__udivmoddi4+0xa6>
 8000cf8:	428a      	cmp	r2, r1
 8000cfa:	4617      	mov	r7, r2
 8000cfc:	d962      	bls.n	8000dc4 <__udivmoddi4+0xdc>
 8000cfe:	fab2 f682 	clz	r6, r2
 8000d02:	b14e      	cbz	r6, 8000d18 <__udivmoddi4+0x30>
 8000d04:	f1c6 0320 	rsb	r3, r6, #32
 8000d08:	fa01 f806 	lsl.w	r8, r1, r6
 8000d0c:	fa20 f303 	lsr.w	r3, r0, r3
 8000d10:	40b7      	lsls	r7, r6
 8000d12:	ea43 0808 	orr.w	r8, r3, r8
 8000d16:	40b4      	lsls	r4, r6
 8000d18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1c:	fa1f fc87 	uxth.w	ip, r7
 8000d20:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d24:	0c23      	lsrs	r3, r4, #16
 8000d26:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d2a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d2e:	fb01 f20c 	mul.w	r2, r1, ip
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d909      	bls.n	8000d4a <__udivmoddi4+0x62>
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d3c:	f080 80ea 	bcs.w	8000f14 <__udivmoddi4+0x22c>
 8000d40:	429a      	cmp	r2, r3
 8000d42:	f240 80e7 	bls.w	8000f14 <__udivmoddi4+0x22c>
 8000d46:	3902      	subs	r1, #2
 8000d48:	443b      	add	r3, r7
 8000d4a:	1a9a      	subs	r2, r3, r2
 8000d4c:	b2a3      	uxth	r3, r4
 8000d4e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d52:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d5a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d5e:	459c      	cmp	ip, r3
 8000d60:	d909      	bls.n	8000d76 <__udivmoddi4+0x8e>
 8000d62:	18fb      	adds	r3, r7, r3
 8000d64:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d68:	f080 80d6 	bcs.w	8000f18 <__udivmoddi4+0x230>
 8000d6c:	459c      	cmp	ip, r3
 8000d6e:	f240 80d3 	bls.w	8000f18 <__udivmoddi4+0x230>
 8000d72:	443b      	add	r3, r7
 8000d74:	3802      	subs	r0, #2
 8000d76:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d7a:	eba3 030c 	sub.w	r3, r3, ip
 8000d7e:	2100      	movs	r1, #0
 8000d80:	b11d      	cbz	r5, 8000d8a <__udivmoddi4+0xa2>
 8000d82:	40f3      	lsrs	r3, r6
 8000d84:	2200      	movs	r2, #0
 8000d86:	e9c5 3200 	strd	r3, r2, [r5]
 8000d8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d905      	bls.n	8000d9e <__udivmoddi4+0xb6>
 8000d92:	b10d      	cbz	r5, 8000d98 <__udivmoddi4+0xb0>
 8000d94:	e9c5 0100 	strd	r0, r1, [r5]
 8000d98:	2100      	movs	r1, #0
 8000d9a:	4608      	mov	r0, r1
 8000d9c:	e7f5      	b.n	8000d8a <__udivmoddi4+0xa2>
 8000d9e:	fab3 f183 	clz	r1, r3
 8000da2:	2900      	cmp	r1, #0
 8000da4:	d146      	bne.n	8000e34 <__udivmoddi4+0x14c>
 8000da6:	4573      	cmp	r3, lr
 8000da8:	d302      	bcc.n	8000db0 <__udivmoddi4+0xc8>
 8000daa:	4282      	cmp	r2, r0
 8000dac:	f200 8105 	bhi.w	8000fba <__udivmoddi4+0x2d2>
 8000db0:	1a84      	subs	r4, r0, r2
 8000db2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000db6:	2001      	movs	r0, #1
 8000db8:	4690      	mov	r8, r2
 8000dba:	2d00      	cmp	r5, #0
 8000dbc:	d0e5      	beq.n	8000d8a <__udivmoddi4+0xa2>
 8000dbe:	e9c5 4800 	strd	r4, r8, [r5]
 8000dc2:	e7e2      	b.n	8000d8a <__udivmoddi4+0xa2>
 8000dc4:	2a00      	cmp	r2, #0
 8000dc6:	f000 8090 	beq.w	8000eea <__udivmoddi4+0x202>
 8000dca:	fab2 f682 	clz	r6, r2
 8000dce:	2e00      	cmp	r6, #0
 8000dd0:	f040 80a4 	bne.w	8000f1c <__udivmoddi4+0x234>
 8000dd4:	1a8a      	subs	r2, r1, r2
 8000dd6:	0c03      	lsrs	r3, r0, #16
 8000dd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ddc:	b280      	uxth	r0, r0
 8000dde:	b2bc      	uxth	r4, r7
 8000de0:	2101      	movs	r1, #1
 8000de2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000de6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000dea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dee:	fb04 f20c 	mul.w	r2, r4, ip
 8000df2:	429a      	cmp	r2, r3
 8000df4:	d907      	bls.n	8000e06 <__udivmoddi4+0x11e>
 8000df6:	18fb      	adds	r3, r7, r3
 8000df8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000dfc:	d202      	bcs.n	8000e04 <__udivmoddi4+0x11c>
 8000dfe:	429a      	cmp	r2, r3
 8000e00:	f200 80e0 	bhi.w	8000fc4 <__udivmoddi4+0x2dc>
 8000e04:	46c4      	mov	ip, r8
 8000e06:	1a9b      	subs	r3, r3, r2
 8000e08:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e0c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e10:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e14:	fb02 f404 	mul.w	r4, r2, r4
 8000e18:	429c      	cmp	r4, r3
 8000e1a:	d907      	bls.n	8000e2c <__udivmoddi4+0x144>
 8000e1c:	18fb      	adds	r3, r7, r3
 8000e1e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e22:	d202      	bcs.n	8000e2a <__udivmoddi4+0x142>
 8000e24:	429c      	cmp	r4, r3
 8000e26:	f200 80ca 	bhi.w	8000fbe <__udivmoddi4+0x2d6>
 8000e2a:	4602      	mov	r2, r0
 8000e2c:	1b1b      	subs	r3, r3, r4
 8000e2e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e32:	e7a5      	b.n	8000d80 <__udivmoddi4+0x98>
 8000e34:	f1c1 0620 	rsb	r6, r1, #32
 8000e38:	408b      	lsls	r3, r1
 8000e3a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e3e:	431f      	orrs	r7, r3
 8000e40:	fa0e f401 	lsl.w	r4, lr, r1
 8000e44:	fa20 f306 	lsr.w	r3, r0, r6
 8000e48:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e4c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e50:	4323      	orrs	r3, r4
 8000e52:	fa00 f801 	lsl.w	r8, r0, r1
 8000e56:	fa1f fc87 	uxth.w	ip, r7
 8000e5a:	fbbe f0f9 	udiv	r0, lr, r9
 8000e5e:	0c1c      	lsrs	r4, r3, #16
 8000e60:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e64:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e68:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e6c:	45a6      	cmp	lr, r4
 8000e6e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e72:	d909      	bls.n	8000e88 <__udivmoddi4+0x1a0>
 8000e74:	193c      	adds	r4, r7, r4
 8000e76:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e7a:	f080 809c 	bcs.w	8000fb6 <__udivmoddi4+0x2ce>
 8000e7e:	45a6      	cmp	lr, r4
 8000e80:	f240 8099 	bls.w	8000fb6 <__udivmoddi4+0x2ce>
 8000e84:	3802      	subs	r0, #2
 8000e86:	443c      	add	r4, r7
 8000e88:	eba4 040e 	sub.w	r4, r4, lr
 8000e8c:	fa1f fe83 	uxth.w	lr, r3
 8000e90:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e94:	fb09 4413 	mls	r4, r9, r3, r4
 8000e98:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e9c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ea0:	45a4      	cmp	ip, r4
 8000ea2:	d908      	bls.n	8000eb6 <__udivmoddi4+0x1ce>
 8000ea4:	193c      	adds	r4, r7, r4
 8000ea6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000eaa:	f080 8082 	bcs.w	8000fb2 <__udivmoddi4+0x2ca>
 8000eae:	45a4      	cmp	ip, r4
 8000eb0:	d97f      	bls.n	8000fb2 <__udivmoddi4+0x2ca>
 8000eb2:	3b02      	subs	r3, #2
 8000eb4:	443c      	add	r4, r7
 8000eb6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000eba:	eba4 040c 	sub.w	r4, r4, ip
 8000ebe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000ec2:	4564      	cmp	r4, ip
 8000ec4:	4673      	mov	r3, lr
 8000ec6:	46e1      	mov	r9, ip
 8000ec8:	d362      	bcc.n	8000f90 <__udivmoddi4+0x2a8>
 8000eca:	d05f      	beq.n	8000f8c <__udivmoddi4+0x2a4>
 8000ecc:	b15d      	cbz	r5, 8000ee6 <__udivmoddi4+0x1fe>
 8000ece:	ebb8 0203 	subs.w	r2, r8, r3
 8000ed2:	eb64 0409 	sbc.w	r4, r4, r9
 8000ed6:	fa04 f606 	lsl.w	r6, r4, r6
 8000eda:	fa22 f301 	lsr.w	r3, r2, r1
 8000ede:	431e      	orrs	r6, r3
 8000ee0:	40cc      	lsrs	r4, r1
 8000ee2:	e9c5 6400 	strd	r6, r4, [r5]
 8000ee6:	2100      	movs	r1, #0
 8000ee8:	e74f      	b.n	8000d8a <__udivmoddi4+0xa2>
 8000eea:	fbb1 fcf2 	udiv	ip, r1, r2
 8000eee:	0c01      	lsrs	r1, r0, #16
 8000ef0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ef4:	b280      	uxth	r0, r0
 8000ef6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000efa:	463b      	mov	r3, r7
 8000efc:	4638      	mov	r0, r7
 8000efe:	463c      	mov	r4, r7
 8000f00:	46b8      	mov	r8, r7
 8000f02:	46be      	mov	lr, r7
 8000f04:	2620      	movs	r6, #32
 8000f06:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f0a:	eba2 0208 	sub.w	r2, r2, r8
 8000f0e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f12:	e766      	b.n	8000de2 <__udivmoddi4+0xfa>
 8000f14:	4601      	mov	r1, r0
 8000f16:	e718      	b.n	8000d4a <__udivmoddi4+0x62>
 8000f18:	4610      	mov	r0, r2
 8000f1a:	e72c      	b.n	8000d76 <__udivmoddi4+0x8e>
 8000f1c:	f1c6 0220 	rsb	r2, r6, #32
 8000f20:	fa2e f302 	lsr.w	r3, lr, r2
 8000f24:	40b7      	lsls	r7, r6
 8000f26:	40b1      	lsls	r1, r6
 8000f28:	fa20 f202 	lsr.w	r2, r0, r2
 8000f2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f30:	430a      	orrs	r2, r1
 8000f32:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f36:	b2bc      	uxth	r4, r7
 8000f38:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f3c:	0c11      	lsrs	r1, r2, #16
 8000f3e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f42:	fb08 f904 	mul.w	r9, r8, r4
 8000f46:	40b0      	lsls	r0, r6
 8000f48:	4589      	cmp	r9, r1
 8000f4a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f4e:	b280      	uxth	r0, r0
 8000f50:	d93e      	bls.n	8000fd0 <__udivmoddi4+0x2e8>
 8000f52:	1879      	adds	r1, r7, r1
 8000f54:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f58:	d201      	bcs.n	8000f5e <__udivmoddi4+0x276>
 8000f5a:	4589      	cmp	r9, r1
 8000f5c:	d81f      	bhi.n	8000f9e <__udivmoddi4+0x2b6>
 8000f5e:	eba1 0109 	sub.w	r1, r1, r9
 8000f62:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f66:	fb09 f804 	mul.w	r8, r9, r4
 8000f6a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f6e:	b292      	uxth	r2, r2
 8000f70:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f74:	4542      	cmp	r2, r8
 8000f76:	d229      	bcs.n	8000fcc <__udivmoddi4+0x2e4>
 8000f78:	18ba      	adds	r2, r7, r2
 8000f7a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f7e:	d2c4      	bcs.n	8000f0a <__udivmoddi4+0x222>
 8000f80:	4542      	cmp	r2, r8
 8000f82:	d2c2      	bcs.n	8000f0a <__udivmoddi4+0x222>
 8000f84:	f1a9 0102 	sub.w	r1, r9, #2
 8000f88:	443a      	add	r2, r7
 8000f8a:	e7be      	b.n	8000f0a <__udivmoddi4+0x222>
 8000f8c:	45f0      	cmp	r8, lr
 8000f8e:	d29d      	bcs.n	8000ecc <__udivmoddi4+0x1e4>
 8000f90:	ebbe 0302 	subs.w	r3, lr, r2
 8000f94:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f98:	3801      	subs	r0, #1
 8000f9a:	46e1      	mov	r9, ip
 8000f9c:	e796      	b.n	8000ecc <__udivmoddi4+0x1e4>
 8000f9e:	eba7 0909 	sub.w	r9, r7, r9
 8000fa2:	4449      	add	r1, r9
 8000fa4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fa8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fac:	fb09 f804 	mul.w	r8, r9, r4
 8000fb0:	e7db      	b.n	8000f6a <__udivmoddi4+0x282>
 8000fb2:	4673      	mov	r3, lr
 8000fb4:	e77f      	b.n	8000eb6 <__udivmoddi4+0x1ce>
 8000fb6:	4650      	mov	r0, sl
 8000fb8:	e766      	b.n	8000e88 <__udivmoddi4+0x1a0>
 8000fba:	4608      	mov	r0, r1
 8000fbc:	e6fd      	b.n	8000dba <__udivmoddi4+0xd2>
 8000fbe:	443b      	add	r3, r7
 8000fc0:	3a02      	subs	r2, #2
 8000fc2:	e733      	b.n	8000e2c <__udivmoddi4+0x144>
 8000fc4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fc8:	443b      	add	r3, r7
 8000fca:	e71c      	b.n	8000e06 <__udivmoddi4+0x11e>
 8000fcc:	4649      	mov	r1, r9
 8000fce:	e79c      	b.n	8000f0a <__udivmoddi4+0x222>
 8000fd0:	eba1 0109 	sub.w	r1, r1, r9
 8000fd4:	46c4      	mov	ip, r8
 8000fd6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fda:	fb09 f804 	mul.w	r8, r9, r4
 8000fde:	e7c4      	b.n	8000f6a <__udivmoddi4+0x282>

08000fe0 <__aeabi_idiv0>:
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop

08000fe4 <ILI9341_Draw_Hollow_Rectangle_Coord>:
		//TODO:	https://stackoverflow.com/questions/1201200/fast-algorithm-for-drawing-filled-circles
}

/*Draw a hollow rectangle between positions X0,Y0 and X1,Y1 with specified colour*/
void ILI9341_Draw_Hollow_Rectangle_Coord(uint16_t X0, uint16_t Y0, uint16_t X1, uint16_t Y1, uint16_t Colour)
{
 8000fe4:	b590      	push	{r4, r7, lr}
 8000fe6:	b087      	sub	sp, #28
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	4604      	mov	r4, r0
 8000fec:	4608      	mov	r0, r1
 8000fee:	4611      	mov	r1, r2
 8000ff0:	461a      	mov	r2, r3
 8000ff2:	4623      	mov	r3, r4
 8000ff4:	80fb      	strh	r3, [r7, #6]
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	80bb      	strh	r3, [r7, #4]
 8000ffa:	460b      	mov	r3, r1
 8000ffc:	807b      	strh	r3, [r7, #2]
 8000ffe:	4613      	mov	r3, r2
 8001000:	803b      	strh	r3, [r7, #0]
	uint16_t 	X_length = 0;
 8001002:	2300      	movs	r3, #0
 8001004:	82fb      	strh	r3, [r7, #22]
	uint16_t 	Y_length = 0;
 8001006:	2300      	movs	r3, #0
 8001008:	82bb      	strh	r3, [r7, #20]
	uint8_t		Negative_X = 0;
 800100a:	2300      	movs	r3, #0
 800100c:	74fb      	strb	r3, [r7, #19]
	uint8_t 	Negative_Y = 0;
 800100e:	2300      	movs	r3, #0
 8001010:	74bb      	strb	r3, [r7, #18]
	float 		Calc_Negative = 0;
 8001012:	f04f 0300 	mov.w	r3, #0
 8001016:	60fb      	str	r3, [r7, #12]

	Calc_Negative = X1 - X0;
 8001018:	887a      	ldrh	r2, [r7, #2]
 800101a:	88fb      	ldrh	r3, [r7, #6]
 800101c:	1ad3      	subs	r3, r2, r3
 800101e:	ee07 3a90 	vmov	s15, r3
 8001022:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001026:	edc7 7a03 	vstr	s15, [r7, #12]
	if(Calc_Negative < 0) Negative_X = 1;
 800102a:	edd7 7a03 	vldr	s15, [r7, #12]
 800102e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001032:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001036:	d501      	bpl.n	800103c <ILI9341_Draw_Hollow_Rectangle_Coord+0x58>
 8001038:	2301      	movs	r3, #1
 800103a:	74fb      	strb	r3, [r7, #19]
	Calc_Negative = 0;
 800103c:	f04f 0300 	mov.w	r3, #0
 8001040:	60fb      	str	r3, [r7, #12]

	Calc_Negative = Y1 - Y0;
 8001042:	883a      	ldrh	r2, [r7, #0]
 8001044:	88bb      	ldrh	r3, [r7, #4]
 8001046:	1ad3      	subs	r3, r2, r3
 8001048:	ee07 3a90 	vmov	s15, r3
 800104c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001050:	edc7 7a03 	vstr	s15, [r7, #12]
	if(Calc_Negative < 0) Negative_Y = 1;
 8001054:	edd7 7a03 	vldr	s15, [r7, #12]
 8001058:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800105c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001060:	d501      	bpl.n	8001066 <ILI9341_Draw_Hollow_Rectangle_Coord+0x82>
 8001062:	2301      	movs	r3, #1
 8001064:	74bb      	strb	r3, [r7, #18]


	//DRAW HORIZONTAL!
	if(!Negative_X)
 8001066:	7cfb      	ldrb	r3, [r7, #19]
 8001068:	2b00      	cmp	r3, #0
 800106a:	d104      	bne.n	8001076 <ILI9341_Draw_Hollow_Rectangle_Coord+0x92>
	{
		X_length = X1 - X0;
 800106c:	887a      	ldrh	r2, [r7, #2]
 800106e:	88fb      	ldrh	r3, [r7, #6]
 8001070:	1ad3      	subs	r3, r2, r3
 8001072:	82fb      	strh	r3, [r7, #22]
 8001074:	e003      	b.n	800107e <ILI9341_Draw_Hollow_Rectangle_Coord+0x9a>
	}
	else
	{
		X_length = X0 - X1;
 8001076:	88fa      	ldrh	r2, [r7, #6]
 8001078:	887b      	ldrh	r3, [r7, #2]
 800107a:	1ad3      	subs	r3, r2, r3
 800107c:	82fb      	strh	r3, [r7, #22]
	}
	ILI9341_Draw_Horizontal_Line(X0, Y0, X_length, Colour);
 800107e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001080:	8afa      	ldrh	r2, [r7, #22]
 8001082:	88b9      	ldrh	r1, [r7, #4]
 8001084:	88f8      	ldrh	r0, [r7, #6]
 8001086:	f000 fd95 	bl	8001bb4 <ILI9341_Draw_Horizontal_Line>
	ILI9341_Draw_Horizontal_Line(X0, Y1, X_length, Colour);
 800108a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800108c:	8afa      	ldrh	r2, [r7, #22]
 800108e:	8839      	ldrh	r1, [r7, #0]
 8001090:	88f8      	ldrh	r0, [r7, #6]
 8001092:	f000 fd8f 	bl	8001bb4 <ILI9341_Draw_Horizontal_Line>



	//DRAW VERTICAL!
	if(!Negative_Y)
 8001096:	7cbb      	ldrb	r3, [r7, #18]
 8001098:	2b00      	cmp	r3, #0
 800109a:	d104      	bne.n	80010a6 <ILI9341_Draw_Hollow_Rectangle_Coord+0xc2>
	{
		Y_length = Y1 - Y0;
 800109c:	883a      	ldrh	r2, [r7, #0]
 800109e:	88bb      	ldrh	r3, [r7, #4]
 80010a0:	1ad3      	subs	r3, r2, r3
 80010a2:	82bb      	strh	r3, [r7, #20]
 80010a4:	e003      	b.n	80010ae <ILI9341_Draw_Hollow_Rectangle_Coord+0xca>
	}
	else
	{
		Y_length = Y0 - Y1;
 80010a6:	88ba      	ldrh	r2, [r7, #4]
 80010a8:	883b      	ldrh	r3, [r7, #0]
 80010aa:	1ad3      	subs	r3, r2, r3
 80010ac:	82bb      	strh	r3, [r7, #20]
	}
	ILI9341_Draw_Vertical_Line(X0, Y0, Y_length, Colour);
 80010ae:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80010b0:	8aba      	ldrh	r2, [r7, #20]
 80010b2:	88b9      	ldrh	r1, [r7, #4]
 80010b4:	88f8      	ldrh	r0, [r7, #6]
 80010b6:	f000 fdc1 	bl	8001c3c <ILI9341_Draw_Vertical_Line>
	ILI9341_Draw_Vertical_Line(X1, Y0, Y_length, Colour);
 80010ba:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80010bc:	8aba      	ldrh	r2, [r7, #20]
 80010be:	88b9      	ldrh	r1, [r7, #4]
 80010c0:	8878      	ldrh	r0, [r7, #2]
 80010c2:	f000 fdbb 	bl	8001c3c <ILI9341_Draw_Vertical_Line>

	if((X_length > 0)||(Y_length > 0))
 80010c6:	8afb      	ldrh	r3, [r7, #22]
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d102      	bne.n	80010d2 <ILI9341_Draw_Hollow_Rectangle_Coord+0xee>
 80010cc:	8abb      	ldrh	r3, [r7, #20]
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d005      	beq.n	80010de <ILI9341_Draw_Hollow_Rectangle_Coord+0xfa>
	{
		ILI9341_Draw_Pixel(X1, Y1, Colour);
 80010d2:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80010d4:	8839      	ldrh	r1, [r7, #0]
 80010d6:	887b      	ldrh	r3, [r7, #2]
 80010d8:	4618      	mov	r0, r3
 80010da:	f000 fc2f 	bl	800193c <ILI9341_Draw_Pixel>
	}

}
 80010de:	bf00      	nop
 80010e0:	371c      	adds	r7, #28
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd90      	pop	{r4, r7, pc}

080010e6 <ILI9341_Draw_Filled_Rectangle_Coord>:

/*Draw a filled rectangle between positions X0,Y0 and X1,Y1 with specified colour*/
void ILI9341_Draw_Filled_Rectangle_Coord(uint16_t X0, uint16_t Y0, uint16_t X1, uint16_t Y1, uint16_t Colour)
{
 80010e6:	b590      	push	{r4, r7, lr}
 80010e8:	b089      	sub	sp, #36	@ 0x24
 80010ea:	af02      	add	r7, sp, #8
 80010ec:	4604      	mov	r4, r0
 80010ee:	4608      	mov	r0, r1
 80010f0:	4611      	mov	r1, r2
 80010f2:	461a      	mov	r2, r3
 80010f4:	4623      	mov	r3, r4
 80010f6:	80fb      	strh	r3, [r7, #6]
 80010f8:	4603      	mov	r3, r0
 80010fa:	80bb      	strh	r3, [r7, #4]
 80010fc:	460b      	mov	r3, r1
 80010fe:	807b      	strh	r3, [r7, #2]
 8001100:	4613      	mov	r3, r2
 8001102:	803b      	strh	r3, [r7, #0]
	uint16_t 	X_length = 0;
 8001104:	2300      	movs	r3, #0
 8001106:	82fb      	strh	r3, [r7, #22]
	uint16_t 	Y_length = 0;
 8001108:	2300      	movs	r3, #0
 800110a:	82bb      	strh	r3, [r7, #20]
	uint8_t		Negative_X = 0;
 800110c:	2300      	movs	r3, #0
 800110e:	74fb      	strb	r3, [r7, #19]
	uint8_t 	Negative_Y = 0;
 8001110:	2300      	movs	r3, #0
 8001112:	74bb      	strb	r3, [r7, #18]
	int32_t 	Calc_Negative = 0;
 8001114:	2300      	movs	r3, #0
 8001116:	60bb      	str	r3, [r7, #8]

	uint16_t X0_true = 0;
 8001118:	2300      	movs	r3, #0
 800111a:	823b      	strh	r3, [r7, #16]
	uint16_t Y0_true = 0;
 800111c:	2300      	movs	r3, #0
 800111e:	81fb      	strh	r3, [r7, #14]

	Calc_Negative = X1 - X0;
 8001120:	887a      	ldrh	r2, [r7, #2]
 8001122:	88fb      	ldrh	r3, [r7, #6]
 8001124:	1ad3      	subs	r3, r2, r3
 8001126:	60bb      	str	r3, [r7, #8]
	if(Calc_Negative < 0) Negative_X = 1;
 8001128:	68bb      	ldr	r3, [r7, #8]
 800112a:	2b00      	cmp	r3, #0
 800112c:	da01      	bge.n	8001132 <ILI9341_Draw_Filled_Rectangle_Coord+0x4c>
 800112e:	2301      	movs	r3, #1
 8001130:	74fb      	strb	r3, [r7, #19]
	Calc_Negative = 0;
 8001132:	2300      	movs	r3, #0
 8001134:	60bb      	str	r3, [r7, #8]

	Calc_Negative = Y1 - Y0;
 8001136:	883a      	ldrh	r2, [r7, #0]
 8001138:	88bb      	ldrh	r3, [r7, #4]
 800113a:	1ad3      	subs	r3, r2, r3
 800113c:	60bb      	str	r3, [r7, #8]
	if(Calc_Negative < 0) Negative_Y = 1;
 800113e:	68bb      	ldr	r3, [r7, #8]
 8001140:	2b00      	cmp	r3, #0
 8001142:	da01      	bge.n	8001148 <ILI9341_Draw_Filled_Rectangle_Coord+0x62>
 8001144:	2301      	movs	r3, #1
 8001146:	74bb      	strb	r3, [r7, #18]


	//DRAW HORIZONTAL!
	if(!Negative_X)
 8001148:	7cfb      	ldrb	r3, [r7, #19]
 800114a:	2b00      	cmp	r3, #0
 800114c:	d106      	bne.n	800115c <ILI9341_Draw_Filled_Rectangle_Coord+0x76>
	{
		X_length = X1 - X0;
 800114e:	887a      	ldrh	r2, [r7, #2]
 8001150:	88fb      	ldrh	r3, [r7, #6]
 8001152:	1ad3      	subs	r3, r2, r3
 8001154:	82fb      	strh	r3, [r7, #22]
		X0_true = X0;
 8001156:	88fb      	ldrh	r3, [r7, #6]
 8001158:	823b      	strh	r3, [r7, #16]
 800115a:	e005      	b.n	8001168 <ILI9341_Draw_Filled_Rectangle_Coord+0x82>
	}
	else
	{
		X_length = X0 - X1;
 800115c:	88fa      	ldrh	r2, [r7, #6]
 800115e:	887b      	ldrh	r3, [r7, #2]
 8001160:	1ad3      	subs	r3, r2, r3
 8001162:	82fb      	strh	r3, [r7, #22]
		X0_true = X1;
 8001164:	887b      	ldrh	r3, [r7, #2]
 8001166:	823b      	strh	r3, [r7, #16]
	}

	//DRAW VERTICAL!
	if(!Negative_Y)
 8001168:	7cbb      	ldrb	r3, [r7, #18]
 800116a:	2b00      	cmp	r3, #0
 800116c:	d106      	bne.n	800117c <ILI9341_Draw_Filled_Rectangle_Coord+0x96>
	{
		Y_length = Y1 - Y0;
 800116e:	883a      	ldrh	r2, [r7, #0]
 8001170:	88bb      	ldrh	r3, [r7, #4]
 8001172:	1ad3      	subs	r3, r2, r3
 8001174:	82bb      	strh	r3, [r7, #20]
		Y0_true = Y0;
 8001176:	88bb      	ldrh	r3, [r7, #4]
 8001178:	81fb      	strh	r3, [r7, #14]
 800117a:	e005      	b.n	8001188 <ILI9341_Draw_Filled_Rectangle_Coord+0xa2>
	}
	else
	{
		Y_length = Y0 - Y1;
 800117c:	88ba      	ldrh	r2, [r7, #4]
 800117e:	883b      	ldrh	r3, [r7, #0]
 8001180:	1ad3      	subs	r3, r2, r3
 8001182:	82bb      	strh	r3, [r7, #20]
		Y0_true = Y1;
 8001184:	883b      	ldrh	r3, [r7, #0]
 8001186:	81fb      	strh	r3, [r7, #14]
	}

	ILI9341_Draw_Rectangle(X0_true, Y0_true, X_length, Y_length, Colour);
 8001188:	8abc      	ldrh	r4, [r7, #20]
 800118a:	8afa      	ldrh	r2, [r7, #22]
 800118c:	89f9      	ldrh	r1, [r7, #14]
 800118e:	8a38      	ldrh	r0, [r7, #16]
 8001190:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001192:	9300      	str	r3, [sp, #0]
 8001194:	4623      	mov	r3, r4
 8001196:	f000 fcb1 	bl	8001afc <ILI9341_Draw_Rectangle>
}
 800119a:	bf00      	nop
 800119c:	371c      	adds	r7, #28
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd90      	pop	{r4, r7, pc}
	...

080011a4 <ILI9341_Draw_Char>:

/*Draws a character (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Char(char Character, uint8_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour)
{
 80011a4:	b590      	push	{r4, r7, lr}
 80011a6:	b089      	sub	sp, #36	@ 0x24
 80011a8:	af02      	add	r7, sp, #8
 80011aa:	4604      	mov	r4, r0
 80011ac:	4608      	mov	r0, r1
 80011ae:	4611      	mov	r1, r2
 80011b0:	461a      	mov	r2, r3
 80011b2:	4623      	mov	r3, r4
 80011b4:	71fb      	strb	r3, [r7, #7]
 80011b6:	4603      	mov	r3, r0
 80011b8:	71bb      	strb	r3, [r7, #6]
 80011ba:	460b      	mov	r3, r1
 80011bc:	717b      	strb	r3, [r7, #5]
 80011be:	4613      	mov	r3, r2
 80011c0:	807b      	strh	r3, [r7, #2]
		uint8_t 	function_char;
    uint8_t 	i,j;

		function_char = Character;
 80011c2:	79fb      	ldrb	r3, [r7, #7]
 80011c4:	75fb      	strb	r3, [r7, #23]

    if (function_char < ' ') {
 80011c6:	7dfb      	ldrb	r3, [r7, #23]
 80011c8:	2b1f      	cmp	r3, #31
 80011ca:	d802      	bhi.n	80011d2 <ILI9341_Draw_Char+0x2e>
        Character = 0;
 80011cc:	2300      	movs	r3, #0
 80011ce:	71fb      	strb	r3, [r7, #7]
 80011d0:	e002      	b.n	80011d8 <ILI9341_Draw_Char+0x34>
    } else {
        function_char -= 32;
 80011d2:	7dfb      	ldrb	r3, [r7, #23]
 80011d4:	3b20      	subs	r3, #32
 80011d6:	75fb      	strb	r3, [r7, #23]
		}

		char temp[CHAR_WIDTH];
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 80011d8:	2300      	movs	r3, #0
 80011da:	753b      	strb	r3, [r7, #20]
 80011dc:	e012      	b.n	8001204 <ILI9341_Draw_Char+0x60>
		{
		temp[k] = font[function_char][k];
 80011de:	7dfa      	ldrb	r2, [r7, #23]
 80011e0:	7d38      	ldrb	r0, [r7, #20]
 80011e2:	7d39      	ldrb	r1, [r7, #20]
 80011e4:	4c3b      	ldr	r4, [pc, #236]	@ (80012d4 <ILI9341_Draw_Char+0x130>)
 80011e6:	4613      	mov	r3, r2
 80011e8:	005b      	lsls	r3, r3, #1
 80011ea:	4413      	add	r3, r2
 80011ec:	005b      	lsls	r3, r3, #1
 80011ee:	4423      	add	r3, r4
 80011f0:	4403      	add	r3, r0
 80011f2:	781a      	ldrb	r2, [r3, #0]
 80011f4:	f101 0318 	add.w	r3, r1, #24
 80011f8:	443b      	add	r3, r7
 80011fa:	f803 2c0c 	strb.w	r2, [r3, #-12]
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 80011fe:	7d3b      	ldrb	r3, [r7, #20]
 8001200:	3301      	adds	r3, #1
 8001202:	753b      	strb	r3, [r7, #20]
 8001204:	7d3b      	ldrb	r3, [r7, #20]
 8001206:	2b05      	cmp	r3, #5
 8001208:	d9e9      	bls.n	80011de <ILI9341_Draw_Char+0x3a>
		}

    // Draw pixels
		ILI9341_Draw_Rectangle(X, Y, CHAR_WIDTH*Size, CHAR_HEIGHT*Size, Background_Colour);
 800120a:	79bb      	ldrb	r3, [r7, #6]
 800120c:	b298      	uxth	r0, r3
 800120e:	797b      	ldrb	r3, [r7, #5]
 8001210:	b299      	uxth	r1, r3
 8001212:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001214:	461a      	mov	r2, r3
 8001216:	0052      	lsls	r2, r2, #1
 8001218:	4413      	add	r3, r2
 800121a:	005b      	lsls	r3, r3, #1
 800121c:	b29a      	uxth	r2, r3
 800121e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001220:	00db      	lsls	r3, r3, #3
 8001222:	b29c      	uxth	r4, r3
 8001224:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8001226:	9300      	str	r3, [sp, #0]
 8001228:	4623      	mov	r3, r4
 800122a:	f000 fc67 	bl	8001afc <ILI9341_Draw_Rectangle>
    for (j=0; j<CHAR_WIDTH; j++) {
 800122e:	2300      	movs	r3, #0
 8001230:	757b      	strb	r3, [r7, #21]
 8001232:	e047      	b.n	80012c4 <ILI9341_Draw_Char+0x120>
        for (i=0; i<CHAR_HEIGHT; i++) {
 8001234:	2300      	movs	r3, #0
 8001236:	75bb      	strb	r3, [r7, #22]
 8001238:	e03e      	b.n	80012b8 <ILI9341_Draw_Char+0x114>
            if (temp[j] & (1<<i)) {
 800123a:	7d7b      	ldrb	r3, [r7, #21]
 800123c:	3318      	adds	r3, #24
 800123e:	443b      	add	r3, r7
 8001240:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8001244:	461a      	mov	r2, r3
 8001246:	7dbb      	ldrb	r3, [r7, #22]
 8001248:	fa42 f303 	asr.w	r3, r2, r3
 800124c:	f003 0301 	and.w	r3, r3, #1
 8001250:	2b00      	cmp	r3, #0
 8001252:	d02e      	beq.n	80012b2 <ILI9341_Draw_Char+0x10e>
							if(Size == 1)
 8001254:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001256:	2b01      	cmp	r3, #1
 8001258:	d110      	bne.n	800127c <ILI9341_Draw_Char+0xd8>
							{
              ILI9341_Draw_Pixel(X+j, Y+i, Colour);
 800125a:	79bb      	ldrb	r3, [r7, #6]
 800125c:	b29a      	uxth	r2, r3
 800125e:	7d7b      	ldrb	r3, [r7, #21]
 8001260:	b29b      	uxth	r3, r3
 8001262:	4413      	add	r3, r2
 8001264:	b298      	uxth	r0, r3
 8001266:	797b      	ldrb	r3, [r7, #5]
 8001268:	b29a      	uxth	r2, r3
 800126a:	7dbb      	ldrb	r3, [r7, #22]
 800126c:	b29b      	uxth	r3, r3
 800126e:	4413      	add	r3, r2
 8001270:	b29b      	uxth	r3, r3
 8001272:	887a      	ldrh	r2, [r7, #2]
 8001274:	4619      	mov	r1, r3
 8001276:	f000 fb61 	bl	800193c <ILI9341_Draw_Pixel>
 800127a:	e01a      	b.n	80012b2 <ILI9341_Draw_Char+0x10e>
							}
							else
							{
							ILI9341_Draw_Rectangle(X+(j*Size), Y+(i*Size), Size, Size, Colour);
 800127c:	79bb      	ldrb	r3, [r7, #6]
 800127e:	b29a      	uxth	r2, r3
 8001280:	7d7b      	ldrb	r3, [r7, #21]
 8001282:	b29b      	uxth	r3, r3
 8001284:	8d39      	ldrh	r1, [r7, #40]	@ 0x28
 8001286:	fb11 f303 	smulbb	r3, r1, r3
 800128a:	b29b      	uxth	r3, r3
 800128c:	4413      	add	r3, r2
 800128e:	b298      	uxth	r0, r3
 8001290:	797b      	ldrb	r3, [r7, #5]
 8001292:	b29a      	uxth	r2, r3
 8001294:	7dbb      	ldrb	r3, [r7, #22]
 8001296:	b29b      	uxth	r3, r3
 8001298:	8d39      	ldrh	r1, [r7, #40]	@ 0x28
 800129a:	fb11 f303 	smulbb	r3, r1, r3
 800129e:	b29b      	uxth	r3, r3
 80012a0:	4413      	add	r3, r2
 80012a2:	b299      	uxth	r1, r3
 80012a4:	8d3c      	ldrh	r4, [r7, #40]	@ 0x28
 80012a6:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80012a8:	887b      	ldrh	r3, [r7, #2]
 80012aa:	9300      	str	r3, [sp, #0]
 80012ac:	4623      	mov	r3, r4
 80012ae:	f000 fc25 	bl	8001afc <ILI9341_Draw_Rectangle>
        for (i=0; i<CHAR_HEIGHT; i++) {
 80012b2:	7dbb      	ldrb	r3, [r7, #22]
 80012b4:	3301      	adds	r3, #1
 80012b6:	75bb      	strb	r3, [r7, #22]
 80012b8:	7dbb      	ldrb	r3, [r7, #22]
 80012ba:	2b07      	cmp	r3, #7
 80012bc:	d9bd      	bls.n	800123a <ILI9341_Draw_Char+0x96>
    for (j=0; j<CHAR_WIDTH; j++) {
 80012be:	7d7b      	ldrb	r3, [r7, #21]
 80012c0:	3301      	adds	r3, #1
 80012c2:	757b      	strb	r3, [r7, #21]
 80012c4:	7d7b      	ldrb	r3, [r7, #21]
 80012c6:	2b05      	cmp	r3, #5
 80012c8:	d9b4      	bls.n	8001234 <ILI9341_Draw_Char+0x90>
							}
            }
        }
    }
}
 80012ca:	bf00      	nop
 80012cc:	bf00      	nop
 80012ce:	371c      	adds	r7, #28
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd90      	pop	{r4, r7, pc}
 80012d4:	0800f004 	.word	0x0800f004

080012d8 <ILI9341_Draw_Text>:

/*Draws an array of characters (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Text(const char* Text, uint8_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour)
{
 80012d8:	b590      	push	{r4, r7, lr}
 80012da:	b085      	sub	sp, #20
 80012dc:	af02      	add	r7, sp, #8
 80012de:	6078      	str	r0, [r7, #4]
 80012e0:	4608      	mov	r0, r1
 80012e2:	4611      	mov	r1, r2
 80012e4:	461a      	mov	r2, r3
 80012e6:	4603      	mov	r3, r0
 80012e8:	70fb      	strb	r3, [r7, #3]
 80012ea:	460b      	mov	r3, r1
 80012ec:	70bb      	strb	r3, [r7, #2]
 80012ee:	4613      	mov	r3, r2
 80012f0:	803b      	strh	r3, [r7, #0]
    while (*Text) {
 80012f2:	e017      	b.n	8001324 <ILI9341_Draw_Text+0x4c>
        ILI9341_Draw_Char(*Text++, X, Y, Colour, Size, Background_Colour);
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	1c5a      	adds	r2, r3, #1
 80012f8:	607a      	str	r2, [r7, #4]
 80012fa:	7818      	ldrb	r0, [r3, #0]
 80012fc:	883c      	ldrh	r4, [r7, #0]
 80012fe:	78ba      	ldrb	r2, [r7, #2]
 8001300:	78f9      	ldrb	r1, [r7, #3]
 8001302:	8bbb      	ldrh	r3, [r7, #28]
 8001304:	9301      	str	r3, [sp, #4]
 8001306:	8b3b      	ldrh	r3, [r7, #24]
 8001308:	9300      	str	r3, [sp, #0]
 800130a:	4623      	mov	r3, r4
 800130c:	f7ff ff4a 	bl	80011a4 <ILI9341_Draw_Char>
        X += CHAR_WIDTH*Size;
 8001310:	8b3b      	ldrh	r3, [r7, #24]
 8001312:	b2db      	uxtb	r3, r3
 8001314:	461a      	mov	r2, r3
 8001316:	0052      	lsls	r2, r2, #1
 8001318:	4413      	add	r3, r2
 800131a:	005b      	lsls	r3, r3, #1
 800131c:	b2da      	uxtb	r2, r3
 800131e:	78fb      	ldrb	r3, [r7, #3]
 8001320:	4413      	add	r3, r2
 8001322:	70fb      	strb	r3, [r7, #3]
    while (*Text) {
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	781b      	ldrb	r3, [r3, #0]
 8001328:	2b00      	cmp	r3, #0
 800132a:	d1e3      	bne.n	80012f4 <ILI9341_Draw_Text+0x1c>
    }
}
 800132c:	bf00      	nop
 800132e:	bf00      	nop
 8001330:	370c      	adds	r7, #12
 8001332:	46bd      	mov	sp, r7
 8001334:	bd90      	pop	{r4, r7, pc}
	...

08001338 <ILI9341_SPI_Init>:
/* Global Variables ------------------------------------------------------------------*/
volatile uint16_t LCD_HEIGHT = ILI9341_SCREEN_HEIGHT;
volatile uint16_t LCD_WIDTH = ILI9341_SCREEN_WIDTH;

/* Initialize SPI */
void ILI9341_SPI_Init(void) {
 8001338:	b580      	push	{r7, lr}
 800133a:	af00      	add	r7, sp, #0
//MX_SPI5_Init();																							//SPI INIT
//MX_GPIO_Init();																							//GPIO INIT
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//CS OFF
 800133c:	2200      	movs	r2, #0
 800133e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001342:	4802      	ldr	r0, [pc, #8]	@ (800134c <ILI9341_SPI_Init+0x14>)
 8001344:	f004 fbe6 	bl	8005b14 <HAL_GPIO_WritePin>
}
 8001348:	bf00      	nop
 800134a:	bd80      	pop	{r7, pc}
 800134c:	40020400 	.word	0x40020400

08001350 <ILI9341_SPI_Send>:

/*Send data (char) to LCD*/
void ILI9341_SPI_Send(unsigned char SPI_Data) {
 8001350:	b580      	push	{r7, lr}
 8001352:	b082      	sub	sp, #8
 8001354:	af00      	add	r7, sp, #0
 8001356:	4603      	mov	r3, r0
 8001358:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Transmit_DMA(HSPI_INSTANCE, &SPI_Data, 1);
 800135a:	1dfb      	adds	r3, r7, #7
 800135c:	2201      	movs	r2, #1
 800135e:	4619      	mov	r1, r3
 8001360:	4803      	ldr	r0, [pc, #12]	@ (8001370 <ILI9341_SPI_Send+0x20>)
 8001362:	f006 f939 	bl	80075d8 <HAL_SPI_Transmit_DMA>
}
 8001366:	bf00      	nop
 8001368:	3708      	adds	r7, #8
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}
 800136e:	bf00      	nop
 8001370:	20000384 	.word	0x20000384

08001374 <ILI9341_Write_Command>:

/* Send command (char) to LCD */
void ILI9341_Write_Command(uint8_t Command) {
 8001374:	b580      	push	{r7, lr}
 8001376:	b082      	sub	sp, #8
 8001378:	af00      	add	r7, sp, #0
 800137a:	4603      	mov	r3, r0
 800137c:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 800137e:	2200      	movs	r2, #0
 8001380:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001384:	480b      	ldr	r0, [pc, #44]	@ (80013b4 <ILI9341_Write_Command+0x40>)
 8001386:	f004 fbc5 	bl	8005b14 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);
 800138a:	2200      	movs	r2, #0
 800138c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001390:	4809      	ldr	r0, [pc, #36]	@ (80013b8 <ILI9341_Write_Command+0x44>)
 8001392:	f004 fbbf 	bl	8005b14 <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(Command);
 8001396:	79fb      	ldrb	r3, [r7, #7]
 8001398:	4618      	mov	r0, r3
 800139a:	f7ff ffd9 	bl	8001350 <ILI9341_SPI_Send>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 800139e:	2201      	movs	r2, #1
 80013a0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80013a4:	4803      	ldr	r0, [pc, #12]	@ (80013b4 <ILI9341_Write_Command+0x40>)
 80013a6:	f004 fbb5 	bl	8005b14 <HAL_GPIO_WritePin>
}
 80013aa:	bf00      	nop
 80013ac:	3708      	adds	r7, #8
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bd80      	pop	{r7, pc}
 80013b2:	bf00      	nop
 80013b4:	40020400 	.word	0x40020400
 80013b8:	40020000 	.word	0x40020000

080013bc <ILI9341_Write_Data>:

/* Send Data (char) to LCD */
void ILI9341_Write_Data(uint8_t Data) {
 80013bc:	b580      	push	{r7, lr}
 80013be:	b082      	sub	sp, #8
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	4603      	mov	r3, r0
 80013c4:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 80013c6:	2201      	movs	r2, #1
 80013c8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80013cc:	480b      	ldr	r0, [pc, #44]	@ (80013fc <ILI9341_Write_Data+0x40>)
 80013ce:	f004 fba1 	bl	8005b14 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80013d2:	2200      	movs	r2, #0
 80013d4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80013d8:	4809      	ldr	r0, [pc, #36]	@ (8001400 <ILI9341_Write_Data+0x44>)
 80013da:	f004 fb9b 	bl	8005b14 <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(Data);
 80013de:	79fb      	ldrb	r3, [r7, #7]
 80013e0:	4618      	mov	r0, r3
 80013e2:	f7ff ffb5 	bl	8001350 <ILI9341_SPI_Send>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80013e6:	2201      	movs	r2, #1
 80013e8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80013ec:	4804      	ldr	r0, [pc, #16]	@ (8001400 <ILI9341_Write_Data+0x44>)
 80013ee:	f004 fb91 	bl	8005b14 <HAL_GPIO_WritePin>
}
 80013f2:	bf00      	nop
 80013f4:	3708      	adds	r7, #8
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	40020000 	.word	0x40020000
 8001400:	40020400 	.word	0x40020400

08001404 <ILI9341_Set_Address>:

/* Set Address - Location block - to draw into */
void ILI9341_Set_Address(uint16_t X1, uint16_t Y1, uint16_t X2, uint16_t Y2) {
 8001404:	b590      	push	{r4, r7, lr}
 8001406:	b083      	sub	sp, #12
 8001408:	af00      	add	r7, sp, #0
 800140a:	4604      	mov	r4, r0
 800140c:	4608      	mov	r0, r1
 800140e:	4611      	mov	r1, r2
 8001410:	461a      	mov	r2, r3
 8001412:	4623      	mov	r3, r4
 8001414:	80fb      	strh	r3, [r7, #6]
 8001416:	4603      	mov	r3, r0
 8001418:	80bb      	strh	r3, [r7, #4]
 800141a:	460b      	mov	r3, r1
 800141c:	807b      	strh	r3, [r7, #2]
 800141e:	4613      	mov	r3, r2
 8001420:	803b      	strh	r3, [r7, #0]
	ILI9341_Write_Command(0x2A);
 8001422:	202a      	movs	r0, #42	@ 0x2a
 8001424:	f7ff ffa6 	bl	8001374 <ILI9341_Write_Command>
	ILI9341_Write_Data(X1 >> 8);
 8001428:	88fb      	ldrh	r3, [r7, #6]
 800142a:	0a1b      	lsrs	r3, r3, #8
 800142c:	b29b      	uxth	r3, r3
 800142e:	b2db      	uxtb	r3, r3
 8001430:	4618      	mov	r0, r3
 8001432:	f7ff ffc3 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(X1);
 8001436:	88fb      	ldrh	r3, [r7, #6]
 8001438:	b2db      	uxtb	r3, r3
 800143a:	4618      	mov	r0, r3
 800143c:	f7ff ffbe 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(X2 >> 8);
 8001440:	887b      	ldrh	r3, [r7, #2]
 8001442:	0a1b      	lsrs	r3, r3, #8
 8001444:	b29b      	uxth	r3, r3
 8001446:	b2db      	uxtb	r3, r3
 8001448:	4618      	mov	r0, r3
 800144a:	f7ff ffb7 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(X2);
 800144e:	887b      	ldrh	r3, [r7, #2]
 8001450:	b2db      	uxtb	r3, r3
 8001452:	4618      	mov	r0, r3
 8001454:	f7ff ffb2 	bl	80013bc <ILI9341_Write_Data>

	ILI9341_Write_Command(0x2B);
 8001458:	202b      	movs	r0, #43	@ 0x2b
 800145a:	f7ff ff8b 	bl	8001374 <ILI9341_Write_Command>
	ILI9341_Write_Data(Y1 >> 8);
 800145e:	88bb      	ldrh	r3, [r7, #4]
 8001460:	0a1b      	lsrs	r3, r3, #8
 8001462:	b29b      	uxth	r3, r3
 8001464:	b2db      	uxtb	r3, r3
 8001466:	4618      	mov	r0, r3
 8001468:	f7ff ffa8 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(Y1);
 800146c:	88bb      	ldrh	r3, [r7, #4]
 800146e:	b2db      	uxtb	r3, r3
 8001470:	4618      	mov	r0, r3
 8001472:	f7ff ffa3 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(Y2 >> 8);
 8001476:	883b      	ldrh	r3, [r7, #0]
 8001478:	0a1b      	lsrs	r3, r3, #8
 800147a:	b29b      	uxth	r3, r3
 800147c:	b2db      	uxtb	r3, r3
 800147e:	4618      	mov	r0, r3
 8001480:	f7ff ff9c 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(Y2);
 8001484:	883b      	ldrh	r3, [r7, #0]
 8001486:	b2db      	uxtb	r3, r3
 8001488:	4618      	mov	r0, r3
 800148a:	f7ff ff97 	bl	80013bc <ILI9341_Write_Data>

	ILI9341_Write_Command(0x2C);
 800148e:	202c      	movs	r0, #44	@ 0x2c
 8001490:	f7ff ff70 	bl	8001374 <ILI9341_Write_Command>
}
 8001494:	bf00      	nop
 8001496:	370c      	adds	r7, #12
 8001498:	46bd      	mov	sp, r7
 800149a:	bd90      	pop	{r4, r7, pc}

0800149c <ILI9341_Reset>:

/*HARDWARE RESET*/
void ILI9341_Reset(void) {
 800149c:	b580      	push	{r7, lr}
 800149e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);
 80014a0:	2200      	movs	r2, #0
 80014a2:	2120      	movs	r1, #32
 80014a4:	480a      	ldr	r0, [pc, #40]	@ (80014d0 <ILI9341_Reset+0x34>)
 80014a6:	f004 fb35 	bl	8005b14 <HAL_GPIO_WritePin>
	HAL_Delay(200);
 80014aa:	20c8      	movs	r0, #200	@ 0xc8
 80014ac:	f003 fd20 	bl	8004ef0 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80014b0:	2200      	movs	r2, #0
 80014b2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80014b6:	4806      	ldr	r0, [pc, #24]	@ (80014d0 <ILI9341_Reset+0x34>)
 80014b8:	f004 fb2c 	bl	8005b14 <HAL_GPIO_WritePin>
	HAL_Delay(200);
 80014bc:	20c8      	movs	r0, #200	@ 0xc8
 80014be:	f003 fd17 	bl	8004ef0 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 80014c2:	2201      	movs	r2, #1
 80014c4:	2120      	movs	r1, #32
 80014c6:	4802      	ldr	r0, [pc, #8]	@ (80014d0 <ILI9341_Reset+0x34>)
 80014c8:	f004 fb24 	bl	8005b14 <HAL_GPIO_WritePin>
}
 80014cc:	bf00      	nop
 80014ce:	bd80      	pop	{r7, pc}
 80014d0:	40020400 	.word	0x40020400

080014d4 <ILI9341_Set_Rotation>:

/*Ser rotation of the screen - changes x0 and y0*/
void ILI9341_Set_Rotation(uint8_t Rotation) {
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b084      	sub	sp, #16
 80014d8:	af00      	add	r7, sp, #0
 80014da:	4603      	mov	r3, r0
 80014dc:	71fb      	strb	r3, [r7, #7]

	uint8_t screen_rotation = Rotation;
 80014de:	79fb      	ldrb	r3, [r7, #7]
 80014e0:	73fb      	strb	r3, [r7, #15]

	ILI9341_Write_Command(0x36);
 80014e2:	2036      	movs	r0, #54	@ 0x36
 80014e4:	f7ff ff46 	bl	8001374 <ILI9341_Write_Command>
	HAL_Delay(1);
 80014e8:	2001      	movs	r0, #1
 80014ea:	f003 fd01 	bl	8004ef0 <HAL_Delay>

	switch (screen_rotation) {
 80014ee:	7bfb      	ldrb	r3, [r7, #15]
 80014f0:	2b03      	cmp	r3, #3
 80014f2:	d837      	bhi.n	8001564 <ILI9341_Set_Rotation+0x90>
 80014f4:	a201      	add	r2, pc, #4	@ (adr r2, 80014fc <ILI9341_Set_Rotation+0x28>)
 80014f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014fa:	bf00      	nop
 80014fc:	0800150d 	.word	0x0800150d
 8001500:	08001523 	.word	0x08001523
 8001504:	08001539 	.word	0x08001539
 8001508:	0800154f 	.word	0x0800154f
	case SCREEN_VERTICAL_1:
		ILI9341_Write_Data(0x40 | 0x08);
 800150c:	2048      	movs	r0, #72	@ 0x48
 800150e:	f7ff ff55 	bl	80013bc <ILI9341_Write_Data>
		LCD_WIDTH = 240;
 8001512:	4b17      	ldr	r3, [pc, #92]	@ (8001570 <ILI9341_Set_Rotation+0x9c>)
 8001514:	22f0      	movs	r2, #240	@ 0xf0
 8001516:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 320;
 8001518:	4b16      	ldr	r3, [pc, #88]	@ (8001574 <ILI9341_Set_Rotation+0xa0>)
 800151a:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800151e:	801a      	strh	r2, [r3, #0]
		break;
 8001520:	e021      	b.n	8001566 <ILI9341_Set_Rotation+0x92>
	case SCREEN_HORIZONTAL_1:
		ILI9341_Write_Data(0x20 | 0x08);
 8001522:	2028      	movs	r0, #40	@ 0x28
 8001524:	f7ff ff4a 	bl	80013bc <ILI9341_Write_Data>
		LCD_WIDTH = 320;
 8001528:	4b11      	ldr	r3, [pc, #68]	@ (8001570 <ILI9341_Set_Rotation+0x9c>)
 800152a:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800152e:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 240;
 8001530:	4b10      	ldr	r3, [pc, #64]	@ (8001574 <ILI9341_Set_Rotation+0xa0>)
 8001532:	22f0      	movs	r2, #240	@ 0xf0
 8001534:	801a      	strh	r2, [r3, #0]
		break;
 8001536:	e016      	b.n	8001566 <ILI9341_Set_Rotation+0x92>
	case SCREEN_VERTICAL_2:
		ILI9341_Write_Data(0x80 | 0x08);
 8001538:	2088      	movs	r0, #136	@ 0x88
 800153a:	f7ff ff3f 	bl	80013bc <ILI9341_Write_Data>
		LCD_WIDTH = 240;
 800153e:	4b0c      	ldr	r3, [pc, #48]	@ (8001570 <ILI9341_Set_Rotation+0x9c>)
 8001540:	22f0      	movs	r2, #240	@ 0xf0
 8001542:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 320;
 8001544:	4b0b      	ldr	r3, [pc, #44]	@ (8001574 <ILI9341_Set_Rotation+0xa0>)
 8001546:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800154a:	801a      	strh	r2, [r3, #0]
		break;
 800154c:	e00b      	b.n	8001566 <ILI9341_Set_Rotation+0x92>
	case SCREEN_HORIZONTAL_2:
		ILI9341_Write_Data(0x40 | 0x80 | 0x20 | 0x08);
 800154e:	20e8      	movs	r0, #232	@ 0xe8
 8001550:	f7ff ff34 	bl	80013bc <ILI9341_Write_Data>
		LCD_WIDTH = 320;
 8001554:	4b06      	ldr	r3, [pc, #24]	@ (8001570 <ILI9341_Set_Rotation+0x9c>)
 8001556:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800155a:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 240;
 800155c:	4b05      	ldr	r3, [pc, #20]	@ (8001574 <ILI9341_Set_Rotation+0xa0>)
 800155e:	22f0      	movs	r2, #240	@ 0xf0
 8001560:	801a      	strh	r2, [r3, #0]
		break;
 8001562:	e000      	b.n	8001566 <ILI9341_Set_Rotation+0x92>
	default:
		//EXIT IF SCREEN ROTATION NOT VALID!
		break;
 8001564:	bf00      	nop
	}
}
 8001566:	bf00      	nop
 8001568:	3710      	adds	r7, #16
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop
 8001570:	20000002 	.word	0x20000002
 8001574:	20000000 	.word	0x20000000

08001578 <ILI9341_Enable>:

/*Enable LCD display*/
void ILI9341_Enable(void) {
 8001578:	b580      	push	{r7, lr}
 800157a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 800157c:	2201      	movs	r2, #1
 800157e:	2120      	movs	r1, #32
 8001580:	4802      	ldr	r0, [pc, #8]	@ (800158c <ILI9341_Enable+0x14>)
 8001582:	f004 fac7 	bl	8005b14 <HAL_GPIO_WritePin>
}
 8001586:	bf00      	nop
 8001588:	bd80      	pop	{r7, pc}
 800158a:	bf00      	nop
 800158c:	40020400 	.word	0x40020400

08001590 <ILI9341_Init>:

/*Initialize LCD display*/
void ILI9341_Init(void) {
 8001590:	b580      	push	{r7, lr}
 8001592:	af00      	add	r7, sp, #0

	ILI9341_Enable();
 8001594:	f7ff fff0 	bl	8001578 <ILI9341_Enable>
	ILI9341_SPI_Init();
 8001598:	f7ff fece 	bl	8001338 <ILI9341_SPI_Init>
	ILI9341_Reset();
 800159c:	f7ff ff7e 	bl	800149c <ILI9341_Reset>

//SOFTWARE RESET
	ILI9341_Write_Command(0x01);
 80015a0:	2001      	movs	r0, #1
 80015a2:	f7ff fee7 	bl	8001374 <ILI9341_Write_Command>
	HAL_Delay(1000);
 80015a6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80015aa:	f003 fca1 	bl	8004ef0 <HAL_Delay>

//POWER CONTROL A
	ILI9341_Write_Command(0xCB);
 80015ae:	20cb      	movs	r0, #203	@ 0xcb
 80015b0:	f7ff fee0 	bl	8001374 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x39);
 80015b4:	2039      	movs	r0, #57	@ 0x39
 80015b6:	f7ff ff01 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x2C);
 80015ba:	202c      	movs	r0, #44	@ 0x2c
 80015bc:	f7ff fefe 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x00);
 80015c0:	2000      	movs	r0, #0
 80015c2:	f7ff fefb 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x34);
 80015c6:	2034      	movs	r0, #52	@ 0x34
 80015c8:	f7ff fef8 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x02);
 80015cc:	2002      	movs	r0, #2
 80015ce:	f7ff fef5 	bl	80013bc <ILI9341_Write_Data>

//POWER CONTROL B
	ILI9341_Write_Command(0xCF);
 80015d2:	20cf      	movs	r0, #207	@ 0xcf
 80015d4:	f7ff fece 	bl	8001374 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 80015d8:	2000      	movs	r0, #0
 80015da:	f7ff feef 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0xC1);
 80015de:	20c1      	movs	r0, #193	@ 0xc1
 80015e0:	f7ff feec 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x30);
 80015e4:	2030      	movs	r0, #48	@ 0x30
 80015e6:	f7ff fee9 	bl	80013bc <ILI9341_Write_Data>

//DRIVER TIMING CONTROL A
	ILI9341_Write_Command(0xE8);
 80015ea:	20e8      	movs	r0, #232	@ 0xe8
 80015ec:	f7ff fec2 	bl	8001374 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x85);
 80015f0:	2085      	movs	r0, #133	@ 0x85
 80015f2:	f7ff fee3 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x00);
 80015f6:	2000      	movs	r0, #0
 80015f8:	f7ff fee0 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x78);
 80015fc:	2078      	movs	r0, #120	@ 0x78
 80015fe:	f7ff fedd 	bl	80013bc <ILI9341_Write_Data>

//DRIVER TIMING CONTROL B
	ILI9341_Write_Command(0xEA);
 8001602:	20ea      	movs	r0, #234	@ 0xea
 8001604:	f7ff feb6 	bl	8001374 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 8001608:	2000      	movs	r0, #0
 800160a:	f7ff fed7 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x00);
 800160e:	2000      	movs	r0, #0
 8001610:	f7ff fed4 	bl	80013bc <ILI9341_Write_Data>

//POWER ON SEQUENCE CONTROL
	ILI9341_Write_Command(0xED);
 8001614:	20ed      	movs	r0, #237	@ 0xed
 8001616:	f7ff fead 	bl	8001374 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x64);
 800161a:	2064      	movs	r0, #100	@ 0x64
 800161c:	f7ff fece 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x03);
 8001620:	2003      	movs	r0, #3
 8001622:	f7ff fecb 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x12);
 8001626:	2012      	movs	r0, #18
 8001628:	f7ff fec8 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x81);
 800162c:	2081      	movs	r0, #129	@ 0x81
 800162e:	f7ff fec5 	bl	80013bc <ILI9341_Write_Data>

//PUMP RATIO CONTROL
	ILI9341_Write_Command(0xF7);
 8001632:	20f7      	movs	r0, #247	@ 0xf7
 8001634:	f7ff fe9e 	bl	8001374 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x20);
 8001638:	2020      	movs	r0, #32
 800163a:	f7ff febf 	bl	80013bc <ILI9341_Write_Data>

//POWER CONTROL,VRH[5:0]
	ILI9341_Write_Command(0xC0);
 800163e:	20c0      	movs	r0, #192	@ 0xc0
 8001640:	f7ff fe98 	bl	8001374 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x23);
 8001644:	2023      	movs	r0, #35	@ 0x23
 8001646:	f7ff feb9 	bl	80013bc <ILI9341_Write_Data>

//POWER CONTROL,SAP[2:0];BT[3:0]
	ILI9341_Write_Command(0xC1);
 800164a:	20c1      	movs	r0, #193	@ 0xc1
 800164c:	f7ff fe92 	bl	8001374 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x10);
 8001650:	2010      	movs	r0, #16
 8001652:	f7ff feb3 	bl	80013bc <ILI9341_Write_Data>

//VCM CONTROL
	ILI9341_Write_Command(0xC5);
 8001656:	20c5      	movs	r0, #197	@ 0xc5
 8001658:	f7ff fe8c 	bl	8001374 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x3E);
 800165c:	203e      	movs	r0, #62	@ 0x3e
 800165e:	f7ff fead 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x28);
 8001662:	2028      	movs	r0, #40	@ 0x28
 8001664:	f7ff feaa 	bl	80013bc <ILI9341_Write_Data>

//VCM CONTROL 2
	ILI9341_Write_Command(0xC7);
 8001668:	20c7      	movs	r0, #199	@ 0xc7
 800166a:	f7ff fe83 	bl	8001374 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x86);
 800166e:	2086      	movs	r0, #134	@ 0x86
 8001670:	f7ff fea4 	bl	80013bc <ILI9341_Write_Data>

//MEMORY ACCESS CONTROL
	ILI9341_Write_Command(0x36);
 8001674:	2036      	movs	r0, #54	@ 0x36
 8001676:	f7ff fe7d 	bl	8001374 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x48);
 800167a:	2048      	movs	r0, #72	@ 0x48
 800167c:	f7ff fe9e 	bl	80013bc <ILI9341_Write_Data>

//PIXEL FORMAT
	ILI9341_Write_Command(0x3A);
 8001680:	203a      	movs	r0, #58	@ 0x3a
 8001682:	f7ff fe77 	bl	8001374 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x55);
 8001686:	2055      	movs	r0, #85	@ 0x55
 8001688:	f7ff fe98 	bl	80013bc <ILI9341_Write_Data>

//FRAME RATIO CONTROL, STANDARD RGB COLOR
	ILI9341_Write_Command(0xB1);
 800168c:	20b1      	movs	r0, #177	@ 0xb1
 800168e:	f7ff fe71 	bl	8001374 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 8001692:	2000      	movs	r0, #0
 8001694:	f7ff fe92 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x18);
 8001698:	2018      	movs	r0, #24
 800169a:	f7ff fe8f 	bl	80013bc <ILI9341_Write_Data>

//DISPLAY FUNCTION CONTROL
	ILI9341_Write_Command(0xB6);
 800169e:	20b6      	movs	r0, #182	@ 0xb6
 80016a0:	f7ff fe68 	bl	8001374 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x08);
 80016a4:	2008      	movs	r0, #8
 80016a6:	f7ff fe89 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x82);
 80016aa:	2082      	movs	r0, #130	@ 0x82
 80016ac:	f7ff fe86 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x27);
 80016b0:	2027      	movs	r0, #39	@ 0x27
 80016b2:	f7ff fe83 	bl	80013bc <ILI9341_Write_Data>

//3GAMMA FUNCTION DISABLE
	ILI9341_Write_Command(0xF2);
 80016b6:	20f2      	movs	r0, #242	@ 0xf2
 80016b8:	f7ff fe5c 	bl	8001374 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 80016bc:	2000      	movs	r0, #0
 80016be:	f7ff fe7d 	bl	80013bc <ILI9341_Write_Data>

//GAMMA CURVE SELECTED
	ILI9341_Write_Command(0x26);
 80016c2:	2026      	movs	r0, #38	@ 0x26
 80016c4:	f7ff fe56 	bl	8001374 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x01);
 80016c8:	2001      	movs	r0, #1
 80016ca:	f7ff fe77 	bl	80013bc <ILI9341_Write_Data>

//POSITIVE GAMMA CORRECTION
	ILI9341_Write_Command(0xE0);
 80016ce:	20e0      	movs	r0, #224	@ 0xe0
 80016d0:	f7ff fe50 	bl	8001374 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x0F);
 80016d4:	200f      	movs	r0, #15
 80016d6:	f7ff fe71 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x31);
 80016da:	2031      	movs	r0, #49	@ 0x31
 80016dc:	f7ff fe6e 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x2B);
 80016e0:	202b      	movs	r0, #43	@ 0x2b
 80016e2:	f7ff fe6b 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0C);
 80016e6:	200c      	movs	r0, #12
 80016e8:	f7ff fe68 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0E);
 80016ec:	200e      	movs	r0, #14
 80016ee:	f7ff fe65 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x08);
 80016f2:	2008      	movs	r0, #8
 80016f4:	f7ff fe62 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x4E);
 80016f8:	204e      	movs	r0, #78	@ 0x4e
 80016fa:	f7ff fe5f 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0xF1);
 80016fe:	20f1      	movs	r0, #241	@ 0xf1
 8001700:	f7ff fe5c 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x37);
 8001704:	2037      	movs	r0, #55	@ 0x37
 8001706:	f7ff fe59 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x07);
 800170a:	2007      	movs	r0, #7
 800170c:	f7ff fe56 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x10);
 8001710:	2010      	movs	r0, #16
 8001712:	f7ff fe53 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x03);
 8001716:	2003      	movs	r0, #3
 8001718:	f7ff fe50 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0E);
 800171c:	200e      	movs	r0, #14
 800171e:	f7ff fe4d 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x09);
 8001722:	2009      	movs	r0, #9
 8001724:	f7ff fe4a 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x00);
 8001728:	2000      	movs	r0, #0
 800172a:	f7ff fe47 	bl	80013bc <ILI9341_Write_Data>

//NEGATIVE GAMMA CORRECTION
	ILI9341_Write_Command(0xE1);
 800172e:	20e1      	movs	r0, #225	@ 0xe1
 8001730:	f7ff fe20 	bl	8001374 <ILI9341_Write_Command>
	ILI9341_Write_Data(0x00);
 8001734:	2000      	movs	r0, #0
 8001736:	f7ff fe41 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0E);
 800173a:	200e      	movs	r0, #14
 800173c:	f7ff fe3e 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x14);
 8001740:	2014      	movs	r0, #20
 8001742:	f7ff fe3b 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x03);
 8001746:	2003      	movs	r0, #3
 8001748:	f7ff fe38 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x11);
 800174c:	2011      	movs	r0, #17
 800174e:	f7ff fe35 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x07);
 8001752:	2007      	movs	r0, #7
 8001754:	f7ff fe32 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x31);
 8001758:	2031      	movs	r0, #49	@ 0x31
 800175a:	f7ff fe2f 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0xC1);
 800175e:	20c1      	movs	r0, #193	@ 0xc1
 8001760:	f7ff fe2c 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x48);
 8001764:	2048      	movs	r0, #72	@ 0x48
 8001766:	f7ff fe29 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x08);
 800176a:	2008      	movs	r0, #8
 800176c:	f7ff fe26 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0F);
 8001770:	200f      	movs	r0, #15
 8001772:	f7ff fe23 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0C);
 8001776:	200c      	movs	r0, #12
 8001778:	f7ff fe20 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x31);
 800177c:	2031      	movs	r0, #49	@ 0x31
 800177e:	f7ff fe1d 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x36);
 8001782:	2036      	movs	r0, #54	@ 0x36
 8001784:	f7ff fe1a 	bl	80013bc <ILI9341_Write_Data>
	ILI9341_Write_Data(0x0F);
 8001788:	200f      	movs	r0, #15
 800178a:	f7ff fe17 	bl	80013bc <ILI9341_Write_Data>

//EXIT SLEEP
	ILI9341_Write_Command(0x11);
 800178e:	2011      	movs	r0, #17
 8001790:	f7ff fdf0 	bl	8001374 <ILI9341_Write_Command>
	HAL_Delay(120);
 8001794:	2078      	movs	r0, #120	@ 0x78
 8001796:	f003 fbab 	bl	8004ef0 <HAL_Delay>

//TURN ON DISPLAY
	ILI9341_Write_Command(0x29);
 800179a:	2029      	movs	r0, #41	@ 0x29
 800179c:	f7ff fdea 	bl	8001374 <ILI9341_Write_Command>

//STARTING ROTATION
	ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 80017a0:	2000      	movs	r0, #0
 80017a2:	f7ff fe97 	bl	80014d4 <ILI9341_Set_Rotation>
}
 80017a6:	bf00      	nop
 80017a8:	bd80      	pop	{r7, pc}
	...

080017ac <ILI9341_Draw_Colour_Burst>:
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
}

//INTERNAL FUNCTION OF LIBRARY
/*Sends block colour information to LCD*/
void ILI9341_Draw_Colour_Burst(uint16_t Colour, uint32_t Size) {
 80017ac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80017b0:	b08d      	sub	sp, #52	@ 0x34
 80017b2:	af00      	add	r7, sp, #0
 80017b4:	4603      	mov	r3, r0
 80017b6:	6039      	str	r1, [r7, #0]
 80017b8:	80fb      	strh	r3, [r7, #6]
 80017ba:	466b      	mov	r3, sp
 80017bc:	461e      	mov	r6, r3
//SENDS COLOUR
	uint32_t Buffer_Size = 0;
 80017be:	2300      	movs	r3, #0
 80017c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if ((Size * 2) < BURST_MAX_SIZE) {
 80017c2:	683b      	ldr	r3, [r7, #0]
 80017c4:	005b      	lsls	r3, r3, #1
 80017c6:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80017ca:	d202      	bcs.n	80017d2 <ILI9341_Draw_Colour_Burst+0x26>
		Buffer_Size = Size;
 80017cc:	683b      	ldr	r3, [r7, #0]
 80017ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80017d0:	e002      	b.n	80017d8 <ILI9341_Draw_Colour_Burst+0x2c>
	} else {
		Buffer_Size = BURST_MAX_SIZE;
 80017d2:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80017d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
	}

	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 80017d8:	2201      	movs	r2, #1
 80017da:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80017de:	4841      	ldr	r0, [pc, #260]	@ (80018e4 <ILI9341_Draw_Colour_Burst+0x138>)
 80017e0:	f004 f998 	bl	8005b14 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80017e4:	2200      	movs	r2, #0
 80017e6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80017ea:	483f      	ldr	r0, [pc, #252]	@ (80018e8 <ILI9341_Draw_Colour_Burst+0x13c>)
 80017ec:	f004 f992 	bl	8005b14 <HAL_GPIO_WritePin>

	unsigned char chifted = Colour >> 8;
 80017f0:	88fb      	ldrh	r3, [r7, #6]
 80017f2:	0a1b      	lsrs	r3, r3, #8
 80017f4:	b29b      	uxth	r3, r3
 80017f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	;
	unsigned char burst_buffer[Buffer_Size];
 80017fa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80017fc:	460b      	mov	r3, r1
 80017fe:	3b01      	subs	r3, #1
 8001800:	61fb      	str	r3, [r7, #28]
 8001802:	2300      	movs	r3, #0
 8001804:	4688      	mov	r8, r1
 8001806:	4699      	mov	r9, r3
 8001808:	f04f 0200 	mov.w	r2, #0
 800180c:	f04f 0300 	mov.w	r3, #0
 8001810:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001814:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001818:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800181c:	2300      	movs	r3, #0
 800181e:	460c      	mov	r4, r1
 8001820:	461d      	mov	r5, r3
 8001822:	f04f 0200 	mov.w	r2, #0
 8001826:	f04f 0300 	mov.w	r3, #0
 800182a:	00eb      	lsls	r3, r5, #3
 800182c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001830:	00e2      	lsls	r2, r4, #3
 8001832:	1dcb      	adds	r3, r1, #7
 8001834:	08db      	lsrs	r3, r3, #3
 8001836:	00db      	lsls	r3, r3, #3
 8001838:	ebad 0d03 	sub.w	sp, sp, r3
 800183c:	466b      	mov	r3, sp
 800183e:	3300      	adds	r3, #0
 8001840:	61bb      	str	r3, [r7, #24]
	for (uint32_t j = 0; j < Buffer_Size; j += 2) {
 8001842:	2300      	movs	r3, #0
 8001844:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001846:	e00e      	b.n	8001866 <ILI9341_Draw_Colour_Burst+0xba>
		burst_buffer[j] = chifted;
 8001848:	69ba      	ldr	r2, [r7, #24]
 800184a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800184c:	4413      	add	r3, r2
 800184e:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001852:	701a      	strb	r2, [r3, #0]
		burst_buffer[j + 1] = Colour;
 8001854:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001856:	3301      	adds	r3, #1
 8001858:	88fa      	ldrh	r2, [r7, #6]
 800185a:	b2d1      	uxtb	r1, r2
 800185c:	69ba      	ldr	r2, [r7, #24]
 800185e:	54d1      	strb	r1, [r2, r3]
	for (uint32_t j = 0; j < Buffer_Size; j += 2) {
 8001860:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001862:	3302      	adds	r3, #2
 8001864:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001866:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001868:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800186a:	429a      	cmp	r2, r3
 800186c:	d3ec      	bcc.n	8001848 <ILI9341_Draw_Colour_Burst+0x9c>
	}

	uint32_t Sending_Size = Size * 2;
 800186e:	683b      	ldr	r3, [r7, #0]
 8001870:	005b      	lsls	r3, r3, #1
 8001872:	617b      	str	r3, [r7, #20]
	uint32_t Sending_in_Block = Sending_Size / Buffer_Size;
 8001874:	697a      	ldr	r2, [r7, #20]
 8001876:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001878:	fbb2 f3f3 	udiv	r3, r2, r3
 800187c:	613b      	str	r3, [r7, #16]
	uint32_t Remainder_from_block = Sending_Size % Buffer_Size;
 800187e:	697b      	ldr	r3, [r7, #20]
 8001880:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001882:	fbb3 f2f2 	udiv	r2, r3, r2
 8001886:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001888:	fb01 f202 	mul.w	r2, r1, r2
 800188c:	1a9b      	subs	r3, r3, r2
 800188e:	60fb      	str	r3, [r7, #12]

	if (Sending_in_Block != 0) {
 8001890:	693b      	ldr	r3, [r7, #16]
 8001892:	2b00      	cmp	r3, #0
 8001894:	d011      	beq.n	80018ba <ILI9341_Draw_Colour_Burst+0x10e>
		for (uint32_t j = 0; j < (Sending_in_Block); j++) {
 8001896:	2300      	movs	r3, #0
 8001898:	627b      	str	r3, [r7, #36]	@ 0x24
 800189a:	e00a      	b.n	80018b2 <ILI9341_Draw_Colour_Burst+0x106>
			HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char*) burst_buffer,
 800189c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800189e:	b29a      	uxth	r2, r3
 80018a0:	f04f 33ff 	mov.w	r3, #4294967295
 80018a4:	69b9      	ldr	r1, [r7, #24]
 80018a6:	4811      	ldr	r0, [pc, #68]	@ (80018ec <ILI9341_Draw_Colour_Burst+0x140>)
 80018a8:	f005 fd51 	bl	800734e <HAL_SPI_Transmit>
		for (uint32_t j = 0; j < (Sending_in_Block); j++) {
 80018ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018ae:	3301      	adds	r3, #1
 80018b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80018b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80018b4:	693b      	ldr	r3, [r7, #16]
 80018b6:	429a      	cmp	r2, r3
 80018b8:	d3f0      	bcc.n	800189c <ILI9341_Draw_Colour_Burst+0xf0>
					Buffer_Size, HAL_MAX_DELAY);
		}
	}

//REMAINDER!
	HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char*) burst_buffer,
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	b29a      	uxth	r2, r3
 80018be:	f04f 33ff 	mov.w	r3, #4294967295
 80018c2:	69b9      	ldr	r1, [r7, #24]
 80018c4:	4809      	ldr	r0, [pc, #36]	@ (80018ec <ILI9341_Draw_Colour_Burst+0x140>)
 80018c6:	f005 fd42 	bl	800734e <HAL_SPI_Transmit>
			Remainder_from_block, HAL_MAX_DELAY);

	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80018ca:	2201      	movs	r2, #1
 80018cc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80018d0:	4805      	ldr	r0, [pc, #20]	@ (80018e8 <ILI9341_Draw_Colour_Burst+0x13c>)
 80018d2:	f004 f91f 	bl	8005b14 <HAL_GPIO_WritePin>
 80018d6:	46b5      	mov	sp, r6
}
 80018d8:	bf00      	nop
 80018da:	3734      	adds	r7, #52	@ 0x34
 80018dc:	46bd      	mov	sp, r7
 80018de:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80018e2:	bf00      	nop
 80018e4:	40020000 	.word	0x40020000
 80018e8:	40020400 	.word	0x40020400
 80018ec:	20000384 	.word	0x20000384

080018f0 <ILI9341_Fill_Screen>:

//FILL THE ENTIRE SCREEN WITH SELECTED COLOUR (either #define-d ones or custom 16bit)
/*Sets address (entire screen) and Sends Height*Width ammount of colour information to LCD*/
void ILI9341_Fill_Screen(uint16_t Colour) {
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b082      	sub	sp, #8
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	4603      	mov	r3, r0
 80018f8:	80fb      	strh	r3, [r7, #6]
	ILI9341_Set_Address(0, 0, LCD_WIDTH, LCD_HEIGHT);
 80018fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001934 <ILI9341_Fill_Screen+0x44>)
 80018fc:	881b      	ldrh	r3, [r3, #0]
 80018fe:	b29a      	uxth	r2, r3
 8001900:	4b0d      	ldr	r3, [pc, #52]	@ (8001938 <ILI9341_Fill_Screen+0x48>)
 8001902:	881b      	ldrh	r3, [r3, #0]
 8001904:	b29b      	uxth	r3, r3
 8001906:	2100      	movs	r1, #0
 8001908:	2000      	movs	r0, #0
 800190a:	f7ff fd7b 	bl	8001404 <ILI9341_Set_Address>
	ILI9341_Draw_Colour_Burst(Colour, LCD_WIDTH * LCD_HEIGHT);
 800190e:	4b09      	ldr	r3, [pc, #36]	@ (8001934 <ILI9341_Fill_Screen+0x44>)
 8001910:	881b      	ldrh	r3, [r3, #0]
 8001912:	b29b      	uxth	r3, r3
 8001914:	461a      	mov	r2, r3
 8001916:	4b08      	ldr	r3, [pc, #32]	@ (8001938 <ILI9341_Fill_Screen+0x48>)
 8001918:	881b      	ldrh	r3, [r3, #0]
 800191a:	b29b      	uxth	r3, r3
 800191c:	fb02 f303 	mul.w	r3, r2, r3
 8001920:	461a      	mov	r2, r3
 8001922:	88fb      	ldrh	r3, [r7, #6]
 8001924:	4611      	mov	r1, r2
 8001926:	4618      	mov	r0, r3
 8001928:	f7ff ff40 	bl	80017ac <ILI9341_Draw_Colour_Burst>
}
 800192c:	bf00      	nop
 800192e:	3708      	adds	r7, #8
 8001930:	46bd      	mov	sp, r7
 8001932:	bd80      	pop	{r7, pc}
 8001934:	20000002 	.word	0x20000002
 8001938:	20000000 	.word	0x20000000

0800193c <ILI9341_Draw_Pixel>:
//
//Location is dependant on screen orientation. x0 and y0 locations change with orientations.
//Using pixels to draw big simple structures is not recommended as it is really slow
//Try using either rectangles or lines if possible
//
void ILI9341_Draw_Pixel(uint16_t X, uint16_t Y, uint16_t Colour) {
 800193c:	b580      	push	{r7, lr}
 800193e:	b086      	sub	sp, #24
 8001940:	af00      	add	r7, sp, #0
 8001942:	4603      	mov	r3, r0
 8001944:	80fb      	strh	r3, [r7, #6]
 8001946:	460b      	mov	r3, r1
 8001948:	80bb      	strh	r3, [r7, #4]
 800194a:	4613      	mov	r3, r2
 800194c:	807b      	strh	r3, [r7, #2]
	if ((X >= LCD_WIDTH) || (Y >= LCD_HEIGHT))
 800194e:	4b66      	ldr	r3, [pc, #408]	@ (8001ae8 <ILI9341_Draw_Pixel+0x1ac>)
 8001950:	881b      	ldrh	r3, [r3, #0]
 8001952:	b29b      	uxth	r3, r3
 8001954:	88fa      	ldrh	r2, [r7, #6]
 8001956:	429a      	cmp	r2, r3
 8001958:	f080 80c1 	bcs.w	8001ade <ILI9341_Draw_Pixel+0x1a2>
 800195c:	4b63      	ldr	r3, [pc, #396]	@ (8001aec <ILI9341_Draw_Pixel+0x1b0>)
 800195e:	881b      	ldrh	r3, [r3, #0]
 8001960:	b29b      	uxth	r3, r3
 8001962:	88ba      	ldrh	r2, [r7, #4]
 8001964:	429a      	cmp	r2, r3
 8001966:	f080 80ba 	bcs.w	8001ade <ILI9341_Draw_Pixel+0x1a2>
		return;	//OUT OF BOUNDS!

//ADDRESS
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);
 800196a:	2200      	movs	r2, #0
 800196c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001970:	485f      	ldr	r0, [pc, #380]	@ (8001af0 <ILI9341_Draw_Pixel+0x1b4>)
 8001972:	f004 f8cf 	bl	8005b14 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001976:	2200      	movs	r2, #0
 8001978:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800197c:	485d      	ldr	r0, [pc, #372]	@ (8001af4 <ILI9341_Draw_Pixel+0x1b8>)
 800197e:	f004 f8c9 	bl	8005b14 <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(0x2A);
 8001982:	202a      	movs	r0, #42	@ 0x2a
 8001984:	f7ff fce4 	bl	8001350 <ILI9341_SPI_Send>
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 8001988:	2201      	movs	r2, #1
 800198a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800198e:	4858      	ldr	r0, [pc, #352]	@ (8001af0 <ILI9341_Draw_Pixel+0x1b4>)
 8001990:	f004 f8c0 	bl	8005b14 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8001994:	2201      	movs	r2, #1
 8001996:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800199a:	4856      	ldr	r0, [pc, #344]	@ (8001af4 <ILI9341_Draw_Pixel+0x1b8>)
 800199c:	f004 f8ba 	bl	8005b14 <HAL_GPIO_WritePin>

//XDATA
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80019a0:	2200      	movs	r2, #0
 80019a2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80019a6:	4853      	ldr	r0, [pc, #332]	@ (8001af4 <ILI9341_Draw_Pixel+0x1b8>)
 80019a8:	f004 f8b4 	bl	8005b14 <HAL_GPIO_WritePin>
	unsigned char Temp_Buffer[4] = { X >> 8, X, (X + 1) >> 8, (X + 1) };
 80019ac:	88fb      	ldrh	r3, [r7, #6]
 80019ae:	0a1b      	lsrs	r3, r3, #8
 80019b0:	b29b      	uxth	r3, r3
 80019b2:	b2db      	uxtb	r3, r3
 80019b4:	753b      	strb	r3, [r7, #20]
 80019b6:	88fb      	ldrh	r3, [r7, #6]
 80019b8:	b2db      	uxtb	r3, r3
 80019ba:	757b      	strb	r3, [r7, #21]
 80019bc:	88fb      	ldrh	r3, [r7, #6]
 80019be:	3301      	adds	r3, #1
 80019c0:	121b      	asrs	r3, r3, #8
 80019c2:	b2db      	uxtb	r3, r3
 80019c4:	75bb      	strb	r3, [r7, #22]
 80019c6:	88fb      	ldrh	r3, [r7, #6]
 80019c8:	b2db      	uxtb	r3, r3
 80019ca:	3301      	adds	r3, #1
 80019cc:	b2db      	uxtb	r3, r3
 80019ce:	75fb      	strb	r3, [r7, #23]
	HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer, 4, HAL_MAX_DELAY);
 80019d0:	f107 0114 	add.w	r1, r7, #20
 80019d4:	f04f 33ff 	mov.w	r3, #4294967295
 80019d8:	2204      	movs	r2, #4
 80019da:	4847      	ldr	r0, [pc, #284]	@ (8001af8 <ILI9341_Draw_Pixel+0x1bc>)
 80019dc:	f005 fcb7 	bl	800734e <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80019e0:	2201      	movs	r2, #1
 80019e2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80019e6:	4843      	ldr	r0, [pc, #268]	@ (8001af4 <ILI9341_Draw_Pixel+0x1b8>)
 80019e8:	f004 f894 	bl	8005b14 <HAL_GPIO_WritePin>

//ADDRESS
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);
 80019ec:	2200      	movs	r2, #0
 80019ee:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80019f2:	483f      	ldr	r0, [pc, #252]	@ (8001af0 <ILI9341_Draw_Pixel+0x1b4>)
 80019f4:	f004 f88e 	bl	8005b14 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80019f8:	2200      	movs	r2, #0
 80019fa:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80019fe:	483d      	ldr	r0, [pc, #244]	@ (8001af4 <ILI9341_Draw_Pixel+0x1b8>)
 8001a00:	f004 f888 	bl	8005b14 <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(0x2B);
 8001a04:	202b      	movs	r0, #43	@ 0x2b
 8001a06:	f7ff fca3 	bl	8001350 <ILI9341_SPI_Send>
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 8001a0a:	2201      	movs	r2, #1
 8001a0c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001a10:	4837      	ldr	r0, [pc, #220]	@ (8001af0 <ILI9341_Draw_Pixel+0x1b4>)
 8001a12:	f004 f87f 	bl	8005b14 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8001a16:	2201      	movs	r2, #1
 8001a18:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001a1c:	4835      	ldr	r0, [pc, #212]	@ (8001af4 <ILI9341_Draw_Pixel+0x1b8>)
 8001a1e:	f004 f879 	bl	8005b14 <HAL_GPIO_WritePin>

//YDATA
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001a22:	2200      	movs	r2, #0
 8001a24:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001a28:	4832      	ldr	r0, [pc, #200]	@ (8001af4 <ILI9341_Draw_Pixel+0x1b8>)
 8001a2a:	f004 f873 	bl	8005b14 <HAL_GPIO_WritePin>
	unsigned char Temp_Buffer1[4] = { Y >> 8, Y, (Y + 1) >> 8, (Y + 1) };
 8001a2e:	88bb      	ldrh	r3, [r7, #4]
 8001a30:	0a1b      	lsrs	r3, r3, #8
 8001a32:	b29b      	uxth	r3, r3
 8001a34:	b2db      	uxtb	r3, r3
 8001a36:	743b      	strb	r3, [r7, #16]
 8001a38:	88bb      	ldrh	r3, [r7, #4]
 8001a3a:	b2db      	uxtb	r3, r3
 8001a3c:	747b      	strb	r3, [r7, #17]
 8001a3e:	88bb      	ldrh	r3, [r7, #4]
 8001a40:	3301      	adds	r3, #1
 8001a42:	121b      	asrs	r3, r3, #8
 8001a44:	b2db      	uxtb	r3, r3
 8001a46:	74bb      	strb	r3, [r7, #18]
 8001a48:	88bb      	ldrh	r3, [r7, #4]
 8001a4a:	b2db      	uxtb	r3, r3
 8001a4c:	3301      	adds	r3, #1
 8001a4e:	b2db      	uxtb	r3, r3
 8001a50:	74fb      	strb	r3, [r7, #19]
	HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer1, 4, HAL_MAX_DELAY);
 8001a52:	f107 0110 	add.w	r1, r7, #16
 8001a56:	f04f 33ff 	mov.w	r3, #4294967295
 8001a5a:	2204      	movs	r2, #4
 8001a5c:	4826      	ldr	r0, [pc, #152]	@ (8001af8 <ILI9341_Draw_Pixel+0x1bc>)
 8001a5e:	f005 fc76 	bl	800734e <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8001a62:	2201      	movs	r2, #1
 8001a64:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001a68:	4822      	ldr	r0, [pc, #136]	@ (8001af4 <ILI9341_Draw_Pixel+0x1b8>)
 8001a6a:	f004 f853 	bl	8005b14 <HAL_GPIO_WritePin>

//ADDRESS	
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);
 8001a6e:	2200      	movs	r2, #0
 8001a70:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001a74:	481e      	ldr	r0, [pc, #120]	@ (8001af0 <ILI9341_Draw_Pixel+0x1b4>)
 8001a76:	f004 f84d 	bl	8005b14 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001a80:	481c      	ldr	r0, [pc, #112]	@ (8001af4 <ILI9341_Draw_Pixel+0x1b8>)
 8001a82:	f004 f847 	bl	8005b14 <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(0x2C);
 8001a86:	202c      	movs	r0, #44	@ 0x2c
 8001a88:	f7ff fc62 	bl	8001350 <ILI9341_SPI_Send>
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 8001a8c:	2201      	movs	r2, #1
 8001a8e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001a92:	4817      	ldr	r0, [pc, #92]	@ (8001af0 <ILI9341_Draw_Pixel+0x1b4>)
 8001a94:	f004 f83e 	bl	8005b14 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8001a98:	2201      	movs	r2, #1
 8001a9a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001a9e:	4815      	ldr	r0, [pc, #84]	@ (8001af4 <ILI9341_Draw_Pixel+0x1b8>)
 8001aa0:	f004 f838 	bl	8005b14 <HAL_GPIO_WritePin>

//COLOUR	
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001aaa:	4812      	ldr	r0, [pc, #72]	@ (8001af4 <ILI9341_Draw_Pixel+0x1b8>)
 8001aac:	f004 f832 	bl	8005b14 <HAL_GPIO_WritePin>
	unsigned char Temp_Buffer2[2] = { Colour >> 8, Colour };
 8001ab0:	887b      	ldrh	r3, [r7, #2]
 8001ab2:	0a1b      	lsrs	r3, r3, #8
 8001ab4:	b29b      	uxth	r3, r3
 8001ab6:	b2db      	uxtb	r3, r3
 8001ab8:	733b      	strb	r3, [r7, #12]
 8001aba:	887b      	ldrh	r3, [r7, #2]
 8001abc:	b2db      	uxtb	r3, r3
 8001abe:	737b      	strb	r3, [r7, #13]
	HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer2, 2, HAL_MAX_DELAY);
 8001ac0:	f107 010c 	add.w	r1, r7, #12
 8001ac4:	f04f 33ff 	mov.w	r3, #4294967295
 8001ac8:	2202      	movs	r2, #2
 8001aca:	480b      	ldr	r0, [pc, #44]	@ (8001af8 <ILI9341_Draw_Pixel+0x1bc>)
 8001acc:	f005 fc3f 	bl	800734e <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8001ad0:	2201      	movs	r2, #1
 8001ad2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001ad6:	4807      	ldr	r0, [pc, #28]	@ (8001af4 <ILI9341_Draw_Pixel+0x1b8>)
 8001ad8:	f004 f81c 	bl	8005b14 <HAL_GPIO_WritePin>
 8001adc:	e000      	b.n	8001ae0 <ILI9341_Draw_Pixel+0x1a4>
		return;	//OUT OF BOUNDS!
 8001ade:	bf00      	nop

}
 8001ae0:	3718      	adds	r7, #24
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bd80      	pop	{r7, pc}
 8001ae6:	bf00      	nop
 8001ae8:	20000002 	.word	0x20000002
 8001aec:	20000000 	.word	0x20000000
 8001af0:	40020000 	.word	0x40020000
 8001af4:	40020400 	.word	0x40020400
 8001af8:	20000384 	.word	0x20000384

08001afc <ILI9341_Draw_Rectangle>:
//Rectangle is hollow. X and Y positions mark the upper left corner of rectangle
//As with all other draw calls x0 and y0 locations dependant on screen orientation
//

void ILI9341_Draw_Rectangle(uint16_t X, uint16_t Y, uint16_t Width,
		uint16_t Height, uint16_t Colour) {
 8001afc:	b590      	push	{r4, r7, lr}
 8001afe:	b083      	sub	sp, #12
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	4604      	mov	r4, r0
 8001b04:	4608      	mov	r0, r1
 8001b06:	4611      	mov	r1, r2
 8001b08:	461a      	mov	r2, r3
 8001b0a:	4623      	mov	r3, r4
 8001b0c:	80fb      	strh	r3, [r7, #6]
 8001b0e:	4603      	mov	r3, r0
 8001b10:	80bb      	strh	r3, [r7, #4]
 8001b12:	460b      	mov	r3, r1
 8001b14:	807b      	strh	r3, [r7, #2]
 8001b16:	4613      	mov	r3, r2
 8001b18:	803b      	strh	r3, [r7, #0]
	if ((X >= LCD_WIDTH) || (Y >= LCD_HEIGHT))
 8001b1a:	4b24      	ldr	r3, [pc, #144]	@ (8001bac <ILI9341_Draw_Rectangle+0xb0>)
 8001b1c:	881b      	ldrh	r3, [r3, #0]
 8001b1e:	b29b      	uxth	r3, r3
 8001b20:	88fa      	ldrh	r2, [r7, #6]
 8001b22:	429a      	cmp	r2, r3
 8001b24:	d23d      	bcs.n	8001ba2 <ILI9341_Draw_Rectangle+0xa6>
 8001b26:	4b22      	ldr	r3, [pc, #136]	@ (8001bb0 <ILI9341_Draw_Rectangle+0xb4>)
 8001b28:	881b      	ldrh	r3, [r3, #0]
 8001b2a:	b29b      	uxth	r3, r3
 8001b2c:	88ba      	ldrh	r2, [r7, #4]
 8001b2e:	429a      	cmp	r2, r3
 8001b30:	d237      	bcs.n	8001ba2 <ILI9341_Draw_Rectangle+0xa6>
		return;
	if ((X + Width - 1) >= LCD_WIDTH) {
 8001b32:	88fa      	ldrh	r2, [r7, #6]
 8001b34:	887b      	ldrh	r3, [r7, #2]
 8001b36:	4413      	add	r3, r2
 8001b38:	4a1c      	ldr	r2, [pc, #112]	@ (8001bac <ILI9341_Draw_Rectangle+0xb0>)
 8001b3a:	8812      	ldrh	r2, [r2, #0]
 8001b3c:	b292      	uxth	r2, r2
 8001b3e:	4293      	cmp	r3, r2
 8001b40:	dd05      	ble.n	8001b4e <ILI9341_Draw_Rectangle+0x52>
		Width = LCD_WIDTH - X;
 8001b42:	4b1a      	ldr	r3, [pc, #104]	@ (8001bac <ILI9341_Draw_Rectangle+0xb0>)
 8001b44:	881b      	ldrh	r3, [r3, #0]
 8001b46:	b29a      	uxth	r2, r3
 8001b48:	88fb      	ldrh	r3, [r7, #6]
 8001b4a:	1ad3      	subs	r3, r2, r3
 8001b4c:	807b      	strh	r3, [r7, #2]
	}
	if ((Y + Height - 1) >= LCD_HEIGHT) {
 8001b4e:	88ba      	ldrh	r2, [r7, #4]
 8001b50:	883b      	ldrh	r3, [r7, #0]
 8001b52:	4413      	add	r3, r2
 8001b54:	4a16      	ldr	r2, [pc, #88]	@ (8001bb0 <ILI9341_Draw_Rectangle+0xb4>)
 8001b56:	8812      	ldrh	r2, [r2, #0]
 8001b58:	b292      	uxth	r2, r2
 8001b5a:	4293      	cmp	r3, r2
 8001b5c:	dd05      	ble.n	8001b6a <ILI9341_Draw_Rectangle+0x6e>
		Height = LCD_HEIGHT - Y;
 8001b5e:	4b14      	ldr	r3, [pc, #80]	@ (8001bb0 <ILI9341_Draw_Rectangle+0xb4>)
 8001b60:	881b      	ldrh	r3, [r3, #0]
 8001b62:	b29a      	uxth	r2, r3
 8001b64:	88bb      	ldrh	r3, [r7, #4]
 8001b66:	1ad3      	subs	r3, r2, r3
 8001b68:	803b      	strh	r3, [r7, #0]
	}
	ILI9341_Set_Address(X, Y, X + Width - 1, Y + Height - 1);
 8001b6a:	88fa      	ldrh	r2, [r7, #6]
 8001b6c:	887b      	ldrh	r3, [r7, #2]
 8001b6e:	4413      	add	r3, r2
 8001b70:	b29b      	uxth	r3, r3
 8001b72:	3b01      	subs	r3, #1
 8001b74:	b29c      	uxth	r4, r3
 8001b76:	88ba      	ldrh	r2, [r7, #4]
 8001b78:	883b      	ldrh	r3, [r7, #0]
 8001b7a:	4413      	add	r3, r2
 8001b7c:	b29b      	uxth	r3, r3
 8001b7e:	3b01      	subs	r3, #1
 8001b80:	b29b      	uxth	r3, r3
 8001b82:	88b9      	ldrh	r1, [r7, #4]
 8001b84:	88f8      	ldrh	r0, [r7, #6]
 8001b86:	4622      	mov	r2, r4
 8001b88:	f7ff fc3c 	bl	8001404 <ILI9341_Set_Address>
	ILI9341_Draw_Colour_Burst(Colour, Height * Width);
 8001b8c:	883b      	ldrh	r3, [r7, #0]
 8001b8e:	887a      	ldrh	r2, [r7, #2]
 8001b90:	fb02 f303 	mul.w	r3, r2, r3
 8001b94:	461a      	mov	r2, r3
 8001b96:	8b3b      	ldrh	r3, [r7, #24]
 8001b98:	4611      	mov	r1, r2
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	f7ff fe06 	bl	80017ac <ILI9341_Draw_Colour_Burst>
 8001ba0:	e000      	b.n	8001ba4 <ILI9341_Draw_Rectangle+0xa8>
		return;
 8001ba2:	bf00      	nop
}
 8001ba4:	370c      	adds	r7, #12
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd90      	pop	{r4, r7, pc}
 8001baa:	bf00      	nop
 8001bac:	20000002 	.word	0x20000002
 8001bb0:	20000000 	.word	0x20000000

08001bb4 <ILI9341_Draw_Horizontal_Line>:

//DRAW LINE FROM X,Y LOCATION to X+Width,Y LOCATION
void ILI9341_Draw_Horizontal_Line(uint16_t X, uint16_t Y, uint16_t Width,
		uint16_t Colour) {
 8001bb4:	b590      	push	{r4, r7, lr}
 8001bb6:	b083      	sub	sp, #12
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	4604      	mov	r4, r0
 8001bbc:	4608      	mov	r0, r1
 8001bbe:	4611      	mov	r1, r2
 8001bc0:	461a      	mov	r2, r3
 8001bc2:	4623      	mov	r3, r4
 8001bc4:	80fb      	strh	r3, [r7, #6]
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	80bb      	strh	r3, [r7, #4]
 8001bca:	460b      	mov	r3, r1
 8001bcc:	807b      	strh	r3, [r7, #2]
 8001bce:	4613      	mov	r3, r2
 8001bd0:	803b      	strh	r3, [r7, #0]
	if ((X >= LCD_WIDTH) || (Y >= LCD_HEIGHT))
 8001bd2:	4b18      	ldr	r3, [pc, #96]	@ (8001c34 <ILI9341_Draw_Horizontal_Line+0x80>)
 8001bd4:	881b      	ldrh	r3, [r3, #0]
 8001bd6:	b29b      	uxth	r3, r3
 8001bd8:	88fa      	ldrh	r2, [r7, #6]
 8001bda:	429a      	cmp	r2, r3
 8001bdc:	d225      	bcs.n	8001c2a <ILI9341_Draw_Horizontal_Line+0x76>
 8001bde:	4b16      	ldr	r3, [pc, #88]	@ (8001c38 <ILI9341_Draw_Horizontal_Line+0x84>)
 8001be0:	881b      	ldrh	r3, [r3, #0]
 8001be2:	b29b      	uxth	r3, r3
 8001be4:	88ba      	ldrh	r2, [r7, #4]
 8001be6:	429a      	cmp	r2, r3
 8001be8:	d21f      	bcs.n	8001c2a <ILI9341_Draw_Horizontal_Line+0x76>
		return;
	if ((X + Width - 1) >= LCD_WIDTH) {
 8001bea:	88fa      	ldrh	r2, [r7, #6]
 8001bec:	887b      	ldrh	r3, [r7, #2]
 8001bee:	4413      	add	r3, r2
 8001bf0:	4a10      	ldr	r2, [pc, #64]	@ (8001c34 <ILI9341_Draw_Horizontal_Line+0x80>)
 8001bf2:	8812      	ldrh	r2, [r2, #0]
 8001bf4:	b292      	uxth	r2, r2
 8001bf6:	4293      	cmp	r3, r2
 8001bf8:	dd05      	ble.n	8001c06 <ILI9341_Draw_Horizontal_Line+0x52>
		Width = LCD_WIDTH - X;
 8001bfa:	4b0e      	ldr	r3, [pc, #56]	@ (8001c34 <ILI9341_Draw_Horizontal_Line+0x80>)
 8001bfc:	881b      	ldrh	r3, [r3, #0]
 8001bfe:	b29a      	uxth	r2, r3
 8001c00:	88fb      	ldrh	r3, [r7, #6]
 8001c02:	1ad3      	subs	r3, r2, r3
 8001c04:	807b      	strh	r3, [r7, #2]
	}
	ILI9341_Set_Address(X, Y, X + Width - 1, Y);
 8001c06:	88fa      	ldrh	r2, [r7, #6]
 8001c08:	887b      	ldrh	r3, [r7, #2]
 8001c0a:	4413      	add	r3, r2
 8001c0c:	b29b      	uxth	r3, r3
 8001c0e:	3b01      	subs	r3, #1
 8001c10:	b29a      	uxth	r2, r3
 8001c12:	88bb      	ldrh	r3, [r7, #4]
 8001c14:	88b9      	ldrh	r1, [r7, #4]
 8001c16:	88f8      	ldrh	r0, [r7, #6]
 8001c18:	f7ff fbf4 	bl	8001404 <ILI9341_Set_Address>
	ILI9341_Draw_Colour_Burst(Colour, Width);
 8001c1c:	887a      	ldrh	r2, [r7, #2]
 8001c1e:	883b      	ldrh	r3, [r7, #0]
 8001c20:	4611      	mov	r1, r2
 8001c22:	4618      	mov	r0, r3
 8001c24:	f7ff fdc2 	bl	80017ac <ILI9341_Draw_Colour_Burst>
 8001c28:	e000      	b.n	8001c2c <ILI9341_Draw_Horizontal_Line+0x78>
		return;
 8001c2a:	bf00      	nop
}
 8001c2c:	370c      	adds	r7, #12
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bd90      	pop	{r4, r7, pc}
 8001c32:	bf00      	nop
 8001c34:	20000002 	.word	0x20000002
 8001c38:	20000000 	.word	0x20000000

08001c3c <ILI9341_Draw_Vertical_Line>:

//DRAW LINE FROM X,Y LOCATION to X,Y+Height LOCATION
void ILI9341_Draw_Vertical_Line(uint16_t X, uint16_t Y, uint16_t Height,
		uint16_t Colour) {
 8001c3c:	b590      	push	{r4, r7, lr}
 8001c3e:	b083      	sub	sp, #12
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	4604      	mov	r4, r0
 8001c44:	4608      	mov	r0, r1
 8001c46:	4611      	mov	r1, r2
 8001c48:	461a      	mov	r2, r3
 8001c4a:	4623      	mov	r3, r4
 8001c4c:	80fb      	strh	r3, [r7, #6]
 8001c4e:	4603      	mov	r3, r0
 8001c50:	80bb      	strh	r3, [r7, #4]
 8001c52:	460b      	mov	r3, r1
 8001c54:	807b      	strh	r3, [r7, #2]
 8001c56:	4613      	mov	r3, r2
 8001c58:	803b      	strh	r3, [r7, #0]
	if ((X >= LCD_WIDTH) || (Y >= LCD_HEIGHT))
 8001c5a:	4b18      	ldr	r3, [pc, #96]	@ (8001cbc <ILI9341_Draw_Vertical_Line+0x80>)
 8001c5c:	881b      	ldrh	r3, [r3, #0]
 8001c5e:	b29b      	uxth	r3, r3
 8001c60:	88fa      	ldrh	r2, [r7, #6]
 8001c62:	429a      	cmp	r2, r3
 8001c64:	d225      	bcs.n	8001cb2 <ILI9341_Draw_Vertical_Line+0x76>
 8001c66:	4b16      	ldr	r3, [pc, #88]	@ (8001cc0 <ILI9341_Draw_Vertical_Line+0x84>)
 8001c68:	881b      	ldrh	r3, [r3, #0]
 8001c6a:	b29b      	uxth	r3, r3
 8001c6c:	88ba      	ldrh	r2, [r7, #4]
 8001c6e:	429a      	cmp	r2, r3
 8001c70:	d21f      	bcs.n	8001cb2 <ILI9341_Draw_Vertical_Line+0x76>
		return;
	if ((Y + Height - 1) >= LCD_HEIGHT) {
 8001c72:	88ba      	ldrh	r2, [r7, #4]
 8001c74:	887b      	ldrh	r3, [r7, #2]
 8001c76:	4413      	add	r3, r2
 8001c78:	4a11      	ldr	r2, [pc, #68]	@ (8001cc0 <ILI9341_Draw_Vertical_Line+0x84>)
 8001c7a:	8812      	ldrh	r2, [r2, #0]
 8001c7c:	b292      	uxth	r2, r2
 8001c7e:	4293      	cmp	r3, r2
 8001c80:	dd05      	ble.n	8001c8e <ILI9341_Draw_Vertical_Line+0x52>
		Height = LCD_HEIGHT - Y;
 8001c82:	4b0f      	ldr	r3, [pc, #60]	@ (8001cc0 <ILI9341_Draw_Vertical_Line+0x84>)
 8001c84:	881b      	ldrh	r3, [r3, #0]
 8001c86:	b29a      	uxth	r2, r3
 8001c88:	88bb      	ldrh	r3, [r7, #4]
 8001c8a:	1ad3      	subs	r3, r2, r3
 8001c8c:	807b      	strh	r3, [r7, #2]
	}
	ILI9341_Set_Address(X, Y, X, Y + Height - 1);
 8001c8e:	88ba      	ldrh	r2, [r7, #4]
 8001c90:	887b      	ldrh	r3, [r7, #2]
 8001c92:	4413      	add	r3, r2
 8001c94:	b29b      	uxth	r3, r3
 8001c96:	3b01      	subs	r3, #1
 8001c98:	b29b      	uxth	r3, r3
 8001c9a:	88fa      	ldrh	r2, [r7, #6]
 8001c9c:	88b9      	ldrh	r1, [r7, #4]
 8001c9e:	88f8      	ldrh	r0, [r7, #6]
 8001ca0:	f7ff fbb0 	bl	8001404 <ILI9341_Set_Address>
	ILI9341_Draw_Colour_Burst(Colour, Height);
 8001ca4:	887a      	ldrh	r2, [r7, #2]
 8001ca6:	883b      	ldrh	r3, [r7, #0]
 8001ca8:	4611      	mov	r1, r2
 8001caa:	4618      	mov	r0, r3
 8001cac:	f7ff fd7e 	bl	80017ac <ILI9341_Draw_Colour_Burst>
 8001cb0:	e000      	b.n	8001cb4 <ILI9341_Draw_Vertical_Line+0x78>
		return;
 8001cb2:	bf00      	nop
}
 8001cb4:	370c      	adds	r7, #12
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bd90      	pop	{r4, r7, pc}
 8001cba:	bf00      	nop
 8001cbc:	20000002 	.word	0x20000002
 8001cc0:	20000000 	.word	0x20000000

08001cc4 <biquad_reset>:
#ifndef M_PI
#define M_PI 3.14159265358979323846
#endif

void biquad_reset(Biquad *q)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	b083      	sub	sp, #12
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
    if (!q) return;
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d010      	beq.n	8001cf4 <biquad_reset+0x30>
    q->x1 = q->x2 = 0.0f;
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	f04f 0200 	mov.w	r2, #0
 8001cd8:	619a      	str	r2, [r3, #24]
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	699a      	ldr	r2, [r3, #24]
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	615a      	str	r2, [r3, #20]
    q->y1 = q->y2 = 0.0f;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	f04f 0200 	mov.w	r2, #0
 8001ce8:	621a      	str	r2, [r3, #32]
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	6a1a      	ldr	r2, [r3, #32]
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	61da      	str	r2, [r3, #28]
 8001cf2:	e000      	b.n	8001cf6 <biquad_reset+0x32>
    if (!q) return;
 8001cf4:	bf00      	nop
}
 8001cf6:	370c      	adds	r7, #12
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfe:	4770      	bx	lr

08001d00 <biquad_set_lpf>:

void biquad_set_lpf(Biquad *q, float Fs, float Fc, float Q)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b090      	sub	sp, #64	@ 0x40
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	60f8      	str	r0, [r7, #12]
 8001d08:	ed87 0a02 	vstr	s0, [r7, #8]
 8001d0c:	edc7 0a01 	vstr	s1, [r7, #4]
 8001d10:	ed87 1a00 	vstr	s2, [r7]
    if (!q) return;
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	f000 80c5 	beq.w	8001ea6 <biquad_set_lpf+0x1a6>

    // safety clamp
    if (Fs <= 0.0f) Fs = 48000.0f;
 8001d1c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001d20:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001d24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d28:	d801      	bhi.n	8001d2e <biquad_set_lpf+0x2e>
 8001d2a:	4b61      	ldr	r3, [pc, #388]	@ (8001eb0 <biquad_set_lpf+0x1b0>)
 8001d2c:	60bb      	str	r3, [r7, #8]
    if (Fc < 1.0f) Fc = 1.0f;
 8001d2e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001d32:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001d36:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d3e:	d502      	bpl.n	8001d46 <biquad_set_lpf+0x46>
 8001d40:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001d44:	607b      	str	r3, [r7, #4]
    float nyq = Fs * 0.5f;
 8001d46:	edd7 7a02 	vldr	s15, [r7, #8]
 8001d4a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001d4e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d52:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
    if (Fc > nyq * 0.45f) Fc = nyq * 0.45f;
 8001d56:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001d5a:	ed9f 7a56 	vldr	s14, [pc, #344]	@ 8001eb4 <biquad_set_lpf+0x1b4>
 8001d5e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d62:	ed97 7a01 	vldr	s14, [r7, #4]
 8001d66:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001d6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d6e:	dd07      	ble.n	8001d80 <biquad_set_lpf+0x80>
 8001d70:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001d74:	ed9f 7a4f 	vldr	s14, [pc, #316]	@ 8001eb4 <biquad_set_lpf+0x1b4>
 8001d78:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d7c:	edc7 7a01 	vstr	s15, [r7, #4]
    if (Q < 0.1f) Q = 0.1f;
 8001d80:	edd7 7a00 	vldr	s15, [r7]
 8001d84:	ed9f 7a4c 	vldr	s14, [pc, #304]	@ 8001eb8 <biquad_set_lpf+0x1b8>
 8001d88:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d90:	d501      	bpl.n	8001d96 <biquad_set_lpf+0x96>
 8001d92:	4b4a      	ldr	r3, [pc, #296]	@ (8001ebc <biquad_set_lpf+0x1bc>)
 8001d94:	603b      	str	r3, [r7, #0]

    float w0   = 2.0f * (float)M_PI * Fc / Fs;
 8001d96:	edd7 7a01 	vldr	s15, [r7, #4]
 8001d9a:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8001ec0 <biquad_set_lpf+0x1c0>
 8001d9e:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001da2:	ed97 7a02 	vldr	s14, [r7, #8]
 8001da6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001daa:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
    float cos0 = cosf(w0);
 8001dae:	ed97 0a0e 	vldr	s0, [r7, #56]	@ 0x38
 8001db2:	f00c fb11 	bl	800e3d8 <cosf>
 8001db6:	ed87 0a0d 	vstr	s0, [r7, #52]	@ 0x34
    float sin0 = sinf(w0);
 8001dba:	ed97 0a0e 	vldr	s0, [r7, #56]	@ 0x38
 8001dbe:	f00c fb4f 	bl	800e460 <sinf>
 8001dc2:	ed87 0a0c 	vstr	s0, [r7, #48]	@ 0x30
    float alpha = sin0 / (2.0f * Q);
 8001dc6:	edd7 7a00 	vldr	s15, [r7]
 8001dca:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001dce:	edd7 6a0c 	vldr	s13, [r7, #48]	@ 0x30
 8001dd2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001dd6:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

    // RBJ low-pass (unnormalized)
    float b0 = (1.0f - cos0) * 0.5f;
 8001dda:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001dde:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001de2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001de6:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001dea:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001dee:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    float b1 =  1.0f - cos0;
 8001df2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001df6:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001dfa:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001dfe:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    float b2 = (1.0f - cos0) * 0.5f;
 8001e02:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001e06:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001e0a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e0e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001e12:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e16:	edc7 7a08 	vstr	s15, [r7, #32]
    float a0 =  1.0f + alpha;
 8001e1a:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001e1e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001e22:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001e26:	edc7 7a07 	vstr	s15, [r7, #28]
    float a1 = -2.0f * cos0;
 8001e2a:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001e2e:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 8001e32:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e36:	edc7 7a06 	vstr	s15, [r7, #24]
    float a2 =  1.0f - alpha;
 8001e3a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001e3e:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001e42:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e46:	edc7 7a05 	vstr	s15, [r7, #20]

    // normalize so that a0 == 1
    q->b0 = b0 / a0;
 8001e4a:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 8001e4e:	ed97 7a07 	vldr	s14, [r7, #28]
 8001e52:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	edc3 7a00 	vstr	s15, [r3]
    q->b1 = b1 / a0;
 8001e5c:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8001e60:	ed97 7a07 	vldr	s14, [r7, #28]
 8001e64:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	edc3 7a01 	vstr	s15, [r3, #4]
    q->b2 = b2 / a0;
 8001e6e:	edd7 6a08 	vldr	s13, [r7, #32]
 8001e72:	ed97 7a07 	vldr	s14, [r7, #28]
 8001e76:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	edc3 7a02 	vstr	s15, [r3, #8]
    q->a1 = a1 / a0;
 8001e80:	edd7 6a06 	vldr	s13, [r7, #24]
 8001e84:	ed97 7a07 	vldr	s14, [r7, #28]
 8001e88:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	edc3 7a03 	vstr	s15, [r3, #12]
    q->a2 = a2 / a0;
 8001e92:	edd7 6a05 	vldr	s13, [r7, #20]
 8001e96:	ed97 7a07 	vldr	s14, [r7, #28]
 8001e9a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	edc3 7a04 	vstr	s15, [r3, #16]
 8001ea4:	e000      	b.n	8001ea8 <biquad_set_lpf+0x1a8>
    if (!q) return;
 8001ea6:	bf00      	nop
}
 8001ea8:	3740      	adds	r7, #64	@ 0x40
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}
 8001eae:	bf00      	nop
 8001eb0:	473b8000 	.word	0x473b8000
 8001eb4:	3ee66666 	.word	0x3ee66666
 8001eb8:	3dcccccd 	.word	0x3dcccccd
 8001ebc:	3dcccccd 	.word	0x3dcccccd
 8001ec0:	40c90fdb 	.word	0x40c90fdb

08001ec4 <biquad_process>:

float biquad_process(Biquad *q, float x)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	b085      	sub	sp, #20
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
 8001ecc:	ed87 0a00 	vstr	s0, [r7]
    // Direct Form I
	// y = b0*x + b1*x1 + b2*x2 - a1*y1 - a2*y2;

    float y = q->b0 * x
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	ed93 7a00 	vldr	s14, [r3]
 8001ed6:	edd7 7a00 	vldr	s15, [r7]
 8001eda:	ee27 7a27 	vmul.f32	s14, s14, s15
            + q->b1 * q->x1
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	edd3 6a01 	vldr	s13, [r3, #4]
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	edd3 7a05 	vldr	s15, [r3, #20]
 8001eea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001eee:	ee37 7a27 	vadd.f32	s14, s14, s15
            + q->b2 * q->x2
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	edd3 6a02 	vldr	s13, [r3, #8]
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	edd3 7a06 	vldr	s15, [r3, #24]
 8001efe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f02:	ee37 7a27 	vadd.f32	s14, s14, s15
            - q->a1 * q->y1
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	edd3 6a03 	vldr	s13, [r3, #12]
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	edd3 7a07 	vldr	s15, [r3, #28]
 8001f12:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f16:	ee37 7a67 	vsub.f32	s14, s14, s15
            - q->a2 * q->y2;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	edd3 6a04 	vldr	s13, [r3, #16]
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	edd3 7a08 	vldr	s15, [r3, #32]
 8001f26:	ee66 7aa7 	vmul.f32	s15, s13, s15
    float y = q->b0 * x
 8001f2a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f2e:	edc7 7a03 	vstr	s15, [r7, #12]

    q->x2 = q->x1;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	695a      	ldr	r2, [r3, #20]
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	619a      	str	r2, [r3, #24]
    q->x1 = x;
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	683a      	ldr	r2, [r7, #0]
 8001f3e:	615a      	str	r2, [r3, #20]
    q->y2 = q->y1;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	69da      	ldr	r2, [r3, #28]
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	621a      	str	r2, [r3, #32]
    q->y1 = y;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	68fa      	ldr	r2, [r7, #12]
 8001f4c:	61da      	str	r2, [r3, #28]

    return y;
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	ee07 3a90 	vmov	s15, r3
}
 8001f54:	eeb0 0a67 	vmov.f32	s0, s15
 8001f58:	3714      	adds	r7, #20
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f60:	4770      	bx	lr
	...

08001f64 <ev_name>:
typedef struct {
	InputEventType type;
	uint8_t key;       // 0~15
} InputEvent;

static const char* ev_name(InputEventType t) {
 8001f64:	b480      	push	{r7}
 8001f66:	b083      	sub	sp, #12
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	71fb      	strb	r3, [r7, #7]
	return (t == EV_KEY_DOWN) ? "DOWN" : "UP";
 8001f6e:	79fb      	ldrb	r3, [r7, #7]
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d101      	bne.n	8001f78 <ev_name+0x14>
 8001f74:	4b04      	ldr	r3, [pc, #16]	@ (8001f88 <ev_name+0x24>)
 8001f76:	e000      	b.n	8001f7a <ev_name+0x16>
 8001f78:	4b04      	ldr	r3, [pc, #16]	@ (8001f8c <ev_name+0x28>)
}
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	370c      	adds	r7, #12
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f84:	4770      	bx	lr
 8001f86:	bf00      	nop
 8001f88:	0800eed8 	.word	0x0800eed8
 8001f8c:	0800eee0 	.word	0x0800eee0

08001f90 <matrix_scan_raw>:

static uint16_t matrix_scan_raw(void) {
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b088      	sub	sp, #32
 8001f94:	af00      	add	r7, sp, #0
	uint16_t mask = 0;
 8001f96:	2300      	movs	r3, #0
 8001f98:	83fb      	strh	r3, [r7, #30]


	/*   HIGH */
	for (int c = 0; c < 4; c++) {
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	61bb      	str	r3, [r7, #24]
 8001f9e:	e00e      	b.n	8001fbe <matrix_scan_raw+0x2e>
		HAL_GPIO_WritePin(COL_PORT[c], COL_PIN[c], GPIO_PIN_SET);
 8001fa0:	4a34      	ldr	r2, [pc, #208]	@ (8002074 <matrix_scan_raw+0xe4>)
 8001fa2:	69bb      	ldr	r3, [r7, #24]
 8001fa4:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001fa8:	4a33      	ldr	r2, [pc, #204]	@ (8002078 <matrix_scan_raw+0xe8>)
 8001faa:	69bb      	ldr	r3, [r7, #24]
 8001fac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001fb0:	2201      	movs	r2, #1
 8001fb2:	4619      	mov	r1, r3
 8001fb4:	f003 fdae 	bl	8005b14 <HAL_GPIO_WritePin>
	for (int c = 0; c < 4; c++) {
 8001fb8:	69bb      	ldr	r3, [r7, #24]
 8001fba:	3301      	adds	r3, #1
 8001fbc:	61bb      	str	r3, [r7, #24]
 8001fbe:	69bb      	ldr	r3, [r7, #24]
 8001fc0:	2b03      	cmp	r3, #3
 8001fc2:	dded      	ble.n	8001fa0 <matrix_scan_raw+0x10>
	}

	for (int c = 0; c < 4; c++) {
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	617b      	str	r3, [r7, #20]
 8001fc8:	e04b      	b.n	8002062 <matrix_scan_raw+0xd2>
		/*   LOW */
		HAL_GPIO_WritePin(COL_PORT[c], COL_PIN[c], GPIO_PIN_RESET);
 8001fca:	4a2a      	ldr	r2, [pc, #168]	@ (8002074 <matrix_scan_raw+0xe4>)
 8001fcc:	697b      	ldr	r3, [r7, #20]
 8001fce:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001fd2:	4a29      	ldr	r2, [pc, #164]	@ (8002078 <matrix_scan_raw+0xe8>)
 8001fd4:	697b      	ldr	r3, [r7, #20]
 8001fd6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001fda:	2200      	movs	r2, #0
 8001fdc:	4619      	mov	r1, r3
 8001fde:	f003 fd99 	bl	8005b14 <HAL_GPIO_WritePin>

		/*   settle (RTOS   NOP ) */
		for (volatile int i = 0; i < 200; i++) {
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	607b      	str	r3, [r7, #4]
 8001fe6:	e003      	b.n	8001ff0 <matrix_scan_raw+0x60>
			__NOP();
 8001fe8:	bf00      	nop
		for (volatile int i = 0; i < 200; i++) {
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	3301      	adds	r3, #1
 8001fee:	607b      	str	r3, [r7, #4]
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	2bc7      	cmp	r3, #199	@ 0xc7
 8001ff4:	ddf8      	ble.n	8001fe8 <matrix_scan_raw+0x58>
		}

		/*  :  LOW (Row input pull-up ) */
		for (int r = 0; r < 4; r++) {
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	613b      	str	r3, [r7, #16]
 8001ffa:	e020      	b.n	800203e <matrix_scan_raw+0xae>
			GPIO_PinState s = HAL_GPIO_ReadPin(ROW_PORT[r], ROW_PIN[r]);
 8001ffc:	4a1f      	ldr	r2, [pc, #124]	@ (800207c <matrix_scan_raw+0xec>)
 8001ffe:	693b      	ldr	r3, [r7, #16]
 8002000:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002004:	491e      	ldr	r1, [pc, #120]	@ (8002080 <matrix_scan_raw+0xf0>)
 8002006:	693b      	ldr	r3, [r7, #16]
 8002008:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800200c:	4619      	mov	r1, r3
 800200e:	4610      	mov	r0, r2
 8002010:	f003 fd68 	bl	8005ae4 <HAL_GPIO_ReadPin>
 8002014:	4603      	mov	r3, r0
 8002016:	73fb      	strb	r3, [r7, #15]
			if (s == GPIO_PIN_RESET) {
 8002018:	7bfb      	ldrb	r3, [r7, #15]
 800201a:	2b00      	cmp	r3, #0
 800201c:	d10c      	bne.n	8002038 <matrix_scan_raw+0xa8>
				int idx = r * 4 + c;
 800201e:	693b      	ldr	r3, [r7, #16]
 8002020:	009b      	lsls	r3, r3, #2
 8002022:	697a      	ldr	r2, [r7, #20]
 8002024:	4413      	add	r3, r2
 8002026:	60bb      	str	r3, [r7, #8]
				mask |= (uint16_t) (1u << idx);
 8002028:	2201      	movs	r2, #1
 800202a:	68bb      	ldr	r3, [r7, #8]
 800202c:	fa02 f303 	lsl.w	r3, r2, r3
 8002030:	b29a      	uxth	r2, r3
 8002032:	8bfb      	ldrh	r3, [r7, #30]
 8002034:	4313      	orrs	r3, r2
 8002036:	83fb      	strh	r3, [r7, #30]
		for (int r = 0; r < 4; r++) {
 8002038:	693b      	ldr	r3, [r7, #16]
 800203a:	3301      	adds	r3, #1
 800203c:	613b      	str	r3, [r7, #16]
 800203e:	693b      	ldr	r3, [r7, #16]
 8002040:	2b03      	cmp	r3, #3
 8002042:	dddb      	ble.n	8001ffc <matrix_scan_raw+0x6c>
			}
		}

		/*   HIGH */
		HAL_GPIO_WritePin(COL_PORT[c], COL_PIN[c], GPIO_PIN_SET);
 8002044:	4a0b      	ldr	r2, [pc, #44]	@ (8002074 <matrix_scan_raw+0xe4>)
 8002046:	697b      	ldr	r3, [r7, #20]
 8002048:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800204c:	4a0a      	ldr	r2, [pc, #40]	@ (8002078 <matrix_scan_raw+0xe8>)
 800204e:	697b      	ldr	r3, [r7, #20]
 8002050:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002054:	2201      	movs	r2, #1
 8002056:	4619      	mov	r1, r3
 8002058:	f003 fd5c 	bl	8005b14 <HAL_GPIO_WritePin>
	for (int c = 0; c < 4; c++) {
 800205c:	697b      	ldr	r3, [r7, #20]
 800205e:	3301      	adds	r3, #1
 8002060:	617b      	str	r3, [r7, #20]
 8002062:	697b      	ldr	r3, [r7, #20]
 8002064:	2b03      	cmp	r3, #3
 8002066:	ddb0      	ble.n	8001fca <matrix_scan_raw+0x3a>
	}

	return mask;
 8002068:	8bfb      	ldrh	r3, [r7, #30]
}
 800206a:	4618      	mov	r0, r3
 800206c:	3720      	adds	r7, #32
 800206e:	46bd      	mov	sp, r7
 8002070:	bd80      	pop	{r7, pc}
 8002072:	bf00      	nop
 8002074:	0800f244 	.word	0x0800f244
 8002078:	0800f254 	.word	0x0800f254
 800207c:	0800f25c 	.word	0x0800f25c
 8002080:	0800f26c 	.word	0x0800f26c

08002084 <debounce_update>:
static uint8_t integ[16] = { 0 };
static uint16_t stable_mask = 0;   //    

/* raw -> stable , " (0->1)" events_mask  */
static void debounce_update(uint16_t raw, uint16_t *down_edges,
		uint16_t *up_edges) {
 8002084:	b480      	push	{r7}
 8002086:	b089      	sub	sp, #36	@ 0x24
 8002088:	af00      	add	r7, sp, #0
 800208a:	4603      	mov	r3, r0
 800208c:	60b9      	str	r1, [r7, #8]
 800208e:	607a      	str	r2, [r7, #4]
 8002090:	81fb      	strh	r3, [r7, #14]
	uint16_t down = 0, up = 0;
 8002092:	2300      	movs	r3, #0
 8002094:	83fb      	strh	r3, [r7, #30]
 8002096:	2300      	movs	r3, #0
 8002098:	83bb      	strh	r3, [r7, #28]

	for (int i = 0; i < 16; i++) {
 800209a:	2300      	movs	r3, #0
 800209c:	61bb      	str	r3, [r7, #24]
 800209e:	e074      	b.n	800218a <debounce_update+0x106>
		uint8_t raw_pressed = (raw >> i) & 1u;
 80020a0:	89fa      	ldrh	r2, [r7, #14]
 80020a2:	69bb      	ldr	r3, [r7, #24]
 80020a4:	fa42 f303 	asr.w	r3, r2, r3
 80020a8:	b2db      	uxtb	r3, r3
 80020aa:	f003 0301 	and.w	r3, r3, #1
 80020ae:	75fb      	strb	r3, [r7, #23]
		uint8_t st_pressed = (stable_mask >> i) & 1u;
 80020b0:	4b3d      	ldr	r3, [pc, #244]	@ (80021a8 <debounce_update+0x124>)
 80020b2:	881b      	ldrh	r3, [r3, #0]
 80020b4:	461a      	mov	r2, r3
 80020b6:	69bb      	ldr	r3, [r7, #24]
 80020b8:	fa42 f303 	asr.w	r3, r2, r3
 80020bc:	b2db      	uxtb	r3, r3
 80020be:	f003 0301 	and.w	r3, r3, #1
 80020c2:	75bb      	strb	r3, [r7, #22]

		if (raw_pressed) {
 80020c4:	7dfb      	ldrb	r3, [r7, #23]
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d011      	beq.n	80020ee <debounce_update+0x6a>
			if (integ[i] < DEB_MAX)
 80020ca:	4a38      	ldr	r2, [pc, #224]	@ (80021ac <debounce_update+0x128>)
 80020cc:	69bb      	ldr	r3, [r7, #24]
 80020ce:	4413      	add	r3, r2
 80020d0:	781b      	ldrb	r3, [r3, #0]
 80020d2:	2b02      	cmp	r3, #2
 80020d4:	d81c      	bhi.n	8002110 <debounce_update+0x8c>
				integ[i]++;
 80020d6:	4a35      	ldr	r2, [pc, #212]	@ (80021ac <debounce_update+0x128>)
 80020d8:	69bb      	ldr	r3, [r7, #24]
 80020da:	4413      	add	r3, r2
 80020dc:	781b      	ldrb	r3, [r3, #0]
 80020de:	3301      	adds	r3, #1
 80020e0:	b2d9      	uxtb	r1, r3
 80020e2:	4a32      	ldr	r2, [pc, #200]	@ (80021ac <debounce_update+0x128>)
 80020e4:	69bb      	ldr	r3, [r7, #24]
 80020e6:	4413      	add	r3, r2
 80020e8:	460a      	mov	r2, r1
 80020ea:	701a      	strb	r2, [r3, #0]
 80020ec:	e010      	b.n	8002110 <debounce_update+0x8c>
		} else {
			if (integ[i] > 0)
 80020ee:	4a2f      	ldr	r2, [pc, #188]	@ (80021ac <debounce_update+0x128>)
 80020f0:	69bb      	ldr	r3, [r7, #24]
 80020f2:	4413      	add	r3, r2
 80020f4:	781b      	ldrb	r3, [r3, #0]
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d00a      	beq.n	8002110 <debounce_update+0x8c>
				integ[i]--;
 80020fa:	4a2c      	ldr	r2, [pc, #176]	@ (80021ac <debounce_update+0x128>)
 80020fc:	69bb      	ldr	r3, [r7, #24]
 80020fe:	4413      	add	r3, r2
 8002100:	781b      	ldrb	r3, [r3, #0]
 8002102:	3b01      	subs	r3, #1
 8002104:	b2d9      	uxtb	r1, r3
 8002106:	4a29      	ldr	r2, [pc, #164]	@ (80021ac <debounce_update+0x128>)
 8002108:	69bb      	ldr	r3, [r7, #24]
 800210a:	4413      	add	r3, r2
 800210c:	460a      	mov	r2, r1
 800210e:	701a      	strb	r2, [r3, #0]
		}

		if (!st_pressed && integ[i] == DEB_MAX) {
 8002110:	7dbb      	ldrb	r3, [r7, #22]
 8002112:	2b00      	cmp	r3, #0
 8002114:	d118      	bne.n	8002148 <debounce_update+0xc4>
 8002116:	4a25      	ldr	r2, [pc, #148]	@ (80021ac <debounce_update+0x128>)
 8002118:	69bb      	ldr	r3, [r7, #24]
 800211a:	4413      	add	r3, r2
 800211c:	781b      	ldrb	r3, [r3, #0]
 800211e:	2b03      	cmp	r3, #3
 8002120:	d112      	bne.n	8002148 <debounce_update+0xc4>
			stable_mask |= (uint16_t) (1u << i);
 8002122:	2201      	movs	r2, #1
 8002124:	69bb      	ldr	r3, [r7, #24]
 8002126:	fa02 f303 	lsl.w	r3, r2, r3
 800212a:	b29a      	uxth	r2, r3
 800212c:	4b1e      	ldr	r3, [pc, #120]	@ (80021a8 <debounce_update+0x124>)
 800212e:	881b      	ldrh	r3, [r3, #0]
 8002130:	4313      	orrs	r3, r2
 8002132:	b29a      	uxth	r2, r3
 8002134:	4b1c      	ldr	r3, [pc, #112]	@ (80021a8 <debounce_update+0x124>)
 8002136:	801a      	strh	r2, [r3, #0]
			down |= (uint16_t) (1u << i);  // pressed edge
 8002138:	2201      	movs	r2, #1
 800213a:	69bb      	ldr	r3, [r7, #24]
 800213c:	fa02 f303 	lsl.w	r3, r2, r3
 8002140:	b29a      	uxth	r2, r3
 8002142:	8bfb      	ldrh	r3, [r7, #30]
 8002144:	4313      	orrs	r3, r2
 8002146:	83fb      	strh	r3, [r7, #30]
		}
		if (st_pressed && integ[i] == 0) {
 8002148:	7dbb      	ldrb	r3, [r7, #22]
 800214a:	2b00      	cmp	r3, #0
 800214c:	d01a      	beq.n	8002184 <debounce_update+0x100>
 800214e:	4a17      	ldr	r2, [pc, #92]	@ (80021ac <debounce_update+0x128>)
 8002150:	69bb      	ldr	r3, [r7, #24]
 8002152:	4413      	add	r3, r2
 8002154:	781b      	ldrb	r3, [r3, #0]
 8002156:	2b00      	cmp	r3, #0
 8002158:	d114      	bne.n	8002184 <debounce_update+0x100>
			stable_mask &= (uint16_t) ~(1u << i); // release (  release    )
 800215a:	2201      	movs	r2, #1
 800215c:	69bb      	ldr	r3, [r7, #24]
 800215e:	fa02 f303 	lsl.w	r3, r2, r3
 8002162:	b29b      	uxth	r3, r3
 8002164:	43db      	mvns	r3, r3
 8002166:	b29a      	uxth	r2, r3
 8002168:	4b0f      	ldr	r3, [pc, #60]	@ (80021a8 <debounce_update+0x124>)
 800216a:	881b      	ldrh	r3, [r3, #0]
 800216c:	4013      	ands	r3, r2
 800216e:	b29a      	uxth	r2, r3
 8002170:	4b0d      	ldr	r3, [pc, #52]	@ (80021a8 <debounce_update+0x124>)
 8002172:	801a      	strh	r2, [r3, #0]
			up |= (uint16_t) (1u << i);
 8002174:	2201      	movs	r2, #1
 8002176:	69bb      	ldr	r3, [r7, #24]
 8002178:	fa02 f303 	lsl.w	r3, r2, r3
 800217c:	b29a      	uxth	r2, r3
 800217e:	8bbb      	ldrh	r3, [r7, #28]
 8002180:	4313      	orrs	r3, r2
 8002182:	83bb      	strh	r3, [r7, #28]
	for (int i = 0; i < 16; i++) {
 8002184:	69bb      	ldr	r3, [r7, #24]
 8002186:	3301      	adds	r3, #1
 8002188:	61bb      	str	r3, [r7, #24]
 800218a:	69bb      	ldr	r3, [r7, #24]
 800218c:	2b0f      	cmp	r3, #15
 800218e:	dd87      	ble.n	80020a0 <debounce_update+0x1c>
		}
	}

	*down_edges = down;
 8002190:	68bb      	ldr	r3, [r7, #8]
 8002192:	8bfa      	ldrh	r2, [r7, #30]
 8002194:	801a      	strh	r2, [r3, #0]
	*up_edges = up;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	8bba      	ldrh	r2, [r7, #28]
 800219a:	801a      	strh	r2, [r3, #0]
}
 800219c:	bf00      	nop
 800219e:	3724      	adds	r7, #36	@ 0x24
 80021a0:	46bd      	mov	sp, r7
 80021a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a6:	4770      	bx	lr
 80021a8:	200002d8 	.word	0x200002d8
 80021ac:	200002c8 	.word	0x200002c8

080021b0 <print_event>:

/* ====== tasks ====== */

static void print_event(const InputEvent *e) {
 80021b0:	b590      	push	{r4, r7, lr}
 80021b2:	b083      	sub	sp, #12
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
	//    1~16  key+1

	//static uint8_t count_arr[7];

	if (printfMutex)
 80021b8:	4b3f      	ldr	r3, [pc, #252]	@ (80022b8 <print_event+0x108>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d006      	beq.n	80021ce <print_event+0x1e>
		xSemaphoreTake(printfMutex, portMAX_DELAY);
 80021c0:	4b3d      	ldr	r3, [pc, #244]	@ (80022b8 <print_event+0x108>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f04f 31ff 	mov.w	r1, #4294967295
 80021c8:	4618      	mov	r0, r3
 80021ca:	f006 fe6b 	bl	8008ea4 <xQueueSemaphoreTake>

	KEY = e->key;
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	785a      	ldrb	r2, [r3, #1]
 80021d2:	4b3a      	ldr	r3, [pc, #232]	@ (80022bc <print_event+0x10c>)
 80021d4:	701a      	strb	r2, [r3, #0]
	if (e->type == EV_KEY_DOWN &&e->key == 7) {
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	781b      	ldrb	r3, [r3, #0]
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d107      	bne.n	80021ee <print_event+0x3e>
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	785b      	ldrb	r3, [r3, #1]
 80021e2:	2b07      	cmp	r3, #7
 80021e4:	d103      	bne.n	80021ee <print_event+0x3e>
		UI_OnChangeOctave(1);
 80021e6:	2001      	movs	r0, #1
 80021e8:	f002 fd26 	bl	8004c38 <UI_OnChangeOctave>
 80021ec:	e023      	b.n	8002236 <print_event+0x86>
	} else if (e->key == 8) {
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	785b      	ldrb	r3, [r3, #1]
 80021f2:	2b08      	cmp	r3, #8
 80021f4:	d103      	bne.n	80021fe <print_event+0x4e>
		current_lut = sine_lut;
 80021f6:	4b32      	ldr	r3, [pc, #200]	@ (80022c0 <print_event+0x110>)
 80021f8:	4a32      	ldr	r2, [pc, #200]	@ (80022c4 <print_event+0x114>)
 80021fa:	601a      	str	r2, [r3, #0]
 80021fc:	e01b      	b.n	8002236 <print_event+0x86>
	} else if (e->key == 9) {
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	785b      	ldrb	r3, [r3, #1]
 8002202:	2b09      	cmp	r3, #9
 8002204:	d103      	bne.n	800220e <print_event+0x5e>
		current_lut = square_lut;
 8002206:	4b2e      	ldr	r3, [pc, #184]	@ (80022c0 <print_event+0x110>)
 8002208:	4a2f      	ldr	r2, [pc, #188]	@ (80022c8 <print_event+0x118>)
 800220a:	601a      	str	r2, [r3, #0]
 800220c:	e013      	b.n	8002236 <print_event+0x86>
	} else if (e->key == 10) {
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	785b      	ldrb	r3, [r3, #1]
 8002212:	2b0a      	cmp	r3, #10
 8002214:	d103      	bne.n	800221e <print_event+0x6e>
		current_lut = saw_lut;
 8002216:	4b2a      	ldr	r3, [pc, #168]	@ (80022c0 <print_event+0x110>)
 8002218:	4a2c      	ldr	r2, [pc, #176]	@ (80022cc <print_event+0x11c>)
 800221a:	601a      	str	r2, [r3, #0]
 800221c:	e00b      	b.n	8002236 <print_event+0x86>
	}else if (e->type == EV_KEY_DOWN &&e->key == 11) {
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	781b      	ldrb	r3, [r3, #0]
 8002222:	2b00      	cmp	r3, #0
 8002224:	d107      	bne.n	8002236 <print_event+0x86>
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	785b      	ldrb	r3, [r3, #1]
 800222a:	2b0b      	cmp	r3, #11
 800222c:	d103      	bne.n	8002236 <print_event+0x86>
		UI_OnChangeOctave(-1);
 800222e:	f04f 30ff 	mov.w	r0, #4294967295
 8002232:	f002 fd01 	bl	8004c38 <UI_OnChangeOctave>
	}

	if (e->type == EV_KEY_DOWN && e->key < 7) {
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	781b      	ldrb	r3, [r3, #0]
 800223a:	2b00      	cmp	r3, #0
 800223c:	d114      	bne.n	8002268 <print_event+0xb8>
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	785b      	ldrb	r3, [r3, #1]
 8002242:	2b06      	cmp	r3, #6
 8002244:	d810      	bhi.n	8002268 <print_event+0xb8>
		target_freq = freq_list[e->key];
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	785b      	ldrb	r3, [r3, #1]
 800224a:	4a21      	ldr	r2, [pc, #132]	@ (80022d0 <print_event+0x120>)
 800224c:	00db      	lsls	r3, r3, #3
 800224e:	4413      	add	r3, r2
 8002250:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002254:	4610      	mov	r0, r2
 8002256:	4619      	mov	r1, r3
 8002258:	f7fe fcde 	bl	8000c18 <__aeabi_d2f>
 800225c:	4603      	mov	r3, r0
 800225e:	4a1d      	ldr	r2, [pc, #116]	@ (80022d4 <print_event+0x124>)
 8002260:	6013      	str	r3, [r2, #0]
		NoteOn();
 8002262:	f000 fd09 	bl	8002c78 <NoteOn>
 8002266:	e009      	b.n	800227c <print_event+0xcc>
	} else if (e->type == EV_KEY_UP && e->key < 7) {
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	781b      	ldrb	r3, [r3, #0]
 800226c:	2b01      	cmp	r3, #1
 800226e:	d105      	bne.n	800227c <print_event+0xcc>
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	785b      	ldrb	r3, [r3, #1]
 8002274:	2b06      	cmp	r3, #6
 8002276:	d801      	bhi.n	800227c <print_event+0xcc>
		NoteOff();
 8002278:	f000 fed2 	bl	8003020 <NoteOff>
	}
	printf("[EV] key=%u type=%s\r\n", (unsigned) (e->key + 1),
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	785b      	ldrb	r3, [r3, #1]
 8002280:	3301      	adds	r3, #1
 8002282:	461c      	mov	r4, r3
			ev_name(e->type));
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	781b      	ldrb	r3, [r3, #0]
	printf("[EV] key=%u type=%s\r\n", (unsigned) (e->key + 1),
 8002288:	4618      	mov	r0, r3
 800228a:	f7ff fe6b 	bl	8001f64 <ev_name>
 800228e:	4603      	mov	r3, r0
 8002290:	461a      	mov	r2, r3
 8002292:	4621      	mov	r1, r4
 8002294:	4810      	ldr	r0, [pc, #64]	@ (80022d8 <print_event+0x128>)
 8002296:	f009 fedf 	bl	800c058 <iprintf>
	if (printfMutex)
 800229a:	4b07      	ldr	r3, [pc, #28]	@ (80022b8 <print_event+0x108>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d006      	beq.n	80022b0 <print_event+0x100>
		xSemaphoreGive(printfMutex);
 80022a2:	4b05      	ldr	r3, [pc, #20]	@ (80022b8 <print_event+0x108>)
 80022a4:	6818      	ldr	r0, [r3, #0]
 80022a6:	2300      	movs	r3, #0
 80022a8:	2200      	movs	r2, #0
 80022aa:	2100      	movs	r1, #0
 80022ac:	f006 fb78 	bl	80089a0 <xQueueGenericSend>
}
 80022b0:	bf00      	nop
 80022b2:	370c      	adds	r7, #12
 80022b4:	46bd      	mov	sp, r7
 80022b6:	bd90      	pop	{r4, r7, pc}
 80022b8:	200002c0 	.word	0x200002c0
 80022bc:	200002c4 	.word	0x200002c4
 80022c0:	20000040 	.word	0x20000040
 80022c4:	20002720 	.word	0x20002720
 80022c8:	20003720 	.word	0x20003720
 80022cc:	20002f20 	.word	0x20002f20
 80022d0:	20000008 	.word	0x20000008
 80022d4:	20000044 	.word	0x20000044
 80022d8:	0800eee4 	.word	0x0800eee4

080022dc <KeyScanTask>:

static void KeyScanTask(void *arg) {
 80022dc:	b580      	push	{r7, lr}
 80022de:	b08a      	sub	sp, #40	@ 0x28
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
	(void) arg;
	const TickType_t period = pdMS_TO_TICKS(5);
 80022e4:	2305      	movs	r3, #5
 80022e6:	627b      	str	r3, [r7, #36]	@ 0x24

	for (;;) {
		uint16_t raw = matrix_scan_raw();
 80022e8:	f7ff fe52 	bl	8001f90 <matrix_scan_raw>
 80022ec:	4603      	mov	r3, r0
 80022ee:	847b      	strh	r3, [r7, #34]	@ 0x22

		uint16_t downs = 0, ups = 0;
 80022f0:	2300      	movs	r3, #0
 80022f2:	82fb      	strh	r3, [r7, #22]
 80022f4:	2300      	movs	r3, #0
 80022f6:	82bb      	strh	r3, [r7, #20]
		debounce_update(raw, &downs, &ups);
 80022f8:	f107 0214 	add.w	r2, r7, #20
 80022fc:	f107 0116 	add.w	r1, r7, #22
 8002300:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8002302:	4618      	mov	r0, r3
 8002304:	f7ff febe 	bl	8002084 <debounce_update>

		// DOWN  
		while (downs) {
 8002308:	e016      	b.n	8002338 <KeyScanTask+0x5c>
			int idx = __builtin_ctz(downs);
 800230a:	8afb      	ldrh	r3, [r7, #22]
 800230c:	fa93 f3a3 	rbit	r3, r3
 8002310:	fab3 f383 	clz	r3, r3
 8002314:	61bb      	str	r3, [r7, #24]
			downs &= (uint16_t) (downs - 1);
 8002316:	8afb      	ldrh	r3, [r7, #22]
 8002318:	3b01      	subs	r3, #1
 800231a:	b29a      	uxth	r2, r3
 800231c:	8afb      	ldrh	r3, [r7, #22]
 800231e:	4013      	ands	r3, r2
 8002320:	b29b      	uxth	r3, r3
 8002322:	82fb      	strh	r3, [r7, #22]

			InputEvent e = { .type = EV_KEY_DOWN, .key = (uint8_t) idx };
 8002324:	2300      	movs	r3, #0
 8002326:	743b      	strb	r3, [r7, #16]
 8002328:	69bb      	ldr	r3, [r7, #24]
 800232a:	b2db      	uxtb	r3, r3
 800232c:	747b      	strb	r3, [r7, #17]
			print_event(&e);
 800232e:	f107 0310 	add.w	r3, r7, #16
 8002332:	4618      	mov	r0, r3
 8002334:	f7ff ff3c 	bl	80021b0 <print_event>
		while (downs) {
 8002338:	8afb      	ldrh	r3, [r7, #22]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d1e5      	bne.n	800230a <KeyScanTask+0x2e>
		}

		// UP  
		while (ups) {
 800233e:	e016      	b.n	800236e <KeyScanTask+0x92>
			int idx = __builtin_ctz(ups);
 8002340:	8abb      	ldrh	r3, [r7, #20]
 8002342:	fa93 f3a3 	rbit	r3, r3
 8002346:	fab3 f383 	clz	r3, r3
 800234a:	61fb      	str	r3, [r7, #28]
			ups &= (uint16_t) (ups - 1);
 800234c:	8abb      	ldrh	r3, [r7, #20]
 800234e:	3b01      	subs	r3, #1
 8002350:	b29a      	uxth	r2, r3
 8002352:	8abb      	ldrh	r3, [r7, #20]
 8002354:	4013      	ands	r3, r2
 8002356:	b29b      	uxth	r3, r3
 8002358:	82bb      	strh	r3, [r7, #20]

			InputEvent e = { .type = EV_KEY_UP, .key = (uint8_t) idx };
 800235a:	2301      	movs	r3, #1
 800235c:	733b      	strb	r3, [r7, #12]
 800235e:	69fb      	ldr	r3, [r7, #28]
 8002360:	b2db      	uxtb	r3, r3
 8002362:	737b      	strb	r3, [r7, #13]
			print_event(&e);
 8002364:	f107 030c 	add.w	r3, r7, #12
 8002368:	4618      	mov	r0, r3
 800236a:	f7ff ff21 	bl	80021b0 <print_event>
		while (ups) {
 800236e:	8abb      	ldrh	r3, [r7, #20]
 8002370:	2b00      	cmp	r3, #0
 8002372:	d1e5      	bne.n	8002340 <KeyScanTask+0x64>
		}

		vTaskDelay(period);
 8002374:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002376:	f007 f9e9 	bl	800974c <vTaskDelay>
	for (;;) {
 800237a:	e7b5      	b.n	80022e8 <KeyScanTask+0xc>

0800237c <KeypadTasks_Init>:
	}
}

/* ====== init: StartDefaultTask    ====== */
void KeypadTasks_Init(void) {
 800237c:	b580      	push	{r7, lr}
 800237e:	b086      	sub	sp, #24
 8002380:	af02      	add	r7, sp, #8
	if (printfMutex == NULL) {
 8002382:	4b20      	ldr	r3, [pc, #128]	@ (8002404 <KeypadTasks_Init+0x88>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	2b00      	cmp	r3, #0
 8002388:	d105      	bne.n	8002396 <KeypadTasks_Init+0x1a>
		printfMutex = xSemaphoreCreateMutex();
 800238a:	2001      	movs	r0, #1
 800238c:	f006 faef 	bl	800896e <xQueueCreateMutex>
 8002390:	4603      	mov	r3, r0
 8002392:	4a1c      	ldr	r2, [pc, #112]	@ (8002404 <KeypadTasks_Init+0x88>)
 8002394:	6013      	str	r3, [r2, #0]
	}
	static uint8_t started = 0;
	if (started)
 8002396:	4b1c      	ldr	r3, [pc, #112]	@ (8002408 <KeypadTasks_Init+0x8c>)
 8002398:	781b      	ldrb	r3, [r3, #0]
 800239a:	2b00      	cmp	r3, #0
 800239c:	d12e      	bne.n	80023fc <KeypadTasks_Init+0x80>
		return;
	started = 1;
 800239e:	4b1a      	ldr	r3, [pc, #104]	@ (8002408 <KeypadTasks_Init+0x8c>)
 80023a0:	2201      	movs	r2, #1
 80023a2:	701a      	strb	r2, [r3, #0]

	stable_mask = 0;
 80023a4:	4b19      	ldr	r3, [pc, #100]	@ (800240c <KeypadTasks_Init+0x90>)
 80023a6:	2200      	movs	r2, #0
 80023a8:	801a      	strh	r2, [r3, #0]
	for (int i = 0; i < 16; i++)
 80023aa:	2300      	movs	r3, #0
 80023ac:	60fb      	str	r3, [r7, #12]
 80023ae:	e007      	b.n	80023c0 <KeypadTasks_Init+0x44>
		integ[i] = 0;
 80023b0:	4a17      	ldr	r2, [pc, #92]	@ (8002410 <KeypadTasks_Init+0x94>)
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	4413      	add	r3, r2
 80023b6:	2200      	movs	r2, #0
 80023b8:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 16; i++)
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	3301      	adds	r3, #1
 80023be:	60fb      	str	r3, [r7, #12]
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	2b0f      	cmp	r3, #15
 80023c4:	ddf4      	ble.n	80023b0 <KeypadTasks_Init+0x34>

	BaseType_t ok = xTaskCreate(KeyScanTask, "KeyScan", 256,
 80023c6:	2300      	movs	r3, #0
 80023c8:	9301      	str	r3, [sp, #4]
 80023ca:	2302      	movs	r3, #2
 80023cc:	9300      	str	r3, [sp, #0]
 80023ce:	2300      	movs	r3, #0
 80023d0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80023d4:	490f      	ldr	r1, [pc, #60]	@ (8002414 <KeypadTasks_Init+0x98>)
 80023d6:	4810      	ldr	r0, [pc, #64]	@ (8002418 <KeypadTasks_Init+0x9c>)
 80023d8:	f007 f85a 	bl	8009490 <xTaskCreate>
 80023dc:	60b8      	str	r0, [r7, #8]
	NULL,
	tskIDLE_PRIORITY + 2,
	NULL);
	configASSERT(ok == pdPASS);
 80023de:	68bb      	ldr	r3, [r7, #8]
 80023e0:	2b01      	cmp	r3, #1
 80023e2:	d00c      	beq.n	80023fe <KeypadTasks_Init+0x82>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80023e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80023e8:	f383 8811 	msr	BASEPRI, r3
 80023ec:	f3bf 8f6f 	isb	sy
 80023f0:	f3bf 8f4f 	dsb	sy
 80023f4:	607b      	str	r3, [r7, #4]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80023f6:	bf00      	nop
 80023f8:	bf00      	nop
 80023fa:	e7fd      	b.n	80023f8 <KeypadTasks_Init+0x7c>
		return;
 80023fc:	bf00      	nop
}
 80023fe:	3710      	adds	r7, #16
 8002400:	46bd      	mov	sp, r7
 8002402:	bd80      	pop	{r7, pc}
 8002404:	200002c0 	.word	0x200002c0
 8002408:	200002da 	.word	0x200002da
 800240c:	200002d8 	.word	0x200002d8
 8002410:	200002c8 	.word	0x200002c8
 8002414:	0800eefc 	.word	0x0800eefc
 8002418:	080022dd 	.word	0x080022dd

0800241c <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 800241c:	b480      	push	{r7}
 800241e:	b083      	sub	sp, #12
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8002424:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8002428:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 800242c:	f003 0301 	and.w	r3, r3, #1
 8002430:	2b00      	cmp	r3, #0
 8002432:	d013      	beq.n	800245c <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8002434:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8002438:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 800243c:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8002440:	2b00      	cmp	r3, #0
 8002442:	d00b      	beq.n	800245c <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8002444:	e000      	b.n	8002448 <ITM_SendChar+0x2c>
    {
      __NOP();
 8002446:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8002448:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	2b00      	cmp	r3, #0
 8002450:	d0f9      	beq.n	8002446 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8002452:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8002456:	687a      	ldr	r2, [r7, #4]
 8002458:	b2d2      	uxtb	r2, r2
 800245a:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 800245c:	687b      	ldr	r3, [r7, #4]
}
 800245e:	4618      	mov	r0, r3
 8002460:	370c      	adds	r7, #12
 8002462:	46bd      	mov	sp, r7
 8002464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002468:	4770      	bx	lr

0800246a <_write>:
static void MX_TIM4_Init(void);
static void MX_TIM5_Init(void);
void StartDefaultTask(void *argument);

/* USER CODE BEGIN PFP */
int _write(int file, char *ptr, int len) {
 800246a:	b580      	push	{r7, lr}
 800246c:	b086      	sub	sp, #24
 800246e:	af00      	add	r7, sp, #0
 8002470:	60f8      	str	r0, [r7, #12]
 8002472:	60b9      	str	r1, [r7, #8]
 8002474:	607a      	str	r2, [r7, #4]
	for (int i = 0; i < len; i++) {
 8002476:	2300      	movs	r3, #0
 8002478:	617b      	str	r3, [r7, #20]
 800247a:	e009      	b.n	8002490 <_write+0x26>
		ITM_SendChar(*ptr++);
 800247c:	68bb      	ldr	r3, [r7, #8]
 800247e:	1c5a      	adds	r2, r3, #1
 8002480:	60ba      	str	r2, [r7, #8]
 8002482:	781b      	ldrb	r3, [r3, #0]
 8002484:	4618      	mov	r0, r3
 8002486:	f7ff ffc9 	bl	800241c <ITM_SendChar>
	for (int i = 0; i < len; i++) {
 800248a:	697b      	ldr	r3, [r7, #20]
 800248c:	3301      	adds	r3, #1
 800248e:	617b      	str	r3, [r7, #20]
 8002490:	697a      	ldr	r2, [r7, #20]
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	429a      	cmp	r2, r3
 8002496:	dbf1      	blt.n	800247c <_write+0x12>
	}
	return len;
 8002498:	687b      	ldr	r3, [r7, #4]
}
 800249a:	4618      	mov	r0, r3
 800249c:	3718      	adds	r7, #24
 800249e:	46bd      	mov	sp, r7
 80024a0:	bd80      	pop	{r7, pc}
	...

080024a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80024a8:	f002 fce0 	bl	8004e6c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80024ac:	f000 f836 	bl	800251c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80024b0:	f000 f9e6 	bl	8002880 <MX_GPIO_Init>
  MX_DMA_Init();
 80024b4:	f000 f9a6 	bl	8002804 <MX_DMA_Init>
  MX_I2S1_Init();
 80024b8:	f000 f898 	bl	80025ec <MX_I2S1_Init>
  MX_SPI2_Init();
 80024bc:	f000 f8c4 	bl	8002648 <MX_SPI2_Init>
  MX_TIM4_Init();
 80024c0:	f000 f8f8 	bl	80026b4 <MX_TIM4_Init>
  MX_TIM5_Init();
 80024c4:	f000 f94a 	bl	800275c <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 80024c8:	213c      	movs	r1, #60	@ 0x3c
 80024ca:	480f      	ldr	r0, [pc, #60]	@ (8002508 <main+0x64>)
 80024cc:	f005 fc14 	bl	8007cf8 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim5, TIM_CHANNEL_ALL);
 80024d0:	213c      	movs	r1, #60	@ 0x3c
 80024d2:	480e      	ldr	r0, [pc, #56]	@ (800250c <main+0x68>)
 80024d4:	f005 fc10 	bl	8007cf8 <HAL_TIM_Encoder_Start>

  display_init();
 80024d8:	f001 fd7e 	bl	8003fd8 <display_init>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80024dc:	f005 ff24 	bl	8008328 <osKernelInitialize>
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80024e0:	4a0b      	ldr	r2, [pc, #44]	@ (8002510 <main+0x6c>)
 80024e2:	2100      	movs	r1, #0
 80024e4:	480b      	ldr	r0, [pc, #44]	@ (8002514 <main+0x70>)
 80024e6:	f005 ff69 	bl	80083bc <osThreadNew>
 80024ea:	4603      	mov	r3, r0
 80024ec:	4a0a      	ldr	r2, [pc, #40]	@ (8002518 <main+0x74>)
 80024ee:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
	UI_Init();
 80024f0:	f001 fd8a 	bl	8004008 <UI_Init>
	InitTasks();
 80024f4:	f001 f9d0 	bl	8003898 <InitTasks>
	KeypadTasks_Init();
 80024f8:	f7ff ff40 	bl	800237c <KeypadTasks_Init>
	RotaryTasks_Init();
 80024fc:	f000 fb94 	bl	8002c28 <RotaryTasks_Init>
  /* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8002500:	f005 ff36 	bl	8008370 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 8002504:	bf00      	nop
 8002506:	e7fd      	b.n	8002504 <main+0x60>
 8002508:	2000049c 	.word	0x2000049c
 800250c:	200004e4 	.word	0x200004e4
 8002510:	0800f274 	.word	0x0800f274
 8002514:	08002a35 	.word	0x08002a35
 8002518:	2000052c 	.word	0x2000052c

0800251c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b094      	sub	sp, #80	@ 0x50
 8002520:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002522:	f107 0320 	add.w	r3, r7, #32
 8002526:	2230      	movs	r2, #48	@ 0x30
 8002528:	2100      	movs	r1, #0
 800252a:	4618      	mov	r0, r3
 800252c:	f009 fe1f 	bl	800c16e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002530:	f107 030c 	add.w	r3, r7, #12
 8002534:	2200      	movs	r2, #0
 8002536:	601a      	str	r2, [r3, #0]
 8002538:	605a      	str	r2, [r3, #4]
 800253a:	609a      	str	r2, [r3, #8]
 800253c:	60da      	str	r2, [r3, #12]
 800253e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002540:	2300      	movs	r3, #0
 8002542:	60bb      	str	r3, [r7, #8]
 8002544:	4b27      	ldr	r3, [pc, #156]	@ (80025e4 <SystemClock_Config+0xc8>)
 8002546:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002548:	4a26      	ldr	r2, [pc, #152]	@ (80025e4 <SystemClock_Config+0xc8>)
 800254a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800254e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002550:	4b24      	ldr	r3, [pc, #144]	@ (80025e4 <SystemClock_Config+0xc8>)
 8002552:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002554:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002558:	60bb      	str	r3, [r7, #8]
 800255a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800255c:	2300      	movs	r3, #0
 800255e:	607b      	str	r3, [r7, #4]
 8002560:	4b21      	ldr	r3, [pc, #132]	@ (80025e8 <SystemClock_Config+0xcc>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	4a20      	ldr	r2, [pc, #128]	@ (80025e8 <SystemClock_Config+0xcc>)
 8002566:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800256a:	6013      	str	r3, [r2, #0]
 800256c:	4b1e      	ldr	r3, [pc, #120]	@ (80025e8 <SystemClock_Config+0xcc>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002574:	607b      	str	r3, [r7, #4]
 8002576:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002578:	2302      	movs	r3, #2
 800257a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800257c:	2301      	movs	r3, #1
 800257e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002580:	2310      	movs	r3, #16
 8002582:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002584:	2302      	movs	r3, #2
 8002586:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002588:	2300      	movs	r3, #0
 800258a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800258c:	2308      	movs	r3, #8
 800258e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8002590:	2364      	movs	r3, #100	@ 0x64
 8002592:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002594:	2302      	movs	r3, #2
 8002596:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002598:	2304      	movs	r3, #4
 800259a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800259c:	f107 0320 	add.w	r3, r7, #32
 80025a0:	4618      	mov	r0, r3
 80025a2:	f004 f883 	bl	80066ac <HAL_RCC_OscConfig>
 80025a6:	4603      	mov	r3, r0
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d001      	beq.n	80025b0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80025ac:	f000 fa5c 	bl	8002a68 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80025b0:	230f      	movs	r3, #15
 80025b2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80025b4:	2302      	movs	r3, #2
 80025b6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80025b8:	2300      	movs	r3, #0
 80025ba:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80025bc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80025c0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80025c2:	2300      	movs	r3, #0
 80025c4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80025c6:	f107 030c 	add.w	r3, r7, #12
 80025ca:	2103      	movs	r1, #3
 80025cc:	4618      	mov	r0, r3
 80025ce:	f004 fae5 	bl	8006b9c <HAL_RCC_ClockConfig>
 80025d2:	4603      	mov	r3, r0
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d001      	beq.n	80025dc <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80025d8:	f000 fa46 	bl	8002a68 <Error_Handler>
  }
}
 80025dc:	bf00      	nop
 80025de:	3750      	adds	r7, #80	@ 0x50
 80025e0:	46bd      	mov	sp, r7
 80025e2:	bd80      	pop	{r7, pc}
 80025e4:	40023800 	.word	0x40023800
 80025e8:	40007000 	.word	0x40007000

080025ec <MX_I2S1_Init>:
  * @brief I2S1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S1_Init(void)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	af00      	add	r7, sp, #0
  /* USER CODE END I2S1_Init 0 */

  /* USER CODE BEGIN I2S1_Init 1 */

  /* USER CODE END I2S1_Init 1 */
  hi2s1.Instance = SPI1;
 80025f0:	4b13      	ldr	r3, [pc, #76]	@ (8002640 <MX_I2S1_Init+0x54>)
 80025f2:	4a14      	ldr	r2, [pc, #80]	@ (8002644 <MX_I2S1_Init+0x58>)
 80025f4:	601a      	str	r2, [r3, #0]
  hi2s1.Init.Mode = I2S_MODE_MASTER_TX;
 80025f6:	4b12      	ldr	r3, [pc, #72]	@ (8002640 <MX_I2S1_Init+0x54>)
 80025f8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80025fc:	605a      	str	r2, [r3, #4]
  hi2s1.Init.Standard = I2S_STANDARD_PHILIPS;
 80025fe:	4b10      	ldr	r3, [pc, #64]	@ (8002640 <MX_I2S1_Init+0x54>)
 8002600:	2200      	movs	r2, #0
 8002602:	609a      	str	r2, [r3, #8]
  hi2s1.Init.DataFormat = I2S_DATAFORMAT_16B;
 8002604:	4b0e      	ldr	r3, [pc, #56]	@ (8002640 <MX_I2S1_Init+0x54>)
 8002606:	2200      	movs	r2, #0
 8002608:	60da      	str	r2, [r3, #12]
  hi2s1.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 800260a:	4b0d      	ldr	r3, [pc, #52]	@ (8002640 <MX_I2S1_Init+0x54>)
 800260c:	2200      	movs	r2, #0
 800260e:	611a      	str	r2, [r3, #16]
  hi2s1.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 8002610:	4b0b      	ldr	r3, [pc, #44]	@ (8002640 <MX_I2S1_Init+0x54>)
 8002612:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8002616:	615a      	str	r2, [r3, #20]
  hi2s1.Init.CPOL = I2S_CPOL_LOW;
 8002618:	4b09      	ldr	r3, [pc, #36]	@ (8002640 <MX_I2S1_Init+0x54>)
 800261a:	2200      	movs	r2, #0
 800261c:	619a      	str	r2, [r3, #24]
  hi2s1.Init.ClockSource = I2S_CLOCK_PLL;
 800261e:	4b08      	ldr	r3, [pc, #32]	@ (8002640 <MX_I2S1_Init+0x54>)
 8002620:	2200      	movs	r2, #0
 8002622:	61da      	str	r2, [r3, #28]
  hi2s1.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8002624:	4b06      	ldr	r3, [pc, #24]	@ (8002640 <MX_I2S1_Init+0x54>)
 8002626:	2200      	movs	r2, #0
 8002628:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s1) != HAL_OK)
 800262a:	4805      	ldr	r0, [pc, #20]	@ (8002640 <MX_I2S1_Init+0x54>)
 800262c:	f003 faa4 	bl	8005b78 <HAL_I2S_Init>
 8002630:	4603      	mov	r3, r0
 8002632:	2b00      	cmp	r3, #0
 8002634:	d001      	beq.n	800263a <MX_I2S1_Init+0x4e>
  {
    Error_Handler();
 8002636:	f000 fa17 	bl	8002a68 <Error_Handler>
  }
  /* USER CODE BEGIN I2S1_Init 2 */

  /* USER CODE END I2S1_Init 2 */

}
 800263a:	bf00      	nop
 800263c:	bd80      	pop	{r7, pc}
 800263e:	bf00      	nop
 8002640:	200002dc 	.word	0x200002dc
 8002644:	40013000 	.word	0x40013000

08002648 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800264c:	4b17      	ldr	r3, [pc, #92]	@ (80026ac <MX_SPI2_Init+0x64>)
 800264e:	4a18      	ldr	r2, [pc, #96]	@ (80026b0 <MX_SPI2_Init+0x68>)
 8002650:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002652:	4b16      	ldr	r3, [pc, #88]	@ (80026ac <MX_SPI2_Init+0x64>)
 8002654:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002658:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800265a:	4b14      	ldr	r3, [pc, #80]	@ (80026ac <MX_SPI2_Init+0x64>)
 800265c:	2200      	movs	r2, #0
 800265e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002660:	4b12      	ldr	r3, [pc, #72]	@ (80026ac <MX_SPI2_Init+0x64>)
 8002662:	2200      	movs	r2, #0
 8002664:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002666:	4b11      	ldr	r3, [pc, #68]	@ (80026ac <MX_SPI2_Init+0x64>)
 8002668:	2200      	movs	r2, #0
 800266a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800266c:	4b0f      	ldr	r3, [pc, #60]	@ (80026ac <MX_SPI2_Init+0x64>)
 800266e:	2200      	movs	r2, #0
 8002670:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002672:	4b0e      	ldr	r3, [pc, #56]	@ (80026ac <MX_SPI2_Init+0x64>)
 8002674:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002678:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800267a:	4b0c      	ldr	r3, [pc, #48]	@ (80026ac <MX_SPI2_Init+0x64>)
 800267c:	2200      	movs	r2, #0
 800267e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002680:	4b0a      	ldr	r3, [pc, #40]	@ (80026ac <MX_SPI2_Init+0x64>)
 8002682:	2200      	movs	r2, #0
 8002684:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002686:	4b09      	ldr	r3, [pc, #36]	@ (80026ac <MX_SPI2_Init+0x64>)
 8002688:	2200      	movs	r2, #0
 800268a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800268c:	4b07      	ldr	r3, [pc, #28]	@ (80026ac <MX_SPI2_Init+0x64>)
 800268e:	2200      	movs	r2, #0
 8002690:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002692:	4b06      	ldr	r3, [pc, #24]	@ (80026ac <MX_SPI2_Init+0x64>)
 8002694:	220a      	movs	r2, #10
 8002696:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002698:	4804      	ldr	r0, [pc, #16]	@ (80026ac <MX_SPI2_Init+0x64>)
 800269a:	f004 fdcf 	bl	800723c <HAL_SPI_Init>
 800269e:	4603      	mov	r3, r0
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d001      	beq.n	80026a8 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80026a4:	f000 f9e0 	bl	8002a68 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80026a8:	bf00      	nop
 80026aa:	bd80      	pop	{r7, pc}
 80026ac:	20000384 	.word	0x20000384
 80026b0:	40003800 	.word	0x40003800

080026b4 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b08c      	sub	sp, #48	@ 0x30
 80026b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80026ba:	f107 030c 	add.w	r3, r7, #12
 80026be:	2224      	movs	r2, #36	@ 0x24
 80026c0:	2100      	movs	r1, #0
 80026c2:	4618      	mov	r0, r3
 80026c4:	f009 fd53 	bl	800c16e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026c8:	1d3b      	adds	r3, r7, #4
 80026ca:	2200      	movs	r2, #0
 80026cc:	601a      	str	r2, [r3, #0]
 80026ce:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80026d0:	4b20      	ldr	r3, [pc, #128]	@ (8002754 <MX_TIM4_Init+0xa0>)
 80026d2:	4a21      	ldr	r2, [pc, #132]	@ (8002758 <MX_TIM4_Init+0xa4>)
 80026d4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80026d6:	4b1f      	ldr	r3, [pc, #124]	@ (8002754 <MX_TIM4_Init+0xa0>)
 80026d8:	2200      	movs	r2, #0
 80026da:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026dc:	4b1d      	ldr	r3, [pc, #116]	@ (8002754 <MX_TIM4_Init+0xa0>)
 80026de:	2200      	movs	r2, #0
 80026e0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80026e2:	4b1c      	ldr	r3, [pc, #112]	@ (8002754 <MX_TIM4_Init+0xa0>)
 80026e4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80026e8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026ea:	4b1a      	ldr	r3, [pc, #104]	@ (8002754 <MX_TIM4_Init+0xa0>)
 80026ec:	2200      	movs	r2, #0
 80026ee:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026f0:	4b18      	ldr	r3, [pc, #96]	@ (8002754 <MX_TIM4_Init+0xa0>)
 80026f2:	2200      	movs	r2, #0
 80026f4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80026f6:	2301      	movs	r3, #1
 80026f8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80026fa:	2300      	movs	r3, #0
 80026fc:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80026fe:	2301      	movs	r3, #1
 8002700:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002702:	2300      	movs	r3, #0
 8002704:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8002706:	230a      	movs	r3, #10
 8002708:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800270a:	2300      	movs	r3, #0
 800270c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800270e:	2301      	movs	r3, #1
 8002710:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002712:	2300      	movs	r3, #0
 8002714:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8002716:	2300      	movs	r3, #0
 8002718:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800271a:	f107 030c 	add.w	r3, r7, #12
 800271e:	4619      	mov	r1, r3
 8002720:	480c      	ldr	r0, [pc, #48]	@ (8002754 <MX_TIM4_Init+0xa0>)
 8002722:	f005 fa43 	bl	8007bac <HAL_TIM_Encoder_Init>
 8002726:	4603      	mov	r3, r0
 8002728:	2b00      	cmp	r3, #0
 800272a:	d001      	beq.n	8002730 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 800272c:	f000 f99c 	bl	8002a68 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002730:	2300      	movs	r3, #0
 8002732:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002734:	2300      	movs	r3, #0
 8002736:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002738:	1d3b      	adds	r3, r7, #4
 800273a:	4619      	mov	r1, r3
 800273c:	4805      	ldr	r0, [pc, #20]	@ (8002754 <MX_TIM4_Init+0xa0>)
 800273e:	f005 fd2d 	bl	800819c <HAL_TIMEx_MasterConfigSynchronization>
 8002742:	4603      	mov	r3, r0
 8002744:	2b00      	cmp	r3, #0
 8002746:	d001      	beq.n	800274c <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8002748:	f000 f98e 	bl	8002a68 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800274c:	bf00      	nop
 800274e:	3730      	adds	r7, #48	@ 0x30
 8002750:	46bd      	mov	sp, r7
 8002752:	bd80      	pop	{r7, pc}
 8002754:	2000049c 	.word	0x2000049c
 8002758:	40000800 	.word	0x40000800

0800275c <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b08c      	sub	sp, #48	@ 0x30
 8002760:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002762:	f107 030c 	add.w	r3, r7, #12
 8002766:	2224      	movs	r2, #36	@ 0x24
 8002768:	2100      	movs	r1, #0
 800276a:	4618      	mov	r0, r3
 800276c:	f009 fcff 	bl	800c16e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002770:	1d3b      	adds	r3, r7, #4
 8002772:	2200      	movs	r2, #0
 8002774:	601a      	str	r2, [r3, #0]
 8002776:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002778:	4b20      	ldr	r3, [pc, #128]	@ (80027fc <MX_TIM5_Init+0xa0>)
 800277a:	4a21      	ldr	r2, [pc, #132]	@ (8002800 <MX_TIM5_Init+0xa4>)
 800277c:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 800277e:	4b1f      	ldr	r3, [pc, #124]	@ (80027fc <MX_TIM5_Init+0xa0>)
 8002780:	2200      	movs	r2, #0
 8002782:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002784:	4b1d      	ldr	r3, [pc, #116]	@ (80027fc <MX_TIM5_Init+0xa0>)
 8002786:	2200      	movs	r2, #0
 8002788:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 800278a:	4b1c      	ldr	r3, [pc, #112]	@ (80027fc <MX_TIM5_Init+0xa0>)
 800278c:	f04f 32ff 	mov.w	r2, #4294967295
 8002790:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002792:	4b1a      	ldr	r3, [pc, #104]	@ (80027fc <MX_TIM5_Init+0xa0>)
 8002794:	2200      	movs	r2, #0
 8002796:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002798:	4b18      	ldr	r3, [pc, #96]	@ (80027fc <MX_TIM5_Init+0xa0>)
 800279a:	2200      	movs	r2, #0
 800279c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800279e:	2301      	movs	r3, #1
 80027a0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80027a2:	2300      	movs	r3, #0
 80027a4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80027a6:	2301      	movs	r3, #1
 80027a8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80027aa:	2300      	movs	r3, #0
 80027ac:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 80027ae:	230a      	movs	r3, #10
 80027b0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80027b2:	2300      	movs	r3, #0
 80027b4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80027b6:	2301      	movs	r3, #1
 80027b8:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80027ba:	2300      	movs	r3, #0
 80027bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80027be:	2300      	movs	r3, #0
 80027c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 80027c2:	f107 030c 	add.w	r3, r7, #12
 80027c6:	4619      	mov	r1, r3
 80027c8:	480c      	ldr	r0, [pc, #48]	@ (80027fc <MX_TIM5_Init+0xa0>)
 80027ca:	f005 f9ef 	bl	8007bac <HAL_TIM_Encoder_Init>
 80027ce:	4603      	mov	r3, r0
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d001      	beq.n	80027d8 <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 80027d4:	f000 f948 	bl	8002a68 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80027d8:	2300      	movs	r3, #0
 80027da:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80027dc:	2300      	movs	r3, #0
 80027de:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80027e0:	1d3b      	adds	r3, r7, #4
 80027e2:	4619      	mov	r1, r3
 80027e4:	4805      	ldr	r0, [pc, #20]	@ (80027fc <MX_TIM5_Init+0xa0>)
 80027e6:	f005 fcd9 	bl	800819c <HAL_TIMEx_MasterConfigSynchronization>
 80027ea:	4603      	mov	r3, r0
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d001      	beq.n	80027f4 <MX_TIM5_Init+0x98>
  {
    Error_Handler();
 80027f0:	f000 f93a 	bl	8002a68 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80027f4:	bf00      	nop
 80027f6:	3730      	adds	r7, #48	@ 0x30
 80027f8:	46bd      	mov	sp, r7
 80027fa:	bd80      	pop	{r7, pc}
 80027fc:	200004e4 	.word	0x200004e4
 8002800:	40000c00 	.word	0x40000c00

08002804 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	b082      	sub	sp, #8
 8002808:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800280a:	2300      	movs	r3, #0
 800280c:	607b      	str	r3, [r7, #4]
 800280e:	4b1b      	ldr	r3, [pc, #108]	@ (800287c <MX_DMA_Init+0x78>)
 8002810:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002812:	4a1a      	ldr	r2, [pc, #104]	@ (800287c <MX_DMA_Init+0x78>)
 8002814:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002818:	6313      	str	r3, [r2, #48]	@ 0x30
 800281a:	4b18      	ldr	r3, [pc, #96]	@ (800287c <MX_DMA_Init+0x78>)
 800281c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800281e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002822:	607b      	str	r3, [r7, #4]
 8002824:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002826:	2300      	movs	r3, #0
 8002828:	603b      	str	r3, [r7, #0]
 800282a:	4b14      	ldr	r3, [pc, #80]	@ (800287c <MX_DMA_Init+0x78>)
 800282c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800282e:	4a13      	ldr	r2, [pc, #76]	@ (800287c <MX_DMA_Init+0x78>)
 8002830:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002834:	6313      	str	r3, [r2, #48]	@ 0x30
 8002836:	4b11      	ldr	r3, [pc, #68]	@ (800287c <MX_DMA_Init+0x78>)
 8002838:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800283a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800283e:	603b      	str	r3, [r7, #0]
 8002840:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8002842:	2200      	movs	r2, #0
 8002844:	2105      	movs	r1, #5
 8002846:	200e      	movs	r0, #14
 8002848:	f002 fc2e 	bl	80050a8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 800284c:	200e      	movs	r0, #14
 800284e:	f002 fc47 	bl	80050e0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 5, 0);
 8002852:	2200      	movs	r2, #0
 8002854:	2105      	movs	r1, #5
 8002856:	200f      	movs	r0, #15
 8002858:	f002 fc26 	bl	80050a8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 800285c:	200f      	movs	r0, #15
 800285e:	f002 fc3f 	bl	80050e0 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 8002862:	2200      	movs	r2, #0
 8002864:	2105      	movs	r1, #5
 8002866:	203a      	movs	r0, #58	@ 0x3a
 8002868:	f002 fc1e 	bl	80050a8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800286c:	203a      	movs	r0, #58	@ 0x3a
 800286e:	f002 fc37 	bl	80050e0 <HAL_NVIC_EnableIRQ>

}
 8002872:	bf00      	nop
 8002874:	3708      	adds	r7, #8
 8002876:	46bd      	mov	sp, r7
 8002878:	bd80      	pop	{r7, pc}
 800287a:	bf00      	nop
 800287c:	40023800 	.word	0x40023800

08002880 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b08a      	sub	sp, #40	@ 0x28
 8002884:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002886:	f107 0314 	add.w	r3, r7, #20
 800288a:	2200      	movs	r2, #0
 800288c:	601a      	str	r2, [r3, #0]
 800288e:	605a      	str	r2, [r3, #4]
 8002890:	609a      	str	r2, [r3, #8]
 8002892:	60da      	str	r2, [r3, #12]
 8002894:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002896:	2300      	movs	r3, #0
 8002898:	613b      	str	r3, [r7, #16]
 800289a:	4b63      	ldr	r3, [pc, #396]	@ (8002a28 <MX_GPIO_Init+0x1a8>)
 800289c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800289e:	4a62      	ldr	r2, [pc, #392]	@ (8002a28 <MX_GPIO_Init+0x1a8>)
 80028a0:	f043 0304 	orr.w	r3, r3, #4
 80028a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80028a6:	4b60      	ldr	r3, [pc, #384]	@ (8002a28 <MX_GPIO_Init+0x1a8>)
 80028a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028aa:	f003 0304 	and.w	r3, r3, #4
 80028ae:	613b      	str	r3, [r7, #16]
 80028b0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80028b2:	2300      	movs	r3, #0
 80028b4:	60fb      	str	r3, [r7, #12]
 80028b6:	4b5c      	ldr	r3, [pc, #368]	@ (8002a28 <MX_GPIO_Init+0x1a8>)
 80028b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ba:	4a5b      	ldr	r2, [pc, #364]	@ (8002a28 <MX_GPIO_Init+0x1a8>)
 80028bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80028c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80028c2:	4b59      	ldr	r3, [pc, #356]	@ (8002a28 <MX_GPIO_Init+0x1a8>)
 80028c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028ca:	60fb      	str	r3, [r7, #12]
 80028cc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80028ce:	2300      	movs	r3, #0
 80028d0:	60bb      	str	r3, [r7, #8]
 80028d2:	4b55      	ldr	r3, [pc, #340]	@ (8002a28 <MX_GPIO_Init+0x1a8>)
 80028d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028d6:	4a54      	ldr	r2, [pc, #336]	@ (8002a28 <MX_GPIO_Init+0x1a8>)
 80028d8:	f043 0301 	orr.w	r3, r3, #1
 80028dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80028de:	4b52      	ldr	r3, [pc, #328]	@ (8002a28 <MX_GPIO_Init+0x1a8>)
 80028e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028e2:	f003 0301 	and.w	r3, r3, #1
 80028e6:	60bb      	str	r3, [r7, #8]
 80028e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80028ea:	2300      	movs	r3, #0
 80028ec:	607b      	str	r3, [r7, #4]
 80028ee:	4b4e      	ldr	r3, [pc, #312]	@ (8002a28 <MX_GPIO_Init+0x1a8>)
 80028f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028f2:	4a4d      	ldr	r2, [pc, #308]	@ (8002a28 <MX_GPIO_Init+0x1a8>)
 80028f4:	f043 0302 	orr.w	r3, r3, #2
 80028f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80028fa:	4b4b      	ldr	r3, [pc, #300]	@ (8002a28 <MX_GPIO_Init+0x1a8>)
 80028fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028fe:	f003 0302 	and.w	r3, r3, #2
 8002902:	607b      	str	r3, [r7, #4]
 8002904:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(C1_GPIO_Port, C1_Pin, GPIO_PIN_SET);
 8002906:	2201      	movs	r2, #1
 8002908:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800290c:	4847      	ldr	r0, [pc, #284]	@ (8002a2c <MX_GPIO_Init+0x1ac>)
 800290e:	f003 f901 	bl	8005b14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, C4_Pin|C3_Pin|C2_Pin, GPIO_PIN_SET);
 8002912:	2201      	movs	r2, #1
 8002914:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8002918:	4845      	ldr	r0, [pc, #276]	@ (8002a30 <MX_GPIO_Init+0x1b0>)
 800291a:	f003 f8fb 	bl	8005b14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DC_RS_GPIO_Port, DC_RS_Pin, GPIO_PIN_RESET);
 800291e:	2200      	movs	r2, #0
 8002920:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002924:	4842      	ldr	r0, [pc, #264]	@ (8002a30 <MX_GPIO_Init+0x1b0>)
 8002926:	f003 f8f5 	bl	8005b14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RESET_Pin|CS_Pin, GPIO_PIN_RESET);
 800292a:	2200      	movs	r2, #0
 800292c:	f44f 7108 	mov.w	r1, #544	@ 0x220
 8002930:	483e      	ldr	r0, [pc, #248]	@ (8002a2c <MX_GPIO_Init+0x1ac>)
 8002932:	f003 f8ef 	bl	8005b14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Rotary2_KEY_Pin */
  GPIO_InitStruct.Pin = Rotary2_KEY_Pin;
 8002936:	2304      	movs	r3, #4
 8002938:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800293a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800293e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002940:	2300      	movs	r3, #0
 8002942:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Rotary2_KEY_GPIO_Port, &GPIO_InitStruct);
 8002944:	f107 0314 	add.w	r3, r7, #20
 8002948:	4619      	mov	r1, r3
 800294a:	4839      	ldr	r0, [pc, #228]	@ (8002a30 <MX_GPIO_Init+0x1b0>)
 800294c:	f002 ff46 	bl	80057dc <HAL_GPIO_Init>

  /*Configure GPIO pins : R4_Pin R3_Pin R1_Pin R2_Pin */
  GPIO_InitStruct.Pin = R4_Pin|R3_Pin|R1_Pin|R2_Pin;
 8002950:	f241 0313 	movw	r3, #4115	@ 0x1013
 8002954:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002956:	2300      	movs	r3, #0
 8002958:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800295a:	2301      	movs	r3, #1
 800295c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800295e:	f107 0314 	add.w	r3, r7, #20
 8002962:	4619      	mov	r1, r3
 8002964:	4831      	ldr	r0, [pc, #196]	@ (8002a2c <MX_GPIO_Init+0x1ac>)
 8002966:	f002 ff39 	bl	80057dc <HAL_GPIO_Init>

  /*Configure GPIO pin : C1_Pin */
  GPIO_InitStruct.Pin = C1_Pin;
 800296a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800296e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8002970:	2311      	movs	r3, #17
 8002972:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002974:	2300      	movs	r3, #0
 8002976:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002978:	2300      	movs	r3, #0
 800297a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(C1_GPIO_Port, &GPIO_InitStruct);
 800297c:	f107 0314 	add.w	r3, r7, #20
 8002980:	4619      	mov	r1, r3
 8002982:	482a      	ldr	r0, [pc, #168]	@ (8002a2c <MX_GPIO_Init+0x1ac>)
 8002984:	f002 ff2a 	bl	80057dc <HAL_GPIO_Init>

  /*Configure GPIO pins : C4_Pin C3_Pin C2_Pin */
  GPIO_InitStruct.Pin = C4_Pin|C3_Pin|C2_Pin;
 8002988:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 800298c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800298e:	2311      	movs	r3, #17
 8002990:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002992:	2300      	movs	r3, #0
 8002994:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002996:	2300      	movs	r3, #0
 8002998:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800299a:	f107 0314 	add.w	r3, r7, #20
 800299e:	4619      	mov	r1, r3
 80029a0:	4823      	ldr	r0, [pc, #140]	@ (8002a30 <MX_GPIO_Init+0x1b0>)
 80029a2:	f002 ff1b 	bl	80057dc <HAL_GPIO_Init>

  /*Configure GPIO pin : DC_RS_Pin */
  GPIO_InitStruct.Pin = DC_RS_Pin;
 80029a6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80029aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029ac:	2301      	movs	r3, #1
 80029ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029b0:	2300      	movs	r3, #0
 80029b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029b4:	2300      	movs	r3, #0
 80029b6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DC_RS_GPIO_Port, &GPIO_InitStruct);
 80029b8:	f107 0314 	add.w	r3, r7, #20
 80029bc:	4619      	mov	r1, r3
 80029be:	481c      	ldr	r0, [pc, #112]	@ (8002a30 <MX_GPIO_Init+0x1b0>)
 80029c0:	f002 ff0c 	bl	80057dc <HAL_GPIO_Init>

  /*Configure GPIO pins : RESET_Pin CS_Pin */
  GPIO_InitStruct.Pin = RESET_Pin|CS_Pin;
 80029c4:	f44f 7308 	mov.w	r3, #544	@ 0x220
 80029c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029ca:	2301      	movs	r3, #1
 80029cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ce:	2300      	movs	r3, #0
 80029d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029d2:	2300      	movs	r3, #0
 80029d4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029d6:	f107 0314 	add.w	r3, r7, #20
 80029da:	4619      	mov	r1, r3
 80029dc:	4813      	ldr	r0, [pc, #76]	@ (8002a2c <MX_GPIO_Init+0x1ac>)
 80029de:	f002 fefd 	bl	80057dc <HAL_GPIO_Init>

  /*Configure GPIO pin : Rotary1_KEY_Pin */
  GPIO_InitStruct.Pin = Rotary1_KEY_Pin;
 80029e2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80029e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80029e8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80029ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ee:	2300      	movs	r3, #0
 80029f0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Rotary1_KEY_GPIO_Port, &GPIO_InitStruct);
 80029f2:	f107 0314 	add.w	r3, r7, #20
 80029f6:	4619      	mov	r1, r3
 80029f8:	480c      	ldr	r0, [pc, #48]	@ (8002a2c <MX_GPIO_Init+0x1ac>)
 80029fa:	f002 feef 	bl	80057dc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 80029fe:	2200      	movs	r2, #0
 8002a00:	2105      	movs	r1, #5
 8002a02:	2008      	movs	r0, #8
 8002a04:	f002 fb50 	bl	80050a8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8002a08:	2008      	movs	r0, #8
 8002a0a:	f002 fb69 	bl	80050e0 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8002a0e:	2200      	movs	r2, #0
 8002a10:	2105      	movs	r1, #5
 8002a12:	2017      	movs	r0, #23
 8002a14:	f002 fb48 	bl	80050a8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002a18:	2017      	movs	r0, #23
 8002a1a:	f002 fb61 	bl	80050e0 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002a1e:	bf00      	nop
 8002a20:	3728      	adds	r7, #40	@ 0x28
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bd80      	pop	{r7, pc}
 8002a26:	bf00      	nop
 8002a28:	40023800 	.word	0x40023800
 8002a2c:	40020400 	.word	0x40020400
 8002a30:	40020000 	.word	0x40020000

08002a34 <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b082      	sub	sp, #8
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */

	/* Infinite loop */
	for (;;) {
//		printf("uart ok!\n");
		Test();
 8002a3c:	f000 ff44 	bl	80038c8 <Test>
 8002a40:	e7fc      	b.n	8002a3c <StartDefaultTask+0x8>
	...

08002a44 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b082      	sub	sp, #8
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	4a04      	ldr	r2, [pc, #16]	@ (8002a64 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d101      	bne.n	8002a5a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8002a56:	f002 fa2b 	bl	8004eb0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002a5a:	bf00      	nop
 8002a5c:	3708      	adds	r7, #8
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	bd80      	pop	{r7, pc}
 8002a62:	bf00      	nop
 8002a64:	40010000 	.word	0x40010000

08002a68 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002a68:	b480      	push	{r7}
 8002a6a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002a6c:	b672      	cpsid	i
}
 8002a6e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002a70:	bf00      	nop
 8002a72:	e7fd      	b.n	8002a70 <Error_Handler+0x8>

08002a74 <volfilter>:
    if (x < lo) return lo;
    if (x > hi) return hi;
    return x;
}

static inline int volfilter(int pos){
 8002a74:	b480      	push	{r7}
 8002a76:	b083      	sub	sp, #12
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
	if(pos > 100){
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2b64      	cmp	r3, #100	@ 0x64
 8002a80:	dd01      	ble.n	8002a86 <volfilter+0x12>
		return 100;
 8002a82:	2364      	movs	r3, #100	@ 0x64
 8002a84:	e005      	b.n	8002a92 <volfilter+0x1e>
	}else if(pos < 0){
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	da01      	bge.n	8002a90 <volfilter+0x1c>
		return 0;
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	e000      	b.n	8002a92 <volfilter+0x1e>
	}

	return pos;
 8002a90:	687b      	ldr	r3, [r7, #4]
}
 8002a92:	4618      	mov	r0, r3
 8002a94:	370c      	adds	r7, #12
 8002a96:	46bd      	mov	sp, r7
 8002a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9c:	4770      	bx	lr
	...

08002aa0 <Apply_Rotary1_Change>:

// --- [Logic Layer]    ---
//  1   
static void Apply_Rotary1_Change(int8_t dir) {
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b082      	sub	sp, #8
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	71fb      	strb	r3, [r7, #7]
    // 1.    ()
    g_enc_pos[0] += dir;
 8002aaa:	4b08      	ldr	r3, [pc, #32]	@ (8002acc <Apply_Rotary1_Change+0x2c>)
 8002aac:	681a      	ldr	r2, [r3, #0]
 8002aae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ab2:	4413      	add	r3, r2
 8002ab4:	4a05      	ldr	r2, [pc, #20]	@ (8002acc <Apply_Rotary1_Change+0x2c>)
 8002ab6:	6013      	str	r3, [r2, #0]

    UI_OnEncoderDelta((int)dir);
 8002ab8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002abc:	4618      	mov	r0, r3
 8002abe:	f001 ffe1 	bl	8004a84 <UI_OnEncoderDelta>
//    float q = g_lpf_Q + (float)dir * Q_STEP;
//    g_lpf_Q = clampf(q, Q_MIN, Q_MAX);
//    g_lpf_dirty = 1; //    
//
//    printf("[R1] Q-Factor: %.2f (Pos: %ld)\r\n", g_lpf_Q, g_enc_pos[0]);
}
 8002ac2:	bf00      	nop
 8002ac4:	3708      	adds	r7, #8
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bd80      	pop	{r7, pc}
 8002aca:	bf00      	nop
 8002acc:	20000530 	.word	0x20000530

08002ad0 <Apply_Rotary2_Change>:

//  2   
static void Apply_Rotary2_Change(int8_t dir) {
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b082      	sub	sp, #8
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	71fb      	strb	r3, [r7, #7]
    // 1.   
	g_enc_pos[1] = volfilter(g_enc_pos[1] + dir);
 8002ada:	4b0d      	ldr	r3, [pc, #52]	@ (8002b10 <Apply_Rotary2_Change+0x40>)
 8002adc:	685a      	ldr	r2, [r3, #4]
 8002ade:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ae2:	4413      	add	r3, r2
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	f7ff ffc5 	bl	8002a74 <volfilter>
 8002aea:	4603      	mov	r3, r0
 8002aec:	4a08      	ldr	r2, [pc, #32]	@ (8002b10 <Apply_Rotary2_Change+0x40>)
 8002aee:	6053      	str	r3, [r2, #4]
	UI_OnChangeVolume((int)dir);
 8002af0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002af4:	4618      	mov	r0, r3
 8002af6:	f002 f879 	bl	8004bec <UI_OnChangeVolume>
    // 2.   (Cutoff Frequency )
//    float fc = g_lpf_FC + (float)dir * FC_STEP;
//    g_lpf_FC = clampf(fc, FC_MIN, FC_MAX);
//    g_lpf_dirty = 1;
//
    printf("[R2] Pos: %ld \r\n", g_enc_pos[1]);
 8002afa:	4b05      	ldr	r3, [pc, #20]	@ (8002b10 <Apply_Rotary2_Change+0x40>)
 8002afc:	685b      	ldr	r3, [r3, #4]
 8002afe:	4619      	mov	r1, r3
 8002b00:	4804      	ldr	r0, [pc, #16]	@ (8002b14 <Apply_Rotary2_Change+0x44>)
 8002b02:	f009 faa9 	bl	800c058 <iprintf>
}
 8002b06:	bf00      	nop
 8002b08:	3708      	adds	r7, #8
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	bd80      	pop	{r7, pc}
 8002b0e:	bf00      	nop
 8002b10:	20000530 	.word	0x20000530
 8002b14:	0800ef10 	.word	0x0800ef10

08002b18 <InputTask>:

// --- [Driver Layer]    ---
void InputTask(void *arg) {
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b08a      	sub	sp, #40	@ 0x28
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
    // []    
    // TIM4 16, TIM5 32 uint32_t   
    uint32_t last_cnt1 = __HAL_TIM_GET_COUNTER(&htim4);
 8002b20:	4b3e      	ldr	r3, [pc, #248]	@ (8002c1c <InputTask+0x104>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b26:	627b      	str	r3, [r7, #36]	@ 0x24
    uint32_t last_cnt2 = __HAL_TIM_GET_COUNTER(&htim5);
 8002b28:	4b3d      	ldr	r3, [pc, #244]	@ (8002c20 <InputTask+0x108>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b2e:	623b      	str	r3, [r7, #32]

    //    ( )
    int16_t acc1 = 0;
 8002b30:	2300      	movs	r3, #0
 8002b32:	83fb      	strh	r3, [r7, #30]
    int16_t acc2 = 0;
 8002b34:	2300      	movs	r3, #0
 8002b36:	83bb      	strh	r3, [r7, #28]

    g_enc_pos[1] = 50;
 8002b38:	4b3a      	ldr	r3, [pc, #232]	@ (8002c24 <InputTask+0x10c>)
 8002b3a:	2232      	movs	r2, #50	@ 0x32
 8002b3c:	605a      	str	r2, [r3, #4]

    for (;;) {
        // 1.    
        uint32_t curr_cnt1 = __HAL_TIM_GET_COUNTER(&htim4);
 8002b3e:	4b37      	ldr	r3, [pc, #220]	@ (8002c1c <InputTask+0x104>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b44:	61bb      	str	r3, [r7, #24]
        uint32_t curr_cnt2 = __HAL_TIM_GET_COUNTER(&htim5);
 8002b46:	4b36      	ldr	r3, [pc, #216]	@ (8002c20 <InputTask+0x108>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b4c:	617b      	str	r3, [r7, #20]

        // 2.   (: int16_t    )
        // TIM4(16bit) 0 -> 65535  int16_t  -1 
        int16_t diff1 = (int16_t)(curr_cnt1 - last_cnt1);
 8002b4e:	69bb      	ldr	r3, [r7, #24]
 8002b50:	b29a      	uxth	r2, r3
 8002b52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b54:	b29b      	uxth	r3, r3
 8002b56:	1ad3      	subs	r3, r2, r3
 8002b58:	b29b      	uxth	r3, r3
 8002b5a:	827b      	strh	r3, [r7, #18]
        int16_t diff2 = (int16_t)(curr_cnt2 - last_cnt2);
 8002b5c:	697b      	ldr	r3, [r7, #20]
 8002b5e:	b29a      	uxth	r2, r3
 8002b60:	6a3b      	ldr	r3, [r7, #32]
 8002b62:	b29b      	uxth	r3, r3
 8002b64:	1ad3      	subs	r3, r2, r3
 8002b66:	b29b      	uxth	r3, r3
 8002b68:	823b      	strh	r3, [r7, #16]

        // 3.   (  )
        last_cnt1 = curr_cnt1;
 8002b6a:	69bb      	ldr	r3, [r7, #24]
 8002b6c:	627b      	str	r3, [r7, #36]	@ 0x24
        last_cnt2 = curr_cnt2;
 8002b6e:	697b      	ldr	r3, [r7, #20]
 8002b70:	623b      	str	r3, [r7, #32]

        // --- Rotary 1  ---
        if (diff1 != 0) {
 8002b72:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d023      	beq.n	8002bc2 <InputTask+0xaa>
            acc1 -= diff1;
 8002b7a:	8bfa      	ldrh	r2, [r7, #30]
 8002b7c:	8a7b      	ldrh	r3, [r7, #18]
 8002b7e:	1ad3      	subs	r3, r2, r3
 8002b80:	b29b      	uxth	r3, r3
 8002b82:	83fb      	strh	r3, [r7, #30]
            //  (: 2)   1  
            if (abs(acc1) >= ENC_STEPS_PER_NOTCH) {
 8002b84:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	bfb8      	it	lt
 8002b8c:	425b      	neglt	r3, r3
 8002b8e:	b29b      	uxth	r3, r3
 8002b90:	2b01      	cmp	r3, #1
 8002b92:	d916      	bls.n	8002bc2 <InputTask+0xaa>
                int8_t dir = (acc1 > 0) ? 1 : -1;
 8002b94:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	dd01      	ble.n	8002ba0 <InputTask+0x88>
 8002b9c:	2301      	movs	r3, #1
 8002b9e:	e001      	b.n	8002ba4 <InputTask+0x8c>
 8002ba0:	f04f 33ff 	mov.w	r3, #4294967295
 8002ba4:	73fb      	strb	r3, [r7, #15]

                // [Logic ]      
                Apply_Rotary1_Change(dir);
 8002ba6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002baa:	4618      	mov	r0, r3
 8002bac:	f7ff ff78 	bl	8002aa0 <Apply_Rotary1_Change>

                //       (  )
                acc1 -= (dir * ENC_STEPS_PER_NOTCH);
 8002bb0:	8bfa      	ldrh	r2, [r7, #30]
 8002bb2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002bb6:	b29b      	uxth	r3, r3
 8002bb8:	005b      	lsls	r3, r3, #1
 8002bba:	b29b      	uxth	r3, r3
 8002bbc:	1ad3      	subs	r3, r2, r3
 8002bbe:	b29b      	uxth	r3, r3
 8002bc0:	83fb      	strh	r3, [r7, #30]
                //  acc1 = 0;     
            }
        }

        // --- Rotary 2  ---
        if (diff2 != 0) {
 8002bc2:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d023      	beq.n	8002c12 <InputTask+0xfa>
            acc2 -= diff2;
 8002bca:	8bba      	ldrh	r2, [r7, #28]
 8002bcc:	8a3b      	ldrh	r3, [r7, #16]
 8002bce:	1ad3      	subs	r3, r2, r3
 8002bd0:	b29b      	uxth	r3, r3
 8002bd2:	83bb      	strh	r3, [r7, #28]
            if (abs(acc2) >= ENC_STEPS_PER_NOTCH) {
 8002bd4:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	bfb8      	it	lt
 8002bdc:	425b      	neglt	r3, r3
 8002bde:	b29b      	uxth	r3, r3
 8002be0:	2b01      	cmp	r3, #1
 8002be2:	d916      	bls.n	8002c12 <InputTask+0xfa>
                int8_t dir = (acc2 > 0) ? 1 : -1;
 8002be4:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	dd01      	ble.n	8002bf0 <InputTask+0xd8>
 8002bec:	2301      	movs	r3, #1
 8002bee:	e001      	b.n	8002bf4 <InputTask+0xdc>
 8002bf0:	f04f 33ff 	mov.w	r3, #4294967295
 8002bf4:	73bb      	strb	r3, [r7, #14]

                // [Logic ]
                Apply_Rotary2_Change(dir);
 8002bf6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	f7ff ff68 	bl	8002ad0 <Apply_Rotary2_Change>

                acc2 -= (dir * ENC_STEPS_PER_NOTCH);
 8002c00:	8bba      	ldrh	r2, [r7, #28]
 8002c02:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002c06:	b29b      	uxth	r3, r3
 8002c08:	005b      	lsls	r3, r3, #1
 8002c0a:	b29b      	uxth	r3, r3
 8002c0c:	1ad3      	subs	r3, r2, r3
 8002c0e:	b29b      	uxth	r3, r3
 8002c10:	83bb      	strh	r3, [r7, #28]
            }
        }

        // 10ms  (  CPU ,    )
        vTaskDelay(pdMS_TO_TICKS(10));
 8002c12:	200a      	movs	r0, #10
 8002c14:	f006 fd9a 	bl	800974c <vTaskDelay>
    for (;;) {
 8002c18:	e791      	b.n	8002b3e <InputTask+0x26>
 8002c1a:	bf00      	nop
 8002c1c:	2000049c 	.word	0x2000049c
 8002c20:	200004e4 	.word	0x200004e4
 8002c24:	20000530 	.word	0x20000530

08002c28 <RotaryTasks_Init>:
    }
}

void RotaryTasks_Init(void) {
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b084      	sub	sp, #16
 8002c2c:	af02      	add	r7, sp, #8
	BaseType_t ok = xTaskCreate(InputTask, "InputTask", 512, NULL,
 8002c2e:	2300      	movs	r3, #0
 8002c30:	9301      	str	r3, [sp, #4]
 8002c32:	2302      	movs	r3, #2
 8002c34:	9300      	str	r3, [sp, #0]
 8002c36:	2300      	movs	r3, #0
 8002c38:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002c3c:	490b      	ldr	r1, [pc, #44]	@ (8002c6c <RotaryTasks_Init+0x44>)
 8002c3e:	480c      	ldr	r0, [pc, #48]	@ (8002c70 <RotaryTasks_Init+0x48>)
 8002c40:	f006 fc26 	bl	8009490 <xTaskCreate>
 8002c44:	6078      	str	r0, [r7, #4]
			tskIDLE_PRIORITY + 2, NULL);
	configASSERT(ok == pdPASS);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	2b01      	cmp	r3, #1
 8002c4a:	d00b      	beq.n	8002c64 <RotaryTasks_Init+0x3c>
	__asm volatile
 8002c4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c50:	f383 8811 	msr	BASEPRI, r3
 8002c54:	f3bf 8f6f 	isb	sy
 8002c58:	f3bf 8f4f 	dsb	sy
 8002c5c:	603b      	str	r3, [r7, #0]
}
 8002c5e:	bf00      	nop
 8002c60:	bf00      	nop
 8002c62:	e7fd      	b.n	8002c60 <RotaryTasks_Init+0x38>
}
 8002c64:	bf00      	nop
 8002c66:	3708      	adds	r7, #8
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bd80      	pop	{r7, pc}
 8002c6c:	0800ef24 	.word	0x0800ef24
 8002c70:	08002b19 	.word	0x08002b19
 8002c74:	00000000 	.word	0x00000000

08002c78 <NoteOn>:
//		.release_steps = 2205,  // 0.3s
//		.state = ADSR_IDLE, .current_level = 0.0f, .step_val = 0.0f };

ADSR_Control_t adsrs[MAX_VOICES];

void NoteOn(void) {
 8002c78:	b590      	push	{r4, r7, lr}
 8002c7a:	b08d      	sub	sp, #52	@ 0x34
 8002c7c:	af00      	add	r7, sp, #0
	//        (1.0 - ) / steps

	//adsr.step_val = (1.0f - adsr.current_level) / (float) adsr.attack_steps;
	//       =     

	int8_t new_voice_idx = 0;
 8002c7e:	2300      	movs	r3, #0
 8002c80:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	int8_t min_count = 127;
 8002c84:	237f      	movs	r3, #127	@ 0x7f
 8002c86:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

	static int8_t count = 0;

	for (int i = 0; i < MAX_VOICES; i++) {
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002c8e:	e02a      	b.n	8002ce6 <NoteOn+0x6e>
		if (adsrs[i].state == ADSR_IDLE) {
 8002c90:	4ab5      	ldr	r2, [pc, #724]	@ (8002f68 <NoteOn+0x2f0>)
 8002c92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c94:	212c      	movs	r1, #44	@ 0x2c
 8002c96:	fb01 f303 	mul.w	r3, r1, r3
 8002c9a:	4413      	add	r3, r2
 8002c9c:	3320      	adds	r3, #32
 8002c9e:	781b      	ldrb	r3, [r3, #0]
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d103      	bne.n	8002cac <NoteOn+0x34>
			new_voice_idx = i;
 8002ca4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ca6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			break;
 8002caa:	e01f      	b.n	8002cec <NoteOn+0x74>
		}
		if (adsrs[i].count < min_count) {
 8002cac:	4aae      	ldr	r2, [pc, #696]	@ (8002f68 <NoteOn+0x2f0>)
 8002cae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002cb0:	212c      	movs	r1, #44	@ 0x2c
 8002cb2:	fb01 f303 	mul.w	r3, r1, r3
 8002cb6:	4413      	add	r3, r2
 8002cb8:	3304      	adds	r3, #4
 8002cba:	781b      	ldrb	r3, [r3, #0]
 8002cbc:	461a      	mov	r2, r3
 8002cbe:	f997 302e 	ldrsb.w	r3, [r7, #46]	@ 0x2e
 8002cc2:	429a      	cmp	r2, r3
 8002cc4:	da0c      	bge.n	8002ce0 <NoteOn+0x68>
			min_count = adsrs[i].count;
 8002cc6:	4aa8      	ldr	r2, [pc, #672]	@ (8002f68 <NoteOn+0x2f0>)
 8002cc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002cca:	212c      	movs	r1, #44	@ 0x2c
 8002ccc:	fb01 f303 	mul.w	r3, r1, r3
 8002cd0:	4413      	add	r3, r2
 8002cd2:	3304      	adds	r3, #4
 8002cd4:	781b      	ldrb	r3, [r3, #0]
 8002cd6:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
			new_voice_idx = i;
 8002cda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002cdc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	for (int i = 0; i < MAX_VOICES; i++) {
 8002ce0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ce2:	3301      	adds	r3, #1
 8002ce4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002ce6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ce8:	2b02      	cmp	r3, #2
 8002cea:	ddd1      	ble.n	8002c90 <NoteOn+0x18>

	}
//    printf("New voice idx %d\n", new_voice_idx);

	// []    
	float base_freq = target_freq; // target_freq  4  (: C4 = 261.63Hz)
 8002cec:	4b9f      	ldr	r3, [pc, #636]	@ (8002f6c <NoteOn+0x2f4>)
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	60fb      	str	r3, [r7, #12]
	float final_freq = base_freq;
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	627b      	str	r3, [r7, #36]	@ 0x24

	int shift = (int) g_ui_oct - 4; // 4 (0)
 8002cf6:	4b9e      	ldr	r3, [pc, #632]	@ (8002f70 <NoteOn+0x2f8>)
 8002cf8:	781b      	ldrb	r3, [r3, #0]
 8002cfa:	b2db      	uxtb	r3, r3
 8002cfc:	3b04      	subs	r3, #4
 8002cfe:	60bb      	str	r3, [r7, #8]

	if (shift > 0) {
 8002d00:	68bb      	ldr	r3, [r7, #8]
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	dd10      	ble.n	8002d28 <NoteOn+0xb0>
		//   ( 2)
		for (int k = 0; k < shift; k++)
 8002d06:	2300      	movs	r3, #0
 8002d08:	623b      	str	r3, [r7, #32]
 8002d0a:	e008      	b.n	8002d1e <NoteOn+0xa6>
			final_freq *= 2.0f;
 8002d0c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002d10:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002d14:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
		for (int k = 0; k < shift; k++)
 8002d18:	6a3b      	ldr	r3, [r7, #32]
 8002d1a:	3301      	adds	r3, #1
 8002d1c:	623b      	str	r3, [r7, #32]
 8002d1e:	6a3a      	ldr	r2, [r7, #32]
 8002d20:	68bb      	ldr	r3, [r7, #8]
 8002d22:	429a      	cmp	r2, r3
 8002d24:	dbf2      	blt.n	8002d0c <NoteOn+0x94>
 8002d26:	e015      	b.n	8002d54 <NoteOn+0xdc>
	} else if (shift < 0) {
 8002d28:	68bb      	ldr	r3, [r7, #8]
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	da12      	bge.n	8002d54 <NoteOn+0xdc>
		//   ( )
		for (int k = 0; k < -shift; k++)
 8002d2e:	2300      	movs	r3, #0
 8002d30:	61fb      	str	r3, [r7, #28]
 8002d32:	e00a      	b.n	8002d4a <NoteOn+0xd2>
			final_freq *= 0.5f;
 8002d34:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002d38:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002d3c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d40:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
		for (int k = 0; k < -shift; k++)
 8002d44:	69fb      	ldr	r3, [r7, #28]
 8002d46:	3301      	adds	r3, #1
 8002d48:	61fb      	str	r3, [r7, #28]
 8002d4a:	68bb      	ldr	r3, [r7, #8]
 8002d4c:	425b      	negs	r3, r3
 8002d4e:	69fa      	ldr	r2, [r7, #28]
 8002d50:	429a      	cmp	r2, r3
 8002d52:	dbef      	blt.n	8002d34 <NoteOn+0xbc>
	}

	// 1. Attack (UI 1  5ms  )
	adsrs[new_voice_idx].attack_steps = g_ui_adsr.attack_steps
 8002d54:	4b87      	ldr	r3, [pc, #540]	@ (8002f74 <NoteOn+0x2fc>)
 8002d56:	681a      	ldr	r2, [r3, #0]
 8002d58:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
			* (5 * SAMPLES_PER_MS);
 8002d5c:	21dc      	movs	r1, #220	@ 0xdc
 8002d5e:	fb01 f202 	mul.w	r2, r1, r2
	adsrs[new_voice_idx].attack_steps = g_ui_adsr.attack_steps
 8002d62:	4981      	ldr	r1, [pc, #516]	@ (8002f68 <NoteOn+0x2f0>)
 8002d64:	202c      	movs	r0, #44	@ 0x2c
 8002d66:	fb00 f303 	mul.w	r3, r0, r3
 8002d6a:	440b      	add	r3, r1
 8002d6c:	3310      	adds	r3, #16
 8002d6e:	601a      	str	r2, [r3, #0]

	// 2. Decay
	adsrs[new_voice_idx].decay_steps = g_ui_adsr.decay_steps
 8002d70:	4b80      	ldr	r3, [pc, #512]	@ (8002f74 <NoteOn+0x2fc>)
 8002d72:	685a      	ldr	r2, [r3, #4]
 8002d74:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
			* (5 * SAMPLES_PER_MS);
 8002d78:	21dc      	movs	r1, #220	@ 0xdc
 8002d7a:	fb01 f202 	mul.w	r2, r1, r2
	adsrs[new_voice_idx].decay_steps = g_ui_adsr.decay_steps
 8002d7e:	497a      	ldr	r1, [pc, #488]	@ (8002f68 <NoteOn+0x2f0>)
 8002d80:	202c      	movs	r0, #44	@ 0x2c
 8002d82:	fb00 f303 	mul.w	r3, r0, r3
 8002d86:	440b      	add	r3, r1
 8002d88:	3314      	adds	r3, #20
 8002d8a:	601a      	str	r2, [r3, #0]

	// 3. Sustain (UI 0~100 -> 0.0 ~ 1.0  )
	adsrs[new_voice_idx].sustain_level = (float) g_ui_adsr.sustain_level
 8002d8c:	4b79      	ldr	r3, [pc, #484]	@ (8002f74 <NoteOn+0x2fc>)
 8002d8e:	689b      	ldr	r3, [r3, #8]
 8002d90:	ee07 3a90 	vmov	s15, r3
 8002d94:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002d98:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
			/ 100.0f;
 8002d9c:	eddf 6a76 	vldr	s13, [pc, #472]	@ 8002f78 <NoteOn+0x300>
 8002da0:	eec7 7a26 	vdiv.f32	s15, s14, s13
	adsrs[new_voice_idx].sustain_level = (float) g_ui_adsr.sustain_level
 8002da4:	4a70      	ldr	r2, [pc, #448]	@ (8002f68 <NoteOn+0x2f0>)
 8002da6:	212c      	movs	r1, #44	@ 0x2c
 8002da8:	fb01 f303 	mul.w	r3, r1, r3
 8002dac:	4413      	add	r3, r2
 8002dae:	3318      	adds	r3, #24
 8002db0:	edc3 7a00 	vstr	s15, [r3]

	// 4. Release
	adsrs[new_voice_idx].release_steps = g_ui_adsr.release_steps
 8002db4:	4b6f      	ldr	r3, [pc, #444]	@ (8002f74 <NoteOn+0x2fc>)
 8002db6:	68da      	ldr	r2, [r3, #12]
 8002db8:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
			* (5 * SAMPLES_PER_MS);
 8002dbc:	21dc      	movs	r1, #220	@ 0xdc
 8002dbe:	fb01 f202 	mul.w	r2, r1, r2
	adsrs[new_voice_idx].release_steps = g_ui_adsr.release_steps
 8002dc2:	4969      	ldr	r1, [pc, #420]	@ (8002f68 <NoteOn+0x2f0>)
 8002dc4:	202c      	movs	r0, #44	@ 0x2c
 8002dc6:	fb00 f303 	mul.w	r3, r0, r3
 8002dca:	440b      	add	r3, r1
 8002dcc:	331c      	adds	r3, #28
 8002dce:	601a      	str	r2, [r3, #0]

	adsrs[new_voice_idx].freq = final_freq;
 8002dd0:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8002dd4:	4a64      	ldr	r2, [pc, #400]	@ (8002f68 <NoteOn+0x2f0>)
 8002dd6:	212c      	movs	r1, #44	@ 0x2c
 8002dd8:	fb01 f303 	mul.w	r3, r1, r3
 8002ddc:	4413      	add	r3, r2
 8002dde:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002de0:	601a      	str	r2, [r3, #0]
	adsrs[new_voice_idx].count = ++count;
 8002de2:	4b66      	ldr	r3, [pc, #408]	@ (8002f7c <NoteOn+0x304>)
 8002de4:	f993 3000 	ldrsb.w	r3, [r3]
 8002de8:	b2db      	uxtb	r3, r3
 8002dea:	3301      	adds	r3, #1
 8002dec:	b2db      	uxtb	r3, r3
 8002dee:	b25a      	sxtb	r2, r3
 8002df0:	4b62      	ldr	r3, [pc, #392]	@ (8002f7c <NoteOn+0x304>)
 8002df2:	701a      	strb	r2, [r3, #0]
 8002df4:	4b61      	ldr	r3, [pc, #388]	@ (8002f7c <NoteOn+0x304>)
 8002df6:	f993 2000 	ldrsb.w	r2, [r3]
 8002dfa:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8002dfe:	b2d0      	uxtb	r0, r2
 8002e00:	4a59      	ldr	r2, [pc, #356]	@ (8002f68 <NoteOn+0x2f0>)
 8002e02:	212c      	movs	r1, #44	@ 0x2c
 8002e04:	fb01 f303 	mul.w	r3, r1, r3
 8002e08:	4413      	add	r3, r2
 8002e0a:	3304      	adds	r3, #4
 8002e0c:	4602      	mov	r2, r0
 8002e0e:	701a      	strb	r2, [r3, #0]
	adsrs[new_voice_idx].state = ADSR_ATTACK;
 8002e10:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8002e14:	4a54      	ldr	r2, [pc, #336]	@ (8002f68 <NoteOn+0x2f0>)
 8002e16:	212c      	movs	r1, #44	@ 0x2c
 8002e18:	fb01 f303 	mul.w	r3, r1, r3
 8002e1c:	4413      	add	r3, r2
 8002e1e:	3320      	adds	r3, #32
 8002e20:	2201      	movs	r2, #1
 8002e22:	701a      	strb	r2, [r3, #0]
	// [] Step Value  (Attack  )
	if (adsrs[new_voice_idx].attack_steps > 0) {
 8002e24:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8002e28:	4a4f      	ldr	r2, [pc, #316]	@ (8002f68 <NoteOn+0x2f0>)
 8002e2a:	212c      	movs	r1, #44	@ 0x2c
 8002e2c:	fb01 f303 	mul.w	r3, r1, r3
 8002e30:	4413      	add	r3, r2
 8002e32:	3310      	adds	r3, #16
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d01b      	beq.n	8002e72 <NoteOn+0x1fa>
		adsrs[new_voice_idx].step_val = 1.0f
				/ (float) adsrs[new_voice_idx].attack_steps;
 8002e3a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8002e3e:	4a4a      	ldr	r2, [pc, #296]	@ (8002f68 <NoteOn+0x2f0>)
 8002e40:	212c      	movs	r1, #44	@ 0x2c
 8002e42:	fb01 f303 	mul.w	r3, r1, r3
 8002e46:	4413      	add	r3, r2
 8002e48:	3310      	adds	r3, #16
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	ee07 3a90 	vmov	s15, r3
 8002e50:	eeb8 7a67 	vcvt.f32.u32	s14, s15
		adsrs[new_voice_idx].step_val = 1.0f
 8002e54:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
				/ (float) adsrs[new_voice_idx].attack_steps;
 8002e58:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002e5c:	eec6 7a87 	vdiv.f32	s15, s13, s14
		adsrs[new_voice_idx].step_val = 1.0f
 8002e60:	4a41      	ldr	r2, [pc, #260]	@ (8002f68 <NoteOn+0x2f0>)
 8002e62:	212c      	movs	r1, #44	@ 0x2c
 8002e64:	fb01 f303 	mul.w	r3, r1, r3
 8002e68:	4413      	add	r3, r2
 8002e6a:	3328      	adds	r3, #40	@ 0x28
 8002e6c:	edc3 7a00 	vstr	s15, [r3]
 8002e70:	e00a      	b.n	8002e88 <NoteOn+0x210>
	} else {
		adsrs[new_voice_idx].step_val = 1.0f; //   
 8002e72:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8002e76:	4a3c      	ldr	r2, [pc, #240]	@ (8002f68 <NoteOn+0x2f0>)
 8002e78:	212c      	movs	r1, #44	@ 0x2c
 8002e7a:	fb01 f303 	mul.w	r3, r1, r3
 8002e7e:	4413      	add	r3, r2
 8002e80:	3328      	adds	r3, #40	@ 0x28
 8002e82:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8002e86:	601a      	str	r2, [r3, #0]
	}

	adsrs[new_voice_idx].tuning_word = (uint32_t) ((double) final_freq
 8002e88:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002e8a:	f7fd fb75 	bl	8000578 <__aeabi_f2d>
			* 4294967296.0 / (double) SAMPLE_RATE);
 8002e8e:	f04f 0200 	mov.w	r2, #0
 8002e92:	4b3b      	ldr	r3, [pc, #236]	@ (8002f80 <NoteOn+0x308>)
 8002e94:	f7fd fbc8 	bl	8000628 <__aeabi_dmul>
 8002e98:	4602      	mov	r2, r0
 8002e9a:	460b      	mov	r3, r1
 8002e9c:	4610      	mov	r0, r2
 8002e9e:	4619      	mov	r1, r3
 8002ea0:	a32f      	add	r3, pc, #188	@ (adr r3, 8002f60 <NoteOn+0x2e8>)
 8002ea2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ea6:	f7fd fce9 	bl	800087c <__aeabi_ddiv>
 8002eaa:	4602      	mov	r2, r0
 8002eac:	460b      	mov	r3, r1
	adsrs[new_voice_idx].tuning_word = (uint32_t) ((double) final_freq
 8002eae:	f997 402f 	ldrsb.w	r4, [r7, #47]	@ 0x2f
 8002eb2:	4610      	mov	r0, r2
 8002eb4:	4619      	mov	r1, r3
 8002eb6:	f7fd fe8f 	bl	8000bd8 <__aeabi_d2uiz>
 8002eba:	4602      	mov	r2, r0
 8002ebc:	492a      	ldr	r1, [pc, #168]	@ (8002f68 <NoteOn+0x2f0>)
 8002ebe:	232c      	movs	r3, #44	@ 0x2c
 8002ec0:	fb04 f303 	mul.w	r3, r4, r3
 8002ec4:	440b      	add	r3, r1
 8002ec6:	330c      	adds	r3, #12
 8002ec8:	601a      	str	r2, [r3, #0]

	//   0
	adsrs[new_voice_idx].current_level = 0.0f;
 8002eca:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8002ece:	4a26      	ldr	r2, [pc, #152]	@ (8002f68 <NoteOn+0x2f0>)
 8002ed0:	212c      	movs	r1, #44	@ 0x2c
 8002ed2:	fb01 f303 	mul.w	r3, r1, r3
 8002ed6:	4413      	add	r3, r2
 8002ed8:	3324      	adds	r3, #36	@ 0x24
 8002eda:	f04f 0200 	mov.w	r2, #0
 8002ede:	601a      	str	r2, [r3, #0]
//    printf("idle to attack\n");

	if (count >= 127) {
 8002ee0:	4b26      	ldr	r3, [pc, #152]	@ (8002f7c <NoteOn+0x304>)
 8002ee2:	f993 3000 	ldrsb.w	r3, [r3]
 8002ee6:	2b7f      	cmp	r3, #127	@ 0x7f
 8002ee8:	f040 8084 	bne.w	8002ff4 <NoteOn+0x37c>
		int8_t min = 127;
 8002eec:	237f      	movs	r3, #127	@ 0x7f
 8002eee:	76fb      	strb	r3, [r7, #27]

		// 1)  voice  count 
		for (int i = 0; i < MAX_VOICES; i++) {
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	617b      	str	r3, [r7, #20]
 8002ef4:	e022      	b.n	8002f3c <NoteOn+0x2c4>
			if (adsrs[i].state != ADSR_IDLE && adsrs[i].count < min) {
 8002ef6:	4a1c      	ldr	r2, [pc, #112]	@ (8002f68 <NoteOn+0x2f0>)
 8002ef8:	697b      	ldr	r3, [r7, #20]
 8002efa:	212c      	movs	r1, #44	@ 0x2c
 8002efc:	fb01 f303 	mul.w	r3, r1, r3
 8002f00:	4413      	add	r3, r2
 8002f02:	3320      	adds	r3, #32
 8002f04:	781b      	ldrb	r3, [r3, #0]
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d015      	beq.n	8002f36 <NoteOn+0x2be>
 8002f0a:	4a17      	ldr	r2, [pc, #92]	@ (8002f68 <NoteOn+0x2f0>)
 8002f0c:	697b      	ldr	r3, [r7, #20]
 8002f0e:	212c      	movs	r1, #44	@ 0x2c
 8002f10:	fb01 f303 	mul.w	r3, r1, r3
 8002f14:	4413      	add	r3, r2
 8002f16:	3304      	adds	r3, #4
 8002f18:	781b      	ldrb	r3, [r3, #0]
 8002f1a:	461a      	mov	r2, r3
 8002f1c:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8002f20:	429a      	cmp	r2, r3
 8002f22:	da08      	bge.n	8002f36 <NoteOn+0x2be>
				min = adsrs[i].count;
 8002f24:	4a10      	ldr	r2, [pc, #64]	@ (8002f68 <NoteOn+0x2f0>)
 8002f26:	697b      	ldr	r3, [r7, #20]
 8002f28:	212c      	movs	r1, #44	@ 0x2c
 8002f2a:	fb01 f303 	mul.w	r3, r1, r3
 8002f2e:	4413      	add	r3, r2
 8002f30:	3304      	adds	r3, #4
 8002f32:	781b      	ldrb	r3, [r3, #0]
 8002f34:	76fb      	strb	r3, [r7, #27]
		for (int i = 0; i < MAX_VOICES; i++) {
 8002f36:	697b      	ldr	r3, [r7, #20]
 8002f38:	3301      	adds	r3, #1
 8002f3a:	617b      	str	r3, [r7, #20]
 8002f3c:	697b      	ldr	r3, [r7, #20]
 8002f3e:	2b02      	cmp	r3, #2
 8002f40:	ddd9      	ble.n	8002ef6 <NoteOn+0x27e>
			}
		}
		//  voice    
		if (min == 127) {
 8002f42:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8002f46:	2b7f      	cmp	r3, #127	@ 0x7f
 8002f48:	d103      	bne.n	8002f52 <NoteOn+0x2da>
			count = 0;
 8002f4a:	4b0c      	ldr	r3, [pc, #48]	@ (8002f7c <NoteOn+0x304>)
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	701a      	strb	r2, [r3, #0]
 8002f50:	e050      	b.n	8002ff4 <NoteOn+0x37c>
		} else {
			int8_t offset = (int8_t) (min - 1);
 8002f52:	7efb      	ldrb	r3, [r7, #27]
 8002f54:	3b01      	subs	r3, #1
 8002f56:	b2db      	uxtb	r3, r3
 8002f58:	71fb      	strb	r3, [r7, #7]

			// 2)  voice count    ( )
			for (int i = 0; i < MAX_VOICES; i++) {
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	613b      	str	r3, [r7, #16]
 8002f5e:	e03c      	b.n	8002fda <NoteOn+0x362>
 8002f60:	00000000 	.word	0x00000000
 8002f64:	40e58880 	.word	0x40e58880
 8002f68:	20003f2c 	.word	0x20003f2c
 8002f6c:	20000044 	.word	0x20000044
 8002f70:	2000009c 	.word	0x2000009c
 8002f74:	2000008c 	.word	0x2000008c
 8002f78:	42c80000 	.word	0x42c80000
 8002f7c:	20003fb0 	.word	0x20003fb0
 8002f80:	41f00000 	.word	0x41f00000
				if (adsrs[i].state != ADSR_IDLE) {
 8002f84:	4a22      	ldr	r2, [pc, #136]	@ (8003010 <NoteOn+0x398>)
 8002f86:	693b      	ldr	r3, [r7, #16]
 8002f88:	212c      	movs	r1, #44	@ 0x2c
 8002f8a:	fb01 f303 	mul.w	r3, r1, r3
 8002f8e:	4413      	add	r3, r2
 8002f90:	3320      	adds	r3, #32
 8002f92:	781b      	ldrb	r3, [r3, #0]
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d014      	beq.n	8002fc2 <NoteOn+0x34a>
					adsrs[i].count -= offset;
 8002f98:	4a1d      	ldr	r2, [pc, #116]	@ (8003010 <NoteOn+0x398>)
 8002f9a:	693b      	ldr	r3, [r7, #16]
 8002f9c:	212c      	movs	r1, #44	@ 0x2c
 8002f9e:	fb01 f303 	mul.w	r3, r1, r3
 8002fa2:	4413      	add	r3, r2
 8002fa4:	3304      	adds	r3, #4
 8002fa6:	781a      	ldrb	r2, [r3, #0]
 8002fa8:	79fb      	ldrb	r3, [r7, #7]
 8002faa:	1ad3      	subs	r3, r2, r3
 8002fac:	b2d8      	uxtb	r0, r3
 8002fae:	4a18      	ldr	r2, [pc, #96]	@ (8003010 <NoteOn+0x398>)
 8002fb0:	693b      	ldr	r3, [r7, #16]
 8002fb2:	212c      	movs	r1, #44	@ 0x2c
 8002fb4:	fb01 f303 	mul.w	r3, r1, r3
 8002fb8:	4413      	add	r3, r2
 8002fba:	3304      	adds	r3, #4
 8002fbc:	4602      	mov	r2, r0
 8002fbe:	701a      	strb	r2, [r3, #0]
 8002fc0:	e008      	b.n	8002fd4 <NoteOn+0x35c>
				} else {
					adsrs[i].count = 0;
 8002fc2:	4a13      	ldr	r2, [pc, #76]	@ (8003010 <NoteOn+0x398>)
 8002fc4:	693b      	ldr	r3, [r7, #16]
 8002fc6:	212c      	movs	r1, #44	@ 0x2c
 8002fc8:	fb01 f303 	mul.w	r3, r1, r3
 8002fcc:	4413      	add	r3, r2
 8002fce:	3304      	adds	r3, #4
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	701a      	strb	r2, [r3, #0]
			for (int i = 0; i < MAX_VOICES; i++) {
 8002fd4:	693b      	ldr	r3, [r7, #16]
 8002fd6:	3301      	adds	r3, #1
 8002fd8:	613b      	str	r3, [r7, #16]
 8002fda:	693b      	ldr	r3, [r7, #16]
 8002fdc:	2b02      	cmp	r3, #2
 8002fde:	ddd1      	ble.n	8002f84 <NoteOn+0x30c>
				}
			}
			// 3)  count   
			count -= offset;
 8002fe0:	4b0c      	ldr	r3, [pc, #48]	@ (8003014 <NoteOn+0x39c>)
 8002fe2:	f993 3000 	ldrsb.w	r3, [r3]
 8002fe6:	b2da      	uxtb	r2, r3
 8002fe8:	79fb      	ldrb	r3, [r7, #7]
 8002fea:	1ad3      	subs	r3, r2, r3
 8002fec:	b2db      	uxtb	r3, r3
 8002fee:	b25a      	sxtb	r2, r3
 8002ff0:	4b08      	ldr	r3, [pc, #32]	@ (8003014 <NoteOn+0x39c>)
 8002ff2:	701a      	strb	r2, [r3, #0]

		}
	}
	count_arr[KEY] = count;
 8002ff4:	4b07      	ldr	r3, [pc, #28]	@ (8003014 <NoteOn+0x39c>)
 8002ff6:	f993 1000 	ldrsb.w	r1, [r3]
 8002ffa:	4b07      	ldr	r3, [pc, #28]	@ (8003018 <NoteOn+0x3a0>)
 8002ffc:	781b      	ldrb	r3, [r3, #0]
 8002ffe:	b2db      	uxtb	r3, r3
 8003000:	461a      	mov	r2, r3
 8003002:	b2c9      	uxtb	r1, r1
 8003004:	4b05      	ldr	r3, [pc, #20]	@ (800301c <NoteOn+0x3a4>)
 8003006:	5499      	strb	r1, [r3, r2]
}
 8003008:	bf00      	nop
 800300a:	3734      	adds	r7, #52	@ 0x34
 800300c:	46bd      	mov	sp, r7
 800300e:	bd90      	pop	{r4, r7, pc}
 8003010:	20003f2c 	.word	0x20003f2c
 8003014:	20003fb0 	.word	0x20003fb0
 8003018:	200002c4 	.word	0x200002c4
 800301c:	20000718 	.word	0x20000718

08003020 <NoteOff>:

void NoteOff(void) {
 8003020:	b480      	push	{r7}
 8003022:	b083      	sub	sp, #12
 8003024:	af00      	add	r7, sp, #0

	for (int i = 0; i < MAX_VOICES; i++) {
 8003026:	2300      	movs	r3, #0
 8003028:	607b      	str	r3, [r7, #4]
 800302a:	e03c      	b.n	80030a6 <NoteOff+0x86>
		if (adsrs[i].count == count_arr[KEY]) {
 800302c:	4a23      	ldr	r2, [pc, #140]	@ (80030bc <NoteOff+0x9c>)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	212c      	movs	r1, #44	@ 0x2c
 8003032:	fb01 f303 	mul.w	r3, r1, r3
 8003036:	4413      	add	r3, r2
 8003038:	3304      	adds	r3, #4
 800303a:	781a      	ldrb	r2, [r3, #0]
 800303c:	4b20      	ldr	r3, [pc, #128]	@ (80030c0 <NoteOff+0xa0>)
 800303e:	781b      	ldrb	r3, [r3, #0]
 8003040:	b2db      	uxtb	r3, r3
 8003042:	4619      	mov	r1, r3
 8003044:	4b1f      	ldr	r3, [pc, #124]	@ (80030c4 <NoteOff+0xa4>)
 8003046:	5c5b      	ldrb	r3, [r3, r1]
 8003048:	429a      	cmp	r2, r3
 800304a:	d129      	bne.n	80030a0 <NoteOff+0x80>
			adsrs[i].state = ADSR_RELEASE;
 800304c:	4a1b      	ldr	r2, [pc, #108]	@ (80030bc <NoteOff+0x9c>)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	212c      	movs	r1, #44	@ 0x2c
 8003052:	fb01 f303 	mul.w	r3, r1, r3
 8003056:	4413      	add	r3, r2
 8003058:	3320      	adds	r3, #32
 800305a:	2204      	movs	r2, #4
 800305c:	701a      	strb	r2, [r3, #0]
			adsrs[i].step_val = adsrs[i].current_level
 800305e:	4a17      	ldr	r2, [pc, #92]	@ (80030bc <NoteOff+0x9c>)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	212c      	movs	r1, #44	@ 0x2c
 8003064:	fb01 f303 	mul.w	r3, r1, r3
 8003068:	4413      	add	r3, r2
 800306a:	3324      	adds	r3, #36	@ 0x24
 800306c:	edd3 6a00 	vldr	s13, [r3]
					/ (float) adsrs[i].release_steps;
 8003070:	4a12      	ldr	r2, [pc, #72]	@ (80030bc <NoteOff+0x9c>)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	212c      	movs	r1, #44	@ 0x2c
 8003076:	fb01 f303 	mul.w	r3, r1, r3
 800307a:	4413      	add	r3, r2
 800307c:	331c      	adds	r3, #28
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	ee07 3a90 	vmov	s15, r3
 8003084:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003088:	eec6 7a87 	vdiv.f32	s15, s13, s14
			adsrs[i].step_val = adsrs[i].current_level
 800308c:	4a0b      	ldr	r2, [pc, #44]	@ (80030bc <NoteOff+0x9c>)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	212c      	movs	r1, #44	@ 0x2c
 8003092:	fb01 f303 	mul.w	r3, r1, r3
 8003096:	4413      	add	r3, r2
 8003098:	3328      	adds	r3, #40	@ 0x28
 800309a:	edc3 7a00 	vstr	s15, [r3]
			break;
 800309e:	e006      	b.n	80030ae <NoteOff+0x8e>
	for (int i = 0; i < MAX_VOICES; i++) {
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	3301      	adds	r3, #1
 80030a4:	607b      	str	r3, [r7, #4]
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	2b02      	cmp	r3, #2
 80030aa:	ddbf      	ble.n	800302c <NoteOff+0xc>
		}
	}

}
 80030ac:	bf00      	nop
 80030ae:	bf00      	nop
 80030b0:	370c      	adds	r7, #12
 80030b2:	46bd      	mov	sp, r7
 80030b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b8:	4770      	bx	lr
 80030ba:	bf00      	nop
 80030bc:	20003f2c 	.word	0x20003f2c
 80030c0:	200002c4 	.word	0x200002c4
 80030c4:	20000718 	.word	0x20000718

080030c8 <Init_All_LUTs>:

void Init_All_LUTs(void) {
 80030c8:	b580      	push	{r7, lr}
 80030ca:	ed2d 8b02 	vpush	{d8}
 80030ce:	b084      	sub	sp, #16
 80030d0:	af00      	add	r7, sp, #0
	int16_t amplitude = 7000; //   ,     32,767
 80030d2:	f641 3358 	movw	r3, #7000	@ 0x1b58
 80030d6:	817b      	strh	r3, [r7, #10]

	for (int i = 0; i < LUT_SIZE; i++) {
 80030d8:	2300      	movs	r3, #0
 80030da:	60fb      	str	r3, [r7, #12]
 80030dc:	e061      	b.n	80031a2 <Init_All_LUTs+0xda>
		// 1. Sine Wave ( )
		sine_lut[i] = (int16_t) (amplitude
				* sinf(2.0f * 3.141592f * (float) i / (float) LUT_SIZE));
 80030de:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80030e2:	ee07 3a90 	vmov	s15, r3
 80030e6:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	ee07 3a90 	vmov	s15, r3
 80030f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80030f4:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 80031b8 <Init_All_LUTs+0xf0>
 80030f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80030fc:	eddf 6a2f 	vldr	s13, [pc, #188]	@ 80031bc <Init_All_LUTs+0xf4>
 8003100:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003104:	eeb0 0a47 	vmov.f32	s0, s14
 8003108:	f00b f9aa 	bl	800e460 <sinf>
 800310c:	eef0 7a40 	vmov.f32	s15, s0
 8003110:	ee68 7a27 	vmul.f32	s15, s16, s15
		sine_lut[i] = (int16_t) (amplitude
 8003114:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003118:	ee17 3a90 	vmov	r3, s15
 800311c:	b219      	sxth	r1, r3
 800311e:	4a28      	ldr	r2, [pc, #160]	@ (80031c0 <Init_All_LUTs+0xf8>)
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

		// 2. Sawtooth Wave (: -Amp ~ +Amp  )
		// : -Amp + (2 * Amp * i / Size)
		float saw_val = -amplitude + (2.0f * amplitude * i / (float) LUT_SIZE);
 8003126:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800312a:	425b      	negs	r3, r3
 800312c:	ee07 3a90 	vmov	s15, r3
 8003130:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003134:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003138:	ee07 3a90 	vmov	s15, r3
 800313c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003140:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	ee07 3a90 	vmov	s15, r3
 800314a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800314e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003152:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 80031bc <Init_All_LUTs+0xf4>
 8003156:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800315a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800315e:	edc7 7a01 	vstr	s15, [r7, #4]
		saw_lut[i] = (int16_t) saw_val;
 8003162:	edd7 7a01 	vldr	s15, [r7, #4]
 8003166:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800316a:	ee17 3a90 	vmov	r3, s15
 800316e:	b219      	sxth	r1, r3
 8003170:	4a14      	ldr	r2, [pc, #80]	@ (80031c4 <Init_All_LUTs+0xfc>)
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

		// 3. Square Wave (:  +Amp,  -Amp)
		if (i < LUT_SIZE / 2) {
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800317e:	da05      	bge.n	800318c <Init_All_LUTs+0xc4>
			square_lut[i] = amplitude;
 8003180:	4911      	ldr	r1, [pc, #68]	@ (80031c8 <Init_All_LUTs+0x100>)
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	897a      	ldrh	r2, [r7, #10]
 8003186:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
 800318a:	e007      	b.n	800319c <Init_All_LUTs+0xd4>
		} else {
			square_lut[i] = -amplitude;
 800318c:	897b      	ldrh	r3, [r7, #10]
 800318e:	425b      	negs	r3, r3
 8003190:	b29b      	uxth	r3, r3
 8003192:	b219      	sxth	r1, r3
 8003194:	4a0c      	ldr	r2, [pc, #48]	@ (80031c8 <Init_All_LUTs+0x100>)
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int i = 0; i < LUT_SIZE; i++) {
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	3301      	adds	r3, #1
 80031a0:	60fb      	str	r3, [r7, #12]
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80031a8:	db99      	blt.n	80030de <Init_All_LUTs+0x16>
		}
	}
}
 80031aa:	bf00      	nop
 80031ac:	bf00      	nop
 80031ae:	3710      	adds	r7, #16
 80031b0:	46bd      	mov	sp, r7
 80031b2:	ecbd 8b02 	vpop	{d8}
 80031b6:	bd80      	pop	{r7, pc}
 80031b8:	40c90fd8 	.word	0x40c90fd8
 80031bc:	44800000 	.word	0x44800000
 80031c0:	20002720 	.word	0x20002720
 80031c4:	20002f20 	.word	0x20002f20
 80031c8:	20003720 	.word	0x20003720

080031cc <Calc_Wave_LUT>:

void Calc_Wave_LUT(int16_t *buffer, int length) {
 80031cc:	b580      	push	{r7, lr}
 80031ce:	b08e      	sub	sp, #56	@ 0x38
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
 80031d4:	6039      	str	r1, [r7, #0]

	//      ( )
	static Biquad lpf;
	static int inited = 0;

	if (!inited) {
 80031d6:	4bb3      	ldr	r3, [pc, #716]	@ (80034a4 <Calc_Wave_LUT+0x2d8>)
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d114      	bne.n	8003208 <Calc_Wave_LUT+0x3c>
		biquad_reset(&lpf);
 80031de:	48b2      	ldr	r0, [pc, #712]	@ (80034a8 <Calc_Wave_LUT+0x2dc>)
 80031e0:	f7fe fd70 	bl	8001cc4 <biquad_reset>
		biquad_set_lpf(&lpf, (float) SAMPLE_RATE, g_lpf_FC, g_lpf_Q); //  Fs SAMPLE_RATE
 80031e4:	4bb1      	ldr	r3, [pc, #708]	@ (80034ac <Calc_Wave_LUT+0x2e0>)
 80031e6:	edd3 7a00 	vldr	s15, [r3]
 80031ea:	4bb1      	ldr	r3, [pc, #708]	@ (80034b0 <Calc_Wave_LUT+0x2e4>)
 80031ec:	ed93 7a00 	vldr	s14, [r3]
 80031f0:	eeb0 1a47 	vmov.f32	s2, s14
 80031f4:	eef0 0a67 	vmov.f32	s1, s15
 80031f8:	ed9f 0aae 	vldr	s0, [pc, #696]	@ 80034b4 <Calc_Wave_LUT+0x2e8>
 80031fc:	48aa      	ldr	r0, [pc, #680]	@ (80034a8 <Calc_Wave_LUT+0x2dc>)
 80031fe:	f7fe fd7f 	bl	8001d00 <biquad_set_lpf>
		inited = 1;
 8003202:	4ba8      	ldr	r3, [pc, #672]	@ (80034a4 <Calc_Wave_LUT+0x2d8>)
 8003204:	2201      	movs	r2, #1
 8003206:	601a      	str	r2, [r3, #0]
	}

	if (g_lpf_dirty) {
 8003208:	4bab      	ldr	r3, [pc, #684]	@ (80034b8 <Calc_Wave_LUT+0x2ec>)
 800320a:	781b      	ldrb	r3, [r3, #0]
 800320c:	b2db      	uxtb	r3, r3
 800320e:	2b00      	cmp	r3, #0
 8003210:	d011      	beq.n	8003236 <Calc_Wave_LUT+0x6a>
		g_lpf_dirty = 0;
 8003212:	4ba9      	ldr	r3, [pc, #676]	@ (80034b8 <Calc_Wave_LUT+0x2ec>)
 8003214:	2200      	movs	r2, #0
 8003216:	701a      	strb	r2, [r3, #0]
		biquad_set_lpf(&lpf, (float) SAMPLE_RATE, g_lpf_FC, g_lpf_Q);
 8003218:	4ba4      	ldr	r3, [pc, #656]	@ (80034ac <Calc_Wave_LUT+0x2e0>)
 800321a:	edd3 7a00 	vldr	s15, [r3]
 800321e:	4ba4      	ldr	r3, [pc, #656]	@ (80034b0 <Calc_Wave_LUT+0x2e4>)
 8003220:	ed93 7a00 	vldr	s14, [r3]
 8003224:	eeb0 1a47 	vmov.f32	s2, s14
 8003228:	eef0 0a67 	vmov.f32	s1, s15
 800322c:	ed9f 0aa1 	vldr	s0, [pc, #644]	@ 80034b4 <Calc_Wave_LUT+0x2e8>
 8003230:	489d      	ldr	r0, [pc, #628]	@ (80034a8 <Calc_Wave_LUT+0x2dc>)
 8003232:	f7fe fd65 	bl	8001d00 <biquad_set_lpf>
	}

	for (int i = 0; i < length; i += 2) {
 8003236:	2300      	movs	r3, #0
 8003238:	637b      	str	r3, [r7, #52]	@ 0x34
 800323a:	e21e      	b.n	800367a <Calc_Wave_LUT+0x4ae>
		buffer[i] = 0;
 800323c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800323e:	005b      	lsls	r3, r3, #1
 8003240:	687a      	ldr	r2, [r7, #4]
 8003242:	4413      	add	r3, r2
 8003244:	2200      	movs	r2, #0
 8003246:	801a      	strh	r2, [r3, #0]
		buffer[i + 1] = 0;
 8003248:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800324a:	3301      	adds	r3, #1
 800324c:	005b      	lsls	r3, r3, #1
 800324e:	687a      	ldr	r2, [r7, #4]
 8003250:	4413      	add	r3, r2
 8003252:	2200      	movs	r2, #0
 8003254:	801a      	strh	r2, [r3, #0]
		float s = 0;
 8003256:	f04f 0300 	mov.w	r3, #0
 800325a:	633b      	str	r3, [r7, #48]	@ 0x30
		for (int voice_idx = 0; voice_idx < MAX_VOICES; voice_idx++) {
 800325c:	2300      	movs	r3, #0
 800325e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003260:	e1a8      	b.n	80035b4 <Calc_Wave_LUT+0x3e8>
			target_freq = adsrs[voice_idx].freq;
 8003262:	4a96      	ldr	r2, [pc, #600]	@ (80034bc <Calc_Wave_LUT+0x2f0>)
 8003264:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003266:	212c      	movs	r1, #44	@ 0x2c
 8003268:	fb01 f303 	mul.w	r3, r1, r3
 800326c:	4413      	add	r3, r2
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	4a93      	ldr	r2, [pc, #588]	@ (80034c0 <Calc_Wave_LUT+0x2f4>)
 8003272:	6013      	str	r3, [r2, #0]
			tuning_word = adsrs[voice_idx].tuning_word; //(uint32_t)((double)target_freq * 4294967296.0 / (double)SAMPLE_RATE);
 8003274:	4a91      	ldr	r2, [pc, #580]	@ (80034bc <Calc_Wave_LUT+0x2f0>)
 8003276:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003278:	212c      	movs	r1, #44	@ 0x2c
 800327a:	fb01 f303 	mul.w	r3, r1, r3
 800327e:	4413      	add	r3, r2
 8003280:	330c      	adds	r3, #12
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	4a8f      	ldr	r2, [pc, #572]	@ (80034c4 <Calc_Wave_LUT+0x2f8>)
 8003286:	6013      	str	r3, [r2, #0]

			// --- [1] ADSR    ---
			switch (adsrs[voice_idx].state) {
 8003288:	4a8c      	ldr	r2, [pc, #560]	@ (80034bc <Calc_Wave_LUT+0x2f0>)
 800328a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800328c:	212c      	movs	r1, #44	@ 0x2c
 800328e:	fb01 f303 	mul.w	r3, r1, r3
 8003292:	4413      	add	r3, r2
 8003294:	3320      	adds	r3, #32
 8003296:	781b      	ldrb	r3, [r3, #0]
 8003298:	2b04      	cmp	r3, #4
 800329a:	f200 8129 	bhi.w	80034f0 <Calc_Wave_LUT+0x324>
 800329e:	a201      	add	r2, pc, #4	@ (adr r2, 80032a4 <Calc_Wave_LUT+0xd8>)
 80032a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032a4:	080032b9 	.word	0x080032b9
 80032a8:	080032cf 	.word	0x080032cf
 80032ac:	0800339b 	.word	0x0800339b
 80032b0:	080034f1 	.word	0x080034f1
 80032b4:	0800344d 	.word	0x0800344d
			case ADSR_IDLE:
				adsrs[voice_idx].current_level = 0.0f;
 80032b8:	4a80      	ldr	r2, [pc, #512]	@ (80034bc <Calc_Wave_LUT+0x2f0>)
 80032ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80032bc:	212c      	movs	r1, #44	@ 0x2c
 80032be:	fb01 f303 	mul.w	r3, r1, r3
 80032c2:	4413      	add	r3, r2
 80032c4:	3324      	adds	r3, #36	@ 0x24
 80032c6:	f04f 0200 	mov.w	r2, #0
 80032ca:	601a      	str	r2, [r3, #0]
				break;
 80032cc:	e110      	b.n	80034f0 <Calc_Wave_LUT+0x324>

			case ADSR_ATTACK:
				adsrs[voice_idx].current_level += adsrs[voice_idx].step_val;
 80032ce:	4a7b      	ldr	r2, [pc, #492]	@ (80034bc <Calc_Wave_LUT+0x2f0>)
 80032d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80032d2:	212c      	movs	r1, #44	@ 0x2c
 80032d4:	fb01 f303 	mul.w	r3, r1, r3
 80032d8:	4413      	add	r3, r2
 80032da:	3324      	adds	r3, #36	@ 0x24
 80032dc:	ed93 7a00 	vldr	s14, [r3]
 80032e0:	4a76      	ldr	r2, [pc, #472]	@ (80034bc <Calc_Wave_LUT+0x2f0>)
 80032e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80032e4:	212c      	movs	r1, #44	@ 0x2c
 80032e6:	fb01 f303 	mul.w	r3, r1, r3
 80032ea:	4413      	add	r3, r2
 80032ec:	3328      	adds	r3, #40	@ 0x28
 80032ee:	edd3 7a00 	vldr	s15, [r3]
 80032f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80032f6:	4a71      	ldr	r2, [pc, #452]	@ (80034bc <Calc_Wave_LUT+0x2f0>)
 80032f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80032fa:	212c      	movs	r1, #44	@ 0x2c
 80032fc:	fb01 f303 	mul.w	r3, r1, r3
 8003300:	4413      	add	r3, r2
 8003302:	3324      	adds	r3, #36	@ 0x24
 8003304:	edc3 7a00 	vstr	s15, [r3]

				if (adsrs[voice_idx].current_level >= 1.0f) {
 8003308:	4a6c      	ldr	r2, [pc, #432]	@ (80034bc <Calc_Wave_LUT+0x2f0>)
 800330a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800330c:	212c      	movs	r1, #44	@ 0x2c
 800330e:	fb01 f303 	mul.w	r3, r1, r3
 8003312:	4413      	add	r3, r2
 8003314:	3324      	adds	r3, #36	@ 0x24
 8003316:	edd3 7a00 	vldr	s15, [r3]
 800331a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800331e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003322:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003326:	da00      	bge.n	800332a <Calc_Wave_LUT+0x15e>
					adsrs[voice_idx].step_val = (1.0f
							- adsrs[voice_idx].sustain_level)
							/ (float) adsrs[voice_idx].decay_steps;
//					printf("attack to decay\n");
				}
				break;
 8003328:	e0e2      	b.n	80034f0 <Calc_Wave_LUT+0x324>
					adsrs[voice_idx].current_level = 1.0f;
 800332a:	4a64      	ldr	r2, [pc, #400]	@ (80034bc <Calc_Wave_LUT+0x2f0>)
 800332c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800332e:	212c      	movs	r1, #44	@ 0x2c
 8003330:	fb01 f303 	mul.w	r3, r1, r3
 8003334:	4413      	add	r3, r2
 8003336:	3324      	adds	r3, #36	@ 0x24
 8003338:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800333c:	601a      	str	r2, [r3, #0]
					adsrs[voice_idx].state = ADSR_DECAY;
 800333e:	4a5f      	ldr	r2, [pc, #380]	@ (80034bc <Calc_Wave_LUT+0x2f0>)
 8003340:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003342:	212c      	movs	r1, #44	@ 0x2c
 8003344:	fb01 f303 	mul.w	r3, r1, r3
 8003348:	4413      	add	r3, r2
 800334a:	3320      	adds	r3, #32
 800334c:	2202      	movs	r2, #2
 800334e:	701a      	strb	r2, [r3, #0]
							- adsrs[voice_idx].sustain_level)
 8003350:	4a5a      	ldr	r2, [pc, #360]	@ (80034bc <Calc_Wave_LUT+0x2f0>)
 8003352:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003354:	212c      	movs	r1, #44	@ 0x2c
 8003356:	fb01 f303 	mul.w	r3, r1, r3
 800335a:	4413      	add	r3, r2
 800335c:	3318      	adds	r3, #24
 800335e:	edd3 7a00 	vldr	s15, [r3]
 8003362:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003366:	ee77 6a67 	vsub.f32	s13, s14, s15
							/ (float) adsrs[voice_idx].decay_steps;
 800336a:	4a54      	ldr	r2, [pc, #336]	@ (80034bc <Calc_Wave_LUT+0x2f0>)
 800336c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800336e:	212c      	movs	r1, #44	@ 0x2c
 8003370:	fb01 f303 	mul.w	r3, r1, r3
 8003374:	4413      	add	r3, r2
 8003376:	3314      	adds	r3, #20
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	ee07 3a90 	vmov	s15, r3
 800337e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003382:	eec6 7a87 	vdiv.f32	s15, s13, s14
					adsrs[voice_idx].step_val = (1.0f
 8003386:	4a4d      	ldr	r2, [pc, #308]	@ (80034bc <Calc_Wave_LUT+0x2f0>)
 8003388:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800338a:	212c      	movs	r1, #44	@ 0x2c
 800338c:	fb01 f303 	mul.w	r3, r1, r3
 8003390:	4413      	add	r3, r2
 8003392:	3328      	adds	r3, #40	@ 0x28
 8003394:	edc3 7a00 	vstr	s15, [r3]
				break;
 8003398:	e0aa      	b.n	80034f0 <Calc_Wave_LUT+0x324>

			case ADSR_DECAY:
				adsrs[voice_idx].current_level -= adsrs[voice_idx].step_val;
 800339a:	4a48      	ldr	r2, [pc, #288]	@ (80034bc <Calc_Wave_LUT+0x2f0>)
 800339c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800339e:	212c      	movs	r1, #44	@ 0x2c
 80033a0:	fb01 f303 	mul.w	r3, r1, r3
 80033a4:	4413      	add	r3, r2
 80033a6:	3324      	adds	r3, #36	@ 0x24
 80033a8:	ed93 7a00 	vldr	s14, [r3]
 80033ac:	4a43      	ldr	r2, [pc, #268]	@ (80034bc <Calc_Wave_LUT+0x2f0>)
 80033ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80033b0:	212c      	movs	r1, #44	@ 0x2c
 80033b2:	fb01 f303 	mul.w	r3, r1, r3
 80033b6:	4413      	add	r3, r2
 80033b8:	3328      	adds	r3, #40	@ 0x28
 80033ba:	edd3 7a00 	vldr	s15, [r3]
 80033be:	ee77 7a67 	vsub.f32	s15, s14, s15
 80033c2:	4a3e      	ldr	r2, [pc, #248]	@ (80034bc <Calc_Wave_LUT+0x2f0>)
 80033c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80033c6:	212c      	movs	r1, #44	@ 0x2c
 80033c8:	fb01 f303 	mul.w	r3, r1, r3
 80033cc:	4413      	add	r3, r2
 80033ce:	3324      	adds	r3, #36	@ 0x24
 80033d0:	edc3 7a00 	vstr	s15, [r3]
				if (adsrs[voice_idx].current_level
 80033d4:	4a39      	ldr	r2, [pc, #228]	@ (80034bc <Calc_Wave_LUT+0x2f0>)
 80033d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80033d8:	212c      	movs	r1, #44	@ 0x2c
 80033da:	fb01 f303 	mul.w	r3, r1, r3
 80033de:	4413      	add	r3, r2
 80033e0:	3324      	adds	r3, #36	@ 0x24
 80033e2:	ed93 7a00 	vldr	s14, [r3]
						<= adsrs[voice_idx].sustain_level) {
 80033e6:	4a35      	ldr	r2, [pc, #212]	@ (80034bc <Calc_Wave_LUT+0x2f0>)
 80033e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80033ea:	212c      	movs	r1, #44	@ 0x2c
 80033ec:	fb01 f303 	mul.w	r3, r1, r3
 80033f0:	4413      	add	r3, r2
 80033f2:	3318      	adds	r3, #24
 80033f4:	edd3 7a00 	vldr	s15, [r3]
				if (adsrs[voice_idx].current_level
 80033f8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80033fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003400:	d900      	bls.n	8003404 <Calc_Wave_LUT+0x238>
							adsrs[voice_idx].sustain_level;
					adsrs[voice_idx].state = ADSR_SUSTAIN;
					adsrs[voice_idx].step_val = 0.0f;
//				    printf("ADSR_DECAY to ADSR_SUSTAIN\n");
				}
				break;
 8003402:	e075      	b.n	80034f0 <Calc_Wave_LUT+0x324>
							adsrs[voice_idx].sustain_level;
 8003404:	4a2d      	ldr	r2, [pc, #180]	@ (80034bc <Calc_Wave_LUT+0x2f0>)
 8003406:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003408:	212c      	movs	r1, #44	@ 0x2c
 800340a:	fb01 f303 	mul.w	r3, r1, r3
 800340e:	4413      	add	r3, r2
 8003410:	3318      	adds	r3, #24
 8003412:	681a      	ldr	r2, [r3, #0]
					adsrs[voice_idx].current_level =
 8003414:	4929      	ldr	r1, [pc, #164]	@ (80034bc <Calc_Wave_LUT+0x2f0>)
 8003416:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003418:	202c      	movs	r0, #44	@ 0x2c
 800341a:	fb00 f303 	mul.w	r3, r0, r3
 800341e:	440b      	add	r3, r1
 8003420:	3324      	adds	r3, #36	@ 0x24
 8003422:	601a      	str	r2, [r3, #0]
					adsrs[voice_idx].state = ADSR_SUSTAIN;
 8003424:	4a25      	ldr	r2, [pc, #148]	@ (80034bc <Calc_Wave_LUT+0x2f0>)
 8003426:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003428:	212c      	movs	r1, #44	@ 0x2c
 800342a:	fb01 f303 	mul.w	r3, r1, r3
 800342e:	4413      	add	r3, r2
 8003430:	3320      	adds	r3, #32
 8003432:	2203      	movs	r2, #3
 8003434:	701a      	strb	r2, [r3, #0]
					adsrs[voice_idx].step_val = 0.0f;
 8003436:	4a21      	ldr	r2, [pc, #132]	@ (80034bc <Calc_Wave_LUT+0x2f0>)
 8003438:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800343a:	212c      	movs	r1, #44	@ 0x2c
 800343c:	fb01 f303 	mul.w	r3, r1, r3
 8003440:	4413      	add	r3, r2
 8003442:	3328      	adds	r3, #40	@ 0x28
 8003444:	f04f 0200 	mov.w	r2, #0
 8003448:	601a      	str	r2, [r3, #0]
				break;
 800344a:	e051      	b.n	80034f0 <Calc_Wave_LUT+0x324>

			case ADSR_SUSTAIN:
				break;

			case ADSR_RELEASE:
				adsrs[voice_idx].current_level -= adsrs[voice_idx].step_val;
 800344c:	4a1b      	ldr	r2, [pc, #108]	@ (80034bc <Calc_Wave_LUT+0x2f0>)
 800344e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003450:	212c      	movs	r1, #44	@ 0x2c
 8003452:	fb01 f303 	mul.w	r3, r1, r3
 8003456:	4413      	add	r3, r2
 8003458:	3324      	adds	r3, #36	@ 0x24
 800345a:	ed93 7a00 	vldr	s14, [r3]
 800345e:	4a17      	ldr	r2, [pc, #92]	@ (80034bc <Calc_Wave_LUT+0x2f0>)
 8003460:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003462:	212c      	movs	r1, #44	@ 0x2c
 8003464:	fb01 f303 	mul.w	r3, r1, r3
 8003468:	4413      	add	r3, r2
 800346a:	3328      	adds	r3, #40	@ 0x28
 800346c:	edd3 7a00 	vldr	s15, [r3]
 8003470:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003474:	4a11      	ldr	r2, [pc, #68]	@ (80034bc <Calc_Wave_LUT+0x2f0>)
 8003476:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003478:	212c      	movs	r1, #44	@ 0x2c
 800347a:	fb01 f303 	mul.w	r3, r1, r3
 800347e:	4413      	add	r3, r2
 8003480:	3324      	adds	r3, #36	@ 0x24
 8003482:	edc3 7a00 	vstr	s15, [r3]
				if (adsrs[voice_idx].current_level <= 0.0f) {
 8003486:	4a0d      	ldr	r2, [pc, #52]	@ (80034bc <Calc_Wave_LUT+0x2f0>)
 8003488:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800348a:	212c      	movs	r1, #44	@ 0x2c
 800348c:	fb01 f303 	mul.w	r3, r1, r3
 8003490:	4413      	add	r3, r2
 8003492:	3324      	adds	r3, #36	@ 0x24
 8003494:	edd3 7a00 	vldr	s15, [r3]
 8003498:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800349c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034a0:	d912      	bls.n	80034c8 <Calc_Wave_LUT+0x2fc>
					adsrs[voice_idx].current_level = 0.0f;
					adsrs[voice_idx].state = ADSR_IDLE;
//					printf("ADSR_RELEASE to idle\n");
				}
				break;
 80034a2:	e024      	b.n	80034ee <Calc_Wave_LUT+0x322>
 80034a4:	20003fb4 	.word	0x20003fb4
 80034a8:	20003fb8 	.word	0x20003fb8
 80034ac:	2000004c 	.word	0x2000004c
 80034b0:	20000048 	.word	0x20000048
 80034b4:	472c4400 	.word	0x472c4400
 80034b8:	20000050 	.word	0x20000050
 80034bc:	20003f2c 	.word	0x20003f2c
 80034c0:	20000044 	.word	0x20000044
 80034c4:	20003f20 	.word	0x20003f20
					adsrs[voice_idx].current_level = 0.0f;
 80034c8:	4a87      	ldr	r2, [pc, #540]	@ (80036e8 <Calc_Wave_LUT+0x51c>)
 80034ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80034cc:	212c      	movs	r1, #44	@ 0x2c
 80034ce:	fb01 f303 	mul.w	r3, r1, r3
 80034d2:	4413      	add	r3, r2
 80034d4:	3324      	adds	r3, #36	@ 0x24
 80034d6:	f04f 0200 	mov.w	r2, #0
 80034da:	601a      	str	r2, [r3, #0]
					adsrs[voice_idx].state = ADSR_IDLE;
 80034dc:	4a82      	ldr	r2, [pc, #520]	@ (80036e8 <Calc_Wave_LUT+0x51c>)
 80034de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80034e0:	212c      	movs	r1, #44	@ 0x2c
 80034e2:	fb01 f303 	mul.w	r3, r1, r3
 80034e6:	4413      	add	r3, r2
 80034e8:	3320      	adds	r3, #32
 80034ea:	2200      	movs	r2, #0
 80034ec:	701a      	strb	r2, [r3, #0]
				break;
 80034ee:	bf00      	nop
			}

			// --- [2]   0 ---
			if (adsrs[voice_idx].current_level <= 0.0001f) {
 80034f0:	4a7d      	ldr	r2, [pc, #500]	@ (80036e8 <Calc_Wave_LUT+0x51c>)
 80034f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80034f4:	212c      	movs	r1, #44	@ 0x2c
 80034f6:	fb01 f303 	mul.w	r3, r1, r3
 80034fa:	4413      	add	r3, r2
 80034fc:	3324      	adds	r3, #36	@ 0x24
 80034fe:	edd3 7a00 	vldr	s15, [r3]
 8003502:	ed9f 7a7a 	vldr	s14, [pc, #488]	@ 80036ec <Calc_Wave_LUT+0x520>
 8003506:	eef4 7ac7 	vcmpe.f32	s15, s14
 800350a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800350e:	d813      	bhi.n	8003538 <Calc_Wave_LUT+0x36c>

				adsrs[voice_idx].phase_accumulator += tuning_word;
 8003510:	4a75      	ldr	r2, [pc, #468]	@ (80036e8 <Calc_Wave_LUT+0x51c>)
 8003512:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003514:	212c      	movs	r1, #44	@ 0x2c
 8003516:	fb01 f303 	mul.w	r3, r1, r3
 800351a:	4413      	add	r3, r2
 800351c:	3308      	adds	r3, #8
 800351e:	681a      	ldr	r2, [r3, #0]
 8003520:	4b73      	ldr	r3, [pc, #460]	@ (80036f0 <Calc_Wave_LUT+0x524>)
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	441a      	add	r2, r3
 8003526:	4970      	ldr	r1, [pc, #448]	@ (80036e8 <Calc_Wave_LUT+0x51c>)
 8003528:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800352a:	202c      	movs	r0, #44	@ 0x2c
 800352c:	fb00 f303 	mul.w	r3, r0, r3
 8003530:	440b      	add	r3, r1
 8003532:	3308      	adds	r3, #8
 8003534:	601a      	str	r2, [r3, #0]
				continue;
 8003536:	e03a      	b.n	80035ae <Calc_Wave_LUT+0x3e2>
			}

			// --- [3]   + ADSR ---
			uint32_t index = adsrs[voice_idx].phase_accumulator >> LUT_SHIFT;
 8003538:	4a6b      	ldr	r2, [pc, #428]	@ (80036e8 <Calc_Wave_LUT+0x51c>)
 800353a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800353c:	212c      	movs	r1, #44	@ 0x2c
 800353e:	fb01 f303 	mul.w	r3, r1, r3
 8003542:	4413      	add	r3, r2
 8003544:	3308      	adds	r3, #8
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	0d9b      	lsrs	r3, r3, #22
 800354a:	613b      	str	r3, [r7, #16]
			adsrs[voice_idx].phase_accumulator += tuning_word;
 800354c:	4a66      	ldr	r2, [pc, #408]	@ (80036e8 <Calc_Wave_LUT+0x51c>)
 800354e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003550:	212c      	movs	r1, #44	@ 0x2c
 8003552:	fb01 f303 	mul.w	r3, r1, r3
 8003556:	4413      	add	r3, r2
 8003558:	3308      	adds	r3, #8
 800355a:	681a      	ldr	r2, [r3, #0]
 800355c:	4b64      	ldr	r3, [pc, #400]	@ (80036f0 <Calc_Wave_LUT+0x524>)
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	441a      	add	r2, r3
 8003562:	4961      	ldr	r1, [pc, #388]	@ (80036e8 <Calc_Wave_LUT+0x51c>)
 8003564:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003566:	202c      	movs	r0, #44	@ 0x2c
 8003568:	fb00 f303 	mul.w	r3, r0, r3
 800356c:	440b      	add	r3, r1
 800356e:	3308      	adds	r3, #8
 8003570:	601a      	str	r2, [r3, #0]

			int16_t raw_val = current_lut[index];
 8003572:	4b60      	ldr	r3, [pc, #384]	@ (80036f4 <Calc_Wave_LUT+0x528>)
 8003574:	681a      	ldr	r2, [r3, #0]
 8003576:	693b      	ldr	r3, [r7, #16]
 8003578:	005b      	lsls	r3, r3, #1
 800357a:	4413      	add	r3, r2
 800357c:	881b      	ldrh	r3, [r3, #0]
 800357e:	81fb      	strh	r3, [r7, #14]
			s += (float) raw_val * adsrs[voice_idx].current_level; // float 
 8003580:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003584:	ee07 3a90 	vmov	s15, r3
 8003588:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800358c:	4a56      	ldr	r2, [pc, #344]	@ (80036e8 <Calc_Wave_LUT+0x51c>)
 800358e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003590:	212c      	movs	r1, #44	@ 0x2c
 8003592:	fb01 f303 	mul.w	r3, r1, r3
 8003596:	4413      	add	r3, r2
 8003598:	3324      	adds	r3, #36	@ 0x24
 800359a:	edd3 7a00 	vldr	s15, [r3]
 800359e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80035a2:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 80035a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80035aa:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
		for (int voice_idx = 0; voice_idx < MAX_VOICES; voice_idx++) {
 80035ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80035b0:	3301      	adds	r3, #1
 80035b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80035b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80035b6:	2b02      	cmp	r3, #2
 80035b8:	f77f ae53 	ble.w	8003262 <Calc_Wave_LUT+0x96>

		}
		// --- [4]  IIR   ---
		float x = s / 32768.0f;
 80035bc:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 80035c0:	eddf 6a4d 	vldr	s13, [pc, #308]	@ 80036f8 <Calc_Wave_LUT+0x52c>
 80035c4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80035c8:	edc7 7a07 	vstr	s15, [r7, #28]
		float y = biquad_process(&lpf, x);
 80035cc:	ed97 0a07 	vldr	s0, [r7, #28]
 80035d0:	484a      	ldr	r0, [pc, #296]	@ (80036fc <Calc_Wave_LUT+0x530>)
 80035d2:	f7fe fc77 	bl	8001ec4 <biquad_process>
 80035d6:	ed87 0a06 	vstr	s0, [r7, #24]

		float out_f = y * enc_val;
 80035da:	4b49      	ldr	r3, [pc, #292]	@ (8003700 <Calc_Wave_LUT+0x534>)
 80035dc:	edd3 7a00 	vldr	s15, [r3]
 80035e0:	ed97 7a06 	vldr	s14, [r7, #24]
 80035e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80035e8:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
		if (out_f > 32767.0f)
 80035ec:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80035f0:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 8003704 <Calc_Wave_LUT+0x538>
 80035f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80035f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035fc:	dd01      	ble.n	8003602 <Calc_Wave_LUT+0x436>
			out_f = 32767.0f;
 80035fe:	4b42      	ldr	r3, [pc, #264]	@ (8003708 <Calc_Wave_LUT+0x53c>)
 8003600:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (out_f < -32768.0f)
 8003602:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8003606:	ed9f 7a41 	vldr	s14, [pc, #260]	@ 800370c <Calc_Wave_LUT+0x540>
 800360a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800360e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003612:	d502      	bpl.n	800361a <Calc_Wave_LUT+0x44e>
			out_f = -32768.0f;
 8003614:	f04f 4347 	mov.w	r3, #3338665984	@ 0xc7000000
 8003618:	62bb      	str	r3, [r7, #40]	@ 0x28

		int16_t out = (int16_t) out_f / 2;
 800361a:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800361e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003622:	ee17 3a90 	vmov	r3, s15
 8003626:	b21b      	sxth	r3, r3
 8003628:	0fda      	lsrs	r2, r3, #31
 800362a:	4413      	add	r3, r2
 800362c:	105b      	asrs	r3, r3, #1
 800362e:	82fb      	strh	r3, [r7, #22]

		buffer[i] += out;
 8003630:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003632:	005b      	lsls	r3, r3, #1
 8003634:	687a      	ldr	r2, [r7, #4]
 8003636:	4413      	add	r3, r2
 8003638:	f9b3 3000 	ldrsh.w	r3, [r3]
 800363c:	b29a      	uxth	r2, r3
 800363e:	8afb      	ldrh	r3, [r7, #22]
 8003640:	4413      	add	r3, r2
 8003642:	b299      	uxth	r1, r3
 8003644:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003646:	005b      	lsls	r3, r3, #1
 8003648:	687a      	ldr	r2, [r7, #4]
 800364a:	4413      	add	r3, r2
 800364c:	b20a      	sxth	r2, r1
 800364e:	801a      	strh	r2, [r3, #0]
		buffer[i + 1] += out;
 8003650:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003652:	3301      	adds	r3, #1
 8003654:	005b      	lsls	r3, r3, #1
 8003656:	687a      	ldr	r2, [r7, #4]
 8003658:	4413      	add	r3, r2
 800365a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800365e:	b29a      	uxth	r2, r3
 8003660:	8afb      	ldrh	r3, [r7, #22]
 8003662:	4413      	add	r3, r2
 8003664:	b299      	uxth	r1, r3
 8003666:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003668:	3301      	adds	r3, #1
 800366a:	005b      	lsls	r3, r3, #1
 800366c:	687a      	ldr	r2, [r7, #4]
 800366e:	4413      	add	r3, r2
 8003670:	b20a      	sxth	r2, r1
 8003672:	801a      	strh	r2, [r3, #0]
	for (int i = 0; i < length; i += 2) {
 8003674:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003676:	3302      	adds	r3, #2
 8003678:	637b      	str	r3, [r7, #52]	@ 0x34
 800367a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	429a      	cmp	r2, r3
 8003680:	f6ff addc 	blt.w	800323c <Calc_Wave_LUT+0x70>

	}
	int capture_len = (length / 2); //    
 8003684:	683b      	ldr	r3, [r7, #0]
 8003686:	0fda      	lsrs	r2, r3, #31
 8003688:	4413      	add	r3, r2
 800368a:	105b      	asrs	r3, r3, #1
 800368c:	627b      	str	r3, [r7, #36]	@ 0x24
	if (capture_len > VIS_BUF_SIZE)
 800368e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003690:	2bf0      	cmp	r3, #240	@ 0xf0
 8003692:	dd01      	ble.n	8003698 <Calc_Wave_LUT+0x4cc>
		capture_len = VIS_BUF_SIZE;
 8003694:	23f0      	movs	r3, #240	@ 0xf0
 8003696:	627b      	str	r3, [r7, #36]	@ 0x24

	for (int k = 0; k < capture_len; k++) {
 8003698:	2300      	movs	r3, #0
 800369a:	623b      	str	r3, [r7, #32]
 800369c:	e00c      	b.n	80036b8 <Calc_Wave_LUT+0x4ec>
		// buffer[2*k] Left , buffer[2*k+1] Right 
		//  Left .
		g_vis_buffer[k] = buffer[2 * k];
 800369e:	6a3b      	ldr	r3, [r7, #32]
 80036a0:	009b      	lsls	r3, r3, #2
 80036a2:	687a      	ldr	r2, [r7, #4]
 80036a4:	4413      	add	r3, r2
 80036a6:	f9b3 1000 	ldrsh.w	r1, [r3]
 80036aa:	4a19      	ldr	r2, [pc, #100]	@ (8003710 <Calc_Wave_LUT+0x544>)
 80036ac:	6a3b      	ldr	r3, [r7, #32]
 80036ae:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int k = 0; k < capture_len; k++) {
 80036b2:	6a3b      	ldr	r3, [r7, #32]
 80036b4:	3301      	adds	r3, #1
 80036b6:	623b      	str	r3, [r7, #32]
 80036b8:	6a3a      	ldr	r2, [r7, #32]
 80036ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036bc:	429a      	cmp	r2, r3
 80036be:	dbee      	blt.n	800369e <Calc_Wave_LUT+0x4d2>
	}

	static uint8_t frame_skip = 0;

	//  4 1 UI   ( 30~40 FPS )
	frame_skip++;
 80036c0:	4b14      	ldr	r3, [pc, #80]	@ (8003714 <Calc_Wave_LUT+0x548>)
 80036c2:	781b      	ldrb	r3, [r3, #0]
 80036c4:	3301      	adds	r3, #1
 80036c6:	b2da      	uxtb	r2, r3
 80036c8:	4b12      	ldr	r3, [pc, #72]	@ (8003714 <Calc_Wave_LUT+0x548>)
 80036ca:	701a      	strb	r2, [r3, #0]
	if (frame_skip > 3) {
 80036cc:	4b11      	ldr	r3, [pc, #68]	@ (8003714 <Calc_Wave_LUT+0x548>)
 80036ce:	781b      	ldrb	r3, [r3, #0]
 80036d0:	2b03      	cmp	r3, #3
 80036d2:	d905      	bls.n	80036e0 <Calc_Wave_LUT+0x514>
	    frame_skip = 0;
 80036d4:	4b0f      	ldr	r3, [pc, #60]	@ (8003714 <Calc_Wave_LUT+0x548>)
 80036d6:	2200      	movs	r2, #0
 80036d8:	701a      	strb	r2, [r3, #0]
	    g_ui_dirty.wave_graph = 1; // "UI,  !"
 80036da:	4b0f      	ldr	r3, [pc, #60]	@ (8003718 <Calc_Wave_LUT+0x54c>)
 80036dc:	2201      	movs	r2, #1
 80036de:	70da      	strb	r2, [r3, #3]
	}
}
 80036e0:	bf00      	nop
 80036e2:	3738      	adds	r7, #56	@ 0x38
 80036e4:	46bd      	mov	sp, r7
 80036e6:	bd80      	pop	{r7, pc}
 80036e8:	20003f2c 	.word	0x20003f2c
 80036ec:	38d1b717 	.word	0x38d1b717
 80036f0:	20003f20 	.word	0x20003f20
 80036f4:	20000040 	.word	0x20000040
 80036f8:	47000000 	.word	0x47000000
 80036fc:	20003fb8 	.word	0x20003fb8
 8003700:	20003f28 	.word	0x20003f28
 8003704:	46fffe00 	.word	0x46fffe00
 8003708:	46fffe00 	.word	0x46fffe00
 800370c:	c7000000 	.word	0xc7000000
 8003710:	20000538 	.word	0x20000538
 8003714:	20003fdc 	.word	0x20003fdc
 8003718:	20000084 	.word	0x20000084

0800371c <StartAudioTask>:
void StartAudioTask(void *argument) {
 800371c:	b5b0      	push	{r4, r5, r7, lr}
 800371e:	b084      	sub	sp, #16
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]

	audioTaskHandle = xTaskGetCurrentTaskHandle();
 8003724:	f006 fcac 	bl	800a080 <xTaskGetCurrentTaskHandle>
 8003728:	4603      	mov	r3, r0
 800372a:	4a2a      	ldr	r2, [pc, #168]	@ (80037d4 <StartAudioTask+0xb8>)
 800372c:	6013      	str	r3, [r2, #0]

	for (int i = 0; i < MAX_VOICES; i++) {
 800372e:	2300      	movs	r3, #0
 8003730:	60fb      	str	r3, [r7, #12]
 8003732:	e013      	b.n	800375c <StartAudioTask+0x40>
		adsrs[i] = basic_adsr;
 8003734:	4a28      	ldr	r2, [pc, #160]	@ (80037d8 <StartAudioTask+0xbc>)
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	212c      	movs	r1, #44	@ 0x2c
 800373a:	fb01 f303 	mul.w	r3, r1, r3
 800373e:	4413      	add	r3, r2
 8003740:	4a26      	ldr	r2, [pc, #152]	@ (80037dc <StartAudioTask+0xc0>)
 8003742:	461c      	mov	r4, r3
 8003744:	4615      	mov	r5, r2
 8003746:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003748:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800374a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800374c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800374e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003752:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	for (int i = 0; i < MAX_VOICES; i++) {
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	3301      	adds	r3, #1
 800375a:	60fb      	str	r3, [r7, #12]
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	2b02      	cmp	r3, #2
 8003760:	dde8      	ble.n	8003734 <StartAudioTask+0x18>
	}

	Init_All_LUTs();
 8003762:	f7ff fcb1 	bl	80030c8 <Init_All_LUTs>

	Calc_Wave_LUT(&i2s_buffer[0], BUFFER_SIZE);
 8003766:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800376a:	481d      	ldr	r0, [pc, #116]	@ (80037e0 <StartAudioTask+0xc4>)
 800376c:	f7ff fd2e 	bl	80031cc <Calc_Wave_LUT>

	HAL_I2S_Transmit_DMA(&hi2s1, (uint16_t*) i2s_buffer, BUFFER_SIZE);
 8003770:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003774:	491a      	ldr	r1, [pc, #104]	@ (80037e0 <StartAudioTask+0xc4>)
 8003776:	481b      	ldr	r0, [pc, #108]	@ (80037e4 <StartAudioTask+0xc8>)
 8003778:	f002 fb3e 	bl	8005df8 <HAL_I2S_Transmit_DMA>
	uint32_t ulNotificationValue;

	//  

	for (;;) {
		xTaskNotifyWait(0, 0xFFFFFFFF, &ulNotificationValue, portMAX_DELAY);
 800377c:	f107 0208 	add.w	r2, r7, #8
 8003780:	f04f 33ff 	mov.w	r3, #4294967295
 8003784:	f04f 31ff 	mov.w	r1, #4294967295
 8003788:	2000      	movs	r0, #0
 800378a:	f006 fe17 	bl	800a3bc <xTaskNotifyWait>

		enc_val = (SOUND_MAX / 100.0f) * (float) g_ui_vol;
 800378e:	4b16      	ldr	r3, [pc, #88]	@ (80037e8 <StartAudioTask+0xcc>)
 8003790:	781b      	ldrb	r3, [r3, #0]
 8003792:	b2db      	uxtb	r3, r3
 8003794:	ee07 3a90 	vmov	s15, r3
 8003798:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800379c:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 80037ec <StartAudioTask+0xd0>
 80037a0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80037a4:	4b12      	ldr	r3, [pc, #72]	@ (80037f0 <StartAudioTask+0xd4>)
 80037a6:	edc3 7a00 	vstr	s15, [r3]

		if ((ulNotificationValue & 0x01) != 0) {
 80037aa:	68bb      	ldr	r3, [r7, #8]
 80037ac:	f003 0301 	and.w	r3, r3, #1
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d004      	beq.n	80037be <StartAudioTask+0xa2>
			Calc_Wave_LUT(&i2s_buffer[0], BUFFER_SIZE / 2); //  
 80037b4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80037b8:	4809      	ldr	r0, [pc, #36]	@ (80037e0 <StartAudioTask+0xc4>)
 80037ba:	f7ff fd07 	bl	80031cc <Calc_Wave_LUT>
		}

		if ((ulNotificationValue & 0x02) != 0) {
 80037be:	68bb      	ldr	r3, [r7, #8]
 80037c0:	f003 0302 	and.w	r3, r3, #2
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d0d9      	beq.n	800377c <StartAudioTask+0x60>
			Calc_Wave_LUT(&i2s_buffer[BUFFER_SIZE / 2], BUFFER_SIZE / 2); //  
 80037c8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80037cc:	4809      	ldr	r0, [pc, #36]	@ (80037f4 <StartAudioTask+0xd8>)
 80037ce:	f7ff fcfd 	bl	80031cc <Calc_Wave_LUT>
		xTaskNotifyWait(0, 0xFFFFFFFF, &ulNotificationValue, portMAX_DELAY);
 80037d2:	e7d3      	b.n	800377c <StartAudioTask+0x60>
 80037d4:	20003f24 	.word	0x20003f24
 80037d8:	20003f2c 	.word	0x20003f2c
 80037dc:	20000054 	.word	0x20000054
 80037e0:	20000720 	.word	0x20000720
 80037e4:	200002dc 	.word	0x200002dc
 80037e8:	2000009d 	.word	0x2000009d
 80037ec:	43a3d5c3 	.word	0x43a3d5c3
 80037f0:	20003f28 	.word	0x20003f28
 80037f4:	20001720 	.word	0x20001720

080037f8 <HAL_I2S_TxHalfCpltCallback>:
		}
	}
}

void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s) {
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b086      	sub	sp, #24
 80037fc:	af02      	add	r7, sp, #8
 80037fe:	6078      	str	r0, [r7, #4]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8003800:	2300      	movs	r3, #0
 8003802:	60fb      	str	r3, [r7, #12]
	if (audioTaskHandle != NULL) {
 8003804:	4b0e      	ldr	r3, [pc, #56]	@ (8003840 <HAL_I2S_TxHalfCpltCallback+0x48>)
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	2b00      	cmp	r3, #0
 800380a:	d014      	beq.n	8003836 <HAL_I2S_TxHalfCpltCallback+0x3e>
		//    (Bit 0 )
		xTaskNotifyFromISR(audioTaskHandle, 0x01, eSetBits,
 800380c:	4b0c      	ldr	r3, [pc, #48]	@ (8003840 <HAL_I2S_TxHalfCpltCallback+0x48>)
 800380e:	6818      	ldr	r0, [r3, #0]
 8003810:	f107 030c 	add.w	r3, r7, #12
 8003814:	9300      	str	r3, [sp, #0]
 8003816:	2300      	movs	r3, #0
 8003818:	2201      	movs	r2, #1
 800381a:	2101      	movs	r1, #1
 800381c:	f006 fe2e 	bl	800a47c <xTaskGenericNotifyFromISR>
				&xHigherPriorityTaskWoken);
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken); //    
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	2b00      	cmp	r3, #0
 8003824:	d007      	beq.n	8003836 <HAL_I2S_TxHalfCpltCallback+0x3e>
 8003826:	4b07      	ldr	r3, [pc, #28]	@ (8003844 <HAL_I2S_TxHalfCpltCallback+0x4c>)
 8003828:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800382c:	601a      	str	r2, [r3, #0]
 800382e:	f3bf 8f4f 	dsb	sy
 8003832:	f3bf 8f6f 	isb	sy
	}
}
 8003836:	bf00      	nop
 8003838:	3710      	adds	r7, #16
 800383a:	46bd      	mov	sp, r7
 800383c:	bd80      	pop	{r7, pc}
 800383e:	bf00      	nop
 8003840:	20003f24 	.word	0x20003f24
 8003844:	e000ed04 	.word	0xe000ed04

08003848 <HAL_I2S_TxCpltCallback>:

void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s) {
 8003848:	b580      	push	{r7, lr}
 800384a:	b086      	sub	sp, #24
 800384c:	af02      	add	r7, sp, #8
 800384e:	6078      	str	r0, [r7, #4]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8003850:	2300      	movs	r3, #0
 8003852:	60fb      	str	r3, [r7, #12]
	if (audioTaskHandle != NULL) {
 8003854:	4b0e      	ldr	r3, [pc, #56]	@ (8003890 <HAL_I2S_TxCpltCallback+0x48>)
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	2b00      	cmp	r3, #0
 800385a:	d014      	beq.n	8003886 <HAL_I2S_TxCpltCallback+0x3e>
		//    (Bit 1 )
		xTaskNotifyFromISR(audioTaskHandle, 0x02, eSetBits,
 800385c:	4b0c      	ldr	r3, [pc, #48]	@ (8003890 <HAL_I2S_TxCpltCallback+0x48>)
 800385e:	6818      	ldr	r0, [r3, #0]
 8003860:	f107 030c 	add.w	r3, r7, #12
 8003864:	9300      	str	r3, [sp, #0]
 8003866:	2300      	movs	r3, #0
 8003868:	2201      	movs	r2, #1
 800386a:	2102      	movs	r1, #2
 800386c:	f006 fe06 	bl	800a47c <xTaskGenericNotifyFromISR>
				&xHigherPriorityTaskWoken);
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	2b00      	cmp	r3, #0
 8003874:	d007      	beq.n	8003886 <HAL_I2S_TxCpltCallback+0x3e>
 8003876:	4b07      	ldr	r3, [pc, #28]	@ (8003894 <HAL_I2S_TxCpltCallback+0x4c>)
 8003878:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800387c:	601a      	str	r2, [r3, #0]
 800387e:	f3bf 8f4f 	dsb	sy
 8003882:	f3bf 8f6f 	isb	sy
	}
}
 8003886:	bf00      	nop
 8003888:	3710      	adds	r7, #16
 800388a:	46bd      	mov	sp, r7
 800388c:	bd80      	pop	{r7, pc}
 800388e:	bf00      	nop
 8003890:	20003f24 	.word	0x20003f24
 8003894:	e000ed04 	.word	0xe000ed04

08003898 <InitTasks>:

void InitTasks(void) {
 8003898:	b580      	push	{r7, lr}
 800389a:	b082      	sub	sp, #8
 800389c:	af02      	add	r7, sp, #8
	xTaskCreate(StartAudioTask, "AudioTask", 256, NULL, 52, &audioTaskHandle);
 800389e:	4b07      	ldr	r3, [pc, #28]	@ (80038bc <InitTasks+0x24>)
 80038a0:	9301      	str	r3, [sp, #4]
 80038a2:	2334      	movs	r3, #52	@ 0x34
 80038a4:	9300      	str	r3, [sp, #0]
 80038a6:	2300      	movs	r3, #0
 80038a8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80038ac:	4904      	ldr	r1, [pc, #16]	@ (80038c0 <InitTasks+0x28>)
 80038ae:	4805      	ldr	r0, [pc, #20]	@ (80038c4 <InitTasks+0x2c>)
 80038b0:	f005 fdee 	bl	8009490 <xTaskCreate>
}
 80038b4:	bf00      	nop
 80038b6:	46bd      	mov	sp, r7
 80038b8:	bd80      	pop	{r7, pc}
 80038ba:	bf00      	nop
 80038bc:	20003f24 	.word	0x20003f24
 80038c0:	0800ef30 	.word	0x0800ef30
 80038c4:	0800371d 	.word	0x0800371d

080038c8 <Test>:

void Test(void) {
 80038c8:	b580      	push	{r7, lr}
 80038ca:	af00      	add	r7, sp, #0
//	// 5. (G4)
//	target_freq = FREQ_G4;
//	NoteOn();
//	vTaskDelay(pdMS_TO_TICKS(1000));
//	NoteOff();
	vTaskDelay(pdMS_TO_TICKS(1000));
 80038cc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80038d0:	f005 ff3c 	bl	800974c <vTaskDelay>
}
 80038d4:	bf00      	nop
 80038d6:	bd80      	pop	{r7, pc}

080038d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	b082      	sub	sp, #8
 80038dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80038de:	2300      	movs	r3, #0
 80038e0:	607b      	str	r3, [r7, #4]
 80038e2:	4b12      	ldr	r3, [pc, #72]	@ (800392c <HAL_MspInit+0x54>)
 80038e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038e6:	4a11      	ldr	r2, [pc, #68]	@ (800392c <HAL_MspInit+0x54>)
 80038e8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80038ec:	6453      	str	r3, [r2, #68]	@ 0x44
 80038ee:	4b0f      	ldr	r3, [pc, #60]	@ (800392c <HAL_MspInit+0x54>)
 80038f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038f2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80038f6:	607b      	str	r3, [r7, #4]
 80038f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80038fa:	2300      	movs	r3, #0
 80038fc:	603b      	str	r3, [r7, #0]
 80038fe:	4b0b      	ldr	r3, [pc, #44]	@ (800392c <HAL_MspInit+0x54>)
 8003900:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003902:	4a0a      	ldr	r2, [pc, #40]	@ (800392c <HAL_MspInit+0x54>)
 8003904:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003908:	6413      	str	r3, [r2, #64]	@ 0x40
 800390a:	4b08      	ldr	r3, [pc, #32]	@ (800392c <HAL_MspInit+0x54>)
 800390c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800390e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003912:	603b      	str	r3, [r7, #0]
 8003914:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003916:	2200      	movs	r2, #0
 8003918:	210f      	movs	r1, #15
 800391a:	f06f 0001 	mvn.w	r0, #1
 800391e:	f001 fbc3 	bl	80050a8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003922:	bf00      	nop
 8003924:	3708      	adds	r7, #8
 8003926:	46bd      	mov	sp, r7
 8003928:	bd80      	pop	{r7, pc}
 800392a:	bf00      	nop
 800392c:	40023800 	.word	0x40023800

08003930 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b090      	sub	sp, #64	@ 0x40
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003938:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800393c:	2200      	movs	r2, #0
 800393e:	601a      	str	r2, [r3, #0]
 8003940:	605a      	str	r2, [r3, #4]
 8003942:	609a      	str	r2, [r3, #8]
 8003944:	60da      	str	r2, [r3, #12]
 8003946:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003948:	f107 0314 	add.w	r3, r7, #20
 800394c:	2200      	movs	r2, #0
 800394e:	601a      	str	r2, [r3, #0]
 8003950:	605a      	str	r2, [r3, #4]
 8003952:	609a      	str	r2, [r3, #8]
 8003954:	60da      	str	r2, [r3, #12]
 8003956:	611a      	str	r2, [r3, #16]
 8003958:	615a      	str	r2, [r3, #20]
  if(hi2s->Instance==SPI1)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	4a3f      	ldr	r2, [pc, #252]	@ (8003a5c <HAL_I2S_MspInit+0x12c>)
 8003960:	4293      	cmp	r3, r2
 8003962:	d176      	bne.n	8003a52 <HAL_I2S_MspInit+0x122>

    /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8003964:	2301      	movs	r3, #1
 8003966:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8003968:	23c0      	movs	r3, #192	@ 0xc0
 800396a:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLI2S.PLLI2SM = 16;
 800396c:	2310      	movs	r3, #16
 800396e:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8003970:	2302      	movs	r3, #2
 8003972:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003974:	f107 0314 	add.w	r3, r7, #20
 8003978:	4618      	mov	r0, r3
 800397a:	f003 fb0d 	bl	8006f98 <HAL_RCCEx_PeriphCLKConfig>
 800397e:	4603      	mov	r3, r0
 8003980:	2b00      	cmp	r3, #0
 8003982:	d001      	beq.n	8003988 <HAL_I2S_MspInit+0x58>
    {
      Error_Handler();
 8003984:	f7ff f870 	bl	8002a68 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003988:	2300      	movs	r3, #0
 800398a:	613b      	str	r3, [r7, #16]
 800398c:	4b34      	ldr	r3, [pc, #208]	@ (8003a60 <HAL_I2S_MspInit+0x130>)
 800398e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003990:	4a33      	ldr	r2, [pc, #204]	@ (8003a60 <HAL_I2S_MspInit+0x130>)
 8003992:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003996:	6453      	str	r3, [r2, #68]	@ 0x44
 8003998:	4b31      	ldr	r3, [pc, #196]	@ (8003a60 <HAL_I2S_MspInit+0x130>)
 800399a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800399c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80039a0:	613b      	str	r3, [r7, #16]
 80039a2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80039a4:	2300      	movs	r3, #0
 80039a6:	60fb      	str	r3, [r7, #12]
 80039a8:	4b2d      	ldr	r3, [pc, #180]	@ (8003a60 <HAL_I2S_MspInit+0x130>)
 80039aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039ac:	4a2c      	ldr	r2, [pc, #176]	@ (8003a60 <HAL_I2S_MspInit+0x130>)
 80039ae:	f043 0301 	orr.w	r3, r3, #1
 80039b2:	6313      	str	r3, [r2, #48]	@ 0x30
 80039b4:	4b2a      	ldr	r3, [pc, #168]	@ (8003a60 <HAL_I2S_MspInit+0x130>)
 80039b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039b8:	f003 0301 	and.w	r3, r3, #1
 80039bc:	60fb      	str	r3, [r7, #12]
 80039be:	68fb      	ldr	r3, [r7, #12]
    /**I2S1 GPIO Configuration
    PA4     ------> I2S1_WS
    PA5     ------> I2S1_CK
    PA7     ------> I2S1_SD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
 80039c0:	23b0      	movs	r3, #176	@ 0xb0
 80039c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039c4:	2302      	movs	r3, #2
 80039c6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039c8:	2300      	movs	r3, #0
 80039ca:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80039cc:	2300      	movs	r3, #0
 80039ce:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80039d0:	2305      	movs	r3, #5
 80039d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039d4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80039d8:	4619      	mov	r1, r3
 80039da:	4822      	ldr	r0, [pc, #136]	@ (8003a64 <HAL_I2S_MspInit+0x134>)
 80039dc:	f001 fefe 	bl	80057dc <HAL_GPIO_Init>

    /* I2S1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream2;
 80039e0:	4b21      	ldr	r3, [pc, #132]	@ (8003a68 <HAL_I2S_MspInit+0x138>)
 80039e2:	4a22      	ldr	r2, [pc, #136]	@ (8003a6c <HAL_I2S_MspInit+0x13c>)
 80039e4:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_2;
 80039e6:	4b20      	ldr	r3, [pc, #128]	@ (8003a68 <HAL_I2S_MspInit+0x138>)
 80039e8:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80039ec:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80039ee:	4b1e      	ldr	r3, [pc, #120]	@ (8003a68 <HAL_I2S_MspInit+0x138>)
 80039f0:	2240      	movs	r2, #64	@ 0x40
 80039f2:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80039f4:	4b1c      	ldr	r3, [pc, #112]	@ (8003a68 <HAL_I2S_MspInit+0x138>)
 80039f6:	2200      	movs	r2, #0
 80039f8:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80039fa:	4b1b      	ldr	r3, [pc, #108]	@ (8003a68 <HAL_I2S_MspInit+0x138>)
 80039fc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003a00:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003a02:	4b19      	ldr	r3, [pc, #100]	@ (8003a68 <HAL_I2S_MspInit+0x138>)
 8003a04:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003a08:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003a0a:	4b17      	ldr	r3, [pc, #92]	@ (8003a68 <HAL_I2S_MspInit+0x138>)
 8003a0c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003a10:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_CIRCULAR;
 8003a12:	4b15      	ldr	r3, [pc, #84]	@ (8003a68 <HAL_I2S_MspInit+0x138>)
 8003a14:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003a18:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003a1a:	4b13      	ldr	r3, [pc, #76]	@ (8003a68 <HAL_I2S_MspInit+0x138>)
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003a20:	4b11      	ldr	r3, [pc, #68]	@ (8003a68 <HAL_I2S_MspInit+0x138>)
 8003a22:	2200      	movs	r2, #0
 8003a24:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8003a26:	4810      	ldr	r0, [pc, #64]	@ (8003a68 <HAL_I2S_MspInit+0x138>)
 8003a28:	f001 fb68 	bl	80050fc <HAL_DMA_Init>
 8003a2c:	4603      	mov	r3, r0
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d001      	beq.n	8003a36 <HAL_I2S_MspInit+0x106>
    {
      Error_Handler();
 8003a32:	f7ff f819 	bl	8002a68 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi1_tx);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	4a0b      	ldr	r2, [pc, #44]	@ (8003a68 <HAL_I2S_MspInit+0x138>)
 8003a3a:	639a      	str	r2, [r3, #56]	@ 0x38
 8003a3c:	4a0a      	ldr	r2, [pc, #40]	@ (8003a68 <HAL_I2S_MspInit+0x138>)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2S1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 8003a42:	2200      	movs	r2, #0
 8003a44:	2105      	movs	r1, #5
 8003a46:	2023      	movs	r0, #35	@ 0x23
 8003a48:	f001 fb2e 	bl	80050a8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8003a4c:	2023      	movs	r0, #35	@ 0x23
 8003a4e:	f001 fb47 	bl	80050e0 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8003a52:	bf00      	nop
 8003a54:	3740      	adds	r7, #64	@ 0x40
 8003a56:	46bd      	mov	sp, r7
 8003a58:	bd80      	pop	{r7, pc}
 8003a5a:	bf00      	nop
 8003a5c:	40013000 	.word	0x40013000
 8003a60:	40023800 	.word	0x40023800
 8003a64:	40020000 	.word	0x40020000
 8003a68:	20000324 	.word	0x20000324
 8003a6c:	40026440 	.word	0x40026440

08003a70 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b08a      	sub	sp, #40	@ 0x28
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a78:	f107 0314 	add.w	r3, r7, #20
 8003a7c:	2200      	movs	r2, #0
 8003a7e:	601a      	str	r2, [r3, #0]
 8003a80:	605a      	str	r2, [r3, #4]
 8003a82:	609a      	str	r2, [r3, #8]
 8003a84:	60da      	str	r2, [r3, #12]
 8003a86:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	4a47      	ldr	r2, [pc, #284]	@ (8003bac <HAL_SPI_MspInit+0x13c>)
 8003a8e:	4293      	cmp	r3, r2
 8003a90:	f040 8087 	bne.w	8003ba2 <HAL_SPI_MspInit+0x132>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003a94:	2300      	movs	r3, #0
 8003a96:	613b      	str	r3, [r7, #16]
 8003a98:	4b45      	ldr	r3, [pc, #276]	@ (8003bb0 <HAL_SPI_MspInit+0x140>)
 8003a9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a9c:	4a44      	ldr	r2, [pc, #272]	@ (8003bb0 <HAL_SPI_MspInit+0x140>)
 8003a9e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003aa2:	6413      	str	r3, [r2, #64]	@ 0x40
 8003aa4:	4b42      	ldr	r3, [pc, #264]	@ (8003bb0 <HAL_SPI_MspInit+0x140>)
 8003aa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aa8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003aac:	613b      	str	r3, [r7, #16]
 8003aae:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003ab0:	2300      	movs	r3, #0
 8003ab2:	60fb      	str	r3, [r7, #12]
 8003ab4:	4b3e      	ldr	r3, [pc, #248]	@ (8003bb0 <HAL_SPI_MspInit+0x140>)
 8003ab6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ab8:	4a3d      	ldr	r2, [pc, #244]	@ (8003bb0 <HAL_SPI_MspInit+0x140>)
 8003aba:	f043 0302 	orr.w	r3, r3, #2
 8003abe:	6313      	str	r3, [r2, #48]	@ 0x30
 8003ac0:	4b3b      	ldr	r3, [pc, #236]	@ (8003bb0 <HAL_SPI_MspInit+0x140>)
 8003ac2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ac4:	f003 0302 	and.w	r3, r3, #2
 8003ac8:	60fb      	str	r3, [r7, #12]
 8003aca:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB10     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15;
 8003acc:	f44f 4344 	mov.w	r3, #50176	@ 0xc400
 8003ad0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ad2:	2302      	movs	r3, #2
 8003ad4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ada:	2303      	movs	r3, #3
 8003adc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003ade:	2305      	movs	r3, #5
 8003ae0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ae2:	f107 0314 	add.w	r3, r7, #20
 8003ae6:	4619      	mov	r1, r3
 8003ae8:	4832      	ldr	r0, [pc, #200]	@ (8003bb4 <HAL_SPI_MspInit+0x144>)
 8003aea:	f001 fe77 	bl	80057dc <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8003aee:	4b32      	ldr	r3, [pc, #200]	@ (8003bb8 <HAL_SPI_MspInit+0x148>)
 8003af0:	4a32      	ldr	r2, [pc, #200]	@ (8003bbc <HAL_SPI_MspInit+0x14c>)
 8003af2:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8003af4:	4b30      	ldr	r3, [pc, #192]	@ (8003bb8 <HAL_SPI_MspInit+0x148>)
 8003af6:	2200      	movs	r2, #0
 8003af8:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003afa:	4b2f      	ldr	r3, [pc, #188]	@ (8003bb8 <HAL_SPI_MspInit+0x148>)
 8003afc:	2240      	movs	r2, #64	@ 0x40
 8003afe:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003b00:	4b2d      	ldr	r3, [pc, #180]	@ (8003bb8 <HAL_SPI_MspInit+0x148>)
 8003b02:	2200      	movs	r2, #0
 8003b04:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003b06:	4b2c      	ldr	r3, [pc, #176]	@ (8003bb8 <HAL_SPI_MspInit+0x148>)
 8003b08:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003b0c:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003b0e:	4b2a      	ldr	r3, [pc, #168]	@ (8003bb8 <HAL_SPI_MspInit+0x148>)
 8003b10:	2200      	movs	r2, #0
 8003b12:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003b14:	4b28      	ldr	r3, [pc, #160]	@ (8003bb8 <HAL_SPI_MspInit+0x148>)
 8003b16:	2200      	movs	r2, #0
 8003b18:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8003b1a:	4b27      	ldr	r3, [pc, #156]	@ (8003bb8 <HAL_SPI_MspInit+0x148>)
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003b20:	4b25      	ldr	r3, [pc, #148]	@ (8003bb8 <HAL_SPI_MspInit+0x148>)
 8003b22:	2200      	movs	r2, #0
 8003b24:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003b26:	4b24      	ldr	r3, [pc, #144]	@ (8003bb8 <HAL_SPI_MspInit+0x148>)
 8003b28:	2200      	movs	r2, #0
 8003b2a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8003b2c:	4822      	ldr	r0, [pc, #136]	@ (8003bb8 <HAL_SPI_MspInit+0x148>)
 8003b2e:	f001 fae5 	bl	80050fc <HAL_DMA_Init>
 8003b32:	4603      	mov	r3, r0
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d001      	beq.n	8003b3c <HAL_SPI_MspInit+0xcc>
    {
      Error_Handler();
 8003b38:	f7fe ff96 	bl	8002a68 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	4a1e      	ldr	r2, [pc, #120]	@ (8003bb8 <HAL_SPI_MspInit+0x148>)
 8003b40:	649a      	str	r2, [r3, #72]	@ 0x48
 8003b42:	4a1d      	ldr	r2, [pc, #116]	@ (8003bb8 <HAL_SPI_MspInit+0x148>)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 8003b48:	4b1d      	ldr	r3, [pc, #116]	@ (8003bc0 <HAL_SPI_MspInit+0x150>)
 8003b4a:	4a1e      	ldr	r2, [pc, #120]	@ (8003bc4 <HAL_SPI_MspInit+0x154>)
 8003b4c:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 8003b4e:	4b1c      	ldr	r3, [pc, #112]	@ (8003bc0 <HAL_SPI_MspInit+0x150>)
 8003b50:	2200      	movs	r2, #0
 8003b52:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003b54:	4b1a      	ldr	r3, [pc, #104]	@ (8003bc0 <HAL_SPI_MspInit+0x150>)
 8003b56:	2200      	movs	r2, #0
 8003b58:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003b5a:	4b19      	ldr	r3, [pc, #100]	@ (8003bc0 <HAL_SPI_MspInit+0x150>)
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003b60:	4b17      	ldr	r3, [pc, #92]	@ (8003bc0 <HAL_SPI_MspInit+0x150>)
 8003b62:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003b66:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003b68:	4b15      	ldr	r3, [pc, #84]	@ (8003bc0 <HAL_SPI_MspInit+0x150>)
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003b6e:	4b14      	ldr	r3, [pc, #80]	@ (8003bc0 <HAL_SPI_MspInit+0x150>)
 8003b70:	2200      	movs	r2, #0
 8003b72:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8003b74:	4b12      	ldr	r3, [pc, #72]	@ (8003bc0 <HAL_SPI_MspInit+0x150>)
 8003b76:	2200      	movs	r2, #0
 8003b78:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003b7a:	4b11      	ldr	r3, [pc, #68]	@ (8003bc0 <HAL_SPI_MspInit+0x150>)
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003b80:	4b0f      	ldr	r3, [pc, #60]	@ (8003bc0 <HAL_SPI_MspInit+0x150>)
 8003b82:	2200      	movs	r2, #0
 8003b84:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8003b86:	480e      	ldr	r0, [pc, #56]	@ (8003bc0 <HAL_SPI_MspInit+0x150>)
 8003b88:	f001 fab8 	bl	80050fc <HAL_DMA_Init>
 8003b8c:	4603      	mov	r3, r0
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d001      	beq.n	8003b96 <HAL_SPI_MspInit+0x126>
    {
      Error_Handler();
 8003b92:	f7fe ff69 	bl	8002a68 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	4a09      	ldr	r2, [pc, #36]	@ (8003bc0 <HAL_SPI_MspInit+0x150>)
 8003b9a:	64da      	str	r2, [r3, #76]	@ 0x4c
 8003b9c:	4a08      	ldr	r2, [pc, #32]	@ (8003bc0 <HAL_SPI_MspInit+0x150>)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8003ba2:	bf00      	nop
 8003ba4:	3728      	adds	r7, #40	@ 0x28
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	bd80      	pop	{r7, pc}
 8003baa:	bf00      	nop
 8003bac:	40003800 	.word	0x40003800
 8003bb0:	40023800 	.word	0x40023800
 8003bb4:	40020400 	.word	0x40020400
 8003bb8:	200003dc 	.word	0x200003dc
 8003bbc:	40026070 	.word	0x40026070
 8003bc0:	2000043c 	.word	0x2000043c
 8003bc4:	40026058 	.word	0x40026058

08003bc8 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	b08c      	sub	sp, #48	@ 0x30
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003bd0:	f107 031c 	add.w	r3, r7, #28
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	601a      	str	r2, [r3, #0]
 8003bd8:	605a      	str	r2, [r3, #4]
 8003bda:	609a      	str	r2, [r3, #8]
 8003bdc:	60da      	str	r2, [r3, #12]
 8003bde:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM4)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	4a32      	ldr	r2, [pc, #200]	@ (8003cb0 <HAL_TIM_Encoder_MspInit+0xe8>)
 8003be6:	4293      	cmp	r3, r2
 8003be8:	d12c      	bne.n	8003c44 <HAL_TIM_Encoder_MspInit+0x7c>
  {
    /* USER CODE BEGIN TIM4_MspInit 0 */

    /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003bea:	2300      	movs	r3, #0
 8003bec:	61bb      	str	r3, [r7, #24]
 8003bee:	4b31      	ldr	r3, [pc, #196]	@ (8003cb4 <HAL_TIM_Encoder_MspInit+0xec>)
 8003bf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bf2:	4a30      	ldr	r2, [pc, #192]	@ (8003cb4 <HAL_TIM_Encoder_MspInit+0xec>)
 8003bf4:	f043 0304 	orr.w	r3, r3, #4
 8003bf8:	6413      	str	r3, [r2, #64]	@ 0x40
 8003bfa:	4b2e      	ldr	r3, [pc, #184]	@ (8003cb4 <HAL_TIM_Encoder_MspInit+0xec>)
 8003bfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bfe:	f003 0304 	and.w	r3, r3, #4
 8003c02:	61bb      	str	r3, [r7, #24]
 8003c04:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c06:	2300      	movs	r3, #0
 8003c08:	617b      	str	r3, [r7, #20]
 8003c0a:	4b2a      	ldr	r3, [pc, #168]	@ (8003cb4 <HAL_TIM_Encoder_MspInit+0xec>)
 8003c0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c0e:	4a29      	ldr	r2, [pc, #164]	@ (8003cb4 <HAL_TIM_Encoder_MspInit+0xec>)
 8003c10:	f043 0302 	orr.w	r3, r3, #2
 8003c14:	6313      	str	r3, [r2, #48]	@ 0x30
 8003c16:	4b27      	ldr	r3, [pc, #156]	@ (8003cb4 <HAL_TIM_Encoder_MspInit+0xec>)
 8003c18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c1a:	f003 0302 	and.w	r3, r3, #2
 8003c1e:	617b      	str	r3, [r7, #20]
 8003c20:	697b      	ldr	r3, [r7, #20]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = Rotary1_S1_Pin|Rotary1_S2_Pin;
 8003c22:	23c0      	movs	r3, #192	@ 0xc0
 8003c24:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c26:	2302      	movs	r3, #2
 8003c28:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c2a:	2300      	movs	r3, #0
 8003c2c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c2e:	2300      	movs	r3, #0
 8003c30:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003c32:	2302      	movs	r3, #2
 8003c34:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c36:	f107 031c 	add.w	r3, r7, #28
 8003c3a:	4619      	mov	r1, r3
 8003c3c:	481e      	ldr	r0, [pc, #120]	@ (8003cb8 <HAL_TIM_Encoder_MspInit+0xf0>)
 8003c3e:	f001 fdcd 	bl	80057dc <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM5_MspInit 1 */

    /* USER CODE END TIM5_MspInit 1 */
  }

}
 8003c42:	e030      	b.n	8003ca6 <HAL_TIM_Encoder_MspInit+0xde>
  else if(htim_encoder->Instance==TIM5)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	4a1c      	ldr	r2, [pc, #112]	@ (8003cbc <HAL_TIM_Encoder_MspInit+0xf4>)
 8003c4a:	4293      	cmp	r3, r2
 8003c4c:	d12b      	bne.n	8003ca6 <HAL_TIM_Encoder_MspInit+0xde>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003c4e:	2300      	movs	r3, #0
 8003c50:	613b      	str	r3, [r7, #16]
 8003c52:	4b18      	ldr	r3, [pc, #96]	@ (8003cb4 <HAL_TIM_Encoder_MspInit+0xec>)
 8003c54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c56:	4a17      	ldr	r2, [pc, #92]	@ (8003cb4 <HAL_TIM_Encoder_MspInit+0xec>)
 8003c58:	f043 0308 	orr.w	r3, r3, #8
 8003c5c:	6413      	str	r3, [r2, #64]	@ 0x40
 8003c5e:	4b15      	ldr	r3, [pc, #84]	@ (8003cb4 <HAL_TIM_Encoder_MspInit+0xec>)
 8003c60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c62:	f003 0308 	and.w	r3, r3, #8
 8003c66:	613b      	str	r3, [r7, #16]
 8003c68:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	60fb      	str	r3, [r7, #12]
 8003c6e:	4b11      	ldr	r3, [pc, #68]	@ (8003cb4 <HAL_TIM_Encoder_MspInit+0xec>)
 8003c70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c72:	4a10      	ldr	r2, [pc, #64]	@ (8003cb4 <HAL_TIM_Encoder_MspInit+0xec>)
 8003c74:	f043 0301 	orr.w	r3, r3, #1
 8003c78:	6313      	str	r3, [r2, #48]	@ 0x30
 8003c7a:	4b0e      	ldr	r3, [pc, #56]	@ (8003cb4 <HAL_TIM_Encoder_MspInit+0xec>)
 8003c7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c7e:	f003 0301 	and.w	r3, r3, #1
 8003c82:	60fb      	str	r3, [r7, #12]
 8003c84:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Rotary2_S1_Pin|Rotary2_S2_Pin;
 8003c86:	2303      	movs	r3, #3
 8003c88:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c8a:	2302      	movs	r3, #2
 8003c8c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c8e:	2300      	movs	r3, #0
 8003c90:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c92:	2300      	movs	r3, #0
 8003c94:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8003c96:	2302      	movs	r3, #2
 8003c98:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c9a:	f107 031c 	add.w	r3, r7, #28
 8003c9e:	4619      	mov	r1, r3
 8003ca0:	4807      	ldr	r0, [pc, #28]	@ (8003cc0 <HAL_TIM_Encoder_MspInit+0xf8>)
 8003ca2:	f001 fd9b 	bl	80057dc <HAL_GPIO_Init>
}
 8003ca6:	bf00      	nop
 8003ca8:	3730      	adds	r7, #48	@ 0x30
 8003caa:	46bd      	mov	sp, r7
 8003cac:	bd80      	pop	{r7, pc}
 8003cae:	bf00      	nop
 8003cb0:	40000800 	.word	0x40000800
 8003cb4:	40023800 	.word	0x40023800
 8003cb8:	40020400 	.word	0x40020400
 8003cbc:	40000c00 	.word	0x40000c00
 8003cc0:	40020000 	.word	0x40020000

08003cc4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	b08c      	sub	sp, #48	@ 0x30
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8003ccc:	2300      	movs	r3, #0
 8003cce:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8003cd4:	2300      	movs	r3, #0
 8003cd6:	60bb      	str	r3, [r7, #8]
 8003cd8:	4b2e      	ldr	r3, [pc, #184]	@ (8003d94 <HAL_InitTick+0xd0>)
 8003cda:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cdc:	4a2d      	ldr	r2, [pc, #180]	@ (8003d94 <HAL_InitTick+0xd0>)
 8003cde:	f043 0301 	orr.w	r3, r3, #1
 8003ce2:	6453      	str	r3, [r2, #68]	@ 0x44
 8003ce4:	4b2b      	ldr	r3, [pc, #172]	@ (8003d94 <HAL_InitTick+0xd0>)
 8003ce6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ce8:	f003 0301 	and.w	r3, r3, #1
 8003cec:	60bb      	str	r3, [r7, #8]
 8003cee:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003cf0:	f107 020c 	add.w	r2, r7, #12
 8003cf4:	f107 0310 	add.w	r3, r7, #16
 8003cf8:	4611      	mov	r1, r2
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	f003 f91a 	bl	8006f34 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8003d00:	f003 f904 	bl	8006f0c <HAL_RCC_GetPCLK2Freq>
 8003d04:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003d06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d08:	4a23      	ldr	r2, [pc, #140]	@ (8003d98 <HAL_InitTick+0xd4>)
 8003d0a:	fba2 2303 	umull	r2, r3, r2, r3
 8003d0e:	0c9b      	lsrs	r3, r3, #18
 8003d10:	3b01      	subs	r3, #1
 8003d12:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8003d14:	4b21      	ldr	r3, [pc, #132]	@ (8003d9c <HAL_InitTick+0xd8>)
 8003d16:	4a22      	ldr	r2, [pc, #136]	@ (8003da0 <HAL_InitTick+0xdc>)
 8003d18:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8003d1a:	4b20      	ldr	r3, [pc, #128]	@ (8003d9c <HAL_InitTick+0xd8>)
 8003d1c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003d20:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8003d22:	4a1e      	ldr	r2, [pc, #120]	@ (8003d9c <HAL_InitTick+0xd8>)
 8003d24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d26:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8003d28:	4b1c      	ldr	r3, [pc, #112]	@ (8003d9c <HAL_InitTick+0xd8>)
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003d2e:	4b1b      	ldr	r3, [pc, #108]	@ (8003d9c <HAL_InitTick+0xd8>)
 8003d30:	2200      	movs	r2, #0
 8003d32:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003d34:	4b19      	ldr	r3, [pc, #100]	@ (8003d9c <HAL_InitTick+0xd8>)
 8003d36:	2200      	movs	r2, #0
 8003d38:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8003d3a:	4818      	ldr	r0, [pc, #96]	@ (8003d9c <HAL_InitTick+0xd8>)
 8003d3c:	f003 fe7a 	bl	8007a34 <HAL_TIM_Base_Init>
 8003d40:	4603      	mov	r3, r0
 8003d42:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8003d46:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d11b      	bne.n	8003d86 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8003d4e:	4813      	ldr	r0, [pc, #76]	@ (8003d9c <HAL_InitTick+0xd8>)
 8003d50:	f003 feca 	bl	8007ae8 <HAL_TIM_Base_Start_IT>
 8003d54:	4603      	mov	r3, r0
 8003d56:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8003d5a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d111      	bne.n	8003d86 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8003d62:	2019      	movs	r0, #25
 8003d64:	f001 f9bc 	bl	80050e0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2b0f      	cmp	r3, #15
 8003d6c:	d808      	bhi.n	8003d80 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8003d6e:	2200      	movs	r2, #0
 8003d70:	6879      	ldr	r1, [r7, #4]
 8003d72:	2019      	movs	r0, #25
 8003d74:	f001 f998 	bl	80050a8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003d78:	4a0a      	ldr	r2, [pc, #40]	@ (8003da4 <HAL_InitTick+0xe0>)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	6013      	str	r3, [r2, #0]
 8003d7e:	e002      	b.n	8003d86 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8003d80:	2301      	movs	r3, #1
 8003d82:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8003d86:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	3730      	adds	r7, #48	@ 0x30
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	bd80      	pop	{r7, pc}
 8003d92:	bf00      	nop
 8003d94:	40023800 	.word	0x40023800
 8003d98:	431bde83 	.word	0x431bde83
 8003d9c:	20003fe0 	.word	0x20003fe0
 8003da0:	40010000 	.word	0x40010000
 8003da4:	200000d0 	.word	0x200000d0

08003da8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003da8:	b480      	push	{r7}
 8003daa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003dac:	bf00      	nop
 8003dae:	e7fd      	b.n	8003dac <NMI_Handler+0x4>

08003db0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003db0:	b480      	push	{r7}
 8003db2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003db4:	bf00      	nop
 8003db6:	e7fd      	b.n	8003db4 <HardFault_Handler+0x4>

08003db8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003db8:	b480      	push	{r7}
 8003dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003dbc:	bf00      	nop
 8003dbe:	e7fd      	b.n	8003dbc <MemManage_Handler+0x4>

08003dc0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003dc0:	b480      	push	{r7}
 8003dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003dc4:	bf00      	nop
 8003dc6:	e7fd      	b.n	8003dc4 <BusFault_Handler+0x4>

08003dc8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003dc8:	b480      	push	{r7}
 8003dca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003dcc:	bf00      	nop
 8003dce:	e7fd      	b.n	8003dcc <UsageFault_Handler+0x4>

08003dd0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003dd0:	b480      	push	{r7}
 8003dd2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003dd4:	bf00      	nop
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ddc:	4770      	bx	lr

08003dde <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8003dde:	b580      	push	{r7, lr}
 8003de0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Rotary2_KEY_Pin);
 8003de2:	2004      	movs	r0, #4
 8003de4:	f001 feb0 	bl	8005b48 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8003de8:	bf00      	nop
 8003dea:	bd80      	pop	{r7, pc}

08003dec <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8003df0:	4802      	ldr	r0, [pc, #8]	@ (8003dfc <DMA1_Stream3_IRQHandler+0x10>)
 8003df2:	f001 fa89 	bl	8005308 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8003df6:	bf00      	nop
 8003df8:	bd80      	pop	{r7, pc}
 8003dfa:	bf00      	nop
 8003dfc:	2000043c 	.word	0x2000043c

08003e00 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8003e04:	4802      	ldr	r0, [pc, #8]	@ (8003e10 <DMA1_Stream4_IRQHandler+0x10>)
 8003e06:	f001 fa7f 	bl	8005308 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8003e0a:	bf00      	nop
 8003e0c:	bd80      	pop	{r7, pc}
 8003e0e:	bf00      	nop
 8003e10:	200003dc 	.word	0x200003dc

08003e14 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8003e14:	b580      	push	{r7, lr}
 8003e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Rotary1_KEY_Pin);
 8003e18:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8003e1c:	f001 fe94 	bl	8005b48 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8003e20:	bf00      	nop
 8003e22:	bd80      	pop	{r7, pc}

08003e24 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003e28:	4802      	ldr	r0, [pc, #8]	@ (8003e34 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8003e2a:	f003 fff3 	bl	8007e14 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8003e2e:	bf00      	nop
 8003e30:	bd80      	pop	{r7, pc}
 8003e32:	bf00      	nop
 8003e34:	20003fe0 	.word	0x20003fe0

08003e38 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_I2S_IRQHandler(&hi2s1);
 8003e3c:	4802      	ldr	r0, [pc, #8]	@ (8003e48 <SPI1_IRQHandler+0x10>)
 8003e3e:	f002 f87f 	bl	8005f40 <HAL_I2S_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8003e42:	bf00      	nop
 8003e44:	bd80      	pop	{r7, pc}
 8003e46:	bf00      	nop
 8003e48:	200002dc 	.word	0x200002dc

08003e4c <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8003e50:	4802      	ldr	r0, [pc, #8]	@ (8003e5c <DMA2_Stream2_IRQHandler+0x10>)
 8003e52:	f001 fa59 	bl	8005308 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8003e56:	bf00      	nop
 8003e58:	bd80      	pop	{r7, pc}
 8003e5a:	bf00      	nop
 8003e5c:	20000324 	.word	0x20000324

08003e60 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003e60:	b480      	push	{r7}
 8003e62:	af00      	add	r7, sp, #0
  return 1;
 8003e64:	2301      	movs	r3, #1
}
 8003e66:	4618      	mov	r0, r3
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6e:	4770      	bx	lr

08003e70 <_kill>:

int _kill(int pid, int sig)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b082      	sub	sp, #8
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
 8003e78:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003e7a:	f008 fa29 	bl	800c2d0 <__errno>
 8003e7e:	4603      	mov	r3, r0
 8003e80:	2216      	movs	r2, #22
 8003e82:	601a      	str	r2, [r3, #0]
  return -1;
 8003e84:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003e88:	4618      	mov	r0, r3
 8003e8a:	3708      	adds	r7, #8
 8003e8c:	46bd      	mov	sp, r7
 8003e8e:	bd80      	pop	{r7, pc}

08003e90 <_exit>:

void _exit (int status)
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b082      	sub	sp, #8
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003e98:	f04f 31ff 	mov.w	r1, #4294967295
 8003e9c:	6878      	ldr	r0, [r7, #4]
 8003e9e:	f7ff ffe7 	bl	8003e70 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003ea2:	bf00      	nop
 8003ea4:	e7fd      	b.n	8003ea2 <_exit+0x12>

08003ea6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003ea6:	b580      	push	{r7, lr}
 8003ea8:	b086      	sub	sp, #24
 8003eaa:	af00      	add	r7, sp, #0
 8003eac:	60f8      	str	r0, [r7, #12]
 8003eae:	60b9      	str	r1, [r7, #8]
 8003eb0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003eb2:	2300      	movs	r3, #0
 8003eb4:	617b      	str	r3, [r7, #20]
 8003eb6:	e00a      	b.n	8003ece <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003eb8:	f3af 8000 	nop.w
 8003ebc:	4601      	mov	r1, r0
 8003ebe:	68bb      	ldr	r3, [r7, #8]
 8003ec0:	1c5a      	adds	r2, r3, #1
 8003ec2:	60ba      	str	r2, [r7, #8]
 8003ec4:	b2ca      	uxtb	r2, r1
 8003ec6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003ec8:	697b      	ldr	r3, [r7, #20]
 8003eca:	3301      	adds	r3, #1
 8003ecc:	617b      	str	r3, [r7, #20]
 8003ece:	697a      	ldr	r2, [r7, #20]
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	429a      	cmp	r2, r3
 8003ed4:	dbf0      	blt.n	8003eb8 <_read+0x12>
  }

  return len;
 8003ed6:	687b      	ldr	r3, [r7, #4]
}
 8003ed8:	4618      	mov	r0, r3
 8003eda:	3718      	adds	r7, #24
 8003edc:	46bd      	mov	sp, r7
 8003ede:	bd80      	pop	{r7, pc}

08003ee0 <_close>:
  }
  return len;
}

int _close(int file)
{
 8003ee0:	b480      	push	{r7}
 8003ee2:	b083      	sub	sp, #12
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003ee8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003eec:	4618      	mov	r0, r3
 8003eee:	370c      	adds	r7, #12
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef6:	4770      	bx	lr

08003ef8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003ef8:	b480      	push	{r7}
 8003efa:	b083      	sub	sp, #12
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
 8003f00:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003f02:	683b      	ldr	r3, [r7, #0]
 8003f04:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003f08:	605a      	str	r2, [r3, #4]
  return 0;
 8003f0a:	2300      	movs	r3, #0
}
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	370c      	adds	r7, #12
 8003f10:	46bd      	mov	sp, r7
 8003f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f16:	4770      	bx	lr

08003f18 <_isatty>:

int _isatty(int file)
{
 8003f18:	b480      	push	{r7}
 8003f1a:	b083      	sub	sp, #12
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003f20:	2301      	movs	r3, #1
}
 8003f22:	4618      	mov	r0, r3
 8003f24:	370c      	adds	r7, #12
 8003f26:	46bd      	mov	sp, r7
 8003f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2c:	4770      	bx	lr

08003f2e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003f2e:	b480      	push	{r7}
 8003f30:	b085      	sub	sp, #20
 8003f32:	af00      	add	r7, sp, #0
 8003f34:	60f8      	str	r0, [r7, #12]
 8003f36:	60b9      	str	r1, [r7, #8]
 8003f38:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003f3a:	2300      	movs	r3, #0
}
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	3714      	adds	r7, #20
 8003f40:	46bd      	mov	sp, r7
 8003f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f46:	4770      	bx	lr

08003f48 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	b086      	sub	sp, #24
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003f50:	4a14      	ldr	r2, [pc, #80]	@ (8003fa4 <_sbrk+0x5c>)
 8003f52:	4b15      	ldr	r3, [pc, #84]	@ (8003fa8 <_sbrk+0x60>)
 8003f54:	1ad3      	subs	r3, r2, r3
 8003f56:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003f58:	697b      	ldr	r3, [r7, #20]
 8003f5a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003f5c:	4b13      	ldr	r3, [pc, #76]	@ (8003fac <_sbrk+0x64>)
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d102      	bne.n	8003f6a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003f64:	4b11      	ldr	r3, [pc, #68]	@ (8003fac <_sbrk+0x64>)
 8003f66:	4a12      	ldr	r2, [pc, #72]	@ (8003fb0 <_sbrk+0x68>)
 8003f68:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003f6a:	4b10      	ldr	r3, [pc, #64]	@ (8003fac <_sbrk+0x64>)
 8003f6c:	681a      	ldr	r2, [r3, #0]
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	4413      	add	r3, r2
 8003f72:	693a      	ldr	r2, [r7, #16]
 8003f74:	429a      	cmp	r2, r3
 8003f76:	d207      	bcs.n	8003f88 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003f78:	f008 f9aa 	bl	800c2d0 <__errno>
 8003f7c:	4603      	mov	r3, r0
 8003f7e:	220c      	movs	r2, #12
 8003f80:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003f82:	f04f 33ff 	mov.w	r3, #4294967295
 8003f86:	e009      	b.n	8003f9c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003f88:	4b08      	ldr	r3, [pc, #32]	@ (8003fac <_sbrk+0x64>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003f8e:	4b07      	ldr	r3, [pc, #28]	@ (8003fac <_sbrk+0x64>)
 8003f90:	681a      	ldr	r2, [r3, #0]
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	4413      	add	r3, r2
 8003f96:	4a05      	ldr	r2, [pc, #20]	@ (8003fac <_sbrk+0x64>)
 8003f98:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003f9a:	68fb      	ldr	r3, [r7, #12]
}
 8003f9c:	4618      	mov	r0, r3
 8003f9e:	3718      	adds	r7, #24
 8003fa0:	46bd      	mov	sp, r7
 8003fa2:	bd80      	pop	{r7, pc}
 8003fa4:	20020000 	.word	0x20020000
 8003fa8:	00000400 	.word	0x00000400
 8003fac:	20004028 	.word	0x20004028
 8003fb0:	20008b80 	.word	0x20008b80

08003fb4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003fb4:	b480      	push	{r7}
 8003fb6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003fb8:	4b06      	ldr	r3, [pc, #24]	@ (8003fd4 <SystemInit+0x20>)
 8003fba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fbe:	4a05      	ldr	r2, [pc, #20]	@ (8003fd4 <SystemInit+0x20>)
 8003fc0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003fc4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003fc8:	bf00      	nop
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd0:	4770      	bx	lr
 8003fd2:	bf00      	nop
 8003fd4:	e000ed00 	.word	0xe000ed00

08003fd8 <display_init>:
static void UI_ToggleFilterSelect(void);
static void UI_SelectVolumeMode(void);
static int clampi(int v, int lo, int hi);

// =====  =====
void display_init(void) {
 8003fd8:	b580      	push	{r7, lr}
 8003fda:	af00      	add	r7, sp, #0
//	Generate_Sine_Samples();

	HAL_GPIO_WritePin(GPIOD, RESET_Pin, GPIO_PIN_RESET);
 8003fdc:	2200      	movs	r2, #0
 8003fde:	2120      	movs	r1, #32
 8003fe0:	4808      	ldr	r0, [pc, #32]	@ (8004004 <display_init+0x2c>)
 8003fe2:	f001 fd97 	bl	8005b14 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8003fe6:	2064      	movs	r0, #100	@ 0x64
 8003fe8:	f000 ff82 	bl	8004ef0 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOD, RESET_Pin, GPIO_PIN_SET);
 8003fec:	2201      	movs	r2, #1
 8003fee:	2120      	movs	r1, #32
 8003ff0:	4804      	ldr	r0, [pc, #16]	@ (8004004 <display_init+0x2c>)
 8003ff2:	f001 fd8f 	bl	8005b14 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8003ff6:	2064      	movs	r0, #100	@ 0x64
 8003ff8:	f000 ff7a 	bl	8004ef0 <HAL_Delay>

	ILI9341_Init();
 8003ffc:	f7fd fac8 	bl	8001590 <ILI9341_Init>
}
 8004000:	bf00      	nop
 8004002:	bd80      	pop	{r7, pc}
 8004004:	40020c00 	.word	0x40020c00

08004008 <UI_Init>:

void UI_Init(void) {
 8004008:	b580      	push	{r7, lr}
 800400a:	b084      	sub	sp, #16
 800400c:	af02      	add	r7, sp, #8
	lcdQueueHandle = xQueueCreate(5, sizeof(uint32_t));
 800400e:	2200      	movs	r2, #0
 8004010:	2104      	movs	r1, #4
 8004012:	2005      	movs	r0, #5
 8004014:	f004 fc33 	bl	800887e <xQueueGenericCreate>
 8004018:	4603      	mov	r3, r0
 800401a:	4a0e      	ldr	r2, [pc, #56]	@ (8004054 <UI_Init+0x4c>)
 800401c:	6013      	str	r3, [r2, #0]
	if (lcdQueueHandle == NULL) {
 800401e:	4b0d      	ldr	r3, [pc, #52]	@ (8004054 <UI_Init+0x4c>)
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	2b00      	cmp	r3, #0
 8004024:	d101      	bne.n	800402a <UI_Init+0x22>
		Error_Handler();
 8004026:	f7fe fd1f 	bl	8002a68 <Error_Handler>
	}

	BaseType_t result = xTaskCreate(LCD_Task, "LCDTask", 2048,
 800402a:	4b0b      	ldr	r3, [pc, #44]	@ (8004058 <UI_Init+0x50>)
 800402c:	9301      	str	r3, [sp, #4]
 800402e:	2301      	movs	r3, #1
 8004030:	9300      	str	r3, [sp, #0]
 8004032:	2300      	movs	r3, #0
 8004034:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004038:	4908      	ldr	r1, [pc, #32]	@ (800405c <UI_Init+0x54>)
 800403a:	4809      	ldr	r0, [pc, #36]	@ (8004060 <UI_Init+0x58>)
 800403c:	f005 fa28 	bl	8009490 <xTaskCreate>
 8004040:	6078      	str	r0, [r7, #4]
	NULL,
	tskIDLE_PRIORITY + 1, &lcdTaskHandle);

	if (result != pdPASS) {
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2b01      	cmp	r3, #1
 8004046:	d001      	beq.n	800404c <UI_Init+0x44>
		Error_Handler();
 8004048:	f7fe fd0e 	bl	8002a68 <Error_Handler>
	}
}
 800404c:	bf00      	nop
 800404e:	3708      	adds	r7, #8
 8004050:	46bd      	mov	sp, r7
 8004052:	bd80      	pop	{r7, pc}
 8004054:	20004030 	.word	0x20004030
 8004058:	2000402c 	.word	0x2000402c
 800405c:	0800ef3c 	.word	0x0800ef3c
 8004060:	08004c85 	.word	0x08004c85

08004064 <draw_main_dashboard>:
//				(uint8_t) (120 + 50 * sin(5.0 * 2 * M_PI * i / 1024.0));
//	}
//}

// =====   =====
static void draw_main_dashboard(void) {
 8004064:	b580      	push	{r7, lr}
 8004066:	b082      	sub	sp, #8
 8004068:	af02      	add	r7, sp, #8
	ILI9341_Fill_Screen(BLACK);
 800406a:	2000      	movs	r0, #0
 800406c:	f7fd fc40 	bl	80018f0 <ILI9341_Fill_Screen>
	vTaskDelay(pdMS_TO_TICKS(10));
 8004070:	200a      	movs	r0, #10
 8004072:	f005 fb6b 	bl	800974c <vTaskDelay>

	ILI9341_Draw_Filled_Rectangle_Coord(0, 0, 240, 30, GREEN);
 8004076:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 800407a:	9300      	str	r3, [sp, #0]
 800407c:	231e      	movs	r3, #30
 800407e:	22f0      	movs	r2, #240	@ 0xf0
 8004080:	2100      	movs	r1, #0
 8004082:	2000      	movs	r0, #0
 8004084:	f7fd f82f 	bl	80010e6 <ILI9341_Draw_Filled_Rectangle_Coord>
	ILI9341_Draw_Text("SYSTEM READY", 55, 10, BLACK, 2, GREEN);
 8004088:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 800408c:	9301      	str	r3, [sp, #4]
 800408e:	2302      	movs	r3, #2
 8004090:	9300      	str	r3, [sp, #0]
 8004092:	2300      	movs	r3, #0
 8004094:	220a      	movs	r2, #10
 8004096:	2137      	movs	r1, #55	@ 0x37
 8004098:	481c      	ldr	r0, [pc, #112]	@ (800410c <draw_main_dashboard+0xa8>)
 800409a:	f7fd f91d 	bl	80012d8 <ILI9341_Draw_Text>

	ILI9341_Draw_Text("Welcome to", 30, 60, WHITE, 2, BLACK);
 800409e:	2300      	movs	r3, #0
 80040a0:	9301      	str	r3, [sp, #4]
 80040a2:	2302      	movs	r3, #2
 80040a4:	9300      	str	r3, [sp, #0]
 80040a6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80040aa:	223c      	movs	r2, #60	@ 0x3c
 80040ac:	211e      	movs	r1, #30
 80040ae:	4818      	ldr	r0, [pc, #96]	@ (8004110 <draw_main_dashboard+0xac>)
 80040b0:	f7fd f912 	bl	80012d8 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("SYNTH RTOS", 20, 90, YELLOW, 3, BLACK);
 80040b4:	2300      	movs	r3, #0
 80040b6:	9301      	str	r3, [sp, #4]
 80040b8:	2303      	movs	r3, #3
 80040ba:	9300      	str	r3, [sp, #0]
 80040bc:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 80040c0:	225a      	movs	r2, #90	@ 0x5a
 80040c2:	2114      	movs	r1, #20
 80040c4:	4813      	ldr	r0, [pc, #76]	@ (8004114 <draw_main_dashboard+0xb0>)
 80040c6:	f7fd f907 	bl	80012d8 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("BLACKPILL", 10, 130, CYAN, 3, BLACK);
 80040ca:	2300      	movs	r3, #0
 80040cc:	9301      	str	r3, [sp, #4]
 80040ce:	2303      	movs	r3, #3
 80040d0:	9300      	str	r3, [sp, #0]
 80040d2:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80040d6:	2282      	movs	r2, #130	@ 0x82
 80040d8:	210a      	movs	r1, #10
 80040da:	480f      	ldr	r0, [pc, #60]	@ (8004118 <draw_main_dashboard+0xb4>)
 80040dc:	f7fd f8fc 	bl	80012d8 <ILI9341_Draw_Text>

	ILI9341_Draw_Horizontal_Line(20, 180, 200, WHITE);
 80040e0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80040e4:	22c8      	movs	r2, #200	@ 0xc8
 80040e6:	21b4      	movs	r1, #180	@ 0xb4
 80040e8:	2014      	movs	r0, #20
 80040ea:	f7fd fd63 	bl	8001bb4 <ILI9341_Draw_Horizontal_Line>
	ILI9341_Draw_Text("Press Button", 60, 195, LIGHTGREY, 1, BLACK);
 80040ee:	2300      	movs	r3, #0
 80040f0:	9301      	str	r3, [sp, #4]
 80040f2:	2301      	movs	r3, #1
 80040f4:	9300      	str	r3, [sp, #0]
 80040f6:	f24c 6318 	movw	r3, #50712	@ 0xc618
 80040fa:	22c3      	movs	r2, #195	@ 0xc3
 80040fc:	213c      	movs	r1, #60	@ 0x3c
 80040fe:	4807      	ldr	r0, [pc, #28]	@ (800411c <draw_main_dashboard+0xb8>)
 8004100:	f7fd f8ea 	bl	80012d8 <ILI9341_Draw_Text>
}
 8004104:	bf00      	nop
 8004106:	46bd      	mov	sp, r7
 8004108:	bd80      	pop	{r7, pc}
 800410a:	bf00      	nop
 800410c:	0800ef44 	.word	0x0800ef44
 8004110:	0800ef54 	.word	0x0800ef54
 8004114:	0800ef60 	.word	0x0800ef60
 8004118:	0800ef6c 	.word	0x0800ef6c
 800411c:	0800ef78 	.word	0x0800ef78

08004120 <draw_adsr_graph>:

// ===== ADSR  =====
static void draw_adsr_graph(void) {
 8004120:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004124:	b0b2      	sub	sp, #200	@ 0xc8
 8004126:	af02      	add	r7, sp, #8
	int x0 = ADSR_X0, y0 = ADSR_Y0, w = ADSR_W, h = ADSR_H;
 8004128:	230a      	movs	r3, #10
 800412a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800412e:	2306      	movs	r3, #6
 8004130:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004134:	23dc      	movs	r3, #220	@ 0xdc
 8004136:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800413a:	236c      	movs	r3, #108	@ 0x6c
 800413c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

	// 
	ILI9341_Draw_Hollow_Rectangle_Coord(ADSR_X0, ADSR_Y0, ADSR_X1, ADSR_Y1,
 8004140:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004144:	9300      	str	r3, [sp, #0]
 8004146:	2371      	movs	r3, #113	@ 0x71
 8004148:	22e5      	movs	r2, #229	@ 0xe5
 800414a:	2106      	movs	r1, #6
 800414c:	200a      	movs	r0, #10
 800414e:	f7fc ff49 	bl	8000fe4 <ILI9341_Draw_Hollow_Rectangle_Coord>
	WHITE);

	// ADSR    
	int wS = w / 4;
 8004152:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004156:	2b00      	cmp	r3, #0
 8004158:	da00      	bge.n	800415c <draw_adsr_graph+0x3c>
 800415a:	3303      	adds	r3, #3
 800415c:	109b      	asrs	r3, r3, #2
 800415e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

	uint32_t A = g_ui_adsr.attack_steps;
 8004162:	4baf      	ldr	r3, [pc, #700]	@ (8004420 <draw_adsr_graph+0x300>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
	uint32_t D = g_ui_adsr.decay_steps;
 800416a:	4bad      	ldr	r3, [pc, #692]	@ (8004420 <draw_adsr_graph+0x300>)
 800416c:	685b      	ldr	r3, [r3, #4]
 800416e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
	uint32_t R = g_ui_adsr.release_steps;
 8004172:	4bab      	ldr	r3, [pc, #684]	@ (8004420 <draw_adsr_graph+0x300>)
 8004174:	68db      	ldr	r3, [r3, #12]
 8004176:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

	uint32_t denom = (A + D + R);
 800417a:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 800417e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004182:	441a      	add	r2, r3
 8004184:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004188:	4413      	add	r3, r2
 800418a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
	if (denom == 0)
 800418e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004192:	2b00      	cmp	r3, #0
 8004194:	d102      	bne.n	800419c <draw_adsr_graph+0x7c>
		denom = 1;
 8004196:	2301      	movs	r3, #1
 8004198:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

	int avail = (w - wS);
 800419c:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 80041a0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80041a4:	1ad3      	subs	r3, r2, r3
 80041a6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
	int wA = (int) ((uint64_t) avail * A / denom);
 80041aa:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80041ae:	17da      	asrs	r2, r3, #31
 80041b0:	469a      	mov	sl, r3
 80041b2:	4693      	mov	fp, r2
 80041b4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80041b8:	2200      	movs	r2, #0
 80041ba:	461c      	mov	r4, r3
 80041bc:	4615      	mov	r5, r2
 80041be:	fb04 f20b 	mul.w	r2, r4, fp
 80041c2:	fb0a f305 	mul.w	r3, sl, r5
 80041c6:	4413      	add	r3, r2
 80041c8:	fbaa 8904 	umull	r8, r9, sl, r4
 80041cc:	444b      	add	r3, r9
 80041ce:	4699      	mov	r9, r3
 80041d0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80041d4:	2200      	movs	r2, #0
 80041d6:	633b      	str	r3, [r7, #48]	@ 0x30
 80041d8:	637a      	str	r2, [r7, #52]	@ 0x34
 80041da:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80041de:	4640      	mov	r0, r8
 80041e0:	4649      	mov	r1, r9
 80041e2:	f7fc fd69 	bl	8000cb8 <__aeabi_uldivmod>
 80041e6:	4602      	mov	r2, r0
 80041e8:	460b      	mov	r3, r1
 80041ea:	4613      	mov	r3, r2
 80041ec:	67fb      	str	r3, [r7, #124]	@ 0x7c
	int wD = (int) ((uint64_t) avail * D / denom);
 80041ee:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80041f2:	17da      	asrs	r2, r3, #31
 80041f4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80041f6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80041f8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80041fc:	2200      	movs	r2, #0
 80041fe:	623b      	str	r3, [r7, #32]
 8004200:	627a      	str	r2, [r7, #36]	@ 0x24
 8004202:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	@ 0x28
 8004206:	462b      	mov	r3, r5
 8004208:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800420c:	4642      	mov	r2, r8
 800420e:	fb02 f203 	mul.w	r2, r2, r3
 8004212:	464b      	mov	r3, r9
 8004214:	4621      	mov	r1, r4
 8004216:	fb01 f303 	mul.w	r3, r1, r3
 800421a:	4413      	add	r3, r2
 800421c:	4622      	mov	r2, r4
 800421e:	4641      	mov	r1, r8
 8004220:	fba2 1201 	umull	r1, r2, r2, r1
 8004224:	647a      	str	r2, [r7, #68]	@ 0x44
 8004226:	460a      	mov	r2, r1
 8004228:	643a      	str	r2, [r7, #64]	@ 0x40
 800422a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800422c:	4413      	add	r3, r2
 800422e:	647b      	str	r3, [r7, #68]	@ 0x44
 8004230:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004234:	2200      	movs	r2, #0
 8004236:	61bb      	str	r3, [r7, #24]
 8004238:	61fa      	str	r2, [r7, #28]
 800423a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800423e:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 8004242:	f7fc fd39 	bl	8000cb8 <__aeabi_uldivmod>
 8004246:	4602      	mov	r2, r0
 8004248:	460b      	mov	r3, r1
 800424a:	4613      	mov	r3, r2
 800424c:	67bb      	str	r3, [r7, #120]	@ 0x78
	int wR = (int) ((uint64_t) avail * R / denom);
 800424e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004252:	17da      	asrs	r2, r3, #31
 8004254:	613b      	str	r3, [r7, #16]
 8004256:	617a      	str	r2, [r7, #20]
 8004258:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800425c:	2200      	movs	r2, #0
 800425e:	60bb      	str	r3, [r7, #8]
 8004260:	60fa      	str	r2, [r7, #12]
 8004262:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8004266:	462b      	mov	r3, r5
 8004268:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 800426c:	4642      	mov	r2, r8
 800426e:	fb02 f203 	mul.w	r2, r2, r3
 8004272:	464b      	mov	r3, r9
 8004274:	4621      	mov	r1, r4
 8004276:	fb01 f303 	mul.w	r3, r1, r3
 800427a:	4413      	add	r3, r2
 800427c:	4622      	mov	r2, r4
 800427e:	4641      	mov	r1, r8
 8004280:	fba2 1201 	umull	r1, r2, r2, r1
 8004284:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004286:	460a      	mov	r2, r1
 8004288:	63ba      	str	r2, [r7, #56]	@ 0x38
 800428a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800428c:	4413      	add	r3, r2
 800428e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004290:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004294:	2200      	movs	r2, #0
 8004296:	603b      	str	r3, [r7, #0]
 8004298:	607a      	str	r2, [r7, #4]
 800429a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800429e:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 80042a2:	f7fc fd09 	bl	8000cb8 <__aeabi_uldivmod>
 80042a6:	4602      	mov	r2, r0
 80042a8:	460b      	mov	r3, r1
 80042aa:	4613      	mov	r3, r2
 80042ac:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8

	int sum = wA + wD + wS + wR;
 80042b0:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80042b2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80042b4:	441a      	add	r2, r3
 80042b6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80042ba:	4413      	add	r3, r2
 80042bc:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80042c0:	4413      	add	r3, r2
 80042c2:	677b      	str	r3, [r7, #116]	@ 0x74
	if (sum != w)
 80042c4:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80042c6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80042ca:	429a      	cmp	r2, r3
 80042cc:	d008      	beq.n	80042e0 <draw_adsr_graph+0x1c0>
		wR += (w - sum);
 80042ce:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 80042d2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80042d4:	1ad3      	subs	r3, r2, r3
 80042d6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80042da:	4413      	add	r3, r2
 80042dc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8

	// Y  
	int y_base = ADSR_Y1;
 80042e0:	2371      	movs	r3, #113	@ 0x71
 80042e2:	673b      	str	r3, [r7, #112]	@ 0x70
	int y_peak = ADSR_Y0;
 80042e4:	2306      	movs	r3, #6
 80042e6:	66fb      	str	r3, [r7, #108]	@ 0x6c
	int h_pix = ADSR_H - 1;
 80042e8:	236b      	movs	r3, #107	@ 0x6b
 80042ea:	66bb      	str	r3, [r7, #104]	@ 0x68
	int y_sus = ADSR_Y0 + ((100 - g_ui_adsr.sustain_level) * h_pix) / 100;
 80042ec:	4b4c      	ldr	r3, [pc, #304]	@ (8004420 <draw_adsr_graph+0x300>)
 80042ee:	689b      	ldr	r3, [r3, #8]
 80042f0:	f1c3 0364 	rsb	r3, r3, #100	@ 0x64
 80042f4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80042f6:	fb02 f303 	mul.w	r3, r2, r3
 80042fa:	4a4a      	ldr	r2, [pc, #296]	@ (8004424 <draw_adsr_graph+0x304>)
 80042fc:	fba2 2303 	umull	r2, r3, r2, r3
 8004300:	095b      	lsrs	r3, r3, #5
 8004302:	3306      	adds	r3, #6
 8004304:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

	if (y_sus < ADSR_Y0)
 8004308:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800430c:	2b05      	cmp	r3, #5
 800430e:	dc02      	bgt.n	8004316 <draw_adsr_graph+0x1f6>
		y_sus = ADSR_Y0;
 8004310:	2306      	movs	r3, #6
 8004312:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
	if (y_sus > ADSR_Y1)
 8004316:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800431a:	2b71      	cmp	r3, #113	@ 0x71
 800431c:	dd02      	ble.n	8004324 <draw_adsr_graph+0x204>
		y_sus = ADSR_Y1;
 800431e:	2371      	movs	r3, #113	@ 0x71
 8004320:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

	// ADSR 
	int xA0 = x0, yA0 = y_base;
 8004324:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004328:	667b      	str	r3, [r7, #100]	@ 0x64
 800432a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800432c:	663b      	str	r3, [r7, #96]	@ 0x60
	int xA1 = x0 + wA, yA1 = y_peak;
 800432e:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8004332:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004334:	4413      	add	r3, r2
 8004336:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800433a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800433c:	65fb      	str	r3, [r7, #92]	@ 0x5c
	int xD1 = xA1 + wD, yD1 = y_sus;
 800433e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004342:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004344:	4413      	add	r3, r2
 8004346:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800434a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800434e:	65bb      	str	r3, [r7, #88]	@ 0x58
	int xS1 = xD1 + wS, yS1 = y_sus;
 8004350:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004354:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004358:	4413      	add	r3, r2
 800435a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800435e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004362:	657b      	str	r3, [r7, #84]	@ 0x54
	int xR1 = xS1 + wR, yR1 = y_base;
 8004364:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004368:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800436c:	4413      	add	r3, r2
 800436e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004372:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004374:	653b      	str	r3, [r7, #80]	@ 0x50

	if (xR1 > ADSR_X1)
 8004376:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800437a:	2be5      	cmp	r3, #229	@ 0xe5
 800437c:	dd02      	ble.n	8004384 <draw_adsr_graph+0x264>
		xR1 = ADSR_X1;
 800437e:	23e5      	movs	r3, #229	@ 0xe5
 8004380:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
	if (xA1 > ADSR_X1)
 8004384:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004388:	2be5      	cmp	r3, #229	@ 0xe5
 800438a:	dd02      	ble.n	8004392 <draw_adsr_graph+0x272>
		xA1 = ADSR_X1;
 800438c:	23e5      	movs	r3, #229	@ 0xe5
 800438e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
	if (xD1 > ADSR_X1)
 8004392:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004396:	2be5      	cmp	r3, #229	@ 0xe5
 8004398:	dd02      	ble.n	80043a0 <draw_adsr_graph+0x280>
		xD1 = ADSR_X1;
 800439a:	23e5      	movs	r3, #229	@ 0xe5
 800439c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
	if (xS1 > ADSR_X1)
 80043a0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80043a4:	2be5      	cmp	r3, #229	@ 0xe5
 80043a6:	dd02      	ble.n	80043ae <draw_adsr_graph+0x28e>
		xS1 = ADSR_X1;
 80043a8:	23e5      	movs	r3, #229	@ 0xe5
 80043aa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

	//  
	draw_line(xA0, yA0, xA1, yA1, CYAN);
 80043ae:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80043b2:	9300      	str	r3, [sp, #0]
 80043b4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80043b6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80043ba:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 80043bc:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 80043be:	f000 fab3 	bl	8004928 <draw_line>
	draw_line(xA1, yA1, xD1, yD1, CYAN);
 80043c2:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80043c6:	9300      	str	r3, [sp, #0]
 80043c8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80043ca:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80043ce:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 80043d0:	f8d7 00b0 	ldr.w	r0, [r7, #176]	@ 0xb0
 80043d4:	f000 faa8 	bl	8004928 <draw_line>
	int lenS = xS1 - xD1;
 80043d8:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80043dc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80043e0:	1ad3      	subs	r3, r2, r3
 80043e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (lenS > 0) {
 80043e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	dd0a      	ble.n	8004400 <draw_adsr_graph+0x2e0>
		draw_line(xD1, yD1, xS1, yD1, CYAN);
 80043ea:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80043ee:	9300      	str	r3, [sp, #0]
 80043f0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80043f2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80043f6:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80043f8:	f8d7 00ac 	ldr.w	r0, [r7, #172]	@ 0xac
 80043fc:	f000 fa94 	bl	8004928 <draw_line>
	}
	draw_line(xS1, yS1, xR1, yR1, CYAN);
 8004400:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8004404:	9300      	str	r3, [sp, #0]
 8004406:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004408:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 800440c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800440e:	f8d7 00a8 	ldr.w	r0, [r7, #168]	@ 0xa8
 8004412:	f000 fa89 	bl	8004928 <draw_line>
}
 8004416:	bf00      	nop
 8004418:	37c0      	adds	r7, #192	@ 0xc0
 800441a:	46bd      	mov	sp, r7
 800441c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004420:	2000008c 	.word	0x2000008c
 8004424:	51eb851f 	.word	0x51eb851f

08004428 <draw_adsr_labels_static>:

static void draw_adsr_labels_static(void) {
 8004428:	b580      	push	{r7, lr}
 800442a:	b084      	sub	sp, #16
 800442c:	af02      	add	r7, sp, #8
	int y = ADSR_LY0;
 800442e:	2375      	movs	r3, #117	@ 0x75
 8004430:	607b      	str	r3, [r7, #4]
	ILI9341_Draw_Text("A", 40, y, LIGHTGREY, 2, BLACK);
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	b2da      	uxtb	r2, r3
 8004436:	2300      	movs	r3, #0
 8004438:	9301      	str	r3, [sp, #4]
 800443a:	2302      	movs	r3, #2
 800443c:	9300      	str	r3, [sp, #0]
 800443e:	f24c 6318 	movw	r3, #50712	@ 0xc618
 8004442:	2128      	movs	r1, #40	@ 0x28
 8004444:	4815      	ldr	r0, [pc, #84]	@ (800449c <draw_adsr_labels_static+0x74>)
 8004446:	f7fc ff47 	bl	80012d8 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("D", 90, y, LIGHTGREY, 2, BLACK);
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	b2da      	uxtb	r2, r3
 800444e:	2300      	movs	r3, #0
 8004450:	9301      	str	r3, [sp, #4]
 8004452:	2302      	movs	r3, #2
 8004454:	9300      	str	r3, [sp, #0]
 8004456:	f24c 6318 	movw	r3, #50712	@ 0xc618
 800445a:	215a      	movs	r1, #90	@ 0x5a
 800445c:	4810      	ldr	r0, [pc, #64]	@ (80044a0 <draw_adsr_labels_static+0x78>)
 800445e:	f7fc ff3b 	bl	80012d8 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("S", 140, y, LIGHTGREY, 2, BLACK);
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	b2da      	uxtb	r2, r3
 8004466:	2300      	movs	r3, #0
 8004468:	9301      	str	r3, [sp, #4]
 800446a:	2302      	movs	r3, #2
 800446c:	9300      	str	r3, [sp, #0]
 800446e:	f24c 6318 	movw	r3, #50712	@ 0xc618
 8004472:	218c      	movs	r1, #140	@ 0x8c
 8004474:	480b      	ldr	r0, [pc, #44]	@ (80044a4 <draw_adsr_labels_static+0x7c>)
 8004476:	f7fc ff2f 	bl	80012d8 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("R", 190, y, LIGHTGREY, 2, BLACK);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	b2da      	uxtb	r2, r3
 800447e:	2300      	movs	r3, #0
 8004480:	9301      	str	r3, [sp, #4]
 8004482:	2302      	movs	r3, #2
 8004484:	9300      	str	r3, [sp, #0]
 8004486:	f24c 6318 	movw	r3, #50712	@ 0xc618
 800448a:	21be      	movs	r1, #190	@ 0xbe
 800448c:	4806      	ldr	r0, [pc, #24]	@ (80044a8 <draw_adsr_labels_static+0x80>)
 800448e:	f7fc ff23 	bl	80012d8 <ILI9341_Draw_Text>
}
 8004492:	bf00      	nop
 8004494:	3708      	adds	r7, #8
 8004496:	46bd      	mov	sp, r7
 8004498:	bd80      	pop	{r7, pc}
 800449a:	bf00      	nop
 800449c:	0800ef88 	.word	0x0800ef88
 80044a0:	0800ef8c 	.word	0x0800ef8c
 80044a4:	0800ef90 	.word	0x0800ef90
 80044a8:	0800ef94 	.word	0x0800ef94

080044ac <draw_adsr_selection>:

static void draw_adsr_selection(void) {
 80044ac:	b590      	push	{r4, r7, lr}
 80044ae:	b089      	sub	sp, #36	@ 0x24
 80044b0:	af02      	add	r7, sp, #8
	int x_pos[4] = { 40, 90, 140, 190 };
 80044b2:	4b15      	ldr	r3, [pc, #84]	@ (8004508 <draw_adsr_selection+0x5c>)
 80044b4:	1d3c      	adds	r4, r7, #4
 80044b6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80044b8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	//   
	ILI9341_Draw_Filled_Rectangle_Coord(ADSR_X0, ADSR_LY0, ADSR_X1, ADSR_LY1,
 80044bc:	2300      	movs	r3, #0
 80044be:	9300      	str	r3, [sp, #0]
 80044c0:	2388      	movs	r3, #136	@ 0x88
 80044c2:	22e5      	movs	r2, #229	@ 0xe5
 80044c4:	2175      	movs	r1, #117	@ 0x75
 80044c6:	200a      	movs	r0, #10
 80044c8:	f7fc fe0d 	bl	80010e6 <ILI9341_Draw_Filled_Rectangle_Coord>
	BLACK);

	//   
	draw_adsr_labels_static();
 80044cc:	f7ff ffac 	bl	8004428 <draw_adsr_labels_static>

	int x = x_pos[g_adsr_sel];
 80044d0:	4b0e      	ldr	r3, [pc, #56]	@ (800450c <draw_adsr_selection+0x60>)
 80044d2:	781b      	ldrb	r3, [r3, #0]
 80044d4:	b2db      	uxtb	r3, r3
 80044d6:	009b      	lsls	r3, r3, #2
 80044d8:	3318      	adds	r3, #24
 80044da:	443b      	add	r3, r7
 80044dc:	f853 3c14 	ldr.w	r3, [r3, #-20]
 80044e0:	617b      	str	r3, [r7, #20]

	//  
	ILI9341_Draw_Hollow_Rectangle_Coord(x - 6, ADSR_LY0, x + 18, ADSR_LY1,
 80044e2:	697b      	ldr	r3, [r7, #20]
 80044e4:	b29b      	uxth	r3, r3
 80044e6:	3b06      	subs	r3, #6
 80044e8:	b298      	uxth	r0, r3
 80044ea:	697b      	ldr	r3, [r7, #20]
 80044ec:	b29b      	uxth	r3, r3
 80044ee:	3312      	adds	r3, #18
 80044f0:	b29a      	uxth	r2, r3
 80044f2:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 80044f6:	9300      	str	r3, [sp, #0]
 80044f8:	2388      	movs	r3, #136	@ 0x88
 80044fa:	2175      	movs	r1, #117	@ 0x75
 80044fc:	f7fc fd72 	bl	8000fe4 <ILI9341_Draw_Hollow_Rectangle_Coord>
	YELLOW);
}
 8004500:	bf00      	nop
 8004502:	371c      	adds	r7, #28
 8004504:	46bd      	mov	sp, r7
 8004506:	bd90      	pop	{r4, r7, pc}
 8004508:	0800ef98 	.word	0x0800ef98
 800450c:	20004035 	.word	0x20004035

08004510 <draw_wave_graph>:

// =====   =====
static void draw_wave_graph(void) {
 8004510:	b590      	push	{r4, r7, lr}
 8004512:	b097      	sub	sp, #92	@ 0x5c
 8004514:	af02      	add	r7, sp, #8
	int x0 = WAVE_X0;
 8004516:	230a      	movs	r3, #10
 8004518:	62fb      	str	r3, [r7, #44]	@ 0x2c
	int x1 = WAVE_X1;
 800451a:	23e5      	movs	r3, #229	@ 0xe5
 800451c:	62bb      	str	r3, [r7, #40]	@ 0x28
	int y0 = WAVE_Y0;
 800451e:	23d6      	movs	r3, #214	@ 0xd6
 8004520:	627b      	str	r3, [r7, #36]	@ 0x24
	int y1 = WAVE_Y1;
 8004522:	f240 132f 	movw	r3, #303	@ 0x12f
 8004526:	623b      	str	r3, [r7, #32]

	int w = (x1 - x0 + 1); //    
 8004528:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800452a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800452c:	1ad3      	subs	r3, r2, r3
 800452e:	3301      	adds	r3, #1
 8004530:	61fb      	str	r3, [r7, #28]
	int h = (y1 - y0 + 1); // 
 8004532:	6a3a      	ldr	r2, [r7, #32]
 8004534:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004536:	1ad3      	subs	r3, r2, r3
 8004538:	3301      	adds	r3, #1
 800453a:	61bb      	str	r3, [r7, #24]
	int midY = y0 + (h / 2);
 800453c:	69bb      	ldr	r3, [r7, #24]
 800453e:	0fda      	lsrs	r2, r3, #31
 8004540:	4413      	add	r3, r2
 8004542:	105b      	asrs	r3, r3, #1
 8004544:	461a      	mov	r2, r3
 8004546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004548:	4413      	add	r3, r2
 800454a:	617b      	str	r3, [r7, #20]

	int start_idx = 0;
 800454c:	2300      	movs	r3, #0
 800454e:	64fb      	str	r3, [r7, #76]	@ 0x4c

	//     ()
	for (int i = 1; i < VIS_BUF_SIZE / 2; i++) {
 8004550:	2301      	movs	r3, #1
 8004552:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004554:	e014      	b.n	8004580 <draw_wave_graph+0x70>
		//   ,     ( )
		if (g_vis_buffer[i - 1] < 0 && g_vis_buffer[i] >= 0) {
 8004556:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004558:	3b01      	subs	r3, #1
 800455a:	4a54      	ldr	r2, [pc, #336]	@ (80046ac <draw_wave_graph+0x19c>)
 800455c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004560:	b21b      	sxth	r3, r3
 8004562:	2b00      	cmp	r3, #0
 8004564:	da09      	bge.n	800457a <draw_wave_graph+0x6a>
 8004566:	4a51      	ldr	r2, [pc, #324]	@ (80046ac <draw_wave_graph+0x19c>)
 8004568:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800456a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800456e:	b21b      	sxth	r3, r3
 8004570:	2b00      	cmp	r3, #0
 8004572:	db02      	blt.n	800457a <draw_wave_graph+0x6a>
			start_idx = i;
 8004574:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004576:	64fb      	str	r3, [r7, #76]	@ 0x4c
			break; //  
 8004578:	e005      	b.n	8004586 <draw_wave_graph+0x76>
	for (int i = 1; i < VIS_BUF_SIZE / 2; i++) {
 800457a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800457c:	3301      	adds	r3, #1
 800457e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004580:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004582:	2b77      	cmp	r3, #119	@ 0x77
 8004584:	dde7      	ble.n	8004556 <draw_wave_graph+0x46>
		}
	}

	// 1.    
	ILI9341_Draw_Hollow_Rectangle_Coord(x0, y0, x1, y1, WHITE);
 8004586:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004588:	b298      	uxth	r0, r3
 800458a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800458c:	b299      	uxth	r1, r3
 800458e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004590:	b29a      	uxth	r2, r3
 8004592:	6a3b      	ldr	r3, [r7, #32]
 8004594:	b29b      	uxth	r3, r3
 8004596:	f64f 74ff 	movw	r4, #65535	@ 0xffff
 800459a:	9400      	str	r4, [sp, #0]
 800459c:	f7fc fd22 	bl	8000fe4 <ILI9341_Draw_Hollow_Rectangle_Coord>

	//  ()
	for (int x = x0 + 1; x < x1; x += 4) {
 80045a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045a2:	3301      	adds	r3, #1
 80045a4:	647b      	str	r3, [r7, #68]	@ 0x44
 80045a6:	e00b      	b.n	80045c0 <draw_wave_graph+0xb0>
		ILI9341_Draw_Pixel(x, midY, DARKGREY);
 80045a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80045aa:	b29b      	uxth	r3, r3
 80045ac:	697a      	ldr	r2, [r7, #20]
 80045ae:	b291      	uxth	r1, r2
 80045b0:	f647 32ef 	movw	r2, #31727	@ 0x7bef
 80045b4:	4618      	mov	r0, r3
 80045b6:	f7fd f9c1 	bl	800193c <ILI9341_Draw_Pixel>
	for (int x = x0 + 1; x < x1; x += 4) {
 80045ba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80045bc:	3304      	adds	r3, #4
 80045be:	647b      	str	r3, [r7, #68]	@ 0x44
 80045c0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80045c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045c4:	429a      	cmp	r2, r3
 80045c6:	dbef      	blt.n	80045a8 <draw_wave_graph+0x98>
	}

	// 2.   
	int prevX = x0 + 1;
 80045c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045ca:	3301      	adds	r3, #1
 80045cc:	643b      	str	r3, [r7, #64]	@ 0x40
	int first_sample = g_vis_buffer[start_idx];
 80045ce:	4a37      	ldr	r2, [pc, #220]	@ (80046ac <draw_wave_graph+0x19c>)
 80045d0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80045d2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80045d6:	b21b      	sxth	r3, r3
 80045d8:	613b      	str	r3, [r7, #16]
	int prevY = midY - (first_sample / 800);
 80045da:	693b      	ldr	r3, [r7, #16]
 80045dc:	4a34      	ldr	r2, [pc, #208]	@ (80046b0 <draw_wave_graph+0x1a0>)
 80045de:	fb82 1203 	smull	r1, r2, r2, r3
 80045e2:	1212      	asrs	r2, r2, #8
 80045e4:	17db      	asrs	r3, r3, #31
 80045e6:	1a9b      	subs	r3, r3, r2
 80045e8:	697a      	ldr	r2, [r7, #20]
 80045ea:	4413      	add	r3, r2
 80045ec:	63fb      	str	r3, [r7, #60]	@ 0x3c

	// :  (w)  ,   
	for (int i = 0; i < (w - 2); i++) {
 80045ee:	2300      	movs	r3, #0
 80045f0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80045f2:	e04d      	b.n	8004690 <draw_wave_graph+0x180>
		if (i >= VIS_BUF_SIZE)
 80045f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045f6:	2bef      	cmp	r3, #239	@ 0xef
 80045f8:	dc50      	bgt.n	800469c <draw_wave_graph+0x18c>
			break; //   

		int data_idx = start_idx + i;
 80045fa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80045fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045fe:	4413      	add	r3, r2
 8004600:	60fb      	str	r3, [r7, #12]

		if (data_idx >= VIS_BUF_SIZE)
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	2bef      	cmp	r3, #239	@ 0xef
 8004606:	dc4b      	bgt.n	80046a0 <draw_wave_graph+0x190>
			break; //   

		int x = x0 + 1 + i;
 8004608:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800460a:	3301      	adds	r3, #1
 800460c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800460e:	4413      	add	r3, r2
 8004610:	60bb      	str	r3, [r7, #8]
		int16_t sample = g_vis_buffer[data_idx];
 8004612:	4a26      	ldr	r2, [pc, #152]	@ (80046ac <draw_wave_graph+0x19c>)
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800461a:	80fb      	strh	r3, [r7, #6]

		int offset_y = -(sample / 64);
 800461c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004620:	2b00      	cmp	r3, #0
 8004622:	da00      	bge.n	8004626 <draw_wave_graph+0x116>
 8004624:	333f      	adds	r3, #63	@ 0x3f
 8004626:	119b      	asrs	r3, r3, #6
 8004628:	b21b      	sxth	r3, r3
 800462a:	425b      	negs	r3, r3
 800462c:	637b      	str	r3, [r7, #52]	@ 0x34

		if (offset_y > 40)
 800462e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004630:	2b28      	cmp	r3, #40	@ 0x28
 8004632:	dd01      	ble.n	8004638 <draw_wave_graph+0x128>
			offset_y = 40;
 8004634:	2328      	movs	r3, #40	@ 0x28
 8004636:	637b      	str	r3, [r7, #52]	@ 0x34
		if (offset_y < -40)
 8004638:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800463a:	f113 0f28 	cmn.w	r3, #40	@ 0x28
 800463e:	da02      	bge.n	8004646 <draw_wave_graph+0x136>
			offset_y = -40;
 8004640:	f06f 0327 	mvn.w	r3, #39	@ 0x27
 8004644:	637b      	str	r3, [r7, #52]	@ 0x34

		int y = midY + offset_y;
 8004646:	697a      	ldr	r2, [r7, #20]
 8004648:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800464a:	4413      	add	r3, r2
 800464c:	633b      	str	r3, [r7, #48]	@ 0x30

		//  (    )
		if (y < y0 + 1)
 800464e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004650:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004652:	429a      	cmp	r2, r3
 8004654:	db02      	blt.n	800465c <draw_wave_graph+0x14c>
			y = y0 + 1;
 8004656:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004658:	3301      	adds	r3, #1
 800465a:	633b      	str	r3, [r7, #48]	@ 0x30
		if (y > y1 - 1)
 800465c:	6a3a      	ldr	r2, [r7, #32]
 800465e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004660:	429a      	cmp	r2, r3
 8004662:	dc02      	bgt.n	800466a <draw_wave_graph+0x15a>
			y = y1 - 1;
 8004664:	6a3b      	ldr	r3, [r7, #32]
 8004666:	3b01      	subs	r3, #1
 8004668:	633b      	str	r3, [r7, #48]	@ 0x30

		//   
		if (i > 0) {
 800466a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800466c:	2b00      	cmp	r3, #0
 800466e:	dd08      	ble.n	8004682 <draw_wave_graph+0x172>
			draw_line(prevX, prevY, x, y, CYAN); //  CYAN   
 8004670:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8004674:	9300      	str	r3, [sp, #0]
 8004676:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004678:	68ba      	ldr	r2, [r7, #8]
 800467a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800467c:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800467e:	f000 f953 	bl	8004928 <draw_line>
		}

		prevX = x;
 8004682:	68bb      	ldr	r3, [r7, #8]
 8004684:	643b      	str	r3, [r7, #64]	@ 0x40
		prevY = y;
 8004686:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004688:	63fb      	str	r3, [r7, #60]	@ 0x3c
	for (int i = 0; i < (w - 2); i++) {
 800468a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800468c:	3301      	adds	r3, #1
 800468e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004690:	69fb      	ldr	r3, [r7, #28]
 8004692:	3b02      	subs	r3, #2
 8004694:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004696:	429a      	cmp	r2, r3
 8004698:	dbac      	blt.n	80045f4 <draw_wave_graph+0xe4>
	}
}
 800469a:	e002      	b.n	80046a2 <draw_wave_graph+0x192>
			break; //   
 800469c:	bf00      	nop
 800469e:	e000      	b.n	80046a2 <draw_wave_graph+0x192>
			break; //   
 80046a0:	bf00      	nop
}
 80046a2:	bf00      	nop
 80046a4:	3754      	adds	r7, #84	@ 0x54
 80046a6:	46bd      	mov	sp, r7
 80046a8:	bd90      	pop	{r4, r7, pc}
 80046aa:	bf00      	nop
 80046ac:	20000538 	.word	0x20000538
 80046b0:	51eb851f 	.word	0x51eb851f

080046b4 <draw_filter_labels_static>:

// =====   =====
static void draw_filter_labels_static(void) {
 80046b4:	b580      	push	{r7, lr}
 80046b6:	b084      	sub	sp, #16
 80046b8:	af02      	add	r7, sp, #8
	int y = FILTER_LY0 + 2;
 80046ba:	23bd      	movs	r3, #189	@ 0xbd
 80046bc:	607b      	str	r3, [r7, #4]
	ILI9341_Draw_Text("CUTOFF", 32, y, LIGHTGREY, 2, BLACK);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	b2da      	uxtb	r2, r3
 80046c2:	2300      	movs	r3, #0
 80046c4:	9301      	str	r3, [sp, #4]
 80046c6:	2302      	movs	r3, #2
 80046c8:	9300      	str	r3, [sp, #0]
 80046ca:	f24c 6318 	movw	r3, #50712	@ 0xc618
 80046ce:	2120      	movs	r1, #32
 80046d0:	4809      	ldr	r0, [pc, #36]	@ (80046f8 <draw_filter_labels_static+0x44>)
 80046d2:	f7fc fe01 	bl	80012d8 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("RESONANCE", 130, y, LIGHTGREY, 2, BLACK);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	b2da      	uxtb	r2, r3
 80046da:	2300      	movs	r3, #0
 80046dc:	9301      	str	r3, [sp, #4]
 80046de:	2302      	movs	r3, #2
 80046e0:	9300      	str	r3, [sp, #0]
 80046e2:	f24c 6318 	movw	r3, #50712	@ 0xc618
 80046e6:	2182      	movs	r1, #130	@ 0x82
 80046e8:	4804      	ldr	r0, [pc, #16]	@ (80046fc <draw_filter_labels_static+0x48>)
 80046ea:	f7fc fdf5 	bl	80012d8 <ILI9341_Draw_Text>
}
 80046ee:	bf00      	nop
 80046f0:	3708      	adds	r7, #8
 80046f2:	46bd      	mov	sp, r7
 80046f4:	bd80      	pop	{r7, pc}
 80046f6:	bf00      	nop
 80046f8:	0800efa8 	.word	0x0800efa8
 80046fc:	0800efb0 	.word	0x0800efb0

08004700 <draw_filter_selection>:

static void draw_filter_selection(void) {
 8004700:	b580      	push	{r7, lr}
 8004702:	b084      	sub	sp, #16
 8004704:	af02      	add	r7, sp, #8
	int y = FILTER_LY0 + 2;
 8004706:	23bd      	movs	r3, #189	@ 0xbd
 8004708:	607b      	str	r3, [r7, #4]

	//   
	ILI9341_Draw_Filled_Rectangle_Coord(0, FILTER_LY0, LCD_W - 1, FILTER_LY1,
 800470a:	2300      	movs	r3, #0
 800470c:	9300      	str	r3, [sp, #0]
 800470e:	23d0      	movs	r3, #208	@ 0xd0
 8004710:	22ef      	movs	r2, #239	@ 0xef
 8004712:	21bb      	movs	r1, #187	@ 0xbb
 8004714:	2000      	movs	r0, #0
 8004716:	f7fc fce6 	bl	80010e6 <ILI9341_Draw_Filled_Rectangle_Coord>
	BLACK);

	//  
	draw_filter_labels_static();
 800471a:	f7ff ffcb 	bl	80046b4 <draw_filter_labels_static>

	//  
	if (g_filter_sel == FILTER_SEL_CUTOFF) {
 800471e:	4b1b      	ldr	r3, [pc, #108]	@ (800478c <draw_filter_selection+0x8c>)
 8004720:	781b      	ldrb	r3, [r3, #0]
 8004722:	b2db      	uxtb	r3, r3
 8004724:	2b00      	cmp	r3, #0
 8004726:	d116      	bne.n	8004756 <draw_filter_selection+0x56>
		ILI9341_Draw_Text("CUTOFF", 32, y, WHITE, 2, BLACK);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	b2da      	uxtb	r2, r3
 800472c:	2300      	movs	r3, #0
 800472e:	9301      	str	r3, [sp, #4]
 8004730:	2302      	movs	r3, #2
 8004732:	9300      	str	r3, [sp, #0]
 8004734:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004738:	2120      	movs	r1, #32
 800473a:	4815      	ldr	r0, [pc, #84]	@ (8004790 <draw_filter_selection+0x90>)
 800473c:	f7fc fdcc 	bl	80012d8 <ILI9341_Draw_Text>
		ILI9341_Draw_Horizontal_Line(30, y + 20, 80, YELLOW);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	b29b      	uxth	r3, r3
 8004744:	3314      	adds	r3, #20
 8004746:	b299      	uxth	r1, r3
 8004748:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 800474c:	2250      	movs	r2, #80	@ 0x50
 800474e:	201e      	movs	r0, #30
 8004750:	f7fd fa30 	bl	8001bb4 <ILI9341_Draw_Horizontal_Line>
	} else {
		ILI9341_Draw_Text("RESONANCE", 130, y, WHITE, 2, BLACK);
		ILI9341_Draw_Horizontal_Line(128, y + 20, 110, YELLOW);
	}
}
 8004754:	e015      	b.n	8004782 <draw_filter_selection+0x82>
		ILI9341_Draw_Text("RESONANCE", 130, y, WHITE, 2, BLACK);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	b2da      	uxtb	r2, r3
 800475a:	2300      	movs	r3, #0
 800475c:	9301      	str	r3, [sp, #4]
 800475e:	2302      	movs	r3, #2
 8004760:	9300      	str	r3, [sp, #0]
 8004762:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004766:	2182      	movs	r1, #130	@ 0x82
 8004768:	480a      	ldr	r0, [pc, #40]	@ (8004794 <draw_filter_selection+0x94>)
 800476a:	f7fc fdb5 	bl	80012d8 <ILI9341_Draw_Text>
		ILI9341_Draw_Horizontal_Line(128, y + 20, 110, YELLOW);
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	b29b      	uxth	r3, r3
 8004772:	3314      	adds	r3, #20
 8004774:	b299      	uxth	r1, r3
 8004776:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 800477a:	226e      	movs	r2, #110	@ 0x6e
 800477c:	2080      	movs	r0, #128	@ 0x80
 800477e:	f7fd fa19 	bl	8001bb4 <ILI9341_Draw_Horizontal_Line>
}
 8004782:	bf00      	nop
 8004784:	3708      	adds	r7, #8
 8004786:	46bd      	mov	sp, r7
 8004788:	bd80      	pop	{r7, pc}
 800478a:	bf00      	nop
 800478c:	20004036 	.word	0x20004036
 8004790:	0800efa8 	.word	0x0800efa8
 8004794:	0800efb0 	.word	0x0800efb0

08004798 <draw_note_center>:

// =====   =====
static void draw_note_center(void) {
 8004798:	b580      	push	{r7, lr}
 800479a:	b088      	sub	sp, #32
 800479c:	af02      	add	r7, sp, #8
	static char prev[8] = { 0 };
	static const char *NAMES[12] = { "C", "C#", "D", "D#", "E", "F", "F#", "G",
			"G#", "A", "A#", "B" };

	char buf[8];
	uint8_t n = g_ui_note % 12;
 800479e:	4b23      	ldr	r3, [pc, #140]	@ (800482c <draw_note_center+0x94>)
 80047a0:	781b      	ldrb	r3, [r3, #0]
 80047a2:	b2da      	uxtb	r2, r3
 80047a4:	4b22      	ldr	r3, [pc, #136]	@ (8004830 <draw_note_center+0x98>)
 80047a6:	fba3 1302 	umull	r1, r3, r3, r2
 80047aa:	08d9      	lsrs	r1, r3, #3
 80047ac:	460b      	mov	r3, r1
 80047ae:	005b      	lsls	r3, r3, #1
 80047b0:	440b      	add	r3, r1
 80047b2:	009b      	lsls	r3, r3, #2
 80047b4:	1ad3      	subs	r3, r2, r3
 80047b6:	75fb      	strb	r3, [r7, #23]
	uint8_t o = g_ui_oct;
 80047b8:	4b1e      	ldr	r3, [pc, #120]	@ (8004834 <draw_note_center+0x9c>)
 80047ba:	781b      	ldrb	r3, [r3, #0]
 80047bc:	75bb      	strb	r3, [r7, #22]

	snprintf(buf, sizeof(buf), "%s%u", NAMES[n], (unsigned) o);
 80047be:	7dfb      	ldrb	r3, [r7, #23]
 80047c0:	4a1d      	ldr	r2, [pc, #116]	@ (8004838 <draw_note_center+0xa0>)
 80047c2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80047c6:	7dbb      	ldrb	r3, [r7, #22]
 80047c8:	1d38      	adds	r0, r7, #4
 80047ca:	9300      	str	r3, [sp, #0]
 80047cc:	4613      	mov	r3, r2
 80047ce:	4a1b      	ldr	r2, [pc, #108]	@ (800483c <draw_note_center+0xa4>)
 80047d0:	2108      	movs	r1, #8
 80047d2:	f007 fc53 	bl	800c07c <sniprintf>

	if (strcmp(prev, buf) == 0)
 80047d6:	1d3b      	adds	r3, r7, #4
 80047d8:	4619      	mov	r1, r3
 80047da:	4819      	ldr	r0, [pc, #100]	@ (8004840 <draw_note_center+0xa8>)
 80047dc:	f7fb fd00 	bl	80001e0 <strcmp>
 80047e0:	4603      	mov	r3, r0
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d01e      	beq.n	8004824 <draw_note_center+0x8c>
		return;
	strcpy(prev, buf);
 80047e6:	1d3b      	adds	r3, r7, #4
 80047e8:	4619      	mov	r1, r3
 80047ea:	4815      	ldr	r0, [pc, #84]	@ (8004840 <draw_note_center+0xa8>)
 80047ec:	f007 fd9d 	bl	800c32a <strcpy>

	// NOTE  
	ILI9341_Draw_Filled_Rectangle_Coord(0, NOTE_Y0, LCD_W - 1, NOTE_Y1, BLACK);
 80047f0:	2300      	movs	r3, #0
 80047f2:	9300      	str	r3, [sp, #0]
 80047f4:	23b5      	movs	r3, #181	@ 0xb5
 80047f6:	22ef      	movs	r2, #239	@ 0xef
 80047f8:	218e      	movs	r1, #142	@ 0x8e
 80047fa:	2000      	movs	r0, #0
 80047fc:	f7fc fc73 	bl	80010e6 <ILI9341_Draw_Filled_Rectangle_Coord>

	int x = 90;
 8004800:	235a      	movs	r3, #90	@ 0x5a
 8004802:	613b      	str	r3, [r7, #16]
	int y = NOTE_Y0 + 4;
 8004804:	2392      	movs	r3, #146	@ 0x92
 8004806:	60fb      	str	r3, [r7, #12]
	ILI9341_Draw_Text(buf, x, y, WHITE, 4, BLACK);
 8004808:	693b      	ldr	r3, [r7, #16]
 800480a:	b2d9      	uxtb	r1, r3
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	b2da      	uxtb	r2, r3
 8004810:	1d38      	adds	r0, r7, #4
 8004812:	2300      	movs	r3, #0
 8004814:	9301      	str	r3, [sp, #4]
 8004816:	2304      	movs	r3, #4
 8004818:	9300      	str	r3, [sp, #0]
 800481a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800481e:	f7fc fd5b 	bl	80012d8 <ILI9341_Draw_Text>
 8004822:	e000      	b.n	8004826 <draw_note_center+0x8e>
		return;
 8004824:	bf00      	nop
}
 8004826:	3718      	adds	r7, #24
 8004828:	46bd      	mov	sp, r7
 800482a:	bd80      	pop	{r7, pc}
 800482c:	20004037 	.word	0x20004037
 8004830:	aaaaaaab 	.word	0xaaaaaaab
 8004834:	2000009c 	.word	0x2000009c
 8004838:	200000a0 	.word	0x200000a0
 800483c:	0800efbc 	.word	0x0800efbc
 8004840:	20004038 	.word	0x20004038

08004844 <draw_volume_bar>:

// =====   =====
static void draw_volume_bar(void) {
 8004844:	b590      	push	{r4, r7, lr}
 8004846:	b08b      	sub	sp, #44	@ 0x2c
 8004848:	af02      	add	r7, sp, #8
	int x0 = VOL_X0, x1 = VOL_X1, y0 = VOL_Y0, y1 = VOL_Y1;
 800484a:	230a      	movs	r3, #10
 800484c:	617b      	str	r3, [r7, #20]
 800484e:	23e5      	movs	r3, #229	@ 0xe5
 8004850:	613b      	str	r3, [r7, #16]
 8004852:	f44f 7399 	mov.w	r3, #306	@ 0x132
 8004856:	60fb      	str	r3, [r7, #12]
 8004858:	f240 1339 	movw	r3, #313	@ 0x139
 800485c:	60bb      	str	r3, [r7, #8]
	int w = (x1 - x0 + 1);
 800485e:	693a      	ldr	r2, [r7, #16]
 8004860:	697b      	ldr	r3, [r7, #20]
 8004862:	1ad3      	subs	r3, r2, r3
 8004864:	3301      	adds	r3, #1
 8004866:	607b      	str	r3, [r7, #4]

	ILI9341_Draw_Hollow_Rectangle_Coord(x0, y0, x1, y1, WHITE);
 8004868:	697b      	ldr	r3, [r7, #20]
 800486a:	b298      	uxth	r0, r3
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	b299      	uxth	r1, r3
 8004870:	693b      	ldr	r3, [r7, #16]
 8004872:	b29a      	uxth	r2, r3
 8004874:	68bb      	ldr	r3, [r7, #8]
 8004876:	b29b      	uxth	r3, r3
 8004878:	f64f 74ff 	movw	r4, #65535	@ 0xffff
 800487c:	9400      	str	r4, [sp, #0]
 800487e:	f7fc fbb1 	bl	8000fe4 <ILI9341_Draw_Hollow_Rectangle_Coord>

	uint8_t v = g_ui_vol;
 8004882:	4b27      	ldr	r3, [pc, #156]	@ (8004920 <draw_volume_bar+0xdc>)
 8004884:	781b      	ldrb	r3, [r3, #0]
 8004886:	77fb      	strb	r3, [r7, #31]
	if (v > 100)
 8004888:	7ffb      	ldrb	r3, [r7, #31]
 800488a:	2b64      	cmp	r3, #100	@ 0x64
 800488c:	d901      	bls.n	8004892 <draw_volume_bar+0x4e>
		v = 100;
 800488e:	2364      	movs	r3, #100	@ 0x64
 8004890:	77fb      	strb	r3, [r7, #31]

	int fill = (w - 2) * v / 100;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	3b02      	subs	r3, #2
 8004896:	7ffa      	ldrb	r2, [r7, #31]
 8004898:	fb02 f303 	mul.w	r3, r2, r3
 800489c:	4a21      	ldr	r2, [pc, #132]	@ (8004924 <draw_volume_bar+0xe0>)
 800489e:	fb82 1203 	smull	r1, r2, r2, r3
 80048a2:	1152      	asrs	r2, r2, #5
 80048a4:	17db      	asrs	r3, r3, #31
 80048a6:	1ad3      	subs	r3, r2, r3
 80048a8:	603b      	str	r3, [r7, #0]

	ILI9341_Draw_Filled_Rectangle_Coord(x0 + 1, y0 + 1, x1 - 1, y1 - 1, BLACK);
 80048aa:	697b      	ldr	r3, [r7, #20]
 80048ac:	b29b      	uxth	r3, r3
 80048ae:	3301      	adds	r3, #1
 80048b0:	b298      	uxth	r0, r3
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	b29b      	uxth	r3, r3
 80048b6:	3301      	adds	r3, #1
 80048b8:	b299      	uxth	r1, r3
 80048ba:	693b      	ldr	r3, [r7, #16]
 80048bc:	b29b      	uxth	r3, r3
 80048be:	3b01      	subs	r3, #1
 80048c0:	b29a      	uxth	r2, r3
 80048c2:	68bb      	ldr	r3, [r7, #8]
 80048c4:	b29b      	uxth	r3, r3
 80048c6:	3b01      	subs	r3, #1
 80048c8:	b29b      	uxth	r3, r3
 80048ca:	2400      	movs	r4, #0
 80048cc:	9400      	str	r4, [sp, #0]
 80048ce:	f7fc fc0a 	bl	80010e6 <ILI9341_Draw_Filled_Rectangle_Coord>

	if (fill > 0) {
 80048d2:	683b      	ldr	r3, [r7, #0]
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	dd1e      	ble.n	8004916 <draw_volume_bar+0xd2>
		int xf = x0 + 1 + fill;
 80048d8:	697b      	ldr	r3, [r7, #20]
 80048da:	3301      	adds	r3, #1
 80048dc:	683a      	ldr	r2, [r7, #0]
 80048de:	4413      	add	r3, r2
 80048e0:	61bb      	str	r3, [r7, #24]
		if (xf > x1 - 1)
 80048e2:	693a      	ldr	r2, [r7, #16]
 80048e4:	69bb      	ldr	r3, [r7, #24]
 80048e6:	429a      	cmp	r2, r3
 80048e8:	dc02      	bgt.n	80048f0 <draw_volume_bar+0xac>
			xf = x1 - 1;
 80048ea:	693b      	ldr	r3, [r7, #16]
 80048ec:	3b01      	subs	r3, #1
 80048ee:	61bb      	str	r3, [r7, #24]
		ILI9341_Draw_Filled_Rectangle_Coord(x0 + 1, y0 + 1, xf, y1 - 1, GREEN);
 80048f0:	697b      	ldr	r3, [r7, #20]
 80048f2:	b29b      	uxth	r3, r3
 80048f4:	3301      	adds	r3, #1
 80048f6:	b298      	uxth	r0, r3
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	b29b      	uxth	r3, r3
 80048fc:	3301      	adds	r3, #1
 80048fe:	b299      	uxth	r1, r3
 8004900:	69bb      	ldr	r3, [r7, #24]
 8004902:	b29a      	uxth	r2, r3
 8004904:	68bb      	ldr	r3, [r7, #8]
 8004906:	b29b      	uxth	r3, r3
 8004908:	3b01      	subs	r3, #1
 800490a:	b29b      	uxth	r3, r3
 800490c:	f44f 64fc 	mov.w	r4, #2016	@ 0x7e0
 8004910:	9400      	str	r4, [sp, #0]
 8004912:	f7fc fbe8 	bl	80010e6 <ILI9341_Draw_Filled_Rectangle_Coord>
	}
}
 8004916:	bf00      	nop
 8004918:	3724      	adds	r7, #36	@ 0x24
 800491a:	46bd      	mov	sp, r7
 800491c:	bd90      	pop	{r4, r7, pc}
 800491e:	bf00      	nop
 8004920:	2000009d 	.word	0x2000009d
 8004924:	51eb851f 	.word	0x51eb851f

08004928 <draw_line>:

// =====   =====
static void draw_line(int x0, int y0, int x1, int y1, uint16_t color) {
 8004928:	b580      	push	{r7, lr}
 800492a:	b08a      	sub	sp, #40	@ 0x28
 800492c:	af00      	add	r7, sp, #0
 800492e:	60f8      	str	r0, [r7, #12]
 8004930:	60b9      	str	r1, [r7, #8]
 8004932:	607a      	str	r2, [r7, #4]
 8004934:	603b      	str	r3, [r7, #0]
	int dx = (x1 > x0) ? (x1 - x0) : (x0 - x1);
 8004936:	687a      	ldr	r2, [r7, #4]
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	429a      	cmp	r2, r3
 800493c:	dd03      	ble.n	8004946 <draw_line+0x1e>
 800493e:	687a      	ldr	r2, [r7, #4]
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	1ad3      	subs	r3, r2, r3
 8004944:	e002      	b.n	800494c <draw_line+0x24>
 8004946:	68fa      	ldr	r2, [r7, #12]
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	1ad3      	subs	r3, r2, r3
 800494c:	623b      	str	r3, [r7, #32]
	int sx = (x0 < x1) ? 1 : -1;
 800494e:	68fa      	ldr	r2, [r7, #12]
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	429a      	cmp	r2, r3
 8004954:	da01      	bge.n	800495a <draw_line+0x32>
 8004956:	2301      	movs	r3, #1
 8004958:	e001      	b.n	800495e <draw_line+0x36>
 800495a:	f04f 33ff 	mov.w	r3, #4294967295
 800495e:	61fb      	str	r3, [r7, #28]
	int dy = (y1 > y0) ? (y0 - y1) : (y1 - y0);
 8004960:	683a      	ldr	r2, [r7, #0]
 8004962:	68bb      	ldr	r3, [r7, #8]
 8004964:	429a      	cmp	r2, r3
 8004966:	dd03      	ble.n	8004970 <draw_line+0x48>
 8004968:	68ba      	ldr	r2, [r7, #8]
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	1ad3      	subs	r3, r2, r3
 800496e:	e002      	b.n	8004976 <draw_line+0x4e>
 8004970:	683a      	ldr	r2, [r7, #0]
 8004972:	68bb      	ldr	r3, [r7, #8]
 8004974:	1ad3      	subs	r3, r2, r3
 8004976:	61bb      	str	r3, [r7, #24]
	int sy = (y0 < y1) ? 1 : -1;
 8004978:	68ba      	ldr	r2, [r7, #8]
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	429a      	cmp	r2, r3
 800497e:	da01      	bge.n	8004984 <draw_line+0x5c>
 8004980:	2301      	movs	r3, #1
 8004982:	e001      	b.n	8004988 <draw_line+0x60>
 8004984:	f04f 33ff 	mov.w	r3, #4294967295
 8004988:	617b      	str	r3, [r7, #20]
	int err = dx + dy;
 800498a:	6a3a      	ldr	r2, [r7, #32]
 800498c:	69bb      	ldr	r3, [r7, #24]
 800498e:	4413      	add	r3, r2
 8004990:	627b      	str	r3, [r7, #36]	@ 0x24

	while (1) {
		if (x0 >= 0 && x0 < LCD_W && y0 >= 0 && y0 < LCD_H) {
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	2b00      	cmp	r3, #0
 8004996:	db11      	blt.n	80049bc <draw_line+0x94>
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	2bef      	cmp	r3, #239	@ 0xef
 800499c:	dc0e      	bgt.n	80049bc <draw_line+0x94>
 800499e:	68bb      	ldr	r3, [r7, #8]
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	db0b      	blt.n	80049bc <draw_line+0x94>
 80049a4:	68bb      	ldr	r3, [r7, #8]
 80049a6:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80049aa:	da07      	bge.n	80049bc <draw_line+0x94>
			ILI9341_Draw_Pixel((uint16_t) x0, (uint16_t) y0, color);
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	b29b      	uxth	r3, r3
 80049b0:	68ba      	ldr	r2, [r7, #8]
 80049b2:	b291      	uxth	r1, r2
 80049b4:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 80049b6:	4618      	mov	r0, r3
 80049b8:	f7fc ffc0 	bl	800193c <ILI9341_Draw_Pixel>
		}
		if (x0 == x1 && y0 == y1)
 80049bc:	68fa      	ldr	r2, [r7, #12]
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	429a      	cmp	r2, r3
 80049c2:	d103      	bne.n	80049cc <draw_line+0xa4>
 80049c4:	68ba      	ldr	r2, [r7, #8]
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	429a      	cmp	r2, r3
 80049ca:	d01b      	beq.n	8004a04 <draw_line+0xdc>
			break;
		int e2 = 2 * err;
 80049cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049ce:	005b      	lsls	r3, r3, #1
 80049d0:	613b      	str	r3, [r7, #16]
		if (e2 >= dy) {
 80049d2:	693a      	ldr	r2, [r7, #16]
 80049d4:	69bb      	ldr	r3, [r7, #24]
 80049d6:	429a      	cmp	r2, r3
 80049d8:	db07      	blt.n	80049ea <draw_line+0xc2>
			err += dy;
 80049da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049dc:	69bb      	ldr	r3, [r7, #24]
 80049de:	4413      	add	r3, r2
 80049e0:	627b      	str	r3, [r7, #36]	@ 0x24
			x0 += sx;
 80049e2:	68fa      	ldr	r2, [r7, #12]
 80049e4:	69fb      	ldr	r3, [r7, #28]
 80049e6:	4413      	add	r3, r2
 80049e8:	60fb      	str	r3, [r7, #12]
		}
		if (e2 <= dx) {
 80049ea:	693a      	ldr	r2, [r7, #16]
 80049ec:	6a3b      	ldr	r3, [r7, #32]
 80049ee:	429a      	cmp	r2, r3
 80049f0:	dccf      	bgt.n	8004992 <draw_line+0x6a>
			err += dx;
 80049f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049f4:	6a3b      	ldr	r3, [r7, #32]
 80049f6:	4413      	add	r3, r2
 80049f8:	627b      	str	r3, [r7, #36]	@ 0x24
			y0 += sy;
 80049fa:	68ba      	ldr	r2, [r7, #8]
 80049fc:	697b      	ldr	r3, [r7, #20]
 80049fe:	4413      	add	r3, r2
 8004a00:	60bb      	str	r3, [r7, #8]
	while (1) {
 8004a02:	e7c6      	b.n	8004992 <draw_line+0x6a>
			break;
 8004a04:	bf00      	nop
		}
	}
}
 8004a06:	bf00      	nop
 8004a08:	3728      	adds	r7, #40	@ 0x28
 8004a0a:	46bd      	mov	sp, r7
 8004a0c:	bd80      	pop	{r7, pc}

08004a0e <clampi>:

// =====    =====
static int clampi(int v, int lo, int hi) {
 8004a0e:	b480      	push	{r7}
 8004a10:	b085      	sub	sp, #20
 8004a12:	af00      	add	r7, sp, #0
 8004a14:	60f8      	str	r0, [r7, #12]
 8004a16:	60b9      	str	r1, [r7, #8]
 8004a18:	607a      	str	r2, [r7, #4]
	if (v < lo)
 8004a1a:	68fa      	ldr	r2, [r7, #12]
 8004a1c:	68bb      	ldr	r3, [r7, #8]
 8004a1e:	429a      	cmp	r2, r3
 8004a20:	da01      	bge.n	8004a26 <clampi+0x18>
		return lo;
 8004a22:	68bb      	ldr	r3, [r7, #8]
 8004a24:	e006      	b.n	8004a34 <clampi+0x26>
	if (v > hi)
 8004a26:	68fa      	ldr	r2, [r7, #12]
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	429a      	cmp	r2, r3
 8004a2c:	dd01      	ble.n	8004a32 <clampi+0x24>
		return hi;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	e000      	b.n	8004a34 <clampi+0x26>
	return v;
 8004a32:	68fb      	ldr	r3, [r7, #12]
}
 8004a34:	4618      	mov	r0, r3
 8004a36:	3714      	adds	r7, #20
 8004a38:	46bd      	mov	sp, r7
 8004a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a3e:	4770      	bx	lr

08004a40 <UI_MoveAdsrSelect>:

static void UI_MoveAdsrSelect(void) {
 8004a40:	b480      	push	{r7}
 8004a42:	af00      	add	r7, sp, #0
	g_ui_edit_mode = UI_EDIT_ADSR;
 8004a44:	4b0c      	ldr	r3, [pc, #48]	@ (8004a78 <UI_MoveAdsrSelect+0x38>)
 8004a46:	2200      	movs	r2, #0
 8004a48:	701a      	strb	r2, [r3, #0]
	g_adsr_sel = (UI_ADSR_Select_t) ((g_adsr_sel + 1) % 4);
 8004a4a:	4b0c      	ldr	r3, [pc, #48]	@ (8004a7c <UI_MoveAdsrSelect+0x3c>)
 8004a4c:	781b      	ldrb	r3, [r3, #0]
 8004a4e:	b2db      	uxtb	r3, r3
 8004a50:	3301      	adds	r3, #1
 8004a52:	425a      	negs	r2, r3
 8004a54:	f003 0303 	and.w	r3, r3, #3
 8004a58:	f002 0203 	and.w	r2, r2, #3
 8004a5c:	bf58      	it	pl
 8004a5e:	4253      	negpl	r3, r2
 8004a60:	b2da      	uxtb	r2, r3
 8004a62:	4b06      	ldr	r3, [pc, #24]	@ (8004a7c <UI_MoveAdsrSelect+0x3c>)
 8004a64:	701a      	strb	r2, [r3, #0]
	g_ui_dirty.adsr_sel = 1;  //   
 8004a66:	4b06      	ldr	r3, [pc, #24]	@ (8004a80 <UI_MoveAdsrSelect+0x40>)
 8004a68:	2201      	movs	r2, #1
 8004a6a:	709a      	strb	r2, [r3, #2]
}
 8004a6c:	bf00      	nop
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a74:	4770      	bx	lr
 8004a76:	bf00      	nop
 8004a78:	20004034 	.word	0x20004034
 8004a7c:	20004035 	.word	0x20004035
 8004a80:	20000084 	.word	0x20000084

08004a84 <UI_OnEncoderDelta>:
	g_ui_dirty.volume_bar = 1;
	g_ui_dirty.adsr_sel = 1;
	g_ui_dirty.filter_sel = 1;
}

void UI_OnEncoderDelta(int delta) {
 8004a84:	b580      	push	{r7, lr}
 8004a86:	b084      	sub	sp, #16
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	6078      	str	r0, [r7, #4]
	if (delta == 0)
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	f000 8098 	beq.w	8004bc4 <UI_OnEncoderDelta+0x140>
		return;

	if (g_ui_edit_mode == UI_EDIT_ADSR) {
 8004a94:	4b4d      	ldr	r3, [pc, #308]	@ (8004bcc <UI_OnEncoderDelta+0x148>)
 8004a96:	781b      	ldrb	r3, [r3, #0]
 8004a98:	b2db      	uxtb	r3, r3
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d150      	bne.n	8004b40 <UI_OnEncoderDelta+0xbc>
		switch (g_adsr_sel) {
 8004a9e:	4b4c      	ldr	r3, [pc, #304]	@ (8004bd0 <UI_OnEncoderDelta+0x14c>)
 8004aa0:	781b      	ldrb	r3, [r3, #0]
 8004aa2:	b2db      	uxtb	r3, r3
 8004aa4:	2b03      	cmp	r3, #3
 8004aa6:	d847      	bhi.n	8004b38 <UI_OnEncoderDelta+0xb4>
 8004aa8:	a201      	add	r2, pc, #4	@ (adr r2, 8004ab0 <UI_OnEncoderDelta+0x2c>)
 8004aaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004aae:	bf00      	nop
 8004ab0:	08004ac1 	.word	0x08004ac1
 8004ab4:	08004adf 	.word	0x08004adf
 8004ab8:	08004afd 	.word	0x08004afd
 8004abc:	08004b1b 	.word	0x08004b1b
		case ADSR_SEL_A:
			g_ui_adsr.attack_steps = (uint32_t) clampi(
					(int) g_ui_adsr.attack_steps + delta, 1, 200);
 8004ac0:	4b44      	ldr	r3, [pc, #272]	@ (8004bd4 <UI_OnEncoderDelta+0x150>)
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	461a      	mov	r2, r3
			g_ui_adsr.attack_steps = (uint32_t) clampi(
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	4413      	add	r3, r2
 8004aca:	22c8      	movs	r2, #200	@ 0xc8
 8004acc:	2101      	movs	r1, #1
 8004ace:	4618      	mov	r0, r3
 8004ad0:	f7ff ff9d 	bl	8004a0e <clampi>
 8004ad4:	4603      	mov	r3, r0
 8004ad6:	461a      	mov	r2, r3
 8004ad8:	4b3e      	ldr	r3, [pc, #248]	@ (8004bd4 <UI_OnEncoderDelta+0x150>)
 8004ada:	601a      	str	r2, [r3, #0]
			break;
 8004adc:	e02c      	b.n	8004b38 <UI_OnEncoderDelta+0xb4>
		case ADSR_SEL_D:
			g_ui_adsr.decay_steps = (uint32_t) clampi(
					(int) g_ui_adsr.decay_steps + delta, 1, 200);
 8004ade:	4b3d      	ldr	r3, [pc, #244]	@ (8004bd4 <UI_OnEncoderDelta+0x150>)
 8004ae0:	685b      	ldr	r3, [r3, #4]
 8004ae2:	461a      	mov	r2, r3
			g_ui_adsr.decay_steps = (uint32_t) clampi(
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	4413      	add	r3, r2
 8004ae8:	22c8      	movs	r2, #200	@ 0xc8
 8004aea:	2101      	movs	r1, #1
 8004aec:	4618      	mov	r0, r3
 8004aee:	f7ff ff8e 	bl	8004a0e <clampi>
 8004af2:	4603      	mov	r3, r0
 8004af4:	461a      	mov	r2, r3
 8004af6:	4b37      	ldr	r3, [pc, #220]	@ (8004bd4 <UI_OnEncoderDelta+0x150>)
 8004af8:	605a      	str	r2, [r3, #4]
			break;
 8004afa:	e01d      	b.n	8004b38 <UI_OnEncoderDelta+0xb4>
		case ADSR_SEL_S:
			g_ui_adsr.sustain_level = (uint32_t) clampi(
					(int) g_ui_adsr.sustain_level + delta, 0, 100);
 8004afc:	4b35      	ldr	r3, [pc, #212]	@ (8004bd4 <UI_OnEncoderDelta+0x150>)
 8004afe:	689b      	ldr	r3, [r3, #8]
 8004b00:	461a      	mov	r2, r3
			g_ui_adsr.sustain_level = (uint32_t) clampi(
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	4413      	add	r3, r2
 8004b06:	2264      	movs	r2, #100	@ 0x64
 8004b08:	2100      	movs	r1, #0
 8004b0a:	4618      	mov	r0, r3
 8004b0c:	f7ff ff7f 	bl	8004a0e <clampi>
 8004b10:	4603      	mov	r3, r0
 8004b12:	461a      	mov	r2, r3
 8004b14:	4b2f      	ldr	r3, [pc, #188]	@ (8004bd4 <UI_OnEncoderDelta+0x150>)
 8004b16:	609a      	str	r2, [r3, #8]
			break;
 8004b18:	e00e      	b.n	8004b38 <UI_OnEncoderDelta+0xb4>
		case ADSR_SEL_R:
			g_ui_adsr.release_steps = (uint32_t) clampi(
					(int) g_ui_adsr.release_steps + delta, 1, 200);
 8004b1a:	4b2e      	ldr	r3, [pc, #184]	@ (8004bd4 <UI_OnEncoderDelta+0x150>)
 8004b1c:	68db      	ldr	r3, [r3, #12]
 8004b1e:	461a      	mov	r2, r3
			g_ui_adsr.release_steps = (uint32_t) clampi(
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	4413      	add	r3, r2
 8004b24:	22c8      	movs	r2, #200	@ 0xc8
 8004b26:	2101      	movs	r1, #1
 8004b28:	4618      	mov	r0, r3
 8004b2a:	f7ff ff70 	bl	8004a0e <clampi>
 8004b2e:	4603      	mov	r3, r0
 8004b30:	461a      	mov	r2, r3
 8004b32:	4b28      	ldr	r3, [pc, #160]	@ (8004bd4 <UI_OnEncoderDelta+0x150>)
 8004b34:	60da      	str	r2, [r3, #12]
			break;
 8004b36:	bf00      	nop
		}
		g_ui_dirty.adsr_graph = 1;  //   
 8004b38:	4b27      	ldr	r3, [pc, #156]	@ (8004bd8 <UI_OnEncoderDelta+0x154>)
 8004b3a:	2201      	movs	r2, #1
 8004b3c:	705a      	strb	r2, [r3, #1]
 8004b3e:	e042      	b.n	8004bc6 <UI_OnEncoderDelta+0x142>
	} else if (g_ui_edit_mode == UI_EDIT_FILTER) {
 8004b40:	4b22      	ldr	r3, [pc, #136]	@ (8004bcc <UI_OnEncoderDelta+0x148>)
 8004b42:	781b      	ldrb	r3, [r3, #0]
 8004b44:	b2db      	uxtb	r3, r3
 8004b46:	2b01      	cmp	r3, #1
 8004b48:	d127      	bne.n	8004b9a <UI_OnEncoderDelta+0x116>
		if (g_filter_sel == FILTER_SEL_CUTOFF) {
 8004b4a:	4b24      	ldr	r3, [pc, #144]	@ (8004bdc <UI_OnEncoderDelta+0x158>)
 8004b4c:	781b      	ldrb	r3, [r3, #0]
 8004b4e:	b2db      	uxtb	r3, r3
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d10f      	bne.n	8004b74 <UI_OnEncoderDelta+0xf0>
			g_ui_cutoff = (uint8_t) clampi((int) g_ui_cutoff + delta, 0, 100);
 8004b54:	4b22      	ldr	r3, [pc, #136]	@ (8004be0 <UI_OnEncoderDelta+0x15c>)
 8004b56:	781b      	ldrb	r3, [r3, #0]
 8004b58:	b2db      	uxtb	r3, r3
 8004b5a:	461a      	mov	r2, r3
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	4413      	add	r3, r2
 8004b60:	2264      	movs	r2, #100	@ 0x64
 8004b62:	2100      	movs	r1, #0
 8004b64:	4618      	mov	r0, r3
 8004b66:	f7ff ff52 	bl	8004a0e <clampi>
 8004b6a:	4603      	mov	r3, r0
 8004b6c:	b2da      	uxtb	r2, r3
 8004b6e:	4b1c      	ldr	r3, [pc, #112]	@ (8004be0 <UI_OnEncoderDelta+0x15c>)
 8004b70:	701a      	strb	r2, [r3, #0]
 8004b72:	e00e      	b.n	8004b92 <UI_OnEncoderDelta+0x10e>
		} else {
			g_ui_reso = (uint8_t) clampi((int) g_ui_reso + delta, 0, 100);
 8004b74:	4b1b      	ldr	r3, [pc, #108]	@ (8004be4 <UI_OnEncoderDelta+0x160>)
 8004b76:	781b      	ldrb	r3, [r3, #0]
 8004b78:	b2db      	uxtb	r3, r3
 8004b7a:	461a      	mov	r2, r3
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	4413      	add	r3, r2
 8004b80:	2264      	movs	r2, #100	@ 0x64
 8004b82:	2100      	movs	r1, #0
 8004b84:	4618      	mov	r0, r3
 8004b86:	f7ff ff42 	bl	8004a0e <clampi>
 8004b8a:	4603      	mov	r3, r0
 8004b8c:	b2da      	uxtb	r2, r3
 8004b8e:	4b15      	ldr	r3, [pc, #84]	@ (8004be4 <UI_OnEncoderDelta+0x160>)
 8004b90:	701a      	strb	r2, [r3, #0]
		}
		g_ui_dirty.wave_graph = 1;  //   
 8004b92:	4b11      	ldr	r3, [pc, #68]	@ (8004bd8 <UI_OnEncoderDelta+0x154>)
 8004b94:	2201      	movs	r2, #1
 8004b96:	70da      	strb	r2, [r3, #3]
 8004b98:	e015      	b.n	8004bc6 <UI_OnEncoderDelta+0x142>
	} else {
		int v = (int) g_ui_vol + delta;
 8004b9a:	4b13      	ldr	r3, [pc, #76]	@ (8004be8 <UI_OnEncoderDelta+0x164>)
 8004b9c:	781b      	ldrb	r3, [r3, #0]
 8004b9e:	b2db      	uxtb	r3, r3
 8004ba0:	461a      	mov	r2, r3
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	4413      	add	r3, r2
 8004ba6:	60fb      	str	r3, [r7, #12]
		v = clampi(v, 0, 100);
 8004ba8:	2264      	movs	r2, #100	@ 0x64
 8004baa:	2100      	movs	r1, #0
 8004bac:	68f8      	ldr	r0, [r7, #12]
 8004bae:	f7ff ff2e 	bl	8004a0e <clampi>
 8004bb2:	60f8      	str	r0, [r7, #12]
		g_ui_vol = (uint8_t) v;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	b2da      	uxtb	r2, r3
 8004bb8:	4b0b      	ldr	r3, [pc, #44]	@ (8004be8 <UI_OnEncoderDelta+0x164>)
 8004bba:	701a      	strb	r2, [r3, #0]
		g_ui_dirty.volume_bar = 1;  //   
 8004bbc:	4b06      	ldr	r3, [pc, #24]	@ (8004bd8 <UI_OnEncoderDelta+0x154>)
 8004bbe:	2201      	movs	r2, #1
 8004bc0:	719a      	strb	r2, [r3, #6]
 8004bc2:	e000      	b.n	8004bc6 <UI_OnEncoderDelta+0x142>
		return;
 8004bc4:	bf00      	nop
	}
}
 8004bc6:	3710      	adds	r7, #16
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	bd80      	pop	{r7, pc}
 8004bcc:	20004034 	.word	0x20004034
 8004bd0:	20004035 	.word	0x20004035
 8004bd4:	2000008c 	.word	0x2000008c
 8004bd8:	20000084 	.word	0x20000084
 8004bdc:	20004036 	.word	0x20004036
 8004be0:	2000009e 	.word	0x2000009e
 8004be4:	2000009f 	.word	0x2000009f
 8004be8:	2000009d 	.word	0x2000009d

08004bec <UI_OnChangeVolume>:

// 1.    (Rotary 2 )
void UI_OnChangeVolume(int delta) {
 8004bec:	b480      	push	{r7}
 8004bee:	b085      	sub	sp, #20
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
	int new_vol = (int) g_ui_vol + delta;
 8004bf4:	4b0e      	ldr	r3, [pc, #56]	@ (8004c30 <UI_OnChangeVolume+0x44>)
 8004bf6:	781b      	ldrb	r3, [r3, #0]
 8004bf8:	b2db      	uxtb	r3, r3
 8004bfa:	461a      	mov	r2, r3
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	4413      	add	r3, r2
 8004c00:	60fb      	str	r3, [r7, #12]

	// 0~100 
	if (new_vol > 100)
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	2b64      	cmp	r3, #100	@ 0x64
 8004c06:	dd01      	ble.n	8004c0c <UI_OnChangeVolume+0x20>
		new_vol = 100;
 8004c08:	2364      	movs	r3, #100	@ 0x64
 8004c0a:	60fb      	str	r3, [r7, #12]
	if (new_vol < 0)
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	da01      	bge.n	8004c16 <UI_OnChangeVolume+0x2a>
		new_vol = 0;
 8004c12:	2300      	movs	r3, #0
 8004c14:	60fb      	str	r3, [r7, #12]

	g_ui_vol = (uint8_t) new_vol;
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	b2da      	uxtb	r2, r3
 8004c1a:	4b05      	ldr	r3, [pc, #20]	@ (8004c30 <UI_OnChangeVolume+0x44>)
 8004c1c:	701a      	strb	r2, [r3, #0]
	g_ui_dirty.volume_bar = 1; // ( )  
 8004c1e:	4b05      	ldr	r3, [pc, #20]	@ (8004c34 <UI_OnChangeVolume+0x48>)
 8004c20:	2201      	movs	r2, #1
 8004c22:	719a      	strb	r2, [r3, #6]
}
 8004c24:	bf00      	nop
 8004c26:	3714      	adds	r7, #20
 8004c28:	46bd      	mov	sp, r7
 8004c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c2e:	4770      	bx	lr
 8004c30:	2000009d 	.word	0x2000009d
 8004c34:	20000084 	.word	0x20000084

08004c38 <UI_OnChangeOctave>:

// 2.    (  )
void UI_OnChangeOctave(int delta) {
 8004c38:	b480      	push	{r7}
 8004c3a:	b085      	sub	sp, #20
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
	int new_oct = (int) g_ui_oct + delta;
 8004c40:	4b0e      	ldr	r3, [pc, #56]	@ (8004c7c <UI_OnChangeOctave+0x44>)
 8004c42:	781b      	ldrb	r3, [r3, #0]
 8004c44:	b2db      	uxtb	r3, r3
 8004c46:	461a      	mov	r2, r3
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	4413      	add	r3, r2
 8004c4c:	60fb      	str	r3, [r7, #12]

	// 1~8  
	if (new_oct > 8)
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	2b08      	cmp	r3, #8
 8004c52:	dd01      	ble.n	8004c58 <UI_OnChangeOctave+0x20>
		new_oct = 8;
 8004c54:	2308      	movs	r3, #8
 8004c56:	60fb      	str	r3, [r7, #12]
	if (new_oct < 1)
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	dc01      	bgt.n	8004c62 <UI_OnChangeOctave+0x2a>
		new_oct = 1;
 8004c5e:	2301      	movs	r3, #1
 8004c60:	60fb      	str	r3, [r7, #12]

	g_ui_oct = (uint8_t) new_oct;
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	b2da      	uxtb	r2, r3
 8004c66:	4b05      	ldr	r3, [pc, #20]	@ (8004c7c <UI_OnChangeOctave+0x44>)
 8004c68:	701a      	strb	r2, [r3, #0]
	g_ui_dirty.note_display = 1; // ( / )  
 8004c6a:	4b05      	ldr	r3, [pc, #20]	@ (8004c80 <UI_OnChangeOctave+0x48>)
 8004c6c:	2201      	movs	r2, #1
 8004c6e:	715a      	strb	r2, [r3, #5]
}
 8004c70:	bf00      	nop
 8004c72:	3714      	adds	r7, #20
 8004c74:	46bd      	mov	sp, r7
 8004c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c7a:	4770      	bx	lr
 8004c7c:	2000009c 	.word	0x2000009c
 8004c80:	20000084 	.word	0x20000084

08004c84 <LCD_Task>:

// ===== LCD Task =====
static void LCD_Task(void *argument) {
 8004c84:	b580      	push	{r7, lr}
 8004c86:	b086      	sub	sp, #24
 8004c88:	af02      	add	r7, sp, #8
 8004c8a:	6078      	str	r0, [r7, #4]
	uint32_t received;
	uint8_t screen_mode = LCD_STATE_GRAPH_VIEW;
 8004c8c:	2302      	movs	r3, #2
 8004c8e:	73fb      	strb	r3, [r7, #15]
	uint8_t last_screen_mode = 255;
 8004c90:	23ff      	movs	r3, #255	@ 0xff
 8004c92:	73bb      	strb	r3, [r7, #14]

	for (;;) {
		if (xQueueReceive(lcdQueueHandle, &received, 0) == pdTRUE) {
 8004c94:	4b4e      	ldr	r3, [pc, #312]	@ (8004dd0 <LCD_Task+0x14c>)
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f107 0108 	add.w	r1, r7, #8
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	4618      	mov	r0, r3
 8004ca0:	f004 f81e 	bl	8008ce0 <xQueueReceive>
 8004ca4:	4603      	mov	r3, r0
 8004ca6:	2b01      	cmp	r3, #1
 8004ca8:	d10b      	bne.n	8004cc2 <LCD_Task+0x3e>
			screen_mode = (uint8_t) received;
 8004caa:	68bb      	ldr	r3, [r7, #8]
 8004cac:	73fb      	strb	r3, [r7, #15]

			if (screen_mode == LCD_STATE_GRAPH_VIEW) {
 8004cae:	7bfb      	ldrb	r3, [r7, #15]
 8004cb0:	2b02      	cmp	r3, #2
 8004cb2:	d103      	bne.n	8004cbc <LCD_Task+0x38>
				g_ui_dirty.full_redraw = 1;  //   
 8004cb4:	4b47      	ldr	r3, [pc, #284]	@ (8004dd4 <LCD_Task+0x150>)
 8004cb6:	2201      	movs	r2, #1
 8004cb8:	701a      	strb	r2, [r3, #0]
 8004cba:	e002      	b.n	8004cc2 <LCD_Task+0x3e>
			} else {
				ILI9341_Fill_Screen(BLACK);
 8004cbc:	2000      	movs	r0, #0
 8004cbe:	f7fc fe17 	bl	80018f0 <ILI9341_Fill_Screen>
			}
		}

		if (screen_mode == LCD_STATE_GRAPH_VIEW) {
 8004cc2:	7bfb      	ldrb	r3, [r7, #15]
 8004cc4:	2b02      	cmp	r3, #2
 8004cc6:	d174      	bne.n	8004db2 <LCD_Task+0x12e>
			//   
			if (g_ui_dirty.full_redraw) {
 8004cc8:	4b42      	ldr	r3, [pc, #264]	@ (8004dd4 <LCD_Task+0x150>)
 8004cca:	781b      	ldrb	r3, [r3, #0]
 8004ccc:	b2db      	uxtb	r3, r3
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d021      	beq.n	8004d16 <LCD_Task+0x92>
				g_ui_dirty.full_redraw = 0;
 8004cd2:	4b40      	ldr	r3, [pc, #256]	@ (8004dd4 <LCD_Task+0x150>)
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	701a      	strb	r2, [r3, #0]

				ILI9341_Fill_Screen(BLACK);
 8004cd8:	2000      	movs	r0, #0
 8004cda:	f7fc fe09 	bl	80018f0 <ILI9341_Fill_Screen>
				draw_adsr_graph();
 8004cde:	f7ff fa1f 	bl	8004120 <draw_adsr_graph>
				draw_wave_graph();
 8004ce2:	f7ff fc15 	bl	8004510 <draw_wave_graph>
				draw_adsr_labels_static();
 8004ce6:	f7ff fb9f 	bl	8004428 <draw_adsr_labels_static>
				draw_adsr_selection();
 8004cea:	f7ff fbdf 	bl	80044ac <draw_adsr_selection>
				draw_filter_selection();
 8004cee:	f7ff fd07 	bl	8004700 <draw_filter_selection>

				//   
				g_ui_dirty.adsr_graph = 0;
 8004cf2:	4b38      	ldr	r3, [pc, #224]	@ (8004dd4 <LCD_Task+0x150>)
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	705a      	strb	r2, [r3, #1]
				g_ui_dirty.adsr_sel = 0;
 8004cf8:	4b36      	ldr	r3, [pc, #216]	@ (8004dd4 <LCD_Task+0x150>)
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	709a      	strb	r2, [r3, #2]
				g_ui_dirty.wave_graph = 0;
 8004cfe:	4b35      	ldr	r3, [pc, #212]	@ (8004dd4 <LCD_Task+0x150>)
 8004d00:	2200      	movs	r2, #0
 8004d02:	70da      	strb	r2, [r3, #3]
				g_ui_dirty.filter_sel = 0;
 8004d04:	4b33      	ldr	r3, [pc, #204]	@ (8004dd4 <LCD_Task+0x150>)
 8004d06:	2200      	movs	r2, #0
 8004d08:	711a      	strb	r2, [r3, #4]
				g_ui_dirty.note_display = 1;  //    
 8004d0a:	4b32      	ldr	r3, [pc, #200]	@ (8004dd4 <LCD_Task+0x150>)
 8004d0c:	2201      	movs	r2, #1
 8004d0e:	715a      	strb	r2, [r3, #5]
				g_ui_dirty.volume_bar = 1;    //    
 8004d10:	4b30      	ldr	r3, [pc, #192]	@ (8004dd4 <LCD_Task+0x150>)
 8004d12:	2201      	movs	r2, #1
 8004d14:	719a      	strb	r2, [r3, #6]
			}

			//   (ADSR )
			if (g_ui_dirty.adsr_graph) {
 8004d16:	4b2f      	ldr	r3, [pc, #188]	@ (8004dd4 <LCD_Task+0x150>)
 8004d18:	785b      	ldrb	r3, [r3, #1]
 8004d1a:	b2db      	uxtb	r3, r3
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d00c      	beq.n	8004d3a <LCD_Task+0xb6>
				g_ui_dirty.adsr_graph = 0;
 8004d20:	4b2c      	ldr	r3, [pc, #176]	@ (8004dd4 <LCD_Task+0x150>)
 8004d22:	2200      	movs	r2, #0
 8004d24:	705a      	strb	r2, [r3, #1]
				ILI9341_Draw_Filled_Rectangle_Coord(ADSR_X0, ADSR_Y0, ADSR_X1,
 8004d26:	2300      	movs	r3, #0
 8004d28:	9300      	str	r3, [sp, #0]
 8004d2a:	2371      	movs	r3, #113	@ 0x71
 8004d2c:	22e5      	movs	r2, #229	@ 0xe5
 8004d2e:	2106      	movs	r1, #6
 8004d30:	200a      	movs	r0, #10
 8004d32:	f7fc f9d8 	bl	80010e6 <ILI9341_Draw_Filled_Rectangle_Coord>
				ADSR_Y1, BLACK);
				draw_adsr_graph();
 8004d36:	f7ff f9f3 	bl	8004120 <draw_adsr_graph>
			}

			//   (ADSR )
			if (g_ui_dirty.adsr_sel) {
 8004d3a:	4b26      	ldr	r3, [pc, #152]	@ (8004dd4 <LCD_Task+0x150>)
 8004d3c:	789b      	ldrb	r3, [r3, #2]
 8004d3e:	b2db      	uxtb	r3, r3
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d004      	beq.n	8004d4e <LCD_Task+0xca>
				g_ui_dirty.adsr_sel = 0;
 8004d44:	4b23      	ldr	r3, [pc, #140]	@ (8004dd4 <LCD_Task+0x150>)
 8004d46:	2200      	movs	r2, #0
 8004d48:	709a      	strb	r2, [r3, #2]
				draw_adsr_selection();
 8004d4a:	f7ff fbaf 	bl	80044ac <draw_adsr_selection>
			}

			//   ( )
			if (g_ui_dirty.wave_graph) {
 8004d4e:	4b21      	ldr	r3, [pc, #132]	@ (8004dd4 <LCD_Task+0x150>)
 8004d50:	78db      	ldrb	r3, [r3, #3]
 8004d52:	b2db      	uxtb	r3, r3
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d00d      	beq.n	8004d74 <LCD_Task+0xf0>
				g_ui_dirty.wave_graph = 0;
 8004d58:	4b1e      	ldr	r3, [pc, #120]	@ (8004dd4 <LCD_Task+0x150>)
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	70da      	strb	r2, [r3, #3]
				ILI9341_Draw_Filled_Rectangle_Coord(WAVE_X0, WAVE_Y0, WAVE_X1,
 8004d5e:	2300      	movs	r3, #0
 8004d60:	9300      	str	r3, [sp, #0]
 8004d62:	f240 132f 	movw	r3, #303	@ 0x12f
 8004d66:	22e5      	movs	r2, #229	@ 0xe5
 8004d68:	21d6      	movs	r1, #214	@ 0xd6
 8004d6a:	200a      	movs	r0, #10
 8004d6c:	f7fc f9bb 	bl	80010e6 <ILI9341_Draw_Filled_Rectangle_Coord>
				WAVE_Y1, BLACK);
				draw_wave_graph();
 8004d70:	f7ff fbce 	bl	8004510 <draw_wave_graph>
			}

			//   ( )
			if (g_ui_dirty.filter_sel) {
 8004d74:	4b17      	ldr	r3, [pc, #92]	@ (8004dd4 <LCD_Task+0x150>)
 8004d76:	791b      	ldrb	r3, [r3, #4]
 8004d78:	b2db      	uxtb	r3, r3
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d004      	beq.n	8004d88 <LCD_Task+0x104>
				g_ui_dirty.filter_sel = 0;
 8004d7e:	4b15      	ldr	r3, [pc, #84]	@ (8004dd4 <LCD_Task+0x150>)
 8004d80:	2200      	movs	r2, #0
 8004d82:	711a      	strb	r2, [r3, #4]
				draw_filter_selection();
 8004d84:	f7ff fcbc 	bl	8004700 <draw_filter_selection>
			}

			//   ()
			if (g_ui_dirty.note_display) {
 8004d88:	4b12      	ldr	r3, [pc, #72]	@ (8004dd4 <LCD_Task+0x150>)
 8004d8a:	795b      	ldrb	r3, [r3, #5]
 8004d8c:	b2db      	uxtb	r3, r3
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d004      	beq.n	8004d9c <LCD_Task+0x118>
				g_ui_dirty.note_display = 0;
 8004d92:	4b10      	ldr	r3, [pc, #64]	@ (8004dd4 <LCD_Task+0x150>)
 8004d94:	2200      	movs	r2, #0
 8004d96:	715a      	strb	r2, [r3, #5]
				draw_note_center();
 8004d98:	f7ff fcfe 	bl	8004798 <draw_note_center>
			}

			//   ()
			if (g_ui_dirty.volume_bar) {
 8004d9c:	4b0d      	ldr	r3, [pc, #52]	@ (8004dd4 <LCD_Task+0x150>)
 8004d9e:	799b      	ldrb	r3, [r3, #6]
 8004da0:	b2db      	uxtb	r3, r3
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d010      	beq.n	8004dc8 <LCD_Task+0x144>
				g_ui_dirty.volume_bar = 0;
 8004da6:	4b0b      	ldr	r3, [pc, #44]	@ (8004dd4 <LCD_Task+0x150>)
 8004da8:	2200      	movs	r2, #0
 8004daa:	719a      	strb	r2, [r3, #6]
				draw_volume_bar();
 8004dac:	f7ff fd4a 	bl	8004844 <draw_volume_bar>
 8004db0:	e00a      	b.n	8004dc8 <LCD_Task+0x144>
			}
		} else if (screen_mode != last_screen_mode) {
 8004db2:	7bfa      	ldrb	r2, [r7, #15]
 8004db4:	7bbb      	ldrb	r3, [r7, #14]
 8004db6:	429a      	cmp	r2, r3
 8004db8:	d006      	beq.n	8004dc8 <LCD_Task+0x144>
			if (screen_mode == LCD_STATE_MAIN_DASH)
 8004dba:	7bfb      	ldrb	r3, [r7, #15]
 8004dbc:	2b01      	cmp	r3, #1
 8004dbe:	d101      	bne.n	8004dc4 <LCD_Task+0x140>
				draw_main_dashboard();
 8004dc0:	f7ff f950 	bl	8004064 <draw_main_dashboard>
			last_screen_mode = screen_mode;
 8004dc4:	7bfb      	ldrb	r3, [r7, #15]
 8004dc6:	73bb      	strb	r3, [r7, #14]
		}

		vTaskDelay(pdMS_TO_TICKS(30));
 8004dc8:	201e      	movs	r0, #30
 8004dca:	f004 fcbf 	bl	800974c <vTaskDelay>
		if (xQueueReceive(lcdQueueHandle, &received, 0) == pdTRUE) {
 8004dce:	e761      	b.n	8004c94 <LCD_Task+0x10>
 8004dd0:	20004030 	.word	0x20004030
 8004dd4:	20000084 	.word	0x20000084

08004dd8 <HAL_GPIO_EXTI_Callback>:
	}
}

// =====   =====
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_PIN) {
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b082      	sub	sp, #8
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	4603      	mov	r3, r0
 8004de0:	80fb      	strh	r3, [r7, #6]
	static uint32_t last_tick_ui = 0;

	if (HAL_GetTick() - last_tick_ui < 50)
 8004de2:	f000 f879 	bl	8004ed8 <HAL_GetTick>
 8004de6:	4602      	mov	r2, r0
 8004de8:	4b0a      	ldr	r3, [pc, #40]	@ (8004e14 <HAL_GPIO_EXTI_Callback+0x3c>)
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	1ad3      	subs	r3, r2, r3
 8004dee:	2b31      	cmp	r3, #49	@ 0x31
 8004df0:	d90b      	bls.n	8004e0a <HAL_GPIO_EXTI_Callback+0x32>
		return;
	last_tick_ui = HAL_GetTick();
 8004df2:	f000 f871 	bl	8004ed8 <HAL_GetTick>
 8004df6:	4603      	mov	r3, r0
 8004df8:	4a06      	ldr	r2, [pc, #24]	@ (8004e14 <HAL_GPIO_EXTI_Callback+0x3c>)
 8004dfa:	6013      	str	r3, [r2, #0]

	if (GPIO_PIN == Rotary1_KEY_Pin) {
 8004dfc:	88fb      	ldrh	r3, [r7, #6]
 8004dfe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004e02:	d103      	bne.n	8004e0c <HAL_GPIO_EXTI_Callback+0x34>
		UI_MoveAdsrSelect();
 8004e04:	f7ff fe1c 	bl	8004a40 <UI_MoveAdsrSelect>
		return;
 8004e08:	e000      	b.n	8004e0c <HAL_GPIO_EXTI_Callback+0x34>
		return;
 8004e0a:	bf00      	nop
	}
//
//	if (GPIO_PIN == Rotary2_KEY_Pin) {
//		return; //      return
//	}
}
 8004e0c:	3708      	adds	r7, #8
 8004e0e:	46bd      	mov	sp, r7
 8004e10:	bd80      	pop	{r7, pc}
 8004e12:	bf00      	nop
 8004e14:	20004040 	.word	0x20004040

08004e18 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8004e18:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004e50 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004e1c:	f7ff f8ca 	bl	8003fb4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004e20:	480c      	ldr	r0, [pc, #48]	@ (8004e54 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004e22:	490d      	ldr	r1, [pc, #52]	@ (8004e58 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004e24:	4a0d      	ldr	r2, [pc, #52]	@ (8004e5c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8004e26:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004e28:	e002      	b.n	8004e30 <LoopCopyDataInit>

08004e2a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004e2a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004e2c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004e2e:	3304      	adds	r3, #4

08004e30 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004e30:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004e32:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004e34:	d3f9      	bcc.n	8004e2a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004e36:	4a0a      	ldr	r2, [pc, #40]	@ (8004e60 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004e38:	4c0a      	ldr	r4, [pc, #40]	@ (8004e64 <LoopFillZerobss+0x22>)
  movs r3, #0
 8004e3a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004e3c:	e001      	b.n	8004e42 <LoopFillZerobss>

08004e3e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004e3e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004e40:	3204      	adds	r2, #4

08004e42 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004e42:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004e44:	d3fb      	bcc.n	8004e3e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004e46:	f007 fa49 	bl	800c2dc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004e4a:	f7fd fb2b 	bl	80024a4 <main>
  bx  lr    
 8004e4e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8004e50:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004e54:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004e58:	200002a4 	.word	0x200002a4
  ldr r2, =_sidata
 8004e5c:	0800fa0c 	.word	0x0800fa0c
  ldr r2, =_sbss
 8004e60:	200002a4 	.word	0x200002a4
  ldr r4, =_ebss
 8004e64:	20008b7c 	.word	0x20008b7c

08004e68 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004e68:	e7fe      	b.n	8004e68 <ADC_IRQHandler>
	...

08004e6c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004e6c:	b580      	push	{r7, lr}
 8004e6e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004e70:	4b0e      	ldr	r3, [pc, #56]	@ (8004eac <HAL_Init+0x40>)
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	4a0d      	ldr	r2, [pc, #52]	@ (8004eac <HAL_Init+0x40>)
 8004e76:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004e7a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004e7c:	4b0b      	ldr	r3, [pc, #44]	@ (8004eac <HAL_Init+0x40>)
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	4a0a      	ldr	r2, [pc, #40]	@ (8004eac <HAL_Init+0x40>)
 8004e82:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004e86:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004e88:	4b08      	ldr	r3, [pc, #32]	@ (8004eac <HAL_Init+0x40>)
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	4a07      	ldr	r2, [pc, #28]	@ (8004eac <HAL_Init+0x40>)
 8004e8e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e92:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004e94:	2003      	movs	r0, #3
 8004e96:	f000 f8fc 	bl	8005092 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004e9a:	200f      	movs	r0, #15
 8004e9c:	f7fe ff12 	bl	8003cc4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004ea0:	f7fe fd1a 	bl	80038d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004ea4:	2300      	movs	r3, #0
}
 8004ea6:	4618      	mov	r0, r3
 8004ea8:	bd80      	pop	{r7, pc}
 8004eaa:	bf00      	nop
 8004eac:	40023c00 	.word	0x40023c00

08004eb0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004eb0:	b480      	push	{r7}
 8004eb2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004eb4:	4b06      	ldr	r3, [pc, #24]	@ (8004ed0 <HAL_IncTick+0x20>)
 8004eb6:	781b      	ldrb	r3, [r3, #0]
 8004eb8:	461a      	mov	r2, r3
 8004eba:	4b06      	ldr	r3, [pc, #24]	@ (8004ed4 <HAL_IncTick+0x24>)
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	4413      	add	r3, r2
 8004ec0:	4a04      	ldr	r2, [pc, #16]	@ (8004ed4 <HAL_IncTick+0x24>)
 8004ec2:	6013      	str	r3, [r2, #0]
}
 8004ec4:	bf00      	nop
 8004ec6:	46bd      	mov	sp, r7
 8004ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ecc:	4770      	bx	lr
 8004ece:	bf00      	nop
 8004ed0:	200000d4 	.word	0x200000d4
 8004ed4:	20004044 	.word	0x20004044

08004ed8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004ed8:	b480      	push	{r7}
 8004eda:	af00      	add	r7, sp, #0
  return uwTick;
 8004edc:	4b03      	ldr	r3, [pc, #12]	@ (8004eec <HAL_GetTick+0x14>)
 8004ede:	681b      	ldr	r3, [r3, #0]
}
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	46bd      	mov	sp, r7
 8004ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee8:	4770      	bx	lr
 8004eea:	bf00      	nop
 8004eec:	20004044 	.word	0x20004044

08004ef0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004ef0:	b580      	push	{r7, lr}
 8004ef2:	b084      	sub	sp, #16
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004ef8:	f7ff ffee 	bl	8004ed8 <HAL_GetTick>
 8004efc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f08:	d005      	beq.n	8004f16 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004f0a:	4b0a      	ldr	r3, [pc, #40]	@ (8004f34 <HAL_Delay+0x44>)
 8004f0c:	781b      	ldrb	r3, [r3, #0]
 8004f0e:	461a      	mov	r2, r3
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	4413      	add	r3, r2
 8004f14:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004f16:	bf00      	nop
 8004f18:	f7ff ffde 	bl	8004ed8 <HAL_GetTick>
 8004f1c:	4602      	mov	r2, r0
 8004f1e:	68bb      	ldr	r3, [r7, #8]
 8004f20:	1ad3      	subs	r3, r2, r3
 8004f22:	68fa      	ldr	r2, [r7, #12]
 8004f24:	429a      	cmp	r2, r3
 8004f26:	d8f7      	bhi.n	8004f18 <HAL_Delay+0x28>
  {
  }
}
 8004f28:	bf00      	nop
 8004f2a:	bf00      	nop
 8004f2c:	3710      	adds	r7, #16
 8004f2e:	46bd      	mov	sp, r7
 8004f30:	bd80      	pop	{r7, pc}
 8004f32:	bf00      	nop
 8004f34:	200000d4 	.word	0x200000d4

08004f38 <__NVIC_SetPriorityGrouping>:
{
 8004f38:	b480      	push	{r7}
 8004f3a:	b085      	sub	sp, #20
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	f003 0307 	and.w	r3, r3, #7
 8004f46:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004f48:	4b0c      	ldr	r3, [pc, #48]	@ (8004f7c <__NVIC_SetPriorityGrouping+0x44>)
 8004f4a:	68db      	ldr	r3, [r3, #12]
 8004f4c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004f4e:	68ba      	ldr	r2, [r7, #8]
 8004f50:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004f54:	4013      	ands	r3, r2
 8004f56:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004f5c:	68bb      	ldr	r3, [r7, #8]
 8004f5e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004f60:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004f64:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004f68:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004f6a:	4a04      	ldr	r2, [pc, #16]	@ (8004f7c <__NVIC_SetPriorityGrouping+0x44>)
 8004f6c:	68bb      	ldr	r3, [r7, #8]
 8004f6e:	60d3      	str	r3, [r2, #12]
}
 8004f70:	bf00      	nop
 8004f72:	3714      	adds	r7, #20
 8004f74:	46bd      	mov	sp, r7
 8004f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7a:	4770      	bx	lr
 8004f7c:	e000ed00 	.word	0xe000ed00

08004f80 <__NVIC_GetPriorityGrouping>:
{
 8004f80:	b480      	push	{r7}
 8004f82:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004f84:	4b04      	ldr	r3, [pc, #16]	@ (8004f98 <__NVIC_GetPriorityGrouping+0x18>)
 8004f86:	68db      	ldr	r3, [r3, #12]
 8004f88:	0a1b      	lsrs	r3, r3, #8
 8004f8a:	f003 0307 	and.w	r3, r3, #7
}
 8004f8e:	4618      	mov	r0, r3
 8004f90:	46bd      	mov	sp, r7
 8004f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f96:	4770      	bx	lr
 8004f98:	e000ed00 	.word	0xe000ed00

08004f9c <__NVIC_EnableIRQ>:
{
 8004f9c:	b480      	push	{r7}
 8004f9e:	b083      	sub	sp, #12
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	4603      	mov	r3, r0
 8004fa4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004fa6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	db0b      	blt.n	8004fc6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004fae:	79fb      	ldrb	r3, [r7, #7]
 8004fb0:	f003 021f 	and.w	r2, r3, #31
 8004fb4:	4907      	ldr	r1, [pc, #28]	@ (8004fd4 <__NVIC_EnableIRQ+0x38>)
 8004fb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004fba:	095b      	lsrs	r3, r3, #5
 8004fbc:	2001      	movs	r0, #1
 8004fbe:	fa00 f202 	lsl.w	r2, r0, r2
 8004fc2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004fc6:	bf00      	nop
 8004fc8:	370c      	adds	r7, #12
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd0:	4770      	bx	lr
 8004fd2:	bf00      	nop
 8004fd4:	e000e100 	.word	0xe000e100

08004fd8 <__NVIC_SetPriority>:
{
 8004fd8:	b480      	push	{r7}
 8004fda:	b083      	sub	sp, #12
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	4603      	mov	r3, r0
 8004fe0:	6039      	str	r1, [r7, #0]
 8004fe2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004fe4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	db0a      	blt.n	8005002 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004fec:	683b      	ldr	r3, [r7, #0]
 8004fee:	b2da      	uxtb	r2, r3
 8004ff0:	490c      	ldr	r1, [pc, #48]	@ (8005024 <__NVIC_SetPriority+0x4c>)
 8004ff2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ff6:	0112      	lsls	r2, r2, #4
 8004ff8:	b2d2      	uxtb	r2, r2
 8004ffa:	440b      	add	r3, r1
 8004ffc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8005000:	e00a      	b.n	8005018 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005002:	683b      	ldr	r3, [r7, #0]
 8005004:	b2da      	uxtb	r2, r3
 8005006:	4908      	ldr	r1, [pc, #32]	@ (8005028 <__NVIC_SetPriority+0x50>)
 8005008:	79fb      	ldrb	r3, [r7, #7]
 800500a:	f003 030f 	and.w	r3, r3, #15
 800500e:	3b04      	subs	r3, #4
 8005010:	0112      	lsls	r2, r2, #4
 8005012:	b2d2      	uxtb	r2, r2
 8005014:	440b      	add	r3, r1
 8005016:	761a      	strb	r2, [r3, #24]
}
 8005018:	bf00      	nop
 800501a:	370c      	adds	r7, #12
 800501c:	46bd      	mov	sp, r7
 800501e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005022:	4770      	bx	lr
 8005024:	e000e100 	.word	0xe000e100
 8005028:	e000ed00 	.word	0xe000ed00

0800502c <NVIC_EncodePriority>:
{
 800502c:	b480      	push	{r7}
 800502e:	b089      	sub	sp, #36	@ 0x24
 8005030:	af00      	add	r7, sp, #0
 8005032:	60f8      	str	r0, [r7, #12]
 8005034:	60b9      	str	r1, [r7, #8]
 8005036:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	f003 0307 	and.w	r3, r3, #7
 800503e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005040:	69fb      	ldr	r3, [r7, #28]
 8005042:	f1c3 0307 	rsb	r3, r3, #7
 8005046:	2b04      	cmp	r3, #4
 8005048:	bf28      	it	cs
 800504a:	2304      	movcs	r3, #4
 800504c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800504e:	69fb      	ldr	r3, [r7, #28]
 8005050:	3304      	adds	r3, #4
 8005052:	2b06      	cmp	r3, #6
 8005054:	d902      	bls.n	800505c <NVIC_EncodePriority+0x30>
 8005056:	69fb      	ldr	r3, [r7, #28]
 8005058:	3b03      	subs	r3, #3
 800505a:	e000      	b.n	800505e <NVIC_EncodePriority+0x32>
 800505c:	2300      	movs	r3, #0
 800505e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005060:	f04f 32ff 	mov.w	r2, #4294967295
 8005064:	69bb      	ldr	r3, [r7, #24]
 8005066:	fa02 f303 	lsl.w	r3, r2, r3
 800506a:	43da      	mvns	r2, r3
 800506c:	68bb      	ldr	r3, [r7, #8]
 800506e:	401a      	ands	r2, r3
 8005070:	697b      	ldr	r3, [r7, #20]
 8005072:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005074:	f04f 31ff 	mov.w	r1, #4294967295
 8005078:	697b      	ldr	r3, [r7, #20]
 800507a:	fa01 f303 	lsl.w	r3, r1, r3
 800507e:	43d9      	mvns	r1, r3
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005084:	4313      	orrs	r3, r2
}
 8005086:	4618      	mov	r0, r3
 8005088:	3724      	adds	r7, #36	@ 0x24
 800508a:	46bd      	mov	sp, r7
 800508c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005090:	4770      	bx	lr

08005092 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005092:	b580      	push	{r7, lr}
 8005094:	b082      	sub	sp, #8
 8005096:	af00      	add	r7, sp, #0
 8005098:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800509a:	6878      	ldr	r0, [r7, #4]
 800509c:	f7ff ff4c 	bl	8004f38 <__NVIC_SetPriorityGrouping>
}
 80050a0:	bf00      	nop
 80050a2:	3708      	adds	r7, #8
 80050a4:	46bd      	mov	sp, r7
 80050a6:	bd80      	pop	{r7, pc}

080050a8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80050a8:	b580      	push	{r7, lr}
 80050aa:	b086      	sub	sp, #24
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	4603      	mov	r3, r0
 80050b0:	60b9      	str	r1, [r7, #8]
 80050b2:	607a      	str	r2, [r7, #4]
 80050b4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80050b6:	2300      	movs	r3, #0
 80050b8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80050ba:	f7ff ff61 	bl	8004f80 <__NVIC_GetPriorityGrouping>
 80050be:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80050c0:	687a      	ldr	r2, [r7, #4]
 80050c2:	68b9      	ldr	r1, [r7, #8]
 80050c4:	6978      	ldr	r0, [r7, #20]
 80050c6:	f7ff ffb1 	bl	800502c <NVIC_EncodePriority>
 80050ca:	4602      	mov	r2, r0
 80050cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80050d0:	4611      	mov	r1, r2
 80050d2:	4618      	mov	r0, r3
 80050d4:	f7ff ff80 	bl	8004fd8 <__NVIC_SetPriority>
}
 80050d8:	bf00      	nop
 80050da:	3718      	adds	r7, #24
 80050dc:	46bd      	mov	sp, r7
 80050de:	bd80      	pop	{r7, pc}

080050e0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80050e0:	b580      	push	{r7, lr}
 80050e2:	b082      	sub	sp, #8
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	4603      	mov	r3, r0
 80050e8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80050ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050ee:	4618      	mov	r0, r3
 80050f0:	f7ff ff54 	bl	8004f9c <__NVIC_EnableIRQ>
}
 80050f4:	bf00      	nop
 80050f6:	3708      	adds	r7, #8
 80050f8:	46bd      	mov	sp, r7
 80050fa:	bd80      	pop	{r7, pc}

080050fc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80050fc:	b580      	push	{r7, lr}
 80050fe:	b086      	sub	sp, #24
 8005100:	af00      	add	r7, sp, #0
 8005102:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005104:	2300      	movs	r3, #0
 8005106:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005108:	f7ff fee6 	bl	8004ed8 <HAL_GetTick>
 800510c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	2b00      	cmp	r3, #0
 8005112:	d101      	bne.n	8005118 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005114:	2301      	movs	r3, #1
 8005116:	e099      	b.n	800524c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2202      	movs	r2, #2
 800511c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2200      	movs	r2, #0
 8005124:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	681a      	ldr	r2, [r3, #0]
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	f022 0201 	bic.w	r2, r2, #1
 8005136:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005138:	e00f      	b.n	800515a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800513a:	f7ff fecd 	bl	8004ed8 <HAL_GetTick>
 800513e:	4602      	mov	r2, r0
 8005140:	693b      	ldr	r3, [r7, #16]
 8005142:	1ad3      	subs	r3, r2, r3
 8005144:	2b05      	cmp	r3, #5
 8005146:	d908      	bls.n	800515a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2220      	movs	r2, #32
 800514c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	2203      	movs	r2, #3
 8005152:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8005156:	2303      	movs	r3, #3
 8005158:	e078      	b.n	800524c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f003 0301 	and.w	r3, r3, #1
 8005164:	2b00      	cmp	r3, #0
 8005166:	d1e8      	bne.n	800513a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005170:	697a      	ldr	r2, [r7, #20]
 8005172:	4b38      	ldr	r3, [pc, #224]	@ (8005254 <HAL_DMA_Init+0x158>)
 8005174:	4013      	ands	r3, r2
 8005176:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	685a      	ldr	r2, [r3, #4]
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	689b      	ldr	r3, [r3, #8]
 8005180:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005186:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	691b      	ldr	r3, [r3, #16]
 800518c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005192:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	699b      	ldr	r3, [r3, #24]
 8005198:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800519e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	6a1b      	ldr	r3, [r3, #32]
 80051a4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80051a6:	697a      	ldr	r2, [r7, #20]
 80051a8:	4313      	orrs	r3, r2
 80051aa:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051b0:	2b04      	cmp	r3, #4
 80051b2:	d107      	bne.n	80051c4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051bc:	4313      	orrs	r3, r2
 80051be:	697a      	ldr	r2, [r7, #20]
 80051c0:	4313      	orrs	r3, r2
 80051c2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	697a      	ldr	r2, [r7, #20]
 80051ca:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	695b      	ldr	r3, [r3, #20]
 80051d2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80051d4:	697b      	ldr	r3, [r7, #20]
 80051d6:	f023 0307 	bic.w	r3, r3, #7
 80051da:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051e0:	697a      	ldr	r2, [r7, #20]
 80051e2:	4313      	orrs	r3, r2
 80051e4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051ea:	2b04      	cmp	r3, #4
 80051ec:	d117      	bne.n	800521e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051f2:	697a      	ldr	r2, [r7, #20]
 80051f4:	4313      	orrs	r3, r2
 80051f6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d00e      	beq.n	800521e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005200:	6878      	ldr	r0, [r7, #4]
 8005202:	f000 fa6f 	bl	80056e4 <DMA_CheckFifoParam>
 8005206:	4603      	mov	r3, r0
 8005208:	2b00      	cmp	r3, #0
 800520a:	d008      	beq.n	800521e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	2240      	movs	r2, #64	@ 0x40
 8005210:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	2201      	movs	r2, #1
 8005216:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800521a:	2301      	movs	r3, #1
 800521c:	e016      	b.n	800524c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	697a      	ldr	r2, [r7, #20]
 8005224:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005226:	6878      	ldr	r0, [r7, #4]
 8005228:	f000 fa26 	bl	8005678 <DMA_CalcBaseAndBitshift>
 800522c:	4603      	mov	r3, r0
 800522e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005234:	223f      	movs	r2, #63	@ 0x3f
 8005236:	409a      	lsls	r2, r3
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2200      	movs	r2, #0
 8005240:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	2201      	movs	r2, #1
 8005246:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800524a:	2300      	movs	r3, #0
}
 800524c:	4618      	mov	r0, r3
 800524e:	3718      	adds	r7, #24
 8005250:	46bd      	mov	sp, r7
 8005252:	bd80      	pop	{r7, pc}
 8005254:	f010803f 	.word	0xf010803f

08005258 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005258:	b580      	push	{r7, lr}
 800525a:	b086      	sub	sp, #24
 800525c:	af00      	add	r7, sp, #0
 800525e:	60f8      	str	r0, [r7, #12]
 8005260:	60b9      	str	r1, [r7, #8]
 8005262:	607a      	str	r2, [r7, #4]
 8005264:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005266:	2300      	movs	r3, #0
 8005268:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800526e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8005276:	2b01      	cmp	r3, #1
 8005278:	d101      	bne.n	800527e <HAL_DMA_Start_IT+0x26>
 800527a:	2302      	movs	r3, #2
 800527c:	e040      	b.n	8005300 <HAL_DMA_Start_IT+0xa8>
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	2201      	movs	r2, #1
 8005282:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800528c:	b2db      	uxtb	r3, r3
 800528e:	2b01      	cmp	r3, #1
 8005290:	d12f      	bne.n	80052f2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	2202      	movs	r2, #2
 8005296:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	2200      	movs	r2, #0
 800529e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80052a0:	683b      	ldr	r3, [r7, #0]
 80052a2:	687a      	ldr	r2, [r7, #4]
 80052a4:	68b9      	ldr	r1, [r7, #8]
 80052a6:	68f8      	ldr	r0, [r7, #12]
 80052a8:	f000 f9b8 	bl	800561c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80052b0:	223f      	movs	r2, #63	@ 0x3f
 80052b2:	409a      	lsls	r2, r3
 80052b4:	693b      	ldr	r3, [r7, #16]
 80052b6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	681a      	ldr	r2, [r3, #0]
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	f042 0216 	orr.w	r2, r2, #22
 80052c6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d007      	beq.n	80052e0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	681a      	ldr	r2, [r3, #0]
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	f042 0208 	orr.w	r2, r2, #8
 80052de:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	681a      	ldr	r2, [r3, #0]
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f042 0201 	orr.w	r2, r2, #1
 80052ee:	601a      	str	r2, [r3, #0]
 80052f0:	e005      	b.n	80052fe <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	2200      	movs	r2, #0
 80052f6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80052fa:	2302      	movs	r3, #2
 80052fc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80052fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8005300:	4618      	mov	r0, r3
 8005302:	3718      	adds	r7, #24
 8005304:	46bd      	mov	sp, r7
 8005306:	bd80      	pop	{r7, pc}

08005308 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005308:	b580      	push	{r7, lr}
 800530a:	b086      	sub	sp, #24
 800530c:	af00      	add	r7, sp, #0
 800530e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8005310:	2300      	movs	r3, #0
 8005312:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005314:	4b8e      	ldr	r3, [pc, #568]	@ (8005550 <HAL_DMA_IRQHandler+0x248>)
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	4a8e      	ldr	r2, [pc, #568]	@ (8005554 <HAL_DMA_IRQHandler+0x24c>)
 800531a:	fba2 2303 	umull	r2, r3, r2, r3
 800531e:	0a9b      	lsrs	r3, r3, #10
 8005320:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005326:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005328:	693b      	ldr	r3, [r7, #16]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005332:	2208      	movs	r2, #8
 8005334:	409a      	lsls	r2, r3
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	4013      	ands	r3, r2
 800533a:	2b00      	cmp	r3, #0
 800533c:	d01a      	beq.n	8005374 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f003 0304 	and.w	r3, r3, #4
 8005348:	2b00      	cmp	r3, #0
 800534a:	d013      	beq.n	8005374 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	681a      	ldr	r2, [r3, #0]
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f022 0204 	bic.w	r2, r2, #4
 800535a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005360:	2208      	movs	r2, #8
 8005362:	409a      	lsls	r2, r3
 8005364:	693b      	ldr	r3, [r7, #16]
 8005366:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800536c:	f043 0201 	orr.w	r2, r3, #1
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005378:	2201      	movs	r2, #1
 800537a:	409a      	lsls	r2, r3
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	4013      	ands	r3, r2
 8005380:	2b00      	cmp	r3, #0
 8005382:	d012      	beq.n	80053aa <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	695b      	ldr	r3, [r3, #20]
 800538a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800538e:	2b00      	cmp	r3, #0
 8005390:	d00b      	beq.n	80053aa <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005396:	2201      	movs	r2, #1
 8005398:	409a      	lsls	r2, r3
 800539a:	693b      	ldr	r3, [r7, #16]
 800539c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053a2:	f043 0202 	orr.w	r2, r3, #2
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80053ae:	2204      	movs	r2, #4
 80053b0:	409a      	lsls	r2, r3
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	4013      	ands	r3, r2
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d012      	beq.n	80053e0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f003 0302 	and.w	r3, r3, #2
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d00b      	beq.n	80053e0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80053cc:	2204      	movs	r2, #4
 80053ce:	409a      	lsls	r2, r3
 80053d0:	693b      	ldr	r3, [r7, #16]
 80053d2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053d8:	f043 0204 	orr.w	r2, r3, #4
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80053e4:	2210      	movs	r2, #16
 80053e6:	409a      	lsls	r2, r3
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	4013      	ands	r3, r2
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d043      	beq.n	8005478 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	f003 0308 	and.w	r3, r3, #8
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d03c      	beq.n	8005478 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005402:	2210      	movs	r2, #16
 8005404:	409a      	lsls	r2, r3
 8005406:	693b      	ldr	r3, [r7, #16]
 8005408:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005414:	2b00      	cmp	r3, #0
 8005416:	d018      	beq.n	800544a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005422:	2b00      	cmp	r3, #0
 8005424:	d108      	bne.n	8005438 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800542a:	2b00      	cmp	r3, #0
 800542c:	d024      	beq.n	8005478 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005432:	6878      	ldr	r0, [r7, #4]
 8005434:	4798      	blx	r3
 8005436:	e01f      	b.n	8005478 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800543c:	2b00      	cmp	r3, #0
 800543e:	d01b      	beq.n	8005478 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005444:	6878      	ldr	r0, [r7, #4]
 8005446:	4798      	blx	r3
 8005448:	e016      	b.n	8005478 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005454:	2b00      	cmp	r3, #0
 8005456:	d107      	bne.n	8005468 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	681a      	ldr	r2, [r3, #0]
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f022 0208 	bic.w	r2, r2, #8
 8005466:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800546c:	2b00      	cmp	r3, #0
 800546e:	d003      	beq.n	8005478 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005474:	6878      	ldr	r0, [r7, #4]
 8005476:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800547c:	2220      	movs	r2, #32
 800547e:	409a      	lsls	r2, r3
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	4013      	ands	r3, r2
 8005484:	2b00      	cmp	r3, #0
 8005486:	f000 808f 	beq.w	80055a8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f003 0310 	and.w	r3, r3, #16
 8005494:	2b00      	cmp	r3, #0
 8005496:	f000 8087 	beq.w	80055a8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800549e:	2220      	movs	r2, #32
 80054a0:	409a      	lsls	r2, r3
 80054a2:	693b      	ldr	r3, [r7, #16]
 80054a4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80054ac:	b2db      	uxtb	r3, r3
 80054ae:	2b05      	cmp	r3, #5
 80054b0:	d136      	bne.n	8005520 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	681a      	ldr	r2, [r3, #0]
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f022 0216 	bic.w	r2, r2, #22
 80054c0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	695a      	ldr	r2, [r3, #20]
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80054d0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d103      	bne.n	80054e2 <HAL_DMA_IRQHandler+0x1da>
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d007      	beq.n	80054f2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	681a      	ldr	r2, [r3, #0]
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	f022 0208 	bic.w	r2, r2, #8
 80054f0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80054f6:	223f      	movs	r2, #63	@ 0x3f
 80054f8:	409a      	lsls	r2, r3
 80054fa:	693b      	ldr	r3, [r7, #16]
 80054fc:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	2201      	movs	r2, #1
 8005502:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	2200      	movs	r2, #0
 800550a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005512:	2b00      	cmp	r3, #0
 8005514:	d07e      	beq.n	8005614 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800551a:	6878      	ldr	r0, [r7, #4]
 800551c:	4798      	blx	r3
        }
        return;
 800551e:	e079      	b.n	8005614 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800552a:	2b00      	cmp	r3, #0
 800552c:	d01d      	beq.n	800556a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005538:	2b00      	cmp	r3, #0
 800553a:	d10d      	bne.n	8005558 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005540:	2b00      	cmp	r3, #0
 8005542:	d031      	beq.n	80055a8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005548:	6878      	ldr	r0, [r7, #4]
 800554a:	4798      	blx	r3
 800554c:	e02c      	b.n	80055a8 <HAL_DMA_IRQHandler+0x2a0>
 800554e:	bf00      	nop
 8005550:	20000080 	.word	0x20000080
 8005554:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800555c:	2b00      	cmp	r3, #0
 800555e:	d023      	beq.n	80055a8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005564:	6878      	ldr	r0, [r7, #4]
 8005566:	4798      	blx	r3
 8005568:	e01e      	b.n	80055a8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005574:	2b00      	cmp	r3, #0
 8005576:	d10f      	bne.n	8005598 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	681a      	ldr	r2, [r3, #0]
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f022 0210 	bic.w	r2, r2, #16
 8005586:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	2201      	movs	r2, #1
 800558c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2200      	movs	r2, #0
 8005594:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800559c:	2b00      	cmp	r3, #0
 800559e:	d003      	beq.n	80055a8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055a4:	6878      	ldr	r0, [r7, #4]
 80055a6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d032      	beq.n	8005616 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055b4:	f003 0301 	and.w	r3, r3, #1
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d022      	beq.n	8005602 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2205      	movs	r2, #5
 80055c0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	681a      	ldr	r2, [r3, #0]
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f022 0201 	bic.w	r2, r2, #1
 80055d2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80055d4:	68bb      	ldr	r3, [r7, #8]
 80055d6:	3301      	adds	r3, #1
 80055d8:	60bb      	str	r3, [r7, #8]
 80055da:	697a      	ldr	r2, [r7, #20]
 80055dc:	429a      	cmp	r2, r3
 80055de:	d307      	bcc.n	80055f0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	f003 0301 	and.w	r3, r3, #1
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d1f2      	bne.n	80055d4 <HAL_DMA_IRQHandler+0x2cc>
 80055ee:	e000      	b.n	80055f2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80055f0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	2201      	movs	r2, #1
 80055f6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	2200      	movs	r2, #0
 80055fe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005606:	2b00      	cmp	r3, #0
 8005608:	d005      	beq.n	8005616 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800560e:	6878      	ldr	r0, [r7, #4]
 8005610:	4798      	blx	r3
 8005612:	e000      	b.n	8005616 <HAL_DMA_IRQHandler+0x30e>
        return;
 8005614:	bf00      	nop
    }
  }
}
 8005616:	3718      	adds	r7, #24
 8005618:	46bd      	mov	sp, r7
 800561a:	bd80      	pop	{r7, pc}

0800561c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800561c:	b480      	push	{r7}
 800561e:	b085      	sub	sp, #20
 8005620:	af00      	add	r7, sp, #0
 8005622:	60f8      	str	r0, [r7, #12]
 8005624:	60b9      	str	r1, [r7, #8]
 8005626:	607a      	str	r2, [r7, #4]
 8005628:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	681a      	ldr	r2, [r3, #0]
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005638:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	683a      	ldr	r2, [r7, #0]
 8005640:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	689b      	ldr	r3, [r3, #8]
 8005646:	2b40      	cmp	r3, #64	@ 0x40
 8005648:	d108      	bne.n	800565c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	687a      	ldr	r2, [r7, #4]
 8005650:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	68ba      	ldr	r2, [r7, #8]
 8005658:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800565a:	e007      	b.n	800566c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	68ba      	ldr	r2, [r7, #8]
 8005662:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	687a      	ldr	r2, [r7, #4]
 800566a:	60da      	str	r2, [r3, #12]
}
 800566c:	bf00      	nop
 800566e:	3714      	adds	r7, #20
 8005670:	46bd      	mov	sp, r7
 8005672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005676:	4770      	bx	lr

08005678 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005678:	b480      	push	{r7}
 800567a:	b085      	sub	sp, #20
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	b2db      	uxtb	r3, r3
 8005686:	3b10      	subs	r3, #16
 8005688:	4a14      	ldr	r2, [pc, #80]	@ (80056dc <DMA_CalcBaseAndBitshift+0x64>)
 800568a:	fba2 2303 	umull	r2, r3, r2, r3
 800568e:	091b      	lsrs	r3, r3, #4
 8005690:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005692:	4a13      	ldr	r2, [pc, #76]	@ (80056e0 <DMA_CalcBaseAndBitshift+0x68>)
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	4413      	add	r3, r2
 8005698:	781b      	ldrb	r3, [r3, #0]
 800569a:	461a      	mov	r2, r3
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	2b03      	cmp	r3, #3
 80056a4:	d909      	bls.n	80056ba <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80056ae:	f023 0303 	bic.w	r3, r3, #3
 80056b2:	1d1a      	adds	r2, r3, #4
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	659a      	str	r2, [r3, #88]	@ 0x58
 80056b8:	e007      	b.n	80056ca <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80056c2:	f023 0303 	bic.w	r3, r3, #3
 80056c6:	687a      	ldr	r2, [r7, #4]
 80056c8:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80056ce:	4618      	mov	r0, r3
 80056d0:	3714      	adds	r7, #20
 80056d2:	46bd      	mov	sp, r7
 80056d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d8:	4770      	bx	lr
 80056da:	bf00      	nop
 80056dc:	aaaaaaab 	.word	0xaaaaaaab
 80056e0:	0800f2b0 	.word	0x0800f2b0

080056e4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80056e4:	b480      	push	{r7}
 80056e6:	b085      	sub	sp, #20
 80056e8:	af00      	add	r7, sp, #0
 80056ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80056ec:	2300      	movs	r3, #0
 80056ee:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056f4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	699b      	ldr	r3, [r3, #24]
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d11f      	bne.n	800573e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80056fe:	68bb      	ldr	r3, [r7, #8]
 8005700:	2b03      	cmp	r3, #3
 8005702:	d856      	bhi.n	80057b2 <DMA_CheckFifoParam+0xce>
 8005704:	a201      	add	r2, pc, #4	@ (adr r2, 800570c <DMA_CheckFifoParam+0x28>)
 8005706:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800570a:	bf00      	nop
 800570c:	0800571d 	.word	0x0800571d
 8005710:	0800572f 	.word	0x0800572f
 8005714:	0800571d 	.word	0x0800571d
 8005718:	080057b3 	.word	0x080057b3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005720:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005724:	2b00      	cmp	r3, #0
 8005726:	d046      	beq.n	80057b6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005728:	2301      	movs	r3, #1
 800572a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800572c:	e043      	b.n	80057b6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005732:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005736:	d140      	bne.n	80057ba <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005738:	2301      	movs	r3, #1
 800573a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800573c:	e03d      	b.n	80057ba <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	699b      	ldr	r3, [r3, #24]
 8005742:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005746:	d121      	bne.n	800578c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005748:	68bb      	ldr	r3, [r7, #8]
 800574a:	2b03      	cmp	r3, #3
 800574c:	d837      	bhi.n	80057be <DMA_CheckFifoParam+0xda>
 800574e:	a201      	add	r2, pc, #4	@ (adr r2, 8005754 <DMA_CheckFifoParam+0x70>)
 8005750:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005754:	08005765 	.word	0x08005765
 8005758:	0800576b 	.word	0x0800576b
 800575c:	08005765 	.word	0x08005765
 8005760:	0800577d 	.word	0x0800577d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005764:	2301      	movs	r3, #1
 8005766:	73fb      	strb	r3, [r7, #15]
      break;
 8005768:	e030      	b.n	80057cc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800576e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005772:	2b00      	cmp	r3, #0
 8005774:	d025      	beq.n	80057c2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8005776:	2301      	movs	r3, #1
 8005778:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800577a:	e022      	b.n	80057c2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005780:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005784:	d11f      	bne.n	80057c6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8005786:	2301      	movs	r3, #1
 8005788:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800578a:	e01c      	b.n	80057c6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800578c:	68bb      	ldr	r3, [r7, #8]
 800578e:	2b02      	cmp	r3, #2
 8005790:	d903      	bls.n	800579a <DMA_CheckFifoParam+0xb6>
 8005792:	68bb      	ldr	r3, [r7, #8]
 8005794:	2b03      	cmp	r3, #3
 8005796:	d003      	beq.n	80057a0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005798:	e018      	b.n	80057cc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800579a:	2301      	movs	r3, #1
 800579c:	73fb      	strb	r3, [r7, #15]
      break;
 800579e:	e015      	b.n	80057cc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057a4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d00e      	beq.n	80057ca <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80057ac:	2301      	movs	r3, #1
 80057ae:	73fb      	strb	r3, [r7, #15]
      break;
 80057b0:	e00b      	b.n	80057ca <DMA_CheckFifoParam+0xe6>
      break;
 80057b2:	bf00      	nop
 80057b4:	e00a      	b.n	80057cc <DMA_CheckFifoParam+0xe8>
      break;
 80057b6:	bf00      	nop
 80057b8:	e008      	b.n	80057cc <DMA_CheckFifoParam+0xe8>
      break;
 80057ba:	bf00      	nop
 80057bc:	e006      	b.n	80057cc <DMA_CheckFifoParam+0xe8>
      break;
 80057be:	bf00      	nop
 80057c0:	e004      	b.n	80057cc <DMA_CheckFifoParam+0xe8>
      break;
 80057c2:	bf00      	nop
 80057c4:	e002      	b.n	80057cc <DMA_CheckFifoParam+0xe8>
      break;   
 80057c6:	bf00      	nop
 80057c8:	e000      	b.n	80057cc <DMA_CheckFifoParam+0xe8>
      break;
 80057ca:	bf00      	nop
    }
  } 
  
  return status; 
 80057cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80057ce:	4618      	mov	r0, r3
 80057d0:	3714      	adds	r7, #20
 80057d2:	46bd      	mov	sp, r7
 80057d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d8:	4770      	bx	lr
 80057da:	bf00      	nop

080057dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80057dc:	b480      	push	{r7}
 80057de:	b089      	sub	sp, #36	@ 0x24
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	6078      	str	r0, [r7, #4]
 80057e4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80057e6:	2300      	movs	r3, #0
 80057e8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80057ea:	2300      	movs	r3, #0
 80057ec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80057ee:	2300      	movs	r3, #0
 80057f0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80057f2:	2300      	movs	r3, #0
 80057f4:	61fb      	str	r3, [r7, #28]
 80057f6:	e159      	b.n	8005aac <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80057f8:	2201      	movs	r2, #1
 80057fa:	69fb      	ldr	r3, [r7, #28]
 80057fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005800:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005802:	683b      	ldr	r3, [r7, #0]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	697a      	ldr	r2, [r7, #20]
 8005808:	4013      	ands	r3, r2
 800580a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800580c:	693a      	ldr	r2, [r7, #16]
 800580e:	697b      	ldr	r3, [r7, #20]
 8005810:	429a      	cmp	r2, r3
 8005812:	f040 8148 	bne.w	8005aa6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005816:	683b      	ldr	r3, [r7, #0]
 8005818:	685b      	ldr	r3, [r3, #4]
 800581a:	f003 0303 	and.w	r3, r3, #3
 800581e:	2b01      	cmp	r3, #1
 8005820:	d005      	beq.n	800582e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005822:	683b      	ldr	r3, [r7, #0]
 8005824:	685b      	ldr	r3, [r3, #4]
 8005826:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800582a:	2b02      	cmp	r3, #2
 800582c:	d130      	bne.n	8005890 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	689b      	ldr	r3, [r3, #8]
 8005832:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005834:	69fb      	ldr	r3, [r7, #28]
 8005836:	005b      	lsls	r3, r3, #1
 8005838:	2203      	movs	r2, #3
 800583a:	fa02 f303 	lsl.w	r3, r2, r3
 800583e:	43db      	mvns	r3, r3
 8005840:	69ba      	ldr	r2, [r7, #24]
 8005842:	4013      	ands	r3, r2
 8005844:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005846:	683b      	ldr	r3, [r7, #0]
 8005848:	68da      	ldr	r2, [r3, #12]
 800584a:	69fb      	ldr	r3, [r7, #28]
 800584c:	005b      	lsls	r3, r3, #1
 800584e:	fa02 f303 	lsl.w	r3, r2, r3
 8005852:	69ba      	ldr	r2, [r7, #24]
 8005854:	4313      	orrs	r3, r2
 8005856:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	69ba      	ldr	r2, [r7, #24]
 800585c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	685b      	ldr	r3, [r3, #4]
 8005862:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005864:	2201      	movs	r2, #1
 8005866:	69fb      	ldr	r3, [r7, #28]
 8005868:	fa02 f303 	lsl.w	r3, r2, r3
 800586c:	43db      	mvns	r3, r3
 800586e:	69ba      	ldr	r2, [r7, #24]
 8005870:	4013      	ands	r3, r2
 8005872:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005874:	683b      	ldr	r3, [r7, #0]
 8005876:	685b      	ldr	r3, [r3, #4]
 8005878:	091b      	lsrs	r3, r3, #4
 800587a:	f003 0201 	and.w	r2, r3, #1
 800587e:	69fb      	ldr	r3, [r7, #28]
 8005880:	fa02 f303 	lsl.w	r3, r2, r3
 8005884:	69ba      	ldr	r2, [r7, #24]
 8005886:	4313      	orrs	r3, r2
 8005888:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	69ba      	ldr	r2, [r7, #24]
 800588e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005890:	683b      	ldr	r3, [r7, #0]
 8005892:	685b      	ldr	r3, [r3, #4]
 8005894:	f003 0303 	and.w	r3, r3, #3
 8005898:	2b03      	cmp	r3, #3
 800589a:	d017      	beq.n	80058cc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	68db      	ldr	r3, [r3, #12]
 80058a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80058a2:	69fb      	ldr	r3, [r7, #28]
 80058a4:	005b      	lsls	r3, r3, #1
 80058a6:	2203      	movs	r2, #3
 80058a8:	fa02 f303 	lsl.w	r3, r2, r3
 80058ac:	43db      	mvns	r3, r3
 80058ae:	69ba      	ldr	r2, [r7, #24]
 80058b0:	4013      	ands	r3, r2
 80058b2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80058b4:	683b      	ldr	r3, [r7, #0]
 80058b6:	689a      	ldr	r2, [r3, #8]
 80058b8:	69fb      	ldr	r3, [r7, #28]
 80058ba:	005b      	lsls	r3, r3, #1
 80058bc:	fa02 f303 	lsl.w	r3, r2, r3
 80058c0:	69ba      	ldr	r2, [r7, #24]
 80058c2:	4313      	orrs	r3, r2
 80058c4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	69ba      	ldr	r2, [r7, #24]
 80058ca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80058cc:	683b      	ldr	r3, [r7, #0]
 80058ce:	685b      	ldr	r3, [r3, #4]
 80058d0:	f003 0303 	and.w	r3, r3, #3
 80058d4:	2b02      	cmp	r3, #2
 80058d6:	d123      	bne.n	8005920 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80058d8:	69fb      	ldr	r3, [r7, #28]
 80058da:	08da      	lsrs	r2, r3, #3
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	3208      	adds	r2, #8
 80058e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80058e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80058e6:	69fb      	ldr	r3, [r7, #28]
 80058e8:	f003 0307 	and.w	r3, r3, #7
 80058ec:	009b      	lsls	r3, r3, #2
 80058ee:	220f      	movs	r2, #15
 80058f0:	fa02 f303 	lsl.w	r3, r2, r3
 80058f4:	43db      	mvns	r3, r3
 80058f6:	69ba      	ldr	r2, [r7, #24]
 80058f8:	4013      	ands	r3, r2
 80058fa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80058fc:	683b      	ldr	r3, [r7, #0]
 80058fe:	691a      	ldr	r2, [r3, #16]
 8005900:	69fb      	ldr	r3, [r7, #28]
 8005902:	f003 0307 	and.w	r3, r3, #7
 8005906:	009b      	lsls	r3, r3, #2
 8005908:	fa02 f303 	lsl.w	r3, r2, r3
 800590c:	69ba      	ldr	r2, [r7, #24]
 800590e:	4313      	orrs	r3, r2
 8005910:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005912:	69fb      	ldr	r3, [r7, #28]
 8005914:	08da      	lsrs	r2, r3, #3
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	3208      	adds	r2, #8
 800591a:	69b9      	ldr	r1, [r7, #24]
 800591c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005926:	69fb      	ldr	r3, [r7, #28]
 8005928:	005b      	lsls	r3, r3, #1
 800592a:	2203      	movs	r2, #3
 800592c:	fa02 f303 	lsl.w	r3, r2, r3
 8005930:	43db      	mvns	r3, r3
 8005932:	69ba      	ldr	r2, [r7, #24]
 8005934:	4013      	ands	r3, r2
 8005936:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005938:	683b      	ldr	r3, [r7, #0]
 800593a:	685b      	ldr	r3, [r3, #4]
 800593c:	f003 0203 	and.w	r2, r3, #3
 8005940:	69fb      	ldr	r3, [r7, #28]
 8005942:	005b      	lsls	r3, r3, #1
 8005944:	fa02 f303 	lsl.w	r3, r2, r3
 8005948:	69ba      	ldr	r2, [r7, #24]
 800594a:	4313      	orrs	r3, r2
 800594c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	69ba      	ldr	r2, [r7, #24]
 8005952:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005954:	683b      	ldr	r3, [r7, #0]
 8005956:	685b      	ldr	r3, [r3, #4]
 8005958:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800595c:	2b00      	cmp	r3, #0
 800595e:	f000 80a2 	beq.w	8005aa6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005962:	2300      	movs	r3, #0
 8005964:	60fb      	str	r3, [r7, #12]
 8005966:	4b57      	ldr	r3, [pc, #348]	@ (8005ac4 <HAL_GPIO_Init+0x2e8>)
 8005968:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800596a:	4a56      	ldr	r2, [pc, #344]	@ (8005ac4 <HAL_GPIO_Init+0x2e8>)
 800596c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005970:	6453      	str	r3, [r2, #68]	@ 0x44
 8005972:	4b54      	ldr	r3, [pc, #336]	@ (8005ac4 <HAL_GPIO_Init+0x2e8>)
 8005974:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005976:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800597a:	60fb      	str	r3, [r7, #12]
 800597c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800597e:	4a52      	ldr	r2, [pc, #328]	@ (8005ac8 <HAL_GPIO_Init+0x2ec>)
 8005980:	69fb      	ldr	r3, [r7, #28]
 8005982:	089b      	lsrs	r3, r3, #2
 8005984:	3302      	adds	r3, #2
 8005986:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800598a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800598c:	69fb      	ldr	r3, [r7, #28]
 800598e:	f003 0303 	and.w	r3, r3, #3
 8005992:	009b      	lsls	r3, r3, #2
 8005994:	220f      	movs	r2, #15
 8005996:	fa02 f303 	lsl.w	r3, r2, r3
 800599a:	43db      	mvns	r3, r3
 800599c:	69ba      	ldr	r2, [r7, #24]
 800599e:	4013      	ands	r3, r2
 80059a0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	4a49      	ldr	r2, [pc, #292]	@ (8005acc <HAL_GPIO_Init+0x2f0>)
 80059a6:	4293      	cmp	r3, r2
 80059a8:	d019      	beq.n	80059de <HAL_GPIO_Init+0x202>
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	4a48      	ldr	r2, [pc, #288]	@ (8005ad0 <HAL_GPIO_Init+0x2f4>)
 80059ae:	4293      	cmp	r3, r2
 80059b0:	d013      	beq.n	80059da <HAL_GPIO_Init+0x1fe>
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	4a47      	ldr	r2, [pc, #284]	@ (8005ad4 <HAL_GPIO_Init+0x2f8>)
 80059b6:	4293      	cmp	r3, r2
 80059b8:	d00d      	beq.n	80059d6 <HAL_GPIO_Init+0x1fa>
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	4a46      	ldr	r2, [pc, #280]	@ (8005ad8 <HAL_GPIO_Init+0x2fc>)
 80059be:	4293      	cmp	r3, r2
 80059c0:	d007      	beq.n	80059d2 <HAL_GPIO_Init+0x1f6>
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	4a45      	ldr	r2, [pc, #276]	@ (8005adc <HAL_GPIO_Init+0x300>)
 80059c6:	4293      	cmp	r3, r2
 80059c8:	d101      	bne.n	80059ce <HAL_GPIO_Init+0x1f2>
 80059ca:	2304      	movs	r3, #4
 80059cc:	e008      	b.n	80059e0 <HAL_GPIO_Init+0x204>
 80059ce:	2307      	movs	r3, #7
 80059d0:	e006      	b.n	80059e0 <HAL_GPIO_Init+0x204>
 80059d2:	2303      	movs	r3, #3
 80059d4:	e004      	b.n	80059e0 <HAL_GPIO_Init+0x204>
 80059d6:	2302      	movs	r3, #2
 80059d8:	e002      	b.n	80059e0 <HAL_GPIO_Init+0x204>
 80059da:	2301      	movs	r3, #1
 80059dc:	e000      	b.n	80059e0 <HAL_GPIO_Init+0x204>
 80059de:	2300      	movs	r3, #0
 80059e0:	69fa      	ldr	r2, [r7, #28]
 80059e2:	f002 0203 	and.w	r2, r2, #3
 80059e6:	0092      	lsls	r2, r2, #2
 80059e8:	4093      	lsls	r3, r2
 80059ea:	69ba      	ldr	r2, [r7, #24]
 80059ec:	4313      	orrs	r3, r2
 80059ee:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80059f0:	4935      	ldr	r1, [pc, #212]	@ (8005ac8 <HAL_GPIO_Init+0x2ec>)
 80059f2:	69fb      	ldr	r3, [r7, #28]
 80059f4:	089b      	lsrs	r3, r3, #2
 80059f6:	3302      	adds	r3, #2
 80059f8:	69ba      	ldr	r2, [r7, #24]
 80059fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80059fe:	4b38      	ldr	r3, [pc, #224]	@ (8005ae0 <HAL_GPIO_Init+0x304>)
 8005a00:	689b      	ldr	r3, [r3, #8]
 8005a02:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005a04:	693b      	ldr	r3, [r7, #16]
 8005a06:	43db      	mvns	r3, r3
 8005a08:	69ba      	ldr	r2, [r7, #24]
 8005a0a:	4013      	ands	r3, r2
 8005a0c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005a0e:	683b      	ldr	r3, [r7, #0]
 8005a10:	685b      	ldr	r3, [r3, #4]
 8005a12:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d003      	beq.n	8005a22 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8005a1a:	69ba      	ldr	r2, [r7, #24]
 8005a1c:	693b      	ldr	r3, [r7, #16]
 8005a1e:	4313      	orrs	r3, r2
 8005a20:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005a22:	4a2f      	ldr	r2, [pc, #188]	@ (8005ae0 <HAL_GPIO_Init+0x304>)
 8005a24:	69bb      	ldr	r3, [r7, #24]
 8005a26:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005a28:	4b2d      	ldr	r3, [pc, #180]	@ (8005ae0 <HAL_GPIO_Init+0x304>)
 8005a2a:	68db      	ldr	r3, [r3, #12]
 8005a2c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005a2e:	693b      	ldr	r3, [r7, #16]
 8005a30:	43db      	mvns	r3, r3
 8005a32:	69ba      	ldr	r2, [r7, #24]
 8005a34:	4013      	ands	r3, r2
 8005a36:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005a38:	683b      	ldr	r3, [r7, #0]
 8005a3a:	685b      	ldr	r3, [r3, #4]
 8005a3c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d003      	beq.n	8005a4c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8005a44:	69ba      	ldr	r2, [r7, #24]
 8005a46:	693b      	ldr	r3, [r7, #16]
 8005a48:	4313      	orrs	r3, r2
 8005a4a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005a4c:	4a24      	ldr	r2, [pc, #144]	@ (8005ae0 <HAL_GPIO_Init+0x304>)
 8005a4e:	69bb      	ldr	r3, [r7, #24]
 8005a50:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005a52:	4b23      	ldr	r3, [pc, #140]	@ (8005ae0 <HAL_GPIO_Init+0x304>)
 8005a54:	685b      	ldr	r3, [r3, #4]
 8005a56:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005a58:	693b      	ldr	r3, [r7, #16]
 8005a5a:	43db      	mvns	r3, r3
 8005a5c:	69ba      	ldr	r2, [r7, #24]
 8005a5e:	4013      	ands	r3, r2
 8005a60:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005a62:	683b      	ldr	r3, [r7, #0]
 8005a64:	685b      	ldr	r3, [r3, #4]
 8005a66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d003      	beq.n	8005a76 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8005a6e:	69ba      	ldr	r2, [r7, #24]
 8005a70:	693b      	ldr	r3, [r7, #16]
 8005a72:	4313      	orrs	r3, r2
 8005a74:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005a76:	4a1a      	ldr	r2, [pc, #104]	@ (8005ae0 <HAL_GPIO_Init+0x304>)
 8005a78:	69bb      	ldr	r3, [r7, #24]
 8005a7a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005a7c:	4b18      	ldr	r3, [pc, #96]	@ (8005ae0 <HAL_GPIO_Init+0x304>)
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005a82:	693b      	ldr	r3, [r7, #16]
 8005a84:	43db      	mvns	r3, r3
 8005a86:	69ba      	ldr	r2, [r7, #24]
 8005a88:	4013      	ands	r3, r2
 8005a8a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005a8c:	683b      	ldr	r3, [r7, #0]
 8005a8e:	685b      	ldr	r3, [r3, #4]
 8005a90:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d003      	beq.n	8005aa0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8005a98:	69ba      	ldr	r2, [r7, #24]
 8005a9a:	693b      	ldr	r3, [r7, #16]
 8005a9c:	4313      	orrs	r3, r2
 8005a9e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005aa0:	4a0f      	ldr	r2, [pc, #60]	@ (8005ae0 <HAL_GPIO_Init+0x304>)
 8005aa2:	69bb      	ldr	r3, [r7, #24]
 8005aa4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005aa6:	69fb      	ldr	r3, [r7, #28]
 8005aa8:	3301      	adds	r3, #1
 8005aaa:	61fb      	str	r3, [r7, #28]
 8005aac:	69fb      	ldr	r3, [r7, #28]
 8005aae:	2b0f      	cmp	r3, #15
 8005ab0:	f67f aea2 	bls.w	80057f8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005ab4:	bf00      	nop
 8005ab6:	bf00      	nop
 8005ab8:	3724      	adds	r7, #36	@ 0x24
 8005aba:	46bd      	mov	sp, r7
 8005abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac0:	4770      	bx	lr
 8005ac2:	bf00      	nop
 8005ac4:	40023800 	.word	0x40023800
 8005ac8:	40013800 	.word	0x40013800
 8005acc:	40020000 	.word	0x40020000
 8005ad0:	40020400 	.word	0x40020400
 8005ad4:	40020800 	.word	0x40020800
 8005ad8:	40020c00 	.word	0x40020c00
 8005adc:	40021000 	.word	0x40021000
 8005ae0:	40013c00 	.word	0x40013c00

08005ae4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005ae4:	b480      	push	{r7}
 8005ae6:	b085      	sub	sp, #20
 8005ae8:	af00      	add	r7, sp, #0
 8005aea:	6078      	str	r0, [r7, #4]
 8005aec:	460b      	mov	r3, r1
 8005aee:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	691a      	ldr	r2, [r3, #16]
 8005af4:	887b      	ldrh	r3, [r7, #2]
 8005af6:	4013      	ands	r3, r2
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d002      	beq.n	8005b02 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005afc:	2301      	movs	r3, #1
 8005afe:	73fb      	strb	r3, [r7, #15]
 8005b00:	e001      	b.n	8005b06 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005b02:	2300      	movs	r3, #0
 8005b04:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005b06:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b08:	4618      	mov	r0, r3
 8005b0a:	3714      	adds	r7, #20
 8005b0c:	46bd      	mov	sp, r7
 8005b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b12:	4770      	bx	lr

08005b14 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005b14:	b480      	push	{r7}
 8005b16:	b083      	sub	sp, #12
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]
 8005b1c:	460b      	mov	r3, r1
 8005b1e:	807b      	strh	r3, [r7, #2]
 8005b20:	4613      	mov	r3, r2
 8005b22:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005b24:	787b      	ldrb	r3, [r7, #1]
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d003      	beq.n	8005b32 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005b2a:	887a      	ldrh	r2, [r7, #2]
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005b30:	e003      	b.n	8005b3a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005b32:	887b      	ldrh	r3, [r7, #2]
 8005b34:	041a      	lsls	r2, r3, #16
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	619a      	str	r2, [r3, #24]
}
 8005b3a:	bf00      	nop
 8005b3c:	370c      	adds	r7, #12
 8005b3e:	46bd      	mov	sp, r7
 8005b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b44:	4770      	bx	lr
	...

08005b48 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005b48:	b580      	push	{r7, lr}
 8005b4a:	b082      	sub	sp, #8
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	4603      	mov	r3, r0
 8005b50:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8005b52:	4b08      	ldr	r3, [pc, #32]	@ (8005b74 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005b54:	695a      	ldr	r2, [r3, #20]
 8005b56:	88fb      	ldrh	r3, [r7, #6]
 8005b58:	4013      	ands	r3, r2
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d006      	beq.n	8005b6c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005b5e:	4a05      	ldr	r2, [pc, #20]	@ (8005b74 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005b60:	88fb      	ldrh	r3, [r7, #6]
 8005b62:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005b64:	88fb      	ldrh	r3, [r7, #6]
 8005b66:	4618      	mov	r0, r3
 8005b68:	f7ff f936 	bl	8004dd8 <HAL_GPIO_EXTI_Callback>
  }
}
 8005b6c:	bf00      	nop
 8005b6e:	3708      	adds	r7, #8
 8005b70:	46bd      	mov	sp, r7
 8005b72:	bd80      	pop	{r7, pc}
 8005b74:	40013c00 	.word	0x40013c00

08005b78 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8005b78:	b580      	push	{r7, lr}
 8005b7a:	b088      	sub	sp, #32
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d101      	bne.n	8005b8a <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8005b86:	2301      	movs	r3, #1
 8005b88:	e128      	b.n	8005ddc <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005b90:	b2db      	uxtb	r3, r3
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d109      	bne.n	8005baa <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	2200      	movs	r2, #0
 8005b9a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	4a90      	ldr	r2, [pc, #576]	@ (8005de4 <HAL_I2S_Init+0x26c>)
 8005ba2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8005ba4:	6878      	ldr	r0, [r7, #4]
 8005ba6:	f7fd fec3 	bl	8003930 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	2202      	movs	r2, #2
 8005bae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	69db      	ldr	r3, [r3, #28]
 8005bb8:	687a      	ldr	r2, [r7, #4]
 8005bba:	6812      	ldr	r2, [r2, #0]
 8005bbc:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8005bc0:	f023 030f 	bic.w	r3, r3, #15
 8005bc4:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	2202      	movs	r2, #2
 8005bcc:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	695b      	ldr	r3, [r3, #20]
 8005bd2:	2b02      	cmp	r3, #2
 8005bd4:	d060      	beq.n	8005c98 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	68db      	ldr	r3, [r3, #12]
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d102      	bne.n	8005be4 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8005bde:	2310      	movs	r3, #16
 8005be0:	617b      	str	r3, [r7, #20]
 8005be2:	e001      	b.n	8005be8 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8005be4:	2320      	movs	r3, #32
 8005be6:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	689b      	ldr	r3, [r3, #8]
 8005bec:	2b20      	cmp	r3, #32
 8005bee:	d802      	bhi.n	8005bf6 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8005bf0:	697b      	ldr	r3, [r7, #20]
 8005bf2:	005b      	lsls	r3, r3, #1
 8005bf4:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8005bf6:	2001      	movs	r0, #1
 8005bf8:	f001 fabe 	bl	8007178 <HAL_RCCEx_GetPeriphCLKFreq>
 8005bfc:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	691b      	ldr	r3, [r3, #16]
 8005c02:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005c06:	d125      	bne.n	8005c54 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	68db      	ldr	r3, [r3, #12]
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d010      	beq.n	8005c32 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8005c10:	697b      	ldr	r3, [r7, #20]
 8005c12:	009b      	lsls	r3, r3, #2
 8005c14:	68fa      	ldr	r2, [r7, #12]
 8005c16:	fbb2 f2f3 	udiv	r2, r2, r3
 8005c1a:	4613      	mov	r3, r2
 8005c1c:	009b      	lsls	r3, r3, #2
 8005c1e:	4413      	add	r3, r2
 8005c20:	005b      	lsls	r3, r3, #1
 8005c22:	461a      	mov	r2, r3
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	695b      	ldr	r3, [r3, #20]
 8005c28:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c2c:	3305      	adds	r3, #5
 8005c2e:	613b      	str	r3, [r7, #16]
 8005c30:	e01f      	b.n	8005c72 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8005c32:	697b      	ldr	r3, [r7, #20]
 8005c34:	00db      	lsls	r3, r3, #3
 8005c36:	68fa      	ldr	r2, [r7, #12]
 8005c38:	fbb2 f2f3 	udiv	r2, r2, r3
 8005c3c:	4613      	mov	r3, r2
 8005c3e:	009b      	lsls	r3, r3, #2
 8005c40:	4413      	add	r3, r2
 8005c42:	005b      	lsls	r3, r3, #1
 8005c44:	461a      	mov	r2, r3
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	695b      	ldr	r3, [r3, #20]
 8005c4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c4e:	3305      	adds	r3, #5
 8005c50:	613b      	str	r3, [r7, #16]
 8005c52:	e00e      	b.n	8005c72 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8005c54:	68fa      	ldr	r2, [r7, #12]
 8005c56:	697b      	ldr	r3, [r7, #20]
 8005c58:	fbb2 f2f3 	udiv	r2, r2, r3
 8005c5c:	4613      	mov	r3, r2
 8005c5e:	009b      	lsls	r3, r3, #2
 8005c60:	4413      	add	r3, r2
 8005c62:	005b      	lsls	r3, r3, #1
 8005c64:	461a      	mov	r2, r3
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	695b      	ldr	r3, [r3, #20]
 8005c6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c6e:	3305      	adds	r3, #5
 8005c70:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8005c72:	693b      	ldr	r3, [r7, #16]
 8005c74:	4a5c      	ldr	r2, [pc, #368]	@ (8005de8 <HAL_I2S_Init+0x270>)
 8005c76:	fba2 2303 	umull	r2, r3, r2, r3
 8005c7a:	08db      	lsrs	r3, r3, #3
 8005c7c:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8005c7e:	693b      	ldr	r3, [r7, #16]
 8005c80:	f003 0301 	and.w	r3, r3, #1
 8005c84:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8005c86:	693a      	ldr	r2, [r7, #16]
 8005c88:	69bb      	ldr	r3, [r7, #24]
 8005c8a:	1ad3      	subs	r3, r2, r3
 8005c8c:	085b      	lsrs	r3, r3, #1
 8005c8e:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8005c90:	69bb      	ldr	r3, [r7, #24]
 8005c92:	021b      	lsls	r3, r3, #8
 8005c94:	61bb      	str	r3, [r7, #24]
 8005c96:	e003      	b.n	8005ca0 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8005c98:	2302      	movs	r3, #2
 8005c9a:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8005c9c:	2300      	movs	r3, #0
 8005c9e:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8005ca0:	69fb      	ldr	r3, [r7, #28]
 8005ca2:	2b01      	cmp	r3, #1
 8005ca4:	d902      	bls.n	8005cac <HAL_I2S_Init+0x134>
 8005ca6:	69fb      	ldr	r3, [r7, #28]
 8005ca8:	2bff      	cmp	r3, #255	@ 0xff
 8005caa:	d907      	bls.n	8005cbc <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005cb0:	f043 0210 	orr.w	r2, r3, #16
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8005cb8:	2301      	movs	r3, #1
 8005cba:	e08f      	b.n	8005ddc <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	691a      	ldr	r2, [r3, #16]
 8005cc0:	69bb      	ldr	r3, [r7, #24]
 8005cc2:	ea42 0103 	orr.w	r1, r2, r3
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	69fa      	ldr	r2, [r7, #28]
 8005ccc:	430a      	orrs	r2, r1
 8005cce:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	69db      	ldr	r3, [r3, #28]
 8005cd6:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8005cda:	f023 030f 	bic.w	r3, r3, #15
 8005cde:	687a      	ldr	r2, [r7, #4]
 8005ce0:	6851      	ldr	r1, [r2, #4]
 8005ce2:	687a      	ldr	r2, [r7, #4]
 8005ce4:	6892      	ldr	r2, [r2, #8]
 8005ce6:	4311      	orrs	r1, r2
 8005ce8:	687a      	ldr	r2, [r7, #4]
 8005cea:	68d2      	ldr	r2, [r2, #12]
 8005cec:	4311      	orrs	r1, r2
 8005cee:	687a      	ldr	r2, [r7, #4]
 8005cf0:	6992      	ldr	r2, [r2, #24]
 8005cf2:	430a      	orrs	r2, r1
 8005cf4:	431a      	orrs	r2, r3
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005cfe:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	6a1b      	ldr	r3, [r3, #32]
 8005d04:	2b01      	cmp	r3, #1
 8005d06:	d161      	bne.n	8005dcc <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	4a38      	ldr	r2, [pc, #224]	@ (8005dec <HAL_I2S_Init+0x274>)
 8005d0c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	4a37      	ldr	r2, [pc, #220]	@ (8005df0 <HAL_I2S_Init+0x278>)
 8005d14:	4293      	cmp	r3, r2
 8005d16:	d101      	bne.n	8005d1c <HAL_I2S_Init+0x1a4>
 8005d18:	4b36      	ldr	r3, [pc, #216]	@ (8005df4 <HAL_I2S_Init+0x27c>)
 8005d1a:	e001      	b.n	8005d20 <HAL_I2S_Init+0x1a8>
 8005d1c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005d20:	69db      	ldr	r3, [r3, #28]
 8005d22:	687a      	ldr	r2, [r7, #4]
 8005d24:	6812      	ldr	r2, [r2, #0]
 8005d26:	4932      	ldr	r1, [pc, #200]	@ (8005df0 <HAL_I2S_Init+0x278>)
 8005d28:	428a      	cmp	r2, r1
 8005d2a:	d101      	bne.n	8005d30 <HAL_I2S_Init+0x1b8>
 8005d2c:	4a31      	ldr	r2, [pc, #196]	@ (8005df4 <HAL_I2S_Init+0x27c>)
 8005d2e:	e001      	b.n	8005d34 <HAL_I2S_Init+0x1bc>
 8005d30:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8005d34:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8005d38:	f023 030f 	bic.w	r3, r3, #15
 8005d3c:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	4a2b      	ldr	r2, [pc, #172]	@ (8005df0 <HAL_I2S_Init+0x278>)
 8005d44:	4293      	cmp	r3, r2
 8005d46:	d101      	bne.n	8005d4c <HAL_I2S_Init+0x1d4>
 8005d48:	4b2a      	ldr	r3, [pc, #168]	@ (8005df4 <HAL_I2S_Init+0x27c>)
 8005d4a:	e001      	b.n	8005d50 <HAL_I2S_Init+0x1d8>
 8005d4c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005d50:	2202      	movs	r2, #2
 8005d52:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	4a25      	ldr	r2, [pc, #148]	@ (8005df0 <HAL_I2S_Init+0x278>)
 8005d5a:	4293      	cmp	r3, r2
 8005d5c:	d101      	bne.n	8005d62 <HAL_I2S_Init+0x1ea>
 8005d5e:	4b25      	ldr	r3, [pc, #148]	@ (8005df4 <HAL_I2S_Init+0x27c>)
 8005d60:	e001      	b.n	8005d66 <HAL_I2S_Init+0x1ee>
 8005d62:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005d66:	69db      	ldr	r3, [r3, #28]
 8005d68:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	685b      	ldr	r3, [r3, #4]
 8005d6e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005d72:	d003      	beq.n	8005d7c <HAL_I2S_Init+0x204>
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	685b      	ldr	r3, [r3, #4]
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d103      	bne.n	8005d84 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8005d7c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005d80:	613b      	str	r3, [r7, #16]
 8005d82:	e001      	b.n	8005d88 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8005d84:	2300      	movs	r3, #0
 8005d86:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8005d88:	693b      	ldr	r3, [r7, #16]
 8005d8a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	689b      	ldr	r3, [r3, #8]
 8005d90:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8005d92:	4313      	orrs	r3, r2
 8005d94:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	68db      	ldr	r3, [r3, #12]
 8005d9a:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8005d9c:	4313      	orrs	r3, r2
 8005d9e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	699b      	ldr	r3, [r3, #24]
 8005da4:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8005da6:	4313      	orrs	r3, r2
 8005da8:	b29a      	uxth	r2, r3
 8005daa:	897b      	ldrh	r3, [r7, #10]
 8005dac:	4313      	orrs	r3, r2
 8005dae:	b29b      	uxth	r3, r3
 8005db0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8005db4:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	4a0d      	ldr	r2, [pc, #52]	@ (8005df0 <HAL_I2S_Init+0x278>)
 8005dbc:	4293      	cmp	r3, r2
 8005dbe:	d101      	bne.n	8005dc4 <HAL_I2S_Init+0x24c>
 8005dc0:	4b0c      	ldr	r3, [pc, #48]	@ (8005df4 <HAL_I2S_Init+0x27c>)
 8005dc2:	e001      	b.n	8005dc8 <HAL_I2S_Init+0x250>
 8005dc4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005dc8:	897a      	ldrh	r2, [r7, #10]
 8005dca:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2200      	movs	r2, #0
 8005dd0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	2201      	movs	r2, #1
 8005dd6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8005dda:	2300      	movs	r3, #0
}
 8005ddc:	4618      	mov	r0, r3
 8005dde:	3720      	adds	r7, #32
 8005de0:	46bd      	mov	sp, r7
 8005de2:	bd80      	pop	{r7, pc}
 8005de4:	080060e5 	.word	0x080060e5
 8005de8:	cccccccd 	.word	0xcccccccd
 8005dec:	080061f9 	.word	0x080061f9
 8005df0:	40003800 	.word	0x40003800
 8005df4:	40003400 	.word	0x40003400

08005df8 <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8005df8:	b580      	push	{r7, lr}
 8005dfa:	b086      	sub	sp, #24
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	60f8      	str	r0, [r7, #12]
 8005e00:	60b9      	str	r1, [r7, #8]
 8005e02:	4613      	mov	r3, r2
 8005e04:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8005e06:	68bb      	ldr	r3, [r7, #8]
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d002      	beq.n	8005e12 <HAL_I2S_Transmit_DMA+0x1a>
 8005e0c:	88fb      	ldrh	r3, [r7, #6]
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d101      	bne.n	8005e16 <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 8005e12:	2301      	movs	r3, #1
 8005e14:	e08a      	b.n	8005f2c <HAL_I2S_Transmit_DMA+0x134>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005e1c:	b2db      	uxtb	r3, r3
 8005e1e:	2b01      	cmp	r3, #1
 8005e20:	d001      	beq.n	8005e26 <HAL_I2S_Transmit_DMA+0x2e>
  {
    return HAL_BUSY;
 8005e22:	2302      	movs	r3, #2
 8005e24:	e082      	b.n	8005f2c <HAL_I2S_Transmit_DMA+0x134>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005e2c:	b2db      	uxtb	r3, r3
 8005e2e:	2b01      	cmp	r3, #1
 8005e30:	d101      	bne.n	8005e36 <HAL_I2S_Transmit_DMA+0x3e>
 8005e32:	2302      	movs	r3, #2
 8005e34:	e07a      	b.n	8005f2c <HAL_I2S_Transmit_DMA+0x134>
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	2201      	movs	r2, #1
 8005e3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	2203      	movs	r2, #3
 8005e42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	2200      	movs	r2, #0
 8005e4a:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pTxBuffPtr = pData;
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	68ba      	ldr	r2, [r7, #8]
 8005e50:	625a      	str	r2, [r3, #36]	@ 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	69db      	ldr	r3, [r3, #28]
 8005e58:	f003 0307 	and.w	r3, r3, #7
 8005e5c:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8005e5e:	697b      	ldr	r3, [r7, #20]
 8005e60:	2b03      	cmp	r3, #3
 8005e62:	d002      	beq.n	8005e6a <HAL_I2S_Transmit_DMA+0x72>
 8005e64:	697b      	ldr	r3, [r7, #20]
 8005e66:	2b05      	cmp	r3, #5
 8005e68:	d10a      	bne.n	8005e80 <HAL_I2S_Transmit_DMA+0x88>
  {
    hi2s->TxXferSize = (Size << 1U);
 8005e6a:	88fb      	ldrh	r3, [r7, #6]
 8005e6c:	005b      	lsls	r3, r3, #1
 8005e6e:	b29a      	uxth	r2, r3
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = (Size << 1U);
 8005e74:	88fb      	ldrh	r3, [r7, #6]
 8005e76:	005b      	lsls	r3, r3, #1
 8005e78:	b29a      	uxth	r2, r3
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005e7e:	e005      	b.n	8005e8c <HAL_I2S_Transmit_DMA+0x94>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	88fa      	ldrh	r2, [r7, #6]
 8005e84:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = Size;
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	88fa      	ldrh	r2, [r7, #6]
 8005e8a:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e90:	4a28      	ldr	r2, [pc, #160]	@ (8005f34 <HAL_I2S_Transmit_DMA+0x13c>)
 8005e92:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e98:	4a27      	ldr	r2, [pc, #156]	@ (8005f38 <HAL_I2S_Transmit_DMA+0x140>)
 8005e9a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ea0:	4a26      	ldr	r2, [pc, #152]	@ (8005f3c <HAL_I2S_Transmit_DMA+0x144>)
 8005ea2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	6b98      	ldr	r0, [r3, #56]	@ 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8005eac:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8005eb4:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005eba:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8005ebc:	f7ff f9cc 	bl	8005258 <HAL_DMA_Start_IT>
 8005ec0:	4603      	mov	r3, r0
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d00f      	beq.n	8005ee6 <HAL_I2S_Transmit_DMA+0xee>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005eca:	f043 0208 	orr.w	r2, r3, #8
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	2201      	movs	r2, #1
 8005ed6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    __HAL_UNLOCK(hi2s);
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	2200      	movs	r2, #0
 8005ede:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 8005ee2:	2301      	movs	r3, #1
 8005ee4:	e022      	b.n	8005f2c <HAL_I2S_Transmit_DMA+0x134>
  }

  __HAL_UNLOCK(hi2s);
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	2200      	movs	r2, #0
 8005eea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	685b      	ldr	r3, [r3, #4]
 8005ef4:	f003 0302 	and.w	r3, r3, #2
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d107      	bne.n	8005f0c <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	685a      	ldr	r2, [r3, #4]
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	f042 0202 	orr.w	r2, r2, #2
 8005f0a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	69db      	ldr	r3, [r3, #28]
 8005f12:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d107      	bne.n	8005f2a <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	69da      	ldr	r2, [r3, #28]
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005f28:	61da      	str	r2, [r3, #28]
  }

  return HAL_OK;
 8005f2a:	2300      	movs	r3, #0
}
 8005f2c:	4618      	mov	r0, r3
 8005f2e:	3718      	adds	r7, #24
 8005f30:	46bd      	mov	sp, r7
 8005f32:	bd80      	pop	{r7, pc}
 8005f34:	08005fc3 	.word	0x08005fc3
 8005f38:	08005f81 	.word	0x08005f81
 8005f3c:	08005fdf 	.word	0x08005fdf

08005f40 <HAL_I2S_IRQHandler>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
void HAL_I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8005f40:	b580      	push	{r7, lr}
 8005f42:	b082      	sub	sp, #8
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	6078      	str	r0, [r7, #4]
  /* Call the IrqHandler ISR set during HAL_I2S_INIT */
  hi2s->IrqHandlerISR(hi2s);
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f4c:	6878      	ldr	r0, [r7, #4]
 8005f4e:	4798      	blx	r3
}
 8005f50:	bf00      	nop
 8005f52:	3708      	adds	r7, #8
 8005f54:	46bd      	mov	sp, r7
 8005f56:	bd80      	pop	{r7, pc}

08005f58 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8005f58:	b480      	push	{r7}
 8005f5a:	b083      	sub	sp, #12
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8005f60:	bf00      	nop
 8005f62:	370c      	adds	r7, #12
 8005f64:	46bd      	mov	sp, r7
 8005f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f6a:	4770      	bx	lr

08005f6c <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8005f6c:	b480      	push	{r7}
 8005f6e:	b083      	sub	sp, #12
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8005f74:	bf00      	nop
 8005f76:	370c      	adds	r7, #12
 8005f78:	46bd      	mov	sp, r7
 8005f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f7e:	4770      	bx	lr

08005f80 <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8005f80:	b580      	push	{r7, lr}
 8005f82:	b084      	sub	sp, #16
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f8c:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	69db      	ldr	r3, [r3, #28]
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d10e      	bne.n	8005fb4 <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	685a      	ldr	r2, [r3, #4]
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f022 0202 	bic.w	r2, r2, #2
 8005fa4:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	2200      	movs	r2, #0
 8005faa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	2201      	movs	r2, #1
 8005fb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 8005fb4:	68f8      	ldr	r0, [r7, #12]
 8005fb6:	f7fd fc47 	bl	8003848 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8005fba:	bf00      	nop
 8005fbc:	3710      	adds	r7, #16
 8005fbe:	46bd      	mov	sp, r7
 8005fc0:	bd80      	pop	{r7, pc}

08005fc2 <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005fc2:	b580      	push	{r7, lr}
 8005fc4:	b084      	sub	sp, #16
 8005fc6:	af00      	add	r7, sp, #0
 8005fc8:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fce:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 8005fd0:	68f8      	ldr	r0, [r7, #12]
 8005fd2:	f7fd fc11 	bl	80037f8 <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8005fd6:	bf00      	nop
 8005fd8:	3710      	adds	r7, #16
 8005fda:	46bd      	mov	sp, r7
 8005fdc:	bd80      	pop	{r7, pc}

08005fde <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8005fde:	b580      	push	{r7, lr}
 8005fe0:	b084      	sub	sp, #16
 8005fe2:	af00      	add	r7, sp, #0
 8005fe4:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fea:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	685a      	ldr	r2, [r3, #4]
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	f022 0203 	bic.w	r2, r2, #3
 8005ffa:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	2200      	movs	r2, #0
 8006000:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2s->RxXferCount = 0U;
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	2200      	movs	r2, #0
 8006006:	865a      	strh	r2, [r3, #50]	@ 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	2201      	movs	r2, #1
 800600c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006014:	f043 0208 	orr.w	r2, r3, #8
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 800601c:	68f8      	ldr	r0, [r7, #12]
 800601e:	f7ff ffa5 	bl	8005f6c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8006022:	bf00      	nop
 8006024:	3710      	adds	r7, #16
 8006026:	46bd      	mov	sp, r7
 8006028:	bd80      	pop	{r7, pc}

0800602a <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 800602a:	b580      	push	{r7, lr}
 800602c:	b082      	sub	sp, #8
 800602e:	af00      	add	r7, sp, #0
 8006030:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006036:	881a      	ldrh	r2, [r3, #0]
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006042:	1c9a      	adds	r2, r3, #2
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800604c:	b29b      	uxth	r3, r3
 800604e:	3b01      	subs	r3, #1
 8006050:	b29a      	uxth	r2, r3
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800605a:	b29b      	uxth	r3, r3
 800605c:	2b00      	cmp	r3, #0
 800605e:	d10e      	bne.n	800607e <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	685a      	ldr	r2, [r3, #4]
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800606e:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	2201      	movs	r2, #1
 8006074:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8006078:	6878      	ldr	r0, [r7, #4]
 800607a:	f7fd fbe5 	bl	8003848 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800607e:	bf00      	nop
 8006080:	3708      	adds	r7, #8
 8006082:	46bd      	mov	sp, r7
 8006084:	bd80      	pop	{r7, pc}

08006086 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8006086:	b580      	push	{r7, lr}
 8006088:	b082      	sub	sp, #8
 800608a:	af00      	add	r7, sp, #0
 800608c:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	68da      	ldr	r2, [r3, #12]
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006098:	b292      	uxth	r2, r2
 800609a:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060a0:	1c9a      	adds	r2, r3, #2
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80060aa:	b29b      	uxth	r3, r3
 80060ac:	3b01      	subs	r3, #1
 80060ae:	b29a      	uxth	r2, r3
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80060b8:	b29b      	uxth	r3, r3
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d10e      	bne.n	80060dc <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	685a      	ldr	r2, [r3, #4]
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80060cc:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	2201      	movs	r2, #1
 80060d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 80060d6:	6878      	ldr	r0, [r7, #4]
 80060d8:	f7ff ff3e 	bl	8005f58 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80060dc:	bf00      	nop
 80060de:	3708      	adds	r7, #8
 80060e0:	46bd      	mov	sp, r7
 80060e2:	bd80      	pop	{r7, pc}

080060e4 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80060e4:	b580      	push	{r7, lr}
 80060e6:	b086      	sub	sp, #24
 80060e8:	af00      	add	r7, sp, #0
 80060ea:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	689b      	ldr	r3, [r3, #8]
 80060f2:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80060fa:	b2db      	uxtb	r3, r3
 80060fc:	2b04      	cmp	r3, #4
 80060fe:	d13a      	bne.n	8006176 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8006100:	697b      	ldr	r3, [r7, #20]
 8006102:	f003 0301 	and.w	r3, r3, #1
 8006106:	2b01      	cmp	r3, #1
 8006108:	d109      	bne.n	800611e <I2S_IRQHandler+0x3a>
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	685b      	ldr	r3, [r3, #4]
 8006110:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006114:	2b40      	cmp	r3, #64	@ 0x40
 8006116:	d102      	bne.n	800611e <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8006118:	6878      	ldr	r0, [r7, #4]
 800611a:	f7ff ffb4 	bl	8006086 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800611e:	697b      	ldr	r3, [r7, #20]
 8006120:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006124:	2b40      	cmp	r3, #64	@ 0x40
 8006126:	d126      	bne.n	8006176 <I2S_IRQHandler+0x92>
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	685b      	ldr	r3, [r3, #4]
 800612e:	f003 0320 	and.w	r3, r3, #32
 8006132:	2b20      	cmp	r3, #32
 8006134:	d11f      	bne.n	8006176 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	685a      	ldr	r2, [r3, #4]
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006144:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8006146:	2300      	movs	r3, #0
 8006148:	613b      	str	r3, [r7, #16]
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	68db      	ldr	r3, [r3, #12]
 8006150:	613b      	str	r3, [r7, #16]
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	689b      	ldr	r3, [r3, #8]
 8006158:	613b      	str	r3, [r7, #16]
 800615a:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	2201      	movs	r2, #1
 8006160:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006168:	f043 0202 	orr.w	r2, r3, #2
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006170:	6878      	ldr	r0, [r7, #4]
 8006172:	f7ff fefb 	bl	8005f6c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800617c:	b2db      	uxtb	r3, r3
 800617e:	2b03      	cmp	r3, #3
 8006180:	d136      	bne.n	80061f0 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8006182:	697b      	ldr	r3, [r7, #20]
 8006184:	f003 0302 	and.w	r3, r3, #2
 8006188:	2b02      	cmp	r3, #2
 800618a:	d109      	bne.n	80061a0 <I2S_IRQHandler+0xbc>
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	685b      	ldr	r3, [r3, #4]
 8006192:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006196:	2b80      	cmp	r3, #128	@ 0x80
 8006198:	d102      	bne.n	80061a0 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 800619a:	6878      	ldr	r0, [r7, #4]
 800619c:	f7ff ff45 	bl	800602a <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80061a0:	697b      	ldr	r3, [r7, #20]
 80061a2:	f003 0308 	and.w	r3, r3, #8
 80061a6:	2b08      	cmp	r3, #8
 80061a8:	d122      	bne.n	80061f0 <I2S_IRQHandler+0x10c>
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	685b      	ldr	r3, [r3, #4]
 80061b0:	f003 0320 	and.w	r3, r3, #32
 80061b4:	2b20      	cmp	r3, #32
 80061b6:	d11b      	bne.n	80061f0 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	685a      	ldr	r2, [r3, #4]
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80061c6:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80061c8:	2300      	movs	r3, #0
 80061ca:	60fb      	str	r3, [r7, #12]
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	689b      	ldr	r3, [r3, #8]
 80061d2:	60fb      	str	r3, [r7, #12]
 80061d4:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	2201      	movs	r2, #1
 80061da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061e2:	f043 0204 	orr.w	r2, r3, #4
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80061ea:	6878      	ldr	r0, [r7, #4]
 80061ec:	f7ff febe 	bl	8005f6c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80061f0:	bf00      	nop
 80061f2:	3718      	adds	r7, #24
 80061f4:	46bd      	mov	sp, r7
 80061f6:	bd80      	pop	{r7, pc}

080061f8 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80061f8:	b580      	push	{r7, lr}
 80061fa:	b088      	sub	sp, #32
 80061fc:	af00      	add	r7, sp, #0
 80061fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	689b      	ldr	r3, [r3, #8]
 8006206:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	4a92      	ldr	r2, [pc, #584]	@ (8006458 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800620e:	4293      	cmp	r3, r2
 8006210:	d101      	bne.n	8006216 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8006212:	4b92      	ldr	r3, [pc, #584]	@ (800645c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006214:	e001      	b.n	800621a <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8006216:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800621a:	689b      	ldr	r3, [r3, #8]
 800621c:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	685b      	ldr	r3, [r3, #4]
 8006224:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	4a8b      	ldr	r2, [pc, #556]	@ (8006458 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800622c:	4293      	cmp	r3, r2
 800622e:	d101      	bne.n	8006234 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8006230:	4b8a      	ldr	r3, [pc, #552]	@ (800645c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006232:	e001      	b.n	8006238 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8006234:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006238:	685b      	ldr	r3, [r3, #4]
 800623a:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	685b      	ldr	r3, [r3, #4]
 8006240:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006244:	d004      	beq.n	8006250 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	685b      	ldr	r3, [r3, #4]
 800624a:	2b00      	cmp	r3, #0
 800624c:	f040 8099 	bne.w	8006382 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8006250:	69fb      	ldr	r3, [r7, #28]
 8006252:	f003 0302 	and.w	r3, r3, #2
 8006256:	2b02      	cmp	r3, #2
 8006258:	d107      	bne.n	800626a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 800625a:	697b      	ldr	r3, [r7, #20]
 800625c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006260:	2b00      	cmp	r3, #0
 8006262:	d002      	beq.n	800626a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8006264:	6878      	ldr	r0, [r7, #4]
 8006266:	f000 f925 	bl	80064b4 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800626a:	69bb      	ldr	r3, [r7, #24]
 800626c:	f003 0301 	and.w	r3, r3, #1
 8006270:	2b01      	cmp	r3, #1
 8006272:	d107      	bne.n	8006284 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8006274:	693b      	ldr	r3, [r7, #16]
 8006276:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800627a:	2b00      	cmp	r3, #0
 800627c:	d002      	beq.n	8006284 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 800627e:	6878      	ldr	r0, [r7, #4]
 8006280:	f000 f9c8 	bl	8006614 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8006284:	69bb      	ldr	r3, [r7, #24]
 8006286:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800628a:	2b40      	cmp	r3, #64	@ 0x40
 800628c:	d13a      	bne.n	8006304 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 800628e:	693b      	ldr	r3, [r7, #16]
 8006290:	f003 0320 	and.w	r3, r3, #32
 8006294:	2b00      	cmp	r3, #0
 8006296:	d035      	beq.n	8006304 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	4a6e      	ldr	r2, [pc, #440]	@ (8006458 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800629e:	4293      	cmp	r3, r2
 80062a0:	d101      	bne.n	80062a6 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 80062a2:	4b6e      	ldr	r3, [pc, #440]	@ (800645c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80062a4:	e001      	b.n	80062aa <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 80062a6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80062aa:	685a      	ldr	r2, [r3, #4]
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	4969      	ldr	r1, [pc, #420]	@ (8006458 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80062b2:	428b      	cmp	r3, r1
 80062b4:	d101      	bne.n	80062ba <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 80062b6:	4b69      	ldr	r3, [pc, #420]	@ (800645c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80062b8:	e001      	b.n	80062be <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 80062ba:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80062be:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80062c2:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	685a      	ldr	r2, [r3, #4]
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80062d2:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80062d4:	2300      	movs	r3, #0
 80062d6:	60fb      	str	r3, [r7, #12]
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	68db      	ldr	r3, [r3, #12]
 80062de:	60fb      	str	r3, [r7, #12]
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	689b      	ldr	r3, [r3, #8]
 80062e6:	60fb      	str	r3, [r7, #12]
 80062e8:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	2201      	movs	r2, #1
 80062ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80062f6:	f043 0202 	orr.w	r2, r3, #2
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80062fe:	6878      	ldr	r0, [r7, #4]
 8006300:	f7ff fe34 	bl	8005f6c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006304:	69fb      	ldr	r3, [r7, #28]
 8006306:	f003 0308 	and.w	r3, r3, #8
 800630a:	2b08      	cmp	r3, #8
 800630c:	f040 80c3 	bne.w	8006496 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8006310:	697b      	ldr	r3, [r7, #20]
 8006312:	f003 0320 	and.w	r3, r3, #32
 8006316:	2b00      	cmp	r3, #0
 8006318:	f000 80bd 	beq.w	8006496 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	685a      	ldr	r2, [r3, #4]
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800632a:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	4a49      	ldr	r2, [pc, #292]	@ (8006458 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006332:	4293      	cmp	r3, r2
 8006334:	d101      	bne.n	800633a <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8006336:	4b49      	ldr	r3, [pc, #292]	@ (800645c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006338:	e001      	b.n	800633e <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 800633a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800633e:	685a      	ldr	r2, [r3, #4]
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	4944      	ldr	r1, [pc, #272]	@ (8006458 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006346:	428b      	cmp	r3, r1
 8006348:	d101      	bne.n	800634e <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 800634a:	4b44      	ldr	r3, [pc, #272]	@ (800645c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800634c:	e001      	b.n	8006352 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 800634e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006352:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006356:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8006358:	2300      	movs	r3, #0
 800635a:	60bb      	str	r3, [r7, #8]
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	689b      	ldr	r3, [r3, #8]
 8006362:	60bb      	str	r3, [r7, #8]
 8006364:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	2201      	movs	r2, #1
 800636a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006372:	f043 0204 	orr.w	r2, r3, #4
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800637a:	6878      	ldr	r0, [r7, #4]
 800637c:	f7ff fdf6 	bl	8005f6c <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006380:	e089      	b.n	8006496 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8006382:	69bb      	ldr	r3, [r7, #24]
 8006384:	f003 0302 	and.w	r3, r3, #2
 8006388:	2b02      	cmp	r3, #2
 800638a:	d107      	bne.n	800639c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 800638c:	693b      	ldr	r3, [r7, #16]
 800638e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006392:	2b00      	cmp	r3, #0
 8006394:	d002      	beq.n	800639c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8006396:	6878      	ldr	r0, [r7, #4]
 8006398:	f000 f8be 	bl	8006518 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 800639c:	69fb      	ldr	r3, [r7, #28]
 800639e:	f003 0301 	and.w	r3, r3, #1
 80063a2:	2b01      	cmp	r3, #1
 80063a4:	d107      	bne.n	80063b6 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 80063a6:	697b      	ldr	r3, [r7, #20]
 80063a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d002      	beq.n	80063b6 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 80063b0:	6878      	ldr	r0, [r7, #4]
 80063b2:	f000 f8fd 	bl	80065b0 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80063b6:	69fb      	ldr	r3, [r7, #28]
 80063b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063bc:	2b40      	cmp	r3, #64	@ 0x40
 80063be:	d12f      	bne.n	8006420 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 80063c0:	697b      	ldr	r3, [r7, #20]
 80063c2:	f003 0320 	and.w	r3, r3, #32
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d02a      	beq.n	8006420 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	685a      	ldr	r2, [r3, #4]
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80063d8:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	4a1e      	ldr	r2, [pc, #120]	@ (8006458 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80063e0:	4293      	cmp	r3, r2
 80063e2:	d101      	bne.n	80063e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80063e4:	4b1d      	ldr	r3, [pc, #116]	@ (800645c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80063e6:	e001      	b.n	80063ec <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80063e8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80063ec:	685a      	ldr	r2, [r3, #4]
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	4919      	ldr	r1, [pc, #100]	@ (8006458 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80063f4:	428b      	cmp	r3, r1
 80063f6:	d101      	bne.n	80063fc <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80063f8:	4b18      	ldr	r3, [pc, #96]	@ (800645c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80063fa:	e001      	b.n	8006400 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80063fc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006400:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006404:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	2201      	movs	r2, #1
 800640a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006412:	f043 0202 	orr.w	r2, r3, #2
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800641a:	6878      	ldr	r0, [r7, #4]
 800641c:	f7ff fda6 	bl	8005f6c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8006420:	69bb      	ldr	r3, [r7, #24]
 8006422:	f003 0308 	and.w	r3, r3, #8
 8006426:	2b08      	cmp	r3, #8
 8006428:	d136      	bne.n	8006498 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 800642a:	693b      	ldr	r3, [r7, #16]
 800642c:	f003 0320 	and.w	r3, r3, #32
 8006430:	2b00      	cmp	r3, #0
 8006432:	d031      	beq.n	8006498 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	4a07      	ldr	r2, [pc, #28]	@ (8006458 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800643a:	4293      	cmp	r3, r2
 800643c:	d101      	bne.n	8006442 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 800643e:	4b07      	ldr	r3, [pc, #28]	@ (800645c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006440:	e001      	b.n	8006446 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8006442:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006446:	685a      	ldr	r2, [r3, #4]
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	4902      	ldr	r1, [pc, #8]	@ (8006458 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800644e:	428b      	cmp	r3, r1
 8006450:	d106      	bne.n	8006460 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8006452:	4b02      	ldr	r3, [pc, #8]	@ (800645c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006454:	e006      	b.n	8006464 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8006456:	bf00      	nop
 8006458:	40003800 	.word	0x40003800
 800645c:	40003400 	.word	0x40003400
 8006460:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006464:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006468:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	685a      	ldr	r2, [r3, #4]
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006478:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	2201      	movs	r2, #1
 800647e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006486:	f043 0204 	orr.w	r2, r3, #4
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800648e:	6878      	ldr	r0, [r7, #4]
 8006490:	f7ff fd6c 	bl	8005f6c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006494:	e000      	b.n	8006498 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006496:	bf00      	nop
}
 8006498:	bf00      	nop
 800649a:	3720      	adds	r7, #32
 800649c:	46bd      	mov	sp, r7
 800649e:	bd80      	pop	{r7, pc}

080064a0 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80064a0:	b480      	push	{r7}
 80064a2:	b083      	sub	sp, #12
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 80064a8:	bf00      	nop
 80064aa:	370c      	adds	r7, #12
 80064ac:	46bd      	mov	sp, r7
 80064ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b2:	4770      	bx	lr

080064b4 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80064b4:	b580      	push	{r7, lr}
 80064b6:	b082      	sub	sp, #8
 80064b8:	af00      	add	r7, sp, #0
 80064ba:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064c0:	1c99      	adds	r1, r3, #2
 80064c2:	687a      	ldr	r2, [r7, #4]
 80064c4:	6251      	str	r1, [r2, #36]	@ 0x24
 80064c6:	881a      	ldrh	r2, [r3, #0]
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80064d2:	b29b      	uxth	r3, r3
 80064d4:	3b01      	subs	r3, #1
 80064d6:	b29a      	uxth	r2, r3
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80064e0:	b29b      	uxth	r3, r3
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d113      	bne.n	800650e <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	685a      	ldr	r2, [r3, #4]
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80064f4:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80064fa:	b29b      	uxth	r3, r3
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d106      	bne.n	800650e <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2201      	movs	r2, #1
 8006504:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006508:	6878      	ldr	r0, [r7, #4]
 800650a:	f7ff ffc9 	bl	80064a0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800650e:	bf00      	nop
 8006510:	3708      	adds	r7, #8
 8006512:	46bd      	mov	sp, r7
 8006514:	bd80      	pop	{r7, pc}
	...

08006518 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8006518:	b580      	push	{r7, lr}
 800651a:	b082      	sub	sp, #8
 800651c:	af00      	add	r7, sp, #0
 800651e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006524:	1c99      	adds	r1, r3, #2
 8006526:	687a      	ldr	r2, [r7, #4]
 8006528:	6251      	str	r1, [r2, #36]	@ 0x24
 800652a:	8819      	ldrh	r1, [r3, #0]
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	4a1d      	ldr	r2, [pc, #116]	@ (80065a8 <I2SEx_TxISR_I2SExt+0x90>)
 8006532:	4293      	cmp	r3, r2
 8006534:	d101      	bne.n	800653a <I2SEx_TxISR_I2SExt+0x22>
 8006536:	4b1d      	ldr	r3, [pc, #116]	@ (80065ac <I2SEx_TxISR_I2SExt+0x94>)
 8006538:	e001      	b.n	800653e <I2SEx_TxISR_I2SExt+0x26>
 800653a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800653e:	460a      	mov	r2, r1
 8006540:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006546:	b29b      	uxth	r3, r3
 8006548:	3b01      	subs	r3, #1
 800654a:	b29a      	uxth	r2, r3
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006554:	b29b      	uxth	r3, r3
 8006556:	2b00      	cmp	r3, #0
 8006558:	d121      	bne.n	800659e <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	4a12      	ldr	r2, [pc, #72]	@ (80065a8 <I2SEx_TxISR_I2SExt+0x90>)
 8006560:	4293      	cmp	r3, r2
 8006562:	d101      	bne.n	8006568 <I2SEx_TxISR_I2SExt+0x50>
 8006564:	4b11      	ldr	r3, [pc, #68]	@ (80065ac <I2SEx_TxISR_I2SExt+0x94>)
 8006566:	e001      	b.n	800656c <I2SEx_TxISR_I2SExt+0x54>
 8006568:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800656c:	685a      	ldr	r2, [r3, #4]
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	490d      	ldr	r1, [pc, #52]	@ (80065a8 <I2SEx_TxISR_I2SExt+0x90>)
 8006574:	428b      	cmp	r3, r1
 8006576:	d101      	bne.n	800657c <I2SEx_TxISR_I2SExt+0x64>
 8006578:	4b0c      	ldr	r3, [pc, #48]	@ (80065ac <I2SEx_TxISR_I2SExt+0x94>)
 800657a:	e001      	b.n	8006580 <I2SEx_TxISR_I2SExt+0x68>
 800657c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006580:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006584:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800658a:	b29b      	uxth	r3, r3
 800658c:	2b00      	cmp	r3, #0
 800658e:	d106      	bne.n	800659e <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	2201      	movs	r2, #1
 8006594:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006598:	6878      	ldr	r0, [r7, #4]
 800659a:	f7ff ff81 	bl	80064a0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800659e:	bf00      	nop
 80065a0:	3708      	adds	r7, #8
 80065a2:	46bd      	mov	sp, r7
 80065a4:	bd80      	pop	{r7, pc}
 80065a6:	bf00      	nop
 80065a8:	40003800 	.word	0x40003800
 80065ac:	40003400 	.word	0x40003400

080065b0 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80065b0:	b580      	push	{r7, lr}
 80065b2:	b082      	sub	sp, #8
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	68d8      	ldr	r0, [r3, #12]
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065c2:	1c99      	adds	r1, r3, #2
 80065c4:	687a      	ldr	r2, [r7, #4]
 80065c6:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80065c8:	b282      	uxth	r2, r0
 80065ca:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80065d0:	b29b      	uxth	r3, r3
 80065d2:	3b01      	subs	r3, #1
 80065d4:	b29a      	uxth	r2, r3
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80065de:	b29b      	uxth	r3, r3
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d113      	bne.n	800660c <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	685a      	ldr	r2, [r3, #4]
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80065f2:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80065f8:	b29b      	uxth	r3, r3
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d106      	bne.n	800660c <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	2201      	movs	r2, #1
 8006602:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006606:	6878      	ldr	r0, [r7, #4]
 8006608:	f7ff ff4a 	bl	80064a0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800660c:	bf00      	nop
 800660e:	3708      	adds	r7, #8
 8006610:	46bd      	mov	sp, r7
 8006612:	bd80      	pop	{r7, pc}

08006614 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8006614:	b580      	push	{r7, lr}
 8006616:	b082      	sub	sp, #8
 8006618:	af00      	add	r7, sp, #0
 800661a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	4a20      	ldr	r2, [pc, #128]	@ (80066a4 <I2SEx_RxISR_I2SExt+0x90>)
 8006622:	4293      	cmp	r3, r2
 8006624:	d101      	bne.n	800662a <I2SEx_RxISR_I2SExt+0x16>
 8006626:	4b20      	ldr	r3, [pc, #128]	@ (80066a8 <I2SEx_RxISR_I2SExt+0x94>)
 8006628:	e001      	b.n	800662e <I2SEx_RxISR_I2SExt+0x1a>
 800662a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800662e:	68d8      	ldr	r0, [r3, #12]
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006634:	1c99      	adds	r1, r3, #2
 8006636:	687a      	ldr	r2, [r7, #4]
 8006638:	62d1      	str	r1, [r2, #44]	@ 0x2c
 800663a:	b282      	uxth	r2, r0
 800663c:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8006642:	b29b      	uxth	r3, r3
 8006644:	3b01      	subs	r3, #1
 8006646:	b29a      	uxth	r2, r3
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8006650:	b29b      	uxth	r3, r3
 8006652:	2b00      	cmp	r3, #0
 8006654:	d121      	bne.n	800669a <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	4a12      	ldr	r2, [pc, #72]	@ (80066a4 <I2SEx_RxISR_I2SExt+0x90>)
 800665c:	4293      	cmp	r3, r2
 800665e:	d101      	bne.n	8006664 <I2SEx_RxISR_I2SExt+0x50>
 8006660:	4b11      	ldr	r3, [pc, #68]	@ (80066a8 <I2SEx_RxISR_I2SExt+0x94>)
 8006662:	e001      	b.n	8006668 <I2SEx_RxISR_I2SExt+0x54>
 8006664:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006668:	685a      	ldr	r2, [r3, #4]
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	490d      	ldr	r1, [pc, #52]	@ (80066a4 <I2SEx_RxISR_I2SExt+0x90>)
 8006670:	428b      	cmp	r3, r1
 8006672:	d101      	bne.n	8006678 <I2SEx_RxISR_I2SExt+0x64>
 8006674:	4b0c      	ldr	r3, [pc, #48]	@ (80066a8 <I2SEx_RxISR_I2SExt+0x94>)
 8006676:	e001      	b.n	800667c <I2SEx_RxISR_I2SExt+0x68>
 8006678:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800667c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006680:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006686:	b29b      	uxth	r3, r3
 8006688:	2b00      	cmp	r3, #0
 800668a:	d106      	bne.n	800669a <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	2201      	movs	r2, #1
 8006690:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006694:	6878      	ldr	r0, [r7, #4]
 8006696:	f7ff ff03 	bl	80064a0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800669a:	bf00      	nop
 800669c:	3708      	adds	r7, #8
 800669e:	46bd      	mov	sp, r7
 80066a0:	bd80      	pop	{r7, pc}
 80066a2:	bf00      	nop
 80066a4:	40003800 	.word	0x40003800
 80066a8:	40003400 	.word	0x40003400

080066ac <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80066ac:	b580      	push	{r7, lr}
 80066ae:	b086      	sub	sp, #24
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d101      	bne.n	80066be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80066ba:	2301      	movs	r3, #1
 80066bc:	e267      	b.n	8006b8e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	f003 0301 	and.w	r3, r3, #1
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d075      	beq.n	80067b6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80066ca:	4b88      	ldr	r3, [pc, #544]	@ (80068ec <HAL_RCC_OscConfig+0x240>)
 80066cc:	689b      	ldr	r3, [r3, #8]
 80066ce:	f003 030c 	and.w	r3, r3, #12
 80066d2:	2b04      	cmp	r3, #4
 80066d4:	d00c      	beq.n	80066f0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80066d6:	4b85      	ldr	r3, [pc, #532]	@ (80068ec <HAL_RCC_OscConfig+0x240>)
 80066d8:	689b      	ldr	r3, [r3, #8]
 80066da:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80066de:	2b08      	cmp	r3, #8
 80066e0:	d112      	bne.n	8006708 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80066e2:	4b82      	ldr	r3, [pc, #520]	@ (80068ec <HAL_RCC_OscConfig+0x240>)
 80066e4:	685b      	ldr	r3, [r3, #4]
 80066e6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80066ea:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80066ee:	d10b      	bne.n	8006708 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80066f0:	4b7e      	ldr	r3, [pc, #504]	@ (80068ec <HAL_RCC_OscConfig+0x240>)
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d05b      	beq.n	80067b4 <HAL_RCC_OscConfig+0x108>
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	685b      	ldr	r3, [r3, #4]
 8006700:	2b00      	cmp	r3, #0
 8006702:	d157      	bne.n	80067b4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006704:	2301      	movs	r3, #1
 8006706:	e242      	b.n	8006b8e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	685b      	ldr	r3, [r3, #4]
 800670c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006710:	d106      	bne.n	8006720 <HAL_RCC_OscConfig+0x74>
 8006712:	4b76      	ldr	r3, [pc, #472]	@ (80068ec <HAL_RCC_OscConfig+0x240>)
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	4a75      	ldr	r2, [pc, #468]	@ (80068ec <HAL_RCC_OscConfig+0x240>)
 8006718:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800671c:	6013      	str	r3, [r2, #0]
 800671e:	e01d      	b.n	800675c <HAL_RCC_OscConfig+0xb0>
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	685b      	ldr	r3, [r3, #4]
 8006724:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006728:	d10c      	bne.n	8006744 <HAL_RCC_OscConfig+0x98>
 800672a:	4b70      	ldr	r3, [pc, #448]	@ (80068ec <HAL_RCC_OscConfig+0x240>)
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	4a6f      	ldr	r2, [pc, #444]	@ (80068ec <HAL_RCC_OscConfig+0x240>)
 8006730:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006734:	6013      	str	r3, [r2, #0]
 8006736:	4b6d      	ldr	r3, [pc, #436]	@ (80068ec <HAL_RCC_OscConfig+0x240>)
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	4a6c      	ldr	r2, [pc, #432]	@ (80068ec <HAL_RCC_OscConfig+0x240>)
 800673c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006740:	6013      	str	r3, [r2, #0]
 8006742:	e00b      	b.n	800675c <HAL_RCC_OscConfig+0xb0>
 8006744:	4b69      	ldr	r3, [pc, #420]	@ (80068ec <HAL_RCC_OscConfig+0x240>)
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	4a68      	ldr	r2, [pc, #416]	@ (80068ec <HAL_RCC_OscConfig+0x240>)
 800674a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800674e:	6013      	str	r3, [r2, #0]
 8006750:	4b66      	ldr	r3, [pc, #408]	@ (80068ec <HAL_RCC_OscConfig+0x240>)
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	4a65      	ldr	r2, [pc, #404]	@ (80068ec <HAL_RCC_OscConfig+0x240>)
 8006756:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800675a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	685b      	ldr	r3, [r3, #4]
 8006760:	2b00      	cmp	r3, #0
 8006762:	d013      	beq.n	800678c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006764:	f7fe fbb8 	bl	8004ed8 <HAL_GetTick>
 8006768:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800676a:	e008      	b.n	800677e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800676c:	f7fe fbb4 	bl	8004ed8 <HAL_GetTick>
 8006770:	4602      	mov	r2, r0
 8006772:	693b      	ldr	r3, [r7, #16]
 8006774:	1ad3      	subs	r3, r2, r3
 8006776:	2b64      	cmp	r3, #100	@ 0x64
 8006778:	d901      	bls.n	800677e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800677a:	2303      	movs	r3, #3
 800677c:	e207      	b.n	8006b8e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800677e:	4b5b      	ldr	r3, [pc, #364]	@ (80068ec <HAL_RCC_OscConfig+0x240>)
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006786:	2b00      	cmp	r3, #0
 8006788:	d0f0      	beq.n	800676c <HAL_RCC_OscConfig+0xc0>
 800678a:	e014      	b.n	80067b6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800678c:	f7fe fba4 	bl	8004ed8 <HAL_GetTick>
 8006790:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006792:	e008      	b.n	80067a6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006794:	f7fe fba0 	bl	8004ed8 <HAL_GetTick>
 8006798:	4602      	mov	r2, r0
 800679a:	693b      	ldr	r3, [r7, #16]
 800679c:	1ad3      	subs	r3, r2, r3
 800679e:	2b64      	cmp	r3, #100	@ 0x64
 80067a0:	d901      	bls.n	80067a6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80067a2:	2303      	movs	r3, #3
 80067a4:	e1f3      	b.n	8006b8e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80067a6:	4b51      	ldr	r3, [pc, #324]	@ (80068ec <HAL_RCC_OscConfig+0x240>)
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d1f0      	bne.n	8006794 <HAL_RCC_OscConfig+0xe8>
 80067b2:	e000      	b.n	80067b6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80067b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	f003 0302 	and.w	r3, r3, #2
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d063      	beq.n	800688a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80067c2:	4b4a      	ldr	r3, [pc, #296]	@ (80068ec <HAL_RCC_OscConfig+0x240>)
 80067c4:	689b      	ldr	r3, [r3, #8]
 80067c6:	f003 030c 	and.w	r3, r3, #12
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d00b      	beq.n	80067e6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80067ce:	4b47      	ldr	r3, [pc, #284]	@ (80068ec <HAL_RCC_OscConfig+0x240>)
 80067d0:	689b      	ldr	r3, [r3, #8]
 80067d2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80067d6:	2b08      	cmp	r3, #8
 80067d8:	d11c      	bne.n	8006814 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80067da:	4b44      	ldr	r3, [pc, #272]	@ (80068ec <HAL_RCC_OscConfig+0x240>)
 80067dc:	685b      	ldr	r3, [r3, #4]
 80067de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d116      	bne.n	8006814 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80067e6:	4b41      	ldr	r3, [pc, #260]	@ (80068ec <HAL_RCC_OscConfig+0x240>)
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	f003 0302 	and.w	r3, r3, #2
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d005      	beq.n	80067fe <HAL_RCC_OscConfig+0x152>
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	68db      	ldr	r3, [r3, #12]
 80067f6:	2b01      	cmp	r3, #1
 80067f8:	d001      	beq.n	80067fe <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80067fa:	2301      	movs	r3, #1
 80067fc:	e1c7      	b.n	8006b8e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80067fe:	4b3b      	ldr	r3, [pc, #236]	@ (80068ec <HAL_RCC_OscConfig+0x240>)
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	691b      	ldr	r3, [r3, #16]
 800680a:	00db      	lsls	r3, r3, #3
 800680c:	4937      	ldr	r1, [pc, #220]	@ (80068ec <HAL_RCC_OscConfig+0x240>)
 800680e:	4313      	orrs	r3, r2
 8006810:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006812:	e03a      	b.n	800688a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	68db      	ldr	r3, [r3, #12]
 8006818:	2b00      	cmp	r3, #0
 800681a:	d020      	beq.n	800685e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800681c:	4b34      	ldr	r3, [pc, #208]	@ (80068f0 <HAL_RCC_OscConfig+0x244>)
 800681e:	2201      	movs	r2, #1
 8006820:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006822:	f7fe fb59 	bl	8004ed8 <HAL_GetTick>
 8006826:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006828:	e008      	b.n	800683c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800682a:	f7fe fb55 	bl	8004ed8 <HAL_GetTick>
 800682e:	4602      	mov	r2, r0
 8006830:	693b      	ldr	r3, [r7, #16]
 8006832:	1ad3      	subs	r3, r2, r3
 8006834:	2b02      	cmp	r3, #2
 8006836:	d901      	bls.n	800683c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006838:	2303      	movs	r3, #3
 800683a:	e1a8      	b.n	8006b8e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800683c:	4b2b      	ldr	r3, [pc, #172]	@ (80068ec <HAL_RCC_OscConfig+0x240>)
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	f003 0302 	and.w	r3, r3, #2
 8006844:	2b00      	cmp	r3, #0
 8006846:	d0f0      	beq.n	800682a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006848:	4b28      	ldr	r3, [pc, #160]	@ (80068ec <HAL_RCC_OscConfig+0x240>)
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	691b      	ldr	r3, [r3, #16]
 8006854:	00db      	lsls	r3, r3, #3
 8006856:	4925      	ldr	r1, [pc, #148]	@ (80068ec <HAL_RCC_OscConfig+0x240>)
 8006858:	4313      	orrs	r3, r2
 800685a:	600b      	str	r3, [r1, #0]
 800685c:	e015      	b.n	800688a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800685e:	4b24      	ldr	r3, [pc, #144]	@ (80068f0 <HAL_RCC_OscConfig+0x244>)
 8006860:	2200      	movs	r2, #0
 8006862:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006864:	f7fe fb38 	bl	8004ed8 <HAL_GetTick>
 8006868:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800686a:	e008      	b.n	800687e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800686c:	f7fe fb34 	bl	8004ed8 <HAL_GetTick>
 8006870:	4602      	mov	r2, r0
 8006872:	693b      	ldr	r3, [r7, #16]
 8006874:	1ad3      	subs	r3, r2, r3
 8006876:	2b02      	cmp	r3, #2
 8006878:	d901      	bls.n	800687e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800687a:	2303      	movs	r3, #3
 800687c:	e187      	b.n	8006b8e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800687e:	4b1b      	ldr	r3, [pc, #108]	@ (80068ec <HAL_RCC_OscConfig+0x240>)
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	f003 0302 	and.w	r3, r3, #2
 8006886:	2b00      	cmp	r3, #0
 8006888:	d1f0      	bne.n	800686c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	f003 0308 	and.w	r3, r3, #8
 8006892:	2b00      	cmp	r3, #0
 8006894:	d036      	beq.n	8006904 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	695b      	ldr	r3, [r3, #20]
 800689a:	2b00      	cmp	r3, #0
 800689c:	d016      	beq.n	80068cc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800689e:	4b15      	ldr	r3, [pc, #84]	@ (80068f4 <HAL_RCC_OscConfig+0x248>)
 80068a0:	2201      	movs	r2, #1
 80068a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80068a4:	f7fe fb18 	bl	8004ed8 <HAL_GetTick>
 80068a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80068aa:	e008      	b.n	80068be <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80068ac:	f7fe fb14 	bl	8004ed8 <HAL_GetTick>
 80068b0:	4602      	mov	r2, r0
 80068b2:	693b      	ldr	r3, [r7, #16]
 80068b4:	1ad3      	subs	r3, r2, r3
 80068b6:	2b02      	cmp	r3, #2
 80068b8:	d901      	bls.n	80068be <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80068ba:	2303      	movs	r3, #3
 80068bc:	e167      	b.n	8006b8e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80068be:	4b0b      	ldr	r3, [pc, #44]	@ (80068ec <HAL_RCC_OscConfig+0x240>)
 80068c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80068c2:	f003 0302 	and.w	r3, r3, #2
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d0f0      	beq.n	80068ac <HAL_RCC_OscConfig+0x200>
 80068ca:	e01b      	b.n	8006904 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80068cc:	4b09      	ldr	r3, [pc, #36]	@ (80068f4 <HAL_RCC_OscConfig+0x248>)
 80068ce:	2200      	movs	r2, #0
 80068d0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80068d2:	f7fe fb01 	bl	8004ed8 <HAL_GetTick>
 80068d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80068d8:	e00e      	b.n	80068f8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80068da:	f7fe fafd 	bl	8004ed8 <HAL_GetTick>
 80068de:	4602      	mov	r2, r0
 80068e0:	693b      	ldr	r3, [r7, #16]
 80068e2:	1ad3      	subs	r3, r2, r3
 80068e4:	2b02      	cmp	r3, #2
 80068e6:	d907      	bls.n	80068f8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80068e8:	2303      	movs	r3, #3
 80068ea:	e150      	b.n	8006b8e <HAL_RCC_OscConfig+0x4e2>
 80068ec:	40023800 	.word	0x40023800
 80068f0:	42470000 	.word	0x42470000
 80068f4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80068f8:	4b88      	ldr	r3, [pc, #544]	@ (8006b1c <HAL_RCC_OscConfig+0x470>)
 80068fa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80068fc:	f003 0302 	and.w	r3, r3, #2
 8006900:	2b00      	cmp	r3, #0
 8006902:	d1ea      	bne.n	80068da <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	f003 0304 	and.w	r3, r3, #4
 800690c:	2b00      	cmp	r3, #0
 800690e:	f000 8097 	beq.w	8006a40 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006912:	2300      	movs	r3, #0
 8006914:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006916:	4b81      	ldr	r3, [pc, #516]	@ (8006b1c <HAL_RCC_OscConfig+0x470>)
 8006918:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800691a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800691e:	2b00      	cmp	r3, #0
 8006920:	d10f      	bne.n	8006942 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006922:	2300      	movs	r3, #0
 8006924:	60bb      	str	r3, [r7, #8]
 8006926:	4b7d      	ldr	r3, [pc, #500]	@ (8006b1c <HAL_RCC_OscConfig+0x470>)
 8006928:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800692a:	4a7c      	ldr	r2, [pc, #496]	@ (8006b1c <HAL_RCC_OscConfig+0x470>)
 800692c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006930:	6413      	str	r3, [r2, #64]	@ 0x40
 8006932:	4b7a      	ldr	r3, [pc, #488]	@ (8006b1c <HAL_RCC_OscConfig+0x470>)
 8006934:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006936:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800693a:	60bb      	str	r3, [r7, #8]
 800693c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800693e:	2301      	movs	r3, #1
 8006940:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006942:	4b77      	ldr	r3, [pc, #476]	@ (8006b20 <HAL_RCC_OscConfig+0x474>)
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800694a:	2b00      	cmp	r3, #0
 800694c:	d118      	bne.n	8006980 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800694e:	4b74      	ldr	r3, [pc, #464]	@ (8006b20 <HAL_RCC_OscConfig+0x474>)
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	4a73      	ldr	r2, [pc, #460]	@ (8006b20 <HAL_RCC_OscConfig+0x474>)
 8006954:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006958:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800695a:	f7fe fabd 	bl	8004ed8 <HAL_GetTick>
 800695e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006960:	e008      	b.n	8006974 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006962:	f7fe fab9 	bl	8004ed8 <HAL_GetTick>
 8006966:	4602      	mov	r2, r0
 8006968:	693b      	ldr	r3, [r7, #16]
 800696a:	1ad3      	subs	r3, r2, r3
 800696c:	2b02      	cmp	r3, #2
 800696e:	d901      	bls.n	8006974 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006970:	2303      	movs	r3, #3
 8006972:	e10c      	b.n	8006b8e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006974:	4b6a      	ldr	r3, [pc, #424]	@ (8006b20 <HAL_RCC_OscConfig+0x474>)
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800697c:	2b00      	cmp	r3, #0
 800697e:	d0f0      	beq.n	8006962 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	689b      	ldr	r3, [r3, #8]
 8006984:	2b01      	cmp	r3, #1
 8006986:	d106      	bne.n	8006996 <HAL_RCC_OscConfig+0x2ea>
 8006988:	4b64      	ldr	r3, [pc, #400]	@ (8006b1c <HAL_RCC_OscConfig+0x470>)
 800698a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800698c:	4a63      	ldr	r2, [pc, #396]	@ (8006b1c <HAL_RCC_OscConfig+0x470>)
 800698e:	f043 0301 	orr.w	r3, r3, #1
 8006992:	6713      	str	r3, [r2, #112]	@ 0x70
 8006994:	e01c      	b.n	80069d0 <HAL_RCC_OscConfig+0x324>
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	689b      	ldr	r3, [r3, #8]
 800699a:	2b05      	cmp	r3, #5
 800699c:	d10c      	bne.n	80069b8 <HAL_RCC_OscConfig+0x30c>
 800699e:	4b5f      	ldr	r3, [pc, #380]	@ (8006b1c <HAL_RCC_OscConfig+0x470>)
 80069a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80069a2:	4a5e      	ldr	r2, [pc, #376]	@ (8006b1c <HAL_RCC_OscConfig+0x470>)
 80069a4:	f043 0304 	orr.w	r3, r3, #4
 80069a8:	6713      	str	r3, [r2, #112]	@ 0x70
 80069aa:	4b5c      	ldr	r3, [pc, #368]	@ (8006b1c <HAL_RCC_OscConfig+0x470>)
 80069ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80069ae:	4a5b      	ldr	r2, [pc, #364]	@ (8006b1c <HAL_RCC_OscConfig+0x470>)
 80069b0:	f043 0301 	orr.w	r3, r3, #1
 80069b4:	6713      	str	r3, [r2, #112]	@ 0x70
 80069b6:	e00b      	b.n	80069d0 <HAL_RCC_OscConfig+0x324>
 80069b8:	4b58      	ldr	r3, [pc, #352]	@ (8006b1c <HAL_RCC_OscConfig+0x470>)
 80069ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80069bc:	4a57      	ldr	r2, [pc, #348]	@ (8006b1c <HAL_RCC_OscConfig+0x470>)
 80069be:	f023 0301 	bic.w	r3, r3, #1
 80069c2:	6713      	str	r3, [r2, #112]	@ 0x70
 80069c4:	4b55      	ldr	r3, [pc, #340]	@ (8006b1c <HAL_RCC_OscConfig+0x470>)
 80069c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80069c8:	4a54      	ldr	r2, [pc, #336]	@ (8006b1c <HAL_RCC_OscConfig+0x470>)
 80069ca:	f023 0304 	bic.w	r3, r3, #4
 80069ce:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	689b      	ldr	r3, [r3, #8]
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d015      	beq.n	8006a04 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80069d8:	f7fe fa7e 	bl	8004ed8 <HAL_GetTick>
 80069dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80069de:	e00a      	b.n	80069f6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80069e0:	f7fe fa7a 	bl	8004ed8 <HAL_GetTick>
 80069e4:	4602      	mov	r2, r0
 80069e6:	693b      	ldr	r3, [r7, #16]
 80069e8:	1ad3      	subs	r3, r2, r3
 80069ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80069ee:	4293      	cmp	r3, r2
 80069f0:	d901      	bls.n	80069f6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80069f2:	2303      	movs	r3, #3
 80069f4:	e0cb      	b.n	8006b8e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80069f6:	4b49      	ldr	r3, [pc, #292]	@ (8006b1c <HAL_RCC_OscConfig+0x470>)
 80069f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80069fa:	f003 0302 	and.w	r3, r3, #2
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d0ee      	beq.n	80069e0 <HAL_RCC_OscConfig+0x334>
 8006a02:	e014      	b.n	8006a2e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006a04:	f7fe fa68 	bl	8004ed8 <HAL_GetTick>
 8006a08:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006a0a:	e00a      	b.n	8006a22 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006a0c:	f7fe fa64 	bl	8004ed8 <HAL_GetTick>
 8006a10:	4602      	mov	r2, r0
 8006a12:	693b      	ldr	r3, [r7, #16]
 8006a14:	1ad3      	subs	r3, r2, r3
 8006a16:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006a1a:	4293      	cmp	r3, r2
 8006a1c:	d901      	bls.n	8006a22 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006a1e:	2303      	movs	r3, #3
 8006a20:	e0b5      	b.n	8006b8e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006a22:	4b3e      	ldr	r3, [pc, #248]	@ (8006b1c <HAL_RCC_OscConfig+0x470>)
 8006a24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a26:	f003 0302 	and.w	r3, r3, #2
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d1ee      	bne.n	8006a0c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006a2e:	7dfb      	ldrb	r3, [r7, #23]
 8006a30:	2b01      	cmp	r3, #1
 8006a32:	d105      	bne.n	8006a40 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006a34:	4b39      	ldr	r3, [pc, #228]	@ (8006b1c <HAL_RCC_OscConfig+0x470>)
 8006a36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a38:	4a38      	ldr	r2, [pc, #224]	@ (8006b1c <HAL_RCC_OscConfig+0x470>)
 8006a3a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006a3e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	699b      	ldr	r3, [r3, #24]
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	f000 80a1 	beq.w	8006b8c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006a4a:	4b34      	ldr	r3, [pc, #208]	@ (8006b1c <HAL_RCC_OscConfig+0x470>)
 8006a4c:	689b      	ldr	r3, [r3, #8]
 8006a4e:	f003 030c 	and.w	r3, r3, #12
 8006a52:	2b08      	cmp	r3, #8
 8006a54:	d05c      	beq.n	8006b10 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	699b      	ldr	r3, [r3, #24]
 8006a5a:	2b02      	cmp	r3, #2
 8006a5c:	d141      	bne.n	8006ae2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006a5e:	4b31      	ldr	r3, [pc, #196]	@ (8006b24 <HAL_RCC_OscConfig+0x478>)
 8006a60:	2200      	movs	r2, #0
 8006a62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a64:	f7fe fa38 	bl	8004ed8 <HAL_GetTick>
 8006a68:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006a6a:	e008      	b.n	8006a7e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006a6c:	f7fe fa34 	bl	8004ed8 <HAL_GetTick>
 8006a70:	4602      	mov	r2, r0
 8006a72:	693b      	ldr	r3, [r7, #16]
 8006a74:	1ad3      	subs	r3, r2, r3
 8006a76:	2b02      	cmp	r3, #2
 8006a78:	d901      	bls.n	8006a7e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006a7a:	2303      	movs	r3, #3
 8006a7c:	e087      	b.n	8006b8e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006a7e:	4b27      	ldr	r3, [pc, #156]	@ (8006b1c <HAL_RCC_OscConfig+0x470>)
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d1f0      	bne.n	8006a6c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	69da      	ldr	r2, [r3, #28]
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	6a1b      	ldr	r3, [r3, #32]
 8006a92:	431a      	orrs	r2, r3
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a98:	019b      	lsls	r3, r3, #6
 8006a9a:	431a      	orrs	r2, r3
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006aa0:	085b      	lsrs	r3, r3, #1
 8006aa2:	3b01      	subs	r3, #1
 8006aa4:	041b      	lsls	r3, r3, #16
 8006aa6:	431a      	orrs	r2, r3
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006aac:	061b      	lsls	r3, r3, #24
 8006aae:	491b      	ldr	r1, [pc, #108]	@ (8006b1c <HAL_RCC_OscConfig+0x470>)
 8006ab0:	4313      	orrs	r3, r2
 8006ab2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006ab4:	4b1b      	ldr	r3, [pc, #108]	@ (8006b24 <HAL_RCC_OscConfig+0x478>)
 8006ab6:	2201      	movs	r2, #1
 8006ab8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006aba:	f7fe fa0d 	bl	8004ed8 <HAL_GetTick>
 8006abe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006ac0:	e008      	b.n	8006ad4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006ac2:	f7fe fa09 	bl	8004ed8 <HAL_GetTick>
 8006ac6:	4602      	mov	r2, r0
 8006ac8:	693b      	ldr	r3, [r7, #16]
 8006aca:	1ad3      	subs	r3, r2, r3
 8006acc:	2b02      	cmp	r3, #2
 8006ace:	d901      	bls.n	8006ad4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006ad0:	2303      	movs	r3, #3
 8006ad2:	e05c      	b.n	8006b8e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006ad4:	4b11      	ldr	r3, [pc, #68]	@ (8006b1c <HAL_RCC_OscConfig+0x470>)
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d0f0      	beq.n	8006ac2 <HAL_RCC_OscConfig+0x416>
 8006ae0:	e054      	b.n	8006b8c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006ae2:	4b10      	ldr	r3, [pc, #64]	@ (8006b24 <HAL_RCC_OscConfig+0x478>)
 8006ae4:	2200      	movs	r2, #0
 8006ae6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ae8:	f7fe f9f6 	bl	8004ed8 <HAL_GetTick>
 8006aec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006aee:	e008      	b.n	8006b02 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006af0:	f7fe f9f2 	bl	8004ed8 <HAL_GetTick>
 8006af4:	4602      	mov	r2, r0
 8006af6:	693b      	ldr	r3, [r7, #16]
 8006af8:	1ad3      	subs	r3, r2, r3
 8006afa:	2b02      	cmp	r3, #2
 8006afc:	d901      	bls.n	8006b02 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006afe:	2303      	movs	r3, #3
 8006b00:	e045      	b.n	8006b8e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b02:	4b06      	ldr	r3, [pc, #24]	@ (8006b1c <HAL_RCC_OscConfig+0x470>)
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d1f0      	bne.n	8006af0 <HAL_RCC_OscConfig+0x444>
 8006b0e:	e03d      	b.n	8006b8c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	699b      	ldr	r3, [r3, #24]
 8006b14:	2b01      	cmp	r3, #1
 8006b16:	d107      	bne.n	8006b28 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006b18:	2301      	movs	r3, #1
 8006b1a:	e038      	b.n	8006b8e <HAL_RCC_OscConfig+0x4e2>
 8006b1c:	40023800 	.word	0x40023800
 8006b20:	40007000 	.word	0x40007000
 8006b24:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006b28:	4b1b      	ldr	r3, [pc, #108]	@ (8006b98 <HAL_RCC_OscConfig+0x4ec>)
 8006b2a:	685b      	ldr	r3, [r3, #4]
 8006b2c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	699b      	ldr	r3, [r3, #24]
 8006b32:	2b01      	cmp	r3, #1
 8006b34:	d028      	beq.n	8006b88 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006b40:	429a      	cmp	r2, r3
 8006b42:	d121      	bne.n	8006b88 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006b4e:	429a      	cmp	r2, r3
 8006b50:	d11a      	bne.n	8006b88 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006b52:	68fa      	ldr	r2, [r7, #12]
 8006b54:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006b58:	4013      	ands	r3, r2
 8006b5a:	687a      	ldr	r2, [r7, #4]
 8006b5c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006b5e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006b60:	4293      	cmp	r3, r2
 8006b62:	d111      	bne.n	8006b88 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b6e:	085b      	lsrs	r3, r3, #1
 8006b70:	3b01      	subs	r3, #1
 8006b72:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006b74:	429a      	cmp	r2, r3
 8006b76:	d107      	bne.n	8006b88 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b82:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006b84:	429a      	cmp	r2, r3
 8006b86:	d001      	beq.n	8006b8c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8006b88:	2301      	movs	r3, #1
 8006b8a:	e000      	b.n	8006b8e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006b8c:	2300      	movs	r3, #0
}
 8006b8e:	4618      	mov	r0, r3
 8006b90:	3718      	adds	r7, #24
 8006b92:	46bd      	mov	sp, r7
 8006b94:	bd80      	pop	{r7, pc}
 8006b96:	bf00      	nop
 8006b98:	40023800 	.word	0x40023800

08006b9c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006b9c:	b580      	push	{r7, lr}
 8006b9e:	b084      	sub	sp, #16
 8006ba0:	af00      	add	r7, sp, #0
 8006ba2:	6078      	str	r0, [r7, #4]
 8006ba4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d101      	bne.n	8006bb0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006bac:	2301      	movs	r3, #1
 8006bae:	e0cc      	b.n	8006d4a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006bb0:	4b68      	ldr	r3, [pc, #416]	@ (8006d54 <HAL_RCC_ClockConfig+0x1b8>)
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	f003 0307 	and.w	r3, r3, #7
 8006bb8:	683a      	ldr	r2, [r7, #0]
 8006bba:	429a      	cmp	r2, r3
 8006bbc:	d90c      	bls.n	8006bd8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006bbe:	4b65      	ldr	r3, [pc, #404]	@ (8006d54 <HAL_RCC_ClockConfig+0x1b8>)
 8006bc0:	683a      	ldr	r2, [r7, #0]
 8006bc2:	b2d2      	uxtb	r2, r2
 8006bc4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006bc6:	4b63      	ldr	r3, [pc, #396]	@ (8006d54 <HAL_RCC_ClockConfig+0x1b8>)
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	f003 0307 	and.w	r3, r3, #7
 8006bce:	683a      	ldr	r2, [r7, #0]
 8006bd0:	429a      	cmp	r2, r3
 8006bd2:	d001      	beq.n	8006bd8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006bd4:	2301      	movs	r3, #1
 8006bd6:	e0b8      	b.n	8006d4a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	f003 0302 	and.w	r3, r3, #2
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d020      	beq.n	8006c26 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	f003 0304 	and.w	r3, r3, #4
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d005      	beq.n	8006bfc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006bf0:	4b59      	ldr	r3, [pc, #356]	@ (8006d58 <HAL_RCC_ClockConfig+0x1bc>)
 8006bf2:	689b      	ldr	r3, [r3, #8]
 8006bf4:	4a58      	ldr	r2, [pc, #352]	@ (8006d58 <HAL_RCC_ClockConfig+0x1bc>)
 8006bf6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006bfa:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	f003 0308 	and.w	r3, r3, #8
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d005      	beq.n	8006c14 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006c08:	4b53      	ldr	r3, [pc, #332]	@ (8006d58 <HAL_RCC_ClockConfig+0x1bc>)
 8006c0a:	689b      	ldr	r3, [r3, #8]
 8006c0c:	4a52      	ldr	r2, [pc, #328]	@ (8006d58 <HAL_RCC_ClockConfig+0x1bc>)
 8006c0e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006c12:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006c14:	4b50      	ldr	r3, [pc, #320]	@ (8006d58 <HAL_RCC_ClockConfig+0x1bc>)
 8006c16:	689b      	ldr	r3, [r3, #8]
 8006c18:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	689b      	ldr	r3, [r3, #8]
 8006c20:	494d      	ldr	r1, [pc, #308]	@ (8006d58 <HAL_RCC_ClockConfig+0x1bc>)
 8006c22:	4313      	orrs	r3, r2
 8006c24:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	f003 0301 	and.w	r3, r3, #1
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d044      	beq.n	8006cbc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	685b      	ldr	r3, [r3, #4]
 8006c36:	2b01      	cmp	r3, #1
 8006c38:	d107      	bne.n	8006c4a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006c3a:	4b47      	ldr	r3, [pc, #284]	@ (8006d58 <HAL_RCC_ClockConfig+0x1bc>)
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d119      	bne.n	8006c7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006c46:	2301      	movs	r3, #1
 8006c48:	e07f      	b.n	8006d4a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	685b      	ldr	r3, [r3, #4]
 8006c4e:	2b02      	cmp	r3, #2
 8006c50:	d003      	beq.n	8006c5a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006c56:	2b03      	cmp	r3, #3
 8006c58:	d107      	bne.n	8006c6a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006c5a:	4b3f      	ldr	r3, [pc, #252]	@ (8006d58 <HAL_RCC_ClockConfig+0x1bc>)
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d109      	bne.n	8006c7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006c66:	2301      	movs	r3, #1
 8006c68:	e06f      	b.n	8006d4a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006c6a:	4b3b      	ldr	r3, [pc, #236]	@ (8006d58 <HAL_RCC_ClockConfig+0x1bc>)
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	f003 0302 	and.w	r3, r3, #2
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d101      	bne.n	8006c7a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006c76:	2301      	movs	r3, #1
 8006c78:	e067      	b.n	8006d4a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006c7a:	4b37      	ldr	r3, [pc, #220]	@ (8006d58 <HAL_RCC_ClockConfig+0x1bc>)
 8006c7c:	689b      	ldr	r3, [r3, #8]
 8006c7e:	f023 0203 	bic.w	r2, r3, #3
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	685b      	ldr	r3, [r3, #4]
 8006c86:	4934      	ldr	r1, [pc, #208]	@ (8006d58 <HAL_RCC_ClockConfig+0x1bc>)
 8006c88:	4313      	orrs	r3, r2
 8006c8a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006c8c:	f7fe f924 	bl	8004ed8 <HAL_GetTick>
 8006c90:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c92:	e00a      	b.n	8006caa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006c94:	f7fe f920 	bl	8004ed8 <HAL_GetTick>
 8006c98:	4602      	mov	r2, r0
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	1ad3      	subs	r3, r2, r3
 8006c9e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006ca2:	4293      	cmp	r3, r2
 8006ca4:	d901      	bls.n	8006caa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006ca6:	2303      	movs	r3, #3
 8006ca8:	e04f      	b.n	8006d4a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006caa:	4b2b      	ldr	r3, [pc, #172]	@ (8006d58 <HAL_RCC_ClockConfig+0x1bc>)
 8006cac:	689b      	ldr	r3, [r3, #8]
 8006cae:	f003 020c 	and.w	r2, r3, #12
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	685b      	ldr	r3, [r3, #4]
 8006cb6:	009b      	lsls	r3, r3, #2
 8006cb8:	429a      	cmp	r2, r3
 8006cba:	d1eb      	bne.n	8006c94 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006cbc:	4b25      	ldr	r3, [pc, #148]	@ (8006d54 <HAL_RCC_ClockConfig+0x1b8>)
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	f003 0307 	and.w	r3, r3, #7
 8006cc4:	683a      	ldr	r2, [r7, #0]
 8006cc6:	429a      	cmp	r2, r3
 8006cc8:	d20c      	bcs.n	8006ce4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006cca:	4b22      	ldr	r3, [pc, #136]	@ (8006d54 <HAL_RCC_ClockConfig+0x1b8>)
 8006ccc:	683a      	ldr	r2, [r7, #0]
 8006cce:	b2d2      	uxtb	r2, r2
 8006cd0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006cd2:	4b20      	ldr	r3, [pc, #128]	@ (8006d54 <HAL_RCC_ClockConfig+0x1b8>)
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	f003 0307 	and.w	r3, r3, #7
 8006cda:	683a      	ldr	r2, [r7, #0]
 8006cdc:	429a      	cmp	r2, r3
 8006cde:	d001      	beq.n	8006ce4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006ce0:	2301      	movs	r3, #1
 8006ce2:	e032      	b.n	8006d4a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	f003 0304 	and.w	r3, r3, #4
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d008      	beq.n	8006d02 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006cf0:	4b19      	ldr	r3, [pc, #100]	@ (8006d58 <HAL_RCC_ClockConfig+0x1bc>)
 8006cf2:	689b      	ldr	r3, [r3, #8]
 8006cf4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	68db      	ldr	r3, [r3, #12]
 8006cfc:	4916      	ldr	r1, [pc, #88]	@ (8006d58 <HAL_RCC_ClockConfig+0x1bc>)
 8006cfe:	4313      	orrs	r3, r2
 8006d00:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	f003 0308 	and.w	r3, r3, #8
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d009      	beq.n	8006d22 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006d0e:	4b12      	ldr	r3, [pc, #72]	@ (8006d58 <HAL_RCC_ClockConfig+0x1bc>)
 8006d10:	689b      	ldr	r3, [r3, #8]
 8006d12:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	691b      	ldr	r3, [r3, #16]
 8006d1a:	00db      	lsls	r3, r3, #3
 8006d1c:	490e      	ldr	r1, [pc, #56]	@ (8006d58 <HAL_RCC_ClockConfig+0x1bc>)
 8006d1e:	4313      	orrs	r3, r2
 8006d20:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006d22:	f000 f821 	bl	8006d68 <HAL_RCC_GetSysClockFreq>
 8006d26:	4602      	mov	r2, r0
 8006d28:	4b0b      	ldr	r3, [pc, #44]	@ (8006d58 <HAL_RCC_ClockConfig+0x1bc>)
 8006d2a:	689b      	ldr	r3, [r3, #8]
 8006d2c:	091b      	lsrs	r3, r3, #4
 8006d2e:	f003 030f 	and.w	r3, r3, #15
 8006d32:	490a      	ldr	r1, [pc, #40]	@ (8006d5c <HAL_RCC_ClockConfig+0x1c0>)
 8006d34:	5ccb      	ldrb	r3, [r1, r3]
 8006d36:	fa22 f303 	lsr.w	r3, r2, r3
 8006d3a:	4a09      	ldr	r2, [pc, #36]	@ (8006d60 <HAL_RCC_ClockConfig+0x1c4>)
 8006d3c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006d3e:	4b09      	ldr	r3, [pc, #36]	@ (8006d64 <HAL_RCC_ClockConfig+0x1c8>)
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	4618      	mov	r0, r3
 8006d44:	f7fc ffbe 	bl	8003cc4 <HAL_InitTick>

  return HAL_OK;
 8006d48:	2300      	movs	r3, #0
}
 8006d4a:	4618      	mov	r0, r3
 8006d4c:	3710      	adds	r7, #16
 8006d4e:	46bd      	mov	sp, r7
 8006d50:	bd80      	pop	{r7, pc}
 8006d52:	bf00      	nop
 8006d54:	40023c00 	.word	0x40023c00
 8006d58:	40023800 	.word	0x40023800
 8006d5c:	0800f298 	.word	0x0800f298
 8006d60:	20000080 	.word	0x20000080
 8006d64:	200000d0 	.word	0x200000d0

08006d68 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006d68:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006d6c:	b090      	sub	sp, #64	@ 0x40
 8006d6e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006d70:	2300      	movs	r3, #0
 8006d72:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8006d74:	2300      	movs	r3, #0
 8006d76:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8006d78:	2300      	movs	r3, #0
 8006d7a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8006d7c:	2300      	movs	r3, #0
 8006d7e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006d80:	4b59      	ldr	r3, [pc, #356]	@ (8006ee8 <HAL_RCC_GetSysClockFreq+0x180>)
 8006d82:	689b      	ldr	r3, [r3, #8]
 8006d84:	f003 030c 	and.w	r3, r3, #12
 8006d88:	2b08      	cmp	r3, #8
 8006d8a:	d00d      	beq.n	8006da8 <HAL_RCC_GetSysClockFreq+0x40>
 8006d8c:	2b08      	cmp	r3, #8
 8006d8e:	f200 80a1 	bhi.w	8006ed4 <HAL_RCC_GetSysClockFreq+0x16c>
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d002      	beq.n	8006d9c <HAL_RCC_GetSysClockFreq+0x34>
 8006d96:	2b04      	cmp	r3, #4
 8006d98:	d003      	beq.n	8006da2 <HAL_RCC_GetSysClockFreq+0x3a>
 8006d9a:	e09b      	b.n	8006ed4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006d9c:	4b53      	ldr	r3, [pc, #332]	@ (8006eec <HAL_RCC_GetSysClockFreq+0x184>)
 8006d9e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006da0:	e09b      	b.n	8006eda <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006da2:	4b53      	ldr	r3, [pc, #332]	@ (8006ef0 <HAL_RCC_GetSysClockFreq+0x188>)
 8006da4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006da6:	e098      	b.n	8006eda <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006da8:	4b4f      	ldr	r3, [pc, #316]	@ (8006ee8 <HAL_RCC_GetSysClockFreq+0x180>)
 8006daa:	685b      	ldr	r3, [r3, #4]
 8006dac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006db0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006db2:	4b4d      	ldr	r3, [pc, #308]	@ (8006ee8 <HAL_RCC_GetSysClockFreq+0x180>)
 8006db4:	685b      	ldr	r3, [r3, #4]
 8006db6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d028      	beq.n	8006e10 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006dbe:	4b4a      	ldr	r3, [pc, #296]	@ (8006ee8 <HAL_RCC_GetSysClockFreq+0x180>)
 8006dc0:	685b      	ldr	r3, [r3, #4]
 8006dc2:	099b      	lsrs	r3, r3, #6
 8006dc4:	2200      	movs	r2, #0
 8006dc6:	623b      	str	r3, [r7, #32]
 8006dc8:	627a      	str	r2, [r7, #36]	@ 0x24
 8006dca:	6a3b      	ldr	r3, [r7, #32]
 8006dcc:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8006dd0:	2100      	movs	r1, #0
 8006dd2:	4b47      	ldr	r3, [pc, #284]	@ (8006ef0 <HAL_RCC_GetSysClockFreq+0x188>)
 8006dd4:	fb03 f201 	mul.w	r2, r3, r1
 8006dd8:	2300      	movs	r3, #0
 8006dda:	fb00 f303 	mul.w	r3, r0, r3
 8006dde:	4413      	add	r3, r2
 8006de0:	4a43      	ldr	r2, [pc, #268]	@ (8006ef0 <HAL_RCC_GetSysClockFreq+0x188>)
 8006de2:	fba0 1202 	umull	r1, r2, r0, r2
 8006de6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006de8:	460a      	mov	r2, r1
 8006dea:	62ba      	str	r2, [r7, #40]	@ 0x28
 8006dec:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006dee:	4413      	add	r3, r2
 8006df0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006df2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006df4:	2200      	movs	r2, #0
 8006df6:	61bb      	str	r3, [r7, #24]
 8006df8:	61fa      	str	r2, [r7, #28]
 8006dfa:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006dfe:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8006e02:	f7f9 ff59 	bl	8000cb8 <__aeabi_uldivmod>
 8006e06:	4602      	mov	r2, r0
 8006e08:	460b      	mov	r3, r1
 8006e0a:	4613      	mov	r3, r2
 8006e0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006e0e:	e053      	b.n	8006eb8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006e10:	4b35      	ldr	r3, [pc, #212]	@ (8006ee8 <HAL_RCC_GetSysClockFreq+0x180>)
 8006e12:	685b      	ldr	r3, [r3, #4]
 8006e14:	099b      	lsrs	r3, r3, #6
 8006e16:	2200      	movs	r2, #0
 8006e18:	613b      	str	r3, [r7, #16]
 8006e1a:	617a      	str	r2, [r7, #20]
 8006e1c:	693b      	ldr	r3, [r7, #16]
 8006e1e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8006e22:	f04f 0b00 	mov.w	fp, #0
 8006e26:	4652      	mov	r2, sl
 8006e28:	465b      	mov	r3, fp
 8006e2a:	f04f 0000 	mov.w	r0, #0
 8006e2e:	f04f 0100 	mov.w	r1, #0
 8006e32:	0159      	lsls	r1, r3, #5
 8006e34:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006e38:	0150      	lsls	r0, r2, #5
 8006e3a:	4602      	mov	r2, r0
 8006e3c:	460b      	mov	r3, r1
 8006e3e:	ebb2 080a 	subs.w	r8, r2, sl
 8006e42:	eb63 090b 	sbc.w	r9, r3, fp
 8006e46:	f04f 0200 	mov.w	r2, #0
 8006e4a:	f04f 0300 	mov.w	r3, #0
 8006e4e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8006e52:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8006e56:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8006e5a:	ebb2 0408 	subs.w	r4, r2, r8
 8006e5e:	eb63 0509 	sbc.w	r5, r3, r9
 8006e62:	f04f 0200 	mov.w	r2, #0
 8006e66:	f04f 0300 	mov.w	r3, #0
 8006e6a:	00eb      	lsls	r3, r5, #3
 8006e6c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006e70:	00e2      	lsls	r2, r4, #3
 8006e72:	4614      	mov	r4, r2
 8006e74:	461d      	mov	r5, r3
 8006e76:	eb14 030a 	adds.w	r3, r4, sl
 8006e7a:	603b      	str	r3, [r7, #0]
 8006e7c:	eb45 030b 	adc.w	r3, r5, fp
 8006e80:	607b      	str	r3, [r7, #4]
 8006e82:	f04f 0200 	mov.w	r2, #0
 8006e86:	f04f 0300 	mov.w	r3, #0
 8006e8a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006e8e:	4629      	mov	r1, r5
 8006e90:	028b      	lsls	r3, r1, #10
 8006e92:	4621      	mov	r1, r4
 8006e94:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006e98:	4621      	mov	r1, r4
 8006e9a:	028a      	lsls	r2, r1, #10
 8006e9c:	4610      	mov	r0, r2
 8006e9e:	4619      	mov	r1, r3
 8006ea0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ea2:	2200      	movs	r2, #0
 8006ea4:	60bb      	str	r3, [r7, #8]
 8006ea6:	60fa      	str	r2, [r7, #12]
 8006ea8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006eac:	f7f9 ff04 	bl	8000cb8 <__aeabi_uldivmod>
 8006eb0:	4602      	mov	r2, r0
 8006eb2:	460b      	mov	r3, r1
 8006eb4:	4613      	mov	r3, r2
 8006eb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006eb8:	4b0b      	ldr	r3, [pc, #44]	@ (8006ee8 <HAL_RCC_GetSysClockFreq+0x180>)
 8006eba:	685b      	ldr	r3, [r3, #4]
 8006ebc:	0c1b      	lsrs	r3, r3, #16
 8006ebe:	f003 0303 	and.w	r3, r3, #3
 8006ec2:	3301      	adds	r3, #1
 8006ec4:	005b      	lsls	r3, r3, #1
 8006ec6:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8006ec8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006eca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ecc:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ed0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006ed2:	e002      	b.n	8006eda <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006ed4:	4b05      	ldr	r3, [pc, #20]	@ (8006eec <HAL_RCC_GetSysClockFreq+0x184>)
 8006ed6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006ed8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006eda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8006edc:	4618      	mov	r0, r3
 8006ede:	3740      	adds	r7, #64	@ 0x40
 8006ee0:	46bd      	mov	sp, r7
 8006ee2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006ee6:	bf00      	nop
 8006ee8:	40023800 	.word	0x40023800
 8006eec:	00f42400 	.word	0x00f42400
 8006ef0:	017d7840 	.word	0x017d7840

08006ef4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006ef4:	b480      	push	{r7}
 8006ef6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006ef8:	4b03      	ldr	r3, [pc, #12]	@ (8006f08 <HAL_RCC_GetHCLKFreq+0x14>)
 8006efa:	681b      	ldr	r3, [r3, #0]
}
 8006efc:	4618      	mov	r0, r3
 8006efe:	46bd      	mov	sp, r7
 8006f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f04:	4770      	bx	lr
 8006f06:	bf00      	nop
 8006f08:	20000080 	.word	0x20000080

08006f0c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006f0c:	b580      	push	{r7, lr}
 8006f0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006f10:	f7ff fff0 	bl	8006ef4 <HAL_RCC_GetHCLKFreq>
 8006f14:	4602      	mov	r2, r0
 8006f16:	4b05      	ldr	r3, [pc, #20]	@ (8006f2c <HAL_RCC_GetPCLK2Freq+0x20>)
 8006f18:	689b      	ldr	r3, [r3, #8]
 8006f1a:	0b5b      	lsrs	r3, r3, #13
 8006f1c:	f003 0307 	and.w	r3, r3, #7
 8006f20:	4903      	ldr	r1, [pc, #12]	@ (8006f30 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006f22:	5ccb      	ldrb	r3, [r1, r3]
 8006f24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006f28:	4618      	mov	r0, r3
 8006f2a:	bd80      	pop	{r7, pc}
 8006f2c:	40023800 	.word	0x40023800
 8006f30:	0800f2a8 	.word	0x0800f2a8

08006f34 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006f34:	b480      	push	{r7}
 8006f36:	b083      	sub	sp, #12
 8006f38:	af00      	add	r7, sp, #0
 8006f3a:	6078      	str	r0, [r7, #4]
 8006f3c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	220f      	movs	r2, #15
 8006f42:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006f44:	4b12      	ldr	r3, [pc, #72]	@ (8006f90 <HAL_RCC_GetClockConfig+0x5c>)
 8006f46:	689b      	ldr	r3, [r3, #8]
 8006f48:	f003 0203 	and.w	r2, r3, #3
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8006f50:	4b0f      	ldr	r3, [pc, #60]	@ (8006f90 <HAL_RCC_GetClockConfig+0x5c>)
 8006f52:	689b      	ldr	r3, [r3, #8]
 8006f54:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8006f5c:	4b0c      	ldr	r3, [pc, #48]	@ (8006f90 <HAL_RCC_GetClockConfig+0x5c>)
 8006f5e:	689b      	ldr	r3, [r3, #8]
 8006f60:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8006f68:	4b09      	ldr	r3, [pc, #36]	@ (8006f90 <HAL_RCC_GetClockConfig+0x5c>)
 8006f6a:	689b      	ldr	r3, [r3, #8]
 8006f6c:	08db      	lsrs	r3, r3, #3
 8006f6e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006f76:	4b07      	ldr	r3, [pc, #28]	@ (8006f94 <HAL_RCC_GetClockConfig+0x60>)
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	f003 0207 	and.w	r2, r3, #7
 8006f7e:	683b      	ldr	r3, [r7, #0]
 8006f80:	601a      	str	r2, [r3, #0]
}
 8006f82:	bf00      	nop
 8006f84:	370c      	adds	r7, #12
 8006f86:	46bd      	mov	sp, r7
 8006f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f8c:	4770      	bx	lr
 8006f8e:	bf00      	nop
 8006f90:	40023800 	.word	0x40023800
 8006f94:	40023c00 	.word	0x40023c00

08006f98 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006f98:	b580      	push	{r7, lr}
 8006f9a:	b086      	sub	sp, #24
 8006f9c:	af00      	add	r7, sp, #0
 8006f9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006fa0:	2300      	movs	r3, #0
 8006fa2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8006fa4:	2300      	movs	r3, #0
 8006fa6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	f003 0301 	and.w	r3, r3, #1
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d105      	bne.n	8006fc0 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d038      	beq.n	8007032 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006fc0:	4b68      	ldr	r3, [pc, #416]	@ (8007164 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006fc2:	2200      	movs	r2, #0
 8006fc4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006fc6:	f7fd ff87 	bl	8004ed8 <HAL_GetTick>
 8006fca:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006fcc:	e008      	b.n	8006fe0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006fce:	f7fd ff83 	bl	8004ed8 <HAL_GetTick>
 8006fd2:	4602      	mov	r2, r0
 8006fd4:	697b      	ldr	r3, [r7, #20]
 8006fd6:	1ad3      	subs	r3, r2, r3
 8006fd8:	2b02      	cmp	r3, #2
 8006fda:	d901      	bls.n	8006fe0 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006fdc:	2303      	movs	r3, #3
 8006fde:	e0bd      	b.n	800715c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006fe0:	4b61      	ldr	r3, [pc, #388]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d1f0      	bne.n	8006fce <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN,
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	685a      	ldr	r2, [r3, #4]
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	689b      	ldr	r3, [r3, #8]
 8006ff4:	019b      	lsls	r3, r3, #6
 8006ff6:	431a      	orrs	r2, r3
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	68db      	ldr	r3, [r3, #12]
 8006ffc:	071b      	lsls	r3, r3, #28
 8006ffe:	495a      	ldr	r1, [pc, #360]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007000:	4313      	orrs	r3, r2
 8007002:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007006:	4b57      	ldr	r3, [pc, #348]	@ (8007164 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8007008:	2201      	movs	r2, #1
 800700a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800700c:	f7fd ff64 	bl	8004ed8 <HAL_GetTick>
 8007010:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007012:	e008      	b.n	8007026 <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007014:	f7fd ff60 	bl	8004ed8 <HAL_GetTick>
 8007018:	4602      	mov	r2, r0
 800701a:	697b      	ldr	r3, [r7, #20]
 800701c:	1ad3      	subs	r3, r2, r3
 800701e:	2b02      	cmp	r3, #2
 8007020:	d901      	bls.n	8007026 <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007022:	2303      	movs	r3, #3
 8007024:	e09a      	b.n	800715c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007026:	4b50      	ldr	r3, [pc, #320]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800702e:	2b00      	cmp	r3, #0
 8007030:	d0f0      	beq.n	8007014 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	f003 0302 	and.w	r3, r3, #2
 800703a:	2b00      	cmp	r3, #0
 800703c:	f000 8083 	beq.w	8007146 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007040:	2300      	movs	r3, #0
 8007042:	60fb      	str	r3, [r7, #12]
 8007044:	4b48      	ldr	r3, [pc, #288]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007046:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007048:	4a47      	ldr	r2, [pc, #284]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800704a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800704e:	6413      	str	r3, [r2, #64]	@ 0x40
 8007050:	4b45      	ldr	r3, [pc, #276]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007052:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007054:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007058:	60fb      	str	r3, [r7, #12]
 800705a:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800705c:	4b43      	ldr	r3, [pc, #268]	@ (800716c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	4a42      	ldr	r2, [pc, #264]	@ (800716c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007062:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007066:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007068:	f7fd ff36 	bl	8004ed8 <HAL_GetTick>
 800706c:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800706e:	e008      	b.n	8007082 <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007070:	f7fd ff32 	bl	8004ed8 <HAL_GetTick>
 8007074:	4602      	mov	r2, r0
 8007076:	697b      	ldr	r3, [r7, #20]
 8007078:	1ad3      	subs	r3, r2, r3
 800707a:	2b02      	cmp	r3, #2
 800707c:	d901      	bls.n	8007082 <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 800707e:	2303      	movs	r3, #3
 8007080:	e06c      	b.n	800715c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8007082:	4b3a      	ldr	r3, [pc, #232]	@ (800716c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800708a:	2b00      	cmp	r3, #0
 800708c:	d0f0      	beq.n	8007070 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800708e:	4b36      	ldr	r3, [pc, #216]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007090:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007092:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007096:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007098:	693b      	ldr	r3, [r7, #16]
 800709a:	2b00      	cmp	r3, #0
 800709c:	d02f      	beq.n	80070fe <HAL_RCCEx_PeriphCLKConfig+0x166>
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	691b      	ldr	r3, [r3, #16]
 80070a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80070a6:	693a      	ldr	r2, [r7, #16]
 80070a8:	429a      	cmp	r2, r3
 80070aa:	d028      	beq.n	80070fe <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80070ac:	4b2e      	ldr	r3, [pc, #184]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80070ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80070b0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80070b4:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80070b6:	4b2e      	ldr	r3, [pc, #184]	@ (8007170 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80070b8:	2201      	movs	r2, #1
 80070ba:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80070bc:	4b2c      	ldr	r3, [pc, #176]	@ (8007170 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80070be:	2200      	movs	r2, #0
 80070c0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80070c2:	4a29      	ldr	r2, [pc, #164]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80070c4:	693b      	ldr	r3, [r7, #16]
 80070c6:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80070c8:	4b27      	ldr	r3, [pc, #156]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80070ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80070cc:	f003 0301 	and.w	r3, r3, #1
 80070d0:	2b01      	cmp	r3, #1
 80070d2:	d114      	bne.n	80070fe <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80070d4:	f7fd ff00 	bl	8004ed8 <HAL_GetTick>
 80070d8:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80070da:	e00a      	b.n	80070f2 <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80070dc:	f7fd fefc 	bl	8004ed8 <HAL_GetTick>
 80070e0:	4602      	mov	r2, r0
 80070e2:	697b      	ldr	r3, [r7, #20]
 80070e4:	1ad3      	subs	r3, r2, r3
 80070e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80070ea:	4293      	cmp	r3, r2
 80070ec:	d901      	bls.n	80070f2 <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 80070ee:	2303      	movs	r3, #3
 80070f0:	e034      	b.n	800715c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80070f2:	4b1d      	ldr	r3, [pc, #116]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80070f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80070f6:	f003 0302 	and.w	r3, r3, #2
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d0ee      	beq.n	80070dc <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	691b      	ldr	r3, [r3, #16]
 8007102:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007106:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800710a:	d10d      	bne.n	8007128 <HAL_RCCEx_PeriphCLKConfig+0x190>
 800710c:	4b16      	ldr	r3, [pc, #88]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800710e:	689b      	ldr	r3, [r3, #8]
 8007110:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	691b      	ldr	r3, [r3, #16]
 8007118:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800711c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007120:	4911      	ldr	r1, [pc, #68]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007122:	4313      	orrs	r3, r2
 8007124:	608b      	str	r3, [r1, #8]
 8007126:	e005      	b.n	8007134 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8007128:	4b0f      	ldr	r3, [pc, #60]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800712a:	689b      	ldr	r3, [r3, #8]
 800712c:	4a0e      	ldr	r2, [pc, #56]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800712e:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8007132:	6093      	str	r3, [r2, #8]
 8007134:	4b0c      	ldr	r3, [pc, #48]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007136:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	691b      	ldr	r3, [r3, #16]
 800713c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007140:	4909      	ldr	r1, [pc, #36]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007142:	4313      	orrs	r3, r2
 8007144:	670b      	str	r3, [r1, #112]	@ 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	f003 0308 	and.w	r3, r3, #8
 800714e:	2b00      	cmp	r3, #0
 8007150:	d003      	beq.n	800715a <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	7d1a      	ldrb	r2, [r3, #20]
 8007156:	4b07      	ldr	r3, [pc, #28]	@ (8007174 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8007158:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800715a:	2300      	movs	r3, #0
}
 800715c:	4618      	mov	r0, r3
 800715e:	3718      	adds	r7, #24
 8007160:	46bd      	mov	sp, r7
 8007162:	bd80      	pop	{r7, pc}
 8007164:	42470068 	.word	0x42470068
 8007168:	40023800 	.word	0x40023800
 800716c:	40007000 	.word	0x40007000
 8007170:	42470e40 	.word	0x42470e40
 8007174:	424711e0 	.word	0x424711e0

08007178 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8007178:	b480      	push	{r7}
 800717a:	b087      	sub	sp, #28
 800717c:	af00      	add	r7, sp, #0
 800717e:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8007180:	2300      	movs	r3, #0
 8007182:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8007184:	2300      	movs	r3, #0
 8007186:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8007188:	2300      	movs	r3, #0
 800718a:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 800718c:	2300      	movs	r3, #0
 800718e:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	2b01      	cmp	r3, #1
 8007194:	d141      	bne.n	800721a <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8007196:	4b25      	ldr	r3, [pc, #148]	@ (800722c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8007198:	689b      	ldr	r3, [r3, #8]
 800719a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800719e:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d006      	beq.n	80071b4 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80071ac:	d131      	bne.n	8007212 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 80071ae:	4b20      	ldr	r3, [pc, #128]	@ (8007230 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 80071b0:	617b      	str	r3, [r7, #20]
          break;
 80071b2:	e031      	b.n	8007218 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
        case RCC_I2SCLKSOURCE_PLLI2S:
        {
#if defined(STM32F411xE)
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80071b4:	4b1d      	ldr	r3, [pc, #116]	@ (800722c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80071b6:	685b      	ldr	r3, [r3, #4]
 80071b8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80071bc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80071c0:	d109      	bne.n	80071d6 <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 80071c2:	4b1a      	ldr	r3, [pc, #104]	@ (800722c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80071c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80071c8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80071cc:	4a19      	ldr	r2, [pc, #100]	@ (8007234 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 80071ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80071d2:	613b      	str	r3, [r7, #16]
 80071d4:	e008      	b.n	80071e8 <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 80071d6:	4b15      	ldr	r3, [pc, #84]	@ (800722c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80071d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80071dc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80071e0:	4a15      	ldr	r2, [pc, #84]	@ (8007238 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>)
 80071e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80071e6:	613b      	str	r3, [r7, #16]
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80071e8:	4b10      	ldr	r3, [pc, #64]	@ (800722c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80071ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80071ee:	099b      	lsrs	r3, r3, #6
 80071f0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80071f4:	693b      	ldr	r3, [r7, #16]
 80071f6:	fb02 f303 	mul.w	r3, r2, r3
 80071fa:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80071fc:	4b0b      	ldr	r3, [pc, #44]	@ (800722c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80071fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007202:	0f1b      	lsrs	r3, r3, #28
 8007204:	f003 0307 	and.w	r3, r3, #7
 8007208:	68ba      	ldr	r2, [r7, #8]
 800720a:	fbb2 f3f3 	udiv	r3, r2, r3
 800720e:	617b      	str	r3, [r7, #20]
          break;
 8007210:	e002      	b.n	8007218 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8007212:	2300      	movs	r3, #0
 8007214:	617b      	str	r3, [r7, #20]
          break;
 8007216:	bf00      	nop
        }
      }
      break;
 8007218:	e000      	b.n	800721c <HAL_RCCEx_GetPeriphCLKFreq+0xa4>
    }
    default:
    {
      break;
 800721a:	bf00      	nop
    }
  }
  return frequency;
 800721c:	697b      	ldr	r3, [r7, #20]
}
 800721e:	4618      	mov	r0, r3
 8007220:	371c      	adds	r7, #28
 8007222:	46bd      	mov	sp, r7
 8007224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007228:	4770      	bx	lr
 800722a:	bf00      	nop
 800722c:	40023800 	.word	0x40023800
 8007230:	00bb8000 	.word	0x00bb8000
 8007234:	017d7840 	.word	0x017d7840
 8007238:	00f42400 	.word	0x00f42400

0800723c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800723c:	b580      	push	{r7, lr}
 800723e:	b082      	sub	sp, #8
 8007240:	af00      	add	r7, sp, #0
 8007242:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	2b00      	cmp	r3, #0
 8007248:	d101      	bne.n	800724e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800724a:	2301      	movs	r3, #1
 800724c:	e07b      	b.n	8007346 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007252:	2b00      	cmp	r3, #0
 8007254:	d108      	bne.n	8007268 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	685b      	ldr	r3, [r3, #4]
 800725a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800725e:	d009      	beq.n	8007274 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	2200      	movs	r2, #0
 8007264:	61da      	str	r2, [r3, #28]
 8007266:	e005      	b.n	8007274 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	2200      	movs	r2, #0
 800726c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	2200      	movs	r2, #0
 8007272:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	2200      	movs	r2, #0
 8007278:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007280:	b2db      	uxtb	r3, r3
 8007282:	2b00      	cmp	r3, #0
 8007284:	d106      	bne.n	8007294 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	2200      	movs	r2, #0
 800728a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800728e:	6878      	ldr	r0, [r7, #4]
 8007290:	f7fc fbee 	bl	8003a70 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	2202      	movs	r2, #2
 8007298:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	681a      	ldr	r2, [r3, #0]
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80072aa:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	685b      	ldr	r3, [r3, #4]
 80072b0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	689b      	ldr	r3, [r3, #8]
 80072b8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80072bc:	431a      	orrs	r2, r3
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	68db      	ldr	r3, [r3, #12]
 80072c2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80072c6:	431a      	orrs	r2, r3
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	691b      	ldr	r3, [r3, #16]
 80072cc:	f003 0302 	and.w	r3, r3, #2
 80072d0:	431a      	orrs	r2, r3
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	695b      	ldr	r3, [r3, #20]
 80072d6:	f003 0301 	and.w	r3, r3, #1
 80072da:	431a      	orrs	r2, r3
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	699b      	ldr	r3, [r3, #24]
 80072e0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80072e4:	431a      	orrs	r2, r3
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	69db      	ldr	r3, [r3, #28]
 80072ea:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80072ee:	431a      	orrs	r2, r3
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	6a1b      	ldr	r3, [r3, #32]
 80072f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80072f8:	ea42 0103 	orr.w	r1, r2, r3
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007300:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	430a      	orrs	r2, r1
 800730a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	699b      	ldr	r3, [r3, #24]
 8007310:	0c1b      	lsrs	r3, r3, #16
 8007312:	f003 0104 	and.w	r1, r3, #4
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800731a:	f003 0210 	and.w	r2, r3, #16
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	430a      	orrs	r2, r1
 8007324:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	69da      	ldr	r2, [r3, #28]
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007334:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	2200      	movs	r2, #0
 800733a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	2201      	movs	r2, #1
 8007340:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8007344:	2300      	movs	r3, #0
}
 8007346:	4618      	mov	r0, r3
 8007348:	3708      	adds	r7, #8
 800734a:	46bd      	mov	sp, r7
 800734c:	bd80      	pop	{r7, pc}

0800734e <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800734e:	b580      	push	{r7, lr}
 8007350:	b088      	sub	sp, #32
 8007352:	af00      	add	r7, sp, #0
 8007354:	60f8      	str	r0, [r7, #12]
 8007356:	60b9      	str	r1, [r7, #8]
 8007358:	603b      	str	r3, [r7, #0]
 800735a:	4613      	mov	r3, r2
 800735c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800735e:	f7fd fdbb 	bl	8004ed8 <HAL_GetTick>
 8007362:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8007364:	88fb      	ldrh	r3, [r7, #6]
 8007366:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800736e:	b2db      	uxtb	r3, r3
 8007370:	2b01      	cmp	r3, #1
 8007372:	d001      	beq.n	8007378 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8007374:	2302      	movs	r3, #2
 8007376:	e12a      	b.n	80075ce <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8007378:	68bb      	ldr	r3, [r7, #8]
 800737a:	2b00      	cmp	r3, #0
 800737c:	d002      	beq.n	8007384 <HAL_SPI_Transmit+0x36>
 800737e:	88fb      	ldrh	r3, [r7, #6]
 8007380:	2b00      	cmp	r3, #0
 8007382:	d101      	bne.n	8007388 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8007384:	2301      	movs	r3, #1
 8007386:	e122      	b.n	80075ce <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800738e:	2b01      	cmp	r3, #1
 8007390:	d101      	bne.n	8007396 <HAL_SPI_Transmit+0x48>
 8007392:	2302      	movs	r3, #2
 8007394:	e11b      	b.n	80075ce <HAL_SPI_Transmit+0x280>
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	2201      	movs	r2, #1
 800739a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	2203      	movs	r2, #3
 80073a2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	2200      	movs	r2, #0
 80073aa:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	68ba      	ldr	r2, [r7, #8]
 80073b0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	88fa      	ldrh	r2, [r7, #6]
 80073b6:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	88fa      	ldrh	r2, [r7, #6]
 80073bc:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	2200      	movs	r2, #0
 80073c2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	2200      	movs	r2, #0
 80073c8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	2200      	movs	r2, #0
 80073ce:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	2200      	movs	r2, #0
 80073d4:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	2200      	movs	r2, #0
 80073da:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	689b      	ldr	r3, [r3, #8]
 80073e0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80073e4:	d10f      	bne.n	8007406 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	681a      	ldr	r2, [r3, #0]
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80073f4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	681a      	ldr	r2, [r3, #0]
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007404:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007410:	2b40      	cmp	r3, #64	@ 0x40
 8007412:	d007      	beq.n	8007424 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	681a      	ldr	r2, [r3, #0]
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007422:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	68db      	ldr	r3, [r3, #12]
 8007428:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800742c:	d152      	bne.n	80074d4 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	685b      	ldr	r3, [r3, #4]
 8007432:	2b00      	cmp	r3, #0
 8007434:	d002      	beq.n	800743c <HAL_SPI_Transmit+0xee>
 8007436:	8b7b      	ldrh	r3, [r7, #26]
 8007438:	2b01      	cmp	r3, #1
 800743a:	d145      	bne.n	80074c8 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007440:	881a      	ldrh	r2, [r3, #0]
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800744c:	1c9a      	adds	r2, r3, #2
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007456:	b29b      	uxth	r3, r3
 8007458:	3b01      	subs	r3, #1
 800745a:	b29a      	uxth	r2, r3
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007460:	e032      	b.n	80074c8 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	689b      	ldr	r3, [r3, #8]
 8007468:	f003 0302 	and.w	r3, r3, #2
 800746c:	2b02      	cmp	r3, #2
 800746e:	d112      	bne.n	8007496 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007474:	881a      	ldrh	r2, [r3, #0]
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007480:	1c9a      	adds	r2, r3, #2
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800748a:	b29b      	uxth	r3, r3
 800748c:	3b01      	subs	r3, #1
 800748e:	b29a      	uxth	r2, r3
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	86da      	strh	r2, [r3, #54]	@ 0x36
 8007494:	e018      	b.n	80074c8 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007496:	f7fd fd1f 	bl	8004ed8 <HAL_GetTick>
 800749a:	4602      	mov	r2, r0
 800749c:	69fb      	ldr	r3, [r7, #28]
 800749e:	1ad3      	subs	r3, r2, r3
 80074a0:	683a      	ldr	r2, [r7, #0]
 80074a2:	429a      	cmp	r2, r3
 80074a4:	d803      	bhi.n	80074ae <HAL_SPI_Transmit+0x160>
 80074a6:	683b      	ldr	r3, [r7, #0]
 80074a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074ac:	d102      	bne.n	80074b4 <HAL_SPI_Transmit+0x166>
 80074ae:	683b      	ldr	r3, [r7, #0]
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d109      	bne.n	80074c8 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	2201      	movs	r2, #1
 80074b8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	2200      	movs	r2, #0
 80074c0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80074c4:	2303      	movs	r3, #3
 80074c6:	e082      	b.n	80075ce <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80074cc:	b29b      	uxth	r3, r3
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d1c7      	bne.n	8007462 <HAL_SPI_Transmit+0x114>
 80074d2:	e053      	b.n	800757c <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	685b      	ldr	r3, [r3, #4]
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d002      	beq.n	80074e2 <HAL_SPI_Transmit+0x194>
 80074dc:	8b7b      	ldrh	r3, [r7, #26]
 80074de:	2b01      	cmp	r3, #1
 80074e0:	d147      	bne.n	8007572 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	330c      	adds	r3, #12
 80074ec:	7812      	ldrb	r2, [r2, #0]
 80074ee:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074f4:	1c5a      	adds	r2, r3, #1
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80074fe:	b29b      	uxth	r3, r3
 8007500:	3b01      	subs	r3, #1
 8007502:	b29a      	uxth	r2, r3
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8007508:	e033      	b.n	8007572 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	689b      	ldr	r3, [r3, #8]
 8007510:	f003 0302 	and.w	r3, r3, #2
 8007514:	2b02      	cmp	r3, #2
 8007516:	d113      	bne.n	8007540 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	330c      	adds	r3, #12
 8007522:	7812      	ldrb	r2, [r2, #0]
 8007524:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800752a:	1c5a      	adds	r2, r3, #1
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007534:	b29b      	uxth	r3, r3
 8007536:	3b01      	subs	r3, #1
 8007538:	b29a      	uxth	r2, r3
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	86da      	strh	r2, [r3, #54]	@ 0x36
 800753e:	e018      	b.n	8007572 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007540:	f7fd fcca 	bl	8004ed8 <HAL_GetTick>
 8007544:	4602      	mov	r2, r0
 8007546:	69fb      	ldr	r3, [r7, #28]
 8007548:	1ad3      	subs	r3, r2, r3
 800754a:	683a      	ldr	r2, [r7, #0]
 800754c:	429a      	cmp	r2, r3
 800754e:	d803      	bhi.n	8007558 <HAL_SPI_Transmit+0x20a>
 8007550:	683b      	ldr	r3, [r7, #0]
 8007552:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007556:	d102      	bne.n	800755e <HAL_SPI_Transmit+0x210>
 8007558:	683b      	ldr	r3, [r7, #0]
 800755a:	2b00      	cmp	r3, #0
 800755c:	d109      	bne.n	8007572 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	2201      	movs	r2, #1
 8007562:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	2200      	movs	r2, #0
 800756a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800756e:	2303      	movs	r3, #3
 8007570:	e02d      	b.n	80075ce <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007576:	b29b      	uxth	r3, r3
 8007578:	2b00      	cmp	r3, #0
 800757a:	d1c6      	bne.n	800750a <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800757c:	69fa      	ldr	r2, [r7, #28]
 800757e:	6839      	ldr	r1, [r7, #0]
 8007580:	68f8      	ldr	r0, [r7, #12]
 8007582:	f000 fa03 	bl	800798c <SPI_EndRxTxTransaction>
 8007586:	4603      	mov	r3, r0
 8007588:	2b00      	cmp	r3, #0
 800758a:	d002      	beq.n	8007592 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	2220      	movs	r2, #32
 8007590:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	689b      	ldr	r3, [r3, #8]
 8007596:	2b00      	cmp	r3, #0
 8007598:	d10a      	bne.n	80075b0 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800759a:	2300      	movs	r3, #0
 800759c:	617b      	str	r3, [r7, #20]
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	68db      	ldr	r3, [r3, #12]
 80075a4:	617b      	str	r3, [r7, #20]
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	689b      	ldr	r3, [r3, #8]
 80075ac:	617b      	str	r3, [r7, #20]
 80075ae:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	2201      	movs	r2, #1
 80075b4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	2200      	movs	r2, #0
 80075bc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d001      	beq.n	80075cc <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80075c8:	2301      	movs	r3, #1
 80075ca:	e000      	b.n	80075ce <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80075cc:	2300      	movs	r3, #0
  }
}
 80075ce:	4618      	mov	r0, r3
 80075d0:	3720      	adds	r7, #32
 80075d2:	46bd      	mov	sp, r7
 80075d4:	bd80      	pop	{r7, pc}
	...

080075d8 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer  (u8 or u16 data elements)
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 80075d8:	b580      	push	{r7, lr}
 80075da:	b084      	sub	sp, #16
 80075dc:	af00      	add	r7, sp, #0
 80075de:	60f8      	str	r0, [r7, #12]
 80075e0:	60b9      	str	r1, [r7, #8]
 80075e2:	4613      	mov	r3, r2
 80075e4:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80075ec:	b2db      	uxtb	r3, r3
 80075ee:	2b01      	cmp	r3, #1
 80075f0:	d001      	beq.n	80075f6 <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 80075f2:	2302      	movs	r3, #2
 80075f4:	e097      	b.n	8007726 <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 80075f6:	68bb      	ldr	r3, [r7, #8]
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d002      	beq.n	8007602 <HAL_SPI_Transmit_DMA+0x2a>
 80075fc:	88fb      	ldrh	r3, [r7, #6]
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d101      	bne.n	8007606 <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 8007602:	2301      	movs	r3, #1
 8007604:	e08f      	b.n	8007726 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800760c:	2b01      	cmp	r3, #1
 800760e:	d101      	bne.n	8007614 <HAL_SPI_Transmit_DMA+0x3c>
 8007610:	2302      	movs	r3, #2
 8007612:	e088      	b.n	8007726 <HAL_SPI_Transmit_DMA+0x14e>
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	2201      	movs	r2, #1
 8007618:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	2203      	movs	r2, #3
 8007620:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	2200      	movs	r2, #0
 8007628:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	68ba      	ldr	r2, [r7, #8]
 800762e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	88fa      	ldrh	r2, [r7, #6]
 8007634:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	88fa      	ldrh	r2, [r7, #6]
 800763a:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	2200      	movs	r2, #0
 8007640:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	2200      	movs	r2, #0
 8007646:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	2200      	movs	r2, #0
 800764c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	2200      	movs	r2, #0
 8007652:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	2200      	movs	r2, #0
 8007658:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	689b      	ldr	r3, [r3, #8]
 800765e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007662:	d10f      	bne.n	8007684 <HAL_SPI_Transmit_DMA+0xac>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	681a      	ldr	r2, [r3, #0]
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007672:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	681a      	ldr	r2, [r3, #0]
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007682:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007688:	4a29      	ldr	r2, [pc, #164]	@ (8007730 <HAL_SPI_Transmit_DMA+0x158>)
 800768a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007690:	4a28      	ldr	r2, [pc, #160]	@ (8007734 <HAL_SPI_Transmit_DMA+0x15c>)
 8007692:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007698:	4a27      	ldr	r2, [pc, #156]	@ (8007738 <HAL_SPI_Transmit_DMA+0x160>)
 800769a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80076a0:	2200      	movs	r2, #0
 80076a2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076ac:	4619      	mov	r1, r3
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	330c      	adds	r3, #12
 80076b4:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80076ba:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80076bc:	f7fd fdcc 	bl	8005258 <HAL_DMA_Start_IT>
 80076c0:	4603      	mov	r3, r0
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d00b      	beq.n	80076de <HAL_SPI_Transmit_DMA+0x106>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80076ca:	f043 0210 	orr.w	r2, r3, #16
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	2200      	movs	r2, #0
 80076d6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80076da:	2301      	movs	r3, #1
 80076dc:	e023      	b.n	8007726 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80076e8:	2b40      	cmp	r3, #64	@ 0x40
 80076ea:	d007      	beq.n	80076fc <HAL_SPI_Transmit_DMA+0x124>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	681a      	ldr	r2, [r3, #0]
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80076fa:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	2200      	movs	r2, #0
 8007700:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	685a      	ldr	r2, [r3, #4]
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	f042 0220 	orr.w	r2, r2, #32
 8007712:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	685a      	ldr	r2, [r3, #4]
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	f042 0202 	orr.w	r2, r2, #2
 8007722:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8007724:	2300      	movs	r3, #0
}
 8007726:	4618      	mov	r0, r3
 8007728:	3710      	adds	r7, #16
 800772a:	46bd      	mov	sp, r7
 800772c:	bd80      	pop	{r7, pc}
 800772e:	bf00      	nop
 8007730:	08007821 	.word	0x08007821
 8007734:	08007779 	.word	0x08007779
 8007738:	0800783d 	.word	0x0800783d

0800773c <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800773c:	b480      	push	{r7}
 800773e:	b083      	sub	sp, #12
 8007740:	af00      	add	r7, sp, #0
 8007742:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8007744:	bf00      	nop
 8007746:	370c      	adds	r7, #12
 8007748:	46bd      	mov	sp, r7
 800774a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800774e:	4770      	bx	lr

08007750 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8007750:	b480      	push	{r7}
 8007752:	b083      	sub	sp, #12
 8007754:	af00      	add	r7, sp, #0
 8007756:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8007758:	bf00      	nop
 800775a:	370c      	adds	r7, #12
 800775c:	46bd      	mov	sp, r7
 800775e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007762:	4770      	bx	lr

08007764 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8007764:	b480      	push	{r7}
 8007766:	b083      	sub	sp, #12
 8007768:	af00      	add	r7, sp, #0
 800776a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800776c:	bf00      	nop
 800776e:	370c      	adds	r7, #12
 8007770:	46bd      	mov	sp, r7
 8007772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007776:	4770      	bx	lr

08007778 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007778:	b580      	push	{r7, lr}
 800777a:	b086      	sub	sp, #24
 800777c:	af00      	add	r7, sp, #0
 800777e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007784:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007786:	f7fd fba7 	bl	8004ed8 <HAL_GetTick>
 800778a:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007796:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800779a:	d03b      	beq.n	8007814 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800779c:	697b      	ldr	r3, [r7, #20]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	685a      	ldr	r2, [r3, #4]
 80077a2:	697b      	ldr	r3, [r7, #20]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	f022 0220 	bic.w	r2, r2, #32
 80077aa:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80077ac:	697b      	ldr	r3, [r7, #20]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	685a      	ldr	r2, [r3, #4]
 80077b2:	697b      	ldr	r3, [r7, #20]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	f022 0202 	bic.w	r2, r2, #2
 80077ba:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80077bc:	693a      	ldr	r2, [r7, #16]
 80077be:	2164      	movs	r1, #100	@ 0x64
 80077c0:	6978      	ldr	r0, [r7, #20]
 80077c2:	f000 f8e3 	bl	800798c <SPI_EndRxTxTransaction>
 80077c6:	4603      	mov	r3, r0
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d005      	beq.n	80077d8 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80077cc:	697b      	ldr	r3, [r7, #20]
 80077ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80077d0:	f043 0220 	orr.w	r2, r3, #32
 80077d4:	697b      	ldr	r3, [r7, #20]
 80077d6:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80077d8:	697b      	ldr	r3, [r7, #20]
 80077da:	689b      	ldr	r3, [r3, #8]
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d10a      	bne.n	80077f6 <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80077e0:	2300      	movs	r3, #0
 80077e2:	60fb      	str	r3, [r7, #12]
 80077e4:	697b      	ldr	r3, [r7, #20]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	68db      	ldr	r3, [r3, #12]
 80077ea:	60fb      	str	r3, [r7, #12]
 80077ec:	697b      	ldr	r3, [r7, #20]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	689b      	ldr	r3, [r3, #8]
 80077f2:	60fb      	str	r3, [r7, #12]
 80077f4:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 80077f6:	697b      	ldr	r3, [r7, #20]
 80077f8:	2200      	movs	r2, #0
 80077fa:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 80077fc:	697b      	ldr	r3, [r7, #20]
 80077fe:	2201      	movs	r2, #1
 8007800:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007804:	697b      	ldr	r3, [r7, #20]
 8007806:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007808:	2b00      	cmp	r3, #0
 800780a:	d003      	beq.n	8007814 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800780c:	6978      	ldr	r0, [r7, #20]
 800780e:	f7ff ffa9 	bl	8007764 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8007812:	e002      	b.n	800781a <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8007814:	6978      	ldr	r0, [r7, #20]
 8007816:	f7ff ff91 	bl	800773c <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800781a:	3718      	adds	r7, #24
 800781c:	46bd      	mov	sp, r7
 800781e:	bd80      	pop	{r7, pc}

08007820 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007820:	b580      	push	{r7, lr}
 8007822:	b084      	sub	sp, #16
 8007824:	af00      	add	r7, sp, #0
 8007826:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800782c:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 800782e:	68f8      	ldr	r0, [r7, #12]
 8007830:	f7ff ff8e 	bl	8007750 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007834:	bf00      	nop
 8007836:	3710      	adds	r7, #16
 8007838:	46bd      	mov	sp, r7
 800783a:	bd80      	pop	{r7, pc}

0800783c <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800783c:	b580      	push	{r7, lr}
 800783e:	b084      	sub	sp, #16
 8007840:	af00      	add	r7, sp, #0
 8007842:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007848:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	685a      	ldr	r2, [r3, #4]
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	f022 0203 	bic.w	r2, r2, #3
 8007858:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800785e:	f043 0210 	orr.w	r2, r3, #16
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	2201      	movs	r2, #1
 800786a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800786e:	68f8      	ldr	r0, [r7, #12]
 8007870:	f7ff ff78 	bl	8007764 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007874:	bf00      	nop
 8007876:	3710      	adds	r7, #16
 8007878:	46bd      	mov	sp, r7
 800787a:	bd80      	pop	{r7, pc}

0800787c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800787c:	b580      	push	{r7, lr}
 800787e:	b088      	sub	sp, #32
 8007880:	af00      	add	r7, sp, #0
 8007882:	60f8      	str	r0, [r7, #12]
 8007884:	60b9      	str	r1, [r7, #8]
 8007886:	603b      	str	r3, [r7, #0]
 8007888:	4613      	mov	r3, r2
 800788a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800788c:	f7fd fb24 	bl	8004ed8 <HAL_GetTick>
 8007890:	4602      	mov	r2, r0
 8007892:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007894:	1a9b      	subs	r3, r3, r2
 8007896:	683a      	ldr	r2, [r7, #0]
 8007898:	4413      	add	r3, r2
 800789a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800789c:	f7fd fb1c 	bl	8004ed8 <HAL_GetTick>
 80078a0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80078a2:	4b39      	ldr	r3, [pc, #228]	@ (8007988 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	015b      	lsls	r3, r3, #5
 80078a8:	0d1b      	lsrs	r3, r3, #20
 80078aa:	69fa      	ldr	r2, [r7, #28]
 80078ac:	fb02 f303 	mul.w	r3, r2, r3
 80078b0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80078b2:	e055      	b.n	8007960 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80078b4:	683b      	ldr	r3, [r7, #0]
 80078b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078ba:	d051      	beq.n	8007960 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80078bc:	f7fd fb0c 	bl	8004ed8 <HAL_GetTick>
 80078c0:	4602      	mov	r2, r0
 80078c2:	69bb      	ldr	r3, [r7, #24]
 80078c4:	1ad3      	subs	r3, r2, r3
 80078c6:	69fa      	ldr	r2, [r7, #28]
 80078c8:	429a      	cmp	r2, r3
 80078ca:	d902      	bls.n	80078d2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80078cc:	69fb      	ldr	r3, [r7, #28]
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d13d      	bne.n	800794e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	685a      	ldr	r2, [r3, #4]
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80078e0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	685b      	ldr	r3, [r3, #4]
 80078e6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80078ea:	d111      	bne.n	8007910 <SPI_WaitFlagStateUntilTimeout+0x94>
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	689b      	ldr	r3, [r3, #8]
 80078f0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80078f4:	d004      	beq.n	8007900 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	689b      	ldr	r3, [r3, #8]
 80078fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80078fe:	d107      	bne.n	8007910 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	681a      	ldr	r2, [r3, #0]
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800790e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007914:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007918:	d10f      	bne.n	800793a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	681a      	ldr	r2, [r3, #0]
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007928:	601a      	str	r2, [r3, #0]
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	681a      	ldr	r2, [r3, #0]
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007938:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	2201      	movs	r2, #1
 800793e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	2200      	movs	r2, #0
 8007946:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800794a:	2303      	movs	r3, #3
 800794c:	e018      	b.n	8007980 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800794e:	697b      	ldr	r3, [r7, #20]
 8007950:	2b00      	cmp	r3, #0
 8007952:	d102      	bne.n	800795a <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8007954:	2300      	movs	r3, #0
 8007956:	61fb      	str	r3, [r7, #28]
 8007958:	e002      	b.n	8007960 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800795a:	697b      	ldr	r3, [r7, #20]
 800795c:	3b01      	subs	r3, #1
 800795e:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	689a      	ldr	r2, [r3, #8]
 8007966:	68bb      	ldr	r3, [r7, #8]
 8007968:	4013      	ands	r3, r2
 800796a:	68ba      	ldr	r2, [r7, #8]
 800796c:	429a      	cmp	r2, r3
 800796e:	bf0c      	ite	eq
 8007970:	2301      	moveq	r3, #1
 8007972:	2300      	movne	r3, #0
 8007974:	b2db      	uxtb	r3, r3
 8007976:	461a      	mov	r2, r3
 8007978:	79fb      	ldrb	r3, [r7, #7]
 800797a:	429a      	cmp	r2, r3
 800797c:	d19a      	bne.n	80078b4 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800797e:	2300      	movs	r3, #0
}
 8007980:	4618      	mov	r0, r3
 8007982:	3720      	adds	r7, #32
 8007984:	46bd      	mov	sp, r7
 8007986:	bd80      	pop	{r7, pc}
 8007988:	20000080 	.word	0x20000080

0800798c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800798c:	b580      	push	{r7, lr}
 800798e:	b088      	sub	sp, #32
 8007990:	af02      	add	r7, sp, #8
 8007992:	60f8      	str	r0, [r7, #12]
 8007994:	60b9      	str	r1, [r7, #8]
 8007996:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	9300      	str	r3, [sp, #0]
 800799c:	68bb      	ldr	r3, [r7, #8]
 800799e:	2201      	movs	r2, #1
 80079a0:	2102      	movs	r1, #2
 80079a2:	68f8      	ldr	r0, [r7, #12]
 80079a4:	f7ff ff6a 	bl	800787c <SPI_WaitFlagStateUntilTimeout>
 80079a8:	4603      	mov	r3, r0
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d007      	beq.n	80079be <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80079b2:	f043 0220 	orr.w	r2, r3, #32
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80079ba:	2303      	movs	r3, #3
 80079bc:	e032      	b.n	8007a24 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80079be:	4b1b      	ldr	r3, [pc, #108]	@ (8007a2c <SPI_EndRxTxTransaction+0xa0>)
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	4a1b      	ldr	r2, [pc, #108]	@ (8007a30 <SPI_EndRxTxTransaction+0xa4>)
 80079c4:	fba2 2303 	umull	r2, r3, r2, r3
 80079c8:	0d5b      	lsrs	r3, r3, #21
 80079ca:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80079ce:	fb02 f303 	mul.w	r3, r2, r3
 80079d2:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	685b      	ldr	r3, [r3, #4]
 80079d8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80079dc:	d112      	bne.n	8007a04 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	9300      	str	r3, [sp, #0]
 80079e2:	68bb      	ldr	r3, [r7, #8]
 80079e4:	2200      	movs	r2, #0
 80079e6:	2180      	movs	r1, #128	@ 0x80
 80079e8:	68f8      	ldr	r0, [r7, #12]
 80079ea:	f7ff ff47 	bl	800787c <SPI_WaitFlagStateUntilTimeout>
 80079ee:	4603      	mov	r3, r0
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d016      	beq.n	8007a22 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80079f8:	f043 0220 	orr.w	r2, r3, #32
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8007a00:	2303      	movs	r3, #3
 8007a02:	e00f      	b.n	8007a24 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007a04:	697b      	ldr	r3, [r7, #20]
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d00a      	beq.n	8007a20 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8007a0a:	697b      	ldr	r3, [r7, #20]
 8007a0c:	3b01      	subs	r3, #1
 8007a0e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	689b      	ldr	r3, [r3, #8]
 8007a16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a1a:	2b80      	cmp	r3, #128	@ 0x80
 8007a1c:	d0f2      	beq.n	8007a04 <SPI_EndRxTxTransaction+0x78>
 8007a1e:	e000      	b.n	8007a22 <SPI_EndRxTxTransaction+0x96>
        break;
 8007a20:	bf00      	nop
  }

  return HAL_OK;
 8007a22:	2300      	movs	r3, #0
}
 8007a24:	4618      	mov	r0, r3
 8007a26:	3718      	adds	r7, #24
 8007a28:	46bd      	mov	sp, r7
 8007a2a:	bd80      	pop	{r7, pc}
 8007a2c:	20000080 	.word	0x20000080
 8007a30:	165e9f81 	.word	0x165e9f81

08007a34 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007a34:	b580      	push	{r7, lr}
 8007a36:	b082      	sub	sp, #8
 8007a38:	af00      	add	r7, sp, #0
 8007a3a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d101      	bne.n	8007a46 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007a42:	2301      	movs	r3, #1
 8007a44:	e041      	b.n	8007aca <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007a4c:	b2db      	uxtb	r3, r3
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d106      	bne.n	8007a60 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	2200      	movs	r2, #0
 8007a56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007a5a:	6878      	ldr	r0, [r7, #4]
 8007a5c:	f000 f839 	bl	8007ad2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	2202      	movs	r2, #2
 8007a64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	681a      	ldr	r2, [r3, #0]
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	3304      	adds	r3, #4
 8007a70:	4619      	mov	r1, r3
 8007a72:	4610      	mov	r0, r2
 8007a74:	f000 fae6 	bl	8008044 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	2201      	movs	r2, #1
 8007a7c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	2201      	movs	r2, #1
 8007a84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	2201      	movs	r2, #1
 8007a8c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	2201      	movs	r2, #1
 8007a94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	2201      	movs	r2, #1
 8007a9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	2201      	movs	r2, #1
 8007aa4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	2201      	movs	r2, #1
 8007aac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	2201      	movs	r2, #1
 8007ab4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	2201      	movs	r2, #1
 8007abc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	2201      	movs	r2, #1
 8007ac4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007ac8:	2300      	movs	r3, #0
}
 8007aca:	4618      	mov	r0, r3
 8007acc:	3708      	adds	r7, #8
 8007ace:	46bd      	mov	sp, r7
 8007ad0:	bd80      	pop	{r7, pc}

08007ad2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8007ad2:	b480      	push	{r7}
 8007ad4:	b083      	sub	sp, #12
 8007ad6:	af00      	add	r7, sp, #0
 8007ad8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8007ada:	bf00      	nop
 8007adc:	370c      	adds	r7, #12
 8007ade:	46bd      	mov	sp, r7
 8007ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae4:	4770      	bx	lr
	...

08007ae8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007ae8:	b480      	push	{r7}
 8007aea:	b085      	sub	sp, #20
 8007aec:	af00      	add	r7, sp, #0
 8007aee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007af6:	b2db      	uxtb	r3, r3
 8007af8:	2b01      	cmp	r3, #1
 8007afa:	d001      	beq.n	8007b00 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007afc:	2301      	movs	r3, #1
 8007afe:	e044      	b.n	8007b8a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	2202      	movs	r2, #2
 8007b04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	68da      	ldr	r2, [r3, #12]
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	f042 0201 	orr.w	r2, r2, #1
 8007b16:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	4a1e      	ldr	r2, [pc, #120]	@ (8007b98 <HAL_TIM_Base_Start_IT+0xb0>)
 8007b1e:	4293      	cmp	r3, r2
 8007b20:	d018      	beq.n	8007b54 <HAL_TIM_Base_Start_IT+0x6c>
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b2a:	d013      	beq.n	8007b54 <HAL_TIM_Base_Start_IT+0x6c>
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	4a1a      	ldr	r2, [pc, #104]	@ (8007b9c <HAL_TIM_Base_Start_IT+0xb4>)
 8007b32:	4293      	cmp	r3, r2
 8007b34:	d00e      	beq.n	8007b54 <HAL_TIM_Base_Start_IT+0x6c>
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	4a19      	ldr	r2, [pc, #100]	@ (8007ba0 <HAL_TIM_Base_Start_IT+0xb8>)
 8007b3c:	4293      	cmp	r3, r2
 8007b3e:	d009      	beq.n	8007b54 <HAL_TIM_Base_Start_IT+0x6c>
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	4a17      	ldr	r2, [pc, #92]	@ (8007ba4 <HAL_TIM_Base_Start_IT+0xbc>)
 8007b46:	4293      	cmp	r3, r2
 8007b48:	d004      	beq.n	8007b54 <HAL_TIM_Base_Start_IT+0x6c>
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	4a16      	ldr	r2, [pc, #88]	@ (8007ba8 <HAL_TIM_Base_Start_IT+0xc0>)
 8007b50:	4293      	cmp	r3, r2
 8007b52:	d111      	bne.n	8007b78 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	689b      	ldr	r3, [r3, #8]
 8007b5a:	f003 0307 	and.w	r3, r3, #7
 8007b5e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	2b06      	cmp	r3, #6
 8007b64:	d010      	beq.n	8007b88 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	681a      	ldr	r2, [r3, #0]
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	f042 0201 	orr.w	r2, r2, #1
 8007b74:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007b76:	e007      	b.n	8007b88 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	681a      	ldr	r2, [r3, #0]
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	f042 0201 	orr.w	r2, r2, #1
 8007b86:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007b88:	2300      	movs	r3, #0
}
 8007b8a:	4618      	mov	r0, r3
 8007b8c:	3714      	adds	r7, #20
 8007b8e:	46bd      	mov	sp, r7
 8007b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b94:	4770      	bx	lr
 8007b96:	bf00      	nop
 8007b98:	40010000 	.word	0x40010000
 8007b9c:	40000400 	.word	0x40000400
 8007ba0:	40000800 	.word	0x40000800
 8007ba4:	40000c00 	.word	0x40000c00
 8007ba8:	40014000 	.word	0x40014000

08007bac <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8007bac:	b580      	push	{r7, lr}
 8007bae:	b086      	sub	sp, #24
 8007bb0:	af00      	add	r7, sp, #0
 8007bb2:	6078      	str	r0, [r7, #4]
 8007bb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d101      	bne.n	8007bc0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8007bbc:	2301      	movs	r3, #1
 8007bbe:	e097      	b.n	8007cf0 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007bc6:	b2db      	uxtb	r3, r3
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d106      	bne.n	8007bda <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	2200      	movs	r2, #0
 8007bd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8007bd4:	6878      	ldr	r0, [r7, #4]
 8007bd6:	f7fb fff7 	bl	8003bc8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	2202      	movs	r2, #2
 8007bde:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	689b      	ldr	r3, [r3, #8]
 8007be8:	687a      	ldr	r2, [r7, #4]
 8007bea:	6812      	ldr	r2, [r2, #0]
 8007bec:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007bf0:	f023 0307 	bic.w	r3, r3, #7
 8007bf4:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681a      	ldr	r2, [r3, #0]
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	3304      	adds	r3, #4
 8007bfe:	4619      	mov	r1, r3
 8007c00:	4610      	mov	r0, r2
 8007c02:	f000 fa1f 	bl	8008044 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	689b      	ldr	r3, [r3, #8]
 8007c0c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	699b      	ldr	r3, [r3, #24]
 8007c14:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	6a1b      	ldr	r3, [r3, #32]
 8007c1c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8007c1e:	683b      	ldr	r3, [r7, #0]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	697a      	ldr	r2, [r7, #20]
 8007c24:	4313      	orrs	r3, r2
 8007c26:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8007c28:	693b      	ldr	r3, [r7, #16]
 8007c2a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007c2e:	f023 0303 	bic.w	r3, r3, #3
 8007c32:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8007c34:	683b      	ldr	r3, [r7, #0]
 8007c36:	689a      	ldr	r2, [r3, #8]
 8007c38:	683b      	ldr	r3, [r7, #0]
 8007c3a:	699b      	ldr	r3, [r3, #24]
 8007c3c:	021b      	lsls	r3, r3, #8
 8007c3e:	4313      	orrs	r3, r2
 8007c40:	693a      	ldr	r2, [r7, #16]
 8007c42:	4313      	orrs	r3, r2
 8007c44:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8007c46:	693b      	ldr	r3, [r7, #16]
 8007c48:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8007c4c:	f023 030c 	bic.w	r3, r3, #12
 8007c50:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8007c52:	693b      	ldr	r3, [r7, #16]
 8007c54:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007c58:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007c5c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8007c5e:	683b      	ldr	r3, [r7, #0]
 8007c60:	68da      	ldr	r2, [r3, #12]
 8007c62:	683b      	ldr	r3, [r7, #0]
 8007c64:	69db      	ldr	r3, [r3, #28]
 8007c66:	021b      	lsls	r3, r3, #8
 8007c68:	4313      	orrs	r3, r2
 8007c6a:	693a      	ldr	r2, [r7, #16]
 8007c6c:	4313      	orrs	r3, r2
 8007c6e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8007c70:	683b      	ldr	r3, [r7, #0]
 8007c72:	691b      	ldr	r3, [r3, #16]
 8007c74:	011a      	lsls	r2, r3, #4
 8007c76:	683b      	ldr	r3, [r7, #0]
 8007c78:	6a1b      	ldr	r3, [r3, #32]
 8007c7a:	031b      	lsls	r3, r3, #12
 8007c7c:	4313      	orrs	r3, r2
 8007c7e:	693a      	ldr	r2, [r7, #16]
 8007c80:	4313      	orrs	r3, r2
 8007c82:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8007c8a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8007c92:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8007c94:	683b      	ldr	r3, [r7, #0]
 8007c96:	685a      	ldr	r2, [r3, #4]
 8007c98:	683b      	ldr	r3, [r7, #0]
 8007c9a:	695b      	ldr	r3, [r3, #20]
 8007c9c:	011b      	lsls	r3, r3, #4
 8007c9e:	4313      	orrs	r3, r2
 8007ca0:	68fa      	ldr	r2, [r7, #12]
 8007ca2:	4313      	orrs	r3, r2
 8007ca4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	697a      	ldr	r2, [r7, #20]
 8007cac:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	693a      	ldr	r2, [r7, #16]
 8007cb4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	68fa      	ldr	r2, [r7, #12]
 8007cbc:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	2201      	movs	r2, #1
 8007cc2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	2201      	movs	r2, #1
 8007cca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	2201      	movs	r2, #1
 8007cd2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	2201      	movs	r2, #1
 8007cda:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	2201      	movs	r2, #1
 8007ce2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	2201      	movs	r2, #1
 8007cea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007cee:	2300      	movs	r3, #0
}
 8007cf0:	4618      	mov	r0, r3
 8007cf2:	3718      	adds	r7, #24
 8007cf4:	46bd      	mov	sp, r7
 8007cf6:	bd80      	pop	{r7, pc}

08007cf8 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007cf8:	b580      	push	{r7, lr}
 8007cfa:	b084      	sub	sp, #16
 8007cfc:	af00      	add	r7, sp, #0
 8007cfe:	6078      	str	r0, [r7, #4]
 8007d00:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007d08:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007d10:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007d18:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8007d20:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8007d22:	683b      	ldr	r3, [r7, #0]
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d110      	bne.n	8007d4a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007d28:	7bfb      	ldrb	r3, [r7, #15]
 8007d2a:	2b01      	cmp	r3, #1
 8007d2c:	d102      	bne.n	8007d34 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8007d2e:	7b7b      	ldrb	r3, [r7, #13]
 8007d30:	2b01      	cmp	r3, #1
 8007d32:	d001      	beq.n	8007d38 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8007d34:	2301      	movs	r3, #1
 8007d36:	e069      	b.n	8007e0c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	2202      	movs	r2, #2
 8007d3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	2202      	movs	r2, #2
 8007d44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007d48:	e031      	b.n	8007dae <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8007d4a:	683b      	ldr	r3, [r7, #0]
 8007d4c:	2b04      	cmp	r3, #4
 8007d4e:	d110      	bne.n	8007d72 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007d50:	7bbb      	ldrb	r3, [r7, #14]
 8007d52:	2b01      	cmp	r3, #1
 8007d54:	d102      	bne.n	8007d5c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007d56:	7b3b      	ldrb	r3, [r7, #12]
 8007d58:	2b01      	cmp	r3, #1
 8007d5a:	d001      	beq.n	8007d60 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8007d5c:	2301      	movs	r3, #1
 8007d5e:	e055      	b.n	8007e0c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	2202      	movs	r2, #2
 8007d64:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	2202      	movs	r2, #2
 8007d6c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007d70:	e01d      	b.n	8007dae <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007d72:	7bfb      	ldrb	r3, [r7, #15]
 8007d74:	2b01      	cmp	r3, #1
 8007d76:	d108      	bne.n	8007d8a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007d78:	7bbb      	ldrb	r3, [r7, #14]
 8007d7a:	2b01      	cmp	r3, #1
 8007d7c:	d105      	bne.n	8007d8a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007d7e:	7b7b      	ldrb	r3, [r7, #13]
 8007d80:	2b01      	cmp	r3, #1
 8007d82:	d102      	bne.n	8007d8a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007d84:	7b3b      	ldrb	r3, [r7, #12]
 8007d86:	2b01      	cmp	r3, #1
 8007d88:	d001      	beq.n	8007d8e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8007d8a:	2301      	movs	r3, #1
 8007d8c:	e03e      	b.n	8007e0c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	2202      	movs	r2, #2
 8007d92:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	2202      	movs	r2, #2
 8007d9a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	2202      	movs	r2, #2
 8007da2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	2202      	movs	r2, #2
 8007daa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8007dae:	683b      	ldr	r3, [r7, #0]
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d003      	beq.n	8007dbc <HAL_TIM_Encoder_Start+0xc4>
 8007db4:	683b      	ldr	r3, [r7, #0]
 8007db6:	2b04      	cmp	r3, #4
 8007db8:	d008      	beq.n	8007dcc <HAL_TIM_Encoder_Start+0xd4>
 8007dba:	e00f      	b.n	8007ddc <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	2201      	movs	r2, #1
 8007dc2:	2100      	movs	r1, #0
 8007dc4:	4618      	mov	r0, r3
 8007dc6:	f000 f9c3 	bl	8008150 <TIM_CCxChannelCmd>
      break;
 8007dca:	e016      	b.n	8007dfa <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	2201      	movs	r2, #1
 8007dd2:	2104      	movs	r1, #4
 8007dd4:	4618      	mov	r0, r3
 8007dd6:	f000 f9bb 	bl	8008150 <TIM_CCxChannelCmd>
      break;
 8007dda:	e00e      	b.n	8007dfa <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	2201      	movs	r2, #1
 8007de2:	2100      	movs	r1, #0
 8007de4:	4618      	mov	r0, r3
 8007de6:	f000 f9b3 	bl	8008150 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	2201      	movs	r2, #1
 8007df0:	2104      	movs	r1, #4
 8007df2:	4618      	mov	r0, r3
 8007df4:	f000 f9ac 	bl	8008150 <TIM_CCxChannelCmd>
      break;
 8007df8:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	681a      	ldr	r2, [r3, #0]
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	f042 0201 	orr.w	r2, r2, #1
 8007e08:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8007e0a:	2300      	movs	r3, #0
}
 8007e0c:	4618      	mov	r0, r3
 8007e0e:	3710      	adds	r7, #16
 8007e10:	46bd      	mov	sp, r7
 8007e12:	bd80      	pop	{r7, pc}

08007e14 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007e14:	b580      	push	{r7, lr}
 8007e16:	b084      	sub	sp, #16
 8007e18:	af00      	add	r7, sp, #0
 8007e1a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	68db      	ldr	r3, [r3, #12]
 8007e22:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	691b      	ldr	r3, [r3, #16]
 8007e2a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007e2c:	68bb      	ldr	r3, [r7, #8]
 8007e2e:	f003 0302 	and.w	r3, r3, #2
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d020      	beq.n	8007e78 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	f003 0302 	and.w	r3, r3, #2
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d01b      	beq.n	8007e78 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	f06f 0202 	mvn.w	r2, #2
 8007e48:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	2201      	movs	r2, #1
 8007e4e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	699b      	ldr	r3, [r3, #24]
 8007e56:	f003 0303 	and.w	r3, r3, #3
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d003      	beq.n	8007e66 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007e5e:	6878      	ldr	r0, [r7, #4]
 8007e60:	f000 f8d2 	bl	8008008 <HAL_TIM_IC_CaptureCallback>
 8007e64:	e005      	b.n	8007e72 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007e66:	6878      	ldr	r0, [r7, #4]
 8007e68:	f000 f8c4 	bl	8007ff4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007e6c:	6878      	ldr	r0, [r7, #4]
 8007e6e:	f000 f8d5 	bl	800801c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	2200      	movs	r2, #0
 8007e76:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007e78:	68bb      	ldr	r3, [r7, #8]
 8007e7a:	f003 0304 	and.w	r3, r3, #4
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d020      	beq.n	8007ec4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	f003 0304 	and.w	r3, r3, #4
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d01b      	beq.n	8007ec4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	f06f 0204 	mvn.w	r2, #4
 8007e94:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	2202      	movs	r2, #2
 8007e9a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	699b      	ldr	r3, [r3, #24]
 8007ea2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d003      	beq.n	8007eb2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007eaa:	6878      	ldr	r0, [r7, #4]
 8007eac:	f000 f8ac 	bl	8008008 <HAL_TIM_IC_CaptureCallback>
 8007eb0:	e005      	b.n	8007ebe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007eb2:	6878      	ldr	r0, [r7, #4]
 8007eb4:	f000 f89e 	bl	8007ff4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007eb8:	6878      	ldr	r0, [r7, #4]
 8007eba:	f000 f8af 	bl	800801c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	2200      	movs	r2, #0
 8007ec2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007ec4:	68bb      	ldr	r3, [r7, #8]
 8007ec6:	f003 0308 	and.w	r3, r3, #8
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d020      	beq.n	8007f10 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	f003 0308 	and.w	r3, r3, #8
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d01b      	beq.n	8007f10 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	f06f 0208 	mvn.w	r2, #8
 8007ee0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	2204      	movs	r2, #4
 8007ee6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	69db      	ldr	r3, [r3, #28]
 8007eee:	f003 0303 	and.w	r3, r3, #3
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d003      	beq.n	8007efe <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007ef6:	6878      	ldr	r0, [r7, #4]
 8007ef8:	f000 f886 	bl	8008008 <HAL_TIM_IC_CaptureCallback>
 8007efc:	e005      	b.n	8007f0a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007efe:	6878      	ldr	r0, [r7, #4]
 8007f00:	f000 f878 	bl	8007ff4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007f04:	6878      	ldr	r0, [r7, #4]
 8007f06:	f000 f889 	bl	800801c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	2200      	movs	r2, #0
 8007f0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007f10:	68bb      	ldr	r3, [r7, #8]
 8007f12:	f003 0310 	and.w	r3, r3, #16
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d020      	beq.n	8007f5c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	f003 0310 	and.w	r3, r3, #16
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d01b      	beq.n	8007f5c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	f06f 0210 	mvn.w	r2, #16
 8007f2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	2208      	movs	r2, #8
 8007f32:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	69db      	ldr	r3, [r3, #28]
 8007f3a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d003      	beq.n	8007f4a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007f42:	6878      	ldr	r0, [r7, #4]
 8007f44:	f000 f860 	bl	8008008 <HAL_TIM_IC_CaptureCallback>
 8007f48:	e005      	b.n	8007f56 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007f4a:	6878      	ldr	r0, [r7, #4]
 8007f4c:	f000 f852 	bl	8007ff4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007f50:	6878      	ldr	r0, [r7, #4]
 8007f52:	f000 f863 	bl	800801c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	2200      	movs	r2, #0
 8007f5a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007f5c:	68bb      	ldr	r3, [r7, #8]
 8007f5e:	f003 0301 	and.w	r3, r3, #1
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d00c      	beq.n	8007f80 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	f003 0301 	and.w	r3, r3, #1
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d007      	beq.n	8007f80 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	f06f 0201 	mvn.w	r2, #1
 8007f78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007f7a:	6878      	ldr	r0, [r7, #4]
 8007f7c:	f7fa fd62 	bl	8002a44 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8007f80:	68bb      	ldr	r3, [r7, #8]
 8007f82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d00c      	beq.n	8007fa4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d007      	beq.n	8007fa4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8007f9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007f9e:	6878      	ldr	r0, [r7, #4]
 8007fa0:	f000 f974 	bl	800828c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007fa4:	68bb      	ldr	r3, [r7, #8]
 8007fa6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d00c      	beq.n	8007fc8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d007      	beq.n	8007fc8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007fc0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007fc2:	6878      	ldr	r0, [r7, #4]
 8007fc4:	f000 f834 	bl	8008030 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007fc8:	68bb      	ldr	r3, [r7, #8]
 8007fca:	f003 0320 	and.w	r3, r3, #32
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d00c      	beq.n	8007fec <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	f003 0320 	and.w	r3, r3, #32
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d007      	beq.n	8007fec <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	f06f 0220 	mvn.w	r2, #32
 8007fe4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007fe6:	6878      	ldr	r0, [r7, #4]
 8007fe8:	f000 f946 	bl	8008278 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007fec:	bf00      	nop
 8007fee:	3710      	adds	r7, #16
 8007ff0:	46bd      	mov	sp, r7
 8007ff2:	bd80      	pop	{r7, pc}

08007ff4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007ff4:	b480      	push	{r7}
 8007ff6:	b083      	sub	sp, #12
 8007ff8:	af00      	add	r7, sp, #0
 8007ffa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007ffc:	bf00      	nop
 8007ffe:	370c      	adds	r7, #12
 8008000:	46bd      	mov	sp, r7
 8008002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008006:	4770      	bx	lr

08008008 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008008:	b480      	push	{r7}
 800800a:	b083      	sub	sp, #12
 800800c:	af00      	add	r7, sp, #0
 800800e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008010:	bf00      	nop
 8008012:	370c      	adds	r7, #12
 8008014:	46bd      	mov	sp, r7
 8008016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800801a:	4770      	bx	lr

0800801c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800801c:	b480      	push	{r7}
 800801e:	b083      	sub	sp, #12
 8008020:	af00      	add	r7, sp, #0
 8008022:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008024:	bf00      	nop
 8008026:	370c      	adds	r7, #12
 8008028:	46bd      	mov	sp, r7
 800802a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800802e:	4770      	bx	lr

08008030 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008030:	b480      	push	{r7}
 8008032:	b083      	sub	sp, #12
 8008034:	af00      	add	r7, sp, #0
 8008036:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008038:	bf00      	nop
 800803a:	370c      	adds	r7, #12
 800803c:	46bd      	mov	sp, r7
 800803e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008042:	4770      	bx	lr

08008044 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008044:	b480      	push	{r7}
 8008046:	b085      	sub	sp, #20
 8008048:	af00      	add	r7, sp, #0
 800804a:	6078      	str	r0, [r7, #4]
 800804c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	4a37      	ldr	r2, [pc, #220]	@ (8008134 <TIM_Base_SetConfig+0xf0>)
 8008058:	4293      	cmp	r3, r2
 800805a:	d00f      	beq.n	800807c <TIM_Base_SetConfig+0x38>
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008062:	d00b      	beq.n	800807c <TIM_Base_SetConfig+0x38>
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	4a34      	ldr	r2, [pc, #208]	@ (8008138 <TIM_Base_SetConfig+0xf4>)
 8008068:	4293      	cmp	r3, r2
 800806a:	d007      	beq.n	800807c <TIM_Base_SetConfig+0x38>
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	4a33      	ldr	r2, [pc, #204]	@ (800813c <TIM_Base_SetConfig+0xf8>)
 8008070:	4293      	cmp	r3, r2
 8008072:	d003      	beq.n	800807c <TIM_Base_SetConfig+0x38>
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	4a32      	ldr	r2, [pc, #200]	@ (8008140 <TIM_Base_SetConfig+0xfc>)
 8008078:	4293      	cmp	r3, r2
 800807a:	d108      	bne.n	800808e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008082:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008084:	683b      	ldr	r3, [r7, #0]
 8008086:	685b      	ldr	r3, [r3, #4]
 8008088:	68fa      	ldr	r2, [r7, #12]
 800808a:	4313      	orrs	r3, r2
 800808c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	4a28      	ldr	r2, [pc, #160]	@ (8008134 <TIM_Base_SetConfig+0xf0>)
 8008092:	4293      	cmp	r3, r2
 8008094:	d01b      	beq.n	80080ce <TIM_Base_SetConfig+0x8a>
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800809c:	d017      	beq.n	80080ce <TIM_Base_SetConfig+0x8a>
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	4a25      	ldr	r2, [pc, #148]	@ (8008138 <TIM_Base_SetConfig+0xf4>)
 80080a2:	4293      	cmp	r3, r2
 80080a4:	d013      	beq.n	80080ce <TIM_Base_SetConfig+0x8a>
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	4a24      	ldr	r2, [pc, #144]	@ (800813c <TIM_Base_SetConfig+0xf8>)
 80080aa:	4293      	cmp	r3, r2
 80080ac:	d00f      	beq.n	80080ce <TIM_Base_SetConfig+0x8a>
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	4a23      	ldr	r2, [pc, #140]	@ (8008140 <TIM_Base_SetConfig+0xfc>)
 80080b2:	4293      	cmp	r3, r2
 80080b4:	d00b      	beq.n	80080ce <TIM_Base_SetConfig+0x8a>
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	4a22      	ldr	r2, [pc, #136]	@ (8008144 <TIM_Base_SetConfig+0x100>)
 80080ba:	4293      	cmp	r3, r2
 80080bc:	d007      	beq.n	80080ce <TIM_Base_SetConfig+0x8a>
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	4a21      	ldr	r2, [pc, #132]	@ (8008148 <TIM_Base_SetConfig+0x104>)
 80080c2:	4293      	cmp	r3, r2
 80080c4:	d003      	beq.n	80080ce <TIM_Base_SetConfig+0x8a>
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	4a20      	ldr	r2, [pc, #128]	@ (800814c <TIM_Base_SetConfig+0x108>)
 80080ca:	4293      	cmp	r3, r2
 80080cc:	d108      	bne.n	80080e0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80080d4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80080d6:	683b      	ldr	r3, [r7, #0]
 80080d8:	68db      	ldr	r3, [r3, #12]
 80080da:	68fa      	ldr	r2, [r7, #12]
 80080dc:	4313      	orrs	r3, r2
 80080de:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80080e6:	683b      	ldr	r3, [r7, #0]
 80080e8:	695b      	ldr	r3, [r3, #20]
 80080ea:	4313      	orrs	r3, r2
 80080ec:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80080ee:	683b      	ldr	r3, [r7, #0]
 80080f0:	689a      	ldr	r2, [r3, #8]
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80080f6:	683b      	ldr	r3, [r7, #0]
 80080f8:	681a      	ldr	r2, [r3, #0]
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	4a0c      	ldr	r2, [pc, #48]	@ (8008134 <TIM_Base_SetConfig+0xf0>)
 8008102:	4293      	cmp	r3, r2
 8008104:	d103      	bne.n	800810e <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008106:	683b      	ldr	r3, [r7, #0]
 8008108:	691a      	ldr	r2, [r3, #16]
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	f043 0204 	orr.w	r2, r3, #4
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	2201      	movs	r2, #1
 800811e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	68fa      	ldr	r2, [r7, #12]
 8008124:	601a      	str	r2, [r3, #0]
}
 8008126:	bf00      	nop
 8008128:	3714      	adds	r7, #20
 800812a:	46bd      	mov	sp, r7
 800812c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008130:	4770      	bx	lr
 8008132:	bf00      	nop
 8008134:	40010000 	.word	0x40010000
 8008138:	40000400 	.word	0x40000400
 800813c:	40000800 	.word	0x40000800
 8008140:	40000c00 	.word	0x40000c00
 8008144:	40014000 	.word	0x40014000
 8008148:	40014400 	.word	0x40014400
 800814c:	40014800 	.word	0x40014800

08008150 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008150:	b480      	push	{r7}
 8008152:	b087      	sub	sp, #28
 8008154:	af00      	add	r7, sp, #0
 8008156:	60f8      	str	r0, [r7, #12]
 8008158:	60b9      	str	r1, [r7, #8]
 800815a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800815c:	68bb      	ldr	r3, [r7, #8]
 800815e:	f003 031f 	and.w	r3, r3, #31
 8008162:	2201      	movs	r2, #1
 8008164:	fa02 f303 	lsl.w	r3, r2, r3
 8008168:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	6a1a      	ldr	r2, [r3, #32]
 800816e:	697b      	ldr	r3, [r7, #20]
 8008170:	43db      	mvns	r3, r3
 8008172:	401a      	ands	r2, r3
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	6a1a      	ldr	r2, [r3, #32]
 800817c:	68bb      	ldr	r3, [r7, #8]
 800817e:	f003 031f 	and.w	r3, r3, #31
 8008182:	6879      	ldr	r1, [r7, #4]
 8008184:	fa01 f303 	lsl.w	r3, r1, r3
 8008188:	431a      	orrs	r2, r3
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	621a      	str	r2, [r3, #32]
}
 800818e:	bf00      	nop
 8008190:	371c      	adds	r7, #28
 8008192:	46bd      	mov	sp, r7
 8008194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008198:	4770      	bx	lr
	...

0800819c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800819c:	b480      	push	{r7}
 800819e:	b085      	sub	sp, #20
 80081a0:	af00      	add	r7, sp, #0
 80081a2:	6078      	str	r0, [r7, #4]
 80081a4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80081ac:	2b01      	cmp	r3, #1
 80081ae:	d101      	bne.n	80081b4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80081b0:	2302      	movs	r3, #2
 80081b2:	e050      	b.n	8008256 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	2201      	movs	r2, #1
 80081b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	2202      	movs	r2, #2
 80081c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	685b      	ldr	r3, [r3, #4]
 80081ca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	689b      	ldr	r3, [r3, #8]
 80081d2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80081da:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80081dc:	683b      	ldr	r3, [r7, #0]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	68fa      	ldr	r2, [r7, #12]
 80081e2:	4313      	orrs	r3, r2
 80081e4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	68fa      	ldr	r2, [r7, #12]
 80081ec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	4a1c      	ldr	r2, [pc, #112]	@ (8008264 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80081f4:	4293      	cmp	r3, r2
 80081f6:	d018      	beq.n	800822a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008200:	d013      	beq.n	800822a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	4a18      	ldr	r2, [pc, #96]	@ (8008268 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8008208:	4293      	cmp	r3, r2
 800820a:	d00e      	beq.n	800822a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	4a16      	ldr	r2, [pc, #88]	@ (800826c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8008212:	4293      	cmp	r3, r2
 8008214:	d009      	beq.n	800822a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	4a15      	ldr	r2, [pc, #84]	@ (8008270 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800821c:	4293      	cmp	r3, r2
 800821e:	d004      	beq.n	800822a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	4a13      	ldr	r2, [pc, #76]	@ (8008274 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8008226:	4293      	cmp	r3, r2
 8008228:	d10c      	bne.n	8008244 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800822a:	68bb      	ldr	r3, [r7, #8]
 800822c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008230:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008232:	683b      	ldr	r3, [r7, #0]
 8008234:	685b      	ldr	r3, [r3, #4]
 8008236:	68ba      	ldr	r2, [r7, #8]
 8008238:	4313      	orrs	r3, r2
 800823a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	68ba      	ldr	r2, [r7, #8]
 8008242:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	2201      	movs	r2, #1
 8008248:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	2200      	movs	r2, #0
 8008250:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008254:	2300      	movs	r3, #0
}
 8008256:	4618      	mov	r0, r3
 8008258:	3714      	adds	r7, #20
 800825a:	46bd      	mov	sp, r7
 800825c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008260:	4770      	bx	lr
 8008262:	bf00      	nop
 8008264:	40010000 	.word	0x40010000
 8008268:	40000400 	.word	0x40000400
 800826c:	40000800 	.word	0x40000800
 8008270:	40000c00 	.word	0x40000c00
 8008274:	40014000 	.word	0x40014000

08008278 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008278:	b480      	push	{r7}
 800827a:	b083      	sub	sp, #12
 800827c:	af00      	add	r7, sp, #0
 800827e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008280:	bf00      	nop
 8008282:	370c      	adds	r7, #12
 8008284:	46bd      	mov	sp, r7
 8008286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800828a:	4770      	bx	lr

0800828c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800828c:	b480      	push	{r7}
 800828e:	b083      	sub	sp, #12
 8008290:	af00      	add	r7, sp, #0
 8008292:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008294:	bf00      	nop
 8008296:	370c      	adds	r7, #12
 8008298:	46bd      	mov	sp, r7
 800829a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800829e:	4770      	bx	lr

080082a0 <__NVIC_SetPriority>:
{
 80082a0:	b480      	push	{r7}
 80082a2:	b083      	sub	sp, #12
 80082a4:	af00      	add	r7, sp, #0
 80082a6:	4603      	mov	r3, r0
 80082a8:	6039      	str	r1, [r7, #0]
 80082aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80082ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	db0a      	blt.n	80082ca <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80082b4:	683b      	ldr	r3, [r7, #0]
 80082b6:	b2da      	uxtb	r2, r3
 80082b8:	490c      	ldr	r1, [pc, #48]	@ (80082ec <__NVIC_SetPriority+0x4c>)
 80082ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80082be:	0112      	lsls	r2, r2, #4
 80082c0:	b2d2      	uxtb	r2, r2
 80082c2:	440b      	add	r3, r1
 80082c4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80082c8:	e00a      	b.n	80082e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80082ca:	683b      	ldr	r3, [r7, #0]
 80082cc:	b2da      	uxtb	r2, r3
 80082ce:	4908      	ldr	r1, [pc, #32]	@ (80082f0 <__NVIC_SetPriority+0x50>)
 80082d0:	79fb      	ldrb	r3, [r7, #7]
 80082d2:	f003 030f 	and.w	r3, r3, #15
 80082d6:	3b04      	subs	r3, #4
 80082d8:	0112      	lsls	r2, r2, #4
 80082da:	b2d2      	uxtb	r2, r2
 80082dc:	440b      	add	r3, r1
 80082de:	761a      	strb	r2, [r3, #24]
}
 80082e0:	bf00      	nop
 80082e2:	370c      	adds	r7, #12
 80082e4:	46bd      	mov	sp, r7
 80082e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ea:	4770      	bx	lr
 80082ec:	e000e100 	.word	0xe000e100
 80082f0:	e000ed00 	.word	0xe000ed00

080082f4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80082f4:	b580      	push	{r7, lr}
 80082f6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80082f8:	4b05      	ldr	r3, [pc, #20]	@ (8008310 <SysTick_Handler+0x1c>)
 80082fa:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80082fc:	f001 fed0 	bl	800a0a0 <xTaskGetSchedulerState>
 8008300:	4603      	mov	r3, r0
 8008302:	2b01      	cmp	r3, #1
 8008304:	d001      	beq.n	800830a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8008306:	f002 ff0f 	bl	800b128 <xPortSysTickHandler>
  }
}
 800830a:	bf00      	nop
 800830c:	bd80      	pop	{r7, pc}
 800830e:	bf00      	nop
 8008310:	e000e010 	.word	0xe000e010

08008314 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8008314:	b580      	push	{r7, lr}
 8008316:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8008318:	2100      	movs	r1, #0
 800831a:	f06f 0004 	mvn.w	r0, #4
 800831e:	f7ff ffbf 	bl	80082a0 <__NVIC_SetPriority>
#endif
}
 8008322:	bf00      	nop
 8008324:	bd80      	pop	{r7, pc}
	...

08008328 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8008328:	b480      	push	{r7}
 800832a:	b083      	sub	sp, #12
 800832c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800832e:	f3ef 8305 	mrs	r3, IPSR
 8008332:	603b      	str	r3, [r7, #0]
  return(result);
 8008334:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008336:	2b00      	cmp	r3, #0
 8008338:	d003      	beq.n	8008342 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800833a:	f06f 0305 	mvn.w	r3, #5
 800833e:	607b      	str	r3, [r7, #4]
 8008340:	e00c      	b.n	800835c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8008342:	4b0a      	ldr	r3, [pc, #40]	@ (800836c <osKernelInitialize+0x44>)
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	2b00      	cmp	r3, #0
 8008348:	d105      	bne.n	8008356 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800834a:	4b08      	ldr	r3, [pc, #32]	@ (800836c <osKernelInitialize+0x44>)
 800834c:	2201      	movs	r2, #1
 800834e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8008350:	2300      	movs	r3, #0
 8008352:	607b      	str	r3, [r7, #4]
 8008354:	e002      	b.n	800835c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8008356:	f04f 33ff 	mov.w	r3, #4294967295
 800835a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800835c:	687b      	ldr	r3, [r7, #4]
}
 800835e:	4618      	mov	r0, r3
 8008360:	370c      	adds	r7, #12
 8008362:	46bd      	mov	sp, r7
 8008364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008368:	4770      	bx	lr
 800836a:	bf00      	nop
 800836c:	20004048 	.word	0x20004048

08008370 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8008370:	b580      	push	{r7, lr}
 8008372:	b082      	sub	sp, #8
 8008374:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008376:	f3ef 8305 	mrs	r3, IPSR
 800837a:	603b      	str	r3, [r7, #0]
  return(result);
 800837c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800837e:	2b00      	cmp	r3, #0
 8008380:	d003      	beq.n	800838a <osKernelStart+0x1a>
    stat = osErrorISR;
 8008382:	f06f 0305 	mvn.w	r3, #5
 8008386:	607b      	str	r3, [r7, #4]
 8008388:	e010      	b.n	80083ac <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800838a:	4b0b      	ldr	r3, [pc, #44]	@ (80083b8 <osKernelStart+0x48>)
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	2b01      	cmp	r3, #1
 8008390:	d109      	bne.n	80083a6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8008392:	f7ff ffbf 	bl	8008314 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8008396:	4b08      	ldr	r3, [pc, #32]	@ (80083b8 <osKernelStart+0x48>)
 8008398:	2202      	movs	r2, #2
 800839a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800839c:	f001 fa0c 	bl	80097b8 <vTaskStartScheduler>
      stat = osOK;
 80083a0:	2300      	movs	r3, #0
 80083a2:	607b      	str	r3, [r7, #4]
 80083a4:	e002      	b.n	80083ac <osKernelStart+0x3c>
    } else {
      stat = osError;
 80083a6:	f04f 33ff 	mov.w	r3, #4294967295
 80083aa:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80083ac:	687b      	ldr	r3, [r7, #4]
}
 80083ae:	4618      	mov	r0, r3
 80083b0:	3708      	adds	r7, #8
 80083b2:	46bd      	mov	sp, r7
 80083b4:	bd80      	pop	{r7, pc}
 80083b6:	bf00      	nop
 80083b8:	20004048 	.word	0x20004048

080083bc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80083bc:	b580      	push	{r7, lr}
 80083be:	b08e      	sub	sp, #56	@ 0x38
 80083c0:	af04      	add	r7, sp, #16
 80083c2:	60f8      	str	r0, [r7, #12]
 80083c4:	60b9      	str	r1, [r7, #8]
 80083c6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80083c8:	2300      	movs	r3, #0
 80083ca:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80083cc:	f3ef 8305 	mrs	r3, IPSR
 80083d0:	617b      	str	r3, [r7, #20]
  return(result);
 80083d2:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d17e      	bne.n	80084d6 <osThreadNew+0x11a>
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d07b      	beq.n	80084d6 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80083de:	2380      	movs	r3, #128	@ 0x80
 80083e0:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80083e2:	2318      	movs	r3, #24
 80083e4:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80083e6:	2300      	movs	r3, #0
 80083e8:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80083ea:	f04f 33ff 	mov.w	r3, #4294967295
 80083ee:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d045      	beq.n	8008482 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d002      	beq.n	8008404 <osThreadNew+0x48>
        name = attr->name;
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	699b      	ldr	r3, [r3, #24]
 8008408:	2b00      	cmp	r3, #0
 800840a:	d002      	beq.n	8008412 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	699b      	ldr	r3, [r3, #24]
 8008410:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8008412:	69fb      	ldr	r3, [r7, #28]
 8008414:	2b00      	cmp	r3, #0
 8008416:	d008      	beq.n	800842a <osThreadNew+0x6e>
 8008418:	69fb      	ldr	r3, [r7, #28]
 800841a:	2b38      	cmp	r3, #56	@ 0x38
 800841c:	d805      	bhi.n	800842a <osThreadNew+0x6e>
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	685b      	ldr	r3, [r3, #4]
 8008422:	f003 0301 	and.w	r3, r3, #1
 8008426:	2b00      	cmp	r3, #0
 8008428:	d001      	beq.n	800842e <osThreadNew+0x72>
        return (NULL);
 800842a:	2300      	movs	r3, #0
 800842c:	e054      	b.n	80084d8 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	695b      	ldr	r3, [r3, #20]
 8008432:	2b00      	cmp	r3, #0
 8008434:	d003      	beq.n	800843e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	695b      	ldr	r3, [r3, #20]
 800843a:	089b      	lsrs	r3, r3, #2
 800843c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	689b      	ldr	r3, [r3, #8]
 8008442:	2b00      	cmp	r3, #0
 8008444:	d00e      	beq.n	8008464 <osThreadNew+0xa8>
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	68db      	ldr	r3, [r3, #12]
 800844a:	2ba7      	cmp	r3, #167	@ 0xa7
 800844c:	d90a      	bls.n	8008464 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008452:	2b00      	cmp	r3, #0
 8008454:	d006      	beq.n	8008464 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	695b      	ldr	r3, [r3, #20]
 800845a:	2b00      	cmp	r3, #0
 800845c:	d002      	beq.n	8008464 <osThreadNew+0xa8>
        mem = 1;
 800845e:	2301      	movs	r3, #1
 8008460:	61bb      	str	r3, [r7, #24]
 8008462:	e010      	b.n	8008486 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	689b      	ldr	r3, [r3, #8]
 8008468:	2b00      	cmp	r3, #0
 800846a:	d10c      	bne.n	8008486 <osThreadNew+0xca>
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	68db      	ldr	r3, [r3, #12]
 8008470:	2b00      	cmp	r3, #0
 8008472:	d108      	bne.n	8008486 <osThreadNew+0xca>
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	691b      	ldr	r3, [r3, #16]
 8008478:	2b00      	cmp	r3, #0
 800847a:	d104      	bne.n	8008486 <osThreadNew+0xca>
          mem = 0;
 800847c:	2300      	movs	r3, #0
 800847e:	61bb      	str	r3, [r7, #24]
 8008480:	e001      	b.n	8008486 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8008482:	2300      	movs	r3, #0
 8008484:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8008486:	69bb      	ldr	r3, [r7, #24]
 8008488:	2b01      	cmp	r3, #1
 800848a:	d110      	bne.n	80084ae <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8008490:	687a      	ldr	r2, [r7, #4]
 8008492:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008494:	9202      	str	r2, [sp, #8]
 8008496:	9301      	str	r3, [sp, #4]
 8008498:	69fb      	ldr	r3, [r7, #28]
 800849a:	9300      	str	r3, [sp, #0]
 800849c:	68bb      	ldr	r3, [r7, #8]
 800849e:	6a3a      	ldr	r2, [r7, #32]
 80084a0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80084a2:	68f8      	ldr	r0, [r7, #12]
 80084a4:	f000 ff94 	bl	80093d0 <xTaskCreateStatic>
 80084a8:	4603      	mov	r3, r0
 80084aa:	613b      	str	r3, [r7, #16]
 80084ac:	e013      	b.n	80084d6 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80084ae:	69bb      	ldr	r3, [r7, #24]
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d110      	bne.n	80084d6 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80084b4:	6a3b      	ldr	r3, [r7, #32]
 80084b6:	b29a      	uxth	r2, r3
 80084b8:	f107 0310 	add.w	r3, r7, #16
 80084bc:	9301      	str	r3, [sp, #4]
 80084be:	69fb      	ldr	r3, [r7, #28]
 80084c0:	9300      	str	r3, [sp, #0]
 80084c2:	68bb      	ldr	r3, [r7, #8]
 80084c4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80084c6:	68f8      	ldr	r0, [r7, #12]
 80084c8:	f000 ffe2 	bl	8009490 <xTaskCreate>
 80084cc:	4603      	mov	r3, r0
 80084ce:	2b01      	cmp	r3, #1
 80084d0:	d001      	beq.n	80084d6 <osThreadNew+0x11a>
            hTask = NULL;
 80084d2:	2300      	movs	r3, #0
 80084d4:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80084d6:	693b      	ldr	r3, [r7, #16]
}
 80084d8:	4618      	mov	r0, r3
 80084da:	3728      	adds	r7, #40	@ 0x28
 80084dc:	46bd      	mov	sp, r7
 80084de:	bd80      	pop	{r7, pc}

080084e0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80084e0:	b480      	push	{r7}
 80084e2:	b085      	sub	sp, #20
 80084e4:	af00      	add	r7, sp, #0
 80084e6:	60f8      	str	r0, [r7, #12]
 80084e8:	60b9      	str	r1, [r7, #8]
 80084ea:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	4a07      	ldr	r2, [pc, #28]	@ (800850c <vApplicationGetIdleTaskMemory+0x2c>)
 80084f0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80084f2:	68bb      	ldr	r3, [r7, #8]
 80084f4:	4a06      	ldr	r2, [pc, #24]	@ (8008510 <vApplicationGetIdleTaskMemory+0x30>)
 80084f6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	2280      	movs	r2, #128	@ 0x80
 80084fc:	601a      	str	r2, [r3, #0]
}
 80084fe:	bf00      	nop
 8008500:	3714      	adds	r7, #20
 8008502:	46bd      	mov	sp, r7
 8008504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008508:	4770      	bx	lr
 800850a:	bf00      	nop
 800850c:	2000404c 	.word	0x2000404c
 8008510:	200040f4 	.word	0x200040f4

08008514 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8008514:	b480      	push	{r7}
 8008516:	b085      	sub	sp, #20
 8008518:	af00      	add	r7, sp, #0
 800851a:	60f8      	str	r0, [r7, #12]
 800851c:	60b9      	str	r1, [r7, #8]
 800851e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	4a07      	ldr	r2, [pc, #28]	@ (8008540 <vApplicationGetTimerTaskMemory+0x2c>)
 8008524:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8008526:	68bb      	ldr	r3, [r7, #8]
 8008528:	4a06      	ldr	r2, [pc, #24]	@ (8008544 <vApplicationGetTimerTaskMemory+0x30>)
 800852a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008532:	601a      	str	r2, [r3, #0]
}
 8008534:	bf00      	nop
 8008536:	3714      	adds	r7, #20
 8008538:	46bd      	mov	sp, r7
 800853a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800853e:	4770      	bx	lr
 8008540:	200042f4 	.word	0x200042f4
 8008544:	2000439c 	.word	0x2000439c

08008548 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008548:	b480      	push	{r7}
 800854a:	b083      	sub	sp, #12
 800854c:	af00      	add	r7, sp, #0
 800854e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	f103 0208 	add.w	r2, r3, #8
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	f04f 32ff 	mov.w	r2, #4294967295
 8008560:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	f103 0208 	add.w	r2, r3, #8
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	f103 0208 	add.w	r2, r3, #8
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	2200      	movs	r2, #0
 800857a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800857c:	bf00      	nop
 800857e:	370c      	adds	r7, #12
 8008580:	46bd      	mov	sp, r7
 8008582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008586:	4770      	bx	lr

08008588 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008588:	b480      	push	{r7}
 800858a:	b083      	sub	sp, #12
 800858c:	af00      	add	r7, sp, #0
 800858e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	2200      	movs	r2, #0
 8008594:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008596:	bf00      	nop
 8008598:	370c      	adds	r7, #12
 800859a:	46bd      	mov	sp, r7
 800859c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085a0:	4770      	bx	lr

080085a2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80085a2:	b480      	push	{r7}
 80085a4:	b085      	sub	sp, #20
 80085a6:	af00      	add	r7, sp, #0
 80085a8:	6078      	str	r0, [r7, #4]
 80085aa:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	685b      	ldr	r3, [r3, #4]
 80085b0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80085b2:	683b      	ldr	r3, [r7, #0]
 80085b4:	68fa      	ldr	r2, [r7, #12]
 80085b6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	689a      	ldr	r2, [r3, #8]
 80085bc:	683b      	ldr	r3, [r7, #0]
 80085be:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	689b      	ldr	r3, [r3, #8]
 80085c4:	683a      	ldr	r2, [r7, #0]
 80085c6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	683a      	ldr	r2, [r7, #0]
 80085cc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80085ce:	683b      	ldr	r3, [r7, #0]
 80085d0:	687a      	ldr	r2, [r7, #4]
 80085d2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	1c5a      	adds	r2, r3, #1
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	601a      	str	r2, [r3, #0]
}
 80085de:	bf00      	nop
 80085e0:	3714      	adds	r7, #20
 80085e2:	46bd      	mov	sp, r7
 80085e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e8:	4770      	bx	lr

080085ea <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80085ea:	b480      	push	{r7}
 80085ec:	b085      	sub	sp, #20
 80085ee:	af00      	add	r7, sp, #0
 80085f0:	6078      	str	r0, [r7, #4]
 80085f2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80085f4:	683b      	ldr	r3, [r7, #0]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80085fa:	68bb      	ldr	r3, [r7, #8]
 80085fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008600:	d103      	bne.n	800860a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	691b      	ldr	r3, [r3, #16]
 8008606:	60fb      	str	r3, [r7, #12]
 8008608:	e00c      	b.n	8008624 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	3308      	adds	r3, #8
 800860e:	60fb      	str	r3, [r7, #12]
 8008610:	e002      	b.n	8008618 <vListInsert+0x2e>
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	685b      	ldr	r3, [r3, #4]
 8008616:	60fb      	str	r3, [r7, #12]
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	685b      	ldr	r3, [r3, #4]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	68ba      	ldr	r2, [r7, #8]
 8008620:	429a      	cmp	r2, r3
 8008622:	d2f6      	bcs.n	8008612 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	685a      	ldr	r2, [r3, #4]
 8008628:	683b      	ldr	r3, [r7, #0]
 800862a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800862c:	683b      	ldr	r3, [r7, #0]
 800862e:	685b      	ldr	r3, [r3, #4]
 8008630:	683a      	ldr	r2, [r7, #0]
 8008632:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008634:	683b      	ldr	r3, [r7, #0]
 8008636:	68fa      	ldr	r2, [r7, #12]
 8008638:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	683a      	ldr	r2, [r7, #0]
 800863e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008640:	683b      	ldr	r3, [r7, #0]
 8008642:	687a      	ldr	r2, [r7, #4]
 8008644:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	1c5a      	adds	r2, r3, #1
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	601a      	str	r2, [r3, #0]
}
 8008650:	bf00      	nop
 8008652:	3714      	adds	r7, #20
 8008654:	46bd      	mov	sp, r7
 8008656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800865a:	4770      	bx	lr

0800865c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800865c:	b480      	push	{r7}
 800865e:	b085      	sub	sp, #20
 8008660:	af00      	add	r7, sp, #0
 8008662:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	691b      	ldr	r3, [r3, #16]
 8008668:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	685b      	ldr	r3, [r3, #4]
 800866e:	687a      	ldr	r2, [r7, #4]
 8008670:	6892      	ldr	r2, [r2, #8]
 8008672:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	689b      	ldr	r3, [r3, #8]
 8008678:	687a      	ldr	r2, [r7, #4]
 800867a:	6852      	ldr	r2, [r2, #4]
 800867c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	685b      	ldr	r3, [r3, #4]
 8008682:	687a      	ldr	r2, [r7, #4]
 8008684:	429a      	cmp	r2, r3
 8008686:	d103      	bne.n	8008690 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	689a      	ldr	r2, [r3, #8]
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	2200      	movs	r2, #0
 8008694:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	1e5a      	subs	r2, r3, #1
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	681b      	ldr	r3, [r3, #0]
}
 80086a4:	4618      	mov	r0, r3
 80086a6:	3714      	adds	r7, #20
 80086a8:	46bd      	mov	sp, r7
 80086aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ae:	4770      	bx	lr

080086b0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80086b0:	b580      	push	{r7, lr}
 80086b2:	b084      	sub	sp, #16
 80086b4:	af00      	add	r7, sp, #0
 80086b6:	6078      	str	r0, [r7, #4]
 80086b8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d10b      	bne.n	80086dc <xQueueGenericReset+0x2c>
	__asm volatile
 80086c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086c8:	f383 8811 	msr	BASEPRI, r3
 80086cc:	f3bf 8f6f 	isb	sy
 80086d0:	f3bf 8f4f 	dsb	sy
 80086d4:	60bb      	str	r3, [r7, #8]
}
 80086d6:	bf00      	nop
 80086d8:	bf00      	nop
 80086da:	e7fd      	b.n	80086d8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80086dc:	f002 fc94 	bl	800b008 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	681a      	ldr	r2, [r3, #0]
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80086e8:	68f9      	ldr	r1, [r7, #12]
 80086ea:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80086ec:	fb01 f303 	mul.w	r3, r1, r3
 80086f0:	441a      	add	r2, r3
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	2200      	movs	r2, #0
 80086fa:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	681a      	ldr	r2, [r3, #0]
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	681a      	ldr	r2, [r3, #0]
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800870c:	3b01      	subs	r3, #1
 800870e:	68f9      	ldr	r1, [r7, #12]
 8008710:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008712:	fb01 f303 	mul.w	r3, r1, r3
 8008716:	441a      	add	r2, r3
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	22ff      	movs	r2, #255	@ 0xff
 8008720:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	22ff      	movs	r2, #255	@ 0xff
 8008728:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800872c:	683b      	ldr	r3, [r7, #0]
 800872e:	2b00      	cmp	r3, #0
 8008730:	d114      	bne.n	800875c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	691b      	ldr	r3, [r3, #16]
 8008736:	2b00      	cmp	r3, #0
 8008738:	d01a      	beq.n	8008770 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	3310      	adds	r3, #16
 800873e:	4618      	mov	r0, r3
 8008740:	f001 fad8 	bl	8009cf4 <xTaskRemoveFromEventList>
 8008744:	4603      	mov	r3, r0
 8008746:	2b00      	cmp	r3, #0
 8008748:	d012      	beq.n	8008770 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800874a:	4b0d      	ldr	r3, [pc, #52]	@ (8008780 <xQueueGenericReset+0xd0>)
 800874c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008750:	601a      	str	r2, [r3, #0]
 8008752:	f3bf 8f4f 	dsb	sy
 8008756:	f3bf 8f6f 	isb	sy
 800875a:	e009      	b.n	8008770 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	3310      	adds	r3, #16
 8008760:	4618      	mov	r0, r3
 8008762:	f7ff fef1 	bl	8008548 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	3324      	adds	r3, #36	@ 0x24
 800876a:	4618      	mov	r0, r3
 800876c:	f7ff feec 	bl	8008548 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008770:	f002 fc7c 	bl	800b06c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008774:	2301      	movs	r3, #1
}
 8008776:	4618      	mov	r0, r3
 8008778:	3710      	adds	r7, #16
 800877a:	46bd      	mov	sp, r7
 800877c:	bd80      	pop	{r7, pc}
 800877e:	bf00      	nop
 8008780:	e000ed04 	.word	0xe000ed04

08008784 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8008784:	b580      	push	{r7, lr}
 8008786:	b08e      	sub	sp, #56	@ 0x38
 8008788:	af02      	add	r7, sp, #8
 800878a:	60f8      	str	r0, [r7, #12]
 800878c:	60b9      	str	r1, [r7, #8]
 800878e:	607a      	str	r2, [r7, #4]
 8008790:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	2b00      	cmp	r3, #0
 8008796:	d10b      	bne.n	80087b0 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8008798:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800879c:	f383 8811 	msr	BASEPRI, r3
 80087a0:	f3bf 8f6f 	isb	sy
 80087a4:	f3bf 8f4f 	dsb	sy
 80087a8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80087aa:	bf00      	nop
 80087ac:	bf00      	nop
 80087ae:	e7fd      	b.n	80087ac <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80087b0:	683b      	ldr	r3, [r7, #0]
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d10b      	bne.n	80087ce <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80087b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087ba:	f383 8811 	msr	BASEPRI, r3
 80087be:	f3bf 8f6f 	isb	sy
 80087c2:	f3bf 8f4f 	dsb	sy
 80087c6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80087c8:	bf00      	nop
 80087ca:	bf00      	nop
 80087cc:	e7fd      	b.n	80087ca <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d002      	beq.n	80087da <xQueueGenericCreateStatic+0x56>
 80087d4:	68bb      	ldr	r3, [r7, #8]
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d001      	beq.n	80087de <xQueueGenericCreateStatic+0x5a>
 80087da:	2301      	movs	r3, #1
 80087dc:	e000      	b.n	80087e0 <xQueueGenericCreateStatic+0x5c>
 80087de:	2300      	movs	r3, #0
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d10b      	bne.n	80087fc <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80087e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087e8:	f383 8811 	msr	BASEPRI, r3
 80087ec:	f3bf 8f6f 	isb	sy
 80087f0:	f3bf 8f4f 	dsb	sy
 80087f4:	623b      	str	r3, [r7, #32]
}
 80087f6:	bf00      	nop
 80087f8:	bf00      	nop
 80087fa:	e7fd      	b.n	80087f8 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d102      	bne.n	8008808 <xQueueGenericCreateStatic+0x84>
 8008802:	68bb      	ldr	r3, [r7, #8]
 8008804:	2b00      	cmp	r3, #0
 8008806:	d101      	bne.n	800880c <xQueueGenericCreateStatic+0x88>
 8008808:	2301      	movs	r3, #1
 800880a:	e000      	b.n	800880e <xQueueGenericCreateStatic+0x8a>
 800880c:	2300      	movs	r3, #0
 800880e:	2b00      	cmp	r3, #0
 8008810:	d10b      	bne.n	800882a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8008812:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008816:	f383 8811 	msr	BASEPRI, r3
 800881a:	f3bf 8f6f 	isb	sy
 800881e:	f3bf 8f4f 	dsb	sy
 8008822:	61fb      	str	r3, [r7, #28]
}
 8008824:	bf00      	nop
 8008826:	bf00      	nop
 8008828:	e7fd      	b.n	8008826 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800882a:	2350      	movs	r3, #80	@ 0x50
 800882c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800882e:	697b      	ldr	r3, [r7, #20]
 8008830:	2b50      	cmp	r3, #80	@ 0x50
 8008832:	d00b      	beq.n	800884c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8008834:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008838:	f383 8811 	msr	BASEPRI, r3
 800883c:	f3bf 8f6f 	isb	sy
 8008840:	f3bf 8f4f 	dsb	sy
 8008844:	61bb      	str	r3, [r7, #24]
}
 8008846:	bf00      	nop
 8008848:	bf00      	nop
 800884a:	e7fd      	b.n	8008848 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800884c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800884e:	683b      	ldr	r3, [r7, #0]
 8008850:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8008852:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008854:	2b00      	cmp	r3, #0
 8008856:	d00d      	beq.n	8008874 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008858:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800885a:	2201      	movs	r2, #1
 800885c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008860:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8008864:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008866:	9300      	str	r3, [sp, #0]
 8008868:	4613      	mov	r3, r2
 800886a:	687a      	ldr	r2, [r7, #4]
 800886c:	68b9      	ldr	r1, [r7, #8]
 800886e:	68f8      	ldr	r0, [r7, #12]
 8008870:	f000 f840 	bl	80088f4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008874:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8008876:	4618      	mov	r0, r3
 8008878:	3730      	adds	r7, #48	@ 0x30
 800887a:	46bd      	mov	sp, r7
 800887c:	bd80      	pop	{r7, pc}

0800887e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800887e:	b580      	push	{r7, lr}
 8008880:	b08a      	sub	sp, #40	@ 0x28
 8008882:	af02      	add	r7, sp, #8
 8008884:	60f8      	str	r0, [r7, #12]
 8008886:	60b9      	str	r1, [r7, #8]
 8008888:	4613      	mov	r3, r2
 800888a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	2b00      	cmp	r3, #0
 8008890:	d10b      	bne.n	80088aa <xQueueGenericCreate+0x2c>
	__asm volatile
 8008892:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008896:	f383 8811 	msr	BASEPRI, r3
 800889a:	f3bf 8f6f 	isb	sy
 800889e:	f3bf 8f4f 	dsb	sy
 80088a2:	613b      	str	r3, [r7, #16]
}
 80088a4:	bf00      	nop
 80088a6:	bf00      	nop
 80088a8:	e7fd      	b.n	80088a6 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	68ba      	ldr	r2, [r7, #8]
 80088ae:	fb02 f303 	mul.w	r3, r2, r3
 80088b2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80088b4:	69fb      	ldr	r3, [r7, #28]
 80088b6:	3350      	adds	r3, #80	@ 0x50
 80088b8:	4618      	mov	r0, r3
 80088ba:	f002 fcc7 	bl	800b24c <pvPortMalloc>
 80088be:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80088c0:	69bb      	ldr	r3, [r7, #24]
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d011      	beq.n	80088ea <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80088c6:	69bb      	ldr	r3, [r7, #24]
 80088c8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80088ca:	697b      	ldr	r3, [r7, #20]
 80088cc:	3350      	adds	r3, #80	@ 0x50
 80088ce:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80088d0:	69bb      	ldr	r3, [r7, #24]
 80088d2:	2200      	movs	r2, #0
 80088d4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80088d8:	79fa      	ldrb	r2, [r7, #7]
 80088da:	69bb      	ldr	r3, [r7, #24]
 80088dc:	9300      	str	r3, [sp, #0]
 80088de:	4613      	mov	r3, r2
 80088e0:	697a      	ldr	r2, [r7, #20]
 80088e2:	68b9      	ldr	r1, [r7, #8]
 80088e4:	68f8      	ldr	r0, [r7, #12]
 80088e6:	f000 f805 	bl	80088f4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80088ea:	69bb      	ldr	r3, [r7, #24]
	}
 80088ec:	4618      	mov	r0, r3
 80088ee:	3720      	adds	r7, #32
 80088f0:	46bd      	mov	sp, r7
 80088f2:	bd80      	pop	{r7, pc}

080088f4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80088f4:	b580      	push	{r7, lr}
 80088f6:	b084      	sub	sp, #16
 80088f8:	af00      	add	r7, sp, #0
 80088fa:	60f8      	str	r0, [r7, #12]
 80088fc:	60b9      	str	r1, [r7, #8]
 80088fe:	607a      	str	r2, [r7, #4]
 8008900:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008902:	68bb      	ldr	r3, [r7, #8]
 8008904:	2b00      	cmp	r3, #0
 8008906:	d103      	bne.n	8008910 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008908:	69bb      	ldr	r3, [r7, #24]
 800890a:	69ba      	ldr	r2, [r7, #24]
 800890c:	601a      	str	r2, [r3, #0]
 800890e:	e002      	b.n	8008916 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008910:	69bb      	ldr	r3, [r7, #24]
 8008912:	687a      	ldr	r2, [r7, #4]
 8008914:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008916:	69bb      	ldr	r3, [r7, #24]
 8008918:	68fa      	ldr	r2, [r7, #12]
 800891a:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800891c:	69bb      	ldr	r3, [r7, #24]
 800891e:	68ba      	ldr	r2, [r7, #8]
 8008920:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008922:	2101      	movs	r1, #1
 8008924:	69b8      	ldr	r0, [r7, #24]
 8008926:	f7ff fec3 	bl	80086b0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800892a:	69bb      	ldr	r3, [r7, #24]
 800892c:	78fa      	ldrb	r2, [r7, #3]
 800892e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8008932:	bf00      	nop
 8008934:	3710      	adds	r7, #16
 8008936:	46bd      	mov	sp, r7
 8008938:	bd80      	pop	{r7, pc}

0800893a <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800893a:	b580      	push	{r7, lr}
 800893c:	b082      	sub	sp, #8
 800893e:	af00      	add	r7, sp, #0
 8008940:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	2b00      	cmp	r3, #0
 8008946:	d00e      	beq.n	8008966 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	2200      	movs	r2, #0
 800894c:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	2200      	movs	r2, #0
 8008952:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	2200      	movs	r2, #0
 8008958:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800895a:	2300      	movs	r3, #0
 800895c:	2200      	movs	r2, #0
 800895e:	2100      	movs	r1, #0
 8008960:	6878      	ldr	r0, [r7, #4]
 8008962:	f000 f81d 	bl	80089a0 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8008966:	bf00      	nop
 8008968:	3708      	adds	r7, #8
 800896a:	46bd      	mov	sp, r7
 800896c:	bd80      	pop	{r7, pc}

0800896e <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800896e:	b580      	push	{r7, lr}
 8008970:	b086      	sub	sp, #24
 8008972:	af00      	add	r7, sp, #0
 8008974:	4603      	mov	r3, r0
 8008976:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8008978:	2301      	movs	r3, #1
 800897a:	617b      	str	r3, [r7, #20]
 800897c:	2300      	movs	r3, #0
 800897e:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8008980:	79fb      	ldrb	r3, [r7, #7]
 8008982:	461a      	mov	r2, r3
 8008984:	6939      	ldr	r1, [r7, #16]
 8008986:	6978      	ldr	r0, [r7, #20]
 8008988:	f7ff ff79 	bl	800887e <xQueueGenericCreate>
 800898c:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800898e:	68f8      	ldr	r0, [r7, #12]
 8008990:	f7ff ffd3 	bl	800893a <prvInitialiseMutex>

		return xNewQueue;
 8008994:	68fb      	ldr	r3, [r7, #12]
	}
 8008996:	4618      	mov	r0, r3
 8008998:	3718      	adds	r7, #24
 800899a:	46bd      	mov	sp, r7
 800899c:	bd80      	pop	{r7, pc}
	...

080089a0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80089a0:	b580      	push	{r7, lr}
 80089a2:	b08e      	sub	sp, #56	@ 0x38
 80089a4:	af00      	add	r7, sp, #0
 80089a6:	60f8      	str	r0, [r7, #12]
 80089a8:	60b9      	str	r1, [r7, #8]
 80089aa:	607a      	str	r2, [r7, #4]
 80089ac:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80089ae:	2300      	movs	r3, #0
 80089b0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80089b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d10b      	bne.n	80089d4 <xQueueGenericSend+0x34>
	__asm volatile
 80089bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089c0:	f383 8811 	msr	BASEPRI, r3
 80089c4:	f3bf 8f6f 	isb	sy
 80089c8:	f3bf 8f4f 	dsb	sy
 80089cc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80089ce:	bf00      	nop
 80089d0:	bf00      	nop
 80089d2:	e7fd      	b.n	80089d0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80089d4:	68bb      	ldr	r3, [r7, #8]
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d103      	bne.n	80089e2 <xQueueGenericSend+0x42>
 80089da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d101      	bne.n	80089e6 <xQueueGenericSend+0x46>
 80089e2:	2301      	movs	r3, #1
 80089e4:	e000      	b.n	80089e8 <xQueueGenericSend+0x48>
 80089e6:	2300      	movs	r3, #0
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d10b      	bne.n	8008a04 <xQueueGenericSend+0x64>
	__asm volatile
 80089ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089f0:	f383 8811 	msr	BASEPRI, r3
 80089f4:	f3bf 8f6f 	isb	sy
 80089f8:	f3bf 8f4f 	dsb	sy
 80089fc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80089fe:	bf00      	nop
 8008a00:	bf00      	nop
 8008a02:	e7fd      	b.n	8008a00 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008a04:	683b      	ldr	r3, [r7, #0]
 8008a06:	2b02      	cmp	r3, #2
 8008a08:	d103      	bne.n	8008a12 <xQueueGenericSend+0x72>
 8008a0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a0e:	2b01      	cmp	r3, #1
 8008a10:	d101      	bne.n	8008a16 <xQueueGenericSend+0x76>
 8008a12:	2301      	movs	r3, #1
 8008a14:	e000      	b.n	8008a18 <xQueueGenericSend+0x78>
 8008a16:	2300      	movs	r3, #0
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d10b      	bne.n	8008a34 <xQueueGenericSend+0x94>
	__asm volatile
 8008a1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a20:	f383 8811 	msr	BASEPRI, r3
 8008a24:	f3bf 8f6f 	isb	sy
 8008a28:	f3bf 8f4f 	dsb	sy
 8008a2c:	623b      	str	r3, [r7, #32]
}
 8008a2e:	bf00      	nop
 8008a30:	bf00      	nop
 8008a32:	e7fd      	b.n	8008a30 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008a34:	f001 fb34 	bl	800a0a0 <xTaskGetSchedulerState>
 8008a38:	4603      	mov	r3, r0
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d102      	bne.n	8008a44 <xQueueGenericSend+0xa4>
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d101      	bne.n	8008a48 <xQueueGenericSend+0xa8>
 8008a44:	2301      	movs	r3, #1
 8008a46:	e000      	b.n	8008a4a <xQueueGenericSend+0xaa>
 8008a48:	2300      	movs	r3, #0
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d10b      	bne.n	8008a66 <xQueueGenericSend+0xc6>
	__asm volatile
 8008a4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a52:	f383 8811 	msr	BASEPRI, r3
 8008a56:	f3bf 8f6f 	isb	sy
 8008a5a:	f3bf 8f4f 	dsb	sy
 8008a5e:	61fb      	str	r3, [r7, #28]
}
 8008a60:	bf00      	nop
 8008a62:	bf00      	nop
 8008a64:	e7fd      	b.n	8008a62 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008a66:	f002 facf 	bl	800b008 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008a6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a6c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008a6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a72:	429a      	cmp	r2, r3
 8008a74:	d302      	bcc.n	8008a7c <xQueueGenericSend+0xdc>
 8008a76:	683b      	ldr	r3, [r7, #0]
 8008a78:	2b02      	cmp	r3, #2
 8008a7a:	d129      	bne.n	8008ad0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008a7c:	683a      	ldr	r2, [r7, #0]
 8008a7e:	68b9      	ldr	r1, [r7, #8]
 8008a80:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008a82:	f000 fb37 	bl	80090f4 <prvCopyDataToQueue>
 8008a86:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008a88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d010      	beq.n	8008ab2 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008a90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a92:	3324      	adds	r3, #36	@ 0x24
 8008a94:	4618      	mov	r0, r3
 8008a96:	f001 f92d 	bl	8009cf4 <xTaskRemoveFromEventList>
 8008a9a:	4603      	mov	r3, r0
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	d013      	beq.n	8008ac8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8008aa0:	4b3f      	ldr	r3, [pc, #252]	@ (8008ba0 <xQueueGenericSend+0x200>)
 8008aa2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008aa6:	601a      	str	r2, [r3, #0]
 8008aa8:	f3bf 8f4f 	dsb	sy
 8008aac:	f3bf 8f6f 	isb	sy
 8008ab0:	e00a      	b.n	8008ac8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8008ab2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	d007      	beq.n	8008ac8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008ab8:	4b39      	ldr	r3, [pc, #228]	@ (8008ba0 <xQueueGenericSend+0x200>)
 8008aba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008abe:	601a      	str	r2, [r3, #0]
 8008ac0:	f3bf 8f4f 	dsb	sy
 8008ac4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008ac8:	f002 fad0 	bl	800b06c <vPortExitCritical>
				return pdPASS;
 8008acc:	2301      	movs	r3, #1
 8008ace:	e063      	b.n	8008b98 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d103      	bne.n	8008ade <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008ad6:	f002 fac9 	bl	800b06c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8008ada:	2300      	movs	r3, #0
 8008adc:	e05c      	b.n	8008b98 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008ade:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d106      	bne.n	8008af2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008ae4:	f107 0314 	add.w	r3, r7, #20
 8008ae8:	4618      	mov	r0, r3
 8008aea:	f001 f967 	bl	8009dbc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008aee:	2301      	movs	r3, #1
 8008af0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008af2:	f002 fabb 	bl	800b06c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008af6:	f000 fecf 	bl	8009898 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008afa:	f002 fa85 	bl	800b008 <vPortEnterCritical>
 8008afe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b00:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008b04:	b25b      	sxtb	r3, r3
 8008b06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b0a:	d103      	bne.n	8008b14 <xQueueGenericSend+0x174>
 8008b0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b0e:	2200      	movs	r2, #0
 8008b10:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008b14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b16:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008b1a:	b25b      	sxtb	r3, r3
 8008b1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b20:	d103      	bne.n	8008b2a <xQueueGenericSend+0x18a>
 8008b22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b24:	2200      	movs	r2, #0
 8008b26:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008b2a:	f002 fa9f 	bl	800b06c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008b2e:	1d3a      	adds	r2, r7, #4
 8008b30:	f107 0314 	add.w	r3, r7, #20
 8008b34:	4611      	mov	r1, r2
 8008b36:	4618      	mov	r0, r3
 8008b38:	f001 f956 	bl	8009de8 <xTaskCheckForTimeOut>
 8008b3c:	4603      	mov	r3, r0
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d124      	bne.n	8008b8c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008b42:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008b44:	f000 fbce 	bl	80092e4 <prvIsQueueFull>
 8008b48:	4603      	mov	r3, r0
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d018      	beq.n	8008b80 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008b4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b50:	3310      	adds	r3, #16
 8008b52:	687a      	ldr	r2, [r7, #4]
 8008b54:	4611      	mov	r1, r2
 8008b56:	4618      	mov	r0, r3
 8008b58:	f001 f87a 	bl	8009c50 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008b5c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008b5e:	f000 fb59 	bl	8009214 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8008b62:	f000 fea7 	bl	80098b4 <xTaskResumeAll>
 8008b66:	4603      	mov	r3, r0
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	f47f af7c 	bne.w	8008a66 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8008b6e:	4b0c      	ldr	r3, [pc, #48]	@ (8008ba0 <xQueueGenericSend+0x200>)
 8008b70:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008b74:	601a      	str	r2, [r3, #0]
 8008b76:	f3bf 8f4f 	dsb	sy
 8008b7a:	f3bf 8f6f 	isb	sy
 8008b7e:	e772      	b.n	8008a66 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008b80:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008b82:	f000 fb47 	bl	8009214 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008b86:	f000 fe95 	bl	80098b4 <xTaskResumeAll>
 8008b8a:	e76c      	b.n	8008a66 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008b8c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008b8e:	f000 fb41 	bl	8009214 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008b92:	f000 fe8f 	bl	80098b4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008b96:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008b98:	4618      	mov	r0, r3
 8008b9a:	3738      	adds	r7, #56	@ 0x38
 8008b9c:	46bd      	mov	sp, r7
 8008b9e:	bd80      	pop	{r7, pc}
 8008ba0:	e000ed04 	.word	0xe000ed04

08008ba4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008ba4:	b580      	push	{r7, lr}
 8008ba6:	b090      	sub	sp, #64	@ 0x40
 8008ba8:	af00      	add	r7, sp, #0
 8008baa:	60f8      	str	r0, [r7, #12]
 8008bac:	60b9      	str	r1, [r7, #8]
 8008bae:	607a      	str	r2, [r7, #4]
 8008bb0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8008bb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	d10b      	bne.n	8008bd4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8008bbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bc0:	f383 8811 	msr	BASEPRI, r3
 8008bc4:	f3bf 8f6f 	isb	sy
 8008bc8:	f3bf 8f4f 	dsb	sy
 8008bcc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008bce:	bf00      	nop
 8008bd0:	bf00      	nop
 8008bd2:	e7fd      	b.n	8008bd0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008bd4:	68bb      	ldr	r3, [r7, #8]
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d103      	bne.n	8008be2 <xQueueGenericSendFromISR+0x3e>
 8008bda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d101      	bne.n	8008be6 <xQueueGenericSendFromISR+0x42>
 8008be2:	2301      	movs	r3, #1
 8008be4:	e000      	b.n	8008be8 <xQueueGenericSendFromISR+0x44>
 8008be6:	2300      	movs	r3, #0
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d10b      	bne.n	8008c04 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8008bec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bf0:	f383 8811 	msr	BASEPRI, r3
 8008bf4:	f3bf 8f6f 	isb	sy
 8008bf8:	f3bf 8f4f 	dsb	sy
 8008bfc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008bfe:	bf00      	nop
 8008c00:	bf00      	nop
 8008c02:	e7fd      	b.n	8008c00 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008c04:	683b      	ldr	r3, [r7, #0]
 8008c06:	2b02      	cmp	r3, #2
 8008c08:	d103      	bne.n	8008c12 <xQueueGenericSendFromISR+0x6e>
 8008c0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c0e:	2b01      	cmp	r3, #1
 8008c10:	d101      	bne.n	8008c16 <xQueueGenericSendFromISR+0x72>
 8008c12:	2301      	movs	r3, #1
 8008c14:	e000      	b.n	8008c18 <xQueueGenericSendFromISR+0x74>
 8008c16:	2300      	movs	r3, #0
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d10b      	bne.n	8008c34 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8008c1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c20:	f383 8811 	msr	BASEPRI, r3
 8008c24:	f3bf 8f6f 	isb	sy
 8008c28:	f3bf 8f4f 	dsb	sy
 8008c2c:	623b      	str	r3, [r7, #32]
}
 8008c2e:	bf00      	nop
 8008c30:	bf00      	nop
 8008c32:	e7fd      	b.n	8008c30 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008c34:	f002 fac8 	bl	800b1c8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008c38:	f3ef 8211 	mrs	r2, BASEPRI
 8008c3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c40:	f383 8811 	msr	BASEPRI, r3
 8008c44:	f3bf 8f6f 	isb	sy
 8008c48:	f3bf 8f4f 	dsb	sy
 8008c4c:	61fa      	str	r2, [r7, #28]
 8008c4e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008c50:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008c52:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008c54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c56:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008c58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c5c:	429a      	cmp	r2, r3
 8008c5e:	d302      	bcc.n	8008c66 <xQueueGenericSendFromISR+0xc2>
 8008c60:	683b      	ldr	r3, [r7, #0]
 8008c62:	2b02      	cmp	r3, #2
 8008c64:	d12f      	bne.n	8008cc6 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008c66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c68:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008c6c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008c70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c74:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008c76:	683a      	ldr	r2, [r7, #0]
 8008c78:	68b9      	ldr	r1, [r7, #8]
 8008c7a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008c7c:	f000 fa3a 	bl	80090f4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008c80:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8008c84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c88:	d112      	bne.n	8008cb0 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008c8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d016      	beq.n	8008cc0 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008c92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c94:	3324      	adds	r3, #36	@ 0x24
 8008c96:	4618      	mov	r0, r3
 8008c98:	f001 f82c 	bl	8009cf4 <xTaskRemoveFromEventList>
 8008c9c:	4603      	mov	r3, r0
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d00e      	beq.n	8008cc0 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d00b      	beq.n	8008cc0 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	2201      	movs	r2, #1
 8008cac:	601a      	str	r2, [r3, #0]
 8008cae:	e007      	b.n	8008cc0 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008cb0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8008cb4:	3301      	adds	r3, #1
 8008cb6:	b2db      	uxtb	r3, r3
 8008cb8:	b25a      	sxtb	r2, r3
 8008cba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cbc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8008cc0:	2301      	movs	r3, #1
 8008cc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8008cc4:	e001      	b.n	8008cca <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008cc6:	2300      	movs	r3, #0
 8008cc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008cca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ccc:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008cce:	697b      	ldr	r3, [r7, #20]
 8008cd0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008cd4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008cd6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8008cd8:	4618      	mov	r0, r3
 8008cda:	3740      	adds	r7, #64	@ 0x40
 8008cdc:	46bd      	mov	sp, r7
 8008cde:	bd80      	pop	{r7, pc}

08008ce0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8008ce0:	b580      	push	{r7, lr}
 8008ce2:	b08c      	sub	sp, #48	@ 0x30
 8008ce4:	af00      	add	r7, sp, #0
 8008ce6:	60f8      	str	r0, [r7, #12]
 8008ce8:	60b9      	str	r1, [r7, #8]
 8008cea:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008cec:	2300      	movs	r3, #0
 8008cee:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008cf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	d10b      	bne.n	8008d12 <xQueueReceive+0x32>
	__asm volatile
 8008cfa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cfe:	f383 8811 	msr	BASEPRI, r3
 8008d02:	f3bf 8f6f 	isb	sy
 8008d06:	f3bf 8f4f 	dsb	sy
 8008d0a:	623b      	str	r3, [r7, #32]
}
 8008d0c:	bf00      	nop
 8008d0e:	bf00      	nop
 8008d10:	e7fd      	b.n	8008d0e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008d12:	68bb      	ldr	r3, [r7, #8]
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d103      	bne.n	8008d20 <xQueueReceive+0x40>
 8008d18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	d101      	bne.n	8008d24 <xQueueReceive+0x44>
 8008d20:	2301      	movs	r3, #1
 8008d22:	e000      	b.n	8008d26 <xQueueReceive+0x46>
 8008d24:	2300      	movs	r3, #0
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d10b      	bne.n	8008d42 <xQueueReceive+0x62>
	__asm volatile
 8008d2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d2e:	f383 8811 	msr	BASEPRI, r3
 8008d32:	f3bf 8f6f 	isb	sy
 8008d36:	f3bf 8f4f 	dsb	sy
 8008d3a:	61fb      	str	r3, [r7, #28]
}
 8008d3c:	bf00      	nop
 8008d3e:	bf00      	nop
 8008d40:	e7fd      	b.n	8008d3e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008d42:	f001 f9ad 	bl	800a0a0 <xTaskGetSchedulerState>
 8008d46:	4603      	mov	r3, r0
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d102      	bne.n	8008d52 <xQueueReceive+0x72>
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d101      	bne.n	8008d56 <xQueueReceive+0x76>
 8008d52:	2301      	movs	r3, #1
 8008d54:	e000      	b.n	8008d58 <xQueueReceive+0x78>
 8008d56:	2300      	movs	r3, #0
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d10b      	bne.n	8008d74 <xQueueReceive+0x94>
	__asm volatile
 8008d5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d60:	f383 8811 	msr	BASEPRI, r3
 8008d64:	f3bf 8f6f 	isb	sy
 8008d68:	f3bf 8f4f 	dsb	sy
 8008d6c:	61bb      	str	r3, [r7, #24]
}
 8008d6e:	bf00      	nop
 8008d70:	bf00      	nop
 8008d72:	e7fd      	b.n	8008d70 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008d74:	f002 f948 	bl	800b008 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008d78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d7c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008d7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d01f      	beq.n	8008dc4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008d84:	68b9      	ldr	r1, [r7, #8]
 8008d86:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008d88:	f000 fa1e 	bl	80091c8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008d8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d8e:	1e5a      	subs	r2, r3, #1
 8008d90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d92:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008d94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d96:	691b      	ldr	r3, [r3, #16]
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d00f      	beq.n	8008dbc <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008d9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d9e:	3310      	adds	r3, #16
 8008da0:	4618      	mov	r0, r3
 8008da2:	f000 ffa7 	bl	8009cf4 <xTaskRemoveFromEventList>
 8008da6:	4603      	mov	r3, r0
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	d007      	beq.n	8008dbc <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008dac:	4b3c      	ldr	r3, [pc, #240]	@ (8008ea0 <xQueueReceive+0x1c0>)
 8008dae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008db2:	601a      	str	r2, [r3, #0]
 8008db4:	f3bf 8f4f 	dsb	sy
 8008db8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008dbc:	f002 f956 	bl	800b06c <vPortExitCritical>
				return pdPASS;
 8008dc0:	2301      	movs	r3, #1
 8008dc2:	e069      	b.n	8008e98 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d103      	bne.n	8008dd2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008dca:	f002 f94f 	bl	800b06c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008dce:	2300      	movs	r3, #0
 8008dd0:	e062      	b.n	8008e98 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008dd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d106      	bne.n	8008de6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008dd8:	f107 0310 	add.w	r3, r7, #16
 8008ddc:	4618      	mov	r0, r3
 8008dde:	f000 ffed 	bl	8009dbc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008de2:	2301      	movs	r3, #1
 8008de4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008de6:	f002 f941 	bl	800b06c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008dea:	f000 fd55 	bl	8009898 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008dee:	f002 f90b 	bl	800b008 <vPortEnterCritical>
 8008df2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008df4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008df8:	b25b      	sxtb	r3, r3
 8008dfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008dfe:	d103      	bne.n	8008e08 <xQueueReceive+0x128>
 8008e00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e02:	2200      	movs	r2, #0
 8008e04:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008e08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e0a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008e0e:	b25b      	sxtb	r3, r3
 8008e10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e14:	d103      	bne.n	8008e1e <xQueueReceive+0x13e>
 8008e16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e18:	2200      	movs	r2, #0
 8008e1a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008e1e:	f002 f925 	bl	800b06c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008e22:	1d3a      	adds	r2, r7, #4
 8008e24:	f107 0310 	add.w	r3, r7, #16
 8008e28:	4611      	mov	r1, r2
 8008e2a:	4618      	mov	r0, r3
 8008e2c:	f000 ffdc 	bl	8009de8 <xTaskCheckForTimeOut>
 8008e30:	4603      	mov	r3, r0
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d123      	bne.n	8008e7e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008e36:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008e38:	f000 fa3e 	bl	80092b8 <prvIsQueueEmpty>
 8008e3c:	4603      	mov	r3, r0
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d017      	beq.n	8008e72 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008e42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e44:	3324      	adds	r3, #36	@ 0x24
 8008e46:	687a      	ldr	r2, [r7, #4]
 8008e48:	4611      	mov	r1, r2
 8008e4a:	4618      	mov	r0, r3
 8008e4c:	f000 ff00 	bl	8009c50 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008e50:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008e52:	f000 f9df 	bl	8009214 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008e56:	f000 fd2d 	bl	80098b4 <xTaskResumeAll>
 8008e5a:	4603      	mov	r3, r0
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	d189      	bne.n	8008d74 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8008e60:	4b0f      	ldr	r3, [pc, #60]	@ (8008ea0 <xQueueReceive+0x1c0>)
 8008e62:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008e66:	601a      	str	r2, [r3, #0]
 8008e68:	f3bf 8f4f 	dsb	sy
 8008e6c:	f3bf 8f6f 	isb	sy
 8008e70:	e780      	b.n	8008d74 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008e72:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008e74:	f000 f9ce 	bl	8009214 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008e78:	f000 fd1c 	bl	80098b4 <xTaskResumeAll>
 8008e7c:	e77a      	b.n	8008d74 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8008e7e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008e80:	f000 f9c8 	bl	8009214 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008e84:	f000 fd16 	bl	80098b4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008e88:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008e8a:	f000 fa15 	bl	80092b8 <prvIsQueueEmpty>
 8008e8e:	4603      	mov	r3, r0
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	f43f af6f 	beq.w	8008d74 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008e96:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008e98:	4618      	mov	r0, r3
 8008e9a:	3730      	adds	r7, #48	@ 0x30
 8008e9c:	46bd      	mov	sp, r7
 8008e9e:	bd80      	pop	{r7, pc}
 8008ea0:	e000ed04 	.word	0xe000ed04

08008ea4 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8008ea4:	b580      	push	{r7, lr}
 8008ea6:	b08e      	sub	sp, #56	@ 0x38
 8008ea8:	af00      	add	r7, sp, #0
 8008eaa:	6078      	str	r0, [r7, #4]
 8008eac:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8008eae:	2300      	movs	r3, #0
 8008eb0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8008eb6:	2300      	movs	r3, #0
 8008eb8:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008eba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d10b      	bne.n	8008ed8 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8008ec0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ec4:	f383 8811 	msr	BASEPRI, r3
 8008ec8:	f3bf 8f6f 	isb	sy
 8008ecc:	f3bf 8f4f 	dsb	sy
 8008ed0:	623b      	str	r3, [r7, #32]
}
 8008ed2:	bf00      	nop
 8008ed4:	bf00      	nop
 8008ed6:	e7fd      	b.n	8008ed4 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8008ed8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008eda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d00b      	beq.n	8008ef8 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8008ee0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ee4:	f383 8811 	msr	BASEPRI, r3
 8008ee8:	f3bf 8f6f 	isb	sy
 8008eec:	f3bf 8f4f 	dsb	sy
 8008ef0:	61fb      	str	r3, [r7, #28]
}
 8008ef2:	bf00      	nop
 8008ef4:	bf00      	nop
 8008ef6:	e7fd      	b.n	8008ef4 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008ef8:	f001 f8d2 	bl	800a0a0 <xTaskGetSchedulerState>
 8008efc:	4603      	mov	r3, r0
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d102      	bne.n	8008f08 <xQueueSemaphoreTake+0x64>
 8008f02:	683b      	ldr	r3, [r7, #0]
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d101      	bne.n	8008f0c <xQueueSemaphoreTake+0x68>
 8008f08:	2301      	movs	r3, #1
 8008f0a:	e000      	b.n	8008f0e <xQueueSemaphoreTake+0x6a>
 8008f0c:	2300      	movs	r3, #0
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d10b      	bne.n	8008f2a <xQueueSemaphoreTake+0x86>
	__asm volatile
 8008f12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f16:	f383 8811 	msr	BASEPRI, r3
 8008f1a:	f3bf 8f6f 	isb	sy
 8008f1e:	f3bf 8f4f 	dsb	sy
 8008f22:	61bb      	str	r3, [r7, #24]
}
 8008f24:	bf00      	nop
 8008f26:	bf00      	nop
 8008f28:	e7fd      	b.n	8008f26 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008f2a:	f002 f86d 	bl	800b008 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8008f2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f32:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8008f34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d024      	beq.n	8008f84 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8008f3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f3c:	1e5a      	subs	r2, r3, #1
 8008f3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f40:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008f42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d104      	bne.n	8008f54 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8008f4a:	f001 fa23 	bl	800a394 <pvTaskIncrementMutexHeldCount>
 8008f4e:	4602      	mov	r2, r0
 8008f50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f52:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008f54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f56:	691b      	ldr	r3, [r3, #16]
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	d00f      	beq.n	8008f7c <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008f5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f5e:	3310      	adds	r3, #16
 8008f60:	4618      	mov	r0, r3
 8008f62:	f000 fec7 	bl	8009cf4 <xTaskRemoveFromEventList>
 8008f66:	4603      	mov	r3, r0
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d007      	beq.n	8008f7c <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008f6c:	4b54      	ldr	r3, [pc, #336]	@ (80090c0 <xQueueSemaphoreTake+0x21c>)
 8008f6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008f72:	601a      	str	r2, [r3, #0]
 8008f74:	f3bf 8f4f 	dsb	sy
 8008f78:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008f7c:	f002 f876 	bl	800b06c <vPortExitCritical>
				return pdPASS;
 8008f80:	2301      	movs	r3, #1
 8008f82:	e098      	b.n	80090b6 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008f84:	683b      	ldr	r3, [r7, #0]
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d112      	bne.n	8008fb0 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8008f8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d00b      	beq.n	8008fa8 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8008f90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f94:	f383 8811 	msr	BASEPRI, r3
 8008f98:	f3bf 8f6f 	isb	sy
 8008f9c:	f3bf 8f4f 	dsb	sy
 8008fa0:	617b      	str	r3, [r7, #20]
}
 8008fa2:	bf00      	nop
 8008fa4:	bf00      	nop
 8008fa6:	e7fd      	b.n	8008fa4 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8008fa8:	f002 f860 	bl	800b06c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008fac:	2300      	movs	r3, #0
 8008fae:	e082      	b.n	80090b6 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008fb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d106      	bne.n	8008fc4 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008fb6:	f107 030c 	add.w	r3, r7, #12
 8008fba:	4618      	mov	r0, r3
 8008fbc:	f000 fefe 	bl	8009dbc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008fc0:	2301      	movs	r3, #1
 8008fc2:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008fc4:	f002 f852 	bl	800b06c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008fc8:	f000 fc66 	bl	8009898 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008fcc:	f002 f81c 	bl	800b008 <vPortEnterCritical>
 8008fd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008fd2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008fd6:	b25b      	sxtb	r3, r3
 8008fd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008fdc:	d103      	bne.n	8008fe6 <xQueueSemaphoreTake+0x142>
 8008fde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008fe0:	2200      	movs	r2, #0
 8008fe2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008fe6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008fe8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008fec:	b25b      	sxtb	r3, r3
 8008fee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ff2:	d103      	bne.n	8008ffc <xQueueSemaphoreTake+0x158>
 8008ff4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ff6:	2200      	movs	r2, #0
 8008ff8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008ffc:	f002 f836 	bl	800b06c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009000:	463a      	mov	r2, r7
 8009002:	f107 030c 	add.w	r3, r7, #12
 8009006:	4611      	mov	r1, r2
 8009008:	4618      	mov	r0, r3
 800900a:	f000 feed 	bl	8009de8 <xTaskCheckForTimeOut>
 800900e:	4603      	mov	r3, r0
 8009010:	2b00      	cmp	r3, #0
 8009012:	d132      	bne.n	800907a <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009014:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009016:	f000 f94f 	bl	80092b8 <prvIsQueueEmpty>
 800901a:	4603      	mov	r3, r0
 800901c:	2b00      	cmp	r3, #0
 800901e:	d026      	beq.n	800906e <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009020:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	2b00      	cmp	r3, #0
 8009026:	d109      	bne.n	800903c <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8009028:	f001 ffee 	bl	800b008 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800902c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800902e:	689b      	ldr	r3, [r3, #8]
 8009030:	4618      	mov	r0, r3
 8009032:	f001 f853 	bl	800a0dc <xTaskPriorityInherit>
 8009036:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8009038:	f002 f818 	bl	800b06c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800903c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800903e:	3324      	adds	r3, #36	@ 0x24
 8009040:	683a      	ldr	r2, [r7, #0]
 8009042:	4611      	mov	r1, r2
 8009044:	4618      	mov	r0, r3
 8009046:	f000 fe03 	bl	8009c50 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800904a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800904c:	f000 f8e2 	bl	8009214 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009050:	f000 fc30 	bl	80098b4 <xTaskResumeAll>
 8009054:	4603      	mov	r3, r0
 8009056:	2b00      	cmp	r3, #0
 8009058:	f47f af67 	bne.w	8008f2a <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800905c:	4b18      	ldr	r3, [pc, #96]	@ (80090c0 <xQueueSemaphoreTake+0x21c>)
 800905e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009062:	601a      	str	r2, [r3, #0]
 8009064:	f3bf 8f4f 	dsb	sy
 8009068:	f3bf 8f6f 	isb	sy
 800906c:	e75d      	b.n	8008f2a <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800906e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009070:	f000 f8d0 	bl	8009214 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009074:	f000 fc1e 	bl	80098b4 <xTaskResumeAll>
 8009078:	e757      	b.n	8008f2a <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800907a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800907c:	f000 f8ca 	bl	8009214 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009080:	f000 fc18 	bl	80098b4 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009084:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009086:	f000 f917 	bl	80092b8 <prvIsQueueEmpty>
 800908a:	4603      	mov	r3, r0
 800908c:	2b00      	cmp	r3, #0
 800908e:	f43f af4c 	beq.w	8008f2a <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8009092:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009094:	2b00      	cmp	r3, #0
 8009096:	d00d      	beq.n	80090b4 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8009098:	f001 ffb6 	bl	800b008 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800909c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800909e:	f000 f811 	bl	80090c4 <prvGetDisinheritPriorityAfterTimeout>
 80090a2:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80090a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090a6:	689b      	ldr	r3, [r3, #8]
 80090a8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80090aa:	4618      	mov	r0, r3
 80090ac:	f001 f8ee 	bl	800a28c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80090b0:	f001 ffdc 	bl	800b06c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80090b4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80090b6:	4618      	mov	r0, r3
 80090b8:	3738      	adds	r7, #56	@ 0x38
 80090ba:	46bd      	mov	sp, r7
 80090bc:	bd80      	pop	{r7, pc}
 80090be:	bf00      	nop
 80090c0:	e000ed04 	.word	0xe000ed04

080090c4 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80090c4:	b480      	push	{r7}
 80090c6:	b085      	sub	sp, #20
 80090c8:	af00      	add	r7, sp, #0
 80090ca:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d006      	beq.n	80090e2 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 80090de:	60fb      	str	r3, [r7, #12]
 80090e0:	e001      	b.n	80090e6 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80090e2:	2300      	movs	r3, #0
 80090e4:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80090e6:	68fb      	ldr	r3, [r7, #12]
	}
 80090e8:	4618      	mov	r0, r3
 80090ea:	3714      	adds	r7, #20
 80090ec:	46bd      	mov	sp, r7
 80090ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090f2:	4770      	bx	lr

080090f4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80090f4:	b580      	push	{r7, lr}
 80090f6:	b086      	sub	sp, #24
 80090f8:	af00      	add	r7, sp, #0
 80090fa:	60f8      	str	r0, [r7, #12]
 80090fc:	60b9      	str	r1, [r7, #8]
 80090fe:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009100:	2300      	movs	r3, #0
 8009102:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009108:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800910e:	2b00      	cmp	r3, #0
 8009110:	d10d      	bne.n	800912e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	2b00      	cmp	r3, #0
 8009118:	d14d      	bne.n	80091b6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	689b      	ldr	r3, [r3, #8]
 800911e:	4618      	mov	r0, r3
 8009120:	f001 f844 	bl	800a1ac <xTaskPriorityDisinherit>
 8009124:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	2200      	movs	r2, #0
 800912a:	609a      	str	r2, [r3, #8]
 800912c:	e043      	b.n	80091b6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	2b00      	cmp	r3, #0
 8009132:	d119      	bne.n	8009168 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	6858      	ldr	r0, [r3, #4]
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800913c:	461a      	mov	r2, r3
 800913e:	68b9      	ldr	r1, [r7, #8]
 8009140:	f003 f8fb 	bl	800c33a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	685a      	ldr	r2, [r3, #4]
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800914c:	441a      	add	r2, r3
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	685a      	ldr	r2, [r3, #4]
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	689b      	ldr	r3, [r3, #8]
 800915a:	429a      	cmp	r2, r3
 800915c:	d32b      	bcc.n	80091b6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	681a      	ldr	r2, [r3, #0]
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	605a      	str	r2, [r3, #4]
 8009166:	e026      	b.n	80091b6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	68d8      	ldr	r0, [r3, #12]
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009170:	461a      	mov	r2, r3
 8009172:	68b9      	ldr	r1, [r7, #8]
 8009174:	f003 f8e1 	bl	800c33a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	68da      	ldr	r2, [r3, #12]
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009180:	425b      	negs	r3, r3
 8009182:	441a      	add	r2, r3
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	68da      	ldr	r2, [r3, #12]
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	429a      	cmp	r2, r3
 8009192:	d207      	bcs.n	80091a4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009194:	68fb      	ldr	r3, [r7, #12]
 8009196:	689a      	ldr	r2, [r3, #8]
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800919c:	425b      	negs	r3, r3
 800919e:	441a      	add	r2, r3
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	2b02      	cmp	r3, #2
 80091a8:	d105      	bne.n	80091b6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80091aa:	693b      	ldr	r3, [r7, #16]
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d002      	beq.n	80091b6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80091b0:	693b      	ldr	r3, [r7, #16]
 80091b2:	3b01      	subs	r3, #1
 80091b4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80091b6:	693b      	ldr	r3, [r7, #16]
 80091b8:	1c5a      	adds	r2, r3, #1
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80091be:	697b      	ldr	r3, [r7, #20]
}
 80091c0:	4618      	mov	r0, r3
 80091c2:	3718      	adds	r7, #24
 80091c4:	46bd      	mov	sp, r7
 80091c6:	bd80      	pop	{r7, pc}

080091c8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80091c8:	b580      	push	{r7, lr}
 80091ca:	b082      	sub	sp, #8
 80091cc:	af00      	add	r7, sp, #0
 80091ce:	6078      	str	r0, [r7, #4]
 80091d0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d018      	beq.n	800920c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	68da      	ldr	r2, [r3, #12]
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091e2:	441a      	add	r2, r3
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	68da      	ldr	r2, [r3, #12]
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	689b      	ldr	r3, [r3, #8]
 80091f0:	429a      	cmp	r2, r3
 80091f2:	d303      	bcc.n	80091fc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	681a      	ldr	r2, [r3, #0]
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	68d9      	ldr	r1, [r3, #12]
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009204:	461a      	mov	r2, r3
 8009206:	6838      	ldr	r0, [r7, #0]
 8009208:	f003 f897 	bl	800c33a <memcpy>
	}
}
 800920c:	bf00      	nop
 800920e:	3708      	adds	r7, #8
 8009210:	46bd      	mov	sp, r7
 8009212:	bd80      	pop	{r7, pc}

08009214 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009214:	b580      	push	{r7, lr}
 8009216:	b084      	sub	sp, #16
 8009218:	af00      	add	r7, sp, #0
 800921a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800921c:	f001 fef4 	bl	800b008 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009226:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009228:	e011      	b.n	800924e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800922e:	2b00      	cmp	r3, #0
 8009230:	d012      	beq.n	8009258 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	3324      	adds	r3, #36	@ 0x24
 8009236:	4618      	mov	r0, r3
 8009238:	f000 fd5c 	bl	8009cf4 <xTaskRemoveFromEventList>
 800923c:	4603      	mov	r3, r0
 800923e:	2b00      	cmp	r3, #0
 8009240:	d001      	beq.n	8009246 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8009242:	f000 fe35 	bl	8009eb0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8009246:	7bfb      	ldrb	r3, [r7, #15]
 8009248:	3b01      	subs	r3, #1
 800924a:	b2db      	uxtb	r3, r3
 800924c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800924e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009252:	2b00      	cmp	r3, #0
 8009254:	dce9      	bgt.n	800922a <prvUnlockQueue+0x16>
 8009256:	e000      	b.n	800925a <prvUnlockQueue+0x46>
					break;
 8009258:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	22ff      	movs	r2, #255	@ 0xff
 800925e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8009262:	f001 ff03 	bl	800b06c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8009266:	f001 fecf 	bl	800b008 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009270:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009272:	e011      	b.n	8009298 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	691b      	ldr	r3, [r3, #16]
 8009278:	2b00      	cmp	r3, #0
 800927a:	d012      	beq.n	80092a2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	3310      	adds	r3, #16
 8009280:	4618      	mov	r0, r3
 8009282:	f000 fd37 	bl	8009cf4 <xTaskRemoveFromEventList>
 8009286:	4603      	mov	r3, r0
 8009288:	2b00      	cmp	r3, #0
 800928a:	d001      	beq.n	8009290 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800928c:	f000 fe10 	bl	8009eb0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009290:	7bbb      	ldrb	r3, [r7, #14]
 8009292:	3b01      	subs	r3, #1
 8009294:	b2db      	uxtb	r3, r3
 8009296:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009298:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800929c:	2b00      	cmp	r3, #0
 800929e:	dce9      	bgt.n	8009274 <prvUnlockQueue+0x60>
 80092a0:	e000      	b.n	80092a4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80092a2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	22ff      	movs	r2, #255	@ 0xff
 80092a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80092ac:	f001 fede 	bl	800b06c <vPortExitCritical>
}
 80092b0:	bf00      	nop
 80092b2:	3710      	adds	r7, #16
 80092b4:	46bd      	mov	sp, r7
 80092b6:	bd80      	pop	{r7, pc}

080092b8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80092b8:	b580      	push	{r7, lr}
 80092ba:	b084      	sub	sp, #16
 80092bc:	af00      	add	r7, sp, #0
 80092be:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80092c0:	f001 fea2 	bl	800b008 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d102      	bne.n	80092d2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80092cc:	2301      	movs	r3, #1
 80092ce:	60fb      	str	r3, [r7, #12]
 80092d0:	e001      	b.n	80092d6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80092d2:	2300      	movs	r3, #0
 80092d4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80092d6:	f001 fec9 	bl	800b06c <vPortExitCritical>

	return xReturn;
 80092da:	68fb      	ldr	r3, [r7, #12]
}
 80092dc:	4618      	mov	r0, r3
 80092de:	3710      	adds	r7, #16
 80092e0:	46bd      	mov	sp, r7
 80092e2:	bd80      	pop	{r7, pc}

080092e4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80092e4:	b580      	push	{r7, lr}
 80092e6:	b084      	sub	sp, #16
 80092e8:	af00      	add	r7, sp, #0
 80092ea:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80092ec:	f001 fe8c 	bl	800b008 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80092f8:	429a      	cmp	r2, r3
 80092fa:	d102      	bne.n	8009302 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80092fc:	2301      	movs	r3, #1
 80092fe:	60fb      	str	r3, [r7, #12]
 8009300:	e001      	b.n	8009306 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8009302:	2300      	movs	r3, #0
 8009304:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009306:	f001 feb1 	bl	800b06c <vPortExitCritical>

	return xReturn;
 800930a:	68fb      	ldr	r3, [r7, #12]
}
 800930c:	4618      	mov	r0, r3
 800930e:	3710      	adds	r7, #16
 8009310:	46bd      	mov	sp, r7
 8009312:	bd80      	pop	{r7, pc}

08009314 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8009314:	b480      	push	{r7}
 8009316:	b085      	sub	sp, #20
 8009318:	af00      	add	r7, sp, #0
 800931a:	6078      	str	r0, [r7, #4]
 800931c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800931e:	2300      	movs	r3, #0
 8009320:	60fb      	str	r3, [r7, #12]
 8009322:	e014      	b.n	800934e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8009324:	4a0f      	ldr	r2, [pc, #60]	@ (8009364 <vQueueAddToRegistry+0x50>)
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800932c:	2b00      	cmp	r3, #0
 800932e:	d10b      	bne.n	8009348 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8009330:	490c      	ldr	r1, [pc, #48]	@ (8009364 <vQueueAddToRegistry+0x50>)
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	683a      	ldr	r2, [r7, #0]
 8009336:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800933a:	4a0a      	ldr	r2, [pc, #40]	@ (8009364 <vQueueAddToRegistry+0x50>)
 800933c:	68fb      	ldr	r3, [r7, #12]
 800933e:	00db      	lsls	r3, r3, #3
 8009340:	4413      	add	r3, r2
 8009342:	687a      	ldr	r2, [r7, #4]
 8009344:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8009346:	e006      	b.n	8009356 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	3301      	adds	r3, #1
 800934c:	60fb      	str	r3, [r7, #12]
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	2b07      	cmp	r3, #7
 8009352:	d9e7      	bls.n	8009324 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8009354:	bf00      	nop
 8009356:	bf00      	nop
 8009358:	3714      	adds	r7, #20
 800935a:	46bd      	mov	sp, r7
 800935c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009360:	4770      	bx	lr
 8009362:	bf00      	nop
 8009364:	2000479c 	.word	0x2000479c

08009368 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009368:	b580      	push	{r7, lr}
 800936a:	b086      	sub	sp, #24
 800936c:	af00      	add	r7, sp, #0
 800936e:	60f8      	str	r0, [r7, #12]
 8009370:	60b9      	str	r1, [r7, #8]
 8009372:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8009378:	f001 fe46 	bl	800b008 <vPortEnterCritical>
 800937c:	697b      	ldr	r3, [r7, #20]
 800937e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009382:	b25b      	sxtb	r3, r3
 8009384:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009388:	d103      	bne.n	8009392 <vQueueWaitForMessageRestricted+0x2a>
 800938a:	697b      	ldr	r3, [r7, #20]
 800938c:	2200      	movs	r2, #0
 800938e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009392:	697b      	ldr	r3, [r7, #20]
 8009394:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009398:	b25b      	sxtb	r3, r3
 800939a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800939e:	d103      	bne.n	80093a8 <vQueueWaitForMessageRestricted+0x40>
 80093a0:	697b      	ldr	r3, [r7, #20]
 80093a2:	2200      	movs	r2, #0
 80093a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80093a8:	f001 fe60 	bl	800b06c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80093ac:	697b      	ldr	r3, [r7, #20]
 80093ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d106      	bne.n	80093c2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80093b4:	697b      	ldr	r3, [r7, #20]
 80093b6:	3324      	adds	r3, #36	@ 0x24
 80093b8:	687a      	ldr	r2, [r7, #4]
 80093ba:	68b9      	ldr	r1, [r7, #8]
 80093bc:	4618      	mov	r0, r3
 80093be:	f000 fc6d 	bl	8009c9c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80093c2:	6978      	ldr	r0, [r7, #20]
 80093c4:	f7ff ff26 	bl	8009214 <prvUnlockQueue>
	}
 80093c8:	bf00      	nop
 80093ca:	3718      	adds	r7, #24
 80093cc:	46bd      	mov	sp, r7
 80093ce:	bd80      	pop	{r7, pc}

080093d0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80093d0:	b580      	push	{r7, lr}
 80093d2:	b08e      	sub	sp, #56	@ 0x38
 80093d4:	af04      	add	r7, sp, #16
 80093d6:	60f8      	str	r0, [r7, #12]
 80093d8:	60b9      	str	r1, [r7, #8]
 80093da:	607a      	str	r2, [r7, #4]
 80093dc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80093de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d10b      	bne.n	80093fc <xTaskCreateStatic+0x2c>
	__asm volatile
 80093e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093e8:	f383 8811 	msr	BASEPRI, r3
 80093ec:	f3bf 8f6f 	isb	sy
 80093f0:	f3bf 8f4f 	dsb	sy
 80093f4:	623b      	str	r3, [r7, #32]
}
 80093f6:	bf00      	nop
 80093f8:	bf00      	nop
 80093fa:	e7fd      	b.n	80093f8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80093fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d10b      	bne.n	800941a <xTaskCreateStatic+0x4a>
	__asm volatile
 8009402:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009406:	f383 8811 	msr	BASEPRI, r3
 800940a:	f3bf 8f6f 	isb	sy
 800940e:	f3bf 8f4f 	dsb	sy
 8009412:	61fb      	str	r3, [r7, #28]
}
 8009414:	bf00      	nop
 8009416:	bf00      	nop
 8009418:	e7fd      	b.n	8009416 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800941a:	23a8      	movs	r3, #168	@ 0xa8
 800941c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800941e:	693b      	ldr	r3, [r7, #16]
 8009420:	2ba8      	cmp	r3, #168	@ 0xa8
 8009422:	d00b      	beq.n	800943c <xTaskCreateStatic+0x6c>
	__asm volatile
 8009424:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009428:	f383 8811 	msr	BASEPRI, r3
 800942c:	f3bf 8f6f 	isb	sy
 8009430:	f3bf 8f4f 	dsb	sy
 8009434:	61bb      	str	r3, [r7, #24]
}
 8009436:	bf00      	nop
 8009438:	bf00      	nop
 800943a:	e7fd      	b.n	8009438 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800943c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800943e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009440:	2b00      	cmp	r3, #0
 8009442:	d01e      	beq.n	8009482 <xTaskCreateStatic+0xb2>
 8009444:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009446:	2b00      	cmp	r3, #0
 8009448:	d01b      	beq.n	8009482 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800944a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800944c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800944e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009450:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009452:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009454:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009456:	2202      	movs	r2, #2
 8009458:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800945c:	2300      	movs	r3, #0
 800945e:	9303      	str	r3, [sp, #12]
 8009460:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009462:	9302      	str	r3, [sp, #8]
 8009464:	f107 0314 	add.w	r3, r7, #20
 8009468:	9301      	str	r3, [sp, #4]
 800946a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800946c:	9300      	str	r3, [sp, #0]
 800946e:	683b      	ldr	r3, [r7, #0]
 8009470:	687a      	ldr	r2, [r7, #4]
 8009472:	68b9      	ldr	r1, [r7, #8]
 8009474:	68f8      	ldr	r0, [r7, #12]
 8009476:	f000 f851 	bl	800951c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800947a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800947c:	f000 f8f6 	bl	800966c <prvAddNewTaskToReadyList>
 8009480:	e001      	b.n	8009486 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8009482:	2300      	movs	r3, #0
 8009484:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8009486:	697b      	ldr	r3, [r7, #20]
	}
 8009488:	4618      	mov	r0, r3
 800948a:	3728      	adds	r7, #40	@ 0x28
 800948c:	46bd      	mov	sp, r7
 800948e:	bd80      	pop	{r7, pc}

08009490 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009490:	b580      	push	{r7, lr}
 8009492:	b08c      	sub	sp, #48	@ 0x30
 8009494:	af04      	add	r7, sp, #16
 8009496:	60f8      	str	r0, [r7, #12]
 8009498:	60b9      	str	r1, [r7, #8]
 800949a:	603b      	str	r3, [r7, #0]
 800949c:	4613      	mov	r3, r2
 800949e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80094a0:	88fb      	ldrh	r3, [r7, #6]
 80094a2:	009b      	lsls	r3, r3, #2
 80094a4:	4618      	mov	r0, r3
 80094a6:	f001 fed1 	bl	800b24c <pvPortMalloc>
 80094aa:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80094ac:	697b      	ldr	r3, [r7, #20]
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	d00e      	beq.n	80094d0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80094b2:	20a8      	movs	r0, #168	@ 0xa8
 80094b4:	f001 feca 	bl	800b24c <pvPortMalloc>
 80094b8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80094ba:	69fb      	ldr	r3, [r7, #28]
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d003      	beq.n	80094c8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80094c0:	69fb      	ldr	r3, [r7, #28]
 80094c2:	697a      	ldr	r2, [r7, #20]
 80094c4:	631a      	str	r2, [r3, #48]	@ 0x30
 80094c6:	e005      	b.n	80094d4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80094c8:	6978      	ldr	r0, [r7, #20]
 80094ca:	f001 ff8d 	bl	800b3e8 <vPortFree>
 80094ce:	e001      	b.n	80094d4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80094d0:	2300      	movs	r3, #0
 80094d2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80094d4:	69fb      	ldr	r3, [r7, #28]
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d017      	beq.n	800950a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80094da:	69fb      	ldr	r3, [r7, #28]
 80094dc:	2200      	movs	r2, #0
 80094de:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80094e2:	88fa      	ldrh	r2, [r7, #6]
 80094e4:	2300      	movs	r3, #0
 80094e6:	9303      	str	r3, [sp, #12]
 80094e8:	69fb      	ldr	r3, [r7, #28]
 80094ea:	9302      	str	r3, [sp, #8]
 80094ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094ee:	9301      	str	r3, [sp, #4]
 80094f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094f2:	9300      	str	r3, [sp, #0]
 80094f4:	683b      	ldr	r3, [r7, #0]
 80094f6:	68b9      	ldr	r1, [r7, #8]
 80094f8:	68f8      	ldr	r0, [r7, #12]
 80094fa:	f000 f80f 	bl	800951c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80094fe:	69f8      	ldr	r0, [r7, #28]
 8009500:	f000 f8b4 	bl	800966c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009504:	2301      	movs	r3, #1
 8009506:	61bb      	str	r3, [r7, #24]
 8009508:	e002      	b.n	8009510 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800950a:	f04f 33ff 	mov.w	r3, #4294967295
 800950e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009510:	69bb      	ldr	r3, [r7, #24]
	}
 8009512:	4618      	mov	r0, r3
 8009514:	3720      	adds	r7, #32
 8009516:	46bd      	mov	sp, r7
 8009518:	bd80      	pop	{r7, pc}
	...

0800951c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800951c:	b580      	push	{r7, lr}
 800951e:	b088      	sub	sp, #32
 8009520:	af00      	add	r7, sp, #0
 8009522:	60f8      	str	r0, [r7, #12]
 8009524:	60b9      	str	r1, [r7, #8]
 8009526:	607a      	str	r2, [r7, #4]
 8009528:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800952a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800952c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	009b      	lsls	r3, r3, #2
 8009532:	461a      	mov	r2, r3
 8009534:	21a5      	movs	r1, #165	@ 0xa5
 8009536:	f002 fe1a 	bl	800c16e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800953a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800953c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8009544:	3b01      	subs	r3, #1
 8009546:	009b      	lsls	r3, r3, #2
 8009548:	4413      	add	r3, r2
 800954a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800954c:	69bb      	ldr	r3, [r7, #24]
 800954e:	f023 0307 	bic.w	r3, r3, #7
 8009552:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009554:	69bb      	ldr	r3, [r7, #24]
 8009556:	f003 0307 	and.w	r3, r3, #7
 800955a:	2b00      	cmp	r3, #0
 800955c:	d00b      	beq.n	8009576 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800955e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009562:	f383 8811 	msr	BASEPRI, r3
 8009566:	f3bf 8f6f 	isb	sy
 800956a:	f3bf 8f4f 	dsb	sy
 800956e:	617b      	str	r3, [r7, #20]
}
 8009570:	bf00      	nop
 8009572:	bf00      	nop
 8009574:	e7fd      	b.n	8009572 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009576:	68bb      	ldr	r3, [r7, #8]
 8009578:	2b00      	cmp	r3, #0
 800957a:	d01f      	beq.n	80095bc <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800957c:	2300      	movs	r3, #0
 800957e:	61fb      	str	r3, [r7, #28]
 8009580:	e012      	b.n	80095a8 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009582:	68ba      	ldr	r2, [r7, #8]
 8009584:	69fb      	ldr	r3, [r7, #28]
 8009586:	4413      	add	r3, r2
 8009588:	7819      	ldrb	r1, [r3, #0]
 800958a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800958c:	69fb      	ldr	r3, [r7, #28]
 800958e:	4413      	add	r3, r2
 8009590:	3334      	adds	r3, #52	@ 0x34
 8009592:	460a      	mov	r2, r1
 8009594:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009596:	68ba      	ldr	r2, [r7, #8]
 8009598:	69fb      	ldr	r3, [r7, #28]
 800959a:	4413      	add	r3, r2
 800959c:	781b      	ldrb	r3, [r3, #0]
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d006      	beq.n	80095b0 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80095a2:	69fb      	ldr	r3, [r7, #28]
 80095a4:	3301      	adds	r3, #1
 80095a6:	61fb      	str	r3, [r7, #28]
 80095a8:	69fb      	ldr	r3, [r7, #28]
 80095aa:	2b0f      	cmp	r3, #15
 80095ac:	d9e9      	bls.n	8009582 <prvInitialiseNewTask+0x66>
 80095ae:	e000      	b.n	80095b2 <prvInitialiseNewTask+0x96>
			{
				break;
 80095b0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80095b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095b4:	2200      	movs	r2, #0
 80095b6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80095ba:	e003      	b.n	80095c4 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80095bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095be:	2200      	movs	r2, #0
 80095c0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80095c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095c6:	2b37      	cmp	r3, #55	@ 0x37
 80095c8:	d901      	bls.n	80095ce <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80095ca:	2337      	movs	r3, #55	@ 0x37
 80095cc:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80095ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095d0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80095d2:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80095d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095d6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80095d8:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80095da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095dc:	2200      	movs	r2, #0
 80095de:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80095e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095e2:	3304      	adds	r3, #4
 80095e4:	4618      	mov	r0, r3
 80095e6:	f7fe ffcf 	bl	8008588 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80095ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095ec:	3318      	adds	r3, #24
 80095ee:	4618      	mov	r0, r3
 80095f0:	f7fe ffca 	bl	8008588 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80095f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80095f8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80095fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095fc:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009600:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009602:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009604:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009606:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009608:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800960a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800960c:	2200      	movs	r2, #0
 800960e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009612:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009614:	2200      	movs	r2, #0
 8009616:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800961a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800961c:	3354      	adds	r3, #84	@ 0x54
 800961e:	224c      	movs	r2, #76	@ 0x4c
 8009620:	2100      	movs	r1, #0
 8009622:	4618      	mov	r0, r3
 8009624:	f002 fda3 	bl	800c16e <memset>
 8009628:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800962a:	4a0d      	ldr	r2, [pc, #52]	@ (8009660 <prvInitialiseNewTask+0x144>)
 800962c:	659a      	str	r2, [r3, #88]	@ 0x58
 800962e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009630:	4a0c      	ldr	r2, [pc, #48]	@ (8009664 <prvInitialiseNewTask+0x148>)
 8009632:	65da      	str	r2, [r3, #92]	@ 0x5c
 8009634:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009636:	4a0c      	ldr	r2, [pc, #48]	@ (8009668 <prvInitialiseNewTask+0x14c>)
 8009638:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800963a:	683a      	ldr	r2, [r7, #0]
 800963c:	68f9      	ldr	r1, [r7, #12]
 800963e:	69b8      	ldr	r0, [r7, #24]
 8009640:	f001 fbb0 	bl	800ada4 <pxPortInitialiseStack>
 8009644:	4602      	mov	r2, r0
 8009646:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009648:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800964a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800964c:	2b00      	cmp	r3, #0
 800964e:	d002      	beq.n	8009656 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009650:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009652:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009654:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009656:	bf00      	nop
 8009658:	3720      	adds	r7, #32
 800965a:	46bd      	mov	sp, r7
 800965c:	bd80      	pop	{r7, pc}
 800965e:	bf00      	nop
 8009660:	20008a30 	.word	0x20008a30
 8009664:	20008a98 	.word	0x20008a98
 8009668:	20008b00 	.word	0x20008b00

0800966c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800966c:	b580      	push	{r7, lr}
 800966e:	b082      	sub	sp, #8
 8009670:	af00      	add	r7, sp, #0
 8009672:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009674:	f001 fcc8 	bl	800b008 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009678:	4b2d      	ldr	r3, [pc, #180]	@ (8009730 <prvAddNewTaskToReadyList+0xc4>)
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	3301      	adds	r3, #1
 800967e:	4a2c      	ldr	r2, [pc, #176]	@ (8009730 <prvAddNewTaskToReadyList+0xc4>)
 8009680:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009682:	4b2c      	ldr	r3, [pc, #176]	@ (8009734 <prvAddNewTaskToReadyList+0xc8>)
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	2b00      	cmp	r3, #0
 8009688:	d109      	bne.n	800969e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800968a:	4a2a      	ldr	r2, [pc, #168]	@ (8009734 <prvAddNewTaskToReadyList+0xc8>)
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009690:	4b27      	ldr	r3, [pc, #156]	@ (8009730 <prvAddNewTaskToReadyList+0xc4>)
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	2b01      	cmp	r3, #1
 8009696:	d110      	bne.n	80096ba <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009698:	f000 fc2e 	bl	8009ef8 <prvInitialiseTaskLists>
 800969c:	e00d      	b.n	80096ba <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800969e:	4b26      	ldr	r3, [pc, #152]	@ (8009738 <prvAddNewTaskToReadyList+0xcc>)
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d109      	bne.n	80096ba <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80096a6:	4b23      	ldr	r3, [pc, #140]	@ (8009734 <prvAddNewTaskToReadyList+0xc8>)
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096b0:	429a      	cmp	r2, r3
 80096b2:	d802      	bhi.n	80096ba <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80096b4:	4a1f      	ldr	r2, [pc, #124]	@ (8009734 <prvAddNewTaskToReadyList+0xc8>)
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80096ba:	4b20      	ldr	r3, [pc, #128]	@ (800973c <prvAddNewTaskToReadyList+0xd0>)
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	3301      	adds	r3, #1
 80096c0:	4a1e      	ldr	r2, [pc, #120]	@ (800973c <prvAddNewTaskToReadyList+0xd0>)
 80096c2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80096c4:	4b1d      	ldr	r3, [pc, #116]	@ (800973c <prvAddNewTaskToReadyList+0xd0>)
 80096c6:	681a      	ldr	r2, [r3, #0]
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80096d0:	4b1b      	ldr	r3, [pc, #108]	@ (8009740 <prvAddNewTaskToReadyList+0xd4>)
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	429a      	cmp	r2, r3
 80096d6:	d903      	bls.n	80096e0 <prvAddNewTaskToReadyList+0x74>
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096dc:	4a18      	ldr	r2, [pc, #96]	@ (8009740 <prvAddNewTaskToReadyList+0xd4>)
 80096de:	6013      	str	r3, [r2, #0]
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80096e4:	4613      	mov	r3, r2
 80096e6:	009b      	lsls	r3, r3, #2
 80096e8:	4413      	add	r3, r2
 80096ea:	009b      	lsls	r3, r3, #2
 80096ec:	4a15      	ldr	r2, [pc, #84]	@ (8009744 <prvAddNewTaskToReadyList+0xd8>)
 80096ee:	441a      	add	r2, r3
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	3304      	adds	r3, #4
 80096f4:	4619      	mov	r1, r3
 80096f6:	4610      	mov	r0, r2
 80096f8:	f7fe ff53 	bl	80085a2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80096fc:	f001 fcb6 	bl	800b06c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009700:	4b0d      	ldr	r3, [pc, #52]	@ (8009738 <prvAddNewTaskToReadyList+0xcc>)
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	2b00      	cmp	r3, #0
 8009706:	d00e      	beq.n	8009726 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009708:	4b0a      	ldr	r3, [pc, #40]	@ (8009734 <prvAddNewTaskToReadyList+0xc8>)
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009712:	429a      	cmp	r2, r3
 8009714:	d207      	bcs.n	8009726 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009716:	4b0c      	ldr	r3, [pc, #48]	@ (8009748 <prvAddNewTaskToReadyList+0xdc>)
 8009718:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800971c:	601a      	str	r2, [r3, #0]
 800971e:	f3bf 8f4f 	dsb	sy
 8009722:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009726:	bf00      	nop
 8009728:	3708      	adds	r7, #8
 800972a:	46bd      	mov	sp, r7
 800972c:	bd80      	pop	{r7, pc}
 800972e:	bf00      	nop
 8009730:	20004cb0 	.word	0x20004cb0
 8009734:	200047dc 	.word	0x200047dc
 8009738:	20004cbc 	.word	0x20004cbc
 800973c:	20004ccc 	.word	0x20004ccc
 8009740:	20004cb8 	.word	0x20004cb8
 8009744:	200047e0 	.word	0x200047e0
 8009748:	e000ed04 	.word	0xe000ed04

0800974c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800974c:	b580      	push	{r7, lr}
 800974e:	b084      	sub	sp, #16
 8009750:	af00      	add	r7, sp, #0
 8009752:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009754:	2300      	movs	r3, #0
 8009756:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	2b00      	cmp	r3, #0
 800975c:	d018      	beq.n	8009790 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800975e:	4b14      	ldr	r3, [pc, #80]	@ (80097b0 <vTaskDelay+0x64>)
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	2b00      	cmp	r3, #0
 8009764:	d00b      	beq.n	800977e <vTaskDelay+0x32>
	__asm volatile
 8009766:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800976a:	f383 8811 	msr	BASEPRI, r3
 800976e:	f3bf 8f6f 	isb	sy
 8009772:	f3bf 8f4f 	dsb	sy
 8009776:	60bb      	str	r3, [r7, #8]
}
 8009778:	bf00      	nop
 800977a:	bf00      	nop
 800977c:	e7fd      	b.n	800977a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800977e:	f000 f88b 	bl	8009898 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009782:	2100      	movs	r1, #0
 8009784:	6878      	ldr	r0, [r7, #4]
 8009786:	f000 ff5f 	bl	800a648 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800978a:	f000 f893 	bl	80098b4 <xTaskResumeAll>
 800978e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	2b00      	cmp	r3, #0
 8009794:	d107      	bne.n	80097a6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8009796:	4b07      	ldr	r3, [pc, #28]	@ (80097b4 <vTaskDelay+0x68>)
 8009798:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800979c:	601a      	str	r2, [r3, #0]
 800979e:	f3bf 8f4f 	dsb	sy
 80097a2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80097a6:	bf00      	nop
 80097a8:	3710      	adds	r7, #16
 80097aa:	46bd      	mov	sp, r7
 80097ac:	bd80      	pop	{r7, pc}
 80097ae:	bf00      	nop
 80097b0:	20004cd8 	.word	0x20004cd8
 80097b4:	e000ed04 	.word	0xe000ed04

080097b8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80097b8:	b580      	push	{r7, lr}
 80097ba:	b08a      	sub	sp, #40	@ 0x28
 80097bc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80097be:	2300      	movs	r3, #0
 80097c0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80097c2:	2300      	movs	r3, #0
 80097c4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80097c6:	463a      	mov	r2, r7
 80097c8:	1d39      	adds	r1, r7, #4
 80097ca:	f107 0308 	add.w	r3, r7, #8
 80097ce:	4618      	mov	r0, r3
 80097d0:	f7fe fe86 	bl	80084e0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80097d4:	6839      	ldr	r1, [r7, #0]
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	68ba      	ldr	r2, [r7, #8]
 80097da:	9202      	str	r2, [sp, #8]
 80097dc:	9301      	str	r3, [sp, #4]
 80097de:	2300      	movs	r3, #0
 80097e0:	9300      	str	r3, [sp, #0]
 80097e2:	2300      	movs	r3, #0
 80097e4:	460a      	mov	r2, r1
 80097e6:	4924      	ldr	r1, [pc, #144]	@ (8009878 <vTaskStartScheduler+0xc0>)
 80097e8:	4824      	ldr	r0, [pc, #144]	@ (800987c <vTaskStartScheduler+0xc4>)
 80097ea:	f7ff fdf1 	bl	80093d0 <xTaskCreateStatic>
 80097ee:	4603      	mov	r3, r0
 80097f0:	4a23      	ldr	r2, [pc, #140]	@ (8009880 <vTaskStartScheduler+0xc8>)
 80097f2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80097f4:	4b22      	ldr	r3, [pc, #136]	@ (8009880 <vTaskStartScheduler+0xc8>)
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d002      	beq.n	8009802 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80097fc:	2301      	movs	r3, #1
 80097fe:	617b      	str	r3, [r7, #20]
 8009800:	e001      	b.n	8009806 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8009802:	2300      	movs	r3, #0
 8009804:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8009806:	697b      	ldr	r3, [r7, #20]
 8009808:	2b01      	cmp	r3, #1
 800980a:	d102      	bne.n	8009812 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800980c:	f000 ff70 	bl	800a6f0 <xTimerCreateTimerTask>
 8009810:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009812:	697b      	ldr	r3, [r7, #20]
 8009814:	2b01      	cmp	r3, #1
 8009816:	d11b      	bne.n	8009850 <vTaskStartScheduler+0x98>
	__asm volatile
 8009818:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800981c:	f383 8811 	msr	BASEPRI, r3
 8009820:	f3bf 8f6f 	isb	sy
 8009824:	f3bf 8f4f 	dsb	sy
 8009828:	613b      	str	r3, [r7, #16]
}
 800982a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800982c:	4b15      	ldr	r3, [pc, #84]	@ (8009884 <vTaskStartScheduler+0xcc>)
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	3354      	adds	r3, #84	@ 0x54
 8009832:	4a15      	ldr	r2, [pc, #84]	@ (8009888 <vTaskStartScheduler+0xd0>)
 8009834:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009836:	4b15      	ldr	r3, [pc, #84]	@ (800988c <vTaskStartScheduler+0xd4>)
 8009838:	f04f 32ff 	mov.w	r2, #4294967295
 800983c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800983e:	4b14      	ldr	r3, [pc, #80]	@ (8009890 <vTaskStartScheduler+0xd8>)
 8009840:	2201      	movs	r2, #1
 8009842:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009844:	4b13      	ldr	r3, [pc, #76]	@ (8009894 <vTaskStartScheduler+0xdc>)
 8009846:	2200      	movs	r2, #0
 8009848:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800984a:	f001 fb39 	bl	800aec0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800984e:	e00f      	b.n	8009870 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009850:	697b      	ldr	r3, [r7, #20]
 8009852:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009856:	d10b      	bne.n	8009870 <vTaskStartScheduler+0xb8>
	__asm volatile
 8009858:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800985c:	f383 8811 	msr	BASEPRI, r3
 8009860:	f3bf 8f6f 	isb	sy
 8009864:	f3bf 8f4f 	dsb	sy
 8009868:	60fb      	str	r3, [r7, #12]
}
 800986a:	bf00      	nop
 800986c:	bf00      	nop
 800986e:	e7fd      	b.n	800986c <vTaskStartScheduler+0xb4>
}
 8009870:	bf00      	nop
 8009872:	3718      	adds	r7, #24
 8009874:	46bd      	mov	sp, r7
 8009876:	bd80      	pop	{r7, pc}
 8009878:	0800efec 	.word	0x0800efec
 800987c:	08009ec9 	.word	0x08009ec9
 8009880:	20004cd4 	.word	0x20004cd4
 8009884:	200047dc 	.word	0x200047dc
 8009888:	200000e8 	.word	0x200000e8
 800988c:	20004cd0 	.word	0x20004cd0
 8009890:	20004cbc 	.word	0x20004cbc
 8009894:	20004cb4 	.word	0x20004cb4

08009898 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009898:	b480      	push	{r7}
 800989a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800989c:	4b04      	ldr	r3, [pc, #16]	@ (80098b0 <vTaskSuspendAll+0x18>)
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	3301      	adds	r3, #1
 80098a2:	4a03      	ldr	r2, [pc, #12]	@ (80098b0 <vTaskSuspendAll+0x18>)
 80098a4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80098a6:	bf00      	nop
 80098a8:	46bd      	mov	sp, r7
 80098aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ae:	4770      	bx	lr
 80098b0:	20004cd8 	.word	0x20004cd8

080098b4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80098b4:	b580      	push	{r7, lr}
 80098b6:	b084      	sub	sp, #16
 80098b8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80098ba:	2300      	movs	r3, #0
 80098bc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80098be:	2300      	movs	r3, #0
 80098c0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80098c2:	4b42      	ldr	r3, [pc, #264]	@ (80099cc <xTaskResumeAll+0x118>)
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d10b      	bne.n	80098e2 <xTaskResumeAll+0x2e>
	__asm volatile
 80098ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098ce:	f383 8811 	msr	BASEPRI, r3
 80098d2:	f3bf 8f6f 	isb	sy
 80098d6:	f3bf 8f4f 	dsb	sy
 80098da:	603b      	str	r3, [r7, #0]
}
 80098dc:	bf00      	nop
 80098de:	bf00      	nop
 80098e0:	e7fd      	b.n	80098de <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80098e2:	f001 fb91 	bl	800b008 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80098e6:	4b39      	ldr	r3, [pc, #228]	@ (80099cc <xTaskResumeAll+0x118>)
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	3b01      	subs	r3, #1
 80098ec:	4a37      	ldr	r2, [pc, #220]	@ (80099cc <xTaskResumeAll+0x118>)
 80098ee:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80098f0:	4b36      	ldr	r3, [pc, #216]	@ (80099cc <xTaskResumeAll+0x118>)
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d162      	bne.n	80099be <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80098f8:	4b35      	ldr	r3, [pc, #212]	@ (80099d0 <xTaskResumeAll+0x11c>)
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d05e      	beq.n	80099be <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009900:	e02f      	b.n	8009962 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009902:	4b34      	ldr	r3, [pc, #208]	@ (80099d4 <xTaskResumeAll+0x120>)
 8009904:	68db      	ldr	r3, [r3, #12]
 8009906:	68db      	ldr	r3, [r3, #12]
 8009908:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	3318      	adds	r3, #24
 800990e:	4618      	mov	r0, r3
 8009910:	f7fe fea4 	bl	800865c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	3304      	adds	r3, #4
 8009918:	4618      	mov	r0, r3
 800991a:	f7fe fe9f 	bl	800865c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009922:	4b2d      	ldr	r3, [pc, #180]	@ (80099d8 <xTaskResumeAll+0x124>)
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	429a      	cmp	r2, r3
 8009928:	d903      	bls.n	8009932 <xTaskResumeAll+0x7e>
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800992e:	4a2a      	ldr	r2, [pc, #168]	@ (80099d8 <xTaskResumeAll+0x124>)
 8009930:	6013      	str	r3, [r2, #0]
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009936:	4613      	mov	r3, r2
 8009938:	009b      	lsls	r3, r3, #2
 800993a:	4413      	add	r3, r2
 800993c:	009b      	lsls	r3, r3, #2
 800993e:	4a27      	ldr	r2, [pc, #156]	@ (80099dc <xTaskResumeAll+0x128>)
 8009940:	441a      	add	r2, r3
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	3304      	adds	r3, #4
 8009946:	4619      	mov	r1, r3
 8009948:	4610      	mov	r0, r2
 800994a:	f7fe fe2a 	bl	80085a2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009952:	4b23      	ldr	r3, [pc, #140]	@ (80099e0 <xTaskResumeAll+0x12c>)
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009958:	429a      	cmp	r2, r3
 800995a:	d302      	bcc.n	8009962 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800995c:	4b21      	ldr	r3, [pc, #132]	@ (80099e4 <xTaskResumeAll+0x130>)
 800995e:	2201      	movs	r2, #1
 8009960:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009962:	4b1c      	ldr	r3, [pc, #112]	@ (80099d4 <xTaskResumeAll+0x120>)
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	2b00      	cmp	r3, #0
 8009968:	d1cb      	bne.n	8009902 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800996a:	68fb      	ldr	r3, [r7, #12]
 800996c:	2b00      	cmp	r3, #0
 800996e:	d001      	beq.n	8009974 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009970:	f000 fb66 	bl	800a040 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009974:	4b1c      	ldr	r3, [pc, #112]	@ (80099e8 <xTaskResumeAll+0x134>)
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	2b00      	cmp	r3, #0
 800997e:	d010      	beq.n	80099a2 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009980:	f000 f846 	bl	8009a10 <xTaskIncrementTick>
 8009984:	4603      	mov	r3, r0
 8009986:	2b00      	cmp	r3, #0
 8009988:	d002      	beq.n	8009990 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800998a:	4b16      	ldr	r3, [pc, #88]	@ (80099e4 <xTaskResumeAll+0x130>)
 800998c:	2201      	movs	r2, #1
 800998e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	3b01      	subs	r3, #1
 8009994:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	2b00      	cmp	r3, #0
 800999a:	d1f1      	bne.n	8009980 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800999c:	4b12      	ldr	r3, [pc, #72]	@ (80099e8 <xTaskResumeAll+0x134>)
 800999e:	2200      	movs	r2, #0
 80099a0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80099a2:	4b10      	ldr	r3, [pc, #64]	@ (80099e4 <xTaskResumeAll+0x130>)
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	d009      	beq.n	80099be <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80099aa:	2301      	movs	r3, #1
 80099ac:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80099ae:	4b0f      	ldr	r3, [pc, #60]	@ (80099ec <xTaskResumeAll+0x138>)
 80099b0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80099b4:	601a      	str	r2, [r3, #0]
 80099b6:	f3bf 8f4f 	dsb	sy
 80099ba:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80099be:	f001 fb55 	bl	800b06c <vPortExitCritical>

	return xAlreadyYielded;
 80099c2:	68bb      	ldr	r3, [r7, #8]
}
 80099c4:	4618      	mov	r0, r3
 80099c6:	3710      	adds	r7, #16
 80099c8:	46bd      	mov	sp, r7
 80099ca:	bd80      	pop	{r7, pc}
 80099cc:	20004cd8 	.word	0x20004cd8
 80099d0:	20004cb0 	.word	0x20004cb0
 80099d4:	20004c70 	.word	0x20004c70
 80099d8:	20004cb8 	.word	0x20004cb8
 80099dc:	200047e0 	.word	0x200047e0
 80099e0:	200047dc 	.word	0x200047dc
 80099e4:	20004cc4 	.word	0x20004cc4
 80099e8:	20004cc0 	.word	0x20004cc0
 80099ec:	e000ed04 	.word	0xe000ed04

080099f0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80099f0:	b480      	push	{r7}
 80099f2:	b083      	sub	sp, #12
 80099f4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80099f6:	4b05      	ldr	r3, [pc, #20]	@ (8009a0c <xTaskGetTickCount+0x1c>)
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80099fc:	687b      	ldr	r3, [r7, #4]
}
 80099fe:	4618      	mov	r0, r3
 8009a00:	370c      	adds	r7, #12
 8009a02:	46bd      	mov	sp, r7
 8009a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a08:	4770      	bx	lr
 8009a0a:	bf00      	nop
 8009a0c:	20004cb4 	.word	0x20004cb4

08009a10 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009a10:	b580      	push	{r7, lr}
 8009a12:	b086      	sub	sp, #24
 8009a14:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009a16:	2300      	movs	r3, #0
 8009a18:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009a1a:	4b4f      	ldr	r3, [pc, #316]	@ (8009b58 <xTaskIncrementTick+0x148>)
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	f040 8090 	bne.w	8009b44 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009a24:	4b4d      	ldr	r3, [pc, #308]	@ (8009b5c <xTaskIncrementTick+0x14c>)
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	3301      	adds	r3, #1
 8009a2a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009a2c:	4a4b      	ldr	r2, [pc, #300]	@ (8009b5c <xTaskIncrementTick+0x14c>)
 8009a2e:	693b      	ldr	r3, [r7, #16]
 8009a30:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009a32:	693b      	ldr	r3, [r7, #16]
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d121      	bne.n	8009a7c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8009a38:	4b49      	ldr	r3, [pc, #292]	@ (8009b60 <xTaskIncrementTick+0x150>)
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	d00b      	beq.n	8009a5a <xTaskIncrementTick+0x4a>
	__asm volatile
 8009a42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a46:	f383 8811 	msr	BASEPRI, r3
 8009a4a:	f3bf 8f6f 	isb	sy
 8009a4e:	f3bf 8f4f 	dsb	sy
 8009a52:	603b      	str	r3, [r7, #0]
}
 8009a54:	bf00      	nop
 8009a56:	bf00      	nop
 8009a58:	e7fd      	b.n	8009a56 <xTaskIncrementTick+0x46>
 8009a5a:	4b41      	ldr	r3, [pc, #260]	@ (8009b60 <xTaskIncrementTick+0x150>)
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	60fb      	str	r3, [r7, #12]
 8009a60:	4b40      	ldr	r3, [pc, #256]	@ (8009b64 <xTaskIncrementTick+0x154>)
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	4a3e      	ldr	r2, [pc, #248]	@ (8009b60 <xTaskIncrementTick+0x150>)
 8009a66:	6013      	str	r3, [r2, #0]
 8009a68:	4a3e      	ldr	r2, [pc, #248]	@ (8009b64 <xTaskIncrementTick+0x154>)
 8009a6a:	68fb      	ldr	r3, [r7, #12]
 8009a6c:	6013      	str	r3, [r2, #0]
 8009a6e:	4b3e      	ldr	r3, [pc, #248]	@ (8009b68 <xTaskIncrementTick+0x158>)
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	3301      	adds	r3, #1
 8009a74:	4a3c      	ldr	r2, [pc, #240]	@ (8009b68 <xTaskIncrementTick+0x158>)
 8009a76:	6013      	str	r3, [r2, #0]
 8009a78:	f000 fae2 	bl	800a040 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009a7c:	4b3b      	ldr	r3, [pc, #236]	@ (8009b6c <xTaskIncrementTick+0x15c>)
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	693a      	ldr	r2, [r7, #16]
 8009a82:	429a      	cmp	r2, r3
 8009a84:	d349      	bcc.n	8009b1a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009a86:	4b36      	ldr	r3, [pc, #216]	@ (8009b60 <xTaskIncrementTick+0x150>)
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	d104      	bne.n	8009a9a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009a90:	4b36      	ldr	r3, [pc, #216]	@ (8009b6c <xTaskIncrementTick+0x15c>)
 8009a92:	f04f 32ff 	mov.w	r2, #4294967295
 8009a96:	601a      	str	r2, [r3, #0]
					break;
 8009a98:	e03f      	b.n	8009b1a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009a9a:	4b31      	ldr	r3, [pc, #196]	@ (8009b60 <xTaskIncrementTick+0x150>)
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	68db      	ldr	r3, [r3, #12]
 8009aa0:	68db      	ldr	r3, [r3, #12]
 8009aa2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009aa4:	68bb      	ldr	r3, [r7, #8]
 8009aa6:	685b      	ldr	r3, [r3, #4]
 8009aa8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009aaa:	693a      	ldr	r2, [r7, #16]
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	429a      	cmp	r2, r3
 8009ab0:	d203      	bcs.n	8009aba <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009ab2:	4a2e      	ldr	r2, [pc, #184]	@ (8009b6c <xTaskIncrementTick+0x15c>)
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009ab8:	e02f      	b.n	8009b1a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009aba:	68bb      	ldr	r3, [r7, #8]
 8009abc:	3304      	adds	r3, #4
 8009abe:	4618      	mov	r0, r3
 8009ac0:	f7fe fdcc 	bl	800865c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009ac4:	68bb      	ldr	r3, [r7, #8]
 8009ac6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	d004      	beq.n	8009ad6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009acc:	68bb      	ldr	r3, [r7, #8]
 8009ace:	3318      	adds	r3, #24
 8009ad0:	4618      	mov	r0, r3
 8009ad2:	f7fe fdc3 	bl	800865c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009ad6:	68bb      	ldr	r3, [r7, #8]
 8009ad8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ada:	4b25      	ldr	r3, [pc, #148]	@ (8009b70 <xTaskIncrementTick+0x160>)
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	429a      	cmp	r2, r3
 8009ae0:	d903      	bls.n	8009aea <xTaskIncrementTick+0xda>
 8009ae2:	68bb      	ldr	r3, [r7, #8]
 8009ae4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ae6:	4a22      	ldr	r2, [pc, #136]	@ (8009b70 <xTaskIncrementTick+0x160>)
 8009ae8:	6013      	str	r3, [r2, #0]
 8009aea:	68bb      	ldr	r3, [r7, #8]
 8009aec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009aee:	4613      	mov	r3, r2
 8009af0:	009b      	lsls	r3, r3, #2
 8009af2:	4413      	add	r3, r2
 8009af4:	009b      	lsls	r3, r3, #2
 8009af6:	4a1f      	ldr	r2, [pc, #124]	@ (8009b74 <xTaskIncrementTick+0x164>)
 8009af8:	441a      	add	r2, r3
 8009afa:	68bb      	ldr	r3, [r7, #8]
 8009afc:	3304      	adds	r3, #4
 8009afe:	4619      	mov	r1, r3
 8009b00:	4610      	mov	r0, r2
 8009b02:	f7fe fd4e 	bl	80085a2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009b06:	68bb      	ldr	r3, [r7, #8]
 8009b08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b0a:	4b1b      	ldr	r3, [pc, #108]	@ (8009b78 <xTaskIncrementTick+0x168>)
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b10:	429a      	cmp	r2, r3
 8009b12:	d3b8      	bcc.n	8009a86 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8009b14:	2301      	movs	r3, #1
 8009b16:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009b18:	e7b5      	b.n	8009a86 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009b1a:	4b17      	ldr	r3, [pc, #92]	@ (8009b78 <xTaskIncrementTick+0x168>)
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b20:	4914      	ldr	r1, [pc, #80]	@ (8009b74 <xTaskIncrementTick+0x164>)
 8009b22:	4613      	mov	r3, r2
 8009b24:	009b      	lsls	r3, r3, #2
 8009b26:	4413      	add	r3, r2
 8009b28:	009b      	lsls	r3, r3, #2
 8009b2a:	440b      	add	r3, r1
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	2b01      	cmp	r3, #1
 8009b30:	d901      	bls.n	8009b36 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8009b32:	2301      	movs	r3, #1
 8009b34:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8009b36:	4b11      	ldr	r3, [pc, #68]	@ (8009b7c <xTaskIncrementTick+0x16c>)
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	d007      	beq.n	8009b4e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8009b3e:	2301      	movs	r3, #1
 8009b40:	617b      	str	r3, [r7, #20]
 8009b42:	e004      	b.n	8009b4e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8009b44:	4b0e      	ldr	r3, [pc, #56]	@ (8009b80 <xTaskIncrementTick+0x170>)
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	3301      	adds	r3, #1
 8009b4a:	4a0d      	ldr	r2, [pc, #52]	@ (8009b80 <xTaskIncrementTick+0x170>)
 8009b4c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8009b4e:	697b      	ldr	r3, [r7, #20]
}
 8009b50:	4618      	mov	r0, r3
 8009b52:	3718      	adds	r7, #24
 8009b54:	46bd      	mov	sp, r7
 8009b56:	bd80      	pop	{r7, pc}
 8009b58:	20004cd8 	.word	0x20004cd8
 8009b5c:	20004cb4 	.word	0x20004cb4
 8009b60:	20004c68 	.word	0x20004c68
 8009b64:	20004c6c 	.word	0x20004c6c
 8009b68:	20004cc8 	.word	0x20004cc8
 8009b6c:	20004cd0 	.word	0x20004cd0
 8009b70:	20004cb8 	.word	0x20004cb8
 8009b74:	200047e0 	.word	0x200047e0
 8009b78:	200047dc 	.word	0x200047dc
 8009b7c:	20004cc4 	.word	0x20004cc4
 8009b80:	20004cc0 	.word	0x20004cc0

08009b84 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009b84:	b480      	push	{r7}
 8009b86:	b085      	sub	sp, #20
 8009b88:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009b8a:	4b2b      	ldr	r3, [pc, #172]	@ (8009c38 <vTaskSwitchContext+0xb4>)
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d003      	beq.n	8009b9a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009b92:	4b2a      	ldr	r3, [pc, #168]	@ (8009c3c <vTaskSwitchContext+0xb8>)
 8009b94:	2201      	movs	r2, #1
 8009b96:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009b98:	e047      	b.n	8009c2a <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8009b9a:	4b28      	ldr	r3, [pc, #160]	@ (8009c3c <vTaskSwitchContext+0xb8>)
 8009b9c:	2200      	movs	r2, #0
 8009b9e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009ba0:	4b27      	ldr	r3, [pc, #156]	@ (8009c40 <vTaskSwitchContext+0xbc>)
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	60fb      	str	r3, [r7, #12]
 8009ba6:	e011      	b.n	8009bcc <vTaskSwitchContext+0x48>
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d10b      	bne.n	8009bc6 <vTaskSwitchContext+0x42>
	__asm volatile
 8009bae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bb2:	f383 8811 	msr	BASEPRI, r3
 8009bb6:	f3bf 8f6f 	isb	sy
 8009bba:	f3bf 8f4f 	dsb	sy
 8009bbe:	607b      	str	r3, [r7, #4]
}
 8009bc0:	bf00      	nop
 8009bc2:	bf00      	nop
 8009bc4:	e7fd      	b.n	8009bc2 <vTaskSwitchContext+0x3e>
 8009bc6:	68fb      	ldr	r3, [r7, #12]
 8009bc8:	3b01      	subs	r3, #1
 8009bca:	60fb      	str	r3, [r7, #12]
 8009bcc:	491d      	ldr	r1, [pc, #116]	@ (8009c44 <vTaskSwitchContext+0xc0>)
 8009bce:	68fa      	ldr	r2, [r7, #12]
 8009bd0:	4613      	mov	r3, r2
 8009bd2:	009b      	lsls	r3, r3, #2
 8009bd4:	4413      	add	r3, r2
 8009bd6:	009b      	lsls	r3, r3, #2
 8009bd8:	440b      	add	r3, r1
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	d0e3      	beq.n	8009ba8 <vTaskSwitchContext+0x24>
 8009be0:	68fa      	ldr	r2, [r7, #12]
 8009be2:	4613      	mov	r3, r2
 8009be4:	009b      	lsls	r3, r3, #2
 8009be6:	4413      	add	r3, r2
 8009be8:	009b      	lsls	r3, r3, #2
 8009bea:	4a16      	ldr	r2, [pc, #88]	@ (8009c44 <vTaskSwitchContext+0xc0>)
 8009bec:	4413      	add	r3, r2
 8009bee:	60bb      	str	r3, [r7, #8]
 8009bf0:	68bb      	ldr	r3, [r7, #8]
 8009bf2:	685b      	ldr	r3, [r3, #4]
 8009bf4:	685a      	ldr	r2, [r3, #4]
 8009bf6:	68bb      	ldr	r3, [r7, #8]
 8009bf8:	605a      	str	r2, [r3, #4]
 8009bfa:	68bb      	ldr	r3, [r7, #8]
 8009bfc:	685a      	ldr	r2, [r3, #4]
 8009bfe:	68bb      	ldr	r3, [r7, #8]
 8009c00:	3308      	adds	r3, #8
 8009c02:	429a      	cmp	r2, r3
 8009c04:	d104      	bne.n	8009c10 <vTaskSwitchContext+0x8c>
 8009c06:	68bb      	ldr	r3, [r7, #8]
 8009c08:	685b      	ldr	r3, [r3, #4]
 8009c0a:	685a      	ldr	r2, [r3, #4]
 8009c0c:	68bb      	ldr	r3, [r7, #8]
 8009c0e:	605a      	str	r2, [r3, #4]
 8009c10:	68bb      	ldr	r3, [r7, #8]
 8009c12:	685b      	ldr	r3, [r3, #4]
 8009c14:	68db      	ldr	r3, [r3, #12]
 8009c16:	4a0c      	ldr	r2, [pc, #48]	@ (8009c48 <vTaskSwitchContext+0xc4>)
 8009c18:	6013      	str	r3, [r2, #0]
 8009c1a:	4a09      	ldr	r2, [pc, #36]	@ (8009c40 <vTaskSwitchContext+0xbc>)
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009c20:	4b09      	ldr	r3, [pc, #36]	@ (8009c48 <vTaskSwitchContext+0xc4>)
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	3354      	adds	r3, #84	@ 0x54
 8009c26:	4a09      	ldr	r2, [pc, #36]	@ (8009c4c <vTaskSwitchContext+0xc8>)
 8009c28:	6013      	str	r3, [r2, #0]
}
 8009c2a:	bf00      	nop
 8009c2c:	3714      	adds	r7, #20
 8009c2e:	46bd      	mov	sp, r7
 8009c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c34:	4770      	bx	lr
 8009c36:	bf00      	nop
 8009c38:	20004cd8 	.word	0x20004cd8
 8009c3c:	20004cc4 	.word	0x20004cc4
 8009c40:	20004cb8 	.word	0x20004cb8
 8009c44:	200047e0 	.word	0x200047e0
 8009c48:	200047dc 	.word	0x200047dc
 8009c4c:	200000e8 	.word	0x200000e8

08009c50 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009c50:	b580      	push	{r7, lr}
 8009c52:	b084      	sub	sp, #16
 8009c54:	af00      	add	r7, sp, #0
 8009c56:	6078      	str	r0, [r7, #4]
 8009c58:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d10b      	bne.n	8009c78 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8009c60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c64:	f383 8811 	msr	BASEPRI, r3
 8009c68:	f3bf 8f6f 	isb	sy
 8009c6c:	f3bf 8f4f 	dsb	sy
 8009c70:	60fb      	str	r3, [r7, #12]
}
 8009c72:	bf00      	nop
 8009c74:	bf00      	nop
 8009c76:	e7fd      	b.n	8009c74 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009c78:	4b07      	ldr	r3, [pc, #28]	@ (8009c98 <vTaskPlaceOnEventList+0x48>)
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	3318      	adds	r3, #24
 8009c7e:	4619      	mov	r1, r3
 8009c80:	6878      	ldr	r0, [r7, #4]
 8009c82:	f7fe fcb2 	bl	80085ea <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009c86:	2101      	movs	r1, #1
 8009c88:	6838      	ldr	r0, [r7, #0]
 8009c8a:	f000 fcdd 	bl	800a648 <prvAddCurrentTaskToDelayedList>
}
 8009c8e:	bf00      	nop
 8009c90:	3710      	adds	r7, #16
 8009c92:	46bd      	mov	sp, r7
 8009c94:	bd80      	pop	{r7, pc}
 8009c96:	bf00      	nop
 8009c98:	200047dc 	.word	0x200047dc

08009c9c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009c9c:	b580      	push	{r7, lr}
 8009c9e:	b086      	sub	sp, #24
 8009ca0:	af00      	add	r7, sp, #0
 8009ca2:	60f8      	str	r0, [r7, #12]
 8009ca4:	60b9      	str	r1, [r7, #8]
 8009ca6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8009ca8:	68fb      	ldr	r3, [r7, #12]
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	d10b      	bne.n	8009cc6 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8009cae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cb2:	f383 8811 	msr	BASEPRI, r3
 8009cb6:	f3bf 8f6f 	isb	sy
 8009cba:	f3bf 8f4f 	dsb	sy
 8009cbe:	617b      	str	r3, [r7, #20]
}
 8009cc0:	bf00      	nop
 8009cc2:	bf00      	nop
 8009cc4:	e7fd      	b.n	8009cc2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009cc6:	4b0a      	ldr	r3, [pc, #40]	@ (8009cf0 <vTaskPlaceOnEventListRestricted+0x54>)
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	3318      	adds	r3, #24
 8009ccc:	4619      	mov	r1, r3
 8009cce:	68f8      	ldr	r0, [r7, #12]
 8009cd0:	f7fe fc67 	bl	80085a2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d002      	beq.n	8009ce0 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8009cda:	f04f 33ff 	mov.w	r3, #4294967295
 8009cde:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009ce0:	6879      	ldr	r1, [r7, #4]
 8009ce2:	68b8      	ldr	r0, [r7, #8]
 8009ce4:	f000 fcb0 	bl	800a648 <prvAddCurrentTaskToDelayedList>
	}
 8009ce8:	bf00      	nop
 8009cea:	3718      	adds	r7, #24
 8009cec:	46bd      	mov	sp, r7
 8009cee:	bd80      	pop	{r7, pc}
 8009cf0:	200047dc 	.word	0x200047dc

08009cf4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009cf4:	b580      	push	{r7, lr}
 8009cf6:	b086      	sub	sp, #24
 8009cf8:	af00      	add	r7, sp, #0
 8009cfa:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	68db      	ldr	r3, [r3, #12]
 8009d00:	68db      	ldr	r3, [r3, #12]
 8009d02:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009d04:	693b      	ldr	r3, [r7, #16]
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	d10b      	bne.n	8009d22 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8009d0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d0e:	f383 8811 	msr	BASEPRI, r3
 8009d12:	f3bf 8f6f 	isb	sy
 8009d16:	f3bf 8f4f 	dsb	sy
 8009d1a:	60fb      	str	r3, [r7, #12]
}
 8009d1c:	bf00      	nop
 8009d1e:	bf00      	nop
 8009d20:	e7fd      	b.n	8009d1e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009d22:	693b      	ldr	r3, [r7, #16]
 8009d24:	3318      	adds	r3, #24
 8009d26:	4618      	mov	r0, r3
 8009d28:	f7fe fc98 	bl	800865c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009d2c:	4b1d      	ldr	r3, [pc, #116]	@ (8009da4 <xTaskRemoveFromEventList+0xb0>)
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	d11d      	bne.n	8009d70 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009d34:	693b      	ldr	r3, [r7, #16]
 8009d36:	3304      	adds	r3, #4
 8009d38:	4618      	mov	r0, r3
 8009d3a:	f7fe fc8f 	bl	800865c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009d3e:	693b      	ldr	r3, [r7, #16]
 8009d40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d42:	4b19      	ldr	r3, [pc, #100]	@ (8009da8 <xTaskRemoveFromEventList+0xb4>)
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	429a      	cmp	r2, r3
 8009d48:	d903      	bls.n	8009d52 <xTaskRemoveFromEventList+0x5e>
 8009d4a:	693b      	ldr	r3, [r7, #16]
 8009d4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d4e:	4a16      	ldr	r2, [pc, #88]	@ (8009da8 <xTaskRemoveFromEventList+0xb4>)
 8009d50:	6013      	str	r3, [r2, #0]
 8009d52:	693b      	ldr	r3, [r7, #16]
 8009d54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d56:	4613      	mov	r3, r2
 8009d58:	009b      	lsls	r3, r3, #2
 8009d5a:	4413      	add	r3, r2
 8009d5c:	009b      	lsls	r3, r3, #2
 8009d5e:	4a13      	ldr	r2, [pc, #76]	@ (8009dac <xTaskRemoveFromEventList+0xb8>)
 8009d60:	441a      	add	r2, r3
 8009d62:	693b      	ldr	r3, [r7, #16]
 8009d64:	3304      	adds	r3, #4
 8009d66:	4619      	mov	r1, r3
 8009d68:	4610      	mov	r0, r2
 8009d6a:	f7fe fc1a 	bl	80085a2 <vListInsertEnd>
 8009d6e:	e005      	b.n	8009d7c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009d70:	693b      	ldr	r3, [r7, #16]
 8009d72:	3318      	adds	r3, #24
 8009d74:	4619      	mov	r1, r3
 8009d76:	480e      	ldr	r0, [pc, #56]	@ (8009db0 <xTaskRemoveFromEventList+0xbc>)
 8009d78:	f7fe fc13 	bl	80085a2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009d7c:	693b      	ldr	r3, [r7, #16]
 8009d7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d80:	4b0c      	ldr	r3, [pc, #48]	@ (8009db4 <xTaskRemoveFromEventList+0xc0>)
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d86:	429a      	cmp	r2, r3
 8009d88:	d905      	bls.n	8009d96 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009d8a:	2301      	movs	r3, #1
 8009d8c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009d8e:	4b0a      	ldr	r3, [pc, #40]	@ (8009db8 <xTaskRemoveFromEventList+0xc4>)
 8009d90:	2201      	movs	r2, #1
 8009d92:	601a      	str	r2, [r3, #0]
 8009d94:	e001      	b.n	8009d9a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8009d96:	2300      	movs	r3, #0
 8009d98:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009d9a:	697b      	ldr	r3, [r7, #20]
}
 8009d9c:	4618      	mov	r0, r3
 8009d9e:	3718      	adds	r7, #24
 8009da0:	46bd      	mov	sp, r7
 8009da2:	bd80      	pop	{r7, pc}
 8009da4:	20004cd8 	.word	0x20004cd8
 8009da8:	20004cb8 	.word	0x20004cb8
 8009dac:	200047e0 	.word	0x200047e0
 8009db0:	20004c70 	.word	0x20004c70
 8009db4:	200047dc 	.word	0x200047dc
 8009db8:	20004cc4 	.word	0x20004cc4

08009dbc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009dbc:	b480      	push	{r7}
 8009dbe:	b083      	sub	sp, #12
 8009dc0:	af00      	add	r7, sp, #0
 8009dc2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009dc4:	4b06      	ldr	r3, [pc, #24]	@ (8009de0 <vTaskInternalSetTimeOutState+0x24>)
 8009dc6:	681a      	ldr	r2, [r3, #0]
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009dcc:	4b05      	ldr	r3, [pc, #20]	@ (8009de4 <vTaskInternalSetTimeOutState+0x28>)
 8009dce:	681a      	ldr	r2, [r3, #0]
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	605a      	str	r2, [r3, #4]
}
 8009dd4:	bf00      	nop
 8009dd6:	370c      	adds	r7, #12
 8009dd8:	46bd      	mov	sp, r7
 8009dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dde:	4770      	bx	lr
 8009de0:	20004cc8 	.word	0x20004cc8
 8009de4:	20004cb4 	.word	0x20004cb4

08009de8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009de8:	b580      	push	{r7, lr}
 8009dea:	b088      	sub	sp, #32
 8009dec:	af00      	add	r7, sp, #0
 8009dee:	6078      	str	r0, [r7, #4]
 8009df0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	d10b      	bne.n	8009e10 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8009df8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009dfc:	f383 8811 	msr	BASEPRI, r3
 8009e00:	f3bf 8f6f 	isb	sy
 8009e04:	f3bf 8f4f 	dsb	sy
 8009e08:	613b      	str	r3, [r7, #16]
}
 8009e0a:	bf00      	nop
 8009e0c:	bf00      	nop
 8009e0e:	e7fd      	b.n	8009e0c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8009e10:	683b      	ldr	r3, [r7, #0]
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d10b      	bne.n	8009e2e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8009e16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e1a:	f383 8811 	msr	BASEPRI, r3
 8009e1e:	f3bf 8f6f 	isb	sy
 8009e22:	f3bf 8f4f 	dsb	sy
 8009e26:	60fb      	str	r3, [r7, #12]
}
 8009e28:	bf00      	nop
 8009e2a:	bf00      	nop
 8009e2c:	e7fd      	b.n	8009e2a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8009e2e:	f001 f8eb 	bl	800b008 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009e32:	4b1d      	ldr	r3, [pc, #116]	@ (8009ea8 <xTaskCheckForTimeOut+0xc0>)
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	685b      	ldr	r3, [r3, #4]
 8009e3c:	69ba      	ldr	r2, [r7, #24]
 8009e3e:	1ad3      	subs	r3, r2, r3
 8009e40:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009e42:	683b      	ldr	r3, [r7, #0]
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e4a:	d102      	bne.n	8009e52 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009e4c:	2300      	movs	r3, #0
 8009e4e:	61fb      	str	r3, [r7, #28]
 8009e50:	e023      	b.n	8009e9a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	681a      	ldr	r2, [r3, #0]
 8009e56:	4b15      	ldr	r3, [pc, #84]	@ (8009eac <xTaskCheckForTimeOut+0xc4>)
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	429a      	cmp	r2, r3
 8009e5c:	d007      	beq.n	8009e6e <xTaskCheckForTimeOut+0x86>
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	685b      	ldr	r3, [r3, #4]
 8009e62:	69ba      	ldr	r2, [r7, #24]
 8009e64:	429a      	cmp	r2, r3
 8009e66:	d302      	bcc.n	8009e6e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009e68:	2301      	movs	r3, #1
 8009e6a:	61fb      	str	r3, [r7, #28]
 8009e6c:	e015      	b.n	8009e9a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009e6e:	683b      	ldr	r3, [r7, #0]
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	697a      	ldr	r2, [r7, #20]
 8009e74:	429a      	cmp	r2, r3
 8009e76:	d20b      	bcs.n	8009e90 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009e78:	683b      	ldr	r3, [r7, #0]
 8009e7a:	681a      	ldr	r2, [r3, #0]
 8009e7c:	697b      	ldr	r3, [r7, #20]
 8009e7e:	1ad2      	subs	r2, r2, r3
 8009e80:	683b      	ldr	r3, [r7, #0]
 8009e82:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009e84:	6878      	ldr	r0, [r7, #4]
 8009e86:	f7ff ff99 	bl	8009dbc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009e8a:	2300      	movs	r3, #0
 8009e8c:	61fb      	str	r3, [r7, #28]
 8009e8e:	e004      	b.n	8009e9a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8009e90:	683b      	ldr	r3, [r7, #0]
 8009e92:	2200      	movs	r2, #0
 8009e94:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009e96:	2301      	movs	r3, #1
 8009e98:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009e9a:	f001 f8e7 	bl	800b06c <vPortExitCritical>

	return xReturn;
 8009e9e:	69fb      	ldr	r3, [r7, #28]
}
 8009ea0:	4618      	mov	r0, r3
 8009ea2:	3720      	adds	r7, #32
 8009ea4:	46bd      	mov	sp, r7
 8009ea6:	bd80      	pop	{r7, pc}
 8009ea8:	20004cb4 	.word	0x20004cb4
 8009eac:	20004cc8 	.word	0x20004cc8

08009eb0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009eb0:	b480      	push	{r7}
 8009eb2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009eb4:	4b03      	ldr	r3, [pc, #12]	@ (8009ec4 <vTaskMissedYield+0x14>)
 8009eb6:	2201      	movs	r2, #1
 8009eb8:	601a      	str	r2, [r3, #0]
}
 8009eba:	bf00      	nop
 8009ebc:	46bd      	mov	sp, r7
 8009ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ec2:	4770      	bx	lr
 8009ec4:	20004cc4 	.word	0x20004cc4

08009ec8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009ec8:	b580      	push	{r7, lr}
 8009eca:	b082      	sub	sp, #8
 8009ecc:	af00      	add	r7, sp, #0
 8009ece:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009ed0:	f000 f852 	bl	8009f78 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009ed4:	4b06      	ldr	r3, [pc, #24]	@ (8009ef0 <prvIdleTask+0x28>)
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	2b01      	cmp	r3, #1
 8009eda:	d9f9      	bls.n	8009ed0 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009edc:	4b05      	ldr	r3, [pc, #20]	@ (8009ef4 <prvIdleTask+0x2c>)
 8009ede:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009ee2:	601a      	str	r2, [r3, #0]
 8009ee4:	f3bf 8f4f 	dsb	sy
 8009ee8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009eec:	e7f0      	b.n	8009ed0 <prvIdleTask+0x8>
 8009eee:	bf00      	nop
 8009ef0:	200047e0 	.word	0x200047e0
 8009ef4:	e000ed04 	.word	0xe000ed04

08009ef8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009ef8:	b580      	push	{r7, lr}
 8009efa:	b082      	sub	sp, #8
 8009efc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009efe:	2300      	movs	r3, #0
 8009f00:	607b      	str	r3, [r7, #4]
 8009f02:	e00c      	b.n	8009f1e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009f04:	687a      	ldr	r2, [r7, #4]
 8009f06:	4613      	mov	r3, r2
 8009f08:	009b      	lsls	r3, r3, #2
 8009f0a:	4413      	add	r3, r2
 8009f0c:	009b      	lsls	r3, r3, #2
 8009f0e:	4a12      	ldr	r2, [pc, #72]	@ (8009f58 <prvInitialiseTaskLists+0x60>)
 8009f10:	4413      	add	r3, r2
 8009f12:	4618      	mov	r0, r3
 8009f14:	f7fe fb18 	bl	8008548 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	3301      	adds	r3, #1
 8009f1c:	607b      	str	r3, [r7, #4]
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	2b37      	cmp	r3, #55	@ 0x37
 8009f22:	d9ef      	bls.n	8009f04 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009f24:	480d      	ldr	r0, [pc, #52]	@ (8009f5c <prvInitialiseTaskLists+0x64>)
 8009f26:	f7fe fb0f 	bl	8008548 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009f2a:	480d      	ldr	r0, [pc, #52]	@ (8009f60 <prvInitialiseTaskLists+0x68>)
 8009f2c:	f7fe fb0c 	bl	8008548 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009f30:	480c      	ldr	r0, [pc, #48]	@ (8009f64 <prvInitialiseTaskLists+0x6c>)
 8009f32:	f7fe fb09 	bl	8008548 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009f36:	480c      	ldr	r0, [pc, #48]	@ (8009f68 <prvInitialiseTaskLists+0x70>)
 8009f38:	f7fe fb06 	bl	8008548 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009f3c:	480b      	ldr	r0, [pc, #44]	@ (8009f6c <prvInitialiseTaskLists+0x74>)
 8009f3e:	f7fe fb03 	bl	8008548 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009f42:	4b0b      	ldr	r3, [pc, #44]	@ (8009f70 <prvInitialiseTaskLists+0x78>)
 8009f44:	4a05      	ldr	r2, [pc, #20]	@ (8009f5c <prvInitialiseTaskLists+0x64>)
 8009f46:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009f48:	4b0a      	ldr	r3, [pc, #40]	@ (8009f74 <prvInitialiseTaskLists+0x7c>)
 8009f4a:	4a05      	ldr	r2, [pc, #20]	@ (8009f60 <prvInitialiseTaskLists+0x68>)
 8009f4c:	601a      	str	r2, [r3, #0]
}
 8009f4e:	bf00      	nop
 8009f50:	3708      	adds	r7, #8
 8009f52:	46bd      	mov	sp, r7
 8009f54:	bd80      	pop	{r7, pc}
 8009f56:	bf00      	nop
 8009f58:	200047e0 	.word	0x200047e0
 8009f5c:	20004c40 	.word	0x20004c40
 8009f60:	20004c54 	.word	0x20004c54
 8009f64:	20004c70 	.word	0x20004c70
 8009f68:	20004c84 	.word	0x20004c84
 8009f6c:	20004c9c 	.word	0x20004c9c
 8009f70:	20004c68 	.word	0x20004c68
 8009f74:	20004c6c 	.word	0x20004c6c

08009f78 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009f78:	b580      	push	{r7, lr}
 8009f7a:	b082      	sub	sp, #8
 8009f7c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009f7e:	e019      	b.n	8009fb4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009f80:	f001 f842 	bl	800b008 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009f84:	4b10      	ldr	r3, [pc, #64]	@ (8009fc8 <prvCheckTasksWaitingTermination+0x50>)
 8009f86:	68db      	ldr	r3, [r3, #12]
 8009f88:	68db      	ldr	r3, [r3, #12]
 8009f8a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	3304      	adds	r3, #4
 8009f90:	4618      	mov	r0, r3
 8009f92:	f7fe fb63 	bl	800865c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009f96:	4b0d      	ldr	r3, [pc, #52]	@ (8009fcc <prvCheckTasksWaitingTermination+0x54>)
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	3b01      	subs	r3, #1
 8009f9c:	4a0b      	ldr	r2, [pc, #44]	@ (8009fcc <prvCheckTasksWaitingTermination+0x54>)
 8009f9e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009fa0:	4b0b      	ldr	r3, [pc, #44]	@ (8009fd0 <prvCheckTasksWaitingTermination+0x58>)
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	3b01      	subs	r3, #1
 8009fa6:	4a0a      	ldr	r2, [pc, #40]	@ (8009fd0 <prvCheckTasksWaitingTermination+0x58>)
 8009fa8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009faa:	f001 f85f 	bl	800b06c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009fae:	6878      	ldr	r0, [r7, #4]
 8009fb0:	f000 f810 	bl	8009fd4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009fb4:	4b06      	ldr	r3, [pc, #24]	@ (8009fd0 <prvCheckTasksWaitingTermination+0x58>)
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	d1e1      	bne.n	8009f80 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009fbc:	bf00      	nop
 8009fbe:	bf00      	nop
 8009fc0:	3708      	adds	r7, #8
 8009fc2:	46bd      	mov	sp, r7
 8009fc4:	bd80      	pop	{r7, pc}
 8009fc6:	bf00      	nop
 8009fc8:	20004c84 	.word	0x20004c84
 8009fcc:	20004cb0 	.word	0x20004cb0
 8009fd0:	20004c98 	.word	0x20004c98

08009fd4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009fd4:	b580      	push	{r7, lr}
 8009fd6:	b084      	sub	sp, #16
 8009fd8:	af00      	add	r7, sp, #0
 8009fda:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	3354      	adds	r3, #84	@ 0x54
 8009fe0:	4618      	mov	r0, r3
 8009fe2:	f002 f8e1 	bl	800c1a8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	d108      	bne.n	800a002 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ff4:	4618      	mov	r0, r3
 8009ff6:	f001 f9f7 	bl	800b3e8 <vPortFree>
				vPortFree( pxTCB );
 8009ffa:	6878      	ldr	r0, [r7, #4]
 8009ffc:	f001 f9f4 	bl	800b3e8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a000:	e019      	b.n	800a036 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800a008:	2b01      	cmp	r3, #1
 800a00a:	d103      	bne.n	800a014 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800a00c:	6878      	ldr	r0, [r7, #4]
 800a00e:	f001 f9eb 	bl	800b3e8 <vPortFree>
	}
 800a012:	e010      	b.n	800a036 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800a01a:	2b02      	cmp	r3, #2
 800a01c:	d00b      	beq.n	800a036 <prvDeleteTCB+0x62>
	__asm volatile
 800a01e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a022:	f383 8811 	msr	BASEPRI, r3
 800a026:	f3bf 8f6f 	isb	sy
 800a02a:	f3bf 8f4f 	dsb	sy
 800a02e:	60fb      	str	r3, [r7, #12]
}
 800a030:	bf00      	nop
 800a032:	bf00      	nop
 800a034:	e7fd      	b.n	800a032 <prvDeleteTCB+0x5e>
	}
 800a036:	bf00      	nop
 800a038:	3710      	adds	r7, #16
 800a03a:	46bd      	mov	sp, r7
 800a03c:	bd80      	pop	{r7, pc}
	...

0800a040 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a040:	b480      	push	{r7}
 800a042:	b083      	sub	sp, #12
 800a044:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a046:	4b0c      	ldr	r3, [pc, #48]	@ (800a078 <prvResetNextTaskUnblockTime+0x38>)
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	d104      	bne.n	800a05a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a050:	4b0a      	ldr	r3, [pc, #40]	@ (800a07c <prvResetNextTaskUnblockTime+0x3c>)
 800a052:	f04f 32ff 	mov.w	r2, #4294967295
 800a056:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a058:	e008      	b.n	800a06c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a05a:	4b07      	ldr	r3, [pc, #28]	@ (800a078 <prvResetNextTaskUnblockTime+0x38>)
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	68db      	ldr	r3, [r3, #12]
 800a060:	68db      	ldr	r3, [r3, #12]
 800a062:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	685b      	ldr	r3, [r3, #4]
 800a068:	4a04      	ldr	r2, [pc, #16]	@ (800a07c <prvResetNextTaskUnblockTime+0x3c>)
 800a06a:	6013      	str	r3, [r2, #0]
}
 800a06c:	bf00      	nop
 800a06e:	370c      	adds	r7, #12
 800a070:	46bd      	mov	sp, r7
 800a072:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a076:	4770      	bx	lr
 800a078:	20004c68 	.word	0x20004c68
 800a07c:	20004cd0 	.word	0x20004cd0

0800a080 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800a080:	b480      	push	{r7}
 800a082:	b083      	sub	sp, #12
 800a084:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800a086:	4b05      	ldr	r3, [pc, #20]	@ (800a09c <xTaskGetCurrentTaskHandle+0x1c>)
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	607b      	str	r3, [r7, #4]

		return xReturn;
 800a08c:	687b      	ldr	r3, [r7, #4]
	}
 800a08e:	4618      	mov	r0, r3
 800a090:	370c      	adds	r7, #12
 800a092:	46bd      	mov	sp, r7
 800a094:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a098:	4770      	bx	lr
 800a09a:	bf00      	nop
 800a09c:	200047dc 	.word	0x200047dc

0800a0a0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a0a0:	b480      	push	{r7}
 800a0a2:	b083      	sub	sp, #12
 800a0a4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a0a6:	4b0b      	ldr	r3, [pc, #44]	@ (800a0d4 <xTaskGetSchedulerState+0x34>)
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d102      	bne.n	800a0b4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a0ae:	2301      	movs	r3, #1
 800a0b0:	607b      	str	r3, [r7, #4]
 800a0b2:	e008      	b.n	800a0c6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a0b4:	4b08      	ldr	r3, [pc, #32]	@ (800a0d8 <xTaskGetSchedulerState+0x38>)
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d102      	bne.n	800a0c2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a0bc:	2302      	movs	r3, #2
 800a0be:	607b      	str	r3, [r7, #4]
 800a0c0:	e001      	b.n	800a0c6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a0c2:	2300      	movs	r3, #0
 800a0c4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a0c6:	687b      	ldr	r3, [r7, #4]
	}
 800a0c8:	4618      	mov	r0, r3
 800a0ca:	370c      	adds	r7, #12
 800a0cc:	46bd      	mov	sp, r7
 800a0ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0d2:	4770      	bx	lr
 800a0d4:	20004cbc 	.word	0x20004cbc
 800a0d8:	20004cd8 	.word	0x20004cd8

0800a0dc <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800a0dc:	b580      	push	{r7, lr}
 800a0de:	b084      	sub	sp, #16
 800a0e0:	af00      	add	r7, sp, #0
 800a0e2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800a0e8:	2300      	movs	r3, #0
 800a0ea:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	d051      	beq.n	800a196 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800a0f2:	68bb      	ldr	r3, [r7, #8]
 800a0f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a0f6:	4b2a      	ldr	r3, [pc, #168]	@ (800a1a0 <xTaskPriorityInherit+0xc4>)
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0fc:	429a      	cmp	r2, r3
 800a0fe:	d241      	bcs.n	800a184 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a100:	68bb      	ldr	r3, [r7, #8]
 800a102:	699b      	ldr	r3, [r3, #24]
 800a104:	2b00      	cmp	r3, #0
 800a106:	db06      	blt.n	800a116 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a108:	4b25      	ldr	r3, [pc, #148]	@ (800a1a0 <xTaskPriorityInherit+0xc4>)
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a10e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a112:	68bb      	ldr	r3, [r7, #8]
 800a114:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800a116:	68bb      	ldr	r3, [r7, #8]
 800a118:	6959      	ldr	r1, [r3, #20]
 800a11a:	68bb      	ldr	r3, [r7, #8]
 800a11c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a11e:	4613      	mov	r3, r2
 800a120:	009b      	lsls	r3, r3, #2
 800a122:	4413      	add	r3, r2
 800a124:	009b      	lsls	r3, r3, #2
 800a126:	4a1f      	ldr	r2, [pc, #124]	@ (800a1a4 <xTaskPriorityInherit+0xc8>)
 800a128:	4413      	add	r3, r2
 800a12a:	4299      	cmp	r1, r3
 800a12c:	d122      	bne.n	800a174 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a12e:	68bb      	ldr	r3, [r7, #8]
 800a130:	3304      	adds	r3, #4
 800a132:	4618      	mov	r0, r3
 800a134:	f7fe fa92 	bl	800865c <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a138:	4b19      	ldr	r3, [pc, #100]	@ (800a1a0 <xTaskPriorityInherit+0xc4>)
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a13e:	68bb      	ldr	r3, [r7, #8]
 800a140:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800a142:	68bb      	ldr	r3, [r7, #8]
 800a144:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a146:	4b18      	ldr	r3, [pc, #96]	@ (800a1a8 <xTaskPriorityInherit+0xcc>)
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	429a      	cmp	r2, r3
 800a14c:	d903      	bls.n	800a156 <xTaskPriorityInherit+0x7a>
 800a14e:	68bb      	ldr	r3, [r7, #8]
 800a150:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a152:	4a15      	ldr	r2, [pc, #84]	@ (800a1a8 <xTaskPriorityInherit+0xcc>)
 800a154:	6013      	str	r3, [r2, #0]
 800a156:	68bb      	ldr	r3, [r7, #8]
 800a158:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a15a:	4613      	mov	r3, r2
 800a15c:	009b      	lsls	r3, r3, #2
 800a15e:	4413      	add	r3, r2
 800a160:	009b      	lsls	r3, r3, #2
 800a162:	4a10      	ldr	r2, [pc, #64]	@ (800a1a4 <xTaskPriorityInherit+0xc8>)
 800a164:	441a      	add	r2, r3
 800a166:	68bb      	ldr	r3, [r7, #8]
 800a168:	3304      	adds	r3, #4
 800a16a:	4619      	mov	r1, r3
 800a16c:	4610      	mov	r0, r2
 800a16e:	f7fe fa18 	bl	80085a2 <vListInsertEnd>
 800a172:	e004      	b.n	800a17e <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a174:	4b0a      	ldr	r3, [pc, #40]	@ (800a1a0 <xTaskPriorityInherit+0xc4>)
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a17a:	68bb      	ldr	r3, [r7, #8]
 800a17c:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800a17e:	2301      	movs	r3, #1
 800a180:	60fb      	str	r3, [r7, #12]
 800a182:	e008      	b.n	800a196 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800a184:	68bb      	ldr	r3, [r7, #8]
 800a186:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a188:	4b05      	ldr	r3, [pc, #20]	@ (800a1a0 <xTaskPriorityInherit+0xc4>)
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a18e:	429a      	cmp	r2, r3
 800a190:	d201      	bcs.n	800a196 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800a192:	2301      	movs	r3, #1
 800a194:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a196:	68fb      	ldr	r3, [r7, #12]
	}
 800a198:	4618      	mov	r0, r3
 800a19a:	3710      	adds	r7, #16
 800a19c:	46bd      	mov	sp, r7
 800a19e:	bd80      	pop	{r7, pc}
 800a1a0:	200047dc 	.word	0x200047dc
 800a1a4:	200047e0 	.word	0x200047e0
 800a1a8:	20004cb8 	.word	0x20004cb8

0800a1ac <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a1ac:	b580      	push	{r7, lr}
 800a1ae:	b086      	sub	sp, #24
 800a1b0:	af00      	add	r7, sp, #0
 800a1b2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a1b8:	2300      	movs	r3, #0
 800a1ba:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	2b00      	cmp	r3, #0
 800a1c0:	d058      	beq.n	800a274 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a1c2:	4b2f      	ldr	r3, [pc, #188]	@ (800a280 <xTaskPriorityDisinherit+0xd4>)
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	693a      	ldr	r2, [r7, #16]
 800a1c8:	429a      	cmp	r2, r3
 800a1ca:	d00b      	beq.n	800a1e4 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800a1cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1d0:	f383 8811 	msr	BASEPRI, r3
 800a1d4:	f3bf 8f6f 	isb	sy
 800a1d8:	f3bf 8f4f 	dsb	sy
 800a1dc:	60fb      	str	r3, [r7, #12]
}
 800a1de:	bf00      	nop
 800a1e0:	bf00      	nop
 800a1e2:	e7fd      	b.n	800a1e0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800a1e4:	693b      	ldr	r3, [r7, #16]
 800a1e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a1e8:	2b00      	cmp	r3, #0
 800a1ea:	d10b      	bne.n	800a204 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800a1ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1f0:	f383 8811 	msr	BASEPRI, r3
 800a1f4:	f3bf 8f6f 	isb	sy
 800a1f8:	f3bf 8f4f 	dsb	sy
 800a1fc:	60bb      	str	r3, [r7, #8]
}
 800a1fe:	bf00      	nop
 800a200:	bf00      	nop
 800a202:	e7fd      	b.n	800a200 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800a204:	693b      	ldr	r3, [r7, #16]
 800a206:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a208:	1e5a      	subs	r2, r3, #1
 800a20a:	693b      	ldr	r3, [r7, #16]
 800a20c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a20e:	693b      	ldr	r3, [r7, #16]
 800a210:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a212:	693b      	ldr	r3, [r7, #16]
 800a214:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a216:	429a      	cmp	r2, r3
 800a218:	d02c      	beq.n	800a274 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a21a:	693b      	ldr	r3, [r7, #16]
 800a21c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a21e:	2b00      	cmp	r3, #0
 800a220:	d128      	bne.n	800a274 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a222:	693b      	ldr	r3, [r7, #16]
 800a224:	3304      	adds	r3, #4
 800a226:	4618      	mov	r0, r3
 800a228:	f7fe fa18 	bl	800865c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a22c:	693b      	ldr	r3, [r7, #16]
 800a22e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a230:	693b      	ldr	r3, [r7, #16]
 800a232:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a234:	693b      	ldr	r3, [r7, #16]
 800a236:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a238:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a23c:	693b      	ldr	r3, [r7, #16]
 800a23e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a240:	693b      	ldr	r3, [r7, #16]
 800a242:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a244:	4b0f      	ldr	r3, [pc, #60]	@ (800a284 <xTaskPriorityDisinherit+0xd8>)
 800a246:	681b      	ldr	r3, [r3, #0]
 800a248:	429a      	cmp	r2, r3
 800a24a:	d903      	bls.n	800a254 <xTaskPriorityDisinherit+0xa8>
 800a24c:	693b      	ldr	r3, [r7, #16]
 800a24e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a250:	4a0c      	ldr	r2, [pc, #48]	@ (800a284 <xTaskPriorityDisinherit+0xd8>)
 800a252:	6013      	str	r3, [r2, #0]
 800a254:	693b      	ldr	r3, [r7, #16]
 800a256:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a258:	4613      	mov	r3, r2
 800a25a:	009b      	lsls	r3, r3, #2
 800a25c:	4413      	add	r3, r2
 800a25e:	009b      	lsls	r3, r3, #2
 800a260:	4a09      	ldr	r2, [pc, #36]	@ (800a288 <xTaskPriorityDisinherit+0xdc>)
 800a262:	441a      	add	r2, r3
 800a264:	693b      	ldr	r3, [r7, #16]
 800a266:	3304      	adds	r3, #4
 800a268:	4619      	mov	r1, r3
 800a26a:	4610      	mov	r0, r2
 800a26c:	f7fe f999 	bl	80085a2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a270:	2301      	movs	r3, #1
 800a272:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a274:	697b      	ldr	r3, [r7, #20]
	}
 800a276:	4618      	mov	r0, r3
 800a278:	3718      	adds	r7, #24
 800a27a:	46bd      	mov	sp, r7
 800a27c:	bd80      	pop	{r7, pc}
 800a27e:	bf00      	nop
 800a280:	200047dc 	.word	0x200047dc
 800a284:	20004cb8 	.word	0x20004cb8
 800a288:	200047e0 	.word	0x200047e0

0800a28c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800a28c:	b580      	push	{r7, lr}
 800a28e:	b088      	sub	sp, #32
 800a290:	af00      	add	r7, sp, #0
 800a292:	6078      	str	r0, [r7, #4]
 800a294:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800a29a:	2301      	movs	r3, #1
 800a29c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	d06c      	beq.n	800a37e <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800a2a4:	69bb      	ldr	r3, [r7, #24]
 800a2a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a2a8:	2b00      	cmp	r3, #0
 800a2aa:	d10b      	bne.n	800a2c4 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800a2ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2b0:	f383 8811 	msr	BASEPRI, r3
 800a2b4:	f3bf 8f6f 	isb	sy
 800a2b8:	f3bf 8f4f 	dsb	sy
 800a2bc:	60fb      	str	r3, [r7, #12]
}
 800a2be:	bf00      	nop
 800a2c0:	bf00      	nop
 800a2c2:	e7fd      	b.n	800a2c0 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800a2c4:	69bb      	ldr	r3, [r7, #24]
 800a2c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a2c8:	683a      	ldr	r2, [r7, #0]
 800a2ca:	429a      	cmp	r2, r3
 800a2cc:	d902      	bls.n	800a2d4 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800a2ce:	683b      	ldr	r3, [r7, #0]
 800a2d0:	61fb      	str	r3, [r7, #28]
 800a2d2:	e002      	b.n	800a2da <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800a2d4:	69bb      	ldr	r3, [r7, #24]
 800a2d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a2d8:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800a2da:	69bb      	ldr	r3, [r7, #24]
 800a2dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a2de:	69fa      	ldr	r2, [r7, #28]
 800a2e0:	429a      	cmp	r2, r3
 800a2e2:	d04c      	beq.n	800a37e <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800a2e4:	69bb      	ldr	r3, [r7, #24]
 800a2e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a2e8:	697a      	ldr	r2, [r7, #20]
 800a2ea:	429a      	cmp	r2, r3
 800a2ec:	d147      	bne.n	800a37e <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800a2ee:	4b26      	ldr	r3, [pc, #152]	@ (800a388 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	69ba      	ldr	r2, [r7, #24]
 800a2f4:	429a      	cmp	r2, r3
 800a2f6:	d10b      	bne.n	800a310 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800a2f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2fc:	f383 8811 	msr	BASEPRI, r3
 800a300:	f3bf 8f6f 	isb	sy
 800a304:	f3bf 8f4f 	dsb	sy
 800a308:	60bb      	str	r3, [r7, #8]
}
 800a30a:	bf00      	nop
 800a30c:	bf00      	nop
 800a30e:	e7fd      	b.n	800a30c <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800a310:	69bb      	ldr	r3, [r7, #24]
 800a312:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a314:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800a316:	69bb      	ldr	r3, [r7, #24]
 800a318:	69fa      	ldr	r2, [r7, #28]
 800a31a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a31c:	69bb      	ldr	r3, [r7, #24]
 800a31e:	699b      	ldr	r3, [r3, #24]
 800a320:	2b00      	cmp	r3, #0
 800a322:	db04      	blt.n	800a32e <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a324:	69fb      	ldr	r3, [r7, #28]
 800a326:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a32a:	69bb      	ldr	r3, [r7, #24]
 800a32c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800a32e:	69bb      	ldr	r3, [r7, #24]
 800a330:	6959      	ldr	r1, [r3, #20]
 800a332:	693a      	ldr	r2, [r7, #16]
 800a334:	4613      	mov	r3, r2
 800a336:	009b      	lsls	r3, r3, #2
 800a338:	4413      	add	r3, r2
 800a33a:	009b      	lsls	r3, r3, #2
 800a33c:	4a13      	ldr	r2, [pc, #76]	@ (800a38c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800a33e:	4413      	add	r3, r2
 800a340:	4299      	cmp	r1, r3
 800a342:	d11c      	bne.n	800a37e <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a344:	69bb      	ldr	r3, [r7, #24]
 800a346:	3304      	adds	r3, #4
 800a348:	4618      	mov	r0, r3
 800a34a:	f7fe f987 	bl	800865c <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800a34e:	69bb      	ldr	r3, [r7, #24]
 800a350:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a352:	4b0f      	ldr	r3, [pc, #60]	@ (800a390 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800a354:	681b      	ldr	r3, [r3, #0]
 800a356:	429a      	cmp	r2, r3
 800a358:	d903      	bls.n	800a362 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800a35a:	69bb      	ldr	r3, [r7, #24]
 800a35c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a35e:	4a0c      	ldr	r2, [pc, #48]	@ (800a390 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800a360:	6013      	str	r3, [r2, #0]
 800a362:	69bb      	ldr	r3, [r7, #24]
 800a364:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a366:	4613      	mov	r3, r2
 800a368:	009b      	lsls	r3, r3, #2
 800a36a:	4413      	add	r3, r2
 800a36c:	009b      	lsls	r3, r3, #2
 800a36e:	4a07      	ldr	r2, [pc, #28]	@ (800a38c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800a370:	441a      	add	r2, r3
 800a372:	69bb      	ldr	r3, [r7, #24]
 800a374:	3304      	adds	r3, #4
 800a376:	4619      	mov	r1, r3
 800a378:	4610      	mov	r0, r2
 800a37a:	f7fe f912 	bl	80085a2 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a37e:	bf00      	nop
 800a380:	3720      	adds	r7, #32
 800a382:	46bd      	mov	sp, r7
 800a384:	bd80      	pop	{r7, pc}
 800a386:	bf00      	nop
 800a388:	200047dc 	.word	0x200047dc
 800a38c:	200047e0 	.word	0x200047e0
 800a390:	20004cb8 	.word	0x20004cb8

0800a394 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800a394:	b480      	push	{r7}
 800a396:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800a398:	4b07      	ldr	r3, [pc, #28]	@ (800a3b8 <pvTaskIncrementMutexHeldCount+0x24>)
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	2b00      	cmp	r3, #0
 800a39e:	d004      	beq.n	800a3aa <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800a3a0:	4b05      	ldr	r3, [pc, #20]	@ (800a3b8 <pvTaskIncrementMutexHeldCount+0x24>)
 800a3a2:	681b      	ldr	r3, [r3, #0]
 800a3a4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a3a6:	3201      	adds	r2, #1
 800a3a8:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800a3aa:	4b03      	ldr	r3, [pc, #12]	@ (800a3b8 <pvTaskIncrementMutexHeldCount+0x24>)
 800a3ac:	681b      	ldr	r3, [r3, #0]
	}
 800a3ae:	4618      	mov	r0, r3
 800a3b0:	46bd      	mov	sp, r7
 800a3b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3b6:	4770      	bx	lr
 800a3b8:	200047dc 	.word	0x200047dc

0800a3bc <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 800a3bc:	b580      	push	{r7, lr}
 800a3be:	b086      	sub	sp, #24
 800a3c0:	af00      	add	r7, sp, #0
 800a3c2:	60f8      	str	r0, [r7, #12]
 800a3c4:	60b9      	str	r1, [r7, #8]
 800a3c6:	607a      	str	r2, [r7, #4]
 800a3c8:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 800a3ca:	f000 fe1d 	bl	800b008 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800a3ce:	4b29      	ldr	r3, [pc, #164]	@ (800a474 <xTaskNotifyWait+0xb8>)
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800a3d6:	b2db      	uxtb	r3, r3
 800a3d8:	2b02      	cmp	r3, #2
 800a3da:	d01c      	beq.n	800a416 <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 800a3dc:	4b25      	ldr	r3, [pc, #148]	@ (800a474 <xTaskNotifyWait+0xb8>)
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 800a3e4:	68fa      	ldr	r2, [r7, #12]
 800a3e6:	43d2      	mvns	r2, r2
 800a3e8:	400a      	ands	r2, r1
 800a3ea:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800a3ee:	4b21      	ldr	r3, [pc, #132]	@ (800a474 <xTaskNotifyWait+0xb8>)
 800a3f0:	681b      	ldr	r3, [r3, #0]
 800a3f2:	2201      	movs	r2, #1
 800a3f4:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 800a3f8:	683b      	ldr	r3, [r7, #0]
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	d00b      	beq.n	800a416 <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a3fe:	2101      	movs	r1, #1
 800a400:	6838      	ldr	r0, [r7, #0]
 800a402:	f000 f921 	bl	800a648 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800a406:	4b1c      	ldr	r3, [pc, #112]	@ (800a478 <xTaskNotifyWait+0xbc>)
 800a408:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a40c:	601a      	str	r2, [r3, #0]
 800a40e:	f3bf 8f4f 	dsb	sy
 800a412:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800a416:	f000 fe29 	bl	800b06c <vPortExitCritical>

		taskENTER_CRITICAL();
 800a41a:	f000 fdf5 	bl	800b008 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	2b00      	cmp	r3, #0
 800a422:	d005      	beq.n	800a430 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 800a424:	4b13      	ldr	r3, [pc, #76]	@ (800a474 <xTaskNotifyWait+0xb8>)
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800a430:	4b10      	ldr	r3, [pc, #64]	@ (800a474 <xTaskNotifyWait+0xb8>)
 800a432:	681b      	ldr	r3, [r3, #0]
 800a434:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800a438:	b2db      	uxtb	r3, r3
 800a43a:	2b02      	cmp	r3, #2
 800a43c:	d002      	beq.n	800a444 <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 800a43e:	2300      	movs	r3, #0
 800a440:	617b      	str	r3, [r7, #20]
 800a442:	e00a      	b.n	800a45a <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 800a444:	4b0b      	ldr	r3, [pc, #44]	@ (800a474 <xTaskNotifyWait+0xb8>)
 800a446:	681b      	ldr	r3, [r3, #0]
 800a448:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 800a44c:	68ba      	ldr	r2, [r7, #8]
 800a44e:	43d2      	mvns	r2, r2
 800a450:	400a      	ands	r2, r1
 800a452:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
				xReturn = pdTRUE;
 800a456:	2301      	movs	r3, #1
 800a458:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a45a:	4b06      	ldr	r3, [pc, #24]	@ (800a474 <xTaskNotifyWait+0xb8>)
 800a45c:	681b      	ldr	r3, [r3, #0]
 800a45e:	2200      	movs	r2, #0
 800a460:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 800a464:	f000 fe02 	bl	800b06c <vPortExitCritical>

		return xReturn;
 800a468:	697b      	ldr	r3, [r7, #20]
	}
 800a46a:	4618      	mov	r0, r3
 800a46c:	3718      	adds	r7, #24
 800a46e:	46bd      	mov	sp, r7
 800a470:	bd80      	pop	{r7, pc}
 800a472:	bf00      	nop
 800a474:	200047dc 	.word	0x200047dc
 800a478:	e000ed04 	.word	0xe000ed04

0800a47c <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800a47c:	b580      	push	{r7, lr}
 800a47e:	b08e      	sub	sp, #56	@ 0x38
 800a480:	af00      	add	r7, sp, #0
 800a482:	60f8      	str	r0, [r7, #12]
 800a484:	60b9      	str	r1, [r7, #8]
 800a486:	603b      	str	r3, [r7, #0]
 800a488:	4613      	mov	r3, r2
 800a48a:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 800a48c:	2301      	movs	r3, #1
 800a48e:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800a490:	68fb      	ldr	r3, [r7, #12]
 800a492:	2b00      	cmp	r3, #0
 800a494:	d10b      	bne.n	800a4ae <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 800a496:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a49a:	f383 8811 	msr	BASEPRI, r3
 800a49e:	f3bf 8f6f 	isb	sy
 800a4a2:	f3bf 8f4f 	dsb	sy
 800a4a6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a4a8:	bf00      	nop
 800a4aa:	bf00      	nop
 800a4ac:	e7fd      	b.n	800a4aa <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a4ae:	f000 fe8b 	bl	800b1c8 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 800a4b2:	68fb      	ldr	r3, [r7, #12]
 800a4b4:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 800a4b6:	f3ef 8211 	mrs	r2, BASEPRI
 800a4ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4be:	f383 8811 	msr	BASEPRI, r3
 800a4c2:	f3bf 8f6f 	isb	sy
 800a4c6:	f3bf 8f4f 	dsb	sy
 800a4ca:	623a      	str	r2, [r7, #32]
 800a4cc:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 800a4ce:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a4d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 800a4d2:	683b      	ldr	r3, [r7, #0]
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d004      	beq.n	800a4e2 <xTaskGenericNotifyFromISR+0x66>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800a4d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4da:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800a4de:	683b      	ldr	r3, [r7, #0]
 800a4e0:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800a4e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4e4:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800a4e8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800a4ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4ee:	2202      	movs	r2, #2
 800a4f0:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 800a4f4:	79fb      	ldrb	r3, [r7, #7]
 800a4f6:	2b04      	cmp	r3, #4
 800a4f8:	d82e      	bhi.n	800a558 <xTaskGenericNotifyFromISR+0xdc>
 800a4fa:	a201      	add	r2, pc, #4	@ (adr r2, 800a500 <xTaskGenericNotifyFromISR+0x84>)
 800a4fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a500:	0800a57d 	.word	0x0800a57d
 800a504:	0800a515 	.word	0x0800a515
 800a508:	0800a527 	.word	0x0800a527
 800a50c:	0800a537 	.word	0x0800a537
 800a510:	0800a541 	.word	0x0800a541
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800a514:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a516:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800a51a:	68bb      	ldr	r3, [r7, #8]
 800a51c:	431a      	orrs	r2, r3
 800a51e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a520:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 800a524:	e02d      	b.n	800a582 <xTaskGenericNotifyFromISR+0x106>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800a526:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a528:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800a52c:	1c5a      	adds	r2, r3, #1
 800a52e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a530:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 800a534:	e025      	b.n	800a582 <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800a536:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a538:	68ba      	ldr	r2, [r7, #8]
 800a53a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 800a53e:	e020      	b.n	800a582 <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800a540:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a544:	2b02      	cmp	r3, #2
 800a546:	d004      	beq.n	800a552 <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800a548:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a54a:	68ba      	ldr	r2, [r7, #8]
 800a54c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800a550:	e017      	b.n	800a582 <xTaskGenericNotifyFromISR+0x106>
						xReturn = pdFAIL;
 800a552:	2300      	movs	r3, #0
 800a554:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 800a556:	e014      	b.n	800a582 <xTaskGenericNotifyFromISR+0x106>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800a558:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a55a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800a55e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a562:	d00d      	beq.n	800a580 <xTaskGenericNotifyFromISR+0x104>
	__asm volatile
 800a564:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a568:	f383 8811 	msr	BASEPRI, r3
 800a56c:	f3bf 8f6f 	isb	sy
 800a570:	f3bf 8f4f 	dsb	sy
 800a574:	61bb      	str	r3, [r7, #24]
}
 800a576:	bf00      	nop
 800a578:	bf00      	nop
 800a57a:	e7fd      	b.n	800a578 <xTaskGenericNotifyFromISR+0xfc>
					break;
 800a57c:	bf00      	nop
 800a57e:	e000      	b.n	800a582 <xTaskGenericNotifyFromISR+0x106>
					break;
 800a580:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800a582:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a586:	2b01      	cmp	r3, #1
 800a588:	d147      	bne.n	800a61a <xTaskGenericNotifyFromISR+0x19e>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800a58a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a58c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a58e:	2b00      	cmp	r3, #0
 800a590:	d00b      	beq.n	800a5aa <xTaskGenericNotifyFromISR+0x12e>
	__asm volatile
 800a592:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a596:	f383 8811 	msr	BASEPRI, r3
 800a59a:	f3bf 8f6f 	isb	sy
 800a59e:	f3bf 8f4f 	dsb	sy
 800a5a2:	617b      	str	r3, [r7, #20]
}
 800a5a4:	bf00      	nop
 800a5a6:	bf00      	nop
 800a5a8:	e7fd      	b.n	800a5a6 <xTaskGenericNotifyFromISR+0x12a>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a5aa:	4b21      	ldr	r3, [pc, #132]	@ (800a630 <xTaskGenericNotifyFromISR+0x1b4>)
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d11d      	bne.n	800a5ee <xTaskGenericNotifyFromISR+0x172>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a5b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5b4:	3304      	adds	r3, #4
 800a5b6:	4618      	mov	r0, r3
 800a5b8:	f7fe f850 	bl	800865c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a5bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a5c0:	4b1c      	ldr	r3, [pc, #112]	@ (800a634 <xTaskGenericNotifyFromISR+0x1b8>)
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	429a      	cmp	r2, r3
 800a5c6:	d903      	bls.n	800a5d0 <xTaskGenericNotifyFromISR+0x154>
 800a5c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5cc:	4a19      	ldr	r2, [pc, #100]	@ (800a634 <xTaskGenericNotifyFromISR+0x1b8>)
 800a5ce:	6013      	str	r3, [r2, #0]
 800a5d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a5d4:	4613      	mov	r3, r2
 800a5d6:	009b      	lsls	r3, r3, #2
 800a5d8:	4413      	add	r3, r2
 800a5da:	009b      	lsls	r3, r3, #2
 800a5dc:	4a16      	ldr	r2, [pc, #88]	@ (800a638 <xTaskGenericNotifyFromISR+0x1bc>)
 800a5de:	441a      	add	r2, r3
 800a5e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5e2:	3304      	adds	r3, #4
 800a5e4:	4619      	mov	r1, r3
 800a5e6:	4610      	mov	r0, r2
 800a5e8:	f7fd ffdb 	bl	80085a2 <vListInsertEnd>
 800a5ec:	e005      	b.n	800a5fa <xTaskGenericNotifyFromISR+0x17e>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800a5ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5f0:	3318      	adds	r3, #24
 800a5f2:	4619      	mov	r1, r3
 800a5f4:	4811      	ldr	r0, [pc, #68]	@ (800a63c <xTaskGenericNotifyFromISR+0x1c0>)
 800a5f6:	f7fd ffd4 	bl	80085a2 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a5fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a5fe:	4b10      	ldr	r3, [pc, #64]	@ (800a640 <xTaskGenericNotifyFromISR+0x1c4>)
 800a600:	681b      	ldr	r3, [r3, #0]
 800a602:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a604:	429a      	cmp	r2, r3
 800a606:	d908      	bls.n	800a61a <xTaskGenericNotifyFromISR+0x19e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800a608:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	d002      	beq.n	800a614 <xTaskGenericNotifyFromISR+0x198>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800a60e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a610:	2201      	movs	r2, #1
 800a612:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 800a614:	4b0b      	ldr	r3, [pc, #44]	@ (800a644 <xTaskGenericNotifyFromISR+0x1c8>)
 800a616:	2201      	movs	r2, #1
 800a618:	601a      	str	r2, [r3, #0]
 800a61a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a61c:	613b      	str	r3, [r7, #16]
	__asm volatile
 800a61e:	693b      	ldr	r3, [r7, #16]
 800a620:	f383 8811 	msr	BASEPRI, r3
}
 800a624:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 800a626:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 800a628:	4618      	mov	r0, r3
 800a62a:	3738      	adds	r7, #56	@ 0x38
 800a62c:	46bd      	mov	sp, r7
 800a62e:	bd80      	pop	{r7, pc}
 800a630:	20004cd8 	.word	0x20004cd8
 800a634:	20004cb8 	.word	0x20004cb8
 800a638:	200047e0 	.word	0x200047e0
 800a63c:	20004c70 	.word	0x20004c70
 800a640:	200047dc 	.word	0x200047dc
 800a644:	20004cc4 	.word	0x20004cc4

0800a648 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a648:	b580      	push	{r7, lr}
 800a64a:	b084      	sub	sp, #16
 800a64c:	af00      	add	r7, sp, #0
 800a64e:	6078      	str	r0, [r7, #4]
 800a650:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a652:	4b21      	ldr	r3, [pc, #132]	@ (800a6d8 <prvAddCurrentTaskToDelayedList+0x90>)
 800a654:	681b      	ldr	r3, [r3, #0]
 800a656:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a658:	4b20      	ldr	r3, [pc, #128]	@ (800a6dc <prvAddCurrentTaskToDelayedList+0x94>)
 800a65a:	681b      	ldr	r3, [r3, #0]
 800a65c:	3304      	adds	r3, #4
 800a65e:	4618      	mov	r0, r3
 800a660:	f7fd fffc 	bl	800865c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a66a:	d10a      	bne.n	800a682 <prvAddCurrentTaskToDelayedList+0x3a>
 800a66c:	683b      	ldr	r3, [r7, #0]
 800a66e:	2b00      	cmp	r3, #0
 800a670:	d007      	beq.n	800a682 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a672:	4b1a      	ldr	r3, [pc, #104]	@ (800a6dc <prvAddCurrentTaskToDelayedList+0x94>)
 800a674:	681b      	ldr	r3, [r3, #0]
 800a676:	3304      	adds	r3, #4
 800a678:	4619      	mov	r1, r3
 800a67a:	4819      	ldr	r0, [pc, #100]	@ (800a6e0 <prvAddCurrentTaskToDelayedList+0x98>)
 800a67c:	f7fd ff91 	bl	80085a2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a680:	e026      	b.n	800a6d0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a682:	68fa      	ldr	r2, [r7, #12]
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	4413      	add	r3, r2
 800a688:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a68a:	4b14      	ldr	r3, [pc, #80]	@ (800a6dc <prvAddCurrentTaskToDelayedList+0x94>)
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	68ba      	ldr	r2, [r7, #8]
 800a690:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a692:	68ba      	ldr	r2, [r7, #8]
 800a694:	68fb      	ldr	r3, [r7, #12]
 800a696:	429a      	cmp	r2, r3
 800a698:	d209      	bcs.n	800a6ae <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a69a:	4b12      	ldr	r3, [pc, #72]	@ (800a6e4 <prvAddCurrentTaskToDelayedList+0x9c>)
 800a69c:	681a      	ldr	r2, [r3, #0]
 800a69e:	4b0f      	ldr	r3, [pc, #60]	@ (800a6dc <prvAddCurrentTaskToDelayedList+0x94>)
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	3304      	adds	r3, #4
 800a6a4:	4619      	mov	r1, r3
 800a6a6:	4610      	mov	r0, r2
 800a6a8:	f7fd ff9f 	bl	80085ea <vListInsert>
}
 800a6ac:	e010      	b.n	800a6d0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a6ae:	4b0e      	ldr	r3, [pc, #56]	@ (800a6e8 <prvAddCurrentTaskToDelayedList+0xa0>)
 800a6b0:	681a      	ldr	r2, [r3, #0]
 800a6b2:	4b0a      	ldr	r3, [pc, #40]	@ (800a6dc <prvAddCurrentTaskToDelayedList+0x94>)
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	3304      	adds	r3, #4
 800a6b8:	4619      	mov	r1, r3
 800a6ba:	4610      	mov	r0, r2
 800a6bc:	f7fd ff95 	bl	80085ea <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a6c0:	4b0a      	ldr	r3, [pc, #40]	@ (800a6ec <prvAddCurrentTaskToDelayedList+0xa4>)
 800a6c2:	681b      	ldr	r3, [r3, #0]
 800a6c4:	68ba      	ldr	r2, [r7, #8]
 800a6c6:	429a      	cmp	r2, r3
 800a6c8:	d202      	bcs.n	800a6d0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800a6ca:	4a08      	ldr	r2, [pc, #32]	@ (800a6ec <prvAddCurrentTaskToDelayedList+0xa4>)
 800a6cc:	68bb      	ldr	r3, [r7, #8]
 800a6ce:	6013      	str	r3, [r2, #0]
}
 800a6d0:	bf00      	nop
 800a6d2:	3710      	adds	r7, #16
 800a6d4:	46bd      	mov	sp, r7
 800a6d6:	bd80      	pop	{r7, pc}
 800a6d8:	20004cb4 	.word	0x20004cb4
 800a6dc:	200047dc 	.word	0x200047dc
 800a6e0:	20004c9c 	.word	0x20004c9c
 800a6e4:	20004c6c 	.word	0x20004c6c
 800a6e8:	20004c68 	.word	0x20004c68
 800a6ec:	20004cd0 	.word	0x20004cd0

0800a6f0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800a6f0:	b580      	push	{r7, lr}
 800a6f2:	b08a      	sub	sp, #40	@ 0x28
 800a6f4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800a6f6:	2300      	movs	r3, #0
 800a6f8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800a6fa:	f000 fb13 	bl	800ad24 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800a6fe:	4b1d      	ldr	r3, [pc, #116]	@ (800a774 <xTimerCreateTimerTask+0x84>)
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	2b00      	cmp	r3, #0
 800a704:	d021      	beq.n	800a74a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800a706:	2300      	movs	r3, #0
 800a708:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800a70a:	2300      	movs	r3, #0
 800a70c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800a70e:	1d3a      	adds	r2, r7, #4
 800a710:	f107 0108 	add.w	r1, r7, #8
 800a714:	f107 030c 	add.w	r3, r7, #12
 800a718:	4618      	mov	r0, r3
 800a71a:	f7fd fefb 	bl	8008514 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800a71e:	6879      	ldr	r1, [r7, #4]
 800a720:	68bb      	ldr	r3, [r7, #8]
 800a722:	68fa      	ldr	r2, [r7, #12]
 800a724:	9202      	str	r2, [sp, #8]
 800a726:	9301      	str	r3, [sp, #4]
 800a728:	2302      	movs	r3, #2
 800a72a:	9300      	str	r3, [sp, #0]
 800a72c:	2300      	movs	r3, #0
 800a72e:	460a      	mov	r2, r1
 800a730:	4911      	ldr	r1, [pc, #68]	@ (800a778 <xTimerCreateTimerTask+0x88>)
 800a732:	4812      	ldr	r0, [pc, #72]	@ (800a77c <xTimerCreateTimerTask+0x8c>)
 800a734:	f7fe fe4c 	bl	80093d0 <xTaskCreateStatic>
 800a738:	4603      	mov	r3, r0
 800a73a:	4a11      	ldr	r2, [pc, #68]	@ (800a780 <xTimerCreateTimerTask+0x90>)
 800a73c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800a73e:	4b10      	ldr	r3, [pc, #64]	@ (800a780 <xTimerCreateTimerTask+0x90>)
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	2b00      	cmp	r3, #0
 800a744:	d001      	beq.n	800a74a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800a746:	2301      	movs	r3, #1
 800a748:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800a74a:	697b      	ldr	r3, [r7, #20]
 800a74c:	2b00      	cmp	r3, #0
 800a74e:	d10b      	bne.n	800a768 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800a750:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a754:	f383 8811 	msr	BASEPRI, r3
 800a758:	f3bf 8f6f 	isb	sy
 800a75c:	f3bf 8f4f 	dsb	sy
 800a760:	613b      	str	r3, [r7, #16]
}
 800a762:	bf00      	nop
 800a764:	bf00      	nop
 800a766:	e7fd      	b.n	800a764 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800a768:	697b      	ldr	r3, [r7, #20]
}
 800a76a:	4618      	mov	r0, r3
 800a76c:	3718      	adds	r7, #24
 800a76e:	46bd      	mov	sp, r7
 800a770:	bd80      	pop	{r7, pc}
 800a772:	bf00      	nop
 800a774:	20004d0c 	.word	0x20004d0c
 800a778:	0800eff4 	.word	0x0800eff4
 800a77c:	0800a8bd 	.word	0x0800a8bd
 800a780:	20004d10 	.word	0x20004d10

0800a784 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800a784:	b580      	push	{r7, lr}
 800a786:	b08a      	sub	sp, #40	@ 0x28
 800a788:	af00      	add	r7, sp, #0
 800a78a:	60f8      	str	r0, [r7, #12]
 800a78c:	60b9      	str	r1, [r7, #8]
 800a78e:	607a      	str	r2, [r7, #4]
 800a790:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800a792:	2300      	movs	r3, #0
 800a794:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800a796:	68fb      	ldr	r3, [r7, #12]
 800a798:	2b00      	cmp	r3, #0
 800a79a:	d10b      	bne.n	800a7b4 <xTimerGenericCommand+0x30>
	__asm volatile
 800a79c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7a0:	f383 8811 	msr	BASEPRI, r3
 800a7a4:	f3bf 8f6f 	isb	sy
 800a7a8:	f3bf 8f4f 	dsb	sy
 800a7ac:	623b      	str	r3, [r7, #32]
}
 800a7ae:	bf00      	nop
 800a7b0:	bf00      	nop
 800a7b2:	e7fd      	b.n	800a7b0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800a7b4:	4b19      	ldr	r3, [pc, #100]	@ (800a81c <xTimerGenericCommand+0x98>)
 800a7b6:	681b      	ldr	r3, [r3, #0]
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	d02a      	beq.n	800a812 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800a7bc:	68bb      	ldr	r3, [r7, #8]
 800a7be:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800a7c4:	68fb      	ldr	r3, [r7, #12]
 800a7c6:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800a7c8:	68bb      	ldr	r3, [r7, #8]
 800a7ca:	2b05      	cmp	r3, #5
 800a7cc:	dc18      	bgt.n	800a800 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a7ce:	f7ff fc67 	bl	800a0a0 <xTaskGetSchedulerState>
 800a7d2:	4603      	mov	r3, r0
 800a7d4:	2b02      	cmp	r3, #2
 800a7d6:	d109      	bne.n	800a7ec <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a7d8:	4b10      	ldr	r3, [pc, #64]	@ (800a81c <xTimerGenericCommand+0x98>)
 800a7da:	6818      	ldr	r0, [r3, #0]
 800a7dc:	f107 0110 	add.w	r1, r7, #16
 800a7e0:	2300      	movs	r3, #0
 800a7e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a7e4:	f7fe f8dc 	bl	80089a0 <xQueueGenericSend>
 800a7e8:	6278      	str	r0, [r7, #36]	@ 0x24
 800a7ea:	e012      	b.n	800a812 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800a7ec:	4b0b      	ldr	r3, [pc, #44]	@ (800a81c <xTimerGenericCommand+0x98>)
 800a7ee:	6818      	ldr	r0, [r3, #0]
 800a7f0:	f107 0110 	add.w	r1, r7, #16
 800a7f4:	2300      	movs	r3, #0
 800a7f6:	2200      	movs	r2, #0
 800a7f8:	f7fe f8d2 	bl	80089a0 <xQueueGenericSend>
 800a7fc:	6278      	str	r0, [r7, #36]	@ 0x24
 800a7fe:	e008      	b.n	800a812 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a800:	4b06      	ldr	r3, [pc, #24]	@ (800a81c <xTimerGenericCommand+0x98>)
 800a802:	6818      	ldr	r0, [r3, #0]
 800a804:	f107 0110 	add.w	r1, r7, #16
 800a808:	2300      	movs	r3, #0
 800a80a:	683a      	ldr	r2, [r7, #0]
 800a80c:	f7fe f9ca 	bl	8008ba4 <xQueueGenericSendFromISR>
 800a810:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800a812:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a814:	4618      	mov	r0, r3
 800a816:	3728      	adds	r7, #40	@ 0x28
 800a818:	46bd      	mov	sp, r7
 800a81a:	bd80      	pop	{r7, pc}
 800a81c:	20004d0c 	.word	0x20004d0c

0800a820 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800a820:	b580      	push	{r7, lr}
 800a822:	b088      	sub	sp, #32
 800a824:	af02      	add	r7, sp, #8
 800a826:	6078      	str	r0, [r7, #4]
 800a828:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a82a:	4b23      	ldr	r3, [pc, #140]	@ (800a8b8 <prvProcessExpiredTimer+0x98>)
 800a82c:	681b      	ldr	r3, [r3, #0]
 800a82e:	68db      	ldr	r3, [r3, #12]
 800a830:	68db      	ldr	r3, [r3, #12]
 800a832:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a834:	697b      	ldr	r3, [r7, #20]
 800a836:	3304      	adds	r3, #4
 800a838:	4618      	mov	r0, r3
 800a83a:	f7fd ff0f 	bl	800865c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a83e:	697b      	ldr	r3, [r7, #20]
 800a840:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a844:	f003 0304 	and.w	r3, r3, #4
 800a848:	2b00      	cmp	r3, #0
 800a84a:	d023      	beq.n	800a894 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800a84c:	697b      	ldr	r3, [r7, #20]
 800a84e:	699a      	ldr	r2, [r3, #24]
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	18d1      	adds	r1, r2, r3
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	683a      	ldr	r2, [r7, #0]
 800a858:	6978      	ldr	r0, [r7, #20]
 800a85a:	f000 f8d5 	bl	800aa08 <prvInsertTimerInActiveList>
 800a85e:	4603      	mov	r3, r0
 800a860:	2b00      	cmp	r3, #0
 800a862:	d020      	beq.n	800a8a6 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a864:	2300      	movs	r3, #0
 800a866:	9300      	str	r3, [sp, #0]
 800a868:	2300      	movs	r3, #0
 800a86a:	687a      	ldr	r2, [r7, #4]
 800a86c:	2100      	movs	r1, #0
 800a86e:	6978      	ldr	r0, [r7, #20]
 800a870:	f7ff ff88 	bl	800a784 <xTimerGenericCommand>
 800a874:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800a876:	693b      	ldr	r3, [r7, #16]
 800a878:	2b00      	cmp	r3, #0
 800a87a:	d114      	bne.n	800a8a6 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800a87c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a880:	f383 8811 	msr	BASEPRI, r3
 800a884:	f3bf 8f6f 	isb	sy
 800a888:	f3bf 8f4f 	dsb	sy
 800a88c:	60fb      	str	r3, [r7, #12]
}
 800a88e:	bf00      	nop
 800a890:	bf00      	nop
 800a892:	e7fd      	b.n	800a890 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a894:	697b      	ldr	r3, [r7, #20]
 800a896:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a89a:	f023 0301 	bic.w	r3, r3, #1
 800a89e:	b2da      	uxtb	r2, r3
 800a8a0:	697b      	ldr	r3, [r7, #20]
 800a8a2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a8a6:	697b      	ldr	r3, [r7, #20]
 800a8a8:	6a1b      	ldr	r3, [r3, #32]
 800a8aa:	6978      	ldr	r0, [r7, #20]
 800a8ac:	4798      	blx	r3
}
 800a8ae:	bf00      	nop
 800a8b0:	3718      	adds	r7, #24
 800a8b2:	46bd      	mov	sp, r7
 800a8b4:	bd80      	pop	{r7, pc}
 800a8b6:	bf00      	nop
 800a8b8:	20004d04 	.word	0x20004d04

0800a8bc <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800a8bc:	b580      	push	{r7, lr}
 800a8be:	b084      	sub	sp, #16
 800a8c0:	af00      	add	r7, sp, #0
 800a8c2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a8c4:	f107 0308 	add.w	r3, r7, #8
 800a8c8:	4618      	mov	r0, r3
 800a8ca:	f000 f859 	bl	800a980 <prvGetNextExpireTime>
 800a8ce:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800a8d0:	68bb      	ldr	r3, [r7, #8]
 800a8d2:	4619      	mov	r1, r3
 800a8d4:	68f8      	ldr	r0, [r7, #12]
 800a8d6:	f000 f805 	bl	800a8e4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800a8da:	f000 f8d7 	bl	800aa8c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a8de:	bf00      	nop
 800a8e0:	e7f0      	b.n	800a8c4 <prvTimerTask+0x8>
	...

0800a8e4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800a8e4:	b580      	push	{r7, lr}
 800a8e6:	b084      	sub	sp, #16
 800a8e8:	af00      	add	r7, sp, #0
 800a8ea:	6078      	str	r0, [r7, #4]
 800a8ec:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800a8ee:	f7fe ffd3 	bl	8009898 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a8f2:	f107 0308 	add.w	r3, r7, #8
 800a8f6:	4618      	mov	r0, r3
 800a8f8:	f000 f866 	bl	800a9c8 <prvSampleTimeNow>
 800a8fc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800a8fe:	68bb      	ldr	r3, [r7, #8]
 800a900:	2b00      	cmp	r3, #0
 800a902:	d130      	bne.n	800a966 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800a904:	683b      	ldr	r3, [r7, #0]
 800a906:	2b00      	cmp	r3, #0
 800a908:	d10a      	bne.n	800a920 <prvProcessTimerOrBlockTask+0x3c>
 800a90a:	687a      	ldr	r2, [r7, #4]
 800a90c:	68fb      	ldr	r3, [r7, #12]
 800a90e:	429a      	cmp	r2, r3
 800a910:	d806      	bhi.n	800a920 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800a912:	f7fe ffcf 	bl	80098b4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800a916:	68f9      	ldr	r1, [r7, #12]
 800a918:	6878      	ldr	r0, [r7, #4]
 800a91a:	f7ff ff81 	bl	800a820 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800a91e:	e024      	b.n	800a96a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800a920:	683b      	ldr	r3, [r7, #0]
 800a922:	2b00      	cmp	r3, #0
 800a924:	d008      	beq.n	800a938 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800a926:	4b13      	ldr	r3, [pc, #76]	@ (800a974 <prvProcessTimerOrBlockTask+0x90>)
 800a928:	681b      	ldr	r3, [r3, #0]
 800a92a:	681b      	ldr	r3, [r3, #0]
 800a92c:	2b00      	cmp	r3, #0
 800a92e:	d101      	bne.n	800a934 <prvProcessTimerOrBlockTask+0x50>
 800a930:	2301      	movs	r3, #1
 800a932:	e000      	b.n	800a936 <prvProcessTimerOrBlockTask+0x52>
 800a934:	2300      	movs	r3, #0
 800a936:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800a938:	4b0f      	ldr	r3, [pc, #60]	@ (800a978 <prvProcessTimerOrBlockTask+0x94>)
 800a93a:	6818      	ldr	r0, [r3, #0]
 800a93c:	687a      	ldr	r2, [r7, #4]
 800a93e:	68fb      	ldr	r3, [r7, #12]
 800a940:	1ad3      	subs	r3, r2, r3
 800a942:	683a      	ldr	r2, [r7, #0]
 800a944:	4619      	mov	r1, r3
 800a946:	f7fe fd0f 	bl	8009368 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800a94a:	f7fe ffb3 	bl	80098b4 <xTaskResumeAll>
 800a94e:	4603      	mov	r3, r0
 800a950:	2b00      	cmp	r3, #0
 800a952:	d10a      	bne.n	800a96a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800a954:	4b09      	ldr	r3, [pc, #36]	@ (800a97c <prvProcessTimerOrBlockTask+0x98>)
 800a956:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a95a:	601a      	str	r2, [r3, #0]
 800a95c:	f3bf 8f4f 	dsb	sy
 800a960:	f3bf 8f6f 	isb	sy
}
 800a964:	e001      	b.n	800a96a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800a966:	f7fe ffa5 	bl	80098b4 <xTaskResumeAll>
}
 800a96a:	bf00      	nop
 800a96c:	3710      	adds	r7, #16
 800a96e:	46bd      	mov	sp, r7
 800a970:	bd80      	pop	{r7, pc}
 800a972:	bf00      	nop
 800a974:	20004d08 	.word	0x20004d08
 800a978:	20004d0c 	.word	0x20004d0c
 800a97c:	e000ed04 	.word	0xe000ed04

0800a980 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800a980:	b480      	push	{r7}
 800a982:	b085      	sub	sp, #20
 800a984:	af00      	add	r7, sp, #0
 800a986:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800a988:	4b0e      	ldr	r3, [pc, #56]	@ (800a9c4 <prvGetNextExpireTime+0x44>)
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	681b      	ldr	r3, [r3, #0]
 800a98e:	2b00      	cmp	r3, #0
 800a990:	d101      	bne.n	800a996 <prvGetNextExpireTime+0x16>
 800a992:	2201      	movs	r2, #1
 800a994:	e000      	b.n	800a998 <prvGetNextExpireTime+0x18>
 800a996:	2200      	movs	r2, #0
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	2b00      	cmp	r3, #0
 800a9a2:	d105      	bne.n	800a9b0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a9a4:	4b07      	ldr	r3, [pc, #28]	@ (800a9c4 <prvGetNextExpireTime+0x44>)
 800a9a6:	681b      	ldr	r3, [r3, #0]
 800a9a8:	68db      	ldr	r3, [r3, #12]
 800a9aa:	681b      	ldr	r3, [r3, #0]
 800a9ac:	60fb      	str	r3, [r7, #12]
 800a9ae:	e001      	b.n	800a9b4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800a9b0:	2300      	movs	r3, #0
 800a9b2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800a9b4:	68fb      	ldr	r3, [r7, #12]
}
 800a9b6:	4618      	mov	r0, r3
 800a9b8:	3714      	adds	r7, #20
 800a9ba:	46bd      	mov	sp, r7
 800a9bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9c0:	4770      	bx	lr
 800a9c2:	bf00      	nop
 800a9c4:	20004d04 	.word	0x20004d04

0800a9c8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800a9c8:	b580      	push	{r7, lr}
 800a9ca:	b084      	sub	sp, #16
 800a9cc:	af00      	add	r7, sp, #0
 800a9ce:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800a9d0:	f7ff f80e 	bl	80099f0 <xTaskGetTickCount>
 800a9d4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800a9d6:	4b0b      	ldr	r3, [pc, #44]	@ (800aa04 <prvSampleTimeNow+0x3c>)
 800a9d8:	681b      	ldr	r3, [r3, #0]
 800a9da:	68fa      	ldr	r2, [r7, #12]
 800a9dc:	429a      	cmp	r2, r3
 800a9de:	d205      	bcs.n	800a9ec <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800a9e0:	f000 f93a 	bl	800ac58 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	2201      	movs	r2, #1
 800a9e8:	601a      	str	r2, [r3, #0]
 800a9ea:	e002      	b.n	800a9f2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	2200      	movs	r2, #0
 800a9f0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800a9f2:	4a04      	ldr	r2, [pc, #16]	@ (800aa04 <prvSampleTimeNow+0x3c>)
 800a9f4:	68fb      	ldr	r3, [r7, #12]
 800a9f6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800a9f8:	68fb      	ldr	r3, [r7, #12]
}
 800a9fa:	4618      	mov	r0, r3
 800a9fc:	3710      	adds	r7, #16
 800a9fe:	46bd      	mov	sp, r7
 800aa00:	bd80      	pop	{r7, pc}
 800aa02:	bf00      	nop
 800aa04:	20004d14 	.word	0x20004d14

0800aa08 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800aa08:	b580      	push	{r7, lr}
 800aa0a:	b086      	sub	sp, #24
 800aa0c:	af00      	add	r7, sp, #0
 800aa0e:	60f8      	str	r0, [r7, #12]
 800aa10:	60b9      	str	r1, [r7, #8]
 800aa12:	607a      	str	r2, [r7, #4]
 800aa14:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800aa16:	2300      	movs	r3, #0
 800aa18:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800aa1a:	68fb      	ldr	r3, [r7, #12]
 800aa1c:	68ba      	ldr	r2, [r7, #8]
 800aa1e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800aa20:	68fb      	ldr	r3, [r7, #12]
 800aa22:	68fa      	ldr	r2, [r7, #12]
 800aa24:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800aa26:	68ba      	ldr	r2, [r7, #8]
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	429a      	cmp	r2, r3
 800aa2c:	d812      	bhi.n	800aa54 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800aa2e:	687a      	ldr	r2, [r7, #4]
 800aa30:	683b      	ldr	r3, [r7, #0]
 800aa32:	1ad2      	subs	r2, r2, r3
 800aa34:	68fb      	ldr	r3, [r7, #12]
 800aa36:	699b      	ldr	r3, [r3, #24]
 800aa38:	429a      	cmp	r2, r3
 800aa3a:	d302      	bcc.n	800aa42 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800aa3c:	2301      	movs	r3, #1
 800aa3e:	617b      	str	r3, [r7, #20]
 800aa40:	e01b      	b.n	800aa7a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800aa42:	4b10      	ldr	r3, [pc, #64]	@ (800aa84 <prvInsertTimerInActiveList+0x7c>)
 800aa44:	681a      	ldr	r2, [r3, #0]
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	3304      	adds	r3, #4
 800aa4a:	4619      	mov	r1, r3
 800aa4c:	4610      	mov	r0, r2
 800aa4e:	f7fd fdcc 	bl	80085ea <vListInsert>
 800aa52:	e012      	b.n	800aa7a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800aa54:	687a      	ldr	r2, [r7, #4]
 800aa56:	683b      	ldr	r3, [r7, #0]
 800aa58:	429a      	cmp	r2, r3
 800aa5a:	d206      	bcs.n	800aa6a <prvInsertTimerInActiveList+0x62>
 800aa5c:	68ba      	ldr	r2, [r7, #8]
 800aa5e:	683b      	ldr	r3, [r7, #0]
 800aa60:	429a      	cmp	r2, r3
 800aa62:	d302      	bcc.n	800aa6a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800aa64:	2301      	movs	r3, #1
 800aa66:	617b      	str	r3, [r7, #20]
 800aa68:	e007      	b.n	800aa7a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800aa6a:	4b07      	ldr	r3, [pc, #28]	@ (800aa88 <prvInsertTimerInActiveList+0x80>)
 800aa6c:	681a      	ldr	r2, [r3, #0]
 800aa6e:	68fb      	ldr	r3, [r7, #12]
 800aa70:	3304      	adds	r3, #4
 800aa72:	4619      	mov	r1, r3
 800aa74:	4610      	mov	r0, r2
 800aa76:	f7fd fdb8 	bl	80085ea <vListInsert>
		}
	}

	return xProcessTimerNow;
 800aa7a:	697b      	ldr	r3, [r7, #20]
}
 800aa7c:	4618      	mov	r0, r3
 800aa7e:	3718      	adds	r7, #24
 800aa80:	46bd      	mov	sp, r7
 800aa82:	bd80      	pop	{r7, pc}
 800aa84:	20004d08 	.word	0x20004d08
 800aa88:	20004d04 	.word	0x20004d04

0800aa8c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800aa8c:	b580      	push	{r7, lr}
 800aa8e:	b08e      	sub	sp, #56	@ 0x38
 800aa90:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800aa92:	e0ce      	b.n	800ac32 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	da19      	bge.n	800aace <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800aa9a:	1d3b      	adds	r3, r7, #4
 800aa9c:	3304      	adds	r3, #4
 800aa9e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800aaa0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aaa2:	2b00      	cmp	r3, #0
 800aaa4:	d10b      	bne.n	800aabe <prvProcessReceivedCommands+0x32>
	__asm volatile
 800aaa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aaaa:	f383 8811 	msr	BASEPRI, r3
 800aaae:	f3bf 8f6f 	isb	sy
 800aab2:	f3bf 8f4f 	dsb	sy
 800aab6:	61fb      	str	r3, [r7, #28]
}
 800aab8:	bf00      	nop
 800aaba:	bf00      	nop
 800aabc:	e7fd      	b.n	800aaba <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800aabe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800aac4:	6850      	ldr	r0, [r2, #4]
 800aac6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800aac8:	6892      	ldr	r2, [r2, #8]
 800aaca:	4611      	mov	r1, r2
 800aacc:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	f2c0 80ae 	blt.w	800ac32 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800aad6:	68fb      	ldr	r3, [r7, #12]
 800aad8:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800aada:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aadc:	695b      	ldr	r3, [r3, #20]
 800aade:	2b00      	cmp	r3, #0
 800aae0:	d004      	beq.n	800aaec <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800aae2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aae4:	3304      	adds	r3, #4
 800aae6:	4618      	mov	r0, r3
 800aae8:	f7fd fdb8 	bl	800865c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800aaec:	463b      	mov	r3, r7
 800aaee:	4618      	mov	r0, r3
 800aaf0:	f7ff ff6a 	bl	800a9c8 <prvSampleTimeNow>
 800aaf4:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	2b09      	cmp	r3, #9
 800aafa:	f200 8097 	bhi.w	800ac2c <prvProcessReceivedCommands+0x1a0>
 800aafe:	a201      	add	r2, pc, #4	@ (adr r2, 800ab04 <prvProcessReceivedCommands+0x78>)
 800ab00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab04:	0800ab2d 	.word	0x0800ab2d
 800ab08:	0800ab2d 	.word	0x0800ab2d
 800ab0c:	0800ab2d 	.word	0x0800ab2d
 800ab10:	0800aba3 	.word	0x0800aba3
 800ab14:	0800abb7 	.word	0x0800abb7
 800ab18:	0800ac03 	.word	0x0800ac03
 800ab1c:	0800ab2d 	.word	0x0800ab2d
 800ab20:	0800ab2d 	.word	0x0800ab2d
 800ab24:	0800aba3 	.word	0x0800aba3
 800ab28:	0800abb7 	.word	0x0800abb7
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ab2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab2e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ab32:	f043 0301 	orr.w	r3, r3, #1
 800ab36:	b2da      	uxtb	r2, r3
 800ab38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab3a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800ab3e:	68ba      	ldr	r2, [r7, #8]
 800ab40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab42:	699b      	ldr	r3, [r3, #24]
 800ab44:	18d1      	adds	r1, r2, r3
 800ab46:	68bb      	ldr	r3, [r7, #8]
 800ab48:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ab4a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ab4c:	f7ff ff5c 	bl	800aa08 <prvInsertTimerInActiveList>
 800ab50:	4603      	mov	r3, r0
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	d06c      	beq.n	800ac30 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ab56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab58:	6a1b      	ldr	r3, [r3, #32]
 800ab5a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ab5c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ab5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab60:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ab64:	f003 0304 	and.w	r3, r3, #4
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	d061      	beq.n	800ac30 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800ab6c:	68ba      	ldr	r2, [r7, #8]
 800ab6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab70:	699b      	ldr	r3, [r3, #24]
 800ab72:	441a      	add	r2, r3
 800ab74:	2300      	movs	r3, #0
 800ab76:	9300      	str	r3, [sp, #0]
 800ab78:	2300      	movs	r3, #0
 800ab7a:	2100      	movs	r1, #0
 800ab7c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ab7e:	f7ff fe01 	bl	800a784 <xTimerGenericCommand>
 800ab82:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800ab84:	6a3b      	ldr	r3, [r7, #32]
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	d152      	bne.n	800ac30 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800ab8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab8e:	f383 8811 	msr	BASEPRI, r3
 800ab92:	f3bf 8f6f 	isb	sy
 800ab96:	f3bf 8f4f 	dsb	sy
 800ab9a:	61bb      	str	r3, [r7, #24]
}
 800ab9c:	bf00      	nop
 800ab9e:	bf00      	nop
 800aba0:	e7fd      	b.n	800ab9e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800aba2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aba4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800aba8:	f023 0301 	bic.w	r3, r3, #1
 800abac:	b2da      	uxtb	r2, r3
 800abae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abb0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800abb4:	e03d      	b.n	800ac32 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800abb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abb8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800abbc:	f043 0301 	orr.w	r3, r3, #1
 800abc0:	b2da      	uxtb	r2, r3
 800abc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abc4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800abc8:	68ba      	ldr	r2, [r7, #8]
 800abca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abcc:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800abce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abd0:	699b      	ldr	r3, [r3, #24]
 800abd2:	2b00      	cmp	r3, #0
 800abd4:	d10b      	bne.n	800abee <prvProcessReceivedCommands+0x162>
	__asm volatile
 800abd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abda:	f383 8811 	msr	BASEPRI, r3
 800abde:	f3bf 8f6f 	isb	sy
 800abe2:	f3bf 8f4f 	dsb	sy
 800abe6:	617b      	str	r3, [r7, #20]
}
 800abe8:	bf00      	nop
 800abea:	bf00      	nop
 800abec:	e7fd      	b.n	800abea <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800abee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abf0:	699a      	ldr	r2, [r3, #24]
 800abf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abf4:	18d1      	adds	r1, r2, r3
 800abf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abf8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800abfa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800abfc:	f7ff ff04 	bl	800aa08 <prvInsertTimerInActiveList>
					break;
 800ac00:	e017      	b.n	800ac32 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800ac02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac04:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ac08:	f003 0302 	and.w	r3, r3, #2
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	d103      	bne.n	800ac18 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800ac10:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ac12:	f000 fbe9 	bl	800b3e8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800ac16:	e00c      	b.n	800ac32 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ac18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac1a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ac1e:	f023 0301 	bic.w	r3, r3, #1
 800ac22:	b2da      	uxtb	r2, r3
 800ac24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac26:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800ac2a:	e002      	b.n	800ac32 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800ac2c:	bf00      	nop
 800ac2e:	e000      	b.n	800ac32 <prvProcessReceivedCommands+0x1a6>
					break;
 800ac30:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ac32:	4b08      	ldr	r3, [pc, #32]	@ (800ac54 <prvProcessReceivedCommands+0x1c8>)
 800ac34:	681b      	ldr	r3, [r3, #0]
 800ac36:	1d39      	adds	r1, r7, #4
 800ac38:	2200      	movs	r2, #0
 800ac3a:	4618      	mov	r0, r3
 800ac3c:	f7fe f850 	bl	8008ce0 <xQueueReceive>
 800ac40:	4603      	mov	r3, r0
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	f47f af26 	bne.w	800aa94 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800ac48:	bf00      	nop
 800ac4a:	bf00      	nop
 800ac4c:	3730      	adds	r7, #48	@ 0x30
 800ac4e:	46bd      	mov	sp, r7
 800ac50:	bd80      	pop	{r7, pc}
 800ac52:	bf00      	nop
 800ac54:	20004d0c 	.word	0x20004d0c

0800ac58 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800ac58:	b580      	push	{r7, lr}
 800ac5a:	b088      	sub	sp, #32
 800ac5c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ac5e:	e049      	b.n	800acf4 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ac60:	4b2e      	ldr	r3, [pc, #184]	@ (800ad1c <prvSwitchTimerLists+0xc4>)
 800ac62:	681b      	ldr	r3, [r3, #0]
 800ac64:	68db      	ldr	r3, [r3, #12]
 800ac66:	681b      	ldr	r3, [r3, #0]
 800ac68:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ac6a:	4b2c      	ldr	r3, [pc, #176]	@ (800ad1c <prvSwitchTimerLists+0xc4>)
 800ac6c:	681b      	ldr	r3, [r3, #0]
 800ac6e:	68db      	ldr	r3, [r3, #12]
 800ac70:	68db      	ldr	r3, [r3, #12]
 800ac72:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ac74:	68fb      	ldr	r3, [r7, #12]
 800ac76:	3304      	adds	r3, #4
 800ac78:	4618      	mov	r0, r3
 800ac7a:	f7fd fcef 	bl	800865c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ac7e:	68fb      	ldr	r3, [r7, #12]
 800ac80:	6a1b      	ldr	r3, [r3, #32]
 800ac82:	68f8      	ldr	r0, [r7, #12]
 800ac84:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ac86:	68fb      	ldr	r3, [r7, #12]
 800ac88:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ac8c:	f003 0304 	and.w	r3, r3, #4
 800ac90:	2b00      	cmp	r3, #0
 800ac92:	d02f      	beq.n	800acf4 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800ac94:	68fb      	ldr	r3, [r7, #12]
 800ac96:	699b      	ldr	r3, [r3, #24]
 800ac98:	693a      	ldr	r2, [r7, #16]
 800ac9a:	4413      	add	r3, r2
 800ac9c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800ac9e:	68ba      	ldr	r2, [r7, #8]
 800aca0:	693b      	ldr	r3, [r7, #16]
 800aca2:	429a      	cmp	r2, r3
 800aca4:	d90e      	bls.n	800acc4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800aca6:	68fb      	ldr	r3, [r7, #12]
 800aca8:	68ba      	ldr	r2, [r7, #8]
 800acaa:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800acac:	68fb      	ldr	r3, [r7, #12]
 800acae:	68fa      	ldr	r2, [r7, #12]
 800acb0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800acb2:	4b1a      	ldr	r3, [pc, #104]	@ (800ad1c <prvSwitchTimerLists+0xc4>)
 800acb4:	681a      	ldr	r2, [r3, #0]
 800acb6:	68fb      	ldr	r3, [r7, #12]
 800acb8:	3304      	adds	r3, #4
 800acba:	4619      	mov	r1, r3
 800acbc:	4610      	mov	r0, r2
 800acbe:	f7fd fc94 	bl	80085ea <vListInsert>
 800acc2:	e017      	b.n	800acf4 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800acc4:	2300      	movs	r3, #0
 800acc6:	9300      	str	r3, [sp, #0]
 800acc8:	2300      	movs	r3, #0
 800acca:	693a      	ldr	r2, [r7, #16]
 800accc:	2100      	movs	r1, #0
 800acce:	68f8      	ldr	r0, [r7, #12]
 800acd0:	f7ff fd58 	bl	800a784 <xTimerGenericCommand>
 800acd4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	2b00      	cmp	r3, #0
 800acda:	d10b      	bne.n	800acf4 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800acdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ace0:	f383 8811 	msr	BASEPRI, r3
 800ace4:	f3bf 8f6f 	isb	sy
 800ace8:	f3bf 8f4f 	dsb	sy
 800acec:	603b      	str	r3, [r7, #0]
}
 800acee:	bf00      	nop
 800acf0:	bf00      	nop
 800acf2:	e7fd      	b.n	800acf0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800acf4:	4b09      	ldr	r3, [pc, #36]	@ (800ad1c <prvSwitchTimerLists+0xc4>)
 800acf6:	681b      	ldr	r3, [r3, #0]
 800acf8:	681b      	ldr	r3, [r3, #0]
 800acfa:	2b00      	cmp	r3, #0
 800acfc:	d1b0      	bne.n	800ac60 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800acfe:	4b07      	ldr	r3, [pc, #28]	@ (800ad1c <prvSwitchTimerLists+0xc4>)
 800ad00:	681b      	ldr	r3, [r3, #0]
 800ad02:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800ad04:	4b06      	ldr	r3, [pc, #24]	@ (800ad20 <prvSwitchTimerLists+0xc8>)
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	4a04      	ldr	r2, [pc, #16]	@ (800ad1c <prvSwitchTimerLists+0xc4>)
 800ad0a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800ad0c:	4a04      	ldr	r2, [pc, #16]	@ (800ad20 <prvSwitchTimerLists+0xc8>)
 800ad0e:	697b      	ldr	r3, [r7, #20]
 800ad10:	6013      	str	r3, [r2, #0]
}
 800ad12:	bf00      	nop
 800ad14:	3718      	adds	r7, #24
 800ad16:	46bd      	mov	sp, r7
 800ad18:	bd80      	pop	{r7, pc}
 800ad1a:	bf00      	nop
 800ad1c:	20004d04 	.word	0x20004d04
 800ad20:	20004d08 	.word	0x20004d08

0800ad24 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800ad24:	b580      	push	{r7, lr}
 800ad26:	b082      	sub	sp, #8
 800ad28:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800ad2a:	f000 f96d 	bl	800b008 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800ad2e:	4b15      	ldr	r3, [pc, #84]	@ (800ad84 <prvCheckForValidListAndQueue+0x60>)
 800ad30:	681b      	ldr	r3, [r3, #0]
 800ad32:	2b00      	cmp	r3, #0
 800ad34:	d120      	bne.n	800ad78 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800ad36:	4814      	ldr	r0, [pc, #80]	@ (800ad88 <prvCheckForValidListAndQueue+0x64>)
 800ad38:	f7fd fc06 	bl	8008548 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800ad3c:	4813      	ldr	r0, [pc, #76]	@ (800ad8c <prvCheckForValidListAndQueue+0x68>)
 800ad3e:	f7fd fc03 	bl	8008548 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800ad42:	4b13      	ldr	r3, [pc, #76]	@ (800ad90 <prvCheckForValidListAndQueue+0x6c>)
 800ad44:	4a10      	ldr	r2, [pc, #64]	@ (800ad88 <prvCheckForValidListAndQueue+0x64>)
 800ad46:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800ad48:	4b12      	ldr	r3, [pc, #72]	@ (800ad94 <prvCheckForValidListAndQueue+0x70>)
 800ad4a:	4a10      	ldr	r2, [pc, #64]	@ (800ad8c <prvCheckForValidListAndQueue+0x68>)
 800ad4c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800ad4e:	2300      	movs	r3, #0
 800ad50:	9300      	str	r3, [sp, #0]
 800ad52:	4b11      	ldr	r3, [pc, #68]	@ (800ad98 <prvCheckForValidListAndQueue+0x74>)
 800ad54:	4a11      	ldr	r2, [pc, #68]	@ (800ad9c <prvCheckForValidListAndQueue+0x78>)
 800ad56:	2110      	movs	r1, #16
 800ad58:	200a      	movs	r0, #10
 800ad5a:	f7fd fd13 	bl	8008784 <xQueueGenericCreateStatic>
 800ad5e:	4603      	mov	r3, r0
 800ad60:	4a08      	ldr	r2, [pc, #32]	@ (800ad84 <prvCheckForValidListAndQueue+0x60>)
 800ad62:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800ad64:	4b07      	ldr	r3, [pc, #28]	@ (800ad84 <prvCheckForValidListAndQueue+0x60>)
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	2b00      	cmp	r3, #0
 800ad6a:	d005      	beq.n	800ad78 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800ad6c:	4b05      	ldr	r3, [pc, #20]	@ (800ad84 <prvCheckForValidListAndQueue+0x60>)
 800ad6e:	681b      	ldr	r3, [r3, #0]
 800ad70:	490b      	ldr	r1, [pc, #44]	@ (800ada0 <prvCheckForValidListAndQueue+0x7c>)
 800ad72:	4618      	mov	r0, r3
 800ad74:	f7fe face 	bl	8009314 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ad78:	f000 f978 	bl	800b06c <vPortExitCritical>
}
 800ad7c:	bf00      	nop
 800ad7e:	46bd      	mov	sp, r7
 800ad80:	bd80      	pop	{r7, pc}
 800ad82:	bf00      	nop
 800ad84:	20004d0c 	.word	0x20004d0c
 800ad88:	20004cdc 	.word	0x20004cdc
 800ad8c:	20004cf0 	.word	0x20004cf0
 800ad90:	20004d04 	.word	0x20004d04
 800ad94:	20004d08 	.word	0x20004d08
 800ad98:	20004db8 	.word	0x20004db8
 800ad9c:	20004d18 	.word	0x20004d18
 800ada0:	0800effc 	.word	0x0800effc

0800ada4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800ada4:	b480      	push	{r7}
 800ada6:	b085      	sub	sp, #20
 800ada8:	af00      	add	r7, sp, #0
 800adaa:	60f8      	str	r0, [r7, #12]
 800adac:	60b9      	str	r1, [r7, #8]
 800adae:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	3b04      	subs	r3, #4
 800adb4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800adb6:	68fb      	ldr	r3, [r7, #12]
 800adb8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800adbc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800adbe:	68fb      	ldr	r3, [r7, #12]
 800adc0:	3b04      	subs	r3, #4
 800adc2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800adc4:	68bb      	ldr	r3, [r7, #8]
 800adc6:	f023 0201 	bic.w	r2, r3, #1
 800adca:	68fb      	ldr	r3, [r7, #12]
 800adcc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800adce:	68fb      	ldr	r3, [r7, #12]
 800add0:	3b04      	subs	r3, #4
 800add2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800add4:	4a0c      	ldr	r2, [pc, #48]	@ (800ae08 <pxPortInitialiseStack+0x64>)
 800add6:	68fb      	ldr	r3, [r7, #12]
 800add8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800adda:	68fb      	ldr	r3, [r7, #12]
 800addc:	3b14      	subs	r3, #20
 800adde:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800ade0:	687a      	ldr	r2, [r7, #4]
 800ade2:	68fb      	ldr	r3, [r7, #12]
 800ade4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800ade6:	68fb      	ldr	r3, [r7, #12]
 800ade8:	3b04      	subs	r3, #4
 800adea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800adec:	68fb      	ldr	r3, [r7, #12]
 800adee:	f06f 0202 	mvn.w	r2, #2
 800adf2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800adf4:	68fb      	ldr	r3, [r7, #12]
 800adf6:	3b20      	subs	r3, #32
 800adf8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800adfa:	68fb      	ldr	r3, [r7, #12]
}
 800adfc:	4618      	mov	r0, r3
 800adfe:	3714      	adds	r7, #20
 800ae00:	46bd      	mov	sp, r7
 800ae02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae06:	4770      	bx	lr
 800ae08:	0800ae0d 	.word	0x0800ae0d

0800ae0c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800ae0c:	b480      	push	{r7}
 800ae0e:	b085      	sub	sp, #20
 800ae10:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800ae12:	2300      	movs	r3, #0
 800ae14:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800ae16:	4b13      	ldr	r3, [pc, #76]	@ (800ae64 <prvTaskExitError+0x58>)
 800ae18:	681b      	ldr	r3, [r3, #0]
 800ae1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae1e:	d00b      	beq.n	800ae38 <prvTaskExitError+0x2c>
	__asm volatile
 800ae20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae24:	f383 8811 	msr	BASEPRI, r3
 800ae28:	f3bf 8f6f 	isb	sy
 800ae2c:	f3bf 8f4f 	dsb	sy
 800ae30:	60fb      	str	r3, [r7, #12]
}
 800ae32:	bf00      	nop
 800ae34:	bf00      	nop
 800ae36:	e7fd      	b.n	800ae34 <prvTaskExitError+0x28>
	__asm volatile
 800ae38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae3c:	f383 8811 	msr	BASEPRI, r3
 800ae40:	f3bf 8f6f 	isb	sy
 800ae44:	f3bf 8f4f 	dsb	sy
 800ae48:	60bb      	str	r3, [r7, #8]
}
 800ae4a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800ae4c:	bf00      	nop
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	2b00      	cmp	r3, #0
 800ae52:	d0fc      	beq.n	800ae4e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800ae54:	bf00      	nop
 800ae56:	bf00      	nop
 800ae58:	3714      	adds	r7, #20
 800ae5a:	46bd      	mov	sp, r7
 800ae5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae60:	4770      	bx	lr
 800ae62:	bf00      	nop
 800ae64:	200000d8 	.word	0x200000d8
	...

0800ae70 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800ae70:	4b07      	ldr	r3, [pc, #28]	@ (800ae90 <pxCurrentTCBConst2>)
 800ae72:	6819      	ldr	r1, [r3, #0]
 800ae74:	6808      	ldr	r0, [r1, #0]
 800ae76:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae7a:	f380 8809 	msr	PSP, r0
 800ae7e:	f3bf 8f6f 	isb	sy
 800ae82:	f04f 0000 	mov.w	r0, #0
 800ae86:	f380 8811 	msr	BASEPRI, r0
 800ae8a:	4770      	bx	lr
 800ae8c:	f3af 8000 	nop.w

0800ae90 <pxCurrentTCBConst2>:
 800ae90:	200047dc 	.word	0x200047dc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800ae94:	bf00      	nop
 800ae96:	bf00      	nop

0800ae98 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800ae98:	4808      	ldr	r0, [pc, #32]	@ (800aebc <prvPortStartFirstTask+0x24>)
 800ae9a:	6800      	ldr	r0, [r0, #0]
 800ae9c:	6800      	ldr	r0, [r0, #0]
 800ae9e:	f380 8808 	msr	MSP, r0
 800aea2:	f04f 0000 	mov.w	r0, #0
 800aea6:	f380 8814 	msr	CONTROL, r0
 800aeaa:	b662      	cpsie	i
 800aeac:	b661      	cpsie	f
 800aeae:	f3bf 8f4f 	dsb	sy
 800aeb2:	f3bf 8f6f 	isb	sy
 800aeb6:	df00      	svc	0
 800aeb8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800aeba:	bf00      	nop
 800aebc:	e000ed08 	.word	0xe000ed08

0800aec0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800aec0:	b580      	push	{r7, lr}
 800aec2:	b086      	sub	sp, #24
 800aec4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800aec6:	4b47      	ldr	r3, [pc, #284]	@ (800afe4 <xPortStartScheduler+0x124>)
 800aec8:	681b      	ldr	r3, [r3, #0]
 800aeca:	4a47      	ldr	r2, [pc, #284]	@ (800afe8 <xPortStartScheduler+0x128>)
 800aecc:	4293      	cmp	r3, r2
 800aece:	d10b      	bne.n	800aee8 <xPortStartScheduler+0x28>
	__asm volatile
 800aed0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aed4:	f383 8811 	msr	BASEPRI, r3
 800aed8:	f3bf 8f6f 	isb	sy
 800aedc:	f3bf 8f4f 	dsb	sy
 800aee0:	60fb      	str	r3, [r7, #12]
}
 800aee2:	bf00      	nop
 800aee4:	bf00      	nop
 800aee6:	e7fd      	b.n	800aee4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800aee8:	4b3e      	ldr	r3, [pc, #248]	@ (800afe4 <xPortStartScheduler+0x124>)
 800aeea:	681b      	ldr	r3, [r3, #0]
 800aeec:	4a3f      	ldr	r2, [pc, #252]	@ (800afec <xPortStartScheduler+0x12c>)
 800aeee:	4293      	cmp	r3, r2
 800aef0:	d10b      	bne.n	800af0a <xPortStartScheduler+0x4a>
	__asm volatile
 800aef2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aef6:	f383 8811 	msr	BASEPRI, r3
 800aefa:	f3bf 8f6f 	isb	sy
 800aefe:	f3bf 8f4f 	dsb	sy
 800af02:	613b      	str	r3, [r7, #16]
}
 800af04:	bf00      	nop
 800af06:	bf00      	nop
 800af08:	e7fd      	b.n	800af06 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800af0a:	4b39      	ldr	r3, [pc, #228]	@ (800aff0 <xPortStartScheduler+0x130>)
 800af0c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800af0e:	697b      	ldr	r3, [r7, #20]
 800af10:	781b      	ldrb	r3, [r3, #0]
 800af12:	b2db      	uxtb	r3, r3
 800af14:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800af16:	697b      	ldr	r3, [r7, #20]
 800af18:	22ff      	movs	r2, #255	@ 0xff
 800af1a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800af1c:	697b      	ldr	r3, [r7, #20]
 800af1e:	781b      	ldrb	r3, [r3, #0]
 800af20:	b2db      	uxtb	r3, r3
 800af22:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800af24:	78fb      	ldrb	r3, [r7, #3]
 800af26:	b2db      	uxtb	r3, r3
 800af28:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800af2c:	b2da      	uxtb	r2, r3
 800af2e:	4b31      	ldr	r3, [pc, #196]	@ (800aff4 <xPortStartScheduler+0x134>)
 800af30:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800af32:	4b31      	ldr	r3, [pc, #196]	@ (800aff8 <xPortStartScheduler+0x138>)
 800af34:	2207      	movs	r2, #7
 800af36:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800af38:	e009      	b.n	800af4e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800af3a:	4b2f      	ldr	r3, [pc, #188]	@ (800aff8 <xPortStartScheduler+0x138>)
 800af3c:	681b      	ldr	r3, [r3, #0]
 800af3e:	3b01      	subs	r3, #1
 800af40:	4a2d      	ldr	r2, [pc, #180]	@ (800aff8 <xPortStartScheduler+0x138>)
 800af42:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800af44:	78fb      	ldrb	r3, [r7, #3]
 800af46:	b2db      	uxtb	r3, r3
 800af48:	005b      	lsls	r3, r3, #1
 800af4a:	b2db      	uxtb	r3, r3
 800af4c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800af4e:	78fb      	ldrb	r3, [r7, #3]
 800af50:	b2db      	uxtb	r3, r3
 800af52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800af56:	2b80      	cmp	r3, #128	@ 0x80
 800af58:	d0ef      	beq.n	800af3a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800af5a:	4b27      	ldr	r3, [pc, #156]	@ (800aff8 <xPortStartScheduler+0x138>)
 800af5c:	681b      	ldr	r3, [r3, #0]
 800af5e:	f1c3 0307 	rsb	r3, r3, #7
 800af62:	2b04      	cmp	r3, #4
 800af64:	d00b      	beq.n	800af7e <xPortStartScheduler+0xbe>
	__asm volatile
 800af66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af6a:	f383 8811 	msr	BASEPRI, r3
 800af6e:	f3bf 8f6f 	isb	sy
 800af72:	f3bf 8f4f 	dsb	sy
 800af76:	60bb      	str	r3, [r7, #8]
}
 800af78:	bf00      	nop
 800af7a:	bf00      	nop
 800af7c:	e7fd      	b.n	800af7a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800af7e:	4b1e      	ldr	r3, [pc, #120]	@ (800aff8 <xPortStartScheduler+0x138>)
 800af80:	681b      	ldr	r3, [r3, #0]
 800af82:	021b      	lsls	r3, r3, #8
 800af84:	4a1c      	ldr	r2, [pc, #112]	@ (800aff8 <xPortStartScheduler+0x138>)
 800af86:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800af88:	4b1b      	ldr	r3, [pc, #108]	@ (800aff8 <xPortStartScheduler+0x138>)
 800af8a:	681b      	ldr	r3, [r3, #0]
 800af8c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800af90:	4a19      	ldr	r2, [pc, #100]	@ (800aff8 <xPortStartScheduler+0x138>)
 800af92:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	b2da      	uxtb	r2, r3
 800af98:	697b      	ldr	r3, [r7, #20]
 800af9a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800af9c:	4b17      	ldr	r3, [pc, #92]	@ (800affc <xPortStartScheduler+0x13c>)
 800af9e:	681b      	ldr	r3, [r3, #0]
 800afa0:	4a16      	ldr	r2, [pc, #88]	@ (800affc <xPortStartScheduler+0x13c>)
 800afa2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800afa6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800afa8:	4b14      	ldr	r3, [pc, #80]	@ (800affc <xPortStartScheduler+0x13c>)
 800afaa:	681b      	ldr	r3, [r3, #0]
 800afac:	4a13      	ldr	r2, [pc, #76]	@ (800affc <xPortStartScheduler+0x13c>)
 800afae:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800afb2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800afb4:	f000 f8da 	bl	800b16c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800afb8:	4b11      	ldr	r3, [pc, #68]	@ (800b000 <xPortStartScheduler+0x140>)
 800afba:	2200      	movs	r2, #0
 800afbc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800afbe:	f000 f8f9 	bl	800b1b4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800afc2:	4b10      	ldr	r3, [pc, #64]	@ (800b004 <xPortStartScheduler+0x144>)
 800afc4:	681b      	ldr	r3, [r3, #0]
 800afc6:	4a0f      	ldr	r2, [pc, #60]	@ (800b004 <xPortStartScheduler+0x144>)
 800afc8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800afcc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800afce:	f7ff ff63 	bl	800ae98 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800afd2:	f7fe fdd7 	bl	8009b84 <vTaskSwitchContext>
	prvTaskExitError();
 800afd6:	f7ff ff19 	bl	800ae0c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800afda:	2300      	movs	r3, #0
}
 800afdc:	4618      	mov	r0, r3
 800afde:	3718      	adds	r7, #24
 800afe0:	46bd      	mov	sp, r7
 800afe2:	bd80      	pop	{r7, pc}
 800afe4:	e000ed00 	.word	0xe000ed00
 800afe8:	410fc271 	.word	0x410fc271
 800afec:	410fc270 	.word	0x410fc270
 800aff0:	e000e400 	.word	0xe000e400
 800aff4:	20004e08 	.word	0x20004e08
 800aff8:	20004e0c 	.word	0x20004e0c
 800affc:	e000ed20 	.word	0xe000ed20
 800b000:	200000d8 	.word	0x200000d8
 800b004:	e000ef34 	.word	0xe000ef34

0800b008 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b008:	b480      	push	{r7}
 800b00a:	b083      	sub	sp, #12
 800b00c:	af00      	add	r7, sp, #0
	__asm volatile
 800b00e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b012:	f383 8811 	msr	BASEPRI, r3
 800b016:	f3bf 8f6f 	isb	sy
 800b01a:	f3bf 8f4f 	dsb	sy
 800b01e:	607b      	str	r3, [r7, #4]
}
 800b020:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800b022:	4b10      	ldr	r3, [pc, #64]	@ (800b064 <vPortEnterCritical+0x5c>)
 800b024:	681b      	ldr	r3, [r3, #0]
 800b026:	3301      	adds	r3, #1
 800b028:	4a0e      	ldr	r2, [pc, #56]	@ (800b064 <vPortEnterCritical+0x5c>)
 800b02a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800b02c:	4b0d      	ldr	r3, [pc, #52]	@ (800b064 <vPortEnterCritical+0x5c>)
 800b02e:	681b      	ldr	r3, [r3, #0]
 800b030:	2b01      	cmp	r3, #1
 800b032:	d110      	bne.n	800b056 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b034:	4b0c      	ldr	r3, [pc, #48]	@ (800b068 <vPortEnterCritical+0x60>)
 800b036:	681b      	ldr	r3, [r3, #0]
 800b038:	b2db      	uxtb	r3, r3
 800b03a:	2b00      	cmp	r3, #0
 800b03c:	d00b      	beq.n	800b056 <vPortEnterCritical+0x4e>
	__asm volatile
 800b03e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b042:	f383 8811 	msr	BASEPRI, r3
 800b046:	f3bf 8f6f 	isb	sy
 800b04a:	f3bf 8f4f 	dsb	sy
 800b04e:	603b      	str	r3, [r7, #0]
}
 800b050:	bf00      	nop
 800b052:	bf00      	nop
 800b054:	e7fd      	b.n	800b052 <vPortEnterCritical+0x4a>
	}
}
 800b056:	bf00      	nop
 800b058:	370c      	adds	r7, #12
 800b05a:	46bd      	mov	sp, r7
 800b05c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b060:	4770      	bx	lr
 800b062:	bf00      	nop
 800b064:	200000d8 	.word	0x200000d8
 800b068:	e000ed04 	.word	0xe000ed04

0800b06c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b06c:	b480      	push	{r7}
 800b06e:	b083      	sub	sp, #12
 800b070:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800b072:	4b12      	ldr	r3, [pc, #72]	@ (800b0bc <vPortExitCritical+0x50>)
 800b074:	681b      	ldr	r3, [r3, #0]
 800b076:	2b00      	cmp	r3, #0
 800b078:	d10b      	bne.n	800b092 <vPortExitCritical+0x26>
	__asm volatile
 800b07a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b07e:	f383 8811 	msr	BASEPRI, r3
 800b082:	f3bf 8f6f 	isb	sy
 800b086:	f3bf 8f4f 	dsb	sy
 800b08a:	607b      	str	r3, [r7, #4]
}
 800b08c:	bf00      	nop
 800b08e:	bf00      	nop
 800b090:	e7fd      	b.n	800b08e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800b092:	4b0a      	ldr	r3, [pc, #40]	@ (800b0bc <vPortExitCritical+0x50>)
 800b094:	681b      	ldr	r3, [r3, #0]
 800b096:	3b01      	subs	r3, #1
 800b098:	4a08      	ldr	r2, [pc, #32]	@ (800b0bc <vPortExitCritical+0x50>)
 800b09a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800b09c:	4b07      	ldr	r3, [pc, #28]	@ (800b0bc <vPortExitCritical+0x50>)
 800b09e:	681b      	ldr	r3, [r3, #0]
 800b0a0:	2b00      	cmp	r3, #0
 800b0a2:	d105      	bne.n	800b0b0 <vPortExitCritical+0x44>
 800b0a4:	2300      	movs	r3, #0
 800b0a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b0a8:	683b      	ldr	r3, [r7, #0]
 800b0aa:	f383 8811 	msr	BASEPRI, r3
}
 800b0ae:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800b0b0:	bf00      	nop
 800b0b2:	370c      	adds	r7, #12
 800b0b4:	46bd      	mov	sp, r7
 800b0b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0ba:	4770      	bx	lr
 800b0bc:	200000d8 	.word	0x200000d8

0800b0c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b0c0:	f3ef 8009 	mrs	r0, PSP
 800b0c4:	f3bf 8f6f 	isb	sy
 800b0c8:	4b15      	ldr	r3, [pc, #84]	@ (800b120 <pxCurrentTCBConst>)
 800b0ca:	681a      	ldr	r2, [r3, #0]
 800b0cc:	f01e 0f10 	tst.w	lr, #16
 800b0d0:	bf08      	it	eq
 800b0d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800b0d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0da:	6010      	str	r0, [r2, #0]
 800b0dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800b0e0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800b0e4:	f380 8811 	msr	BASEPRI, r0
 800b0e8:	f3bf 8f4f 	dsb	sy
 800b0ec:	f3bf 8f6f 	isb	sy
 800b0f0:	f7fe fd48 	bl	8009b84 <vTaskSwitchContext>
 800b0f4:	f04f 0000 	mov.w	r0, #0
 800b0f8:	f380 8811 	msr	BASEPRI, r0
 800b0fc:	bc09      	pop	{r0, r3}
 800b0fe:	6819      	ldr	r1, [r3, #0]
 800b100:	6808      	ldr	r0, [r1, #0]
 800b102:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b106:	f01e 0f10 	tst.w	lr, #16
 800b10a:	bf08      	it	eq
 800b10c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800b110:	f380 8809 	msr	PSP, r0
 800b114:	f3bf 8f6f 	isb	sy
 800b118:	4770      	bx	lr
 800b11a:	bf00      	nop
 800b11c:	f3af 8000 	nop.w

0800b120 <pxCurrentTCBConst>:
 800b120:	200047dc 	.word	0x200047dc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b124:	bf00      	nop
 800b126:	bf00      	nop

0800b128 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b128:	b580      	push	{r7, lr}
 800b12a:	b082      	sub	sp, #8
 800b12c:	af00      	add	r7, sp, #0
	__asm volatile
 800b12e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b132:	f383 8811 	msr	BASEPRI, r3
 800b136:	f3bf 8f6f 	isb	sy
 800b13a:	f3bf 8f4f 	dsb	sy
 800b13e:	607b      	str	r3, [r7, #4]
}
 800b140:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b142:	f7fe fc65 	bl	8009a10 <xTaskIncrementTick>
 800b146:	4603      	mov	r3, r0
 800b148:	2b00      	cmp	r3, #0
 800b14a:	d003      	beq.n	800b154 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b14c:	4b06      	ldr	r3, [pc, #24]	@ (800b168 <xPortSysTickHandler+0x40>)
 800b14e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b152:	601a      	str	r2, [r3, #0]
 800b154:	2300      	movs	r3, #0
 800b156:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b158:	683b      	ldr	r3, [r7, #0]
 800b15a:	f383 8811 	msr	BASEPRI, r3
}
 800b15e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800b160:	bf00      	nop
 800b162:	3708      	adds	r7, #8
 800b164:	46bd      	mov	sp, r7
 800b166:	bd80      	pop	{r7, pc}
 800b168:	e000ed04 	.word	0xe000ed04

0800b16c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b16c:	b480      	push	{r7}
 800b16e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b170:	4b0b      	ldr	r3, [pc, #44]	@ (800b1a0 <vPortSetupTimerInterrupt+0x34>)
 800b172:	2200      	movs	r2, #0
 800b174:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b176:	4b0b      	ldr	r3, [pc, #44]	@ (800b1a4 <vPortSetupTimerInterrupt+0x38>)
 800b178:	2200      	movs	r2, #0
 800b17a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b17c:	4b0a      	ldr	r3, [pc, #40]	@ (800b1a8 <vPortSetupTimerInterrupt+0x3c>)
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	4a0a      	ldr	r2, [pc, #40]	@ (800b1ac <vPortSetupTimerInterrupt+0x40>)
 800b182:	fba2 2303 	umull	r2, r3, r2, r3
 800b186:	099b      	lsrs	r3, r3, #6
 800b188:	4a09      	ldr	r2, [pc, #36]	@ (800b1b0 <vPortSetupTimerInterrupt+0x44>)
 800b18a:	3b01      	subs	r3, #1
 800b18c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b18e:	4b04      	ldr	r3, [pc, #16]	@ (800b1a0 <vPortSetupTimerInterrupt+0x34>)
 800b190:	2207      	movs	r2, #7
 800b192:	601a      	str	r2, [r3, #0]
}
 800b194:	bf00      	nop
 800b196:	46bd      	mov	sp, r7
 800b198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b19c:	4770      	bx	lr
 800b19e:	bf00      	nop
 800b1a0:	e000e010 	.word	0xe000e010
 800b1a4:	e000e018 	.word	0xe000e018
 800b1a8:	20000080 	.word	0x20000080
 800b1ac:	10624dd3 	.word	0x10624dd3
 800b1b0:	e000e014 	.word	0xe000e014

0800b1b4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800b1b4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800b1c4 <vPortEnableVFP+0x10>
 800b1b8:	6801      	ldr	r1, [r0, #0]
 800b1ba:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800b1be:	6001      	str	r1, [r0, #0]
 800b1c0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800b1c2:	bf00      	nop
 800b1c4:	e000ed88 	.word	0xe000ed88

0800b1c8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800b1c8:	b480      	push	{r7}
 800b1ca:	b085      	sub	sp, #20
 800b1cc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800b1ce:	f3ef 8305 	mrs	r3, IPSR
 800b1d2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800b1d4:	68fb      	ldr	r3, [r7, #12]
 800b1d6:	2b0f      	cmp	r3, #15
 800b1d8:	d915      	bls.n	800b206 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800b1da:	4a18      	ldr	r2, [pc, #96]	@ (800b23c <vPortValidateInterruptPriority+0x74>)
 800b1dc:	68fb      	ldr	r3, [r7, #12]
 800b1de:	4413      	add	r3, r2
 800b1e0:	781b      	ldrb	r3, [r3, #0]
 800b1e2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800b1e4:	4b16      	ldr	r3, [pc, #88]	@ (800b240 <vPortValidateInterruptPriority+0x78>)
 800b1e6:	781b      	ldrb	r3, [r3, #0]
 800b1e8:	7afa      	ldrb	r2, [r7, #11]
 800b1ea:	429a      	cmp	r2, r3
 800b1ec:	d20b      	bcs.n	800b206 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800b1ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1f2:	f383 8811 	msr	BASEPRI, r3
 800b1f6:	f3bf 8f6f 	isb	sy
 800b1fa:	f3bf 8f4f 	dsb	sy
 800b1fe:	607b      	str	r3, [r7, #4]
}
 800b200:	bf00      	nop
 800b202:	bf00      	nop
 800b204:	e7fd      	b.n	800b202 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800b206:	4b0f      	ldr	r3, [pc, #60]	@ (800b244 <vPortValidateInterruptPriority+0x7c>)
 800b208:	681b      	ldr	r3, [r3, #0]
 800b20a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800b20e:	4b0e      	ldr	r3, [pc, #56]	@ (800b248 <vPortValidateInterruptPriority+0x80>)
 800b210:	681b      	ldr	r3, [r3, #0]
 800b212:	429a      	cmp	r2, r3
 800b214:	d90b      	bls.n	800b22e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800b216:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b21a:	f383 8811 	msr	BASEPRI, r3
 800b21e:	f3bf 8f6f 	isb	sy
 800b222:	f3bf 8f4f 	dsb	sy
 800b226:	603b      	str	r3, [r7, #0]
}
 800b228:	bf00      	nop
 800b22a:	bf00      	nop
 800b22c:	e7fd      	b.n	800b22a <vPortValidateInterruptPriority+0x62>
	}
 800b22e:	bf00      	nop
 800b230:	3714      	adds	r7, #20
 800b232:	46bd      	mov	sp, r7
 800b234:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b238:	4770      	bx	lr
 800b23a:	bf00      	nop
 800b23c:	e000e3f0 	.word	0xe000e3f0
 800b240:	20004e08 	.word	0x20004e08
 800b244:	e000ed0c 	.word	0xe000ed0c
 800b248:	20004e0c 	.word	0x20004e0c

0800b24c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800b24c:	b580      	push	{r7, lr}
 800b24e:	b08a      	sub	sp, #40	@ 0x28
 800b250:	af00      	add	r7, sp, #0
 800b252:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800b254:	2300      	movs	r3, #0
 800b256:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800b258:	f7fe fb1e 	bl	8009898 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800b25c:	4b5c      	ldr	r3, [pc, #368]	@ (800b3d0 <pvPortMalloc+0x184>)
 800b25e:	681b      	ldr	r3, [r3, #0]
 800b260:	2b00      	cmp	r3, #0
 800b262:	d101      	bne.n	800b268 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800b264:	f000 f924 	bl	800b4b0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b268:	4b5a      	ldr	r3, [pc, #360]	@ (800b3d4 <pvPortMalloc+0x188>)
 800b26a:	681a      	ldr	r2, [r3, #0]
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	4013      	ands	r3, r2
 800b270:	2b00      	cmp	r3, #0
 800b272:	f040 8095 	bne.w	800b3a0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	2b00      	cmp	r3, #0
 800b27a:	d01e      	beq.n	800b2ba <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800b27c:	2208      	movs	r2, #8
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	4413      	add	r3, r2
 800b282:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	f003 0307 	and.w	r3, r3, #7
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	d015      	beq.n	800b2ba <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	f023 0307 	bic.w	r3, r3, #7
 800b294:	3308      	adds	r3, #8
 800b296:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	f003 0307 	and.w	r3, r3, #7
 800b29e:	2b00      	cmp	r3, #0
 800b2a0:	d00b      	beq.n	800b2ba <pvPortMalloc+0x6e>
	__asm volatile
 800b2a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2a6:	f383 8811 	msr	BASEPRI, r3
 800b2aa:	f3bf 8f6f 	isb	sy
 800b2ae:	f3bf 8f4f 	dsb	sy
 800b2b2:	617b      	str	r3, [r7, #20]
}
 800b2b4:	bf00      	nop
 800b2b6:	bf00      	nop
 800b2b8:	e7fd      	b.n	800b2b6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	2b00      	cmp	r3, #0
 800b2be:	d06f      	beq.n	800b3a0 <pvPortMalloc+0x154>
 800b2c0:	4b45      	ldr	r3, [pc, #276]	@ (800b3d8 <pvPortMalloc+0x18c>)
 800b2c2:	681b      	ldr	r3, [r3, #0]
 800b2c4:	687a      	ldr	r2, [r7, #4]
 800b2c6:	429a      	cmp	r2, r3
 800b2c8:	d86a      	bhi.n	800b3a0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b2ca:	4b44      	ldr	r3, [pc, #272]	@ (800b3dc <pvPortMalloc+0x190>)
 800b2cc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800b2ce:	4b43      	ldr	r3, [pc, #268]	@ (800b3dc <pvPortMalloc+0x190>)
 800b2d0:	681b      	ldr	r3, [r3, #0]
 800b2d2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b2d4:	e004      	b.n	800b2e0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800b2d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b2d8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b2da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b2dc:	681b      	ldr	r3, [r3, #0]
 800b2de:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b2e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b2e2:	685b      	ldr	r3, [r3, #4]
 800b2e4:	687a      	ldr	r2, [r7, #4]
 800b2e6:	429a      	cmp	r2, r3
 800b2e8:	d903      	bls.n	800b2f2 <pvPortMalloc+0xa6>
 800b2ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b2ec:	681b      	ldr	r3, [r3, #0]
 800b2ee:	2b00      	cmp	r3, #0
 800b2f0:	d1f1      	bne.n	800b2d6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b2f2:	4b37      	ldr	r3, [pc, #220]	@ (800b3d0 <pvPortMalloc+0x184>)
 800b2f4:	681b      	ldr	r3, [r3, #0]
 800b2f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b2f8:	429a      	cmp	r2, r3
 800b2fa:	d051      	beq.n	800b3a0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b2fc:	6a3b      	ldr	r3, [r7, #32]
 800b2fe:	681b      	ldr	r3, [r3, #0]
 800b300:	2208      	movs	r2, #8
 800b302:	4413      	add	r3, r2
 800b304:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b306:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b308:	681a      	ldr	r2, [r3, #0]
 800b30a:	6a3b      	ldr	r3, [r7, #32]
 800b30c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b30e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b310:	685a      	ldr	r2, [r3, #4]
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	1ad2      	subs	r2, r2, r3
 800b316:	2308      	movs	r3, #8
 800b318:	005b      	lsls	r3, r3, #1
 800b31a:	429a      	cmp	r2, r3
 800b31c:	d920      	bls.n	800b360 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b31e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	4413      	add	r3, r2
 800b324:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b326:	69bb      	ldr	r3, [r7, #24]
 800b328:	f003 0307 	and.w	r3, r3, #7
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	d00b      	beq.n	800b348 <pvPortMalloc+0xfc>
	__asm volatile
 800b330:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b334:	f383 8811 	msr	BASEPRI, r3
 800b338:	f3bf 8f6f 	isb	sy
 800b33c:	f3bf 8f4f 	dsb	sy
 800b340:	613b      	str	r3, [r7, #16]
}
 800b342:	bf00      	nop
 800b344:	bf00      	nop
 800b346:	e7fd      	b.n	800b344 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b348:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b34a:	685a      	ldr	r2, [r3, #4]
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	1ad2      	subs	r2, r2, r3
 800b350:	69bb      	ldr	r3, [r7, #24]
 800b352:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b354:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b356:	687a      	ldr	r2, [r7, #4]
 800b358:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b35a:	69b8      	ldr	r0, [r7, #24]
 800b35c:	f000 f90a 	bl	800b574 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b360:	4b1d      	ldr	r3, [pc, #116]	@ (800b3d8 <pvPortMalloc+0x18c>)
 800b362:	681a      	ldr	r2, [r3, #0]
 800b364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b366:	685b      	ldr	r3, [r3, #4]
 800b368:	1ad3      	subs	r3, r2, r3
 800b36a:	4a1b      	ldr	r2, [pc, #108]	@ (800b3d8 <pvPortMalloc+0x18c>)
 800b36c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b36e:	4b1a      	ldr	r3, [pc, #104]	@ (800b3d8 <pvPortMalloc+0x18c>)
 800b370:	681a      	ldr	r2, [r3, #0]
 800b372:	4b1b      	ldr	r3, [pc, #108]	@ (800b3e0 <pvPortMalloc+0x194>)
 800b374:	681b      	ldr	r3, [r3, #0]
 800b376:	429a      	cmp	r2, r3
 800b378:	d203      	bcs.n	800b382 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b37a:	4b17      	ldr	r3, [pc, #92]	@ (800b3d8 <pvPortMalloc+0x18c>)
 800b37c:	681b      	ldr	r3, [r3, #0]
 800b37e:	4a18      	ldr	r2, [pc, #96]	@ (800b3e0 <pvPortMalloc+0x194>)
 800b380:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b382:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b384:	685a      	ldr	r2, [r3, #4]
 800b386:	4b13      	ldr	r3, [pc, #76]	@ (800b3d4 <pvPortMalloc+0x188>)
 800b388:	681b      	ldr	r3, [r3, #0]
 800b38a:	431a      	orrs	r2, r3
 800b38c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b38e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b390:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b392:	2200      	movs	r2, #0
 800b394:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800b396:	4b13      	ldr	r3, [pc, #76]	@ (800b3e4 <pvPortMalloc+0x198>)
 800b398:	681b      	ldr	r3, [r3, #0]
 800b39a:	3301      	adds	r3, #1
 800b39c:	4a11      	ldr	r2, [pc, #68]	@ (800b3e4 <pvPortMalloc+0x198>)
 800b39e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b3a0:	f7fe fa88 	bl	80098b4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b3a4:	69fb      	ldr	r3, [r7, #28]
 800b3a6:	f003 0307 	and.w	r3, r3, #7
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	d00b      	beq.n	800b3c6 <pvPortMalloc+0x17a>
	__asm volatile
 800b3ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3b2:	f383 8811 	msr	BASEPRI, r3
 800b3b6:	f3bf 8f6f 	isb	sy
 800b3ba:	f3bf 8f4f 	dsb	sy
 800b3be:	60fb      	str	r3, [r7, #12]
}
 800b3c0:	bf00      	nop
 800b3c2:	bf00      	nop
 800b3c4:	e7fd      	b.n	800b3c2 <pvPortMalloc+0x176>
	return pvReturn;
 800b3c6:	69fb      	ldr	r3, [r7, #28]
}
 800b3c8:	4618      	mov	r0, r3
 800b3ca:	3728      	adds	r7, #40	@ 0x28
 800b3cc:	46bd      	mov	sp, r7
 800b3ce:	bd80      	pop	{r7, pc}
 800b3d0:	20008a18 	.word	0x20008a18
 800b3d4:	20008a2c 	.word	0x20008a2c
 800b3d8:	20008a1c 	.word	0x20008a1c
 800b3dc:	20008a10 	.word	0x20008a10
 800b3e0:	20008a20 	.word	0x20008a20
 800b3e4:	20008a24 	.word	0x20008a24

0800b3e8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b3e8:	b580      	push	{r7, lr}
 800b3ea:	b086      	sub	sp, #24
 800b3ec:	af00      	add	r7, sp, #0
 800b3ee:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	d04f      	beq.n	800b49a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b3fa:	2308      	movs	r3, #8
 800b3fc:	425b      	negs	r3, r3
 800b3fe:	697a      	ldr	r2, [r7, #20]
 800b400:	4413      	add	r3, r2
 800b402:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b404:	697b      	ldr	r3, [r7, #20]
 800b406:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b408:	693b      	ldr	r3, [r7, #16]
 800b40a:	685a      	ldr	r2, [r3, #4]
 800b40c:	4b25      	ldr	r3, [pc, #148]	@ (800b4a4 <vPortFree+0xbc>)
 800b40e:	681b      	ldr	r3, [r3, #0]
 800b410:	4013      	ands	r3, r2
 800b412:	2b00      	cmp	r3, #0
 800b414:	d10b      	bne.n	800b42e <vPortFree+0x46>
	__asm volatile
 800b416:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b41a:	f383 8811 	msr	BASEPRI, r3
 800b41e:	f3bf 8f6f 	isb	sy
 800b422:	f3bf 8f4f 	dsb	sy
 800b426:	60fb      	str	r3, [r7, #12]
}
 800b428:	bf00      	nop
 800b42a:	bf00      	nop
 800b42c:	e7fd      	b.n	800b42a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b42e:	693b      	ldr	r3, [r7, #16]
 800b430:	681b      	ldr	r3, [r3, #0]
 800b432:	2b00      	cmp	r3, #0
 800b434:	d00b      	beq.n	800b44e <vPortFree+0x66>
	__asm volatile
 800b436:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b43a:	f383 8811 	msr	BASEPRI, r3
 800b43e:	f3bf 8f6f 	isb	sy
 800b442:	f3bf 8f4f 	dsb	sy
 800b446:	60bb      	str	r3, [r7, #8]
}
 800b448:	bf00      	nop
 800b44a:	bf00      	nop
 800b44c:	e7fd      	b.n	800b44a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b44e:	693b      	ldr	r3, [r7, #16]
 800b450:	685a      	ldr	r2, [r3, #4]
 800b452:	4b14      	ldr	r3, [pc, #80]	@ (800b4a4 <vPortFree+0xbc>)
 800b454:	681b      	ldr	r3, [r3, #0]
 800b456:	4013      	ands	r3, r2
 800b458:	2b00      	cmp	r3, #0
 800b45a:	d01e      	beq.n	800b49a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b45c:	693b      	ldr	r3, [r7, #16]
 800b45e:	681b      	ldr	r3, [r3, #0]
 800b460:	2b00      	cmp	r3, #0
 800b462:	d11a      	bne.n	800b49a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b464:	693b      	ldr	r3, [r7, #16]
 800b466:	685a      	ldr	r2, [r3, #4]
 800b468:	4b0e      	ldr	r3, [pc, #56]	@ (800b4a4 <vPortFree+0xbc>)
 800b46a:	681b      	ldr	r3, [r3, #0]
 800b46c:	43db      	mvns	r3, r3
 800b46e:	401a      	ands	r2, r3
 800b470:	693b      	ldr	r3, [r7, #16]
 800b472:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b474:	f7fe fa10 	bl	8009898 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b478:	693b      	ldr	r3, [r7, #16]
 800b47a:	685a      	ldr	r2, [r3, #4]
 800b47c:	4b0a      	ldr	r3, [pc, #40]	@ (800b4a8 <vPortFree+0xc0>)
 800b47e:	681b      	ldr	r3, [r3, #0]
 800b480:	4413      	add	r3, r2
 800b482:	4a09      	ldr	r2, [pc, #36]	@ (800b4a8 <vPortFree+0xc0>)
 800b484:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b486:	6938      	ldr	r0, [r7, #16]
 800b488:	f000 f874 	bl	800b574 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800b48c:	4b07      	ldr	r3, [pc, #28]	@ (800b4ac <vPortFree+0xc4>)
 800b48e:	681b      	ldr	r3, [r3, #0]
 800b490:	3301      	adds	r3, #1
 800b492:	4a06      	ldr	r2, [pc, #24]	@ (800b4ac <vPortFree+0xc4>)
 800b494:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800b496:	f7fe fa0d 	bl	80098b4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b49a:	bf00      	nop
 800b49c:	3718      	adds	r7, #24
 800b49e:	46bd      	mov	sp, r7
 800b4a0:	bd80      	pop	{r7, pc}
 800b4a2:	bf00      	nop
 800b4a4:	20008a2c 	.word	0x20008a2c
 800b4a8:	20008a1c 	.word	0x20008a1c
 800b4ac:	20008a28 	.word	0x20008a28

0800b4b0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b4b0:	b480      	push	{r7}
 800b4b2:	b085      	sub	sp, #20
 800b4b4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b4b6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800b4ba:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b4bc:	4b27      	ldr	r3, [pc, #156]	@ (800b55c <prvHeapInit+0xac>)
 800b4be:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b4c0:	68fb      	ldr	r3, [r7, #12]
 800b4c2:	f003 0307 	and.w	r3, r3, #7
 800b4c6:	2b00      	cmp	r3, #0
 800b4c8:	d00c      	beq.n	800b4e4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b4ca:	68fb      	ldr	r3, [r7, #12]
 800b4cc:	3307      	adds	r3, #7
 800b4ce:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b4d0:	68fb      	ldr	r3, [r7, #12]
 800b4d2:	f023 0307 	bic.w	r3, r3, #7
 800b4d6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b4d8:	68ba      	ldr	r2, [r7, #8]
 800b4da:	68fb      	ldr	r3, [r7, #12]
 800b4dc:	1ad3      	subs	r3, r2, r3
 800b4de:	4a1f      	ldr	r2, [pc, #124]	@ (800b55c <prvHeapInit+0xac>)
 800b4e0:	4413      	add	r3, r2
 800b4e2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b4e4:	68fb      	ldr	r3, [r7, #12]
 800b4e6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b4e8:	4a1d      	ldr	r2, [pc, #116]	@ (800b560 <prvHeapInit+0xb0>)
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b4ee:	4b1c      	ldr	r3, [pc, #112]	@ (800b560 <prvHeapInit+0xb0>)
 800b4f0:	2200      	movs	r2, #0
 800b4f2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	68ba      	ldr	r2, [r7, #8]
 800b4f8:	4413      	add	r3, r2
 800b4fa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b4fc:	2208      	movs	r2, #8
 800b4fe:	68fb      	ldr	r3, [r7, #12]
 800b500:	1a9b      	subs	r3, r3, r2
 800b502:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b504:	68fb      	ldr	r3, [r7, #12]
 800b506:	f023 0307 	bic.w	r3, r3, #7
 800b50a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b50c:	68fb      	ldr	r3, [r7, #12]
 800b50e:	4a15      	ldr	r2, [pc, #84]	@ (800b564 <prvHeapInit+0xb4>)
 800b510:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b512:	4b14      	ldr	r3, [pc, #80]	@ (800b564 <prvHeapInit+0xb4>)
 800b514:	681b      	ldr	r3, [r3, #0]
 800b516:	2200      	movs	r2, #0
 800b518:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b51a:	4b12      	ldr	r3, [pc, #72]	@ (800b564 <prvHeapInit+0xb4>)
 800b51c:	681b      	ldr	r3, [r3, #0]
 800b51e:	2200      	movs	r2, #0
 800b520:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b526:	683b      	ldr	r3, [r7, #0]
 800b528:	68fa      	ldr	r2, [r7, #12]
 800b52a:	1ad2      	subs	r2, r2, r3
 800b52c:	683b      	ldr	r3, [r7, #0]
 800b52e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b530:	4b0c      	ldr	r3, [pc, #48]	@ (800b564 <prvHeapInit+0xb4>)
 800b532:	681a      	ldr	r2, [r3, #0]
 800b534:	683b      	ldr	r3, [r7, #0]
 800b536:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b538:	683b      	ldr	r3, [r7, #0]
 800b53a:	685b      	ldr	r3, [r3, #4]
 800b53c:	4a0a      	ldr	r2, [pc, #40]	@ (800b568 <prvHeapInit+0xb8>)
 800b53e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b540:	683b      	ldr	r3, [r7, #0]
 800b542:	685b      	ldr	r3, [r3, #4]
 800b544:	4a09      	ldr	r2, [pc, #36]	@ (800b56c <prvHeapInit+0xbc>)
 800b546:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b548:	4b09      	ldr	r3, [pc, #36]	@ (800b570 <prvHeapInit+0xc0>)
 800b54a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800b54e:	601a      	str	r2, [r3, #0]
}
 800b550:	bf00      	nop
 800b552:	3714      	adds	r7, #20
 800b554:	46bd      	mov	sp, r7
 800b556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b55a:	4770      	bx	lr
 800b55c:	20004e10 	.word	0x20004e10
 800b560:	20008a10 	.word	0x20008a10
 800b564:	20008a18 	.word	0x20008a18
 800b568:	20008a20 	.word	0x20008a20
 800b56c:	20008a1c 	.word	0x20008a1c
 800b570:	20008a2c 	.word	0x20008a2c

0800b574 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b574:	b480      	push	{r7}
 800b576:	b085      	sub	sp, #20
 800b578:	af00      	add	r7, sp, #0
 800b57a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b57c:	4b28      	ldr	r3, [pc, #160]	@ (800b620 <prvInsertBlockIntoFreeList+0xac>)
 800b57e:	60fb      	str	r3, [r7, #12]
 800b580:	e002      	b.n	800b588 <prvInsertBlockIntoFreeList+0x14>
 800b582:	68fb      	ldr	r3, [r7, #12]
 800b584:	681b      	ldr	r3, [r3, #0]
 800b586:	60fb      	str	r3, [r7, #12]
 800b588:	68fb      	ldr	r3, [r7, #12]
 800b58a:	681b      	ldr	r3, [r3, #0]
 800b58c:	687a      	ldr	r2, [r7, #4]
 800b58e:	429a      	cmp	r2, r3
 800b590:	d8f7      	bhi.n	800b582 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b592:	68fb      	ldr	r3, [r7, #12]
 800b594:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b596:	68fb      	ldr	r3, [r7, #12]
 800b598:	685b      	ldr	r3, [r3, #4]
 800b59a:	68ba      	ldr	r2, [r7, #8]
 800b59c:	4413      	add	r3, r2
 800b59e:	687a      	ldr	r2, [r7, #4]
 800b5a0:	429a      	cmp	r2, r3
 800b5a2:	d108      	bne.n	800b5b6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b5a4:	68fb      	ldr	r3, [r7, #12]
 800b5a6:	685a      	ldr	r2, [r3, #4]
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	685b      	ldr	r3, [r3, #4]
 800b5ac:	441a      	add	r2, r3
 800b5ae:	68fb      	ldr	r3, [r7, #12]
 800b5b0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b5b2:	68fb      	ldr	r3, [r7, #12]
 800b5b4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	685b      	ldr	r3, [r3, #4]
 800b5be:	68ba      	ldr	r2, [r7, #8]
 800b5c0:	441a      	add	r2, r3
 800b5c2:	68fb      	ldr	r3, [r7, #12]
 800b5c4:	681b      	ldr	r3, [r3, #0]
 800b5c6:	429a      	cmp	r2, r3
 800b5c8:	d118      	bne.n	800b5fc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b5ca:	68fb      	ldr	r3, [r7, #12]
 800b5cc:	681a      	ldr	r2, [r3, #0]
 800b5ce:	4b15      	ldr	r3, [pc, #84]	@ (800b624 <prvInsertBlockIntoFreeList+0xb0>)
 800b5d0:	681b      	ldr	r3, [r3, #0]
 800b5d2:	429a      	cmp	r2, r3
 800b5d4:	d00d      	beq.n	800b5f2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	685a      	ldr	r2, [r3, #4]
 800b5da:	68fb      	ldr	r3, [r7, #12]
 800b5dc:	681b      	ldr	r3, [r3, #0]
 800b5de:	685b      	ldr	r3, [r3, #4]
 800b5e0:	441a      	add	r2, r3
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b5e6:	68fb      	ldr	r3, [r7, #12]
 800b5e8:	681b      	ldr	r3, [r3, #0]
 800b5ea:	681a      	ldr	r2, [r3, #0]
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	601a      	str	r2, [r3, #0]
 800b5f0:	e008      	b.n	800b604 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b5f2:	4b0c      	ldr	r3, [pc, #48]	@ (800b624 <prvInsertBlockIntoFreeList+0xb0>)
 800b5f4:	681a      	ldr	r2, [r3, #0]
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	601a      	str	r2, [r3, #0]
 800b5fa:	e003      	b.n	800b604 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b5fc:	68fb      	ldr	r3, [r7, #12]
 800b5fe:	681a      	ldr	r2, [r3, #0]
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b604:	68fa      	ldr	r2, [r7, #12]
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	429a      	cmp	r2, r3
 800b60a:	d002      	beq.n	800b612 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b60c:	68fb      	ldr	r3, [r7, #12]
 800b60e:	687a      	ldr	r2, [r7, #4]
 800b610:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b612:	bf00      	nop
 800b614:	3714      	adds	r7, #20
 800b616:	46bd      	mov	sp, r7
 800b618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b61c:	4770      	bx	lr
 800b61e:	bf00      	nop
 800b620:	20008a10 	.word	0x20008a10
 800b624:	20008a18 	.word	0x20008a18

0800b628 <__cvt>:
 800b628:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b62c:	ec57 6b10 	vmov	r6, r7, d0
 800b630:	2f00      	cmp	r7, #0
 800b632:	460c      	mov	r4, r1
 800b634:	4619      	mov	r1, r3
 800b636:	463b      	mov	r3, r7
 800b638:	bfbb      	ittet	lt
 800b63a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800b63e:	461f      	movlt	r7, r3
 800b640:	2300      	movge	r3, #0
 800b642:	232d      	movlt	r3, #45	@ 0x2d
 800b644:	700b      	strb	r3, [r1, #0]
 800b646:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b648:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800b64c:	4691      	mov	r9, r2
 800b64e:	f023 0820 	bic.w	r8, r3, #32
 800b652:	bfbc      	itt	lt
 800b654:	4632      	movlt	r2, r6
 800b656:	4616      	movlt	r6, r2
 800b658:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b65c:	d005      	beq.n	800b66a <__cvt+0x42>
 800b65e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800b662:	d100      	bne.n	800b666 <__cvt+0x3e>
 800b664:	3401      	adds	r4, #1
 800b666:	2102      	movs	r1, #2
 800b668:	e000      	b.n	800b66c <__cvt+0x44>
 800b66a:	2103      	movs	r1, #3
 800b66c:	ab03      	add	r3, sp, #12
 800b66e:	9301      	str	r3, [sp, #4]
 800b670:	ab02      	add	r3, sp, #8
 800b672:	9300      	str	r3, [sp, #0]
 800b674:	ec47 6b10 	vmov	d0, r6, r7
 800b678:	4653      	mov	r3, sl
 800b67a:	4622      	mov	r2, r4
 800b67c:	f000 fef4 	bl	800c468 <_dtoa_r>
 800b680:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800b684:	4605      	mov	r5, r0
 800b686:	d119      	bne.n	800b6bc <__cvt+0x94>
 800b688:	f019 0f01 	tst.w	r9, #1
 800b68c:	d00e      	beq.n	800b6ac <__cvt+0x84>
 800b68e:	eb00 0904 	add.w	r9, r0, r4
 800b692:	2200      	movs	r2, #0
 800b694:	2300      	movs	r3, #0
 800b696:	4630      	mov	r0, r6
 800b698:	4639      	mov	r1, r7
 800b69a:	f7f5 fa2d 	bl	8000af8 <__aeabi_dcmpeq>
 800b69e:	b108      	cbz	r0, 800b6a4 <__cvt+0x7c>
 800b6a0:	f8cd 900c 	str.w	r9, [sp, #12]
 800b6a4:	2230      	movs	r2, #48	@ 0x30
 800b6a6:	9b03      	ldr	r3, [sp, #12]
 800b6a8:	454b      	cmp	r3, r9
 800b6aa:	d31e      	bcc.n	800b6ea <__cvt+0xc2>
 800b6ac:	9b03      	ldr	r3, [sp, #12]
 800b6ae:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b6b0:	1b5b      	subs	r3, r3, r5
 800b6b2:	4628      	mov	r0, r5
 800b6b4:	6013      	str	r3, [r2, #0]
 800b6b6:	b004      	add	sp, #16
 800b6b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b6bc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b6c0:	eb00 0904 	add.w	r9, r0, r4
 800b6c4:	d1e5      	bne.n	800b692 <__cvt+0x6a>
 800b6c6:	7803      	ldrb	r3, [r0, #0]
 800b6c8:	2b30      	cmp	r3, #48	@ 0x30
 800b6ca:	d10a      	bne.n	800b6e2 <__cvt+0xba>
 800b6cc:	2200      	movs	r2, #0
 800b6ce:	2300      	movs	r3, #0
 800b6d0:	4630      	mov	r0, r6
 800b6d2:	4639      	mov	r1, r7
 800b6d4:	f7f5 fa10 	bl	8000af8 <__aeabi_dcmpeq>
 800b6d8:	b918      	cbnz	r0, 800b6e2 <__cvt+0xba>
 800b6da:	f1c4 0401 	rsb	r4, r4, #1
 800b6de:	f8ca 4000 	str.w	r4, [sl]
 800b6e2:	f8da 3000 	ldr.w	r3, [sl]
 800b6e6:	4499      	add	r9, r3
 800b6e8:	e7d3      	b.n	800b692 <__cvt+0x6a>
 800b6ea:	1c59      	adds	r1, r3, #1
 800b6ec:	9103      	str	r1, [sp, #12]
 800b6ee:	701a      	strb	r2, [r3, #0]
 800b6f0:	e7d9      	b.n	800b6a6 <__cvt+0x7e>

0800b6f2 <__exponent>:
 800b6f2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b6f4:	2900      	cmp	r1, #0
 800b6f6:	bfba      	itte	lt
 800b6f8:	4249      	neglt	r1, r1
 800b6fa:	232d      	movlt	r3, #45	@ 0x2d
 800b6fc:	232b      	movge	r3, #43	@ 0x2b
 800b6fe:	2909      	cmp	r1, #9
 800b700:	7002      	strb	r2, [r0, #0]
 800b702:	7043      	strb	r3, [r0, #1]
 800b704:	dd29      	ble.n	800b75a <__exponent+0x68>
 800b706:	f10d 0307 	add.w	r3, sp, #7
 800b70a:	461d      	mov	r5, r3
 800b70c:	270a      	movs	r7, #10
 800b70e:	461a      	mov	r2, r3
 800b710:	fbb1 f6f7 	udiv	r6, r1, r7
 800b714:	fb07 1416 	mls	r4, r7, r6, r1
 800b718:	3430      	adds	r4, #48	@ 0x30
 800b71a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800b71e:	460c      	mov	r4, r1
 800b720:	2c63      	cmp	r4, #99	@ 0x63
 800b722:	f103 33ff 	add.w	r3, r3, #4294967295
 800b726:	4631      	mov	r1, r6
 800b728:	dcf1      	bgt.n	800b70e <__exponent+0x1c>
 800b72a:	3130      	adds	r1, #48	@ 0x30
 800b72c:	1e94      	subs	r4, r2, #2
 800b72e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800b732:	1c41      	adds	r1, r0, #1
 800b734:	4623      	mov	r3, r4
 800b736:	42ab      	cmp	r3, r5
 800b738:	d30a      	bcc.n	800b750 <__exponent+0x5e>
 800b73a:	f10d 0309 	add.w	r3, sp, #9
 800b73e:	1a9b      	subs	r3, r3, r2
 800b740:	42ac      	cmp	r4, r5
 800b742:	bf88      	it	hi
 800b744:	2300      	movhi	r3, #0
 800b746:	3302      	adds	r3, #2
 800b748:	4403      	add	r3, r0
 800b74a:	1a18      	subs	r0, r3, r0
 800b74c:	b003      	add	sp, #12
 800b74e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b750:	f813 6b01 	ldrb.w	r6, [r3], #1
 800b754:	f801 6f01 	strb.w	r6, [r1, #1]!
 800b758:	e7ed      	b.n	800b736 <__exponent+0x44>
 800b75a:	2330      	movs	r3, #48	@ 0x30
 800b75c:	3130      	adds	r1, #48	@ 0x30
 800b75e:	7083      	strb	r3, [r0, #2]
 800b760:	70c1      	strb	r1, [r0, #3]
 800b762:	1d03      	adds	r3, r0, #4
 800b764:	e7f1      	b.n	800b74a <__exponent+0x58>
	...

0800b768 <_printf_float>:
 800b768:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b76c:	b08d      	sub	sp, #52	@ 0x34
 800b76e:	460c      	mov	r4, r1
 800b770:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800b774:	4616      	mov	r6, r2
 800b776:	461f      	mov	r7, r3
 800b778:	4605      	mov	r5, r0
 800b77a:	f000 fd01 	bl	800c180 <_localeconv_r>
 800b77e:	6803      	ldr	r3, [r0, #0]
 800b780:	9304      	str	r3, [sp, #16]
 800b782:	4618      	mov	r0, r3
 800b784:	f7f4 fd8c 	bl	80002a0 <strlen>
 800b788:	2300      	movs	r3, #0
 800b78a:	930a      	str	r3, [sp, #40]	@ 0x28
 800b78c:	f8d8 3000 	ldr.w	r3, [r8]
 800b790:	9005      	str	r0, [sp, #20]
 800b792:	3307      	adds	r3, #7
 800b794:	f023 0307 	bic.w	r3, r3, #7
 800b798:	f103 0208 	add.w	r2, r3, #8
 800b79c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800b7a0:	f8d4 b000 	ldr.w	fp, [r4]
 800b7a4:	f8c8 2000 	str.w	r2, [r8]
 800b7a8:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b7ac:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800b7b0:	9307      	str	r3, [sp, #28]
 800b7b2:	f8cd 8018 	str.w	r8, [sp, #24]
 800b7b6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800b7ba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b7be:	4b9c      	ldr	r3, [pc, #624]	@ (800ba30 <_printf_float+0x2c8>)
 800b7c0:	f04f 32ff 	mov.w	r2, #4294967295
 800b7c4:	f7f5 f9ca 	bl	8000b5c <__aeabi_dcmpun>
 800b7c8:	bb70      	cbnz	r0, 800b828 <_printf_float+0xc0>
 800b7ca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b7ce:	4b98      	ldr	r3, [pc, #608]	@ (800ba30 <_printf_float+0x2c8>)
 800b7d0:	f04f 32ff 	mov.w	r2, #4294967295
 800b7d4:	f7f5 f9a4 	bl	8000b20 <__aeabi_dcmple>
 800b7d8:	bb30      	cbnz	r0, 800b828 <_printf_float+0xc0>
 800b7da:	2200      	movs	r2, #0
 800b7dc:	2300      	movs	r3, #0
 800b7de:	4640      	mov	r0, r8
 800b7e0:	4649      	mov	r1, r9
 800b7e2:	f7f5 f993 	bl	8000b0c <__aeabi_dcmplt>
 800b7e6:	b110      	cbz	r0, 800b7ee <_printf_float+0x86>
 800b7e8:	232d      	movs	r3, #45	@ 0x2d
 800b7ea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b7ee:	4a91      	ldr	r2, [pc, #580]	@ (800ba34 <_printf_float+0x2cc>)
 800b7f0:	4b91      	ldr	r3, [pc, #580]	@ (800ba38 <_printf_float+0x2d0>)
 800b7f2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800b7f6:	bf8c      	ite	hi
 800b7f8:	4690      	movhi	r8, r2
 800b7fa:	4698      	movls	r8, r3
 800b7fc:	2303      	movs	r3, #3
 800b7fe:	6123      	str	r3, [r4, #16]
 800b800:	f02b 0304 	bic.w	r3, fp, #4
 800b804:	6023      	str	r3, [r4, #0]
 800b806:	f04f 0900 	mov.w	r9, #0
 800b80a:	9700      	str	r7, [sp, #0]
 800b80c:	4633      	mov	r3, r6
 800b80e:	aa0b      	add	r2, sp, #44	@ 0x2c
 800b810:	4621      	mov	r1, r4
 800b812:	4628      	mov	r0, r5
 800b814:	f000 f9d2 	bl	800bbbc <_printf_common>
 800b818:	3001      	adds	r0, #1
 800b81a:	f040 808d 	bne.w	800b938 <_printf_float+0x1d0>
 800b81e:	f04f 30ff 	mov.w	r0, #4294967295
 800b822:	b00d      	add	sp, #52	@ 0x34
 800b824:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b828:	4642      	mov	r2, r8
 800b82a:	464b      	mov	r3, r9
 800b82c:	4640      	mov	r0, r8
 800b82e:	4649      	mov	r1, r9
 800b830:	f7f5 f994 	bl	8000b5c <__aeabi_dcmpun>
 800b834:	b140      	cbz	r0, 800b848 <_printf_float+0xe0>
 800b836:	464b      	mov	r3, r9
 800b838:	2b00      	cmp	r3, #0
 800b83a:	bfbc      	itt	lt
 800b83c:	232d      	movlt	r3, #45	@ 0x2d
 800b83e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800b842:	4a7e      	ldr	r2, [pc, #504]	@ (800ba3c <_printf_float+0x2d4>)
 800b844:	4b7e      	ldr	r3, [pc, #504]	@ (800ba40 <_printf_float+0x2d8>)
 800b846:	e7d4      	b.n	800b7f2 <_printf_float+0x8a>
 800b848:	6863      	ldr	r3, [r4, #4]
 800b84a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800b84e:	9206      	str	r2, [sp, #24]
 800b850:	1c5a      	adds	r2, r3, #1
 800b852:	d13b      	bne.n	800b8cc <_printf_float+0x164>
 800b854:	2306      	movs	r3, #6
 800b856:	6063      	str	r3, [r4, #4]
 800b858:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800b85c:	2300      	movs	r3, #0
 800b85e:	6022      	str	r2, [r4, #0]
 800b860:	9303      	str	r3, [sp, #12]
 800b862:	ab0a      	add	r3, sp, #40	@ 0x28
 800b864:	e9cd a301 	strd	sl, r3, [sp, #4]
 800b868:	ab09      	add	r3, sp, #36	@ 0x24
 800b86a:	9300      	str	r3, [sp, #0]
 800b86c:	6861      	ldr	r1, [r4, #4]
 800b86e:	ec49 8b10 	vmov	d0, r8, r9
 800b872:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800b876:	4628      	mov	r0, r5
 800b878:	f7ff fed6 	bl	800b628 <__cvt>
 800b87c:	9b06      	ldr	r3, [sp, #24]
 800b87e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b880:	2b47      	cmp	r3, #71	@ 0x47
 800b882:	4680      	mov	r8, r0
 800b884:	d129      	bne.n	800b8da <_printf_float+0x172>
 800b886:	1cc8      	adds	r0, r1, #3
 800b888:	db02      	blt.n	800b890 <_printf_float+0x128>
 800b88a:	6863      	ldr	r3, [r4, #4]
 800b88c:	4299      	cmp	r1, r3
 800b88e:	dd41      	ble.n	800b914 <_printf_float+0x1ac>
 800b890:	f1aa 0a02 	sub.w	sl, sl, #2
 800b894:	fa5f fa8a 	uxtb.w	sl, sl
 800b898:	3901      	subs	r1, #1
 800b89a:	4652      	mov	r2, sl
 800b89c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800b8a0:	9109      	str	r1, [sp, #36]	@ 0x24
 800b8a2:	f7ff ff26 	bl	800b6f2 <__exponent>
 800b8a6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b8a8:	1813      	adds	r3, r2, r0
 800b8aa:	2a01      	cmp	r2, #1
 800b8ac:	4681      	mov	r9, r0
 800b8ae:	6123      	str	r3, [r4, #16]
 800b8b0:	dc02      	bgt.n	800b8b8 <_printf_float+0x150>
 800b8b2:	6822      	ldr	r2, [r4, #0]
 800b8b4:	07d2      	lsls	r2, r2, #31
 800b8b6:	d501      	bpl.n	800b8bc <_printf_float+0x154>
 800b8b8:	3301      	adds	r3, #1
 800b8ba:	6123      	str	r3, [r4, #16]
 800b8bc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800b8c0:	2b00      	cmp	r3, #0
 800b8c2:	d0a2      	beq.n	800b80a <_printf_float+0xa2>
 800b8c4:	232d      	movs	r3, #45	@ 0x2d
 800b8c6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b8ca:	e79e      	b.n	800b80a <_printf_float+0xa2>
 800b8cc:	9a06      	ldr	r2, [sp, #24]
 800b8ce:	2a47      	cmp	r2, #71	@ 0x47
 800b8d0:	d1c2      	bne.n	800b858 <_printf_float+0xf0>
 800b8d2:	2b00      	cmp	r3, #0
 800b8d4:	d1c0      	bne.n	800b858 <_printf_float+0xf0>
 800b8d6:	2301      	movs	r3, #1
 800b8d8:	e7bd      	b.n	800b856 <_printf_float+0xee>
 800b8da:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b8de:	d9db      	bls.n	800b898 <_printf_float+0x130>
 800b8e0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800b8e4:	d118      	bne.n	800b918 <_printf_float+0x1b0>
 800b8e6:	2900      	cmp	r1, #0
 800b8e8:	6863      	ldr	r3, [r4, #4]
 800b8ea:	dd0b      	ble.n	800b904 <_printf_float+0x19c>
 800b8ec:	6121      	str	r1, [r4, #16]
 800b8ee:	b913      	cbnz	r3, 800b8f6 <_printf_float+0x18e>
 800b8f0:	6822      	ldr	r2, [r4, #0]
 800b8f2:	07d0      	lsls	r0, r2, #31
 800b8f4:	d502      	bpl.n	800b8fc <_printf_float+0x194>
 800b8f6:	3301      	adds	r3, #1
 800b8f8:	440b      	add	r3, r1
 800b8fa:	6123      	str	r3, [r4, #16]
 800b8fc:	65a1      	str	r1, [r4, #88]	@ 0x58
 800b8fe:	f04f 0900 	mov.w	r9, #0
 800b902:	e7db      	b.n	800b8bc <_printf_float+0x154>
 800b904:	b913      	cbnz	r3, 800b90c <_printf_float+0x1a4>
 800b906:	6822      	ldr	r2, [r4, #0]
 800b908:	07d2      	lsls	r2, r2, #31
 800b90a:	d501      	bpl.n	800b910 <_printf_float+0x1a8>
 800b90c:	3302      	adds	r3, #2
 800b90e:	e7f4      	b.n	800b8fa <_printf_float+0x192>
 800b910:	2301      	movs	r3, #1
 800b912:	e7f2      	b.n	800b8fa <_printf_float+0x192>
 800b914:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800b918:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b91a:	4299      	cmp	r1, r3
 800b91c:	db05      	blt.n	800b92a <_printf_float+0x1c2>
 800b91e:	6823      	ldr	r3, [r4, #0]
 800b920:	6121      	str	r1, [r4, #16]
 800b922:	07d8      	lsls	r0, r3, #31
 800b924:	d5ea      	bpl.n	800b8fc <_printf_float+0x194>
 800b926:	1c4b      	adds	r3, r1, #1
 800b928:	e7e7      	b.n	800b8fa <_printf_float+0x192>
 800b92a:	2900      	cmp	r1, #0
 800b92c:	bfd4      	ite	le
 800b92e:	f1c1 0202 	rsble	r2, r1, #2
 800b932:	2201      	movgt	r2, #1
 800b934:	4413      	add	r3, r2
 800b936:	e7e0      	b.n	800b8fa <_printf_float+0x192>
 800b938:	6823      	ldr	r3, [r4, #0]
 800b93a:	055a      	lsls	r2, r3, #21
 800b93c:	d407      	bmi.n	800b94e <_printf_float+0x1e6>
 800b93e:	6923      	ldr	r3, [r4, #16]
 800b940:	4642      	mov	r2, r8
 800b942:	4631      	mov	r1, r6
 800b944:	4628      	mov	r0, r5
 800b946:	47b8      	blx	r7
 800b948:	3001      	adds	r0, #1
 800b94a:	d12b      	bne.n	800b9a4 <_printf_float+0x23c>
 800b94c:	e767      	b.n	800b81e <_printf_float+0xb6>
 800b94e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b952:	f240 80dd 	bls.w	800bb10 <_printf_float+0x3a8>
 800b956:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b95a:	2200      	movs	r2, #0
 800b95c:	2300      	movs	r3, #0
 800b95e:	f7f5 f8cb 	bl	8000af8 <__aeabi_dcmpeq>
 800b962:	2800      	cmp	r0, #0
 800b964:	d033      	beq.n	800b9ce <_printf_float+0x266>
 800b966:	4a37      	ldr	r2, [pc, #220]	@ (800ba44 <_printf_float+0x2dc>)
 800b968:	2301      	movs	r3, #1
 800b96a:	4631      	mov	r1, r6
 800b96c:	4628      	mov	r0, r5
 800b96e:	47b8      	blx	r7
 800b970:	3001      	adds	r0, #1
 800b972:	f43f af54 	beq.w	800b81e <_printf_float+0xb6>
 800b976:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800b97a:	4543      	cmp	r3, r8
 800b97c:	db02      	blt.n	800b984 <_printf_float+0x21c>
 800b97e:	6823      	ldr	r3, [r4, #0]
 800b980:	07d8      	lsls	r0, r3, #31
 800b982:	d50f      	bpl.n	800b9a4 <_printf_float+0x23c>
 800b984:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b988:	4631      	mov	r1, r6
 800b98a:	4628      	mov	r0, r5
 800b98c:	47b8      	blx	r7
 800b98e:	3001      	adds	r0, #1
 800b990:	f43f af45 	beq.w	800b81e <_printf_float+0xb6>
 800b994:	f04f 0900 	mov.w	r9, #0
 800b998:	f108 38ff 	add.w	r8, r8, #4294967295
 800b99c:	f104 0a1a 	add.w	sl, r4, #26
 800b9a0:	45c8      	cmp	r8, r9
 800b9a2:	dc09      	bgt.n	800b9b8 <_printf_float+0x250>
 800b9a4:	6823      	ldr	r3, [r4, #0]
 800b9a6:	079b      	lsls	r3, r3, #30
 800b9a8:	f100 8103 	bmi.w	800bbb2 <_printf_float+0x44a>
 800b9ac:	68e0      	ldr	r0, [r4, #12]
 800b9ae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b9b0:	4298      	cmp	r0, r3
 800b9b2:	bfb8      	it	lt
 800b9b4:	4618      	movlt	r0, r3
 800b9b6:	e734      	b.n	800b822 <_printf_float+0xba>
 800b9b8:	2301      	movs	r3, #1
 800b9ba:	4652      	mov	r2, sl
 800b9bc:	4631      	mov	r1, r6
 800b9be:	4628      	mov	r0, r5
 800b9c0:	47b8      	blx	r7
 800b9c2:	3001      	adds	r0, #1
 800b9c4:	f43f af2b 	beq.w	800b81e <_printf_float+0xb6>
 800b9c8:	f109 0901 	add.w	r9, r9, #1
 800b9cc:	e7e8      	b.n	800b9a0 <_printf_float+0x238>
 800b9ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b9d0:	2b00      	cmp	r3, #0
 800b9d2:	dc39      	bgt.n	800ba48 <_printf_float+0x2e0>
 800b9d4:	4a1b      	ldr	r2, [pc, #108]	@ (800ba44 <_printf_float+0x2dc>)
 800b9d6:	2301      	movs	r3, #1
 800b9d8:	4631      	mov	r1, r6
 800b9da:	4628      	mov	r0, r5
 800b9dc:	47b8      	blx	r7
 800b9de:	3001      	adds	r0, #1
 800b9e0:	f43f af1d 	beq.w	800b81e <_printf_float+0xb6>
 800b9e4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800b9e8:	ea59 0303 	orrs.w	r3, r9, r3
 800b9ec:	d102      	bne.n	800b9f4 <_printf_float+0x28c>
 800b9ee:	6823      	ldr	r3, [r4, #0]
 800b9f0:	07d9      	lsls	r1, r3, #31
 800b9f2:	d5d7      	bpl.n	800b9a4 <_printf_float+0x23c>
 800b9f4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b9f8:	4631      	mov	r1, r6
 800b9fa:	4628      	mov	r0, r5
 800b9fc:	47b8      	blx	r7
 800b9fe:	3001      	adds	r0, #1
 800ba00:	f43f af0d 	beq.w	800b81e <_printf_float+0xb6>
 800ba04:	f04f 0a00 	mov.w	sl, #0
 800ba08:	f104 0b1a 	add.w	fp, r4, #26
 800ba0c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba0e:	425b      	negs	r3, r3
 800ba10:	4553      	cmp	r3, sl
 800ba12:	dc01      	bgt.n	800ba18 <_printf_float+0x2b0>
 800ba14:	464b      	mov	r3, r9
 800ba16:	e793      	b.n	800b940 <_printf_float+0x1d8>
 800ba18:	2301      	movs	r3, #1
 800ba1a:	465a      	mov	r2, fp
 800ba1c:	4631      	mov	r1, r6
 800ba1e:	4628      	mov	r0, r5
 800ba20:	47b8      	blx	r7
 800ba22:	3001      	adds	r0, #1
 800ba24:	f43f aefb 	beq.w	800b81e <_printf_float+0xb6>
 800ba28:	f10a 0a01 	add.w	sl, sl, #1
 800ba2c:	e7ee      	b.n	800ba0c <_printf_float+0x2a4>
 800ba2e:	bf00      	nop
 800ba30:	7fefffff 	.word	0x7fefffff
 800ba34:	0800f2bc 	.word	0x0800f2bc
 800ba38:	0800f2b8 	.word	0x0800f2b8
 800ba3c:	0800f2c4 	.word	0x0800f2c4
 800ba40:	0800f2c0 	.word	0x0800f2c0
 800ba44:	0800f2c8 	.word	0x0800f2c8
 800ba48:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ba4a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ba4e:	4553      	cmp	r3, sl
 800ba50:	bfa8      	it	ge
 800ba52:	4653      	movge	r3, sl
 800ba54:	2b00      	cmp	r3, #0
 800ba56:	4699      	mov	r9, r3
 800ba58:	dc36      	bgt.n	800bac8 <_printf_float+0x360>
 800ba5a:	f04f 0b00 	mov.w	fp, #0
 800ba5e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ba62:	f104 021a 	add.w	r2, r4, #26
 800ba66:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ba68:	9306      	str	r3, [sp, #24]
 800ba6a:	eba3 0309 	sub.w	r3, r3, r9
 800ba6e:	455b      	cmp	r3, fp
 800ba70:	dc31      	bgt.n	800bad6 <_printf_float+0x36e>
 800ba72:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba74:	459a      	cmp	sl, r3
 800ba76:	dc3a      	bgt.n	800baee <_printf_float+0x386>
 800ba78:	6823      	ldr	r3, [r4, #0]
 800ba7a:	07da      	lsls	r2, r3, #31
 800ba7c:	d437      	bmi.n	800baee <_printf_float+0x386>
 800ba7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba80:	ebaa 0903 	sub.w	r9, sl, r3
 800ba84:	9b06      	ldr	r3, [sp, #24]
 800ba86:	ebaa 0303 	sub.w	r3, sl, r3
 800ba8a:	4599      	cmp	r9, r3
 800ba8c:	bfa8      	it	ge
 800ba8e:	4699      	movge	r9, r3
 800ba90:	f1b9 0f00 	cmp.w	r9, #0
 800ba94:	dc33      	bgt.n	800bafe <_printf_float+0x396>
 800ba96:	f04f 0800 	mov.w	r8, #0
 800ba9a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ba9e:	f104 0b1a 	add.w	fp, r4, #26
 800baa2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800baa4:	ebaa 0303 	sub.w	r3, sl, r3
 800baa8:	eba3 0309 	sub.w	r3, r3, r9
 800baac:	4543      	cmp	r3, r8
 800baae:	f77f af79 	ble.w	800b9a4 <_printf_float+0x23c>
 800bab2:	2301      	movs	r3, #1
 800bab4:	465a      	mov	r2, fp
 800bab6:	4631      	mov	r1, r6
 800bab8:	4628      	mov	r0, r5
 800baba:	47b8      	blx	r7
 800babc:	3001      	adds	r0, #1
 800babe:	f43f aeae 	beq.w	800b81e <_printf_float+0xb6>
 800bac2:	f108 0801 	add.w	r8, r8, #1
 800bac6:	e7ec      	b.n	800baa2 <_printf_float+0x33a>
 800bac8:	4642      	mov	r2, r8
 800baca:	4631      	mov	r1, r6
 800bacc:	4628      	mov	r0, r5
 800bace:	47b8      	blx	r7
 800bad0:	3001      	adds	r0, #1
 800bad2:	d1c2      	bne.n	800ba5a <_printf_float+0x2f2>
 800bad4:	e6a3      	b.n	800b81e <_printf_float+0xb6>
 800bad6:	2301      	movs	r3, #1
 800bad8:	4631      	mov	r1, r6
 800bada:	4628      	mov	r0, r5
 800badc:	9206      	str	r2, [sp, #24]
 800bade:	47b8      	blx	r7
 800bae0:	3001      	adds	r0, #1
 800bae2:	f43f ae9c 	beq.w	800b81e <_printf_float+0xb6>
 800bae6:	9a06      	ldr	r2, [sp, #24]
 800bae8:	f10b 0b01 	add.w	fp, fp, #1
 800baec:	e7bb      	b.n	800ba66 <_printf_float+0x2fe>
 800baee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800baf2:	4631      	mov	r1, r6
 800baf4:	4628      	mov	r0, r5
 800baf6:	47b8      	blx	r7
 800baf8:	3001      	adds	r0, #1
 800bafa:	d1c0      	bne.n	800ba7e <_printf_float+0x316>
 800bafc:	e68f      	b.n	800b81e <_printf_float+0xb6>
 800bafe:	9a06      	ldr	r2, [sp, #24]
 800bb00:	464b      	mov	r3, r9
 800bb02:	4442      	add	r2, r8
 800bb04:	4631      	mov	r1, r6
 800bb06:	4628      	mov	r0, r5
 800bb08:	47b8      	blx	r7
 800bb0a:	3001      	adds	r0, #1
 800bb0c:	d1c3      	bne.n	800ba96 <_printf_float+0x32e>
 800bb0e:	e686      	b.n	800b81e <_printf_float+0xb6>
 800bb10:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800bb14:	f1ba 0f01 	cmp.w	sl, #1
 800bb18:	dc01      	bgt.n	800bb1e <_printf_float+0x3b6>
 800bb1a:	07db      	lsls	r3, r3, #31
 800bb1c:	d536      	bpl.n	800bb8c <_printf_float+0x424>
 800bb1e:	2301      	movs	r3, #1
 800bb20:	4642      	mov	r2, r8
 800bb22:	4631      	mov	r1, r6
 800bb24:	4628      	mov	r0, r5
 800bb26:	47b8      	blx	r7
 800bb28:	3001      	adds	r0, #1
 800bb2a:	f43f ae78 	beq.w	800b81e <_printf_float+0xb6>
 800bb2e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bb32:	4631      	mov	r1, r6
 800bb34:	4628      	mov	r0, r5
 800bb36:	47b8      	blx	r7
 800bb38:	3001      	adds	r0, #1
 800bb3a:	f43f ae70 	beq.w	800b81e <_printf_float+0xb6>
 800bb3e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800bb42:	2200      	movs	r2, #0
 800bb44:	2300      	movs	r3, #0
 800bb46:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bb4a:	f7f4 ffd5 	bl	8000af8 <__aeabi_dcmpeq>
 800bb4e:	b9c0      	cbnz	r0, 800bb82 <_printf_float+0x41a>
 800bb50:	4653      	mov	r3, sl
 800bb52:	f108 0201 	add.w	r2, r8, #1
 800bb56:	4631      	mov	r1, r6
 800bb58:	4628      	mov	r0, r5
 800bb5a:	47b8      	blx	r7
 800bb5c:	3001      	adds	r0, #1
 800bb5e:	d10c      	bne.n	800bb7a <_printf_float+0x412>
 800bb60:	e65d      	b.n	800b81e <_printf_float+0xb6>
 800bb62:	2301      	movs	r3, #1
 800bb64:	465a      	mov	r2, fp
 800bb66:	4631      	mov	r1, r6
 800bb68:	4628      	mov	r0, r5
 800bb6a:	47b8      	blx	r7
 800bb6c:	3001      	adds	r0, #1
 800bb6e:	f43f ae56 	beq.w	800b81e <_printf_float+0xb6>
 800bb72:	f108 0801 	add.w	r8, r8, #1
 800bb76:	45d0      	cmp	r8, sl
 800bb78:	dbf3      	blt.n	800bb62 <_printf_float+0x3fa>
 800bb7a:	464b      	mov	r3, r9
 800bb7c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800bb80:	e6df      	b.n	800b942 <_printf_float+0x1da>
 800bb82:	f04f 0800 	mov.w	r8, #0
 800bb86:	f104 0b1a 	add.w	fp, r4, #26
 800bb8a:	e7f4      	b.n	800bb76 <_printf_float+0x40e>
 800bb8c:	2301      	movs	r3, #1
 800bb8e:	4642      	mov	r2, r8
 800bb90:	e7e1      	b.n	800bb56 <_printf_float+0x3ee>
 800bb92:	2301      	movs	r3, #1
 800bb94:	464a      	mov	r2, r9
 800bb96:	4631      	mov	r1, r6
 800bb98:	4628      	mov	r0, r5
 800bb9a:	47b8      	blx	r7
 800bb9c:	3001      	adds	r0, #1
 800bb9e:	f43f ae3e 	beq.w	800b81e <_printf_float+0xb6>
 800bba2:	f108 0801 	add.w	r8, r8, #1
 800bba6:	68e3      	ldr	r3, [r4, #12]
 800bba8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800bbaa:	1a5b      	subs	r3, r3, r1
 800bbac:	4543      	cmp	r3, r8
 800bbae:	dcf0      	bgt.n	800bb92 <_printf_float+0x42a>
 800bbb0:	e6fc      	b.n	800b9ac <_printf_float+0x244>
 800bbb2:	f04f 0800 	mov.w	r8, #0
 800bbb6:	f104 0919 	add.w	r9, r4, #25
 800bbba:	e7f4      	b.n	800bba6 <_printf_float+0x43e>

0800bbbc <_printf_common>:
 800bbbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bbc0:	4616      	mov	r6, r2
 800bbc2:	4698      	mov	r8, r3
 800bbc4:	688a      	ldr	r2, [r1, #8]
 800bbc6:	690b      	ldr	r3, [r1, #16]
 800bbc8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800bbcc:	4293      	cmp	r3, r2
 800bbce:	bfb8      	it	lt
 800bbd0:	4613      	movlt	r3, r2
 800bbd2:	6033      	str	r3, [r6, #0]
 800bbd4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800bbd8:	4607      	mov	r7, r0
 800bbda:	460c      	mov	r4, r1
 800bbdc:	b10a      	cbz	r2, 800bbe2 <_printf_common+0x26>
 800bbde:	3301      	adds	r3, #1
 800bbe0:	6033      	str	r3, [r6, #0]
 800bbe2:	6823      	ldr	r3, [r4, #0]
 800bbe4:	0699      	lsls	r1, r3, #26
 800bbe6:	bf42      	ittt	mi
 800bbe8:	6833      	ldrmi	r3, [r6, #0]
 800bbea:	3302      	addmi	r3, #2
 800bbec:	6033      	strmi	r3, [r6, #0]
 800bbee:	6825      	ldr	r5, [r4, #0]
 800bbf0:	f015 0506 	ands.w	r5, r5, #6
 800bbf4:	d106      	bne.n	800bc04 <_printf_common+0x48>
 800bbf6:	f104 0a19 	add.w	sl, r4, #25
 800bbfa:	68e3      	ldr	r3, [r4, #12]
 800bbfc:	6832      	ldr	r2, [r6, #0]
 800bbfe:	1a9b      	subs	r3, r3, r2
 800bc00:	42ab      	cmp	r3, r5
 800bc02:	dc26      	bgt.n	800bc52 <_printf_common+0x96>
 800bc04:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800bc08:	6822      	ldr	r2, [r4, #0]
 800bc0a:	3b00      	subs	r3, #0
 800bc0c:	bf18      	it	ne
 800bc0e:	2301      	movne	r3, #1
 800bc10:	0692      	lsls	r2, r2, #26
 800bc12:	d42b      	bmi.n	800bc6c <_printf_common+0xb0>
 800bc14:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800bc18:	4641      	mov	r1, r8
 800bc1a:	4638      	mov	r0, r7
 800bc1c:	47c8      	blx	r9
 800bc1e:	3001      	adds	r0, #1
 800bc20:	d01e      	beq.n	800bc60 <_printf_common+0xa4>
 800bc22:	6823      	ldr	r3, [r4, #0]
 800bc24:	6922      	ldr	r2, [r4, #16]
 800bc26:	f003 0306 	and.w	r3, r3, #6
 800bc2a:	2b04      	cmp	r3, #4
 800bc2c:	bf02      	ittt	eq
 800bc2e:	68e5      	ldreq	r5, [r4, #12]
 800bc30:	6833      	ldreq	r3, [r6, #0]
 800bc32:	1aed      	subeq	r5, r5, r3
 800bc34:	68a3      	ldr	r3, [r4, #8]
 800bc36:	bf0c      	ite	eq
 800bc38:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bc3c:	2500      	movne	r5, #0
 800bc3e:	4293      	cmp	r3, r2
 800bc40:	bfc4      	itt	gt
 800bc42:	1a9b      	subgt	r3, r3, r2
 800bc44:	18ed      	addgt	r5, r5, r3
 800bc46:	2600      	movs	r6, #0
 800bc48:	341a      	adds	r4, #26
 800bc4a:	42b5      	cmp	r5, r6
 800bc4c:	d11a      	bne.n	800bc84 <_printf_common+0xc8>
 800bc4e:	2000      	movs	r0, #0
 800bc50:	e008      	b.n	800bc64 <_printf_common+0xa8>
 800bc52:	2301      	movs	r3, #1
 800bc54:	4652      	mov	r2, sl
 800bc56:	4641      	mov	r1, r8
 800bc58:	4638      	mov	r0, r7
 800bc5a:	47c8      	blx	r9
 800bc5c:	3001      	adds	r0, #1
 800bc5e:	d103      	bne.n	800bc68 <_printf_common+0xac>
 800bc60:	f04f 30ff 	mov.w	r0, #4294967295
 800bc64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bc68:	3501      	adds	r5, #1
 800bc6a:	e7c6      	b.n	800bbfa <_printf_common+0x3e>
 800bc6c:	18e1      	adds	r1, r4, r3
 800bc6e:	1c5a      	adds	r2, r3, #1
 800bc70:	2030      	movs	r0, #48	@ 0x30
 800bc72:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800bc76:	4422      	add	r2, r4
 800bc78:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800bc7c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800bc80:	3302      	adds	r3, #2
 800bc82:	e7c7      	b.n	800bc14 <_printf_common+0x58>
 800bc84:	2301      	movs	r3, #1
 800bc86:	4622      	mov	r2, r4
 800bc88:	4641      	mov	r1, r8
 800bc8a:	4638      	mov	r0, r7
 800bc8c:	47c8      	blx	r9
 800bc8e:	3001      	adds	r0, #1
 800bc90:	d0e6      	beq.n	800bc60 <_printf_common+0xa4>
 800bc92:	3601      	adds	r6, #1
 800bc94:	e7d9      	b.n	800bc4a <_printf_common+0x8e>
	...

0800bc98 <_printf_i>:
 800bc98:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bc9c:	7e0f      	ldrb	r7, [r1, #24]
 800bc9e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800bca0:	2f78      	cmp	r7, #120	@ 0x78
 800bca2:	4691      	mov	r9, r2
 800bca4:	4680      	mov	r8, r0
 800bca6:	460c      	mov	r4, r1
 800bca8:	469a      	mov	sl, r3
 800bcaa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800bcae:	d807      	bhi.n	800bcc0 <_printf_i+0x28>
 800bcb0:	2f62      	cmp	r7, #98	@ 0x62
 800bcb2:	d80a      	bhi.n	800bcca <_printf_i+0x32>
 800bcb4:	2f00      	cmp	r7, #0
 800bcb6:	f000 80d1 	beq.w	800be5c <_printf_i+0x1c4>
 800bcba:	2f58      	cmp	r7, #88	@ 0x58
 800bcbc:	f000 80b8 	beq.w	800be30 <_printf_i+0x198>
 800bcc0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bcc4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800bcc8:	e03a      	b.n	800bd40 <_printf_i+0xa8>
 800bcca:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800bcce:	2b15      	cmp	r3, #21
 800bcd0:	d8f6      	bhi.n	800bcc0 <_printf_i+0x28>
 800bcd2:	a101      	add	r1, pc, #4	@ (adr r1, 800bcd8 <_printf_i+0x40>)
 800bcd4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bcd8:	0800bd31 	.word	0x0800bd31
 800bcdc:	0800bd45 	.word	0x0800bd45
 800bce0:	0800bcc1 	.word	0x0800bcc1
 800bce4:	0800bcc1 	.word	0x0800bcc1
 800bce8:	0800bcc1 	.word	0x0800bcc1
 800bcec:	0800bcc1 	.word	0x0800bcc1
 800bcf0:	0800bd45 	.word	0x0800bd45
 800bcf4:	0800bcc1 	.word	0x0800bcc1
 800bcf8:	0800bcc1 	.word	0x0800bcc1
 800bcfc:	0800bcc1 	.word	0x0800bcc1
 800bd00:	0800bcc1 	.word	0x0800bcc1
 800bd04:	0800be43 	.word	0x0800be43
 800bd08:	0800bd6f 	.word	0x0800bd6f
 800bd0c:	0800bdfd 	.word	0x0800bdfd
 800bd10:	0800bcc1 	.word	0x0800bcc1
 800bd14:	0800bcc1 	.word	0x0800bcc1
 800bd18:	0800be65 	.word	0x0800be65
 800bd1c:	0800bcc1 	.word	0x0800bcc1
 800bd20:	0800bd6f 	.word	0x0800bd6f
 800bd24:	0800bcc1 	.word	0x0800bcc1
 800bd28:	0800bcc1 	.word	0x0800bcc1
 800bd2c:	0800be05 	.word	0x0800be05
 800bd30:	6833      	ldr	r3, [r6, #0]
 800bd32:	1d1a      	adds	r2, r3, #4
 800bd34:	681b      	ldr	r3, [r3, #0]
 800bd36:	6032      	str	r2, [r6, #0]
 800bd38:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bd3c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800bd40:	2301      	movs	r3, #1
 800bd42:	e09c      	b.n	800be7e <_printf_i+0x1e6>
 800bd44:	6833      	ldr	r3, [r6, #0]
 800bd46:	6820      	ldr	r0, [r4, #0]
 800bd48:	1d19      	adds	r1, r3, #4
 800bd4a:	6031      	str	r1, [r6, #0]
 800bd4c:	0606      	lsls	r6, r0, #24
 800bd4e:	d501      	bpl.n	800bd54 <_printf_i+0xbc>
 800bd50:	681d      	ldr	r5, [r3, #0]
 800bd52:	e003      	b.n	800bd5c <_printf_i+0xc4>
 800bd54:	0645      	lsls	r5, r0, #25
 800bd56:	d5fb      	bpl.n	800bd50 <_printf_i+0xb8>
 800bd58:	f9b3 5000 	ldrsh.w	r5, [r3]
 800bd5c:	2d00      	cmp	r5, #0
 800bd5e:	da03      	bge.n	800bd68 <_printf_i+0xd0>
 800bd60:	232d      	movs	r3, #45	@ 0x2d
 800bd62:	426d      	negs	r5, r5
 800bd64:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bd68:	4858      	ldr	r0, [pc, #352]	@ (800becc <_printf_i+0x234>)
 800bd6a:	230a      	movs	r3, #10
 800bd6c:	e011      	b.n	800bd92 <_printf_i+0xfa>
 800bd6e:	6821      	ldr	r1, [r4, #0]
 800bd70:	6833      	ldr	r3, [r6, #0]
 800bd72:	0608      	lsls	r0, r1, #24
 800bd74:	f853 5b04 	ldr.w	r5, [r3], #4
 800bd78:	d402      	bmi.n	800bd80 <_printf_i+0xe8>
 800bd7a:	0649      	lsls	r1, r1, #25
 800bd7c:	bf48      	it	mi
 800bd7e:	b2ad      	uxthmi	r5, r5
 800bd80:	2f6f      	cmp	r7, #111	@ 0x6f
 800bd82:	4852      	ldr	r0, [pc, #328]	@ (800becc <_printf_i+0x234>)
 800bd84:	6033      	str	r3, [r6, #0]
 800bd86:	bf14      	ite	ne
 800bd88:	230a      	movne	r3, #10
 800bd8a:	2308      	moveq	r3, #8
 800bd8c:	2100      	movs	r1, #0
 800bd8e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800bd92:	6866      	ldr	r6, [r4, #4]
 800bd94:	60a6      	str	r6, [r4, #8]
 800bd96:	2e00      	cmp	r6, #0
 800bd98:	db05      	blt.n	800bda6 <_printf_i+0x10e>
 800bd9a:	6821      	ldr	r1, [r4, #0]
 800bd9c:	432e      	orrs	r6, r5
 800bd9e:	f021 0104 	bic.w	r1, r1, #4
 800bda2:	6021      	str	r1, [r4, #0]
 800bda4:	d04b      	beq.n	800be3e <_printf_i+0x1a6>
 800bda6:	4616      	mov	r6, r2
 800bda8:	fbb5 f1f3 	udiv	r1, r5, r3
 800bdac:	fb03 5711 	mls	r7, r3, r1, r5
 800bdb0:	5dc7      	ldrb	r7, [r0, r7]
 800bdb2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800bdb6:	462f      	mov	r7, r5
 800bdb8:	42bb      	cmp	r3, r7
 800bdba:	460d      	mov	r5, r1
 800bdbc:	d9f4      	bls.n	800bda8 <_printf_i+0x110>
 800bdbe:	2b08      	cmp	r3, #8
 800bdc0:	d10b      	bne.n	800bdda <_printf_i+0x142>
 800bdc2:	6823      	ldr	r3, [r4, #0]
 800bdc4:	07df      	lsls	r7, r3, #31
 800bdc6:	d508      	bpl.n	800bdda <_printf_i+0x142>
 800bdc8:	6923      	ldr	r3, [r4, #16]
 800bdca:	6861      	ldr	r1, [r4, #4]
 800bdcc:	4299      	cmp	r1, r3
 800bdce:	bfde      	ittt	le
 800bdd0:	2330      	movle	r3, #48	@ 0x30
 800bdd2:	f806 3c01 	strble.w	r3, [r6, #-1]
 800bdd6:	f106 36ff 	addle.w	r6, r6, #4294967295
 800bdda:	1b92      	subs	r2, r2, r6
 800bddc:	6122      	str	r2, [r4, #16]
 800bdde:	f8cd a000 	str.w	sl, [sp]
 800bde2:	464b      	mov	r3, r9
 800bde4:	aa03      	add	r2, sp, #12
 800bde6:	4621      	mov	r1, r4
 800bde8:	4640      	mov	r0, r8
 800bdea:	f7ff fee7 	bl	800bbbc <_printf_common>
 800bdee:	3001      	adds	r0, #1
 800bdf0:	d14a      	bne.n	800be88 <_printf_i+0x1f0>
 800bdf2:	f04f 30ff 	mov.w	r0, #4294967295
 800bdf6:	b004      	add	sp, #16
 800bdf8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bdfc:	6823      	ldr	r3, [r4, #0]
 800bdfe:	f043 0320 	orr.w	r3, r3, #32
 800be02:	6023      	str	r3, [r4, #0]
 800be04:	4832      	ldr	r0, [pc, #200]	@ (800bed0 <_printf_i+0x238>)
 800be06:	2778      	movs	r7, #120	@ 0x78
 800be08:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800be0c:	6823      	ldr	r3, [r4, #0]
 800be0e:	6831      	ldr	r1, [r6, #0]
 800be10:	061f      	lsls	r7, r3, #24
 800be12:	f851 5b04 	ldr.w	r5, [r1], #4
 800be16:	d402      	bmi.n	800be1e <_printf_i+0x186>
 800be18:	065f      	lsls	r7, r3, #25
 800be1a:	bf48      	it	mi
 800be1c:	b2ad      	uxthmi	r5, r5
 800be1e:	6031      	str	r1, [r6, #0]
 800be20:	07d9      	lsls	r1, r3, #31
 800be22:	bf44      	itt	mi
 800be24:	f043 0320 	orrmi.w	r3, r3, #32
 800be28:	6023      	strmi	r3, [r4, #0]
 800be2a:	b11d      	cbz	r5, 800be34 <_printf_i+0x19c>
 800be2c:	2310      	movs	r3, #16
 800be2e:	e7ad      	b.n	800bd8c <_printf_i+0xf4>
 800be30:	4826      	ldr	r0, [pc, #152]	@ (800becc <_printf_i+0x234>)
 800be32:	e7e9      	b.n	800be08 <_printf_i+0x170>
 800be34:	6823      	ldr	r3, [r4, #0]
 800be36:	f023 0320 	bic.w	r3, r3, #32
 800be3a:	6023      	str	r3, [r4, #0]
 800be3c:	e7f6      	b.n	800be2c <_printf_i+0x194>
 800be3e:	4616      	mov	r6, r2
 800be40:	e7bd      	b.n	800bdbe <_printf_i+0x126>
 800be42:	6833      	ldr	r3, [r6, #0]
 800be44:	6825      	ldr	r5, [r4, #0]
 800be46:	6961      	ldr	r1, [r4, #20]
 800be48:	1d18      	adds	r0, r3, #4
 800be4a:	6030      	str	r0, [r6, #0]
 800be4c:	062e      	lsls	r6, r5, #24
 800be4e:	681b      	ldr	r3, [r3, #0]
 800be50:	d501      	bpl.n	800be56 <_printf_i+0x1be>
 800be52:	6019      	str	r1, [r3, #0]
 800be54:	e002      	b.n	800be5c <_printf_i+0x1c4>
 800be56:	0668      	lsls	r0, r5, #25
 800be58:	d5fb      	bpl.n	800be52 <_printf_i+0x1ba>
 800be5a:	8019      	strh	r1, [r3, #0]
 800be5c:	2300      	movs	r3, #0
 800be5e:	6123      	str	r3, [r4, #16]
 800be60:	4616      	mov	r6, r2
 800be62:	e7bc      	b.n	800bdde <_printf_i+0x146>
 800be64:	6833      	ldr	r3, [r6, #0]
 800be66:	1d1a      	adds	r2, r3, #4
 800be68:	6032      	str	r2, [r6, #0]
 800be6a:	681e      	ldr	r6, [r3, #0]
 800be6c:	6862      	ldr	r2, [r4, #4]
 800be6e:	2100      	movs	r1, #0
 800be70:	4630      	mov	r0, r6
 800be72:	f7f4 f9c5 	bl	8000200 <memchr>
 800be76:	b108      	cbz	r0, 800be7c <_printf_i+0x1e4>
 800be78:	1b80      	subs	r0, r0, r6
 800be7a:	6060      	str	r0, [r4, #4]
 800be7c:	6863      	ldr	r3, [r4, #4]
 800be7e:	6123      	str	r3, [r4, #16]
 800be80:	2300      	movs	r3, #0
 800be82:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800be86:	e7aa      	b.n	800bdde <_printf_i+0x146>
 800be88:	6923      	ldr	r3, [r4, #16]
 800be8a:	4632      	mov	r2, r6
 800be8c:	4649      	mov	r1, r9
 800be8e:	4640      	mov	r0, r8
 800be90:	47d0      	blx	sl
 800be92:	3001      	adds	r0, #1
 800be94:	d0ad      	beq.n	800bdf2 <_printf_i+0x15a>
 800be96:	6823      	ldr	r3, [r4, #0]
 800be98:	079b      	lsls	r3, r3, #30
 800be9a:	d413      	bmi.n	800bec4 <_printf_i+0x22c>
 800be9c:	68e0      	ldr	r0, [r4, #12]
 800be9e:	9b03      	ldr	r3, [sp, #12]
 800bea0:	4298      	cmp	r0, r3
 800bea2:	bfb8      	it	lt
 800bea4:	4618      	movlt	r0, r3
 800bea6:	e7a6      	b.n	800bdf6 <_printf_i+0x15e>
 800bea8:	2301      	movs	r3, #1
 800beaa:	4632      	mov	r2, r6
 800beac:	4649      	mov	r1, r9
 800beae:	4640      	mov	r0, r8
 800beb0:	47d0      	blx	sl
 800beb2:	3001      	adds	r0, #1
 800beb4:	d09d      	beq.n	800bdf2 <_printf_i+0x15a>
 800beb6:	3501      	adds	r5, #1
 800beb8:	68e3      	ldr	r3, [r4, #12]
 800beba:	9903      	ldr	r1, [sp, #12]
 800bebc:	1a5b      	subs	r3, r3, r1
 800bebe:	42ab      	cmp	r3, r5
 800bec0:	dcf2      	bgt.n	800bea8 <_printf_i+0x210>
 800bec2:	e7eb      	b.n	800be9c <_printf_i+0x204>
 800bec4:	2500      	movs	r5, #0
 800bec6:	f104 0619 	add.w	r6, r4, #25
 800beca:	e7f5      	b.n	800beb8 <_printf_i+0x220>
 800becc:	0800f2ca 	.word	0x0800f2ca
 800bed0:	0800f2db 	.word	0x0800f2db

0800bed4 <std>:
 800bed4:	2300      	movs	r3, #0
 800bed6:	b510      	push	{r4, lr}
 800bed8:	4604      	mov	r4, r0
 800beda:	e9c0 3300 	strd	r3, r3, [r0]
 800bede:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bee2:	6083      	str	r3, [r0, #8]
 800bee4:	8181      	strh	r1, [r0, #12]
 800bee6:	6643      	str	r3, [r0, #100]	@ 0x64
 800bee8:	81c2      	strh	r2, [r0, #14]
 800beea:	6183      	str	r3, [r0, #24]
 800beec:	4619      	mov	r1, r3
 800beee:	2208      	movs	r2, #8
 800bef0:	305c      	adds	r0, #92	@ 0x5c
 800bef2:	f000 f93c 	bl	800c16e <memset>
 800bef6:	4b0d      	ldr	r3, [pc, #52]	@ (800bf2c <std+0x58>)
 800bef8:	6263      	str	r3, [r4, #36]	@ 0x24
 800befa:	4b0d      	ldr	r3, [pc, #52]	@ (800bf30 <std+0x5c>)
 800befc:	62a3      	str	r3, [r4, #40]	@ 0x28
 800befe:	4b0d      	ldr	r3, [pc, #52]	@ (800bf34 <std+0x60>)
 800bf00:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800bf02:	4b0d      	ldr	r3, [pc, #52]	@ (800bf38 <std+0x64>)
 800bf04:	6323      	str	r3, [r4, #48]	@ 0x30
 800bf06:	4b0d      	ldr	r3, [pc, #52]	@ (800bf3c <std+0x68>)
 800bf08:	6224      	str	r4, [r4, #32]
 800bf0a:	429c      	cmp	r4, r3
 800bf0c:	d006      	beq.n	800bf1c <std+0x48>
 800bf0e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800bf12:	4294      	cmp	r4, r2
 800bf14:	d002      	beq.n	800bf1c <std+0x48>
 800bf16:	33d0      	adds	r3, #208	@ 0xd0
 800bf18:	429c      	cmp	r4, r3
 800bf1a:	d105      	bne.n	800bf28 <std+0x54>
 800bf1c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800bf20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bf24:	f000 b9fe 	b.w	800c324 <__retarget_lock_init_recursive>
 800bf28:	bd10      	pop	{r4, pc}
 800bf2a:	bf00      	nop
 800bf2c:	0800c0e9 	.word	0x0800c0e9
 800bf30:	0800c10b 	.word	0x0800c10b
 800bf34:	0800c143 	.word	0x0800c143
 800bf38:	0800c167 	.word	0x0800c167
 800bf3c:	20008a30 	.word	0x20008a30

0800bf40 <stdio_exit_handler>:
 800bf40:	4a02      	ldr	r2, [pc, #8]	@ (800bf4c <stdio_exit_handler+0xc>)
 800bf42:	4903      	ldr	r1, [pc, #12]	@ (800bf50 <stdio_exit_handler+0x10>)
 800bf44:	4803      	ldr	r0, [pc, #12]	@ (800bf54 <stdio_exit_handler+0x14>)
 800bf46:	f000 b869 	b.w	800c01c <_fwalk_sglue>
 800bf4a:	bf00      	nop
 800bf4c:	200000dc 	.word	0x200000dc
 800bf50:	0800df39 	.word	0x0800df39
 800bf54:	200000ec 	.word	0x200000ec

0800bf58 <cleanup_stdio>:
 800bf58:	6841      	ldr	r1, [r0, #4]
 800bf5a:	4b0c      	ldr	r3, [pc, #48]	@ (800bf8c <cleanup_stdio+0x34>)
 800bf5c:	4299      	cmp	r1, r3
 800bf5e:	b510      	push	{r4, lr}
 800bf60:	4604      	mov	r4, r0
 800bf62:	d001      	beq.n	800bf68 <cleanup_stdio+0x10>
 800bf64:	f001 ffe8 	bl	800df38 <_fflush_r>
 800bf68:	68a1      	ldr	r1, [r4, #8]
 800bf6a:	4b09      	ldr	r3, [pc, #36]	@ (800bf90 <cleanup_stdio+0x38>)
 800bf6c:	4299      	cmp	r1, r3
 800bf6e:	d002      	beq.n	800bf76 <cleanup_stdio+0x1e>
 800bf70:	4620      	mov	r0, r4
 800bf72:	f001 ffe1 	bl	800df38 <_fflush_r>
 800bf76:	68e1      	ldr	r1, [r4, #12]
 800bf78:	4b06      	ldr	r3, [pc, #24]	@ (800bf94 <cleanup_stdio+0x3c>)
 800bf7a:	4299      	cmp	r1, r3
 800bf7c:	d004      	beq.n	800bf88 <cleanup_stdio+0x30>
 800bf7e:	4620      	mov	r0, r4
 800bf80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bf84:	f001 bfd8 	b.w	800df38 <_fflush_r>
 800bf88:	bd10      	pop	{r4, pc}
 800bf8a:	bf00      	nop
 800bf8c:	20008a30 	.word	0x20008a30
 800bf90:	20008a98 	.word	0x20008a98
 800bf94:	20008b00 	.word	0x20008b00

0800bf98 <global_stdio_init.part.0>:
 800bf98:	b510      	push	{r4, lr}
 800bf9a:	4b0b      	ldr	r3, [pc, #44]	@ (800bfc8 <global_stdio_init.part.0+0x30>)
 800bf9c:	4c0b      	ldr	r4, [pc, #44]	@ (800bfcc <global_stdio_init.part.0+0x34>)
 800bf9e:	4a0c      	ldr	r2, [pc, #48]	@ (800bfd0 <global_stdio_init.part.0+0x38>)
 800bfa0:	601a      	str	r2, [r3, #0]
 800bfa2:	4620      	mov	r0, r4
 800bfa4:	2200      	movs	r2, #0
 800bfa6:	2104      	movs	r1, #4
 800bfa8:	f7ff ff94 	bl	800bed4 <std>
 800bfac:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800bfb0:	2201      	movs	r2, #1
 800bfb2:	2109      	movs	r1, #9
 800bfb4:	f7ff ff8e 	bl	800bed4 <std>
 800bfb8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800bfbc:	2202      	movs	r2, #2
 800bfbe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bfc2:	2112      	movs	r1, #18
 800bfc4:	f7ff bf86 	b.w	800bed4 <std>
 800bfc8:	20008b68 	.word	0x20008b68
 800bfcc:	20008a30 	.word	0x20008a30
 800bfd0:	0800bf41 	.word	0x0800bf41

0800bfd4 <__sfp_lock_acquire>:
 800bfd4:	4801      	ldr	r0, [pc, #4]	@ (800bfdc <__sfp_lock_acquire+0x8>)
 800bfd6:	f000 b9a6 	b.w	800c326 <__retarget_lock_acquire_recursive>
 800bfda:	bf00      	nop
 800bfdc:	20008b71 	.word	0x20008b71

0800bfe0 <__sfp_lock_release>:
 800bfe0:	4801      	ldr	r0, [pc, #4]	@ (800bfe8 <__sfp_lock_release+0x8>)
 800bfe2:	f000 b9a1 	b.w	800c328 <__retarget_lock_release_recursive>
 800bfe6:	bf00      	nop
 800bfe8:	20008b71 	.word	0x20008b71

0800bfec <__sinit>:
 800bfec:	b510      	push	{r4, lr}
 800bfee:	4604      	mov	r4, r0
 800bff0:	f7ff fff0 	bl	800bfd4 <__sfp_lock_acquire>
 800bff4:	6a23      	ldr	r3, [r4, #32]
 800bff6:	b11b      	cbz	r3, 800c000 <__sinit+0x14>
 800bff8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bffc:	f7ff bff0 	b.w	800bfe0 <__sfp_lock_release>
 800c000:	4b04      	ldr	r3, [pc, #16]	@ (800c014 <__sinit+0x28>)
 800c002:	6223      	str	r3, [r4, #32]
 800c004:	4b04      	ldr	r3, [pc, #16]	@ (800c018 <__sinit+0x2c>)
 800c006:	681b      	ldr	r3, [r3, #0]
 800c008:	2b00      	cmp	r3, #0
 800c00a:	d1f5      	bne.n	800bff8 <__sinit+0xc>
 800c00c:	f7ff ffc4 	bl	800bf98 <global_stdio_init.part.0>
 800c010:	e7f2      	b.n	800bff8 <__sinit+0xc>
 800c012:	bf00      	nop
 800c014:	0800bf59 	.word	0x0800bf59
 800c018:	20008b68 	.word	0x20008b68

0800c01c <_fwalk_sglue>:
 800c01c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c020:	4607      	mov	r7, r0
 800c022:	4688      	mov	r8, r1
 800c024:	4614      	mov	r4, r2
 800c026:	2600      	movs	r6, #0
 800c028:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c02c:	f1b9 0901 	subs.w	r9, r9, #1
 800c030:	d505      	bpl.n	800c03e <_fwalk_sglue+0x22>
 800c032:	6824      	ldr	r4, [r4, #0]
 800c034:	2c00      	cmp	r4, #0
 800c036:	d1f7      	bne.n	800c028 <_fwalk_sglue+0xc>
 800c038:	4630      	mov	r0, r6
 800c03a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c03e:	89ab      	ldrh	r3, [r5, #12]
 800c040:	2b01      	cmp	r3, #1
 800c042:	d907      	bls.n	800c054 <_fwalk_sglue+0x38>
 800c044:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c048:	3301      	adds	r3, #1
 800c04a:	d003      	beq.n	800c054 <_fwalk_sglue+0x38>
 800c04c:	4629      	mov	r1, r5
 800c04e:	4638      	mov	r0, r7
 800c050:	47c0      	blx	r8
 800c052:	4306      	orrs	r6, r0
 800c054:	3568      	adds	r5, #104	@ 0x68
 800c056:	e7e9      	b.n	800c02c <_fwalk_sglue+0x10>

0800c058 <iprintf>:
 800c058:	b40f      	push	{r0, r1, r2, r3}
 800c05a:	b507      	push	{r0, r1, r2, lr}
 800c05c:	4906      	ldr	r1, [pc, #24]	@ (800c078 <iprintf+0x20>)
 800c05e:	ab04      	add	r3, sp, #16
 800c060:	6808      	ldr	r0, [r1, #0]
 800c062:	f853 2b04 	ldr.w	r2, [r3], #4
 800c066:	6881      	ldr	r1, [r0, #8]
 800c068:	9301      	str	r3, [sp, #4]
 800c06a:	f001 fdc9 	bl	800dc00 <_vfiprintf_r>
 800c06e:	b003      	add	sp, #12
 800c070:	f85d eb04 	ldr.w	lr, [sp], #4
 800c074:	b004      	add	sp, #16
 800c076:	4770      	bx	lr
 800c078:	200000e8 	.word	0x200000e8

0800c07c <sniprintf>:
 800c07c:	b40c      	push	{r2, r3}
 800c07e:	b530      	push	{r4, r5, lr}
 800c080:	4b18      	ldr	r3, [pc, #96]	@ (800c0e4 <sniprintf+0x68>)
 800c082:	1e0c      	subs	r4, r1, #0
 800c084:	681d      	ldr	r5, [r3, #0]
 800c086:	b09d      	sub	sp, #116	@ 0x74
 800c088:	da08      	bge.n	800c09c <sniprintf+0x20>
 800c08a:	238b      	movs	r3, #139	@ 0x8b
 800c08c:	602b      	str	r3, [r5, #0]
 800c08e:	f04f 30ff 	mov.w	r0, #4294967295
 800c092:	b01d      	add	sp, #116	@ 0x74
 800c094:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c098:	b002      	add	sp, #8
 800c09a:	4770      	bx	lr
 800c09c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800c0a0:	f8ad 3014 	strh.w	r3, [sp, #20]
 800c0a4:	f04f 0300 	mov.w	r3, #0
 800c0a8:	931b      	str	r3, [sp, #108]	@ 0x6c
 800c0aa:	bf14      	ite	ne
 800c0ac:	f104 33ff 	addne.w	r3, r4, #4294967295
 800c0b0:	4623      	moveq	r3, r4
 800c0b2:	9304      	str	r3, [sp, #16]
 800c0b4:	9307      	str	r3, [sp, #28]
 800c0b6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800c0ba:	9002      	str	r0, [sp, #8]
 800c0bc:	9006      	str	r0, [sp, #24]
 800c0be:	f8ad 3016 	strh.w	r3, [sp, #22]
 800c0c2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800c0c4:	ab21      	add	r3, sp, #132	@ 0x84
 800c0c6:	a902      	add	r1, sp, #8
 800c0c8:	4628      	mov	r0, r5
 800c0ca:	9301      	str	r3, [sp, #4]
 800c0cc:	f001 fc72 	bl	800d9b4 <_svfiprintf_r>
 800c0d0:	1c43      	adds	r3, r0, #1
 800c0d2:	bfbc      	itt	lt
 800c0d4:	238b      	movlt	r3, #139	@ 0x8b
 800c0d6:	602b      	strlt	r3, [r5, #0]
 800c0d8:	2c00      	cmp	r4, #0
 800c0da:	d0da      	beq.n	800c092 <sniprintf+0x16>
 800c0dc:	9b02      	ldr	r3, [sp, #8]
 800c0de:	2200      	movs	r2, #0
 800c0e0:	701a      	strb	r2, [r3, #0]
 800c0e2:	e7d6      	b.n	800c092 <sniprintf+0x16>
 800c0e4:	200000e8 	.word	0x200000e8

0800c0e8 <__sread>:
 800c0e8:	b510      	push	{r4, lr}
 800c0ea:	460c      	mov	r4, r1
 800c0ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c0f0:	f000 f8ca 	bl	800c288 <_read_r>
 800c0f4:	2800      	cmp	r0, #0
 800c0f6:	bfab      	itete	ge
 800c0f8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800c0fa:	89a3      	ldrhlt	r3, [r4, #12]
 800c0fc:	181b      	addge	r3, r3, r0
 800c0fe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800c102:	bfac      	ite	ge
 800c104:	6563      	strge	r3, [r4, #84]	@ 0x54
 800c106:	81a3      	strhlt	r3, [r4, #12]
 800c108:	bd10      	pop	{r4, pc}

0800c10a <__swrite>:
 800c10a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c10e:	461f      	mov	r7, r3
 800c110:	898b      	ldrh	r3, [r1, #12]
 800c112:	05db      	lsls	r3, r3, #23
 800c114:	4605      	mov	r5, r0
 800c116:	460c      	mov	r4, r1
 800c118:	4616      	mov	r6, r2
 800c11a:	d505      	bpl.n	800c128 <__swrite+0x1e>
 800c11c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c120:	2302      	movs	r3, #2
 800c122:	2200      	movs	r2, #0
 800c124:	f000 f89e 	bl	800c264 <_lseek_r>
 800c128:	89a3      	ldrh	r3, [r4, #12]
 800c12a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c12e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c132:	81a3      	strh	r3, [r4, #12]
 800c134:	4632      	mov	r2, r6
 800c136:	463b      	mov	r3, r7
 800c138:	4628      	mov	r0, r5
 800c13a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c13e:	f000 b8b5 	b.w	800c2ac <_write_r>

0800c142 <__sseek>:
 800c142:	b510      	push	{r4, lr}
 800c144:	460c      	mov	r4, r1
 800c146:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c14a:	f000 f88b 	bl	800c264 <_lseek_r>
 800c14e:	1c43      	adds	r3, r0, #1
 800c150:	89a3      	ldrh	r3, [r4, #12]
 800c152:	bf15      	itete	ne
 800c154:	6560      	strne	r0, [r4, #84]	@ 0x54
 800c156:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800c15a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800c15e:	81a3      	strheq	r3, [r4, #12]
 800c160:	bf18      	it	ne
 800c162:	81a3      	strhne	r3, [r4, #12]
 800c164:	bd10      	pop	{r4, pc}

0800c166 <__sclose>:
 800c166:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c16a:	f000 b80d 	b.w	800c188 <_close_r>

0800c16e <memset>:
 800c16e:	4402      	add	r2, r0
 800c170:	4603      	mov	r3, r0
 800c172:	4293      	cmp	r3, r2
 800c174:	d100      	bne.n	800c178 <memset+0xa>
 800c176:	4770      	bx	lr
 800c178:	f803 1b01 	strb.w	r1, [r3], #1
 800c17c:	e7f9      	b.n	800c172 <memset+0x4>
	...

0800c180 <_localeconv_r>:
 800c180:	4800      	ldr	r0, [pc, #0]	@ (800c184 <_localeconv_r+0x4>)
 800c182:	4770      	bx	lr
 800c184:	20000228 	.word	0x20000228

0800c188 <_close_r>:
 800c188:	b538      	push	{r3, r4, r5, lr}
 800c18a:	4d06      	ldr	r5, [pc, #24]	@ (800c1a4 <_close_r+0x1c>)
 800c18c:	2300      	movs	r3, #0
 800c18e:	4604      	mov	r4, r0
 800c190:	4608      	mov	r0, r1
 800c192:	602b      	str	r3, [r5, #0]
 800c194:	f7f7 fea4 	bl	8003ee0 <_close>
 800c198:	1c43      	adds	r3, r0, #1
 800c19a:	d102      	bne.n	800c1a2 <_close_r+0x1a>
 800c19c:	682b      	ldr	r3, [r5, #0]
 800c19e:	b103      	cbz	r3, 800c1a2 <_close_r+0x1a>
 800c1a0:	6023      	str	r3, [r4, #0]
 800c1a2:	bd38      	pop	{r3, r4, r5, pc}
 800c1a4:	20008b6c 	.word	0x20008b6c

0800c1a8 <_reclaim_reent>:
 800c1a8:	4b2d      	ldr	r3, [pc, #180]	@ (800c260 <_reclaim_reent+0xb8>)
 800c1aa:	681b      	ldr	r3, [r3, #0]
 800c1ac:	4283      	cmp	r3, r0
 800c1ae:	b570      	push	{r4, r5, r6, lr}
 800c1b0:	4604      	mov	r4, r0
 800c1b2:	d053      	beq.n	800c25c <_reclaim_reent+0xb4>
 800c1b4:	69c3      	ldr	r3, [r0, #28]
 800c1b6:	b31b      	cbz	r3, 800c200 <_reclaim_reent+0x58>
 800c1b8:	68db      	ldr	r3, [r3, #12]
 800c1ba:	b163      	cbz	r3, 800c1d6 <_reclaim_reent+0x2e>
 800c1bc:	2500      	movs	r5, #0
 800c1be:	69e3      	ldr	r3, [r4, #28]
 800c1c0:	68db      	ldr	r3, [r3, #12]
 800c1c2:	5959      	ldr	r1, [r3, r5]
 800c1c4:	b9b1      	cbnz	r1, 800c1f4 <_reclaim_reent+0x4c>
 800c1c6:	3504      	adds	r5, #4
 800c1c8:	2d80      	cmp	r5, #128	@ 0x80
 800c1ca:	d1f8      	bne.n	800c1be <_reclaim_reent+0x16>
 800c1cc:	69e3      	ldr	r3, [r4, #28]
 800c1ce:	4620      	mov	r0, r4
 800c1d0:	68d9      	ldr	r1, [r3, #12]
 800c1d2:	f000 ff19 	bl	800d008 <_free_r>
 800c1d6:	69e3      	ldr	r3, [r4, #28]
 800c1d8:	6819      	ldr	r1, [r3, #0]
 800c1da:	b111      	cbz	r1, 800c1e2 <_reclaim_reent+0x3a>
 800c1dc:	4620      	mov	r0, r4
 800c1de:	f000 ff13 	bl	800d008 <_free_r>
 800c1e2:	69e3      	ldr	r3, [r4, #28]
 800c1e4:	689d      	ldr	r5, [r3, #8]
 800c1e6:	b15d      	cbz	r5, 800c200 <_reclaim_reent+0x58>
 800c1e8:	4629      	mov	r1, r5
 800c1ea:	4620      	mov	r0, r4
 800c1ec:	682d      	ldr	r5, [r5, #0]
 800c1ee:	f000 ff0b 	bl	800d008 <_free_r>
 800c1f2:	e7f8      	b.n	800c1e6 <_reclaim_reent+0x3e>
 800c1f4:	680e      	ldr	r6, [r1, #0]
 800c1f6:	4620      	mov	r0, r4
 800c1f8:	f000 ff06 	bl	800d008 <_free_r>
 800c1fc:	4631      	mov	r1, r6
 800c1fe:	e7e1      	b.n	800c1c4 <_reclaim_reent+0x1c>
 800c200:	6961      	ldr	r1, [r4, #20]
 800c202:	b111      	cbz	r1, 800c20a <_reclaim_reent+0x62>
 800c204:	4620      	mov	r0, r4
 800c206:	f000 feff 	bl	800d008 <_free_r>
 800c20a:	69e1      	ldr	r1, [r4, #28]
 800c20c:	b111      	cbz	r1, 800c214 <_reclaim_reent+0x6c>
 800c20e:	4620      	mov	r0, r4
 800c210:	f000 fefa 	bl	800d008 <_free_r>
 800c214:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800c216:	b111      	cbz	r1, 800c21e <_reclaim_reent+0x76>
 800c218:	4620      	mov	r0, r4
 800c21a:	f000 fef5 	bl	800d008 <_free_r>
 800c21e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c220:	b111      	cbz	r1, 800c228 <_reclaim_reent+0x80>
 800c222:	4620      	mov	r0, r4
 800c224:	f000 fef0 	bl	800d008 <_free_r>
 800c228:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800c22a:	b111      	cbz	r1, 800c232 <_reclaim_reent+0x8a>
 800c22c:	4620      	mov	r0, r4
 800c22e:	f000 feeb 	bl	800d008 <_free_r>
 800c232:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800c234:	b111      	cbz	r1, 800c23c <_reclaim_reent+0x94>
 800c236:	4620      	mov	r0, r4
 800c238:	f000 fee6 	bl	800d008 <_free_r>
 800c23c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800c23e:	b111      	cbz	r1, 800c246 <_reclaim_reent+0x9e>
 800c240:	4620      	mov	r0, r4
 800c242:	f000 fee1 	bl	800d008 <_free_r>
 800c246:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800c248:	b111      	cbz	r1, 800c250 <_reclaim_reent+0xa8>
 800c24a:	4620      	mov	r0, r4
 800c24c:	f000 fedc 	bl	800d008 <_free_r>
 800c250:	6a23      	ldr	r3, [r4, #32]
 800c252:	b11b      	cbz	r3, 800c25c <_reclaim_reent+0xb4>
 800c254:	4620      	mov	r0, r4
 800c256:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800c25a:	4718      	bx	r3
 800c25c:	bd70      	pop	{r4, r5, r6, pc}
 800c25e:	bf00      	nop
 800c260:	200000e8 	.word	0x200000e8

0800c264 <_lseek_r>:
 800c264:	b538      	push	{r3, r4, r5, lr}
 800c266:	4d07      	ldr	r5, [pc, #28]	@ (800c284 <_lseek_r+0x20>)
 800c268:	4604      	mov	r4, r0
 800c26a:	4608      	mov	r0, r1
 800c26c:	4611      	mov	r1, r2
 800c26e:	2200      	movs	r2, #0
 800c270:	602a      	str	r2, [r5, #0]
 800c272:	461a      	mov	r2, r3
 800c274:	f7f7 fe5b 	bl	8003f2e <_lseek>
 800c278:	1c43      	adds	r3, r0, #1
 800c27a:	d102      	bne.n	800c282 <_lseek_r+0x1e>
 800c27c:	682b      	ldr	r3, [r5, #0]
 800c27e:	b103      	cbz	r3, 800c282 <_lseek_r+0x1e>
 800c280:	6023      	str	r3, [r4, #0]
 800c282:	bd38      	pop	{r3, r4, r5, pc}
 800c284:	20008b6c 	.word	0x20008b6c

0800c288 <_read_r>:
 800c288:	b538      	push	{r3, r4, r5, lr}
 800c28a:	4d07      	ldr	r5, [pc, #28]	@ (800c2a8 <_read_r+0x20>)
 800c28c:	4604      	mov	r4, r0
 800c28e:	4608      	mov	r0, r1
 800c290:	4611      	mov	r1, r2
 800c292:	2200      	movs	r2, #0
 800c294:	602a      	str	r2, [r5, #0]
 800c296:	461a      	mov	r2, r3
 800c298:	f7f7 fe05 	bl	8003ea6 <_read>
 800c29c:	1c43      	adds	r3, r0, #1
 800c29e:	d102      	bne.n	800c2a6 <_read_r+0x1e>
 800c2a0:	682b      	ldr	r3, [r5, #0]
 800c2a2:	b103      	cbz	r3, 800c2a6 <_read_r+0x1e>
 800c2a4:	6023      	str	r3, [r4, #0]
 800c2a6:	bd38      	pop	{r3, r4, r5, pc}
 800c2a8:	20008b6c 	.word	0x20008b6c

0800c2ac <_write_r>:
 800c2ac:	b538      	push	{r3, r4, r5, lr}
 800c2ae:	4d07      	ldr	r5, [pc, #28]	@ (800c2cc <_write_r+0x20>)
 800c2b0:	4604      	mov	r4, r0
 800c2b2:	4608      	mov	r0, r1
 800c2b4:	4611      	mov	r1, r2
 800c2b6:	2200      	movs	r2, #0
 800c2b8:	602a      	str	r2, [r5, #0]
 800c2ba:	461a      	mov	r2, r3
 800c2bc:	f7f6 f8d5 	bl	800246a <_write>
 800c2c0:	1c43      	adds	r3, r0, #1
 800c2c2:	d102      	bne.n	800c2ca <_write_r+0x1e>
 800c2c4:	682b      	ldr	r3, [r5, #0]
 800c2c6:	b103      	cbz	r3, 800c2ca <_write_r+0x1e>
 800c2c8:	6023      	str	r3, [r4, #0]
 800c2ca:	bd38      	pop	{r3, r4, r5, pc}
 800c2cc:	20008b6c 	.word	0x20008b6c

0800c2d0 <__errno>:
 800c2d0:	4b01      	ldr	r3, [pc, #4]	@ (800c2d8 <__errno+0x8>)
 800c2d2:	6818      	ldr	r0, [r3, #0]
 800c2d4:	4770      	bx	lr
 800c2d6:	bf00      	nop
 800c2d8:	200000e8 	.word	0x200000e8

0800c2dc <__libc_init_array>:
 800c2dc:	b570      	push	{r4, r5, r6, lr}
 800c2de:	4d0d      	ldr	r5, [pc, #52]	@ (800c314 <__libc_init_array+0x38>)
 800c2e0:	4c0d      	ldr	r4, [pc, #52]	@ (800c318 <__libc_init_array+0x3c>)
 800c2e2:	1b64      	subs	r4, r4, r5
 800c2e4:	10a4      	asrs	r4, r4, #2
 800c2e6:	2600      	movs	r6, #0
 800c2e8:	42a6      	cmp	r6, r4
 800c2ea:	d109      	bne.n	800c300 <__libc_init_array+0x24>
 800c2ec:	4d0b      	ldr	r5, [pc, #44]	@ (800c31c <__libc_init_array+0x40>)
 800c2ee:	4c0c      	ldr	r4, [pc, #48]	@ (800c320 <__libc_init_array+0x44>)
 800c2f0:	f002 fde6 	bl	800eec0 <_init>
 800c2f4:	1b64      	subs	r4, r4, r5
 800c2f6:	10a4      	asrs	r4, r4, #2
 800c2f8:	2600      	movs	r6, #0
 800c2fa:	42a6      	cmp	r6, r4
 800c2fc:	d105      	bne.n	800c30a <__libc_init_array+0x2e>
 800c2fe:	bd70      	pop	{r4, r5, r6, pc}
 800c300:	f855 3b04 	ldr.w	r3, [r5], #4
 800c304:	4798      	blx	r3
 800c306:	3601      	adds	r6, #1
 800c308:	e7ee      	b.n	800c2e8 <__libc_init_array+0xc>
 800c30a:	f855 3b04 	ldr.w	r3, [r5], #4
 800c30e:	4798      	blx	r3
 800c310:	3601      	adds	r6, #1
 800c312:	e7f2      	b.n	800c2fa <__libc_init_array+0x1e>
 800c314:	0800fa04 	.word	0x0800fa04
 800c318:	0800fa04 	.word	0x0800fa04
 800c31c:	0800fa04 	.word	0x0800fa04
 800c320:	0800fa08 	.word	0x0800fa08

0800c324 <__retarget_lock_init_recursive>:
 800c324:	4770      	bx	lr

0800c326 <__retarget_lock_acquire_recursive>:
 800c326:	4770      	bx	lr

0800c328 <__retarget_lock_release_recursive>:
 800c328:	4770      	bx	lr

0800c32a <strcpy>:
 800c32a:	4603      	mov	r3, r0
 800c32c:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c330:	f803 2b01 	strb.w	r2, [r3], #1
 800c334:	2a00      	cmp	r2, #0
 800c336:	d1f9      	bne.n	800c32c <strcpy+0x2>
 800c338:	4770      	bx	lr

0800c33a <memcpy>:
 800c33a:	440a      	add	r2, r1
 800c33c:	4291      	cmp	r1, r2
 800c33e:	f100 33ff 	add.w	r3, r0, #4294967295
 800c342:	d100      	bne.n	800c346 <memcpy+0xc>
 800c344:	4770      	bx	lr
 800c346:	b510      	push	{r4, lr}
 800c348:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c34c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c350:	4291      	cmp	r1, r2
 800c352:	d1f9      	bne.n	800c348 <memcpy+0xe>
 800c354:	bd10      	pop	{r4, pc}

0800c356 <quorem>:
 800c356:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c35a:	6903      	ldr	r3, [r0, #16]
 800c35c:	690c      	ldr	r4, [r1, #16]
 800c35e:	42a3      	cmp	r3, r4
 800c360:	4607      	mov	r7, r0
 800c362:	db7e      	blt.n	800c462 <quorem+0x10c>
 800c364:	3c01      	subs	r4, #1
 800c366:	f101 0814 	add.w	r8, r1, #20
 800c36a:	00a3      	lsls	r3, r4, #2
 800c36c:	f100 0514 	add.w	r5, r0, #20
 800c370:	9300      	str	r3, [sp, #0]
 800c372:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c376:	9301      	str	r3, [sp, #4]
 800c378:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c37c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c380:	3301      	adds	r3, #1
 800c382:	429a      	cmp	r2, r3
 800c384:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c388:	fbb2 f6f3 	udiv	r6, r2, r3
 800c38c:	d32e      	bcc.n	800c3ec <quorem+0x96>
 800c38e:	f04f 0a00 	mov.w	sl, #0
 800c392:	46c4      	mov	ip, r8
 800c394:	46ae      	mov	lr, r5
 800c396:	46d3      	mov	fp, sl
 800c398:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c39c:	b298      	uxth	r0, r3
 800c39e:	fb06 a000 	mla	r0, r6, r0, sl
 800c3a2:	0c02      	lsrs	r2, r0, #16
 800c3a4:	0c1b      	lsrs	r3, r3, #16
 800c3a6:	fb06 2303 	mla	r3, r6, r3, r2
 800c3aa:	f8de 2000 	ldr.w	r2, [lr]
 800c3ae:	b280      	uxth	r0, r0
 800c3b0:	b292      	uxth	r2, r2
 800c3b2:	1a12      	subs	r2, r2, r0
 800c3b4:	445a      	add	r2, fp
 800c3b6:	f8de 0000 	ldr.w	r0, [lr]
 800c3ba:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c3be:	b29b      	uxth	r3, r3
 800c3c0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800c3c4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800c3c8:	b292      	uxth	r2, r2
 800c3ca:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800c3ce:	45e1      	cmp	r9, ip
 800c3d0:	f84e 2b04 	str.w	r2, [lr], #4
 800c3d4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800c3d8:	d2de      	bcs.n	800c398 <quorem+0x42>
 800c3da:	9b00      	ldr	r3, [sp, #0]
 800c3dc:	58eb      	ldr	r3, [r5, r3]
 800c3de:	b92b      	cbnz	r3, 800c3ec <quorem+0x96>
 800c3e0:	9b01      	ldr	r3, [sp, #4]
 800c3e2:	3b04      	subs	r3, #4
 800c3e4:	429d      	cmp	r5, r3
 800c3e6:	461a      	mov	r2, r3
 800c3e8:	d32f      	bcc.n	800c44a <quorem+0xf4>
 800c3ea:	613c      	str	r4, [r7, #16]
 800c3ec:	4638      	mov	r0, r7
 800c3ee:	f001 f97d 	bl	800d6ec <__mcmp>
 800c3f2:	2800      	cmp	r0, #0
 800c3f4:	db25      	blt.n	800c442 <quorem+0xec>
 800c3f6:	4629      	mov	r1, r5
 800c3f8:	2000      	movs	r0, #0
 800c3fa:	f858 2b04 	ldr.w	r2, [r8], #4
 800c3fe:	f8d1 c000 	ldr.w	ip, [r1]
 800c402:	fa1f fe82 	uxth.w	lr, r2
 800c406:	fa1f f38c 	uxth.w	r3, ip
 800c40a:	eba3 030e 	sub.w	r3, r3, lr
 800c40e:	4403      	add	r3, r0
 800c410:	0c12      	lsrs	r2, r2, #16
 800c412:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800c416:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800c41a:	b29b      	uxth	r3, r3
 800c41c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c420:	45c1      	cmp	r9, r8
 800c422:	f841 3b04 	str.w	r3, [r1], #4
 800c426:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c42a:	d2e6      	bcs.n	800c3fa <quorem+0xa4>
 800c42c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c430:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c434:	b922      	cbnz	r2, 800c440 <quorem+0xea>
 800c436:	3b04      	subs	r3, #4
 800c438:	429d      	cmp	r5, r3
 800c43a:	461a      	mov	r2, r3
 800c43c:	d30b      	bcc.n	800c456 <quorem+0x100>
 800c43e:	613c      	str	r4, [r7, #16]
 800c440:	3601      	adds	r6, #1
 800c442:	4630      	mov	r0, r6
 800c444:	b003      	add	sp, #12
 800c446:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c44a:	6812      	ldr	r2, [r2, #0]
 800c44c:	3b04      	subs	r3, #4
 800c44e:	2a00      	cmp	r2, #0
 800c450:	d1cb      	bne.n	800c3ea <quorem+0x94>
 800c452:	3c01      	subs	r4, #1
 800c454:	e7c6      	b.n	800c3e4 <quorem+0x8e>
 800c456:	6812      	ldr	r2, [r2, #0]
 800c458:	3b04      	subs	r3, #4
 800c45a:	2a00      	cmp	r2, #0
 800c45c:	d1ef      	bne.n	800c43e <quorem+0xe8>
 800c45e:	3c01      	subs	r4, #1
 800c460:	e7ea      	b.n	800c438 <quorem+0xe2>
 800c462:	2000      	movs	r0, #0
 800c464:	e7ee      	b.n	800c444 <quorem+0xee>
	...

0800c468 <_dtoa_r>:
 800c468:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c46c:	69c7      	ldr	r7, [r0, #28]
 800c46e:	b097      	sub	sp, #92	@ 0x5c
 800c470:	ed8d 0b04 	vstr	d0, [sp, #16]
 800c474:	ec55 4b10 	vmov	r4, r5, d0
 800c478:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800c47a:	9107      	str	r1, [sp, #28]
 800c47c:	4681      	mov	r9, r0
 800c47e:	920c      	str	r2, [sp, #48]	@ 0x30
 800c480:	9311      	str	r3, [sp, #68]	@ 0x44
 800c482:	b97f      	cbnz	r7, 800c4a4 <_dtoa_r+0x3c>
 800c484:	2010      	movs	r0, #16
 800c486:	f000 fe09 	bl	800d09c <malloc>
 800c48a:	4602      	mov	r2, r0
 800c48c:	f8c9 001c 	str.w	r0, [r9, #28]
 800c490:	b920      	cbnz	r0, 800c49c <_dtoa_r+0x34>
 800c492:	4ba9      	ldr	r3, [pc, #676]	@ (800c738 <_dtoa_r+0x2d0>)
 800c494:	21ef      	movs	r1, #239	@ 0xef
 800c496:	48a9      	ldr	r0, [pc, #676]	@ (800c73c <_dtoa_r+0x2d4>)
 800c498:	f001 fe34 	bl	800e104 <__assert_func>
 800c49c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800c4a0:	6007      	str	r7, [r0, #0]
 800c4a2:	60c7      	str	r7, [r0, #12]
 800c4a4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c4a8:	6819      	ldr	r1, [r3, #0]
 800c4aa:	b159      	cbz	r1, 800c4c4 <_dtoa_r+0x5c>
 800c4ac:	685a      	ldr	r2, [r3, #4]
 800c4ae:	604a      	str	r2, [r1, #4]
 800c4b0:	2301      	movs	r3, #1
 800c4b2:	4093      	lsls	r3, r2
 800c4b4:	608b      	str	r3, [r1, #8]
 800c4b6:	4648      	mov	r0, r9
 800c4b8:	f000 fee6 	bl	800d288 <_Bfree>
 800c4bc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c4c0:	2200      	movs	r2, #0
 800c4c2:	601a      	str	r2, [r3, #0]
 800c4c4:	1e2b      	subs	r3, r5, #0
 800c4c6:	bfb9      	ittee	lt
 800c4c8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800c4cc:	9305      	strlt	r3, [sp, #20]
 800c4ce:	2300      	movge	r3, #0
 800c4d0:	6033      	strge	r3, [r6, #0]
 800c4d2:	9f05      	ldr	r7, [sp, #20]
 800c4d4:	4b9a      	ldr	r3, [pc, #616]	@ (800c740 <_dtoa_r+0x2d8>)
 800c4d6:	bfbc      	itt	lt
 800c4d8:	2201      	movlt	r2, #1
 800c4da:	6032      	strlt	r2, [r6, #0]
 800c4dc:	43bb      	bics	r3, r7
 800c4de:	d112      	bne.n	800c506 <_dtoa_r+0x9e>
 800c4e0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c4e2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800c4e6:	6013      	str	r3, [r2, #0]
 800c4e8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c4ec:	4323      	orrs	r3, r4
 800c4ee:	f000 855a 	beq.w	800cfa6 <_dtoa_r+0xb3e>
 800c4f2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c4f4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800c754 <_dtoa_r+0x2ec>
 800c4f8:	2b00      	cmp	r3, #0
 800c4fa:	f000 855c 	beq.w	800cfb6 <_dtoa_r+0xb4e>
 800c4fe:	f10a 0303 	add.w	r3, sl, #3
 800c502:	f000 bd56 	b.w	800cfb2 <_dtoa_r+0xb4a>
 800c506:	ed9d 7b04 	vldr	d7, [sp, #16]
 800c50a:	2200      	movs	r2, #0
 800c50c:	ec51 0b17 	vmov	r0, r1, d7
 800c510:	2300      	movs	r3, #0
 800c512:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800c516:	f7f4 faef 	bl	8000af8 <__aeabi_dcmpeq>
 800c51a:	4680      	mov	r8, r0
 800c51c:	b158      	cbz	r0, 800c536 <_dtoa_r+0xce>
 800c51e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c520:	2301      	movs	r3, #1
 800c522:	6013      	str	r3, [r2, #0]
 800c524:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c526:	b113      	cbz	r3, 800c52e <_dtoa_r+0xc6>
 800c528:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c52a:	4b86      	ldr	r3, [pc, #536]	@ (800c744 <_dtoa_r+0x2dc>)
 800c52c:	6013      	str	r3, [r2, #0]
 800c52e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800c758 <_dtoa_r+0x2f0>
 800c532:	f000 bd40 	b.w	800cfb6 <_dtoa_r+0xb4e>
 800c536:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800c53a:	aa14      	add	r2, sp, #80	@ 0x50
 800c53c:	a915      	add	r1, sp, #84	@ 0x54
 800c53e:	4648      	mov	r0, r9
 800c540:	f001 f984 	bl	800d84c <__d2b>
 800c544:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800c548:	9002      	str	r0, [sp, #8]
 800c54a:	2e00      	cmp	r6, #0
 800c54c:	d078      	beq.n	800c640 <_dtoa_r+0x1d8>
 800c54e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c550:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800c554:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c558:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c55c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800c560:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800c564:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800c568:	4619      	mov	r1, r3
 800c56a:	2200      	movs	r2, #0
 800c56c:	4b76      	ldr	r3, [pc, #472]	@ (800c748 <_dtoa_r+0x2e0>)
 800c56e:	f7f3 fea3 	bl	80002b8 <__aeabi_dsub>
 800c572:	a36b      	add	r3, pc, #428	@ (adr r3, 800c720 <_dtoa_r+0x2b8>)
 800c574:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c578:	f7f4 f856 	bl	8000628 <__aeabi_dmul>
 800c57c:	a36a      	add	r3, pc, #424	@ (adr r3, 800c728 <_dtoa_r+0x2c0>)
 800c57e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c582:	f7f3 fe9b 	bl	80002bc <__adddf3>
 800c586:	4604      	mov	r4, r0
 800c588:	4630      	mov	r0, r6
 800c58a:	460d      	mov	r5, r1
 800c58c:	f7f3 ffe2 	bl	8000554 <__aeabi_i2d>
 800c590:	a367      	add	r3, pc, #412	@ (adr r3, 800c730 <_dtoa_r+0x2c8>)
 800c592:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c596:	f7f4 f847 	bl	8000628 <__aeabi_dmul>
 800c59a:	4602      	mov	r2, r0
 800c59c:	460b      	mov	r3, r1
 800c59e:	4620      	mov	r0, r4
 800c5a0:	4629      	mov	r1, r5
 800c5a2:	f7f3 fe8b 	bl	80002bc <__adddf3>
 800c5a6:	4604      	mov	r4, r0
 800c5a8:	460d      	mov	r5, r1
 800c5aa:	f7f4 faed 	bl	8000b88 <__aeabi_d2iz>
 800c5ae:	2200      	movs	r2, #0
 800c5b0:	4607      	mov	r7, r0
 800c5b2:	2300      	movs	r3, #0
 800c5b4:	4620      	mov	r0, r4
 800c5b6:	4629      	mov	r1, r5
 800c5b8:	f7f4 faa8 	bl	8000b0c <__aeabi_dcmplt>
 800c5bc:	b140      	cbz	r0, 800c5d0 <_dtoa_r+0x168>
 800c5be:	4638      	mov	r0, r7
 800c5c0:	f7f3 ffc8 	bl	8000554 <__aeabi_i2d>
 800c5c4:	4622      	mov	r2, r4
 800c5c6:	462b      	mov	r3, r5
 800c5c8:	f7f4 fa96 	bl	8000af8 <__aeabi_dcmpeq>
 800c5cc:	b900      	cbnz	r0, 800c5d0 <_dtoa_r+0x168>
 800c5ce:	3f01      	subs	r7, #1
 800c5d0:	2f16      	cmp	r7, #22
 800c5d2:	d852      	bhi.n	800c67a <_dtoa_r+0x212>
 800c5d4:	4b5d      	ldr	r3, [pc, #372]	@ (800c74c <_dtoa_r+0x2e4>)
 800c5d6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c5da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5de:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c5e2:	f7f4 fa93 	bl	8000b0c <__aeabi_dcmplt>
 800c5e6:	2800      	cmp	r0, #0
 800c5e8:	d049      	beq.n	800c67e <_dtoa_r+0x216>
 800c5ea:	3f01      	subs	r7, #1
 800c5ec:	2300      	movs	r3, #0
 800c5ee:	9310      	str	r3, [sp, #64]	@ 0x40
 800c5f0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c5f2:	1b9b      	subs	r3, r3, r6
 800c5f4:	1e5a      	subs	r2, r3, #1
 800c5f6:	bf45      	ittet	mi
 800c5f8:	f1c3 0301 	rsbmi	r3, r3, #1
 800c5fc:	9300      	strmi	r3, [sp, #0]
 800c5fe:	2300      	movpl	r3, #0
 800c600:	2300      	movmi	r3, #0
 800c602:	9206      	str	r2, [sp, #24]
 800c604:	bf54      	ite	pl
 800c606:	9300      	strpl	r3, [sp, #0]
 800c608:	9306      	strmi	r3, [sp, #24]
 800c60a:	2f00      	cmp	r7, #0
 800c60c:	db39      	blt.n	800c682 <_dtoa_r+0x21a>
 800c60e:	9b06      	ldr	r3, [sp, #24]
 800c610:	970d      	str	r7, [sp, #52]	@ 0x34
 800c612:	443b      	add	r3, r7
 800c614:	9306      	str	r3, [sp, #24]
 800c616:	2300      	movs	r3, #0
 800c618:	9308      	str	r3, [sp, #32]
 800c61a:	9b07      	ldr	r3, [sp, #28]
 800c61c:	2b09      	cmp	r3, #9
 800c61e:	d863      	bhi.n	800c6e8 <_dtoa_r+0x280>
 800c620:	2b05      	cmp	r3, #5
 800c622:	bfc4      	itt	gt
 800c624:	3b04      	subgt	r3, #4
 800c626:	9307      	strgt	r3, [sp, #28]
 800c628:	9b07      	ldr	r3, [sp, #28]
 800c62a:	f1a3 0302 	sub.w	r3, r3, #2
 800c62e:	bfcc      	ite	gt
 800c630:	2400      	movgt	r4, #0
 800c632:	2401      	movle	r4, #1
 800c634:	2b03      	cmp	r3, #3
 800c636:	d863      	bhi.n	800c700 <_dtoa_r+0x298>
 800c638:	e8df f003 	tbb	[pc, r3]
 800c63c:	2b375452 	.word	0x2b375452
 800c640:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800c644:	441e      	add	r6, r3
 800c646:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800c64a:	2b20      	cmp	r3, #32
 800c64c:	bfc1      	itttt	gt
 800c64e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800c652:	409f      	lslgt	r7, r3
 800c654:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800c658:	fa24 f303 	lsrgt.w	r3, r4, r3
 800c65c:	bfd6      	itet	le
 800c65e:	f1c3 0320 	rsble	r3, r3, #32
 800c662:	ea47 0003 	orrgt.w	r0, r7, r3
 800c666:	fa04 f003 	lslle.w	r0, r4, r3
 800c66a:	f7f3 ff63 	bl	8000534 <__aeabi_ui2d>
 800c66e:	2201      	movs	r2, #1
 800c670:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800c674:	3e01      	subs	r6, #1
 800c676:	9212      	str	r2, [sp, #72]	@ 0x48
 800c678:	e776      	b.n	800c568 <_dtoa_r+0x100>
 800c67a:	2301      	movs	r3, #1
 800c67c:	e7b7      	b.n	800c5ee <_dtoa_r+0x186>
 800c67e:	9010      	str	r0, [sp, #64]	@ 0x40
 800c680:	e7b6      	b.n	800c5f0 <_dtoa_r+0x188>
 800c682:	9b00      	ldr	r3, [sp, #0]
 800c684:	1bdb      	subs	r3, r3, r7
 800c686:	9300      	str	r3, [sp, #0]
 800c688:	427b      	negs	r3, r7
 800c68a:	9308      	str	r3, [sp, #32]
 800c68c:	2300      	movs	r3, #0
 800c68e:	930d      	str	r3, [sp, #52]	@ 0x34
 800c690:	e7c3      	b.n	800c61a <_dtoa_r+0x1b2>
 800c692:	2301      	movs	r3, #1
 800c694:	9309      	str	r3, [sp, #36]	@ 0x24
 800c696:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c698:	eb07 0b03 	add.w	fp, r7, r3
 800c69c:	f10b 0301 	add.w	r3, fp, #1
 800c6a0:	2b01      	cmp	r3, #1
 800c6a2:	9303      	str	r3, [sp, #12]
 800c6a4:	bfb8      	it	lt
 800c6a6:	2301      	movlt	r3, #1
 800c6a8:	e006      	b.n	800c6b8 <_dtoa_r+0x250>
 800c6aa:	2301      	movs	r3, #1
 800c6ac:	9309      	str	r3, [sp, #36]	@ 0x24
 800c6ae:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c6b0:	2b00      	cmp	r3, #0
 800c6b2:	dd28      	ble.n	800c706 <_dtoa_r+0x29e>
 800c6b4:	469b      	mov	fp, r3
 800c6b6:	9303      	str	r3, [sp, #12]
 800c6b8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800c6bc:	2100      	movs	r1, #0
 800c6be:	2204      	movs	r2, #4
 800c6c0:	f102 0514 	add.w	r5, r2, #20
 800c6c4:	429d      	cmp	r5, r3
 800c6c6:	d926      	bls.n	800c716 <_dtoa_r+0x2ae>
 800c6c8:	6041      	str	r1, [r0, #4]
 800c6ca:	4648      	mov	r0, r9
 800c6cc:	f000 fd9c 	bl	800d208 <_Balloc>
 800c6d0:	4682      	mov	sl, r0
 800c6d2:	2800      	cmp	r0, #0
 800c6d4:	d142      	bne.n	800c75c <_dtoa_r+0x2f4>
 800c6d6:	4b1e      	ldr	r3, [pc, #120]	@ (800c750 <_dtoa_r+0x2e8>)
 800c6d8:	4602      	mov	r2, r0
 800c6da:	f240 11af 	movw	r1, #431	@ 0x1af
 800c6de:	e6da      	b.n	800c496 <_dtoa_r+0x2e>
 800c6e0:	2300      	movs	r3, #0
 800c6e2:	e7e3      	b.n	800c6ac <_dtoa_r+0x244>
 800c6e4:	2300      	movs	r3, #0
 800c6e6:	e7d5      	b.n	800c694 <_dtoa_r+0x22c>
 800c6e8:	2401      	movs	r4, #1
 800c6ea:	2300      	movs	r3, #0
 800c6ec:	9307      	str	r3, [sp, #28]
 800c6ee:	9409      	str	r4, [sp, #36]	@ 0x24
 800c6f0:	f04f 3bff 	mov.w	fp, #4294967295
 800c6f4:	2200      	movs	r2, #0
 800c6f6:	f8cd b00c 	str.w	fp, [sp, #12]
 800c6fa:	2312      	movs	r3, #18
 800c6fc:	920c      	str	r2, [sp, #48]	@ 0x30
 800c6fe:	e7db      	b.n	800c6b8 <_dtoa_r+0x250>
 800c700:	2301      	movs	r3, #1
 800c702:	9309      	str	r3, [sp, #36]	@ 0x24
 800c704:	e7f4      	b.n	800c6f0 <_dtoa_r+0x288>
 800c706:	f04f 0b01 	mov.w	fp, #1
 800c70a:	f8cd b00c 	str.w	fp, [sp, #12]
 800c70e:	465b      	mov	r3, fp
 800c710:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800c714:	e7d0      	b.n	800c6b8 <_dtoa_r+0x250>
 800c716:	3101      	adds	r1, #1
 800c718:	0052      	lsls	r2, r2, #1
 800c71a:	e7d1      	b.n	800c6c0 <_dtoa_r+0x258>
 800c71c:	f3af 8000 	nop.w
 800c720:	636f4361 	.word	0x636f4361
 800c724:	3fd287a7 	.word	0x3fd287a7
 800c728:	8b60c8b3 	.word	0x8b60c8b3
 800c72c:	3fc68a28 	.word	0x3fc68a28
 800c730:	509f79fb 	.word	0x509f79fb
 800c734:	3fd34413 	.word	0x3fd34413
 800c738:	0800f2f9 	.word	0x0800f2f9
 800c73c:	0800f310 	.word	0x0800f310
 800c740:	7ff00000 	.word	0x7ff00000
 800c744:	0800f2c9 	.word	0x0800f2c9
 800c748:	3ff80000 	.word	0x3ff80000
 800c74c:	0800f460 	.word	0x0800f460
 800c750:	0800f368 	.word	0x0800f368
 800c754:	0800f2f5 	.word	0x0800f2f5
 800c758:	0800f2c8 	.word	0x0800f2c8
 800c75c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c760:	6018      	str	r0, [r3, #0]
 800c762:	9b03      	ldr	r3, [sp, #12]
 800c764:	2b0e      	cmp	r3, #14
 800c766:	f200 80a1 	bhi.w	800c8ac <_dtoa_r+0x444>
 800c76a:	2c00      	cmp	r4, #0
 800c76c:	f000 809e 	beq.w	800c8ac <_dtoa_r+0x444>
 800c770:	2f00      	cmp	r7, #0
 800c772:	dd33      	ble.n	800c7dc <_dtoa_r+0x374>
 800c774:	4b9c      	ldr	r3, [pc, #624]	@ (800c9e8 <_dtoa_r+0x580>)
 800c776:	f007 020f 	and.w	r2, r7, #15
 800c77a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c77e:	ed93 7b00 	vldr	d7, [r3]
 800c782:	05f8      	lsls	r0, r7, #23
 800c784:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800c788:	ea4f 1427 	mov.w	r4, r7, asr #4
 800c78c:	d516      	bpl.n	800c7bc <_dtoa_r+0x354>
 800c78e:	4b97      	ldr	r3, [pc, #604]	@ (800c9ec <_dtoa_r+0x584>)
 800c790:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c794:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c798:	f7f4 f870 	bl	800087c <__aeabi_ddiv>
 800c79c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c7a0:	f004 040f 	and.w	r4, r4, #15
 800c7a4:	2603      	movs	r6, #3
 800c7a6:	4d91      	ldr	r5, [pc, #580]	@ (800c9ec <_dtoa_r+0x584>)
 800c7a8:	b954      	cbnz	r4, 800c7c0 <_dtoa_r+0x358>
 800c7aa:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c7ae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c7b2:	f7f4 f863 	bl	800087c <__aeabi_ddiv>
 800c7b6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c7ba:	e028      	b.n	800c80e <_dtoa_r+0x3a6>
 800c7bc:	2602      	movs	r6, #2
 800c7be:	e7f2      	b.n	800c7a6 <_dtoa_r+0x33e>
 800c7c0:	07e1      	lsls	r1, r4, #31
 800c7c2:	d508      	bpl.n	800c7d6 <_dtoa_r+0x36e>
 800c7c4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c7c8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c7cc:	f7f3 ff2c 	bl	8000628 <__aeabi_dmul>
 800c7d0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c7d4:	3601      	adds	r6, #1
 800c7d6:	1064      	asrs	r4, r4, #1
 800c7d8:	3508      	adds	r5, #8
 800c7da:	e7e5      	b.n	800c7a8 <_dtoa_r+0x340>
 800c7dc:	f000 80af 	beq.w	800c93e <_dtoa_r+0x4d6>
 800c7e0:	427c      	negs	r4, r7
 800c7e2:	4b81      	ldr	r3, [pc, #516]	@ (800c9e8 <_dtoa_r+0x580>)
 800c7e4:	4d81      	ldr	r5, [pc, #516]	@ (800c9ec <_dtoa_r+0x584>)
 800c7e6:	f004 020f 	and.w	r2, r4, #15
 800c7ea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c7ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7f2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c7f6:	f7f3 ff17 	bl	8000628 <__aeabi_dmul>
 800c7fa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c7fe:	1124      	asrs	r4, r4, #4
 800c800:	2300      	movs	r3, #0
 800c802:	2602      	movs	r6, #2
 800c804:	2c00      	cmp	r4, #0
 800c806:	f040 808f 	bne.w	800c928 <_dtoa_r+0x4c0>
 800c80a:	2b00      	cmp	r3, #0
 800c80c:	d1d3      	bne.n	800c7b6 <_dtoa_r+0x34e>
 800c80e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c810:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800c814:	2b00      	cmp	r3, #0
 800c816:	f000 8094 	beq.w	800c942 <_dtoa_r+0x4da>
 800c81a:	4b75      	ldr	r3, [pc, #468]	@ (800c9f0 <_dtoa_r+0x588>)
 800c81c:	2200      	movs	r2, #0
 800c81e:	4620      	mov	r0, r4
 800c820:	4629      	mov	r1, r5
 800c822:	f7f4 f973 	bl	8000b0c <__aeabi_dcmplt>
 800c826:	2800      	cmp	r0, #0
 800c828:	f000 808b 	beq.w	800c942 <_dtoa_r+0x4da>
 800c82c:	9b03      	ldr	r3, [sp, #12]
 800c82e:	2b00      	cmp	r3, #0
 800c830:	f000 8087 	beq.w	800c942 <_dtoa_r+0x4da>
 800c834:	f1bb 0f00 	cmp.w	fp, #0
 800c838:	dd34      	ble.n	800c8a4 <_dtoa_r+0x43c>
 800c83a:	4620      	mov	r0, r4
 800c83c:	4b6d      	ldr	r3, [pc, #436]	@ (800c9f4 <_dtoa_r+0x58c>)
 800c83e:	2200      	movs	r2, #0
 800c840:	4629      	mov	r1, r5
 800c842:	f7f3 fef1 	bl	8000628 <__aeabi_dmul>
 800c846:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c84a:	f107 38ff 	add.w	r8, r7, #4294967295
 800c84e:	3601      	adds	r6, #1
 800c850:	465c      	mov	r4, fp
 800c852:	4630      	mov	r0, r6
 800c854:	f7f3 fe7e 	bl	8000554 <__aeabi_i2d>
 800c858:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c85c:	f7f3 fee4 	bl	8000628 <__aeabi_dmul>
 800c860:	4b65      	ldr	r3, [pc, #404]	@ (800c9f8 <_dtoa_r+0x590>)
 800c862:	2200      	movs	r2, #0
 800c864:	f7f3 fd2a 	bl	80002bc <__adddf3>
 800c868:	4605      	mov	r5, r0
 800c86a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800c86e:	2c00      	cmp	r4, #0
 800c870:	d16a      	bne.n	800c948 <_dtoa_r+0x4e0>
 800c872:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c876:	4b61      	ldr	r3, [pc, #388]	@ (800c9fc <_dtoa_r+0x594>)
 800c878:	2200      	movs	r2, #0
 800c87a:	f7f3 fd1d 	bl	80002b8 <__aeabi_dsub>
 800c87e:	4602      	mov	r2, r0
 800c880:	460b      	mov	r3, r1
 800c882:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c886:	462a      	mov	r2, r5
 800c888:	4633      	mov	r3, r6
 800c88a:	f7f4 f95d 	bl	8000b48 <__aeabi_dcmpgt>
 800c88e:	2800      	cmp	r0, #0
 800c890:	f040 8298 	bne.w	800cdc4 <_dtoa_r+0x95c>
 800c894:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c898:	462a      	mov	r2, r5
 800c89a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800c89e:	f7f4 f935 	bl	8000b0c <__aeabi_dcmplt>
 800c8a2:	bb38      	cbnz	r0, 800c8f4 <_dtoa_r+0x48c>
 800c8a4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800c8a8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800c8ac:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800c8ae:	2b00      	cmp	r3, #0
 800c8b0:	f2c0 8157 	blt.w	800cb62 <_dtoa_r+0x6fa>
 800c8b4:	2f0e      	cmp	r7, #14
 800c8b6:	f300 8154 	bgt.w	800cb62 <_dtoa_r+0x6fa>
 800c8ba:	4b4b      	ldr	r3, [pc, #300]	@ (800c9e8 <_dtoa_r+0x580>)
 800c8bc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c8c0:	ed93 7b00 	vldr	d7, [r3]
 800c8c4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c8c6:	2b00      	cmp	r3, #0
 800c8c8:	ed8d 7b00 	vstr	d7, [sp]
 800c8cc:	f280 80e5 	bge.w	800ca9a <_dtoa_r+0x632>
 800c8d0:	9b03      	ldr	r3, [sp, #12]
 800c8d2:	2b00      	cmp	r3, #0
 800c8d4:	f300 80e1 	bgt.w	800ca9a <_dtoa_r+0x632>
 800c8d8:	d10c      	bne.n	800c8f4 <_dtoa_r+0x48c>
 800c8da:	4b48      	ldr	r3, [pc, #288]	@ (800c9fc <_dtoa_r+0x594>)
 800c8dc:	2200      	movs	r2, #0
 800c8de:	ec51 0b17 	vmov	r0, r1, d7
 800c8e2:	f7f3 fea1 	bl	8000628 <__aeabi_dmul>
 800c8e6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c8ea:	f7f4 f923 	bl	8000b34 <__aeabi_dcmpge>
 800c8ee:	2800      	cmp	r0, #0
 800c8f0:	f000 8266 	beq.w	800cdc0 <_dtoa_r+0x958>
 800c8f4:	2400      	movs	r4, #0
 800c8f6:	4625      	mov	r5, r4
 800c8f8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c8fa:	4656      	mov	r6, sl
 800c8fc:	ea6f 0803 	mvn.w	r8, r3
 800c900:	2700      	movs	r7, #0
 800c902:	4621      	mov	r1, r4
 800c904:	4648      	mov	r0, r9
 800c906:	f000 fcbf 	bl	800d288 <_Bfree>
 800c90a:	2d00      	cmp	r5, #0
 800c90c:	f000 80bd 	beq.w	800ca8a <_dtoa_r+0x622>
 800c910:	b12f      	cbz	r7, 800c91e <_dtoa_r+0x4b6>
 800c912:	42af      	cmp	r7, r5
 800c914:	d003      	beq.n	800c91e <_dtoa_r+0x4b6>
 800c916:	4639      	mov	r1, r7
 800c918:	4648      	mov	r0, r9
 800c91a:	f000 fcb5 	bl	800d288 <_Bfree>
 800c91e:	4629      	mov	r1, r5
 800c920:	4648      	mov	r0, r9
 800c922:	f000 fcb1 	bl	800d288 <_Bfree>
 800c926:	e0b0      	b.n	800ca8a <_dtoa_r+0x622>
 800c928:	07e2      	lsls	r2, r4, #31
 800c92a:	d505      	bpl.n	800c938 <_dtoa_r+0x4d0>
 800c92c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c930:	f7f3 fe7a 	bl	8000628 <__aeabi_dmul>
 800c934:	3601      	adds	r6, #1
 800c936:	2301      	movs	r3, #1
 800c938:	1064      	asrs	r4, r4, #1
 800c93a:	3508      	adds	r5, #8
 800c93c:	e762      	b.n	800c804 <_dtoa_r+0x39c>
 800c93e:	2602      	movs	r6, #2
 800c940:	e765      	b.n	800c80e <_dtoa_r+0x3a6>
 800c942:	9c03      	ldr	r4, [sp, #12]
 800c944:	46b8      	mov	r8, r7
 800c946:	e784      	b.n	800c852 <_dtoa_r+0x3ea>
 800c948:	4b27      	ldr	r3, [pc, #156]	@ (800c9e8 <_dtoa_r+0x580>)
 800c94a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c94c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c950:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c954:	4454      	add	r4, sl
 800c956:	2900      	cmp	r1, #0
 800c958:	d054      	beq.n	800ca04 <_dtoa_r+0x59c>
 800c95a:	4929      	ldr	r1, [pc, #164]	@ (800ca00 <_dtoa_r+0x598>)
 800c95c:	2000      	movs	r0, #0
 800c95e:	f7f3 ff8d 	bl	800087c <__aeabi_ddiv>
 800c962:	4633      	mov	r3, r6
 800c964:	462a      	mov	r2, r5
 800c966:	f7f3 fca7 	bl	80002b8 <__aeabi_dsub>
 800c96a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c96e:	4656      	mov	r6, sl
 800c970:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c974:	f7f4 f908 	bl	8000b88 <__aeabi_d2iz>
 800c978:	4605      	mov	r5, r0
 800c97a:	f7f3 fdeb 	bl	8000554 <__aeabi_i2d>
 800c97e:	4602      	mov	r2, r0
 800c980:	460b      	mov	r3, r1
 800c982:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c986:	f7f3 fc97 	bl	80002b8 <__aeabi_dsub>
 800c98a:	3530      	adds	r5, #48	@ 0x30
 800c98c:	4602      	mov	r2, r0
 800c98e:	460b      	mov	r3, r1
 800c990:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c994:	f806 5b01 	strb.w	r5, [r6], #1
 800c998:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c99c:	f7f4 f8b6 	bl	8000b0c <__aeabi_dcmplt>
 800c9a0:	2800      	cmp	r0, #0
 800c9a2:	d172      	bne.n	800ca8a <_dtoa_r+0x622>
 800c9a4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c9a8:	4911      	ldr	r1, [pc, #68]	@ (800c9f0 <_dtoa_r+0x588>)
 800c9aa:	2000      	movs	r0, #0
 800c9ac:	f7f3 fc84 	bl	80002b8 <__aeabi_dsub>
 800c9b0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c9b4:	f7f4 f8aa 	bl	8000b0c <__aeabi_dcmplt>
 800c9b8:	2800      	cmp	r0, #0
 800c9ba:	f040 80b4 	bne.w	800cb26 <_dtoa_r+0x6be>
 800c9be:	42a6      	cmp	r6, r4
 800c9c0:	f43f af70 	beq.w	800c8a4 <_dtoa_r+0x43c>
 800c9c4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c9c8:	4b0a      	ldr	r3, [pc, #40]	@ (800c9f4 <_dtoa_r+0x58c>)
 800c9ca:	2200      	movs	r2, #0
 800c9cc:	f7f3 fe2c 	bl	8000628 <__aeabi_dmul>
 800c9d0:	4b08      	ldr	r3, [pc, #32]	@ (800c9f4 <_dtoa_r+0x58c>)
 800c9d2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c9d6:	2200      	movs	r2, #0
 800c9d8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c9dc:	f7f3 fe24 	bl	8000628 <__aeabi_dmul>
 800c9e0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c9e4:	e7c4      	b.n	800c970 <_dtoa_r+0x508>
 800c9e6:	bf00      	nop
 800c9e8:	0800f460 	.word	0x0800f460
 800c9ec:	0800f438 	.word	0x0800f438
 800c9f0:	3ff00000 	.word	0x3ff00000
 800c9f4:	40240000 	.word	0x40240000
 800c9f8:	401c0000 	.word	0x401c0000
 800c9fc:	40140000 	.word	0x40140000
 800ca00:	3fe00000 	.word	0x3fe00000
 800ca04:	4631      	mov	r1, r6
 800ca06:	4628      	mov	r0, r5
 800ca08:	f7f3 fe0e 	bl	8000628 <__aeabi_dmul>
 800ca0c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ca10:	9413      	str	r4, [sp, #76]	@ 0x4c
 800ca12:	4656      	mov	r6, sl
 800ca14:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ca18:	f7f4 f8b6 	bl	8000b88 <__aeabi_d2iz>
 800ca1c:	4605      	mov	r5, r0
 800ca1e:	f7f3 fd99 	bl	8000554 <__aeabi_i2d>
 800ca22:	4602      	mov	r2, r0
 800ca24:	460b      	mov	r3, r1
 800ca26:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ca2a:	f7f3 fc45 	bl	80002b8 <__aeabi_dsub>
 800ca2e:	3530      	adds	r5, #48	@ 0x30
 800ca30:	f806 5b01 	strb.w	r5, [r6], #1
 800ca34:	4602      	mov	r2, r0
 800ca36:	460b      	mov	r3, r1
 800ca38:	42a6      	cmp	r6, r4
 800ca3a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ca3e:	f04f 0200 	mov.w	r2, #0
 800ca42:	d124      	bne.n	800ca8e <_dtoa_r+0x626>
 800ca44:	4baf      	ldr	r3, [pc, #700]	@ (800cd04 <_dtoa_r+0x89c>)
 800ca46:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800ca4a:	f7f3 fc37 	bl	80002bc <__adddf3>
 800ca4e:	4602      	mov	r2, r0
 800ca50:	460b      	mov	r3, r1
 800ca52:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ca56:	f7f4 f877 	bl	8000b48 <__aeabi_dcmpgt>
 800ca5a:	2800      	cmp	r0, #0
 800ca5c:	d163      	bne.n	800cb26 <_dtoa_r+0x6be>
 800ca5e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ca62:	49a8      	ldr	r1, [pc, #672]	@ (800cd04 <_dtoa_r+0x89c>)
 800ca64:	2000      	movs	r0, #0
 800ca66:	f7f3 fc27 	bl	80002b8 <__aeabi_dsub>
 800ca6a:	4602      	mov	r2, r0
 800ca6c:	460b      	mov	r3, r1
 800ca6e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ca72:	f7f4 f84b 	bl	8000b0c <__aeabi_dcmplt>
 800ca76:	2800      	cmp	r0, #0
 800ca78:	f43f af14 	beq.w	800c8a4 <_dtoa_r+0x43c>
 800ca7c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800ca7e:	1e73      	subs	r3, r6, #1
 800ca80:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ca82:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800ca86:	2b30      	cmp	r3, #48	@ 0x30
 800ca88:	d0f8      	beq.n	800ca7c <_dtoa_r+0x614>
 800ca8a:	4647      	mov	r7, r8
 800ca8c:	e03b      	b.n	800cb06 <_dtoa_r+0x69e>
 800ca8e:	4b9e      	ldr	r3, [pc, #632]	@ (800cd08 <_dtoa_r+0x8a0>)
 800ca90:	f7f3 fdca 	bl	8000628 <__aeabi_dmul>
 800ca94:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ca98:	e7bc      	b.n	800ca14 <_dtoa_r+0x5ac>
 800ca9a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800ca9e:	4656      	mov	r6, sl
 800caa0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800caa4:	4620      	mov	r0, r4
 800caa6:	4629      	mov	r1, r5
 800caa8:	f7f3 fee8 	bl	800087c <__aeabi_ddiv>
 800caac:	f7f4 f86c 	bl	8000b88 <__aeabi_d2iz>
 800cab0:	4680      	mov	r8, r0
 800cab2:	f7f3 fd4f 	bl	8000554 <__aeabi_i2d>
 800cab6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800caba:	f7f3 fdb5 	bl	8000628 <__aeabi_dmul>
 800cabe:	4602      	mov	r2, r0
 800cac0:	460b      	mov	r3, r1
 800cac2:	4620      	mov	r0, r4
 800cac4:	4629      	mov	r1, r5
 800cac6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800caca:	f7f3 fbf5 	bl	80002b8 <__aeabi_dsub>
 800cace:	f806 4b01 	strb.w	r4, [r6], #1
 800cad2:	9d03      	ldr	r5, [sp, #12]
 800cad4:	eba6 040a 	sub.w	r4, r6, sl
 800cad8:	42a5      	cmp	r5, r4
 800cada:	4602      	mov	r2, r0
 800cadc:	460b      	mov	r3, r1
 800cade:	d133      	bne.n	800cb48 <_dtoa_r+0x6e0>
 800cae0:	f7f3 fbec 	bl	80002bc <__adddf3>
 800cae4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cae8:	4604      	mov	r4, r0
 800caea:	460d      	mov	r5, r1
 800caec:	f7f4 f82c 	bl	8000b48 <__aeabi_dcmpgt>
 800caf0:	b9c0      	cbnz	r0, 800cb24 <_dtoa_r+0x6bc>
 800caf2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800caf6:	4620      	mov	r0, r4
 800caf8:	4629      	mov	r1, r5
 800cafa:	f7f3 fffd 	bl	8000af8 <__aeabi_dcmpeq>
 800cafe:	b110      	cbz	r0, 800cb06 <_dtoa_r+0x69e>
 800cb00:	f018 0f01 	tst.w	r8, #1
 800cb04:	d10e      	bne.n	800cb24 <_dtoa_r+0x6bc>
 800cb06:	9902      	ldr	r1, [sp, #8]
 800cb08:	4648      	mov	r0, r9
 800cb0a:	f000 fbbd 	bl	800d288 <_Bfree>
 800cb0e:	2300      	movs	r3, #0
 800cb10:	7033      	strb	r3, [r6, #0]
 800cb12:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800cb14:	3701      	adds	r7, #1
 800cb16:	601f      	str	r7, [r3, #0]
 800cb18:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800cb1a:	2b00      	cmp	r3, #0
 800cb1c:	f000 824b 	beq.w	800cfb6 <_dtoa_r+0xb4e>
 800cb20:	601e      	str	r6, [r3, #0]
 800cb22:	e248      	b.n	800cfb6 <_dtoa_r+0xb4e>
 800cb24:	46b8      	mov	r8, r7
 800cb26:	4633      	mov	r3, r6
 800cb28:	461e      	mov	r6, r3
 800cb2a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cb2e:	2a39      	cmp	r2, #57	@ 0x39
 800cb30:	d106      	bne.n	800cb40 <_dtoa_r+0x6d8>
 800cb32:	459a      	cmp	sl, r3
 800cb34:	d1f8      	bne.n	800cb28 <_dtoa_r+0x6c0>
 800cb36:	2230      	movs	r2, #48	@ 0x30
 800cb38:	f108 0801 	add.w	r8, r8, #1
 800cb3c:	f88a 2000 	strb.w	r2, [sl]
 800cb40:	781a      	ldrb	r2, [r3, #0]
 800cb42:	3201      	adds	r2, #1
 800cb44:	701a      	strb	r2, [r3, #0]
 800cb46:	e7a0      	b.n	800ca8a <_dtoa_r+0x622>
 800cb48:	4b6f      	ldr	r3, [pc, #444]	@ (800cd08 <_dtoa_r+0x8a0>)
 800cb4a:	2200      	movs	r2, #0
 800cb4c:	f7f3 fd6c 	bl	8000628 <__aeabi_dmul>
 800cb50:	2200      	movs	r2, #0
 800cb52:	2300      	movs	r3, #0
 800cb54:	4604      	mov	r4, r0
 800cb56:	460d      	mov	r5, r1
 800cb58:	f7f3 ffce 	bl	8000af8 <__aeabi_dcmpeq>
 800cb5c:	2800      	cmp	r0, #0
 800cb5e:	d09f      	beq.n	800caa0 <_dtoa_r+0x638>
 800cb60:	e7d1      	b.n	800cb06 <_dtoa_r+0x69e>
 800cb62:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cb64:	2a00      	cmp	r2, #0
 800cb66:	f000 80ea 	beq.w	800cd3e <_dtoa_r+0x8d6>
 800cb6a:	9a07      	ldr	r2, [sp, #28]
 800cb6c:	2a01      	cmp	r2, #1
 800cb6e:	f300 80cd 	bgt.w	800cd0c <_dtoa_r+0x8a4>
 800cb72:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800cb74:	2a00      	cmp	r2, #0
 800cb76:	f000 80c1 	beq.w	800ccfc <_dtoa_r+0x894>
 800cb7a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800cb7e:	9c08      	ldr	r4, [sp, #32]
 800cb80:	9e00      	ldr	r6, [sp, #0]
 800cb82:	9a00      	ldr	r2, [sp, #0]
 800cb84:	441a      	add	r2, r3
 800cb86:	9200      	str	r2, [sp, #0]
 800cb88:	9a06      	ldr	r2, [sp, #24]
 800cb8a:	2101      	movs	r1, #1
 800cb8c:	441a      	add	r2, r3
 800cb8e:	4648      	mov	r0, r9
 800cb90:	9206      	str	r2, [sp, #24]
 800cb92:	f000 fc2d 	bl	800d3f0 <__i2b>
 800cb96:	4605      	mov	r5, r0
 800cb98:	b166      	cbz	r6, 800cbb4 <_dtoa_r+0x74c>
 800cb9a:	9b06      	ldr	r3, [sp, #24]
 800cb9c:	2b00      	cmp	r3, #0
 800cb9e:	dd09      	ble.n	800cbb4 <_dtoa_r+0x74c>
 800cba0:	42b3      	cmp	r3, r6
 800cba2:	9a00      	ldr	r2, [sp, #0]
 800cba4:	bfa8      	it	ge
 800cba6:	4633      	movge	r3, r6
 800cba8:	1ad2      	subs	r2, r2, r3
 800cbaa:	9200      	str	r2, [sp, #0]
 800cbac:	9a06      	ldr	r2, [sp, #24]
 800cbae:	1af6      	subs	r6, r6, r3
 800cbb0:	1ad3      	subs	r3, r2, r3
 800cbb2:	9306      	str	r3, [sp, #24]
 800cbb4:	9b08      	ldr	r3, [sp, #32]
 800cbb6:	b30b      	cbz	r3, 800cbfc <_dtoa_r+0x794>
 800cbb8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cbba:	2b00      	cmp	r3, #0
 800cbbc:	f000 80c6 	beq.w	800cd4c <_dtoa_r+0x8e4>
 800cbc0:	2c00      	cmp	r4, #0
 800cbc2:	f000 80c0 	beq.w	800cd46 <_dtoa_r+0x8de>
 800cbc6:	4629      	mov	r1, r5
 800cbc8:	4622      	mov	r2, r4
 800cbca:	4648      	mov	r0, r9
 800cbcc:	f000 fcc8 	bl	800d560 <__pow5mult>
 800cbd0:	9a02      	ldr	r2, [sp, #8]
 800cbd2:	4601      	mov	r1, r0
 800cbd4:	4605      	mov	r5, r0
 800cbd6:	4648      	mov	r0, r9
 800cbd8:	f000 fc20 	bl	800d41c <__multiply>
 800cbdc:	9902      	ldr	r1, [sp, #8]
 800cbde:	4680      	mov	r8, r0
 800cbe0:	4648      	mov	r0, r9
 800cbe2:	f000 fb51 	bl	800d288 <_Bfree>
 800cbe6:	9b08      	ldr	r3, [sp, #32]
 800cbe8:	1b1b      	subs	r3, r3, r4
 800cbea:	9308      	str	r3, [sp, #32]
 800cbec:	f000 80b1 	beq.w	800cd52 <_dtoa_r+0x8ea>
 800cbf0:	9a08      	ldr	r2, [sp, #32]
 800cbf2:	4641      	mov	r1, r8
 800cbf4:	4648      	mov	r0, r9
 800cbf6:	f000 fcb3 	bl	800d560 <__pow5mult>
 800cbfa:	9002      	str	r0, [sp, #8]
 800cbfc:	2101      	movs	r1, #1
 800cbfe:	4648      	mov	r0, r9
 800cc00:	f000 fbf6 	bl	800d3f0 <__i2b>
 800cc04:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cc06:	4604      	mov	r4, r0
 800cc08:	2b00      	cmp	r3, #0
 800cc0a:	f000 81d8 	beq.w	800cfbe <_dtoa_r+0xb56>
 800cc0e:	461a      	mov	r2, r3
 800cc10:	4601      	mov	r1, r0
 800cc12:	4648      	mov	r0, r9
 800cc14:	f000 fca4 	bl	800d560 <__pow5mult>
 800cc18:	9b07      	ldr	r3, [sp, #28]
 800cc1a:	2b01      	cmp	r3, #1
 800cc1c:	4604      	mov	r4, r0
 800cc1e:	f300 809f 	bgt.w	800cd60 <_dtoa_r+0x8f8>
 800cc22:	9b04      	ldr	r3, [sp, #16]
 800cc24:	2b00      	cmp	r3, #0
 800cc26:	f040 8097 	bne.w	800cd58 <_dtoa_r+0x8f0>
 800cc2a:	9b05      	ldr	r3, [sp, #20]
 800cc2c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cc30:	2b00      	cmp	r3, #0
 800cc32:	f040 8093 	bne.w	800cd5c <_dtoa_r+0x8f4>
 800cc36:	9b05      	ldr	r3, [sp, #20]
 800cc38:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800cc3c:	0d1b      	lsrs	r3, r3, #20
 800cc3e:	051b      	lsls	r3, r3, #20
 800cc40:	b133      	cbz	r3, 800cc50 <_dtoa_r+0x7e8>
 800cc42:	9b00      	ldr	r3, [sp, #0]
 800cc44:	3301      	adds	r3, #1
 800cc46:	9300      	str	r3, [sp, #0]
 800cc48:	9b06      	ldr	r3, [sp, #24]
 800cc4a:	3301      	adds	r3, #1
 800cc4c:	9306      	str	r3, [sp, #24]
 800cc4e:	2301      	movs	r3, #1
 800cc50:	9308      	str	r3, [sp, #32]
 800cc52:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cc54:	2b00      	cmp	r3, #0
 800cc56:	f000 81b8 	beq.w	800cfca <_dtoa_r+0xb62>
 800cc5a:	6923      	ldr	r3, [r4, #16]
 800cc5c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800cc60:	6918      	ldr	r0, [r3, #16]
 800cc62:	f000 fb79 	bl	800d358 <__hi0bits>
 800cc66:	f1c0 0020 	rsb	r0, r0, #32
 800cc6a:	9b06      	ldr	r3, [sp, #24]
 800cc6c:	4418      	add	r0, r3
 800cc6e:	f010 001f 	ands.w	r0, r0, #31
 800cc72:	f000 8082 	beq.w	800cd7a <_dtoa_r+0x912>
 800cc76:	f1c0 0320 	rsb	r3, r0, #32
 800cc7a:	2b04      	cmp	r3, #4
 800cc7c:	dd73      	ble.n	800cd66 <_dtoa_r+0x8fe>
 800cc7e:	9b00      	ldr	r3, [sp, #0]
 800cc80:	f1c0 001c 	rsb	r0, r0, #28
 800cc84:	4403      	add	r3, r0
 800cc86:	9300      	str	r3, [sp, #0]
 800cc88:	9b06      	ldr	r3, [sp, #24]
 800cc8a:	4403      	add	r3, r0
 800cc8c:	4406      	add	r6, r0
 800cc8e:	9306      	str	r3, [sp, #24]
 800cc90:	9b00      	ldr	r3, [sp, #0]
 800cc92:	2b00      	cmp	r3, #0
 800cc94:	dd05      	ble.n	800cca2 <_dtoa_r+0x83a>
 800cc96:	9902      	ldr	r1, [sp, #8]
 800cc98:	461a      	mov	r2, r3
 800cc9a:	4648      	mov	r0, r9
 800cc9c:	f000 fcba 	bl	800d614 <__lshift>
 800cca0:	9002      	str	r0, [sp, #8]
 800cca2:	9b06      	ldr	r3, [sp, #24]
 800cca4:	2b00      	cmp	r3, #0
 800cca6:	dd05      	ble.n	800ccb4 <_dtoa_r+0x84c>
 800cca8:	4621      	mov	r1, r4
 800ccaa:	461a      	mov	r2, r3
 800ccac:	4648      	mov	r0, r9
 800ccae:	f000 fcb1 	bl	800d614 <__lshift>
 800ccb2:	4604      	mov	r4, r0
 800ccb4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ccb6:	2b00      	cmp	r3, #0
 800ccb8:	d061      	beq.n	800cd7e <_dtoa_r+0x916>
 800ccba:	9802      	ldr	r0, [sp, #8]
 800ccbc:	4621      	mov	r1, r4
 800ccbe:	f000 fd15 	bl	800d6ec <__mcmp>
 800ccc2:	2800      	cmp	r0, #0
 800ccc4:	da5b      	bge.n	800cd7e <_dtoa_r+0x916>
 800ccc6:	2300      	movs	r3, #0
 800ccc8:	9902      	ldr	r1, [sp, #8]
 800ccca:	220a      	movs	r2, #10
 800cccc:	4648      	mov	r0, r9
 800ccce:	f000 fafd 	bl	800d2cc <__multadd>
 800ccd2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ccd4:	9002      	str	r0, [sp, #8]
 800ccd6:	f107 38ff 	add.w	r8, r7, #4294967295
 800ccda:	2b00      	cmp	r3, #0
 800ccdc:	f000 8177 	beq.w	800cfce <_dtoa_r+0xb66>
 800cce0:	4629      	mov	r1, r5
 800cce2:	2300      	movs	r3, #0
 800cce4:	220a      	movs	r2, #10
 800cce6:	4648      	mov	r0, r9
 800cce8:	f000 faf0 	bl	800d2cc <__multadd>
 800ccec:	f1bb 0f00 	cmp.w	fp, #0
 800ccf0:	4605      	mov	r5, r0
 800ccf2:	dc6f      	bgt.n	800cdd4 <_dtoa_r+0x96c>
 800ccf4:	9b07      	ldr	r3, [sp, #28]
 800ccf6:	2b02      	cmp	r3, #2
 800ccf8:	dc49      	bgt.n	800cd8e <_dtoa_r+0x926>
 800ccfa:	e06b      	b.n	800cdd4 <_dtoa_r+0x96c>
 800ccfc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ccfe:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800cd02:	e73c      	b.n	800cb7e <_dtoa_r+0x716>
 800cd04:	3fe00000 	.word	0x3fe00000
 800cd08:	40240000 	.word	0x40240000
 800cd0c:	9b03      	ldr	r3, [sp, #12]
 800cd0e:	1e5c      	subs	r4, r3, #1
 800cd10:	9b08      	ldr	r3, [sp, #32]
 800cd12:	42a3      	cmp	r3, r4
 800cd14:	db09      	blt.n	800cd2a <_dtoa_r+0x8c2>
 800cd16:	1b1c      	subs	r4, r3, r4
 800cd18:	9b03      	ldr	r3, [sp, #12]
 800cd1a:	2b00      	cmp	r3, #0
 800cd1c:	f6bf af30 	bge.w	800cb80 <_dtoa_r+0x718>
 800cd20:	9b00      	ldr	r3, [sp, #0]
 800cd22:	9a03      	ldr	r2, [sp, #12]
 800cd24:	1a9e      	subs	r6, r3, r2
 800cd26:	2300      	movs	r3, #0
 800cd28:	e72b      	b.n	800cb82 <_dtoa_r+0x71a>
 800cd2a:	9b08      	ldr	r3, [sp, #32]
 800cd2c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800cd2e:	9408      	str	r4, [sp, #32]
 800cd30:	1ae3      	subs	r3, r4, r3
 800cd32:	441a      	add	r2, r3
 800cd34:	9e00      	ldr	r6, [sp, #0]
 800cd36:	9b03      	ldr	r3, [sp, #12]
 800cd38:	920d      	str	r2, [sp, #52]	@ 0x34
 800cd3a:	2400      	movs	r4, #0
 800cd3c:	e721      	b.n	800cb82 <_dtoa_r+0x71a>
 800cd3e:	9c08      	ldr	r4, [sp, #32]
 800cd40:	9e00      	ldr	r6, [sp, #0]
 800cd42:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800cd44:	e728      	b.n	800cb98 <_dtoa_r+0x730>
 800cd46:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800cd4a:	e751      	b.n	800cbf0 <_dtoa_r+0x788>
 800cd4c:	9a08      	ldr	r2, [sp, #32]
 800cd4e:	9902      	ldr	r1, [sp, #8]
 800cd50:	e750      	b.n	800cbf4 <_dtoa_r+0x78c>
 800cd52:	f8cd 8008 	str.w	r8, [sp, #8]
 800cd56:	e751      	b.n	800cbfc <_dtoa_r+0x794>
 800cd58:	2300      	movs	r3, #0
 800cd5a:	e779      	b.n	800cc50 <_dtoa_r+0x7e8>
 800cd5c:	9b04      	ldr	r3, [sp, #16]
 800cd5e:	e777      	b.n	800cc50 <_dtoa_r+0x7e8>
 800cd60:	2300      	movs	r3, #0
 800cd62:	9308      	str	r3, [sp, #32]
 800cd64:	e779      	b.n	800cc5a <_dtoa_r+0x7f2>
 800cd66:	d093      	beq.n	800cc90 <_dtoa_r+0x828>
 800cd68:	9a00      	ldr	r2, [sp, #0]
 800cd6a:	331c      	adds	r3, #28
 800cd6c:	441a      	add	r2, r3
 800cd6e:	9200      	str	r2, [sp, #0]
 800cd70:	9a06      	ldr	r2, [sp, #24]
 800cd72:	441a      	add	r2, r3
 800cd74:	441e      	add	r6, r3
 800cd76:	9206      	str	r2, [sp, #24]
 800cd78:	e78a      	b.n	800cc90 <_dtoa_r+0x828>
 800cd7a:	4603      	mov	r3, r0
 800cd7c:	e7f4      	b.n	800cd68 <_dtoa_r+0x900>
 800cd7e:	9b03      	ldr	r3, [sp, #12]
 800cd80:	2b00      	cmp	r3, #0
 800cd82:	46b8      	mov	r8, r7
 800cd84:	dc20      	bgt.n	800cdc8 <_dtoa_r+0x960>
 800cd86:	469b      	mov	fp, r3
 800cd88:	9b07      	ldr	r3, [sp, #28]
 800cd8a:	2b02      	cmp	r3, #2
 800cd8c:	dd1e      	ble.n	800cdcc <_dtoa_r+0x964>
 800cd8e:	f1bb 0f00 	cmp.w	fp, #0
 800cd92:	f47f adb1 	bne.w	800c8f8 <_dtoa_r+0x490>
 800cd96:	4621      	mov	r1, r4
 800cd98:	465b      	mov	r3, fp
 800cd9a:	2205      	movs	r2, #5
 800cd9c:	4648      	mov	r0, r9
 800cd9e:	f000 fa95 	bl	800d2cc <__multadd>
 800cda2:	4601      	mov	r1, r0
 800cda4:	4604      	mov	r4, r0
 800cda6:	9802      	ldr	r0, [sp, #8]
 800cda8:	f000 fca0 	bl	800d6ec <__mcmp>
 800cdac:	2800      	cmp	r0, #0
 800cdae:	f77f ada3 	ble.w	800c8f8 <_dtoa_r+0x490>
 800cdb2:	4656      	mov	r6, sl
 800cdb4:	2331      	movs	r3, #49	@ 0x31
 800cdb6:	f806 3b01 	strb.w	r3, [r6], #1
 800cdba:	f108 0801 	add.w	r8, r8, #1
 800cdbe:	e59f      	b.n	800c900 <_dtoa_r+0x498>
 800cdc0:	9c03      	ldr	r4, [sp, #12]
 800cdc2:	46b8      	mov	r8, r7
 800cdc4:	4625      	mov	r5, r4
 800cdc6:	e7f4      	b.n	800cdb2 <_dtoa_r+0x94a>
 800cdc8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800cdcc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cdce:	2b00      	cmp	r3, #0
 800cdd0:	f000 8101 	beq.w	800cfd6 <_dtoa_r+0xb6e>
 800cdd4:	2e00      	cmp	r6, #0
 800cdd6:	dd05      	ble.n	800cde4 <_dtoa_r+0x97c>
 800cdd8:	4629      	mov	r1, r5
 800cdda:	4632      	mov	r2, r6
 800cddc:	4648      	mov	r0, r9
 800cdde:	f000 fc19 	bl	800d614 <__lshift>
 800cde2:	4605      	mov	r5, r0
 800cde4:	9b08      	ldr	r3, [sp, #32]
 800cde6:	2b00      	cmp	r3, #0
 800cde8:	d05c      	beq.n	800cea4 <_dtoa_r+0xa3c>
 800cdea:	6869      	ldr	r1, [r5, #4]
 800cdec:	4648      	mov	r0, r9
 800cdee:	f000 fa0b 	bl	800d208 <_Balloc>
 800cdf2:	4606      	mov	r6, r0
 800cdf4:	b928      	cbnz	r0, 800ce02 <_dtoa_r+0x99a>
 800cdf6:	4b82      	ldr	r3, [pc, #520]	@ (800d000 <_dtoa_r+0xb98>)
 800cdf8:	4602      	mov	r2, r0
 800cdfa:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800cdfe:	f7ff bb4a 	b.w	800c496 <_dtoa_r+0x2e>
 800ce02:	692a      	ldr	r2, [r5, #16]
 800ce04:	3202      	adds	r2, #2
 800ce06:	0092      	lsls	r2, r2, #2
 800ce08:	f105 010c 	add.w	r1, r5, #12
 800ce0c:	300c      	adds	r0, #12
 800ce0e:	f7ff fa94 	bl	800c33a <memcpy>
 800ce12:	2201      	movs	r2, #1
 800ce14:	4631      	mov	r1, r6
 800ce16:	4648      	mov	r0, r9
 800ce18:	f000 fbfc 	bl	800d614 <__lshift>
 800ce1c:	f10a 0301 	add.w	r3, sl, #1
 800ce20:	9300      	str	r3, [sp, #0]
 800ce22:	eb0a 030b 	add.w	r3, sl, fp
 800ce26:	9308      	str	r3, [sp, #32]
 800ce28:	9b04      	ldr	r3, [sp, #16]
 800ce2a:	f003 0301 	and.w	r3, r3, #1
 800ce2e:	462f      	mov	r7, r5
 800ce30:	9306      	str	r3, [sp, #24]
 800ce32:	4605      	mov	r5, r0
 800ce34:	9b00      	ldr	r3, [sp, #0]
 800ce36:	9802      	ldr	r0, [sp, #8]
 800ce38:	4621      	mov	r1, r4
 800ce3a:	f103 3bff 	add.w	fp, r3, #4294967295
 800ce3e:	f7ff fa8a 	bl	800c356 <quorem>
 800ce42:	4603      	mov	r3, r0
 800ce44:	3330      	adds	r3, #48	@ 0x30
 800ce46:	9003      	str	r0, [sp, #12]
 800ce48:	4639      	mov	r1, r7
 800ce4a:	9802      	ldr	r0, [sp, #8]
 800ce4c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ce4e:	f000 fc4d 	bl	800d6ec <__mcmp>
 800ce52:	462a      	mov	r2, r5
 800ce54:	9004      	str	r0, [sp, #16]
 800ce56:	4621      	mov	r1, r4
 800ce58:	4648      	mov	r0, r9
 800ce5a:	f000 fc63 	bl	800d724 <__mdiff>
 800ce5e:	68c2      	ldr	r2, [r0, #12]
 800ce60:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ce62:	4606      	mov	r6, r0
 800ce64:	bb02      	cbnz	r2, 800cea8 <_dtoa_r+0xa40>
 800ce66:	4601      	mov	r1, r0
 800ce68:	9802      	ldr	r0, [sp, #8]
 800ce6a:	f000 fc3f 	bl	800d6ec <__mcmp>
 800ce6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ce70:	4602      	mov	r2, r0
 800ce72:	4631      	mov	r1, r6
 800ce74:	4648      	mov	r0, r9
 800ce76:	920c      	str	r2, [sp, #48]	@ 0x30
 800ce78:	9309      	str	r3, [sp, #36]	@ 0x24
 800ce7a:	f000 fa05 	bl	800d288 <_Bfree>
 800ce7e:	9b07      	ldr	r3, [sp, #28]
 800ce80:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800ce82:	9e00      	ldr	r6, [sp, #0]
 800ce84:	ea42 0103 	orr.w	r1, r2, r3
 800ce88:	9b06      	ldr	r3, [sp, #24]
 800ce8a:	4319      	orrs	r1, r3
 800ce8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ce8e:	d10d      	bne.n	800ceac <_dtoa_r+0xa44>
 800ce90:	2b39      	cmp	r3, #57	@ 0x39
 800ce92:	d027      	beq.n	800cee4 <_dtoa_r+0xa7c>
 800ce94:	9a04      	ldr	r2, [sp, #16]
 800ce96:	2a00      	cmp	r2, #0
 800ce98:	dd01      	ble.n	800ce9e <_dtoa_r+0xa36>
 800ce9a:	9b03      	ldr	r3, [sp, #12]
 800ce9c:	3331      	adds	r3, #49	@ 0x31
 800ce9e:	f88b 3000 	strb.w	r3, [fp]
 800cea2:	e52e      	b.n	800c902 <_dtoa_r+0x49a>
 800cea4:	4628      	mov	r0, r5
 800cea6:	e7b9      	b.n	800ce1c <_dtoa_r+0x9b4>
 800cea8:	2201      	movs	r2, #1
 800ceaa:	e7e2      	b.n	800ce72 <_dtoa_r+0xa0a>
 800ceac:	9904      	ldr	r1, [sp, #16]
 800ceae:	2900      	cmp	r1, #0
 800ceb0:	db04      	blt.n	800cebc <_dtoa_r+0xa54>
 800ceb2:	9807      	ldr	r0, [sp, #28]
 800ceb4:	4301      	orrs	r1, r0
 800ceb6:	9806      	ldr	r0, [sp, #24]
 800ceb8:	4301      	orrs	r1, r0
 800ceba:	d120      	bne.n	800cefe <_dtoa_r+0xa96>
 800cebc:	2a00      	cmp	r2, #0
 800cebe:	ddee      	ble.n	800ce9e <_dtoa_r+0xa36>
 800cec0:	9902      	ldr	r1, [sp, #8]
 800cec2:	9300      	str	r3, [sp, #0]
 800cec4:	2201      	movs	r2, #1
 800cec6:	4648      	mov	r0, r9
 800cec8:	f000 fba4 	bl	800d614 <__lshift>
 800cecc:	4621      	mov	r1, r4
 800cece:	9002      	str	r0, [sp, #8]
 800ced0:	f000 fc0c 	bl	800d6ec <__mcmp>
 800ced4:	2800      	cmp	r0, #0
 800ced6:	9b00      	ldr	r3, [sp, #0]
 800ced8:	dc02      	bgt.n	800cee0 <_dtoa_r+0xa78>
 800ceda:	d1e0      	bne.n	800ce9e <_dtoa_r+0xa36>
 800cedc:	07da      	lsls	r2, r3, #31
 800cede:	d5de      	bpl.n	800ce9e <_dtoa_r+0xa36>
 800cee0:	2b39      	cmp	r3, #57	@ 0x39
 800cee2:	d1da      	bne.n	800ce9a <_dtoa_r+0xa32>
 800cee4:	2339      	movs	r3, #57	@ 0x39
 800cee6:	f88b 3000 	strb.w	r3, [fp]
 800ceea:	4633      	mov	r3, r6
 800ceec:	461e      	mov	r6, r3
 800ceee:	3b01      	subs	r3, #1
 800cef0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800cef4:	2a39      	cmp	r2, #57	@ 0x39
 800cef6:	d04e      	beq.n	800cf96 <_dtoa_r+0xb2e>
 800cef8:	3201      	adds	r2, #1
 800cefa:	701a      	strb	r2, [r3, #0]
 800cefc:	e501      	b.n	800c902 <_dtoa_r+0x49a>
 800cefe:	2a00      	cmp	r2, #0
 800cf00:	dd03      	ble.n	800cf0a <_dtoa_r+0xaa2>
 800cf02:	2b39      	cmp	r3, #57	@ 0x39
 800cf04:	d0ee      	beq.n	800cee4 <_dtoa_r+0xa7c>
 800cf06:	3301      	adds	r3, #1
 800cf08:	e7c9      	b.n	800ce9e <_dtoa_r+0xa36>
 800cf0a:	9a00      	ldr	r2, [sp, #0]
 800cf0c:	9908      	ldr	r1, [sp, #32]
 800cf0e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800cf12:	428a      	cmp	r2, r1
 800cf14:	d028      	beq.n	800cf68 <_dtoa_r+0xb00>
 800cf16:	9902      	ldr	r1, [sp, #8]
 800cf18:	2300      	movs	r3, #0
 800cf1a:	220a      	movs	r2, #10
 800cf1c:	4648      	mov	r0, r9
 800cf1e:	f000 f9d5 	bl	800d2cc <__multadd>
 800cf22:	42af      	cmp	r7, r5
 800cf24:	9002      	str	r0, [sp, #8]
 800cf26:	f04f 0300 	mov.w	r3, #0
 800cf2a:	f04f 020a 	mov.w	r2, #10
 800cf2e:	4639      	mov	r1, r7
 800cf30:	4648      	mov	r0, r9
 800cf32:	d107      	bne.n	800cf44 <_dtoa_r+0xadc>
 800cf34:	f000 f9ca 	bl	800d2cc <__multadd>
 800cf38:	4607      	mov	r7, r0
 800cf3a:	4605      	mov	r5, r0
 800cf3c:	9b00      	ldr	r3, [sp, #0]
 800cf3e:	3301      	adds	r3, #1
 800cf40:	9300      	str	r3, [sp, #0]
 800cf42:	e777      	b.n	800ce34 <_dtoa_r+0x9cc>
 800cf44:	f000 f9c2 	bl	800d2cc <__multadd>
 800cf48:	4629      	mov	r1, r5
 800cf4a:	4607      	mov	r7, r0
 800cf4c:	2300      	movs	r3, #0
 800cf4e:	220a      	movs	r2, #10
 800cf50:	4648      	mov	r0, r9
 800cf52:	f000 f9bb 	bl	800d2cc <__multadd>
 800cf56:	4605      	mov	r5, r0
 800cf58:	e7f0      	b.n	800cf3c <_dtoa_r+0xad4>
 800cf5a:	f1bb 0f00 	cmp.w	fp, #0
 800cf5e:	bfcc      	ite	gt
 800cf60:	465e      	movgt	r6, fp
 800cf62:	2601      	movle	r6, #1
 800cf64:	4456      	add	r6, sl
 800cf66:	2700      	movs	r7, #0
 800cf68:	9902      	ldr	r1, [sp, #8]
 800cf6a:	9300      	str	r3, [sp, #0]
 800cf6c:	2201      	movs	r2, #1
 800cf6e:	4648      	mov	r0, r9
 800cf70:	f000 fb50 	bl	800d614 <__lshift>
 800cf74:	4621      	mov	r1, r4
 800cf76:	9002      	str	r0, [sp, #8]
 800cf78:	f000 fbb8 	bl	800d6ec <__mcmp>
 800cf7c:	2800      	cmp	r0, #0
 800cf7e:	dcb4      	bgt.n	800ceea <_dtoa_r+0xa82>
 800cf80:	d102      	bne.n	800cf88 <_dtoa_r+0xb20>
 800cf82:	9b00      	ldr	r3, [sp, #0]
 800cf84:	07db      	lsls	r3, r3, #31
 800cf86:	d4b0      	bmi.n	800ceea <_dtoa_r+0xa82>
 800cf88:	4633      	mov	r3, r6
 800cf8a:	461e      	mov	r6, r3
 800cf8c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cf90:	2a30      	cmp	r2, #48	@ 0x30
 800cf92:	d0fa      	beq.n	800cf8a <_dtoa_r+0xb22>
 800cf94:	e4b5      	b.n	800c902 <_dtoa_r+0x49a>
 800cf96:	459a      	cmp	sl, r3
 800cf98:	d1a8      	bne.n	800ceec <_dtoa_r+0xa84>
 800cf9a:	2331      	movs	r3, #49	@ 0x31
 800cf9c:	f108 0801 	add.w	r8, r8, #1
 800cfa0:	f88a 3000 	strb.w	r3, [sl]
 800cfa4:	e4ad      	b.n	800c902 <_dtoa_r+0x49a>
 800cfa6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800cfa8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800d004 <_dtoa_r+0xb9c>
 800cfac:	b11b      	cbz	r3, 800cfb6 <_dtoa_r+0xb4e>
 800cfae:	f10a 0308 	add.w	r3, sl, #8
 800cfb2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800cfb4:	6013      	str	r3, [r2, #0]
 800cfb6:	4650      	mov	r0, sl
 800cfb8:	b017      	add	sp, #92	@ 0x5c
 800cfba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cfbe:	9b07      	ldr	r3, [sp, #28]
 800cfc0:	2b01      	cmp	r3, #1
 800cfc2:	f77f ae2e 	ble.w	800cc22 <_dtoa_r+0x7ba>
 800cfc6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cfc8:	9308      	str	r3, [sp, #32]
 800cfca:	2001      	movs	r0, #1
 800cfcc:	e64d      	b.n	800cc6a <_dtoa_r+0x802>
 800cfce:	f1bb 0f00 	cmp.w	fp, #0
 800cfd2:	f77f aed9 	ble.w	800cd88 <_dtoa_r+0x920>
 800cfd6:	4656      	mov	r6, sl
 800cfd8:	9802      	ldr	r0, [sp, #8]
 800cfda:	4621      	mov	r1, r4
 800cfdc:	f7ff f9bb 	bl	800c356 <quorem>
 800cfe0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800cfe4:	f806 3b01 	strb.w	r3, [r6], #1
 800cfe8:	eba6 020a 	sub.w	r2, r6, sl
 800cfec:	4593      	cmp	fp, r2
 800cfee:	ddb4      	ble.n	800cf5a <_dtoa_r+0xaf2>
 800cff0:	9902      	ldr	r1, [sp, #8]
 800cff2:	2300      	movs	r3, #0
 800cff4:	220a      	movs	r2, #10
 800cff6:	4648      	mov	r0, r9
 800cff8:	f000 f968 	bl	800d2cc <__multadd>
 800cffc:	9002      	str	r0, [sp, #8]
 800cffe:	e7eb      	b.n	800cfd8 <_dtoa_r+0xb70>
 800d000:	0800f368 	.word	0x0800f368
 800d004:	0800f2ec 	.word	0x0800f2ec

0800d008 <_free_r>:
 800d008:	b538      	push	{r3, r4, r5, lr}
 800d00a:	4605      	mov	r5, r0
 800d00c:	2900      	cmp	r1, #0
 800d00e:	d041      	beq.n	800d094 <_free_r+0x8c>
 800d010:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d014:	1f0c      	subs	r4, r1, #4
 800d016:	2b00      	cmp	r3, #0
 800d018:	bfb8      	it	lt
 800d01a:	18e4      	addlt	r4, r4, r3
 800d01c:	f000 f8e8 	bl	800d1f0 <__malloc_lock>
 800d020:	4a1d      	ldr	r2, [pc, #116]	@ (800d098 <_free_r+0x90>)
 800d022:	6813      	ldr	r3, [r2, #0]
 800d024:	b933      	cbnz	r3, 800d034 <_free_r+0x2c>
 800d026:	6063      	str	r3, [r4, #4]
 800d028:	6014      	str	r4, [r2, #0]
 800d02a:	4628      	mov	r0, r5
 800d02c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d030:	f000 b8e4 	b.w	800d1fc <__malloc_unlock>
 800d034:	42a3      	cmp	r3, r4
 800d036:	d908      	bls.n	800d04a <_free_r+0x42>
 800d038:	6820      	ldr	r0, [r4, #0]
 800d03a:	1821      	adds	r1, r4, r0
 800d03c:	428b      	cmp	r3, r1
 800d03e:	bf01      	itttt	eq
 800d040:	6819      	ldreq	r1, [r3, #0]
 800d042:	685b      	ldreq	r3, [r3, #4]
 800d044:	1809      	addeq	r1, r1, r0
 800d046:	6021      	streq	r1, [r4, #0]
 800d048:	e7ed      	b.n	800d026 <_free_r+0x1e>
 800d04a:	461a      	mov	r2, r3
 800d04c:	685b      	ldr	r3, [r3, #4]
 800d04e:	b10b      	cbz	r3, 800d054 <_free_r+0x4c>
 800d050:	42a3      	cmp	r3, r4
 800d052:	d9fa      	bls.n	800d04a <_free_r+0x42>
 800d054:	6811      	ldr	r1, [r2, #0]
 800d056:	1850      	adds	r0, r2, r1
 800d058:	42a0      	cmp	r0, r4
 800d05a:	d10b      	bne.n	800d074 <_free_r+0x6c>
 800d05c:	6820      	ldr	r0, [r4, #0]
 800d05e:	4401      	add	r1, r0
 800d060:	1850      	adds	r0, r2, r1
 800d062:	4283      	cmp	r3, r0
 800d064:	6011      	str	r1, [r2, #0]
 800d066:	d1e0      	bne.n	800d02a <_free_r+0x22>
 800d068:	6818      	ldr	r0, [r3, #0]
 800d06a:	685b      	ldr	r3, [r3, #4]
 800d06c:	6053      	str	r3, [r2, #4]
 800d06e:	4408      	add	r0, r1
 800d070:	6010      	str	r0, [r2, #0]
 800d072:	e7da      	b.n	800d02a <_free_r+0x22>
 800d074:	d902      	bls.n	800d07c <_free_r+0x74>
 800d076:	230c      	movs	r3, #12
 800d078:	602b      	str	r3, [r5, #0]
 800d07a:	e7d6      	b.n	800d02a <_free_r+0x22>
 800d07c:	6820      	ldr	r0, [r4, #0]
 800d07e:	1821      	adds	r1, r4, r0
 800d080:	428b      	cmp	r3, r1
 800d082:	bf04      	itt	eq
 800d084:	6819      	ldreq	r1, [r3, #0]
 800d086:	685b      	ldreq	r3, [r3, #4]
 800d088:	6063      	str	r3, [r4, #4]
 800d08a:	bf04      	itt	eq
 800d08c:	1809      	addeq	r1, r1, r0
 800d08e:	6021      	streq	r1, [r4, #0]
 800d090:	6054      	str	r4, [r2, #4]
 800d092:	e7ca      	b.n	800d02a <_free_r+0x22>
 800d094:	bd38      	pop	{r3, r4, r5, pc}
 800d096:	bf00      	nop
 800d098:	20008b78 	.word	0x20008b78

0800d09c <malloc>:
 800d09c:	4b02      	ldr	r3, [pc, #8]	@ (800d0a8 <malloc+0xc>)
 800d09e:	4601      	mov	r1, r0
 800d0a0:	6818      	ldr	r0, [r3, #0]
 800d0a2:	f000 b825 	b.w	800d0f0 <_malloc_r>
 800d0a6:	bf00      	nop
 800d0a8:	200000e8 	.word	0x200000e8

0800d0ac <sbrk_aligned>:
 800d0ac:	b570      	push	{r4, r5, r6, lr}
 800d0ae:	4e0f      	ldr	r6, [pc, #60]	@ (800d0ec <sbrk_aligned+0x40>)
 800d0b0:	460c      	mov	r4, r1
 800d0b2:	6831      	ldr	r1, [r6, #0]
 800d0b4:	4605      	mov	r5, r0
 800d0b6:	b911      	cbnz	r1, 800d0be <sbrk_aligned+0x12>
 800d0b8:	f001 f814 	bl	800e0e4 <_sbrk_r>
 800d0bc:	6030      	str	r0, [r6, #0]
 800d0be:	4621      	mov	r1, r4
 800d0c0:	4628      	mov	r0, r5
 800d0c2:	f001 f80f 	bl	800e0e4 <_sbrk_r>
 800d0c6:	1c43      	adds	r3, r0, #1
 800d0c8:	d103      	bne.n	800d0d2 <sbrk_aligned+0x26>
 800d0ca:	f04f 34ff 	mov.w	r4, #4294967295
 800d0ce:	4620      	mov	r0, r4
 800d0d0:	bd70      	pop	{r4, r5, r6, pc}
 800d0d2:	1cc4      	adds	r4, r0, #3
 800d0d4:	f024 0403 	bic.w	r4, r4, #3
 800d0d8:	42a0      	cmp	r0, r4
 800d0da:	d0f8      	beq.n	800d0ce <sbrk_aligned+0x22>
 800d0dc:	1a21      	subs	r1, r4, r0
 800d0de:	4628      	mov	r0, r5
 800d0e0:	f001 f800 	bl	800e0e4 <_sbrk_r>
 800d0e4:	3001      	adds	r0, #1
 800d0e6:	d1f2      	bne.n	800d0ce <sbrk_aligned+0x22>
 800d0e8:	e7ef      	b.n	800d0ca <sbrk_aligned+0x1e>
 800d0ea:	bf00      	nop
 800d0ec:	20008b74 	.word	0x20008b74

0800d0f0 <_malloc_r>:
 800d0f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d0f4:	1ccd      	adds	r5, r1, #3
 800d0f6:	f025 0503 	bic.w	r5, r5, #3
 800d0fa:	3508      	adds	r5, #8
 800d0fc:	2d0c      	cmp	r5, #12
 800d0fe:	bf38      	it	cc
 800d100:	250c      	movcc	r5, #12
 800d102:	2d00      	cmp	r5, #0
 800d104:	4606      	mov	r6, r0
 800d106:	db01      	blt.n	800d10c <_malloc_r+0x1c>
 800d108:	42a9      	cmp	r1, r5
 800d10a:	d904      	bls.n	800d116 <_malloc_r+0x26>
 800d10c:	230c      	movs	r3, #12
 800d10e:	6033      	str	r3, [r6, #0]
 800d110:	2000      	movs	r0, #0
 800d112:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d116:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d1ec <_malloc_r+0xfc>
 800d11a:	f000 f869 	bl	800d1f0 <__malloc_lock>
 800d11e:	f8d8 3000 	ldr.w	r3, [r8]
 800d122:	461c      	mov	r4, r3
 800d124:	bb44      	cbnz	r4, 800d178 <_malloc_r+0x88>
 800d126:	4629      	mov	r1, r5
 800d128:	4630      	mov	r0, r6
 800d12a:	f7ff ffbf 	bl	800d0ac <sbrk_aligned>
 800d12e:	1c43      	adds	r3, r0, #1
 800d130:	4604      	mov	r4, r0
 800d132:	d158      	bne.n	800d1e6 <_malloc_r+0xf6>
 800d134:	f8d8 4000 	ldr.w	r4, [r8]
 800d138:	4627      	mov	r7, r4
 800d13a:	2f00      	cmp	r7, #0
 800d13c:	d143      	bne.n	800d1c6 <_malloc_r+0xd6>
 800d13e:	2c00      	cmp	r4, #0
 800d140:	d04b      	beq.n	800d1da <_malloc_r+0xea>
 800d142:	6823      	ldr	r3, [r4, #0]
 800d144:	4639      	mov	r1, r7
 800d146:	4630      	mov	r0, r6
 800d148:	eb04 0903 	add.w	r9, r4, r3
 800d14c:	f000 ffca 	bl	800e0e4 <_sbrk_r>
 800d150:	4581      	cmp	r9, r0
 800d152:	d142      	bne.n	800d1da <_malloc_r+0xea>
 800d154:	6821      	ldr	r1, [r4, #0]
 800d156:	1a6d      	subs	r5, r5, r1
 800d158:	4629      	mov	r1, r5
 800d15a:	4630      	mov	r0, r6
 800d15c:	f7ff ffa6 	bl	800d0ac <sbrk_aligned>
 800d160:	3001      	adds	r0, #1
 800d162:	d03a      	beq.n	800d1da <_malloc_r+0xea>
 800d164:	6823      	ldr	r3, [r4, #0]
 800d166:	442b      	add	r3, r5
 800d168:	6023      	str	r3, [r4, #0]
 800d16a:	f8d8 3000 	ldr.w	r3, [r8]
 800d16e:	685a      	ldr	r2, [r3, #4]
 800d170:	bb62      	cbnz	r2, 800d1cc <_malloc_r+0xdc>
 800d172:	f8c8 7000 	str.w	r7, [r8]
 800d176:	e00f      	b.n	800d198 <_malloc_r+0xa8>
 800d178:	6822      	ldr	r2, [r4, #0]
 800d17a:	1b52      	subs	r2, r2, r5
 800d17c:	d420      	bmi.n	800d1c0 <_malloc_r+0xd0>
 800d17e:	2a0b      	cmp	r2, #11
 800d180:	d917      	bls.n	800d1b2 <_malloc_r+0xc2>
 800d182:	1961      	adds	r1, r4, r5
 800d184:	42a3      	cmp	r3, r4
 800d186:	6025      	str	r5, [r4, #0]
 800d188:	bf18      	it	ne
 800d18a:	6059      	strne	r1, [r3, #4]
 800d18c:	6863      	ldr	r3, [r4, #4]
 800d18e:	bf08      	it	eq
 800d190:	f8c8 1000 	streq.w	r1, [r8]
 800d194:	5162      	str	r2, [r4, r5]
 800d196:	604b      	str	r3, [r1, #4]
 800d198:	4630      	mov	r0, r6
 800d19a:	f000 f82f 	bl	800d1fc <__malloc_unlock>
 800d19e:	f104 000b 	add.w	r0, r4, #11
 800d1a2:	1d23      	adds	r3, r4, #4
 800d1a4:	f020 0007 	bic.w	r0, r0, #7
 800d1a8:	1ac2      	subs	r2, r0, r3
 800d1aa:	bf1c      	itt	ne
 800d1ac:	1a1b      	subne	r3, r3, r0
 800d1ae:	50a3      	strne	r3, [r4, r2]
 800d1b0:	e7af      	b.n	800d112 <_malloc_r+0x22>
 800d1b2:	6862      	ldr	r2, [r4, #4]
 800d1b4:	42a3      	cmp	r3, r4
 800d1b6:	bf0c      	ite	eq
 800d1b8:	f8c8 2000 	streq.w	r2, [r8]
 800d1bc:	605a      	strne	r2, [r3, #4]
 800d1be:	e7eb      	b.n	800d198 <_malloc_r+0xa8>
 800d1c0:	4623      	mov	r3, r4
 800d1c2:	6864      	ldr	r4, [r4, #4]
 800d1c4:	e7ae      	b.n	800d124 <_malloc_r+0x34>
 800d1c6:	463c      	mov	r4, r7
 800d1c8:	687f      	ldr	r7, [r7, #4]
 800d1ca:	e7b6      	b.n	800d13a <_malloc_r+0x4a>
 800d1cc:	461a      	mov	r2, r3
 800d1ce:	685b      	ldr	r3, [r3, #4]
 800d1d0:	42a3      	cmp	r3, r4
 800d1d2:	d1fb      	bne.n	800d1cc <_malloc_r+0xdc>
 800d1d4:	2300      	movs	r3, #0
 800d1d6:	6053      	str	r3, [r2, #4]
 800d1d8:	e7de      	b.n	800d198 <_malloc_r+0xa8>
 800d1da:	230c      	movs	r3, #12
 800d1dc:	6033      	str	r3, [r6, #0]
 800d1de:	4630      	mov	r0, r6
 800d1e0:	f000 f80c 	bl	800d1fc <__malloc_unlock>
 800d1e4:	e794      	b.n	800d110 <_malloc_r+0x20>
 800d1e6:	6005      	str	r5, [r0, #0]
 800d1e8:	e7d6      	b.n	800d198 <_malloc_r+0xa8>
 800d1ea:	bf00      	nop
 800d1ec:	20008b78 	.word	0x20008b78

0800d1f0 <__malloc_lock>:
 800d1f0:	4801      	ldr	r0, [pc, #4]	@ (800d1f8 <__malloc_lock+0x8>)
 800d1f2:	f7ff b898 	b.w	800c326 <__retarget_lock_acquire_recursive>
 800d1f6:	bf00      	nop
 800d1f8:	20008b70 	.word	0x20008b70

0800d1fc <__malloc_unlock>:
 800d1fc:	4801      	ldr	r0, [pc, #4]	@ (800d204 <__malloc_unlock+0x8>)
 800d1fe:	f7ff b893 	b.w	800c328 <__retarget_lock_release_recursive>
 800d202:	bf00      	nop
 800d204:	20008b70 	.word	0x20008b70

0800d208 <_Balloc>:
 800d208:	b570      	push	{r4, r5, r6, lr}
 800d20a:	69c6      	ldr	r6, [r0, #28]
 800d20c:	4604      	mov	r4, r0
 800d20e:	460d      	mov	r5, r1
 800d210:	b976      	cbnz	r6, 800d230 <_Balloc+0x28>
 800d212:	2010      	movs	r0, #16
 800d214:	f7ff ff42 	bl	800d09c <malloc>
 800d218:	4602      	mov	r2, r0
 800d21a:	61e0      	str	r0, [r4, #28]
 800d21c:	b920      	cbnz	r0, 800d228 <_Balloc+0x20>
 800d21e:	4b18      	ldr	r3, [pc, #96]	@ (800d280 <_Balloc+0x78>)
 800d220:	4818      	ldr	r0, [pc, #96]	@ (800d284 <_Balloc+0x7c>)
 800d222:	216b      	movs	r1, #107	@ 0x6b
 800d224:	f000 ff6e 	bl	800e104 <__assert_func>
 800d228:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d22c:	6006      	str	r6, [r0, #0]
 800d22e:	60c6      	str	r6, [r0, #12]
 800d230:	69e6      	ldr	r6, [r4, #28]
 800d232:	68f3      	ldr	r3, [r6, #12]
 800d234:	b183      	cbz	r3, 800d258 <_Balloc+0x50>
 800d236:	69e3      	ldr	r3, [r4, #28]
 800d238:	68db      	ldr	r3, [r3, #12]
 800d23a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d23e:	b9b8      	cbnz	r0, 800d270 <_Balloc+0x68>
 800d240:	2101      	movs	r1, #1
 800d242:	fa01 f605 	lsl.w	r6, r1, r5
 800d246:	1d72      	adds	r2, r6, #5
 800d248:	0092      	lsls	r2, r2, #2
 800d24a:	4620      	mov	r0, r4
 800d24c:	f000 ff78 	bl	800e140 <_calloc_r>
 800d250:	b160      	cbz	r0, 800d26c <_Balloc+0x64>
 800d252:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d256:	e00e      	b.n	800d276 <_Balloc+0x6e>
 800d258:	2221      	movs	r2, #33	@ 0x21
 800d25a:	2104      	movs	r1, #4
 800d25c:	4620      	mov	r0, r4
 800d25e:	f000 ff6f 	bl	800e140 <_calloc_r>
 800d262:	69e3      	ldr	r3, [r4, #28]
 800d264:	60f0      	str	r0, [r6, #12]
 800d266:	68db      	ldr	r3, [r3, #12]
 800d268:	2b00      	cmp	r3, #0
 800d26a:	d1e4      	bne.n	800d236 <_Balloc+0x2e>
 800d26c:	2000      	movs	r0, #0
 800d26e:	bd70      	pop	{r4, r5, r6, pc}
 800d270:	6802      	ldr	r2, [r0, #0]
 800d272:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d276:	2300      	movs	r3, #0
 800d278:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d27c:	e7f7      	b.n	800d26e <_Balloc+0x66>
 800d27e:	bf00      	nop
 800d280:	0800f2f9 	.word	0x0800f2f9
 800d284:	0800f379 	.word	0x0800f379

0800d288 <_Bfree>:
 800d288:	b570      	push	{r4, r5, r6, lr}
 800d28a:	69c6      	ldr	r6, [r0, #28]
 800d28c:	4605      	mov	r5, r0
 800d28e:	460c      	mov	r4, r1
 800d290:	b976      	cbnz	r6, 800d2b0 <_Bfree+0x28>
 800d292:	2010      	movs	r0, #16
 800d294:	f7ff ff02 	bl	800d09c <malloc>
 800d298:	4602      	mov	r2, r0
 800d29a:	61e8      	str	r0, [r5, #28]
 800d29c:	b920      	cbnz	r0, 800d2a8 <_Bfree+0x20>
 800d29e:	4b09      	ldr	r3, [pc, #36]	@ (800d2c4 <_Bfree+0x3c>)
 800d2a0:	4809      	ldr	r0, [pc, #36]	@ (800d2c8 <_Bfree+0x40>)
 800d2a2:	218f      	movs	r1, #143	@ 0x8f
 800d2a4:	f000 ff2e 	bl	800e104 <__assert_func>
 800d2a8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d2ac:	6006      	str	r6, [r0, #0]
 800d2ae:	60c6      	str	r6, [r0, #12]
 800d2b0:	b13c      	cbz	r4, 800d2c2 <_Bfree+0x3a>
 800d2b2:	69eb      	ldr	r3, [r5, #28]
 800d2b4:	6862      	ldr	r2, [r4, #4]
 800d2b6:	68db      	ldr	r3, [r3, #12]
 800d2b8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d2bc:	6021      	str	r1, [r4, #0]
 800d2be:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d2c2:	bd70      	pop	{r4, r5, r6, pc}
 800d2c4:	0800f2f9 	.word	0x0800f2f9
 800d2c8:	0800f379 	.word	0x0800f379

0800d2cc <__multadd>:
 800d2cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d2d0:	690d      	ldr	r5, [r1, #16]
 800d2d2:	4607      	mov	r7, r0
 800d2d4:	460c      	mov	r4, r1
 800d2d6:	461e      	mov	r6, r3
 800d2d8:	f101 0c14 	add.w	ip, r1, #20
 800d2dc:	2000      	movs	r0, #0
 800d2de:	f8dc 3000 	ldr.w	r3, [ip]
 800d2e2:	b299      	uxth	r1, r3
 800d2e4:	fb02 6101 	mla	r1, r2, r1, r6
 800d2e8:	0c1e      	lsrs	r6, r3, #16
 800d2ea:	0c0b      	lsrs	r3, r1, #16
 800d2ec:	fb02 3306 	mla	r3, r2, r6, r3
 800d2f0:	b289      	uxth	r1, r1
 800d2f2:	3001      	adds	r0, #1
 800d2f4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d2f8:	4285      	cmp	r5, r0
 800d2fa:	f84c 1b04 	str.w	r1, [ip], #4
 800d2fe:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d302:	dcec      	bgt.n	800d2de <__multadd+0x12>
 800d304:	b30e      	cbz	r6, 800d34a <__multadd+0x7e>
 800d306:	68a3      	ldr	r3, [r4, #8]
 800d308:	42ab      	cmp	r3, r5
 800d30a:	dc19      	bgt.n	800d340 <__multadd+0x74>
 800d30c:	6861      	ldr	r1, [r4, #4]
 800d30e:	4638      	mov	r0, r7
 800d310:	3101      	adds	r1, #1
 800d312:	f7ff ff79 	bl	800d208 <_Balloc>
 800d316:	4680      	mov	r8, r0
 800d318:	b928      	cbnz	r0, 800d326 <__multadd+0x5a>
 800d31a:	4602      	mov	r2, r0
 800d31c:	4b0c      	ldr	r3, [pc, #48]	@ (800d350 <__multadd+0x84>)
 800d31e:	480d      	ldr	r0, [pc, #52]	@ (800d354 <__multadd+0x88>)
 800d320:	21ba      	movs	r1, #186	@ 0xba
 800d322:	f000 feef 	bl	800e104 <__assert_func>
 800d326:	6922      	ldr	r2, [r4, #16]
 800d328:	3202      	adds	r2, #2
 800d32a:	f104 010c 	add.w	r1, r4, #12
 800d32e:	0092      	lsls	r2, r2, #2
 800d330:	300c      	adds	r0, #12
 800d332:	f7ff f802 	bl	800c33a <memcpy>
 800d336:	4621      	mov	r1, r4
 800d338:	4638      	mov	r0, r7
 800d33a:	f7ff ffa5 	bl	800d288 <_Bfree>
 800d33e:	4644      	mov	r4, r8
 800d340:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d344:	3501      	adds	r5, #1
 800d346:	615e      	str	r6, [r3, #20]
 800d348:	6125      	str	r5, [r4, #16]
 800d34a:	4620      	mov	r0, r4
 800d34c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d350:	0800f368 	.word	0x0800f368
 800d354:	0800f379 	.word	0x0800f379

0800d358 <__hi0bits>:
 800d358:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800d35c:	4603      	mov	r3, r0
 800d35e:	bf36      	itet	cc
 800d360:	0403      	lslcc	r3, r0, #16
 800d362:	2000      	movcs	r0, #0
 800d364:	2010      	movcc	r0, #16
 800d366:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d36a:	bf3c      	itt	cc
 800d36c:	021b      	lslcc	r3, r3, #8
 800d36e:	3008      	addcc	r0, #8
 800d370:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d374:	bf3c      	itt	cc
 800d376:	011b      	lslcc	r3, r3, #4
 800d378:	3004      	addcc	r0, #4
 800d37a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d37e:	bf3c      	itt	cc
 800d380:	009b      	lslcc	r3, r3, #2
 800d382:	3002      	addcc	r0, #2
 800d384:	2b00      	cmp	r3, #0
 800d386:	db05      	blt.n	800d394 <__hi0bits+0x3c>
 800d388:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800d38c:	f100 0001 	add.w	r0, r0, #1
 800d390:	bf08      	it	eq
 800d392:	2020      	moveq	r0, #32
 800d394:	4770      	bx	lr

0800d396 <__lo0bits>:
 800d396:	6803      	ldr	r3, [r0, #0]
 800d398:	4602      	mov	r2, r0
 800d39a:	f013 0007 	ands.w	r0, r3, #7
 800d39e:	d00b      	beq.n	800d3b8 <__lo0bits+0x22>
 800d3a0:	07d9      	lsls	r1, r3, #31
 800d3a2:	d421      	bmi.n	800d3e8 <__lo0bits+0x52>
 800d3a4:	0798      	lsls	r0, r3, #30
 800d3a6:	bf49      	itett	mi
 800d3a8:	085b      	lsrmi	r3, r3, #1
 800d3aa:	089b      	lsrpl	r3, r3, #2
 800d3ac:	2001      	movmi	r0, #1
 800d3ae:	6013      	strmi	r3, [r2, #0]
 800d3b0:	bf5c      	itt	pl
 800d3b2:	6013      	strpl	r3, [r2, #0]
 800d3b4:	2002      	movpl	r0, #2
 800d3b6:	4770      	bx	lr
 800d3b8:	b299      	uxth	r1, r3
 800d3ba:	b909      	cbnz	r1, 800d3c0 <__lo0bits+0x2a>
 800d3bc:	0c1b      	lsrs	r3, r3, #16
 800d3be:	2010      	movs	r0, #16
 800d3c0:	b2d9      	uxtb	r1, r3
 800d3c2:	b909      	cbnz	r1, 800d3c8 <__lo0bits+0x32>
 800d3c4:	3008      	adds	r0, #8
 800d3c6:	0a1b      	lsrs	r3, r3, #8
 800d3c8:	0719      	lsls	r1, r3, #28
 800d3ca:	bf04      	itt	eq
 800d3cc:	091b      	lsreq	r3, r3, #4
 800d3ce:	3004      	addeq	r0, #4
 800d3d0:	0799      	lsls	r1, r3, #30
 800d3d2:	bf04      	itt	eq
 800d3d4:	089b      	lsreq	r3, r3, #2
 800d3d6:	3002      	addeq	r0, #2
 800d3d8:	07d9      	lsls	r1, r3, #31
 800d3da:	d403      	bmi.n	800d3e4 <__lo0bits+0x4e>
 800d3dc:	085b      	lsrs	r3, r3, #1
 800d3de:	f100 0001 	add.w	r0, r0, #1
 800d3e2:	d003      	beq.n	800d3ec <__lo0bits+0x56>
 800d3e4:	6013      	str	r3, [r2, #0]
 800d3e6:	4770      	bx	lr
 800d3e8:	2000      	movs	r0, #0
 800d3ea:	4770      	bx	lr
 800d3ec:	2020      	movs	r0, #32
 800d3ee:	4770      	bx	lr

0800d3f0 <__i2b>:
 800d3f0:	b510      	push	{r4, lr}
 800d3f2:	460c      	mov	r4, r1
 800d3f4:	2101      	movs	r1, #1
 800d3f6:	f7ff ff07 	bl	800d208 <_Balloc>
 800d3fa:	4602      	mov	r2, r0
 800d3fc:	b928      	cbnz	r0, 800d40a <__i2b+0x1a>
 800d3fe:	4b05      	ldr	r3, [pc, #20]	@ (800d414 <__i2b+0x24>)
 800d400:	4805      	ldr	r0, [pc, #20]	@ (800d418 <__i2b+0x28>)
 800d402:	f240 1145 	movw	r1, #325	@ 0x145
 800d406:	f000 fe7d 	bl	800e104 <__assert_func>
 800d40a:	2301      	movs	r3, #1
 800d40c:	6144      	str	r4, [r0, #20]
 800d40e:	6103      	str	r3, [r0, #16]
 800d410:	bd10      	pop	{r4, pc}
 800d412:	bf00      	nop
 800d414:	0800f368 	.word	0x0800f368
 800d418:	0800f379 	.word	0x0800f379

0800d41c <__multiply>:
 800d41c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d420:	4617      	mov	r7, r2
 800d422:	690a      	ldr	r2, [r1, #16]
 800d424:	693b      	ldr	r3, [r7, #16]
 800d426:	429a      	cmp	r2, r3
 800d428:	bfa8      	it	ge
 800d42a:	463b      	movge	r3, r7
 800d42c:	4689      	mov	r9, r1
 800d42e:	bfa4      	itt	ge
 800d430:	460f      	movge	r7, r1
 800d432:	4699      	movge	r9, r3
 800d434:	693d      	ldr	r5, [r7, #16]
 800d436:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d43a:	68bb      	ldr	r3, [r7, #8]
 800d43c:	6879      	ldr	r1, [r7, #4]
 800d43e:	eb05 060a 	add.w	r6, r5, sl
 800d442:	42b3      	cmp	r3, r6
 800d444:	b085      	sub	sp, #20
 800d446:	bfb8      	it	lt
 800d448:	3101      	addlt	r1, #1
 800d44a:	f7ff fedd 	bl	800d208 <_Balloc>
 800d44e:	b930      	cbnz	r0, 800d45e <__multiply+0x42>
 800d450:	4602      	mov	r2, r0
 800d452:	4b41      	ldr	r3, [pc, #260]	@ (800d558 <__multiply+0x13c>)
 800d454:	4841      	ldr	r0, [pc, #260]	@ (800d55c <__multiply+0x140>)
 800d456:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800d45a:	f000 fe53 	bl	800e104 <__assert_func>
 800d45e:	f100 0414 	add.w	r4, r0, #20
 800d462:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800d466:	4623      	mov	r3, r4
 800d468:	2200      	movs	r2, #0
 800d46a:	4573      	cmp	r3, lr
 800d46c:	d320      	bcc.n	800d4b0 <__multiply+0x94>
 800d46e:	f107 0814 	add.w	r8, r7, #20
 800d472:	f109 0114 	add.w	r1, r9, #20
 800d476:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800d47a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800d47e:	9302      	str	r3, [sp, #8]
 800d480:	1beb      	subs	r3, r5, r7
 800d482:	3b15      	subs	r3, #21
 800d484:	f023 0303 	bic.w	r3, r3, #3
 800d488:	3304      	adds	r3, #4
 800d48a:	3715      	adds	r7, #21
 800d48c:	42bd      	cmp	r5, r7
 800d48e:	bf38      	it	cc
 800d490:	2304      	movcc	r3, #4
 800d492:	9301      	str	r3, [sp, #4]
 800d494:	9b02      	ldr	r3, [sp, #8]
 800d496:	9103      	str	r1, [sp, #12]
 800d498:	428b      	cmp	r3, r1
 800d49a:	d80c      	bhi.n	800d4b6 <__multiply+0x9a>
 800d49c:	2e00      	cmp	r6, #0
 800d49e:	dd03      	ble.n	800d4a8 <__multiply+0x8c>
 800d4a0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800d4a4:	2b00      	cmp	r3, #0
 800d4a6:	d055      	beq.n	800d554 <__multiply+0x138>
 800d4a8:	6106      	str	r6, [r0, #16]
 800d4aa:	b005      	add	sp, #20
 800d4ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d4b0:	f843 2b04 	str.w	r2, [r3], #4
 800d4b4:	e7d9      	b.n	800d46a <__multiply+0x4e>
 800d4b6:	f8b1 a000 	ldrh.w	sl, [r1]
 800d4ba:	f1ba 0f00 	cmp.w	sl, #0
 800d4be:	d01f      	beq.n	800d500 <__multiply+0xe4>
 800d4c0:	46c4      	mov	ip, r8
 800d4c2:	46a1      	mov	r9, r4
 800d4c4:	2700      	movs	r7, #0
 800d4c6:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d4ca:	f8d9 3000 	ldr.w	r3, [r9]
 800d4ce:	fa1f fb82 	uxth.w	fp, r2
 800d4d2:	b29b      	uxth	r3, r3
 800d4d4:	fb0a 330b 	mla	r3, sl, fp, r3
 800d4d8:	443b      	add	r3, r7
 800d4da:	f8d9 7000 	ldr.w	r7, [r9]
 800d4de:	0c12      	lsrs	r2, r2, #16
 800d4e0:	0c3f      	lsrs	r7, r7, #16
 800d4e2:	fb0a 7202 	mla	r2, sl, r2, r7
 800d4e6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800d4ea:	b29b      	uxth	r3, r3
 800d4ec:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d4f0:	4565      	cmp	r5, ip
 800d4f2:	f849 3b04 	str.w	r3, [r9], #4
 800d4f6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800d4fa:	d8e4      	bhi.n	800d4c6 <__multiply+0xaa>
 800d4fc:	9b01      	ldr	r3, [sp, #4]
 800d4fe:	50e7      	str	r7, [r4, r3]
 800d500:	9b03      	ldr	r3, [sp, #12]
 800d502:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d506:	3104      	adds	r1, #4
 800d508:	f1b9 0f00 	cmp.w	r9, #0
 800d50c:	d020      	beq.n	800d550 <__multiply+0x134>
 800d50e:	6823      	ldr	r3, [r4, #0]
 800d510:	4647      	mov	r7, r8
 800d512:	46a4      	mov	ip, r4
 800d514:	f04f 0a00 	mov.w	sl, #0
 800d518:	f8b7 b000 	ldrh.w	fp, [r7]
 800d51c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800d520:	fb09 220b 	mla	r2, r9, fp, r2
 800d524:	4452      	add	r2, sl
 800d526:	b29b      	uxth	r3, r3
 800d528:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d52c:	f84c 3b04 	str.w	r3, [ip], #4
 800d530:	f857 3b04 	ldr.w	r3, [r7], #4
 800d534:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d538:	f8bc 3000 	ldrh.w	r3, [ip]
 800d53c:	fb09 330a 	mla	r3, r9, sl, r3
 800d540:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800d544:	42bd      	cmp	r5, r7
 800d546:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d54a:	d8e5      	bhi.n	800d518 <__multiply+0xfc>
 800d54c:	9a01      	ldr	r2, [sp, #4]
 800d54e:	50a3      	str	r3, [r4, r2]
 800d550:	3404      	adds	r4, #4
 800d552:	e79f      	b.n	800d494 <__multiply+0x78>
 800d554:	3e01      	subs	r6, #1
 800d556:	e7a1      	b.n	800d49c <__multiply+0x80>
 800d558:	0800f368 	.word	0x0800f368
 800d55c:	0800f379 	.word	0x0800f379

0800d560 <__pow5mult>:
 800d560:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d564:	4615      	mov	r5, r2
 800d566:	f012 0203 	ands.w	r2, r2, #3
 800d56a:	4607      	mov	r7, r0
 800d56c:	460e      	mov	r6, r1
 800d56e:	d007      	beq.n	800d580 <__pow5mult+0x20>
 800d570:	4c25      	ldr	r4, [pc, #148]	@ (800d608 <__pow5mult+0xa8>)
 800d572:	3a01      	subs	r2, #1
 800d574:	2300      	movs	r3, #0
 800d576:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d57a:	f7ff fea7 	bl	800d2cc <__multadd>
 800d57e:	4606      	mov	r6, r0
 800d580:	10ad      	asrs	r5, r5, #2
 800d582:	d03d      	beq.n	800d600 <__pow5mult+0xa0>
 800d584:	69fc      	ldr	r4, [r7, #28]
 800d586:	b97c      	cbnz	r4, 800d5a8 <__pow5mult+0x48>
 800d588:	2010      	movs	r0, #16
 800d58a:	f7ff fd87 	bl	800d09c <malloc>
 800d58e:	4602      	mov	r2, r0
 800d590:	61f8      	str	r0, [r7, #28]
 800d592:	b928      	cbnz	r0, 800d5a0 <__pow5mult+0x40>
 800d594:	4b1d      	ldr	r3, [pc, #116]	@ (800d60c <__pow5mult+0xac>)
 800d596:	481e      	ldr	r0, [pc, #120]	@ (800d610 <__pow5mult+0xb0>)
 800d598:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d59c:	f000 fdb2 	bl	800e104 <__assert_func>
 800d5a0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d5a4:	6004      	str	r4, [r0, #0]
 800d5a6:	60c4      	str	r4, [r0, #12]
 800d5a8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800d5ac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d5b0:	b94c      	cbnz	r4, 800d5c6 <__pow5mult+0x66>
 800d5b2:	f240 2171 	movw	r1, #625	@ 0x271
 800d5b6:	4638      	mov	r0, r7
 800d5b8:	f7ff ff1a 	bl	800d3f0 <__i2b>
 800d5bc:	2300      	movs	r3, #0
 800d5be:	f8c8 0008 	str.w	r0, [r8, #8]
 800d5c2:	4604      	mov	r4, r0
 800d5c4:	6003      	str	r3, [r0, #0]
 800d5c6:	f04f 0900 	mov.w	r9, #0
 800d5ca:	07eb      	lsls	r3, r5, #31
 800d5cc:	d50a      	bpl.n	800d5e4 <__pow5mult+0x84>
 800d5ce:	4631      	mov	r1, r6
 800d5d0:	4622      	mov	r2, r4
 800d5d2:	4638      	mov	r0, r7
 800d5d4:	f7ff ff22 	bl	800d41c <__multiply>
 800d5d8:	4631      	mov	r1, r6
 800d5da:	4680      	mov	r8, r0
 800d5dc:	4638      	mov	r0, r7
 800d5de:	f7ff fe53 	bl	800d288 <_Bfree>
 800d5e2:	4646      	mov	r6, r8
 800d5e4:	106d      	asrs	r5, r5, #1
 800d5e6:	d00b      	beq.n	800d600 <__pow5mult+0xa0>
 800d5e8:	6820      	ldr	r0, [r4, #0]
 800d5ea:	b938      	cbnz	r0, 800d5fc <__pow5mult+0x9c>
 800d5ec:	4622      	mov	r2, r4
 800d5ee:	4621      	mov	r1, r4
 800d5f0:	4638      	mov	r0, r7
 800d5f2:	f7ff ff13 	bl	800d41c <__multiply>
 800d5f6:	6020      	str	r0, [r4, #0]
 800d5f8:	f8c0 9000 	str.w	r9, [r0]
 800d5fc:	4604      	mov	r4, r0
 800d5fe:	e7e4      	b.n	800d5ca <__pow5mult+0x6a>
 800d600:	4630      	mov	r0, r6
 800d602:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d606:	bf00      	nop
 800d608:	0800f42c 	.word	0x0800f42c
 800d60c:	0800f2f9 	.word	0x0800f2f9
 800d610:	0800f379 	.word	0x0800f379

0800d614 <__lshift>:
 800d614:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d618:	460c      	mov	r4, r1
 800d61a:	6849      	ldr	r1, [r1, #4]
 800d61c:	6923      	ldr	r3, [r4, #16]
 800d61e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d622:	68a3      	ldr	r3, [r4, #8]
 800d624:	4607      	mov	r7, r0
 800d626:	4691      	mov	r9, r2
 800d628:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d62c:	f108 0601 	add.w	r6, r8, #1
 800d630:	42b3      	cmp	r3, r6
 800d632:	db0b      	blt.n	800d64c <__lshift+0x38>
 800d634:	4638      	mov	r0, r7
 800d636:	f7ff fde7 	bl	800d208 <_Balloc>
 800d63a:	4605      	mov	r5, r0
 800d63c:	b948      	cbnz	r0, 800d652 <__lshift+0x3e>
 800d63e:	4602      	mov	r2, r0
 800d640:	4b28      	ldr	r3, [pc, #160]	@ (800d6e4 <__lshift+0xd0>)
 800d642:	4829      	ldr	r0, [pc, #164]	@ (800d6e8 <__lshift+0xd4>)
 800d644:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d648:	f000 fd5c 	bl	800e104 <__assert_func>
 800d64c:	3101      	adds	r1, #1
 800d64e:	005b      	lsls	r3, r3, #1
 800d650:	e7ee      	b.n	800d630 <__lshift+0x1c>
 800d652:	2300      	movs	r3, #0
 800d654:	f100 0114 	add.w	r1, r0, #20
 800d658:	f100 0210 	add.w	r2, r0, #16
 800d65c:	4618      	mov	r0, r3
 800d65e:	4553      	cmp	r3, sl
 800d660:	db33      	blt.n	800d6ca <__lshift+0xb6>
 800d662:	6920      	ldr	r0, [r4, #16]
 800d664:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d668:	f104 0314 	add.w	r3, r4, #20
 800d66c:	f019 091f 	ands.w	r9, r9, #31
 800d670:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d674:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d678:	d02b      	beq.n	800d6d2 <__lshift+0xbe>
 800d67a:	f1c9 0e20 	rsb	lr, r9, #32
 800d67e:	468a      	mov	sl, r1
 800d680:	2200      	movs	r2, #0
 800d682:	6818      	ldr	r0, [r3, #0]
 800d684:	fa00 f009 	lsl.w	r0, r0, r9
 800d688:	4310      	orrs	r0, r2
 800d68a:	f84a 0b04 	str.w	r0, [sl], #4
 800d68e:	f853 2b04 	ldr.w	r2, [r3], #4
 800d692:	459c      	cmp	ip, r3
 800d694:	fa22 f20e 	lsr.w	r2, r2, lr
 800d698:	d8f3      	bhi.n	800d682 <__lshift+0x6e>
 800d69a:	ebac 0304 	sub.w	r3, ip, r4
 800d69e:	3b15      	subs	r3, #21
 800d6a0:	f023 0303 	bic.w	r3, r3, #3
 800d6a4:	3304      	adds	r3, #4
 800d6a6:	f104 0015 	add.w	r0, r4, #21
 800d6aa:	4560      	cmp	r0, ip
 800d6ac:	bf88      	it	hi
 800d6ae:	2304      	movhi	r3, #4
 800d6b0:	50ca      	str	r2, [r1, r3]
 800d6b2:	b10a      	cbz	r2, 800d6b8 <__lshift+0xa4>
 800d6b4:	f108 0602 	add.w	r6, r8, #2
 800d6b8:	3e01      	subs	r6, #1
 800d6ba:	4638      	mov	r0, r7
 800d6bc:	612e      	str	r6, [r5, #16]
 800d6be:	4621      	mov	r1, r4
 800d6c0:	f7ff fde2 	bl	800d288 <_Bfree>
 800d6c4:	4628      	mov	r0, r5
 800d6c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d6ca:	f842 0f04 	str.w	r0, [r2, #4]!
 800d6ce:	3301      	adds	r3, #1
 800d6d0:	e7c5      	b.n	800d65e <__lshift+0x4a>
 800d6d2:	3904      	subs	r1, #4
 800d6d4:	f853 2b04 	ldr.w	r2, [r3], #4
 800d6d8:	f841 2f04 	str.w	r2, [r1, #4]!
 800d6dc:	459c      	cmp	ip, r3
 800d6de:	d8f9      	bhi.n	800d6d4 <__lshift+0xc0>
 800d6e0:	e7ea      	b.n	800d6b8 <__lshift+0xa4>
 800d6e2:	bf00      	nop
 800d6e4:	0800f368 	.word	0x0800f368
 800d6e8:	0800f379 	.word	0x0800f379

0800d6ec <__mcmp>:
 800d6ec:	690a      	ldr	r2, [r1, #16]
 800d6ee:	4603      	mov	r3, r0
 800d6f0:	6900      	ldr	r0, [r0, #16]
 800d6f2:	1a80      	subs	r0, r0, r2
 800d6f4:	b530      	push	{r4, r5, lr}
 800d6f6:	d10e      	bne.n	800d716 <__mcmp+0x2a>
 800d6f8:	3314      	adds	r3, #20
 800d6fa:	3114      	adds	r1, #20
 800d6fc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d700:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d704:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d708:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d70c:	4295      	cmp	r5, r2
 800d70e:	d003      	beq.n	800d718 <__mcmp+0x2c>
 800d710:	d205      	bcs.n	800d71e <__mcmp+0x32>
 800d712:	f04f 30ff 	mov.w	r0, #4294967295
 800d716:	bd30      	pop	{r4, r5, pc}
 800d718:	42a3      	cmp	r3, r4
 800d71a:	d3f3      	bcc.n	800d704 <__mcmp+0x18>
 800d71c:	e7fb      	b.n	800d716 <__mcmp+0x2a>
 800d71e:	2001      	movs	r0, #1
 800d720:	e7f9      	b.n	800d716 <__mcmp+0x2a>
	...

0800d724 <__mdiff>:
 800d724:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d728:	4689      	mov	r9, r1
 800d72a:	4606      	mov	r6, r0
 800d72c:	4611      	mov	r1, r2
 800d72e:	4648      	mov	r0, r9
 800d730:	4614      	mov	r4, r2
 800d732:	f7ff ffdb 	bl	800d6ec <__mcmp>
 800d736:	1e05      	subs	r5, r0, #0
 800d738:	d112      	bne.n	800d760 <__mdiff+0x3c>
 800d73a:	4629      	mov	r1, r5
 800d73c:	4630      	mov	r0, r6
 800d73e:	f7ff fd63 	bl	800d208 <_Balloc>
 800d742:	4602      	mov	r2, r0
 800d744:	b928      	cbnz	r0, 800d752 <__mdiff+0x2e>
 800d746:	4b3f      	ldr	r3, [pc, #252]	@ (800d844 <__mdiff+0x120>)
 800d748:	f240 2137 	movw	r1, #567	@ 0x237
 800d74c:	483e      	ldr	r0, [pc, #248]	@ (800d848 <__mdiff+0x124>)
 800d74e:	f000 fcd9 	bl	800e104 <__assert_func>
 800d752:	2301      	movs	r3, #1
 800d754:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d758:	4610      	mov	r0, r2
 800d75a:	b003      	add	sp, #12
 800d75c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d760:	bfbc      	itt	lt
 800d762:	464b      	movlt	r3, r9
 800d764:	46a1      	movlt	r9, r4
 800d766:	4630      	mov	r0, r6
 800d768:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d76c:	bfba      	itte	lt
 800d76e:	461c      	movlt	r4, r3
 800d770:	2501      	movlt	r5, #1
 800d772:	2500      	movge	r5, #0
 800d774:	f7ff fd48 	bl	800d208 <_Balloc>
 800d778:	4602      	mov	r2, r0
 800d77a:	b918      	cbnz	r0, 800d784 <__mdiff+0x60>
 800d77c:	4b31      	ldr	r3, [pc, #196]	@ (800d844 <__mdiff+0x120>)
 800d77e:	f240 2145 	movw	r1, #581	@ 0x245
 800d782:	e7e3      	b.n	800d74c <__mdiff+0x28>
 800d784:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d788:	6926      	ldr	r6, [r4, #16]
 800d78a:	60c5      	str	r5, [r0, #12]
 800d78c:	f109 0310 	add.w	r3, r9, #16
 800d790:	f109 0514 	add.w	r5, r9, #20
 800d794:	f104 0e14 	add.w	lr, r4, #20
 800d798:	f100 0b14 	add.w	fp, r0, #20
 800d79c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d7a0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d7a4:	9301      	str	r3, [sp, #4]
 800d7a6:	46d9      	mov	r9, fp
 800d7a8:	f04f 0c00 	mov.w	ip, #0
 800d7ac:	9b01      	ldr	r3, [sp, #4]
 800d7ae:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d7b2:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d7b6:	9301      	str	r3, [sp, #4]
 800d7b8:	fa1f f38a 	uxth.w	r3, sl
 800d7bc:	4619      	mov	r1, r3
 800d7be:	b283      	uxth	r3, r0
 800d7c0:	1acb      	subs	r3, r1, r3
 800d7c2:	0c00      	lsrs	r0, r0, #16
 800d7c4:	4463      	add	r3, ip
 800d7c6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d7ca:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d7ce:	b29b      	uxth	r3, r3
 800d7d0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d7d4:	4576      	cmp	r6, lr
 800d7d6:	f849 3b04 	str.w	r3, [r9], #4
 800d7da:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d7de:	d8e5      	bhi.n	800d7ac <__mdiff+0x88>
 800d7e0:	1b33      	subs	r3, r6, r4
 800d7e2:	3b15      	subs	r3, #21
 800d7e4:	f023 0303 	bic.w	r3, r3, #3
 800d7e8:	3415      	adds	r4, #21
 800d7ea:	3304      	adds	r3, #4
 800d7ec:	42a6      	cmp	r6, r4
 800d7ee:	bf38      	it	cc
 800d7f0:	2304      	movcc	r3, #4
 800d7f2:	441d      	add	r5, r3
 800d7f4:	445b      	add	r3, fp
 800d7f6:	461e      	mov	r6, r3
 800d7f8:	462c      	mov	r4, r5
 800d7fa:	4544      	cmp	r4, r8
 800d7fc:	d30e      	bcc.n	800d81c <__mdiff+0xf8>
 800d7fe:	f108 0103 	add.w	r1, r8, #3
 800d802:	1b49      	subs	r1, r1, r5
 800d804:	f021 0103 	bic.w	r1, r1, #3
 800d808:	3d03      	subs	r5, #3
 800d80a:	45a8      	cmp	r8, r5
 800d80c:	bf38      	it	cc
 800d80e:	2100      	movcc	r1, #0
 800d810:	440b      	add	r3, r1
 800d812:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d816:	b191      	cbz	r1, 800d83e <__mdiff+0x11a>
 800d818:	6117      	str	r7, [r2, #16]
 800d81a:	e79d      	b.n	800d758 <__mdiff+0x34>
 800d81c:	f854 1b04 	ldr.w	r1, [r4], #4
 800d820:	46e6      	mov	lr, ip
 800d822:	0c08      	lsrs	r0, r1, #16
 800d824:	fa1c fc81 	uxtah	ip, ip, r1
 800d828:	4471      	add	r1, lr
 800d82a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d82e:	b289      	uxth	r1, r1
 800d830:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d834:	f846 1b04 	str.w	r1, [r6], #4
 800d838:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d83c:	e7dd      	b.n	800d7fa <__mdiff+0xd6>
 800d83e:	3f01      	subs	r7, #1
 800d840:	e7e7      	b.n	800d812 <__mdiff+0xee>
 800d842:	bf00      	nop
 800d844:	0800f368 	.word	0x0800f368
 800d848:	0800f379 	.word	0x0800f379

0800d84c <__d2b>:
 800d84c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d850:	460f      	mov	r7, r1
 800d852:	2101      	movs	r1, #1
 800d854:	ec59 8b10 	vmov	r8, r9, d0
 800d858:	4616      	mov	r6, r2
 800d85a:	f7ff fcd5 	bl	800d208 <_Balloc>
 800d85e:	4604      	mov	r4, r0
 800d860:	b930      	cbnz	r0, 800d870 <__d2b+0x24>
 800d862:	4602      	mov	r2, r0
 800d864:	4b23      	ldr	r3, [pc, #140]	@ (800d8f4 <__d2b+0xa8>)
 800d866:	4824      	ldr	r0, [pc, #144]	@ (800d8f8 <__d2b+0xac>)
 800d868:	f240 310f 	movw	r1, #783	@ 0x30f
 800d86c:	f000 fc4a 	bl	800e104 <__assert_func>
 800d870:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d874:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d878:	b10d      	cbz	r5, 800d87e <__d2b+0x32>
 800d87a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d87e:	9301      	str	r3, [sp, #4]
 800d880:	f1b8 0300 	subs.w	r3, r8, #0
 800d884:	d023      	beq.n	800d8ce <__d2b+0x82>
 800d886:	4668      	mov	r0, sp
 800d888:	9300      	str	r3, [sp, #0]
 800d88a:	f7ff fd84 	bl	800d396 <__lo0bits>
 800d88e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d892:	b1d0      	cbz	r0, 800d8ca <__d2b+0x7e>
 800d894:	f1c0 0320 	rsb	r3, r0, #32
 800d898:	fa02 f303 	lsl.w	r3, r2, r3
 800d89c:	430b      	orrs	r3, r1
 800d89e:	40c2      	lsrs	r2, r0
 800d8a0:	6163      	str	r3, [r4, #20]
 800d8a2:	9201      	str	r2, [sp, #4]
 800d8a4:	9b01      	ldr	r3, [sp, #4]
 800d8a6:	61a3      	str	r3, [r4, #24]
 800d8a8:	2b00      	cmp	r3, #0
 800d8aa:	bf0c      	ite	eq
 800d8ac:	2201      	moveq	r2, #1
 800d8ae:	2202      	movne	r2, #2
 800d8b0:	6122      	str	r2, [r4, #16]
 800d8b2:	b1a5      	cbz	r5, 800d8de <__d2b+0x92>
 800d8b4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800d8b8:	4405      	add	r5, r0
 800d8ba:	603d      	str	r5, [r7, #0]
 800d8bc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800d8c0:	6030      	str	r0, [r6, #0]
 800d8c2:	4620      	mov	r0, r4
 800d8c4:	b003      	add	sp, #12
 800d8c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d8ca:	6161      	str	r1, [r4, #20]
 800d8cc:	e7ea      	b.n	800d8a4 <__d2b+0x58>
 800d8ce:	a801      	add	r0, sp, #4
 800d8d0:	f7ff fd61 	bl	800d396 <__lo0bits>
 800d8d4:	9b01      	ldr	r3, [sp, #4]
 800d8d6:	6163      	str	r3, [r4, #20]
 800d8d8:	3020      	adds	r0, #32
 800d8da:	2201      	movs	r2, #1
 800d8dc:	e7e8      	b.n	800d8b0 <__d2b+0x64>
 800d8de:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d8e2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800d8e6:	6038      	str	r0, [r7, #0]
 800d8e8:	6918      	ldr	r0, [r3, #16]
 800d8ea:	f7ff fd35 	bl	800d358 <__hi0bits>
 800d8ee:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d8f2:	e7e5      	b.n	800d8c0 <__d2b+0x74>
 800d8f4:	0800f368 	.word	0x0800f368
 800d8f8:	0800f379 	.word	0x0800f379

0800d8fc <__ssputs_r>:
 800d8fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d900:	688e      	ldr	r6, [r1, #8]
 800d902:	461f      	mov	r7, r3
 800d904:	42be      	cmp	r6, r7
 800d906:	680b      	ldr	r3, [r1, #0]
 800d908:	4682      	mov	sl, r0
 800d90a:	460c      	mov	r4, r1
 800d90c:	4690      	mov	r8, r2
 800d90e:	d82d      	bhi.n	800d96c <__ssputs_r+0x70>
 800d910:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d914:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d918:	d026      	beq.n	800d968 <__ssputs_r+0x6c>
 800d91a:	6965      	ldr	r5, [r4, #20]
 800d91c:	6909      	ldr	r1, [r1, #16]
 800d91e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d922:	eba3 0901 	sub.w	r9, r3, r1
 800d926:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d92a:	1c7b      	adds	r3, r7, #1
 800d92c:	444b      	add	r3, r9
 800d92e:	106d      	asrs	r5, r5, #1
 800d930:	429d      	cmp	r5, r3
 800d932:	bf38      	it	cc
 800d934:	461d      	movcc	r5, r3
 800d936:	0553      	lsls	r3, r2, #21
 800d938:	d527      	bpl.n	800d98a <__ssputs_r+0x8e>
 800d93a:	4629      	mov	r1, r5
 800d93c:	f7ff fbd8 	bl	800d0f0 <_malloc_r>
 800d940:	4606      	mov	r6, r0
 800d942:	b360      	cbz	r0, 800d99e <__ssputs_r+0xa2>
 800d944:	6921      	ldr	r1, [r4, #16]
 800d946:	464a      	mov	r2, r9
 800d948:	f7fe fcf7 	bl	800c33a <memcpy>
 800d94c:	89a3      	ldrh	r3, [r4, #12]
 800d94e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d952:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d956:	81a3      	strh	r3, [r4, #12]
 800d958:	6126      	str	r6, [r4, #16]
 800d95a:	6165      	str	r5, [r4, #20]
 800d95c:	444e      	add	r6, r9
 800d95e:	eba5 0509 	sub.w	r5, r5, r9
 800d962:	6026      	str	r6, [r4, #0]
 800d964:	60a5      	str	r5, [r4, #8]
 800d966:	463e      	mov	r6, r7
 800d968:	42be      	cmp	r6, r7
 800d96a:	d900      	bls.n	800d96e <__ssputs_r+0x72>
 800d96c:	463e      	mov	r6, r7
 800d96e:	6820      	ldr	r0, [r4, #0]
 800d970:	4632      	mov	r2, r6
 800d972:	4641      	mov	r1, r8
 800d974:	f000 fb9c 	bl	800e0b0 <memmove>
 800d978:	68a3      	ldr	r3, [r4, #8]
 800d97a:	1b9b      	subs	r3, r3, r6
 800d97c:	60a3      	str	r3, [r4, #8]
 800d97e:	6823      	ldr	r3, [r4, #0]
 800d980:	4433      	add	r3, r6
 800d982:	6023      	str	r3, [r4, #0]
 800d984:	2000      	movs	r0, #0
 800d986:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d98a:	462a      	mov	r2, r5
 800d98c:	f000 fbfe 	bl	800e18c <_realloc_r>
 800d990:	4606      	mov	r6, r0
 800d992:	2800      	cmp	r0, #0
 800d994:	d1e0      	bne.n	800d958 <__ssputs_r+0x5c>
 800d996:	6921      	ldr	r1, [r4, #16]
 800d998:	4650      	mov	r0, sl
 800d99a:	f7ff fb35 	bl	800d008 <_free_r>
 800d99e:	230c      	movs	r3, #12
 800d9a0:	f8ca 3000 	str.w	r3, [sl]
 800d9a4:	89a3      	ldrh	r3, [r4, #12]
 800d9a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d9aa:	81a3      	strh	r3, [r4, #12]
 800d9ac:	f04f 30ff 	mov.w	r0, #4294967295
 800d9b0:	e7e9      	b.n	800d986 <__ssputs_r+0x8a>
	...

0800d9b4 <_svfiprintf_r>:
 800d9b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d9b8:	4698      	mov	r8, r3
 800d9ba:	898b      	ldrh	r3, [r1, #12]
 800d9bc:	061b      	lsls	r3, r3, #24
 800d9be:	b09d      	sub	sp, #116	@ 0x74
 800d9c0:	4607      	mov	r7, r0
 800d9c2:	460d      	mov	r5, r1
 800d9c4:	4614      	mov	r4, r2
 800d9c6:	d510      	bpl.n	800d9ea <_svfiprintf_r+0x36>
 800d9c8:	690b      	ldr	r3, [r1, #16]
 800d9ca:	b973      	cbnz	r3, 800d9ea <_svfiprintf_r+0x36>
 800d9cc:	2140      	movs	r1, #64	@ 0x40
 800d9ce:	f7ff fb8f 	bl	800d0f0 <_malloc_r>
 800d9d2:	6028      	str	r0, [r5, #0]
 800d9d4:	6128      	str	r0, [r5, #16]
 800d9d6:	b930      	cbnz	r0, 800d9e6 <_svfiprintf_r+0x32>
 800d9d8:	230c      	movs	r3, #12
 800d9da:	603b      	str	r3, [r7, #0]
 800d9dc:	f04f 30ff 	mov.w	r0, #4294967295
 800d9e0:	b01d      	add	sp, #116	@ 0x74
 800d9e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d9e6:	2340      	movs	r3, #64	@ 0x40
 800d9e8:	616b      	str	r3, [r5, #20]
 800d9ea:	2300      	movs	r3, #0
 800d9ec:	9309      	str	r3, [sp, #36]	@ 0x24
 800d9ee:	2320      	movs	r3, #32
 800d9f0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d9f4:	f8cd 800c 	str.w	r8, [sp, #12]
 800d9f8:	2330      	movs	r3, #48	@ 0x30
 800d9fa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800db98 <_svfiprintf_r+0x1e4>
 800d9fe:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800da02:	f04f 0901 	mov.w	r9, #1
 800da06:	4623      	mov	r3, r4
 800da08:	469a      	mov	sl, r3
 800da0a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800da0e:	b10a      	cbz	r2, 800da14 <_svfiprintf_r+0x60>
 800da10:	2a25      	cmp	r2, #37	@ 0x25
 800da12:	d1f9      	bne.n	800da08 <_svfiprintf_r+0x54>
 800da14:	ebba 0b04 	subs.w	fp, sl, r4
 800da18:	d00b      	beq.n	800da32 <_svfiprintf_r+0x7e>
 800da1a:	465b      	mov	r3, fp
 800da1c:	4622      	mov	r2, r4
 800da1e:	4629      	mov	r1, r5
 800da20:	4638      	mov	r0, r7
 800da22:	f7ff ff6b 	bl	800d8fc <__ssputs_r>
 800da26:	3001      	adds	r0, #1
 800da28:	f000 80a7 	beq.w	800db7a <_svfiprintf_r+0x1c6>
 800da2c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800da2e:	445a      	add	r2, fp
 800da30:	9209      	str	r2, [sp, #36]	@ 0x24
 800da32:	f89a 3000 	ldrb.w	r3, [sl]
 800da36:	2b00      	cmp	r3, #0
 800da38:	f000 809f 	beq.w	800db7a <_svfiprintf_r+0x1c6>
 800da3c:	2300      	movs	r3, #0
 800da3e:	f04f 32ff 	mov.w	r2, #4294967295
 800da42:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800da46:	f10a 0a01 	add.w	sl, sl, #1
 800da4a:	9304      	str	r3, [sp, #16]
 800da4c:	9307      	str	r3, [sp, #28]
 800da4e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800da52:	931a      	str	r3, [sp, #104]	@ 0x68
 800da54:	4654      	mov	r4, sl
 800da56:	2205      	movs	r2, #5
 800da58:	f814 1b01 	ldrb.w	r1, [r4], #1
 800da5c:	484e      	ldr	r0, [pc, #312]	@ (800db98 <_svfiprintf_r+0x1e4>)
 800da5e:	f7f2 fbcf 	bl	8000200 <memchr>
 800da62:	9a04      	ldr	r2, [sp, #16]
 800da64:	b9d8      	cbnz	r0, 800da9e <_svfiprintf_r+0xea>
 800da66:	06d0      	lsls	r0, r2, #27
 800da68:	bf44      	itt	mi
 800da6a:	2320      	movmi	r3, #32
 800da6c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800da70:	0711      	lsls	r1, r2, #28
 800da72:	bf44      	itt	mi
 800da74:	232b      	movmi	r3, #43	@ 0x2b
 800da76:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800da7a:	f89a 3000 	ldrb.w	r3, [sl]
 800da7e:	2b2a      	cmp	r3, #42	@ 0x2a
 800da80:	d015      	beq.n	800daae <_svfiprintf_r+0xfa>
 800da82:	9a07      	ldr	r2, [sp, #28]
 800da84:	4654      	mov	r4, sl
 800da86:	2000      	movs	r0, #0
 800da88:	f04f 0c0a 	mov.w	ip, #10
 800da8c:	4621      	mov	r1, r4
 800da8e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800da92:	3b30      	subs	r3, #48	@ 0x30
 800da94:	2b09      	cmp	r3, #9
 800da96:	d94b      	bls.n	800db30 <_svfiprintf_r+0x17c>
 800da98:	b1b0      	cbz	r0, 800dac8 <_svfiprintf_r+0x114>
 800da9a:	9207      	str	r2, [sp, #28]
 800da9c:	e014      	b.n	800dac8 <_svfiprintf_r+0x114>
 800da9e:	eba0 0308 	sub.w	r3, r0, r8
 800daa2:	fa09 f303 	lsl.w	r3, r9, r3
 800daa6:	4313      	orrs	r3, r2
 800daa8:	9304      	str	r3, [sp, #16]
 800daaa:	46a2      	mov	sl, r4
 800daac:	e7d2      	b.n	800da54 <_svfiprintf_r+0xa0>
 800daae:	9b03      	ldr	r3, [sp, #12]
 800dab0:	1d19      	adds	r1, r3, #4
 800dab2:	681b      	ldr	r3, [r3, #0]
 800dab4:	9103      	str	r1, [sp, #12]
 800dab6:	2b00      	cmp	r3, #0
 800dab8:	bfbb      	ittet	lt
 800daba:	425b      	neglt	r3, r3
 800dabc:	f042 0202 	orrlt.w	r2, r2, #2
 800dac0:	9307      	strge	r3, [sp, #28]
 800dac2:	9307      	strlt	r3, [sp, #28]
 800dac4:	bfb8      	it	lt
 800dac6:	9204      	strlt	r2, [sp, #16]
 800dac8:	7823      	ldrb	r3, [r4, #0]
 800daca:	2b2e      	cmp	r3, #46	@ 0x2e
 800dacc:	d10a      	bne.n	800dae4 <_svfiprintf_r+0x130>
 800dace:	7863      	ldrb	r3, [r4, #1]
 800dad0:	2b2a      	cmp	r3, #42	@ 0x2a
 800dad2:	d132      	bne.n	800db3a <_svfiprintf_r+0x186>
 800dad4:	9b03      	ldr	r3, [sp, #12]
 800dad6:	1d1a      	adds	r2, r3, #4
 800dad8:	681b      	ldr	r3, [r3, #0]
 800dada:	9203      	str	r2, [sp, #12]
 800dadc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800dae0:	3402      	adds	r4, #2
 800dae2:	9305      	str	r3, [sp, #20]
 800dae4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800dba8 <_svfiprintf_r+0x1f4>
 800dae8:	7821      	ldrb	r1, [r4, #0]
 800daea:	2203      	movs	r2, #3
 800daec:	4650      	mov	r0, sl
 800daee:	f7f2 fb87 	bl	8000200 <memchr>
 800daf2:	b138      	cbz	r0, 800db04 <_svfiprintf_r+0x150>
 800daf4:	9b04      	ldr	r3, [sp, #16]
 800daf6:	eba0 000a 	sub.w	r0, r0, sl
 800dafa:	2240      	movs	r2, #64	@ 0x40
 800dafc:	4082      	lsls	r2, r0
 800dafe:	4313      	orrs	r3, r2
 800db00:	3401      	adds	r4, #1
 800db02:	9304      	str	r3, [sp, #16]
 800db04:	f814 1b01 	ldrb.w	r1, [r4], #1
 800db08:	4824      	ldr	r0, [pc, #144]	@ (800db9c <_svfiprintf_r+0x1e8>)
 800db0a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800db0e:	2206      	movs	r2, #6
 800db10:	f7f2 fb76 	bl	8000200 <memchr>
 800db14:	2800      	cmp	r0, #0
 800db16:	d036      	beq.n	800db86 <_svfiprintf_r+0x1d2>
 800db18:	4b21      	ldr	r3, [pc, #132]	@ (800dba0 <_svfiprintf_r+0x1ec>)
 800db1a:	bb1b      	cbnz	r3, 800db64 <_svfiprintf_r+0x1b0>
 800db1c:	9b03      	ldr	r3, [sp, #12]
 800db1e:	3307      	adds	r3, #7
 800db20:	f023 0307 	bic.w	r3, r3, #7
 800db24:	3308      	adds	r3, #8
 800db26:	9303      	str	r3, [sp, #12]
 800db28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800db2a:	4433      	add	r3, r6
 800db2c:	9309      	str	r3, [sp, #36]	@ 0x24
 800db2e:	e76a      	b.n	800da06 <_svfiprintf_r+0x52>
 800db30:	fb0c 3202 	mla	r2, ip, r2, r3
 800db34:	460c      	mov	r4, r1
 800db36:	2001      	movs	r0, #1
 800db38:	e7a8      	b.n	800da8c <_svfiprintf_r+0xd8>
 800db3a:	2300      	movs	r3, #0
 800db3c:	3401      	adds	r4, #1
 800db3e:	9305      	str	r3, [sp, #20]
 800db40:	4619      	mov	r1, r3
 800db42:	f04f 0c0a 	mov.w	ip, #10
 800db46:	4620      	mov	r0, r4
 800db48:	f810 2b01 	ldrb.w	r2, [r0], #1
 800db4c:	3a30      	subs	r2, #48	@ 0x30
 800db4e:	2a09      	cmp	r2, #9
 800db50:	d903      	bls.n	800db5a <_svfiprintf_r+0x1a6>
 800db52:	2b00      	cmp	r3, #0
 800db54:	d0c6      	beq.n	800dae4 <_svfiprintf_r+0x130>
 800db56:	9105      	str	r1, [sp, #20]
 800db58:	e7c4      	b.n	800dae4 <_svfiprintf_r+0x130>
 800db5a:	fb0c 2101 	mla	r1, ip, r1, r2
 800db5e:	4604      	mov	r4, r0
 800db60:	2301      	movs	r3, #1
 800db62:	e7f0      	b.n	800db46 <_svfiprintf_r+0x192>
 800db64:	ab03      	add	r3, sp, #12
 800db66:	9300      	str	r3, [sp, #0]
 800db68:	462a      	mov	r2, r5
 800db6a:	4b0e      	ldr	r3, [pc, #56]	@ (800dba4 <_svfiprintf_r+0x1f0>)
 800db6c:	a904      	add	r1, sp, #16
 800db6e:	4638      	mov	r0, r7
 800db70:	f7fd fdfa 	bl	800b768 <_printf_float>
 800db74:	1c42      	adds	r2, r0, #1
 800db76:	4606      	mov	r6, r0
 800db78:	d1d6      	bne.n	800db28 <_svfiprintf_r+0x174>
 800db7a:	89ab      	ldrh	r3, [r5, #12]
 800db7c:	065b      	lsls	r3, r3, #25
 800db7e:	f53f af2d 	bmi.w	800d9dc <_svfiprintf_r+0x28>
 800db82:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800db84:	e72c      	b.n	800d9e0 <_svfiprintf_r+0x2c>
 800db86:	ab03      	add	r3, sp, #12
 800db88:	9300      	str	r3, [sp, #0]
 800db8a:	462a      	mov	r2, r5
 800db8c:	4b05      	ldr	r3, [pc, #20]	@ (800dba4 <_svfiprintf_r+0x1f0>)
 800db8e:	a904      	add	r1, sp, #16
 800db90:	4638      	mov	r0, r7
 800db92:	f7fe f881 	bl	800bc98 <_printf_i>
 800db96:	e7ed      	b.n	800db74 <_svfiprintf_r+0x1c0>
 800db98:	0800f3d2 	.word	0x0800f3d2
 800db9c:	0800f3dc 	.word	0x0800f3dc
 800dba0:	0800b769 	.word	0x0800b769
 800dba4:	0800d8fd 	.word	0x0800d8fd
 800dba8:	0800f3d8 	.word	0x0800f3d8

0800dbac <__sfputc_r>:
 800dbac:	6893      	ldr	r3, [r2, #8]
 800dbae:	3b01      	subs	r3, #1
 800dbb0:	2b00      	cmp	r3, #0
 800dbb2:	b410      	push	{r4}
 800dbb4:	6093      	str	r3, [r2, #8]
 800dbb6:	da08      	bge.n	800dbca <__sfputc_r+0x1e>
 800dbb8:	6994      	ldr	r4, [r2, #24]
 800dbba:	42a3      	cmp	r3, r4
 800dbbc:	db01      	blt.n	800dbc2 <__sfputc_r+0x16>
 800dbbe:	290a      	cmp	r1, #10
 800dbc0:	d103      	bne.n	800dbca <__sfputc_r+0x1e>
 800dbc2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800dbc6:	f000 b9df 	b.w	800df88 <__swbuf_r>
 800dbca:	6813      	ldr	r3, [r2, #0]
 800dbcc:	1c58      	adds	r0, r3, #1
 800dbce:	6010      	str	r0, [r2, #0]
 800dbd0:	7019      	strb	r1, [r3, #0]
 800dbd2:	4608      	mov	r0, r1
 800dbd4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800dbd8:	4770      	bx	lr

0800dbda <__sfputs_r>:
 800dbda:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dbdc:	4606      	mov	r6, r0
 800dbde:	460f      	mov	r7, r1
 800dbe0:	4614      	mov	r4, r2
 800dbe2:	18d5      	adds	r5, r2, r3
 800dbe4:	42ac      	cmp	r4, r5
 800dbe6:	d101      	bne.n	800dbec <__sfputs_r+0x12>
 800dbe8:	2000      	movs	r0, #0
 800dbea:	e007      	b.n	800dbfc <__sfputs_r+0x22>
 800dbec:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dbf0:	463a      	mov	r2, r7
 800dbf2:	4630      	mov	r0, r6
 800dbf4:	f7ff ffda 	bl	800dbac <__sfputc_r>
 800dbf8:	1c43      	adds	r3, r0, #1
 800dbfa:	d1f3      	bne.n	800dbe4 <__sfputs_r+0xa>
 800dbfc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800dc00 <_vfiprintf_r>:
 800dc00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc04:	460d      	mov	r5, r1
 800dc06:	b09d      	sub	sp, #116	@ 0x74
 800dc08:	4614      	mov	r4, r2
 800dc0a:	4698      	mov	r8, r3
 800dc0c:	4606      	mov	r6, r0
 800dc0e:	b118      	cbz	r0, 800dc18 <_vfiprintf_r+0x18>
 800dc10:	6a03      	ldr	r3, [r0, #32]
 800dc12:	b90b      	cbnz	r3, 800dc18 <_vfiprintf_r+0x18>
 800dc14:	f7fe f9ea 	bl	800bfec <__sinit>
 800dc18:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800dc1a:	07d9      	lsls	r1, r3, #31
 800dc1c:	d405      	bmi.n	800dc2a <_vfiprintf_r+0x2a>
 800dc1e:	89ab      	ldrh	r3, [r5, #12]
 800dc20:	059a      	lsls	r2, r3, #22
 800dc22:	d402      	bmi.n	800dc2a <_vfiprintf_r+0x2a>
 800dc24:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800dc26:	f7fe fb7e 	bl	800c326 <__retarget_lock_acquire_recursive>
 800dc2a:	89ab      	ldrh	r3, [r5, #12]
 800dc2c:	071b      	lsls	r3, r3, #28
 800dc2e:	d501      	bpl.n	800dc34 <_vfiprintf_r+0x34>
 800dc30:	692b      	ldr	r3, [r5, #16]
 800dc32:	b99b      	cbnz	r3, 800dc5c <_vfiprintf_r+0x5c>
 800dc34:	4629      	mov	r1, r5
 800dc36:	4630      	mov	r0, r6
 800dc38:	f000 f9e4 	bl	800e004 <__swsetup_r>
 800dc3c:	b170      	cbz	r0, 800dc5c <_vfiprintf_r+0x5c>
 800dc3e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800dc40:	07dc      	lsls	r4, r3, #31
 800dc42:	d504      	bpl.n	800dc4e <_vfiprintf_r+0x4e>
 800dc44:	f04f 30ff 	mov.w	r0, #4294967295
 800dc48:	b01d      	add	sp, #116	@ 0x74
 800dc4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc4e:	89ab      	ldrh	r3, [r5, #12]
 800dc50:	0598      	lsls	r0, r3, #22
 800dc52:	d4f7      	bmi.n	800dc44 <_vfiprintf_r+0x44>
 800dc54:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800dc56:	f7fe fb67 	bl	800c328 <__retarget_lock_release_recursive>
 800dc5a:	e7f3      	b.n	800dc44 <_vfiprintf_r+0x44>
 800dc5c:	2300      	movs	r3, #0
 800dc5e:	9309      	str	r3, [sp, #36]	@ 0x24
 800dc60:	2320      	movs	r3, #32
 800dc62:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800dc66:	f8cd 800c 	str.w	r8, [sp, #12]
 800dc6a:	2330      	movs	r3, #48	@ 0x30
 800dc6c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800de1c <_vfiprintf_r+0x21c>
 800dc70:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800dc74:	f04f 0901 	mov.w	r9, #1
 800dc78:	4623      	mov	r3, r4
 800dc7a:	469a      	mov	sl, r3
 800dc7c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dc80:	b10a      	cbz	r2, 800dc86 <_vfiprintf_r+0x86>
 800dc82:	2a25      	cmp	r2, #37	@ 0x25
 800dc84:	d1f9      	bne.n	800dc7a <_vfiprintf_r+0x7a>
 800dc86:	ebba 0b04 	subs.w	fp, sl, r4
 800dc8a:	d00b      	beq.n	800dca4 <_vfiprintf_r+0xa4>
 800dc8c:	465b      	mov	r3, fp
 800dc8e:	4622      	mov	r2, r4
 800dc90:	4629      	mov	r1, r5
 800dc92:	4630      	mov	r0, r6
 800dc94:	f7ff ffa1 	bl	800dbda <__sfputs_r>
 800dc98:	3001      	adds	r0, #1
 800dc9a:	f000 80a7 	beq.w	800ddec <_vfiprintf_r+0x1ec>
 800dc9e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dca0:	445a      	add	r2, fp
 800dca2:	9209      	str	r2, [sp, #36]	@ 0x24
 800dca4:	f89a 3000 	ldrb.w	r3, [sl]
 800dca8:	2b00      	cmp	r3, #0
 800dcaa:	f000 809f 	beq.w	800ddec <_vfiprintf_r+0x1ec>
 800dcae:	2300      	movs	r3, #0
 800dcb0:	f04f 32ff 	mov.w	r2, #4294967295
 800dcb4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800dcb8:	f10a 0a01 	add.w	sl, sl, #1
 800dcbc:	9304      	str	r3, [sp, #16]
 800dcbe:	9307      	str	r3, [sp, #28]
 800dcc0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800dcc4:	931a      	str	r3, [sp, #104]	@ 0x68
 800dcc6:	4654      	mov	r4, sl
 800dcc8:	2205      	movs	r2, #5
 800dcca:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dcce:	4853      	ldr	r0, [pc, #332]	@ (800de1c <_vfiprintf_r+0x21c>)
 800dcd0:	f7f2 fa96 	bl	8000200 <memchr>
 800dcd4:	9a04      	ldr	r2, [sp, #16]
 800dcd6:	b9d8      	cbnz	r0, 800dd10 <_vfiprintf_r+0x110>
 800dcd8:	06d1      	lsls	r1, r2, #27
 800dcda:	bf44      	itt	mi
 800dcdc:	2320      	movmi	r3, #32
 800dcde:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800dce2:	0713      	lsls	r3, r2, #28
 800dce4:	bf44      	itt	mi
 800dce6:	232b      	movmi	r3, #43	@ 0x2b
 800dce8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800dcec:	f89a 3000 	ldrb.w	r3, [sl]
 800dcf0:	2b2a      	cmp	r3, #42	@ 0x2a
 800dcf2:	d015      	beq.n	800dd20 <_vfiprintf_r+0x120>
 800dcf4:	9a07      	ldr	r2, [sp, #28]
 800dcf6:	4654      	mov	r4, sl
 800dcf8:	2000      	movs	r0, #0
 800dcfa:	f04f 0c0a 	mov.w	ip, #10
 800dcfe:	4621      	mov	r1, r4
 800dd00:	f811 3b01 	ldrb.w	r3, [r1], #1
 800dd04:	3b30      	subs	r3, #48	@ 0x30
 800dd06:	2b09      	cmp	r3, #9
 800dd08:	d94b      	bls.n	800dda2 <_vfiprintf_r+0x1a2>
 800dd0a:	b1b0      	cbz	r0, 800dd3a <_vfiprintf_r+0x13a>
 800dd0c:	9207      	str	r2, [sp, #28]
 800dd0e:	e014      	b.n	800dd3a <_vfiprintf_r+0x13a>
 800dd10:	eba0 0308 	sub.w	r3, r0, r8
 800dd14:	fa09 f303 	lsl.w	r3, r9, r3
 800dd18:	4313      	orrs	r3, r2
 800dd1a:	9304      	str	r3, [sp, #16]
 800dd1c:	46a2      	mov	sl, r4
 800dd1e:	e7d2      	b.n	800dcc6 <_vfiprintf_r+0xc6>
 800dd20:	9b03      	ldr	r3, [sp, #12]
 800dd22:	1d19      	adds	r1, r3, #4
 800dd24:	681b      	ldr	r3, [r3, #0]
 800dd26:	9103      	str	r1, [sp, #12]
 800dd28:	2b00      	cmp	r3, #0
 800dd2a:	bfbb      	ittet	lt
 800dd2c:	425b      	neglt	r3, r3
 800dd2e:	f042 0202 	orrlt.w	r2, r2, #2
 800dd32:	9307      	strge	r3, [sp, #28]
 800dd34:	9307      	strlt	r3, [sp, #28]
 800dd36:	bfb8      	it	lt
 800dd38:	9204      	strlt	r2, [sp, #16]
 800dd3a:	7823      	ldrb	r3, [r4, #0]
 800dd3c:	2b2e      	cmp	r3, #46	@ 0x2e
 800dd3e:	d10a      	bne.n	800dd56 <_vfiprintf_r+0x156>
 800dd40:	7863      	ldrb	r3, [r4, #1]
 800dd42:	2b2a      	cmp	r3, #42	@ 0x2a
 800dd44:	d132      	bne.n	800ddac <_vfiprintf_r+0x1ac>
 800dd46:	9b03      	ldr	r3, [sp, #12]
 800dd48:	1d1a      	adds	r2, r3, #4
 800dd4a:	681b      	ldr	r3, [r3, #0]
 800dd4c:	9203      	str	r2, [sp, #12]
 800dd4e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800dd52:	3402      	adds	r4, #2
 800dd54:	9305      	str	r3, [sp, #20]
 800dd56:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800de2c <_vfiprintf_r+0x22c>
 800dd5a:	7821      	ldrb	r1, [r4, #0]
 800dd5c:	2203      	movs	r2, #3
 800dd5e:	4650      	mov	r0, sl
 800dd60:	f7f2 fa4e 	bl	8000200 <memchr>
 800dd64:	b138      	cbz	r0, 800dd76 <_vfiprintf_r+0x176>
 800dd66:	9b04      	ldr	r3, [sp, #16]
 800dd68:	eba0 000a 	sub.w	r0, r0, sl
 800dd6c:	2240      	movs	r2, #64	@ 0x40
 800dd6e:	4082      	lsls	r2, r0
 800dd70:	4313      	orrs	r3, r2
 800dd72:	3401      	adds	r4, #1
 800dd74:	9304      	str	r3, [sp, #16]
 800dd76:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dd7a:	4829      	ldr	r0, [pc, #164]	@ (800de20 <_vfiprintf_r+0x220>)
 800dd7c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800dd80:	2206      	movs	r2, #6
 800dd82:	f7f2 fa3d 	bl	8000200 <memchr>
 800dd86:	2800      	cmp	r0, #0
 800dd88:	d03f      	beq.n	800de0a <_vfiprintf_r+0x20a>
 800dd8a:	4b26      	ldr	r3, [pc, #152]	@ (800de24 <_vfiprintf_r+0x224>)
 800dd8c:	bb1b      	cbnz	r3, 800ddd6 <_vfiprintf_r+0x1d6>
 800dd8e:	9b03      	ldr	r3, [sp, #12]
 800dd90:	3307      	adds	r3, #7
 800dd92:	f023 0307 	bic.w	r3, r3, #7
 800dd96:	3308      	adds	r3, #8
 800dd98:	9303      	str	r3, [sp, #12]
 800dd9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dd9c:	443b      	add	r3, r7
 800dd9e:	9309      	str	r3, [sp, #36]	@ 0x24
 800dda0:	e76a      	b.n	800dc78 <_vfiprintf_r+0x78>
 800dda2:	fb0c 3202 	mla	r2, ip, r2, r3
 800dda6:	460c      	mov	r4, r1
 800dda8:	2001      	movs	r0, #1
 800ddaa:	e7a8      	b.n	800dcfe <_vfiprintf_r+0xfe>
 800ddac:	2300      	movs	r3, #0
 800ddae:	3401      	adds	r4, #1
 800ddb0:	9305      	str	r3, [sp, #20]
 800ddb2:	4619      	mov	r1, r3
 800ddb4:	f04f 0c0a 	mov.w	ip, #10
 800ddb8:	4620      	mov	r0, r4
 800ddba:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ddbe:	3a30      	subs	r2, #48	@ 0x30
 800ddc0:	2a09      	cmp	r2, #9
 800ddc2:	d903      	bls.n	800ddcc <_vfiprintf_r+0x1cc>
 800ddc4:	2b00      	cmp	r3, #0
 800ddc6:	d0c6      	beq.n	800dd56 <_vfiprintf_r+0x156>
 800ddc8:	9105      	str	r1, [sp, #20]
 800ddca:	e7c4      	b.n	800dd56 <_vfiprintf_r+0x156>
 800ddcc:	fb0c 2101 	mla	r1, ip, r1, r2
 800ddd0:	4604      	mov	r4, r0
 800ddd2:	2301      	movs	r3, #1
 800ddd4:	e7f0      	b.n	800ddb8 <_vfiprintf_r+0x1b8>
 800ddd6:	ab03      	add	r3, sp, #12
 800ddd8:	9300      	str	r3, [sp, #0]
 800ddda:	462a      	mov	r2, r5
 800dddc:	4b12      	ldr	r3, [pc, #72]	@ (800de28 <_vfiprintf_r+0x228>)
 800ddde:	a904      	add	r1, sp, #16
 800dde0:	4630      	mov	r0, r6
 800dde2:	f7fd fcc1 	bl	800b768 <_printf_float>
 800dde6:	4607      	mov	r7, r0
 800dde8:	1c78      	adds	r0, r7, #1
 800ddea:	d1d6      	bne.n	800dd9a <_vfiprintf_r+0x19a>
 800ddec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ddee:	07d9      	lsls	r1, r3, #31
 800ddf0:	d405      	bmi.n	800ddfe <_vfiprintf_r+0x1fe>
 800ddf2:	89ab      	ldrh	r3, [r5, #12]
 800ddf4:	059a      	lsls	r2, r3, #22
 800ddf6:	d402      	bmi.n	800ddfe <_vfiprintf_r+0x1fe>
 800ddf8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ddfa:	f7fe fa95 	bl	800c328 <__retarget_lock_release_recursive>
 800ddfe:	89ab      	ldrh	r3, [r5, #12]
 800de00:	065b      	lsls	r3, r3, #25
 800de02:	f53f af1f 	bmi.w	800dc44 <_vfiprintf_r+0x44>
 800de06:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800de08:	e71e      	b.n	800dc48 <_vfiprintf_r+0x48>
 800de0a:	ab03      	add	r3, sp, #12
 800de0c:	9300      	str	r3, [sp, #0]
 800de0e:	462a      	mov	r2, r5
 800de10:	4b05      	ldr	r3, [pc, #20]	@ (800de28 <_vfiprintf_r+0x228>)
 800de12:	a904      	add	r1, sp, #16
 800de14:	4630      	mov	r0, r6
 800de16:	f7fd ff3f 	bl	800bc98 <_printf_i>
 800de1a:	e7e4      	b.n	800dde6 <_vfiprintf_r+0x1e6>
 800de1c:	0800f3d2 	.word	0x0800f3d2
 800de20:	0800f3dc 	.word	0x0800f3dc
 800de24:	0800b769 	.word	0x0800b769
 800de28:	0800dbdb 	.word	0x0800dbdb
 800de2c:	0800f3d8 	.word	0x0800f3d8

0800de30 <__sflush_r>:
 800de30:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800de34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800de38:	0716      	lsls	r6, r2, #28
 800de3a:	4605      	mov	r5, r0
 800de3c:	460c      	mov	r4, r1
 800de3e:	d454      	bmi.n	800deea <__sflush_r+0xba>
 800de40:	684b      	ldr	r3, [r1, #4]
 800de42:	2b00      	cmp	r3, #0
 800de44:	dc02      	bgt.n	800de4c <__sflush_r+0x1c>
 800de46:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800de48:	2b00      	cmp	r3, #0
 800de4a:	dd48      	ble.n	800dede <__sflush_r+0xae>
 800de4c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800de4e:	2e00      	cmp	r6, #0
 800de50:	d045      	beq.n	800dede <__sflush_r+0xae>
 800de52:	2300      	movs	r3, #0
 800de54:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800de58:	682f      	ldr	r7, [r5, #0]
 800de5a:	6a21      	ldr	r1, [r4, #32]
 800de5c:	602b      	str	r3, [r5, #0]
 800de5e:	d030      	beq.n	800dec2 <__sflush_r+0x92>
 800de60:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800de62:	89a3      	ldrh	r3, [r4, #12]
 800de64:	0759      	lsls	r1, r3, #29
 800de66:	d505      	bpl.n	800de74 <__sflush_r+0x44>
 800de68:	6863      	ldr	r3, [r4, #4]
 800de6a:	1ad2      	subs	r2, r2, r3
 800de6c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800de6e:	b10b      	cbz	r3, 800de74 <__sflush_r+0x44>
 800de70:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800de72:	1ad2      	subs	r2, r2, r3
 800de74:	2300      	movs	r3, #0
 800de76:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800de78:	6a21      	ldr	r1, [r4, #32]
 800de7a:	4628      	mov	r0, r5
 800de7c:	47b0      	blx	r6
 800de7e:	1c43      	adds	r3, r0, #1
 800de80:	89a3      	ldrh	r3, [r4, #12]
 800de82:	d106      	bne.n	800de92 <__sflush_r+0x62>
 800de84:	6829      	ldr	r1, [r5, #0]
 800de86:	291d      	cmp	r1, #29
 800de88:	d82b      	bhi.n	800dee2 <__sflush_r+0xb2>
 800de8a:	4a2a      	ldr	r2, [pc, #168]	@ (800df34 <__sflush_r+0x104>)
 800de8c:	40ca      	lsrs	r2, r1
 800de8e:	07d6      	lsls	r6, r2, #31
 800de90:	d527      	bpl.n	800dee2 <__sflush_r+0xb2>
 800de92:	2200      	movs	r2, #0
 800de94:	6062      	str	r2, [r4, #4]
 800de96:	04d9      	lsls	r1, r3, #19
 800de98:	6922      	ldr	r2, [r4, #16]
 800de9a:	6022      	str	r2, [r4, #0]
 800de9c:	d504      	bpl.n	800dea8 <__sflush_r+0x78>
 800de9e:	1c42      	adds	r2, r0, #1
 800dea0:	d101      	bne.n	800dea6 <__sflush_r+0x76>
 800dea2:	682b      	ldr	r3, [r5, #0]
 800dea4:	b903      	cbnz	r3, 800dea8 <__sflush_r+0x78>
 800dea6:	6560      	str	r0, [r4, #84]	@ 0x54
 800dea8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800deaa:	602f      	str	r7, [r5, #0]
 800deac:	b1b9      	cbz	r1, 800dede <__sflush_r+0xae>
 800deae:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800deb2:	4299      	cmp	r1, r3
 800deb4:	d002      	beq.n	800debc <__sflush_r+0x8c>
 800deb6:	4628      	mov	r0, r5
 800deb8:	f7ff f8a6 	bl	800d008 <_free_r>
 800debc:	2300      	movs	r3, #0
 800debe:	6363      	str	r3, [r4, #52]	@ 0x34
 800dec0:	e00d      	b.n	800dede <__sflush_r+0xae>
 800dec2:	2301      	movs	r3, #1
 800dec4:	4628      	mov	r0, r5
 800dec6:	47b0      	blx	r6
 800dec8:	4602      	mov	r2, r0
 800deca:	1c50      	adds	r0, r2, #1
 800decc:	d1c9      	bne.n	800de62 <__sflush_r+0x32>
 800dece:	682b      	ldr	r3, [r5, #0]
 800ded0:	2b00      	cmp	r3, #0
 800ded2:	d0c6      	beq.n	800de62 <__sflush_r+0x32>
 800ded4:	2b1d      	cmp	r3, #29
 800ded6:	d001      	beq.n	800dedc <__sflush_r+0xac>
 800ded8:	2b16      	cmp	r3, #22
 800deda:	d11e      	bne.n	800df1a <__sflush_r+0xea>
 800dedc:	602f      	str	r7, [r5, #0]
 800dede:	2000      	movs	r0, #0
 800dee0:	e022      	b.n	800df28 <__sflush_r+0xf8>
 800dee2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dee6:	b21b      	sxth	r3, r3
 800dee8:	e01b      	b.n	800df22 <__sflush_r+0xf2>
 800deea:	690f      	ldr	r7, [r1, #16]
 800deec:	2f00      	cmp	r7, #0
 800deee:	d0f6      	beq.n	800dede <__sflush_r+0xae>
 800def0:	0793      	lsls	r3, r2, #30
 800def2:	680e      	ldr	r6, [r1, #0]
 800def4:	bf08      	it	eq
 800def6:	694b      	ldreq	r3, [r1, #20]
 800def8:	600f      	str	r7, [r1, #0]
 800defa:	bf18      	it	ne
 800defc:	2300      	movne	r3, #0
 800defe:	eba6 0807 	sub.w	r8, r6, r7
 800df02:	608b      	str	r3, [r1, #8]
 800df04:	f1b8 0f00 	cmp.w	r8, #0
 800df08:	dde9      	ble.n	800dede <__sflush_r+0xae>
 800df0a:	6a21      	ldr	r1, [r4, #32]
 800df0c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800df0e:	4643      	mov	r3, r8
 800df10:	463a      	mov	r2, r7
 800df12:	4628      	mov	r0, r5
 800df14:	47b0      	blx	r6
 800df16:	2800      	cmp	r0, #0
 800df18:	dc08      	bgt.n	800df2c <__sflush_r+0xfc>
 800df1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800df1e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800df22:	81a3      	strh	r3, [r4, #12]
 800df24:	f04f 30ff 	mov.w	r0, #4294967295
 800df28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800df2c:	4407      	add	r7, r0
 800df2e:	eba8 0800 	sub.w	r8, r8, r0
 800df32:	e7e7      	b.n	800df04 <__sflush_r+0xd4>
 800df34:	20400001 	.word	0x20400001

0800df38 <_fflush_r>:
 800df38:	b538      	push	{r3, r4, r5, lr}
 800df3a:	690b      	ldr	r3, [r1, #16]
 800df3c:	4605      	mov	r5, r0
 800df3e:	460c      	mov	r4, r1
 800df40:	b913      	cbnz	r3, 800df48 <_fflush_r+0x10>
 800df42:	2500      	movs	r5, #0
 800df44:	4628      	mov	r0, r5
 800df46:	bd38      	pop	{r3, r4, r5, pc}
 800df48:	b118      	cbz	r0, 800df52 <_fflush_r+0x1a>
 800df4a:	6a03      	ldr	r3, [r0, #32]
 800df4c:	b90b      	cbnz	r3, 800df52 <_fflush_r+0x1a>
 800df4e:	f7fe f84d 	bl	800bfec <__sinit>
 800df52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800df56:	2b00      	cmp	r3, #0
 800df58:	d0f3      	beq.n	800df42 <_fflush_r+0xa>
 800df5a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800df5c:	07d0      	lsls	r0, r2, #31
 800df5e:	d404      	bmi.n	800df6a <_fflush_r+0x32>
 800df60:	0599      	lsls	r1, r3, #22
 800df62:	d402      	bmi.n	800df6a <_fflush_r+0x32>
 800df64:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800df66:	f7fe f9de 	bl	800c326 <__retarget_lock_acquire_recursive>
 800df6a:	4628      	mov	r0, r5
 800df6c:	4621      	mov	r1, r4
 800df6e:	f7ff ff5f 	bl	800de30 <__sflush_r>
 800df72:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800df74:	07da      	lsls	r2, r3, #31
 800df76:	4605      	mov	r5, r0
 800df78:	d4e4      	bmi.n	800df44 <_fflush_r+0xc>
 800df7a:	89a3      	ldrh	r3, [r4, #12]
 800df7c:	059b      	lsls	r3, r3, #22
 800df7e:	d4e1      	bmi.n	800df44 <_fflush_r+0xc>
 800df80:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800df82:	f7fe f9d1 	bl	800c328 <__retarget_lock_release_recursive>
 800df86:	e7dd      	b.n	800df44 <_fflush_r+0xc>

0800df88 <__swbuf_r>:
 800df88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800df8a:	460e      	mov	r6, r1
 800df8c:	4614      	mov	r4, r2
 800df8e:	4605      	mov	r5, r0
 800df90:	b118      	cbz	r0, 800df9a <__swbuf_r+0x12>
 800df92:	6a03      	ldr	r3, [r0, #32]
 800df94:	b90b      	cbnz	r3, 800df9a <__swbuf_r+0x12>
 800df96:	f7fe f829 	bl	800bfec <__sinit>
 800df9a:	69a3      	ldr	r3, [r4, #24]
 800df9c:	60a3      	str	r3, [r4, #8]
 800df9e:	89a3      	ldrh	r3, [r4, #12]
 800dfa0:	071a      	lsls	r2, r3, #28
 800dfa2:	d501      	bpl.n	800dfa8 <__swbuf_r+0x20>
 800dfa4:	6923      	ldr	r3, [r4, #16]
 800dfa6:	b943      	cbnz	r3, 800dfba <__swbuf_r+0x32>
 800dfa8:	4621      	mov	r1, r4
 800dfaa:	4628      	mov	r0, r5
 800dfac:	f000 f82a 	bl	800e004 <__swsetup_r>
 800dfb0:	b118      	cbz	r0, 800dfba <__swbuf_r+0x32>
 800dfb2:	f04f 37ff 	mov.w	r7, #4294967295
 800dfb6:	4638      	mov	r0, r7
 800dfb8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dfba:	6823      	ldr	r3, [r4, #0]
 800dfbc:	6922      	ldr	r2, [r4, #16]
 800dfbe:	1a98      	subs	r0, r3, r2
 800dfc0:	6963      	ldr	r3, [r4, #20]
 800dfc2:	b2f6      	uxtb	r6, r6
 800dfc4:	4283      	cmp	r3, r0
 800dfc6:	4637      	mov	r7, r6
 800dfc8:	dc05      	bgt.n	800dfd6 <__swbuf_r+0x4e>
 800dfca:	4621      	mov	r1, r4
 800dfcc:	4628      	mov	r0, r5
 800dfce:	f7ff ffb3 	bl	800df38 <_fflush_r>
 800dfd2:	2800      	cmp	r0, #0
 800dfd4:	d1ed      	bne.n	800dfb2 <__swbuf_r+0x2a>
 800dfd6:	68a3      	ldr	r3, [r4, #8]
 800dfd8:	3b01      	subs	r3, #1
 800dfda:	60a3      	str	r3, [r4, #8]
 800dfdc:	6823      	ldr	r3, [r4, #0]
 800dfde:	1c5a      	adds	r2, r3, #1
 800dfe0:	6022      	str	r2, [r4, #0]
 800dfe2:	701e      	strb	r6, [r3, #0]
 800dfe4:	6962      	ldr	r2, [r4, #20]
 800dfe6:	1c43      	adds	r3, r0, #1
 800dfe8:	429a      	cmp	r2, r3
 800dfea:	d004      	beq.n	800dff6 <__swbuf_r+0x6e>
 800dfec:	89a3      	ldrh	r3, [r4, #12]
 800dfee:	07db      	lsls	r3, r3, #31
 800dff0:	d5e1      	bpl.n	800dfb6 <__swbuf_r+0x2e>
 800dff2:	2e0a      	cmp	r6, #10
 800dff4:	d1df      	bne.n	800dfb6 <__swbuf_r+0x2e>
 800dff6:	4621      	mov	r1, r4
 800dff8:	4628      	mov	r0, r5
 800dffa:	f7ff ff9d 	bl	800df38 <_fflush_r>
 800dffe:	2800      	cmp	r0, #0
 800e000:	d0d9      	beq.n	800dfb6 <__swbuf_r+0x2e>
 800e002:	e7d6      	b.n	800dfb2 <__swbuf_r+0x2a>

0800e004 <__swsetup_r>:
 800e004:	b538      	push	{r3, r4, r5, lr}
 800e006:	4b29      	ldr	r3, [pc, #164]	@ (800e0ac <__swsetup_r+0xa8>)
 800e008:	4605      	mov	r5, r0
 800e00a:	6818      	ldr	r0, [r3, #0]
 800e00c:	460c      	mov	r4, r1
 800e00e:	b118      	cbz	r0, 800e018 <__swsetup_r+0x14>
 800e010:	6a03      	ldr	r3, [r0, #32]
 800e012:	b90b      	cbnz	r3, 800e018 <__swsetup_r+0x14>
 800e014:	f7fd ffea 	bl	800bfec <__sinit>
 800e018:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e01c:	0719      	lsls	r1, r3, #28
 800e01e:	d422      	bmi.n	800e066 <__swsetup_r+0x62>
 800e020:	06da      	lsls	r2, r3, #27
 800e022:	d407      	bmi.n	800e034 <__swsetup_r+0x30>
 800e024:	2209      	movs	r2, #9
 800e026:	602a      	str	r2, [r5, #0]
 800e028:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e02c:	81a3      	strh	r3, [r4, #12]
 800e02e:	f04f 30ff 	mov.w	r0, #4294967295
 800e032:	e033      	b.n	800e09c <__swsetup_r+0x98>
 800e034:	0758      	lsls	r0, r3, #29
 800e036:	d512      	bpl.n	800e05e <__swsetup_r+0x5a>
 800e038:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e03a:	b141      	cbz	r1, 800e04e <__swsetup_r+0x4a>
 800e03c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e040:	4299      	cmp	r1, r3
 800e042:	d002      	beq.n	800e04a <__swsetup_r+0x46>
 800e044:	4628      	mov	r0, r5
 800e046:	f7fe ffdf 	bl	800d008 <_free_r>
 800e04a:	2300      	movs	r3, #0
 800e04c:	6363      	str	r3, [r4, #52]	@ 0x34
 800e04e:	89a3      	ldrh	r3, [r4, #12]
 800e050:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e054:	81a3      	strh	r3, [r4, #12]
 800e056:	2300      	movs	r3, #0
 800e058:	6063      	str	r3, [r4, #4]
 800e05a:	6923      	ldr	r3, [r4, #16]
 800e05c:	6023      	str	r3, [r4, #0]
 800e05e:	89a3      	ldrh	r3, [r4, #12]
 800e060:	f043 0308 	orr.w	r3, r3, #8
 800e064:	81a3      	strh	r3, [r4, #12]
 800e066:	6923      	ldr	r3, [r4, #16]
 800e068:	b94b      	cbnz	r3, 800e07e <__swsetup_r+0x7a>
 800e06a:	89a3      	ldrh	r3, [r4, #12]
 800e06c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e070:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e074:	d003      	beq.n	800e07e <__swsetup_r+0x7a>
 800e076:	4621      	mov	r1, r4
 800e078:	4628      	mov	r0, r5
 800e07a:	f000 f8fb 	bl	800e274 <__smakebuf_r>
 800e07e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e082:	f013 0201 	ands.w	r2, r3, #1
 800e086:	d00a      	beq.n	800e09e <__swsetup_r+0x9a>
 800e088:	2200      	movs	r2, #0
 800e08a:	60a2      	str	r2, [r4, #8]
 800e08c:	6962      	ldr	r2, [r4, #20]
 800e08e:	4252      	negs	r2, r2
 800e090:	61a2      	str	r2, [r4, #24]
 800e092:	6922      	ldr	r2, [r4, #16]
 800e094:	b942      	cbnz	r2, 800e0a8 <__swsetup_r+0xa4>
 800e096:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e09a:	d1c5      	bne.n	800e028 <__swsetup_r+0x24>
 800e09c:	bd38      	pop	{r3, r4, r5, pc}
 800e09e:	0799      	lsls	r1, r3, #30
 800e0a0:	bf58      	it	pl
 800e0a2:	6962      	ldrpl	r2, [r4, #20]
 800e0a4:	60a2      	str	r2, [r4, #8]
 800e0a6:	e7f4      	b.n	800e092 <__swsetup_r+0x8e>
 800e0a8:	2000      	movs	r0, #0
 800e0aa:	e7f7      	b.n	800e09c <__swsetup_r+0x98>
 800e0ac:	200000e8 	.word	0x200000e8

0800e0b0 <memmove>:
 800e0b0:	4288      	cmp	r0, r1
 800e0b2:	b510      	push	{r4, lr}
 800e0b4:	eb01 0402 	add.w	r4, r1, r2
 800e0b8:	d902      	bls.n	800e0c0 <memmove+0x10>
 800e0ba:	4284      	cmp	r4, r0
 800e0bc:	4623      	mov	r3, r4
 800e0be:	d807      	bhi.n	800e0d0 <memmove+0x20>
 800e0c0:	1e43      	subs	r3, r0, #1
 800e0c2:	42a1      	cmp	r1, r4
 800e0c4:	d008      	beq.n	800e0d8 <memmove+0x28>
 800e0c6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e0ca:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e0ce:	e7f8      	b.n	800e0c2 <memmove+0x12>
 800e0d0:	4402      	add	r2, r0
 800e0d2:	4601      	mov	r1, r0
 800e0d4:	428a      	cmp	r2, r1
 800e0d6:	d100      	bne.n	800e0da <memmove+0x2a>
 800e0d8:	bd10      	pop	{r4, pc}
 800e0da:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e0de:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e0e2:	e7f7      	b.n	800e0d4 <memmove+0x24>

0800e0e4 <_sbrk_r>:
 800e0e4:	b538      	push	{r3, r4, r5, lr}
 800e0e6:	4d06      	ldr	r5, [pc, #24]	@ (800e100 <_sbrk_r+0x1c>)
 800e0e8:	2300      	movs	r3, #0
 800e0ea:	4604      	mov	r4, r0
 800e0ec:	4608      	mov	r0, r1
 800e0ee:	602b      	str	r3, [r5, #0]
 800e0f0:	f7f5 ff2a 	bl	8003f48 <_sbrk>
 800e0f4:	1c43      	adds	r3, r0, #1
 800e0f6:	d102      	bne.n	800e0fe <_sbrk_r+0x1a>
 800e0f8:	682b      	ldr	r3, [r5, #0]
 800e0fa:	b103      	cbz	r3, 800e0fe <_sbrk_r+0x1a>
 800e0fc:	6023      	str	r3, [r4, #0]
 800e0fe:	bd38      	pop	{r3, r4, r5, pc}
 800e100:	20008b6c 	.word	0x20008b6c

0800e104 <__assert_func>:
 800e104:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e106:	4614      	mov	r4, r2
 800e108:	461a      	mov	r2, r3
 800e10a:	4b09      	ldr	r3, [pc, #36]	@ (800e130 <__assert_func+0x2c>)
 800e10c:	681b      	ldr	r3, [r3, #0]
 800e10e:	4605      	mov	r5, r0
 800e110:	68d8      	ldr	r0, [r3, #12]
 800e112:	b14c      	cbz	r4, 800e128 <__assert_func+0x24>
 800e114:	4b07      	ldr	r3, [pc, #28]	@ (800e134 <__assert_func+0x30>)
 800e116:	9100      	str	r1, [sp, #0]
 800e118:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e11c:	4906      	ldr	r1, [pc, #24]	@ (800e138 <__assert_func+0x34>)
 800e11e:	462b      	mov	r3, r5
 800e120:	f000 f870 	bl	800e204 <fiprintf>
 800e124:	f000 f904 	bl	800e330 <abort>
 800e128:	4b04      	ldr	r3, [pc, #16]	@ (800e13c <__assert_func+0x38>)
 800e12a:	461c      	mov	r4, r3
 800e12c:	e7f3      	b.n	800e116 <__assert_func+0x12>
 800e12e:	bf00      	nop
 800e130:	200000e8 	.word	0x200000e8
 800e134:	0800f3ed 	.word	0x0800f3ed
 800e138:	0800f3fa 	.word	0x0800f3fa
 800e13c:	0800f428 	.word	0x0800f428

0800e140 <_calloc_r>:
 800e140:	b570      	push	{r4, r5, r6, lr}
 800e142:	fba1 5402 	umull	r5, r4, r1, r2
 800e146:	b934      	cbnz	r4, 800e156 <_calloc_r+0x16>
 800e148:	4629      	mov	r1, r5
 800e14a:	f7fe ffd1 	bl	800d0f0 <_malloc_r>
 800e14e:	4606      	mov	r6, r0
 800e150:	b928      	cbnz	r0, 800e15e <_calloc_r+0x1e>
 800e152:	4630      	mov	r0, r6
 800e154:	bd70      	pop	{r4, r5, r6, pc}
 800e156:	220c      	movs	r2, #12
 800e158:	6002      	str	r2, [r0, #0]
 800e15a:	2600      	movs	r6, #0
 800e15c:	e7f9      	b.n	800e152 <_calloc_r+0x12>
 800e15e:	462a      	mov	r2, r5
 800e160:	4621      	mov	r1, r4
 800e162:	f7fe f804 	bl	800c16e <memset>
 800e166:	e7f4      	b.n	800e152 <_calloc_r+0x12>

0800e168 <__ascii_mbtowc>:
 800e168:	b082      	sub	sp, #8
 800e16a:	b901      	cbnz	r1, 800e16e <__ascii_mbtowc+0x6>
 800e16c:	a901      	add	r1, sp, #4
 800e16e:	b142      	cbz	r2, 800e182 <__ascii_mbtowc+0x1a>
 800e170:	b14b      	cbz	r3, 800e186 <__ascii_mbtowc+0x1e>
 800e172:	7813      	ldrb	r3, [r2, #0]
 800e174:	600b      	str	r3, [r1, #0]
 800e176:	7812      	ldrb	r2, [r2, #0]
 800e178:	1e10      	subs	r0, r2, #0
 800e17a:	bf18      	it	ne
 800e17c:	2001      	movne	r0, #1
 800e17e:	b002      	add	sp, #8
 800e180:	4770      	bx	lr
 800e182:	4610      	mov	r0, r2
 800e184:	e7fb      	b.n	800e17e <__ascii_mbtowc+0x16>
 800e186:	f06f 0001 	mvn.w	r0, #1
 800e18a:	e7f8      	b.n	800e17e <__ascii_mbtowc+0x16>

0800e18c <_realloc_r>:
 800e18c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e190:	4607      	mov	r7, r0
 800e192:	4614      	mov	r4, r2
 800e194:	460d      	mov	r5, r1
 800e196:	b921      	cbnz	r1, 800e1a2 <_realloc_r+0x16>
 800e198:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e19c:	4611      	mov	r1, r2
 800e19e:	f7fe bfa7 	b.w	800d0f0 <_malloc_r>
 800e1a2:	b92a      	cbnz	r2, 800e1b0 <_realloc_r+0x24>
 800e1a4:	f7fe ff30 	bl	800d008 <_free_r>
 800e1a8:	4625      	mov	r5, r4
 800e1aa:	4628      	mov	r0, r5
 800e1ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e1b0:	f000 f8c5 	bl	800e33e <_malloc_usable_size_r>
 800e1b4:	4284      	cmp	r4, r0
 800e1b6:	4606      	mov	r6, r0
 800e1b8:	d802      	bhi.n	800e1c0 <_realloc_r+0x34>
 800e1ba:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e1be:	d8f4      	bhi.n	800e1aa <_realloc_r+0x1e>
 800e1c0:	4621      	mov	r1, r4
 800e1c2:	4638      	mov	r0, r7
 800e1c4:	f7fe ff94 	bl	800d0f0 <_malloc_r>
 800e1c8:	4680      	mov	r8, r0
 800e1ca:	b908      	cbnz	r0, 800e1d0 <_realloc_r+0x44>
 800e1cc:	4645      	mov	r5, r8
 800e1ce:	e7ec      	b.n	800e1aa <_realloc_r+0x1e>
 800e1d0:	42b4      	cmp	r4, r6
 800e1d2:	4622      	mov	r2, r4
 800e1d4:	4629      	mov	r1, r5
 800e1d6:	bf28      	it	cs
 800e1d8:	4632      	movcs	r2, r6
 800e1da:	f7fe f8ae 	bl	800c33a <memcpy>
 800e1de:	4629      	mov	r1, r5
 800e1e0:	4638      	mov	r0, r7
 800e1e2:	f7fe ff11 	bl	800d008 <_free_r>
 800e1e6:	e7f1      	b.n	800e1cc <_realloc_r+0x40>

0800e1e8 <__ascii_wctomb>:
 800e1e8:	4603      	mov	r3, r0
 800e1ea:	4608      	mov	r0, r1
 800e1ec:	b141      	cbz	r1, 800e200 <__ascii_wctomb+0x18>
 800e1ee:	2aff      	cmp	r2, #255	@ 0xff
 800e1f0:	d904      	bls.n	800e1fc <__ascii_wctomb+0x14>
 800e1f2:	228a      	movs	r2, #138	@ 0x8a
 800e1f4:	601a      	str	r2, [r3, #0]
 800e1f6:	f04f 30ff 	mov.w	r0, #4294967295
 800e1fa:	4770      	bx	lr
 800e1fc:	700a      	strb	r2, [r1, #0]
 800e1fe:	2001      	movs	r0, #1
 800e200:	4770      	bx	lr
	...

0800e204 <fiprintf>:
 800e204:	b40e      	push	{r1, r2, r3}
 800e206:	b503      	push	{r0, r1, lr}
 800e208:	4601      	mov	r1, r0
 800e20a:	ab03      	add	r3, sp, #12
 800e20c:	4805      	ldr	r0, [pc, #20]	@ (800e224 <fiprintf+0x20>)
 800e20e:	f853 2b04 	ldr.w	r2, [r3], #4
 800e212:	6800      	ldr	r0, [r0, #0]
 800e214:	9301      	str	r3, [sp, #4]
 800e216:	f7ff fcf3 	bl	800dc00 <_vfiprintf_r>
 800e21a:	b002      	add	sp, #8
 800e21c:	f85d eb04 	ldr.w	lr, [sp], #4
 800e220:	b003      	add	sp, #12
 800e222:	4770      	bx	lr
 800e224:	200000e8 	.word	0x200000e8

0800e228 <__swhatbuf_r>:
 800e228:	b570      	push	{r4, r5, r6, lr}
 800e22a:	460c      	mov	r4, r1
 800e22c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e230:	2900      	cmp	r1, #0
 800e232:	b096      	sub	sp, #88	@ 0x58
 800e234:	4615      	mov	r5, r2
 800e236:	461e      	mov	r6, r3
 800e238:	da0d      	bge.n	800e256 <__swhatbuf_r+0x2e>
 800e23a:	89a3      	ldrh	r3, [r4, #12]
 800e23c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800e240:	f04f 0100 	mov.w	r1, #0
 800e244:	bf14      	ite	ne
 800e246:	2340      	movne	r3, #64	@ 0x40
 800e248:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800e24c:	2000      	movs	r0, #0
 800e24e:	6031      	str	r1, [r6, #0]
 800e250:	602b      	str	r3, [r5, #0]
 800e252:	b016      	add	sp, #88	@ 0x58
 800e254:	bd70      	pop	{r4, r5, r6, pc}
 800e256:	466a      	mov	r2, sp
 800e258:	f000 f848 	bl	800e2ec <_fstat_r>
 800e25c:	2800      	cmp	r0, #0
 800e25e:	dbec      	blt.n	800e23a <__swhatbuf_r+0x12>
 800e260:	9901      	ldr	r1, [sp, #4]
 800e262:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800e266:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800e26a:	4259      	negs	r1, r3
 800e26c:	4159      	adcs	r1, r3
 800e26e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e272:	e7eb      	b.n	800e24c <__swhatbuf_r+0x24>

0800e274 <__smakebuf_r>:
 800e274:	898b      	ldrh	r3, [r1, #12]
 800e276:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e278:	079d      	lsls	r5, r3, #30
 800e27a:	4606      	mov	r6, r0
 800e27c:	460c      	mov	r4, r1
 800e27e:	d507      	bpl.n	800e290 <__smakebuf_r+0x1c>
 800e280:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800e284:	6023      	str	r3, [r4, #0]
 800e286:	6123      	str	r3, [r4, #16]
 800e288:	2301      	movs	r3, #1
 800e28a:	6163      	str	r3, [r4, #20]
 800e28c:	b003      	add	sp, #12
 800e28e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e290:	ab01      	add	r3, sp, #4
 800e292:	466a      	mov	r2, sp
 800e294:	f7ff ffc8 	bl	800e228 <__swhatbuf_r>
 800e298:	9f00      	ldr	r7, [sp, #0]
 800e29a:	4605      	mov	r5, r0
 800e29c:	4639      	mov	r1, r7
 800e29e:	4630      	mov	r0, r6
 800e2a0:	f7fe ff26 	bl	800d0f0 <_malloc_r>
 800e2a4:	b948      	cbnz	r0, 800e2ba <__smakebuf_r+0x46>
 800e2a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e2aa:	059a      	lsls	r2, r3, #22
 800e2ac:	d4ee      	bmi.n	800e28c <__smakebuf_r+0x18>
 800e2ae:	f023 0303 	bic.w	r3, r3, #3
 800e2b2:	f043 0302 	orr.w	r3, r3, #2
 800e2b6:	81a3      	strh	r3, [r4, #12]
 800e2b8:	e7e2      	b.n	800e280 <__smakebuf_r+0xc>
 800e2ba:	89a3      	ldrh	r3, [r4, #12]
 800e2bc:	6020      	str	r0, [r4, #0]
 800e2be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e2c2:	81a3      	strh	r3, [r4, #12]
 800e2c4:	9b01      	ldr	r3, [sp, #4]
 800e2c6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800e2ca:	b15b      	cbz	r3, 800e2e4 <__smakebuf_r+0x70>
 800e2cc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e2d0:	4630      	mov	r0, r6
 800e2d2:	f000 f81d 	bl	800e310 <_isatty_r>
 800e2d6:	b128      	cbz	r0, 800e2e4 <__smakebuf_r+0x70>
 800e2d8:	89a3      	ldrh	r3, [r4, #12]
 800e2da:	f023 0303 	bic.w	r3, r3, #3
 800e2de:	f043 0301 	orr.w	r3, r3, #1
 800e2e2:	81a3      	strh	r3, [r4, #12]
 800e2e4:	89a3      	ldrh	r3, [r4, #12]
 800e2e6:	431d      	orrs	r5, r3
 800e2e8:	81a5      	strh	r5, [r4, #12]
 800e2ea:	e7cf      	b.n	800e28c <__smakebuf_r+0x18>

0800e2ec <_fstat_r>:
 800e2ec:	b538      	push	{r3, r4, r5, lr}
 800e2ee:	4d07      	ldr	r5, [pc, #28]	@ (800e30c <_fstat_r+0x20>)
 800e2f0:	2300      	movs	r3, #0
 800e2f2:	4604      	mov	r4, r0
 800e2f4:	4608      	mov	r0, r1
 800e2f6:	4611      	mov	r1, r2
 800e2f8:	602b      	str	r3, [r5, #0]
 800e2fa:	f7f5 fdfd 	bl	8003ef8 <_fstat>
 800e2fe:	1c43      	adds	r3, r0, #1
 800e300:	d102      	bne.n	800e308 <_fstat_r+0x1c>
 800e302:	682b      	ldr	r3, [r5, #0]
 800e304:	b103      	cbz	r3, 800e308 <_fstat_r+0x1c>
 800e306:	6023      	str	r3, [r4, #0]
 800e308:	bd38      	pop	{r3, r4, r5, pc}
 800e30a:	bf00      	nop
 800e30c:	20008b6c 	.word	0x20008b6c

0800e310 <_isatty_r>:
 800e310:	b538      	push	{r3, r4, r5, lr}
 800e312:	4d06      	ldr	r5, [pc, #24]	@ (800e32c <_isatty_r+0x1c>)
 800e314:	2300      	movs	r3, #0
 800e316:	4604      	mov	r4, r0
 800e318:	4608      	mov	r0, r1
 800e31a:	602b      	str	r3, [r5, #0]
 800e31c:	f7f5 fdfc 	bl	8003f18 <_isatty>
 800e320:	1c43      	adds	r3, r0, #1
 800e322:	d102      	bne.n	800e32a <_isatty_r+0x1a>
 800e324:	682b      	ldr	r3, [r5, #0]
 800e326:	b103      	cbz	r3, 800e32a <_isatty_r+0x1a>
 800e328:	6023      	str	r3, [r4, #0]
 800e32a:	bd38      	pop	{r3, r4, r5, pc}
 800e32c:	20008b6c 	.word	0x20008b6c

0800e330 <abort>:
 800e330:	b508      	push	{r3, lr}
 800e332:	2006      	movs	r0, #6
 800e334:	f000 f834 	bl	800e3a0 <raise>
 800e338:	2001      	movs	r0, #1
 800e33a:	f7f5 fda9 	bl	8003e90 <_exit>

0800e33e <_malloc_usable_size_r>:
 800e33e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e342:	1f18      	subs	r0, r3, #4
 800e344:	2b00      	cmp	r3, #0
 800e346:	bfbc      	itt	lt
 800e348:	580b      	ldrlt	r3, [r1, r0]
 800e34a:	18c0      	addlt	r0, r0, r3
 800e34c:	4770      	bx	lr

0800e34e <_raise_r>:
 800e34e:	291f      	cmp	r1, #31
 800e350:	b538      	push	{r3, r4, r5, lr}
 800e352:	4605      	mov	r5, r0
 800e354:	460c      	mov	r4, r1
 800e356:	d904      	bls.n	800e362 <_raise_r+0x14>
 800e358:	2316      	movs	r3, #22
 800e35a:	6003      	str	r3, [r0, #0]
 800e35c:	f04f 30ff 	mov.w	r0, #4294967295
 800e360:	bd38      	pop	{r3, r4, r5, pc}
 800e362:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e364:	b112      	cbz	r2, 800e36c <_raise_r+0x1e>
 800e366:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e36a:	b94b      	cbnz	r3, 800e380 <_raise_r+0x32>
 800e36c:	4628      	mov	r0, r5
 800e36e:	f000 f831 	bl	800e3d4 <_getpid_r>
 800e372:	4622      	mov	r2, r4
 800e374:	4601      	mov	r1, r0
 800e376:	4628      	mov	r0, r5
 800e378:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e37c:	f000 b818 	b.w	800e3b0 <_kill_r>
 800e380:	2b01      	cmp	r3, #1
 800e382:	d00a      	beq.n	800e39a <_raise_r+0x4c>
 800e384:	1c59      	adds	r1, r3, #1
 800e386:	d103      	bne.n	800e390 <_raise_r+0x42>
 800e388:	2316      	movs	r3, #22
 800e38a:	6003      	str	r3, [r0, #0]
 800e38c:	2001      	movs	r0, #1
 800e38e:	e7e7      	b.n	800e360 <_raise_r+0x12>
 800e390:	2100      	movs	r1, #0
 800e392:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e396:	4620      	mov	r0, r4
 800e398:	4798      	blx	r3
 800e39a:	2000      	movs	r0, #0
 800e39c:	e7e0      	b.n	800e360 <_raise_r+0x12>
	...

0800e3a0 <raise>:
 800e3a0:	4b02      	ldr	r3, [pc, #8]	@ (800e3ac <raise+0xc>)
 800e3a2:	4601      	mov	r1, r0
 800e3a4:	6818      	ldr	r0, [r3, #0]
 800e3a6:	f7ff bfd2 	b.w	800e34e <_raise_r>
 800e3aa:	bf00      	nop
 800e3ac:	200000e8 	.word	0x200000e8

0800e3b0 <_kill_r>:
 800e3b0:	b538      	push	{r3, r4, r5, lr}
 800e3b2:	4d07      	ldr	r5, [pc, #28]	@ (800e3d0 <_kill_r+0x20>)
 800e3b4:	2300      	movs	r3, #0
 800e3b6:	4604      	mov	r4, r0
 800e3b8:	4608      	mov	r0, r1
 800e3ba:	4611      	mov	r1, r2
 800e3bc:	602b      	str	r3, [r5, #0]
 800e3be:	f7f5 fd57 	bl	8003e70 <_kill>
 800e3c2:	1c43      	adds	r3, r0, #1
 800e3c4:	d102      	bne.n	800e3cc <_kill_r+0x1c>
 800e3c6:	682b      	ldr	r3, [r5, #0]
 800e3c8:	b103      	cbz	r3, 800e3cc <_kill_r+0x1c>
 800e3ca:	6023      	str	r3, [r4, #0]
 800e3cc:	bd38      	pop	{r3, r4, r5, pc}
 800e3ce:	bf00      	nop
 800e3d0:	20008b6c 	.word	0x20008b6c

0800e3d4 <_getpid_r>:
 800e3d4:	f7f5 bd44 	b.w	8003e60 <_getpid>

0800e3d8 <cosf>:
 800e3d8:	ee10 3a10 	vmov	r3, s0
 800e3dc:	b507      	push	{r0, r1, r2, lr}
 800e3de:	4a1e      	ldr	r2, [pc, #120]	@ (800e458 <cosf+0x80>)
 800e3e0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e3e4:	4293      	cmp	r3, r2
 800e3e6:	d806      	bhi.n	800e3f6 <cosf+0x1e>
 800e3e8:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 800e45c <cosf+0x84>
 800e3ec:	b003      	add	sp, #12
 800e3ee:	f85d eb04 	ldr.w	lr, [sp], #4
 800e3f2:	f000 b87b 	b.w	800e4ec <__kernel_cosf>
 800e3f6:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800e3fa:	d304      	bcc.n	800e406 <cosf+0x2e>
 800e3fc:	ee30 0a40 	vsub.f32	s0, s0, s0
 800e400:	b003      	add	sp, #12
 800e402:	f85d fb04 	ldr.w	pc, [sp], #4
 800e406:	4668      	mov	r0, sp
 800e408:	f000 f910 	bl	800e62c <__ieee754_rem_pio2f>
 800e40c:	f000 0003 	and.w	r0, r0, #3
 800e410:	2801      	cmp	r0, #1
 800e412:	d009      	beq.n	800e428 <cosf+0x50>
 800e414:	2802      	cmp	r0, #2
 800e416:	d010      	beq.n	800e43a <cosf+0x62>
 800e418:	b9b0      	cbnz	r0, 800e448 <cosf+0x70>
 800e41a:	eddd 0a01 	vldr	s1, [sp, #4]
 800e41e:	ed9d 0a00 	vldr	s0, [sp]
 800e422:	f000 f863 	bl	800e4ec <__kernel_cosf>
 800e426:	e7eb      	b.n	800e400 <cosf+0x28>
 800e428:	eddd 0a01 	vldr	s1, [sp, #4]
 800e42c:	ed9d 0a00 	vldr	s0, [sp]
 800e430:	f000 f8b4 	bl	800e59c <__kernel_sinf>
 800e434:	eeb1 0a40 	vneg.f32	s0, s0
 800e438:	e7e2      	b.n	800e400 <cosf+0x28>
 800e43a:	eddd 0a01 	vldr	s1, [sp, #4]
 800e43e:	ed9d 0a00 	vldr	s0, [sp]
 800e442:	f000 f853 	bl	800e4ec <__kernel_cosf>
 800e446:	e7f5      	b.n	800e434 <cosf+0x5c>
 800e448:	eddd 0a01 	vldr	s1, [sp, #4]
 800e44c:	ed9d 0a00 	vldr	s0, [sp]
 800e450:	2001      	movs	r0, #1
 800e452:	f000 f8a3 	bl	800e59c <__kernel_sinf>
 800e456:	e7d3      	b.n	800e400 <cosf+0x28>
 800e458:	3f490fd8 	.word	0x3f490fd8
 800e45c:	00000000 	.word	0x00000000

0800e460 <sinf>:
 800e460:	ee10 3a10 	vmov	r3, s0
 800e464:	b507      	push	{r0, r1, r2, lr}
 800e466:	4a1f      	ldr	r2, [pc, #124]	@ (800e4e4 <sinf+0x84>)
 800e468:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e46c:	4293      	cmp	r3, r2
 800e46e:	d807      	bhi.n	800e480 <sinf+0x20>
 800e470:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 800e4e8 <sinf+0x88>
 800e474:	2000      	movs	r0, #0
 800e476:	b003      	add	sp, #12
 800e478:	f85d eb04 	ldr.w	lr, [sp], #4
 800e47c:	f000 b88e 	b.w	800e59c <__kernel_sinf>
 800e480:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800e484:	d304      	bcc.n	800e490 <sinf+0x30>
 800e486:	ee30 0a40 	vsub.f32	s0, s0, s0
 800e48a:	b003      	add	sp, #12
 800e48c:	f85d fb04 	ldr.w	pc, [sp], #4
 800e490:	4668      	mov	r0, sp
 800e492:	f000 f8cb 	bl	800e62c <__ieee754_rem_pio2f>
 800e496:	f000 0003 	and.w	r0, r0, #3
 800e49a:	2801      	cmp	r0, #1
 800e49c:	d00a      	beq.n	800e4b4 <sinf+0x54>
 800e49e:	2802      	cmp	r0, #2
 800e4a0:	d00f      	beq.n	800e4c2 <sinf+0x62>
 800e4a2:	b9c0      	cbnz	r0, 800e4d6 <sinf+0x76>
 800e4a4:	eddd 0a01 	vldr	s1, [sp, #4]
 800e4a8:	ed9d 0a00 	vldr	s0, [sp]
 800e4ac:	2001      	movs	r0, #1
 800e4ae:	f000 f875 	bl	800e59c <__kernel_sinf>
 800e4b2:	e7ea      	b.n	800e48a <sinf+0x2a>
 800e4b4:	eddd 0a01 	vldr	s1, [sp, #4]
 800e4b8:	ed9d 0a00 	vldr	s0, [sp]
 800e4bc:	f000 f816 	bl	800e4ec <__kernel_cosf>
 800e4c0:	e7e3      	b.n	800e48a <sinf+0x2a>
 800e4c2:	eddd 0a01 	vldr	s1, [sp, #4]
 800e4c6:	ed9d 0a00 	vldr	s0, [sp]
 800e4ca:	2001      	movs	r0, #1
 800e4cc:	f000 f866 	bl	800e59c <__kernel_sinf>
 800e4d0:	eeb1 0a40 	vneg.f32	s0, s0
 800e4d4:	e7d9      	b.n	800e48a <sinf+0x2a>
 800e4d6:	eddd 0a01 	vldr	s1, [sp, #4]
 800e4da:	ed9d 0a00 	vldr	s0, [sp]
 800e4de:	f000 f805 	bl	800e4ec <__kernel_cosf>
 800e4e2:	e7f5      	b.n	800e4d0 <sinf+0x70>
 800e4e4:	3f490fd8 	.word	0x3f490fd8
 800e4e8:	00000000 	.word	0x00000000

0800e4ec <__kernel_cosf>:
 800e4ec:	ee10 3a10 	vmov	r3, s0
 800e4f0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e4f4:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800e4f8:	eef0 6a40 	vmov.f32	s13, s0
 800e4fc:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800e500:	d204      	bcs.n	800e50c <__kernel_cosf+0x20>
 800e502:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 800e506:	ee17 2a90 	vmov	r2, s15
 800e50a:	b342      	cbz	r2, 800e55e <__kernel_cosf+0x72>
 800e50c:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800e510:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 800e57c <__kernel_cosf+0x90>
 800e514:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 800e580 <__kernel_cosf+0x94>
 800e518:	4a1a      	ldr	r2, [pc, #104]	@ (800e584 <__kernel_cosf+0x98>)
 800e51a:	eea7 6a27 	vfma.f32	s12, s14, s15
 800e51e:	4293      	cmp	r3, r2
 800e520:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800e588 <__kernel_cosf+0x9c>
 800e524:	eee6 7a07 	vfma.f32	s15, s12, s14
 800e528:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 800e58c <__kernel_cosf+0xa0>
 800e52c:	eea7 6a87 	vfma.f32	s12, s15, s14
 800e530:	eddf 7a17 	vldr	s15, [pc, #92]	@ 800e590 <__kernel_cosf+0xa4>
 800e534:	eee6 7a07 	vfma.f32	s15, s12, s14
 800e538:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 800e594 <__kernel_cosf+0xa8>
 800e53c:	eea7 6a87 	vfma.f32	s12, s15, s14
 800e540:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 800e544:	ee26 6a07 	vmul.f32	s12, s12, s14
 800e548:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800e54c:	eee7 0a06 	vfma.f32	s1, s14, s12
 800e550:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e554:	d804      	bhi.n	800e560 <__kernel_cosf+0x74>
 800e556:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800e55a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800e55e:	4770      	bx	lr
 800e560:	4a0d      	ldr	r2, [pc, #52]	@ (800e598 <__kernel_cosf+0xac>)
 800e562:	4293      	cmp	r3, r2
 800e564:	bf9a      	itte	ls
 800e566:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 800e56a:	ee07 3a10 	vmovls	s14, r3
 800e56e:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 800e572:	ee30 0a47 	vsub.f32	s0, s0, s14
 800e576:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e57a:	e7ec      	b.n	800e556 <__kernel_cosf+0x6a>
 800e57c:	ad47d74e 	.word	0xad47d74e
 800e580:	310f74f6 	.word	0x310f74f6
 800e584:	3e999999 	.word	0x3e999999
 800e588:	b493f27c 	.word	0xb493f27c
 800e58c:	37d00d01 	.word	0x37d00d01
 800e590:	bab60b61 	.word	0xbab60b61
 800e594:	3d2aaaab 	.word	0x3d2aaaab
 800e598:	3f480000 	.word	0x3f480000

0800e59c <__kernel_sinf>:
 800e59c:	ee10 3a10 	vmov	r3, s0
 800e5a0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e5a4:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800e5a8:	d204      	bcs.n	800e5b4 <__kernel_sinf+0x18>
 800e5aa:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800e5ae:	ee17 3a90 	vmov	r3, s15
 800e5b2:	b35b      	cbz	r3, 800e60c <__kernel_sinf+0x70>
 800e5b4:	ee20 7a00 	vmul.f32	s14, s0, s0
 800e5b8:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800e610 <__kernel_sinf+0x74>
 800e5bc:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 800e614 <__kernel_sinf+0x78>
 800e5c0:	eea7 6a27 	vfma.f32	s12, s14, s15
 800e5c4:	eddf 7a14 	vldr	s15, [pc, #80]	@ 800e618 <__kernel_sinf+0x7c>
 800e5c8:	eee6 7a07 	vfma.f32	s15, s12, s14
 800e5cc:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 800e61c <__kernel_sinf+0x80>
 800e5d0:	eea7 6a87 	vfma.f32	s12, s15, s14
 800e5d4:	eddf 7a12 	vldr	s15, [pc, #72]	@ 800e620 <__kernel_sinf+0x84>
 800e5d8:	ee60 6a07 	vmul.f32	s13, s0, s14
 800e5dc:	eee6 7a07 	vfma.f32	s15, s12, s14
 800e5e0:	b930      	cbnz	r0, 800e5f0 <__kernel_sinf+0x54>
 800e5e2:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 800e624 <__kernel_sinf+0x88>
 800e5e6:	eea7 6a27 	vfma.f32	s12, s14, s15
 800e5ea:	eea6 0a26 	vfma.f32	s0, s12, s13
 800e5ee:	4770      	bx	lr
 800e5f0:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800e5f4:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800e5f8:	eee0 7a86 	vfma.f32	s15, s1, s12
 800e5fc:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800e600:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800e628 <__kernel_sinf+0x8c>
 800e604:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800e608:	ee30 0a60 	vsub.f32	s0, s0, s1
 800e60c:	4770      	bx	lr
 800e60e:	bf00      	nop
 800e610:	2f2ec9d3 	.word	0x2f2ec9d3
 800e614:	b2d72f34 	.word	0xb2d72f34
 800e618:	3638ef1b 	.word	0x3638ef1b
 800e61c:	b9500d01 	.word	0xb9500d01
 800e620:	3c088889 	.word	0x3c088889
 800e624:	be2aaaab 	.word	0xbe2aaaab
 800e628:	3e2aaaab 	.word	0x3e2aaaab

0800e62c <__ieee754_rem_pio2f>:
 800e62c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e62e:	ee10 6a10 	vmov	r6, s0
 800e632:	4b88      	ldr	r3, [pc, #544]	@ (800e854 <__ieee754_rem_pio2f+0x228>)
 800e634:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 800e638:	429d      	cmp	r5, r3
 800e63a:	b087      	sub	sp, #28
 800e63c:	4604      	mov	r4, r0
 800e63e:	d805      	bhi.n	800e64c <__ieee754_rem_pio2f+0x20>
 800e640:	2300      	movs	r3, #0
 800e642:	ed80 0a00 	vstr	s0, [r0]
 800e646:	6043      	str	r3, [r0, #4]
 800e648:	2000      	movs	r0, #0
 800e64a:	e022      	b.n	800e692 <__ieee754_rem_pio2f+0x66>
 800e64c:	4b82      	ldr	r3, [pc, #520]	@ (800e858 <__ieee754_rem_pio2f+0x22c>)
 800e64e:	429d      	cmp	r5, r3
 800e650:	d83a      	bhi.n	800e6c8 <__ieee754_rem_pio2f+0x9c>
 800e652:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800e656:	2e00      	cmp	r6, #0
 800e658:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 800e85c <__ieee754_rem_pio2f+0x230>
 800e65c:	4a80      	ldr	r2, [pc, #512]	@ (800e860 <__ieee754_rem_pio2f+0x234>)
 800e65e:	f023 030f 	bic.w	r3, r3, #15
 800e662:	dd18      	ble.n	800e696 <__ieee754_rem_pio2f+0x6a>
 800e664:	4293      	cmp	r3, r2
 800e666:	ee70 7a47 	vsub.f32	s15, s0, s14
 800e66a:	bf09      	itett	eq
 800e66c:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 800e864 <__ieee754_rem_pio2f+0x238>
 800e670:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 800e868 <__ieee754_rem_pio2f+0x23c>
 800e674:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 800e86c <__ieee754_rem_pio2f+0x240>
 800e678:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800e67c:	ee37 7ae6 	vsub.f32	s14, s15, s13
 800e680:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e684:	ed80 7a00 	vstr	s14, [r0]
 800e688:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800e68c:	edc0 7a01 	vstr	s15, [r0, #4]
 800e690:	2001      	movs	r0, #1
 800e692:	b007      	add	sp, #28
 800e694:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e696:	4293      	cmp	r3, r2
 800e698:	ee70 7a07 	vadd.f32	s15, s0, s14
 800e69c:	bf09      	itett	eq
 800e69e:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 800e864 <__ieee754_rem_pio2f+0x238>
 800e6a2:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 800e868 <__ieee754_rem_pio2f+0x23c>
 800e6a6:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 800e86c <__ieee754_rem_pio2f+0x240>
 800e6aa:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800e6ae:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800e6b2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e6b6:	ed80 7a00 	vstr	s14, [r0]
 800e6ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800e6be:	edc0 7a01 	vstr	s15, [r0, #4]
 800e6c2:	f04f 30ff 	mov.w	r0, #4294967295
 800e6c6:	e7e4      	b.n	800e692 <__ieee754_rem_pio2f+0x66>
 800e6c8:	4b69      	ldr	r3, [pc, #420]	@ (800e870 <__ieee754_rem_pio2f+0x244>)
 800e6ca:	429d      	cmp	r5, r3
 800e6cc:	d873      	bhi.n	800e7b6 <__ieee754_rem_pio2f+0x18a>
 800e6ce:	f000 f8dd 	bl	800e88c <fabsf>
 800e6d2:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 800e874 <__ieee754_rem_pio2f+0x248>
 800e6d6:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800e6da:	eee0 7a07 	vfma.f32	s15, s0, s14
 800e6de:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800e6e2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800e6e6:	ee17 0a90 	vmov	r0, s15
 800e6ea:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800e85c <__ieee754_rem_pio2f+0x230>
 800e6ee:	eea7 0a67 	vfms.f32	s0, s14, s15
 800e6f2:	281f      	cmp	r0, #31
 800e6f4:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800e868 <__ieee754_rem_pio2f+0x23c>
 800e6f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e6fc:	eeb1 6a47 	vneg.f32	s12, s14
 800e700:	ee70 6a67 	vsub.f32	s13, s0, s15
 800e704:	ee16 1a90 	vmov	r1, s13
 800e708:	dc09      	bgt.n	800e71e <__ieee754_rem_pio2f+0xf2>
 800e70a:	4a5b      	ldr	r2, [pc, #364]	@ (800e878 <__ieee754_rem_pio2f+0x24c>)
 800e70c:	1e47      	subs	r7, r0, #1
 800e70e:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800e712:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 800e716:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800e71a:	4293      	cmp	r3, r2
 800e71c:	d107      	bne.n	800e72e <__ieee754_rem_pio2f+0x102>
 800e71e:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 800e722:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 800e726:	2a08      	cmp	r2, #8
 800e728:	ea4f 53e5 	mov.w	r3, r5, asr #23
 800e72c:	dc14      	bgt.n	800e758 <__ieee754_rem_pio2f+0x12c>
 800e72e:	6021      	str	r1, [r4, #0]
 800e730:	ed94 7a00 	vldr	s14, [r4]
 800e734:	ee30 0a47 	vsub.f32	s0, s0, s14
 800e738:	2e00      	cmp	r6, #0
 800e73a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800e73e:	ed84 0a01 	vstr	s0, [r4, #4]
 800e742:	daa6      	bge.n	800e692 <__ieee754_rem_pio2f+0x66>
 800e744:	eeb1 7a47 	vneg.f32	s14, s14
 800e748:	eeb1 0a40 	vneg.f32	s0, s0
 800e74c:	ed84 7a00 	vstr	s14, [r4]
 800e750:	ed84 0a01 	vstr	s0, [r4, #4]
 800e754:	4240      	negs	r0, r0
 800e756:	e79c      	b.n	800e692 <__ieee754_rem_pio2f+0x66>
 800e758:	eddf 5a42 	vldr	s11, [pc, #264]	@ 800e864 <__ieee754_rem_pio2f+0x238>
 800e75c:	eef0 6a40 	vmov.f32	s13, s0
 800e760:	eee6 6a25 	vfma.f32	s13, s12, s11
 800e764:	ee70 7a66 	vsub.f32	s15, s0, s13
 800e768:	eee6 7a25 	vfma.f32	s15, s12, s11
 800e76c:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800e86c <__ieee754_rem_pio2f+0x240>
 800e770:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800e774:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800e778:	ee15 2a90 	vmov	r2, s11
 800e77c:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800e780:	1a5b      	subs	r3, r3, r1
 800e782:	2b19      	cmp	r3, #25
 800e784:	dc04      	bgt.n	800e790 <__ieee754_rem_pio2f+0x164>
 800e786:	edc4 5a00 	vstr	s11, [r4]
 800e78a:	eeb0 0a66 	vmov.f32	s0, s13
 800e78e:	e7cf      	b.n	800e730 <__ieee754_rem_pio2f+0x104>
 800e790:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 800e87c <__ieee754_rem_pio2f+0x250>
 800e794:	eeb0 0a66 	vmov.f32	s0, s13
 800e798:	eea6 0a25 	vfma.f32	s0, s12, s11
 800e79c:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800e7a0:	eddf 6a37 	vldr	s13, [pc, #220]	@ 800e880 <__ieee754_rem_pio2f+0x254>
 800e7a4:	eee6 7a25 	vfma.f32	s15, s12, s11
 800e7a8:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800e7ac:	ee30 7a67 	vsub.f32	s14, s0, s15
 800e7b0:	ed84 7a00 	vstr	s14, [r4]
 800e7b4:	e7bc      	b.n	800e730 <__ieee754_rem_pio2f+0x104>
 800e7b6:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800e7ba:	d306      	bcc.n	800e7ca <__ieee754_rem_pio2f+0x19e>
 800e7bc:	ee70 7a40 	vsub.f32	s15, s0, s0
 800e7c0:	edc0 7a01 	vstr	s15, [r0, #4]
 800e7c4:	edc0 7a00 	vstr	s15, [r0]
 800e7c8:	e73e      	b.n	800e648 <__ieee754_rem_pio2f+0x1c>
 800e7ca:	15ea      	asrs	r2, r5, #23
 800e7cc:	3a86      	subs	r2, #134	@ 0x86
 800e7ce:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800e7d2:	ee07 3a90 	vmov	s15, r3
 800e7d6:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800e7da:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 800e884 <__ieee754_rem_pio2f+0x258>
 800e7de:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800e7e2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e7e6:	ed8d 7a03 	vstr	s14, [sp, #12]
 800e7ea:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800e7ee:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800e7f2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800e7f6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e7fa:	ed8d 7a04 	vstr	s14, [sp, #16]
 800e7fe:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800e802:	eef5 7a40 	vcmp.f32	s15, #0.0
 800e806:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e80a:	edcd 7a05 	vstr	s15, [sp, #20]
 800e80e:	d11e      	bne.n	800e84e <__ieee754_rem_pio2f+0x222>
 800e810:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800e814:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e818:	bf0c      	ite	eq
 800e81a:	2301      	moveq	r3, #1
 800e81c:	2302      	movne	r3, #2
 800e81e:	491a      	ldr	r1, [pc, #104]	@ (800e888 <__ieee754_rem_pio2f+0x25c>)
 800e820:	9101      	str	r1, [sp, #4]
 800e822:	2102      	movs	r1, #2
 800e824:	9100      	str	r1, [sp, #0]
 800e826:	a803      	add	r0, sp, #12
 800e828:	4621      	mov	r1, r4
 800e82a:	f000 f837 	bl	800e89c <__kernel_rem_pio2f>
 800e82e:	2e00      	cmp	r6, #0
 800e830:	f6bf af2f 	bge.w	800e692 <__ieee754_rem_pio2f+0x66>
 800e834:	edd4 7a00 	vldr	s15, [r4]
 800e838:	eef1 7a67 	vneg.f32	s15, s15
 800e83c:	edc4 7a00 	vstr	s15, [r4]
 800e840:	edd4 7a01 	vldr	s15, [r4, #4]
 800e844:	eef1 7a67 	vneg.f32	s15, s15
 800e848:	edc4 7a01 	vstr	s15, [r4, #4]
 800e84c:	e782      	b.n	800e754 <__ieee754_rem_pio2f+0x128>
 800e84e:	2303      	movs	r3, #3
 800e850:	e7e5      	b.n	800e81e <__ieee754_rem_pio2f+0x1f2>
 800e852:	bf00      	nop
 800e854:	3f490fd8 	.word	0x3f490fd8
 800e858:	4016cbe3 	.word	0x4016cbe3
 800e85c:	3fc90f80 	.word	0x3fc90f80
 800e860:	3fc90fd0 	.word	0x3fc90fd0
 800e864:	37354400 	.word	0x37354400
 800e868:	37354443 	.word	0x37354443
 800e86c:	2e85a308 	.word	0x2e85a308
 800e870:	43490f80 	.word	0x43490f80
 800e874:	3f22f984 	.word	0x3f22f984
 800e878:	0800f62c 	.word	0x0800f62c
 800e87c:	2e85a300 	.word	0x2e85a300
 800e880:	248d3132 	.word	0x248d3132
 800e884:	43800000 	.word	0x43800000
 800e888:	0800f6ac 	.word	0x0800f6ac

0800e88c <fabsf>:
 800e88c:	ee10 3a10 	vmov	r3, s0
 800e890:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e894:	ee00 3a10 	vmov	s0, r3
 800e898:	4770      	bx	lr
	...

0800e89c <__kernel_rem_pio2f>:
 800e89c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e8a0:	ed2d 8b04 	vpush	{d8-d9}
 800e8a4:	b0d9      	sub	sp, #356	@ 0x164
 800e8a6:	4690      	mov	r8, r2
 800e8a8:	9001      	str	r0, [sp, #4]
 800e8aa:	4ab6      	ldr	r2, [pc, #728]	@ (800eb84 <__kernel_rem_pio2f+0x2e8>)
 800e8ac:	9866      	ldr	r0, [sp, #408]	@ 0x198
 800e8ae:	f118 0f04 	cmn.w	r8, #4
 800e8b2:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 800e8b6:	460f      	mov	r7, r1
 800e8b8:	f103 3bff 	add.w	fp, r3, #4294967295
 800e8bc:	db26      	blt.n	800e90c <__kernel_rem_pio2f+0x70>
 800e8be:	f1b8 0203 	subs.w	r2, r8, #3
 800e8c2:	bf48      	it	mi
 800e8c4:	f108 0204 	addmi.w	r2, r8, #4
 800e8c8:	10d2      	asrs	r2, r2, #3
 800e8ca:	1c55      	adds	r5, r2, #1
 800e8cc:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800e8ce:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 800eb94 <__kernel_rem_pio2f+0x2f8>
 800e8d2:	00e8      	lsls	r0, r5, #3
 800e8d4:	eba2 060b 	sub.w	r6, r2, fp
 800e8d8:	9002      	str	r0, [sp, #8]
 800e8da:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 800e8de:	eb0a 0c0b 	add.w	ip, sl, fp
 800e8e2:	ac1c      	add	r4, sp, #112	@ 0x70
 800e8e4:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 800e8e8:	2000      	movs	r0, #0
 800e8ea:	4560      	cmp	r0, ip
 800e8ec:	dd10      	ble.n	800e910 <__kernel_rem_pio2f+0x74>
 800e8ee:	a91c      	add	r1, sp, #112	@ 0x70
 800e8f0:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 800e8f4:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 800e8f8:	2600      	movs	r6, #0
 800e8fa:	4556      	cmp	r6, sl
 800e8fc:	dc24      	bgt.n	800e948 <__kernel_rem_pio2f+0xac>
 800e8fe:	f8dd e004 	ldr.w	lr, [sp, #4]
 800e902:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 800eb94 <__kernel_rem_pio2f+0x2f8>
 800e906:	4684      	mov	ip, r0
 800e908:	2400      	movs	r4, #0
 800e90a:	e016      	b.n	800e93a <__kernel_rem_pio2f+0x9e>
 800e90c:	2200      	movs	r2, #0
 800e90e:	e7dc      	b.n	800e8ca <__kernel_rem_pio2f+0x2e>
 800e910:	42c6      	cmn	r6, r0
 800e912:	bf5d      	ittte	pl
 800e914:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 800e918:	ee07 1a90 	vmovpl	s15, r1
 800e91c:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800e920:	eef0 7a47 	vmovmi.f32	s15, s14
 800e924:	ece4 7a01 	vstmia	r4!, {s15}
 800e928:	3001      	adds	r0, #1
 800e92a:	e7de      	b.n	800e8ea <__kernel_rem_pio2f+0x4e>
 800e92c:	ecfe 6a01 	vldmia	lr!, {s13}
 800e930:	ed3c 7a01 	vldmdb	ip!, {s14}
 800e934:	eee6 7a87 	vfma.f32	s15, s13, s14
 800e938:	3401      	adds	r4, #1
 800e93a:	455c      	cmp	r4, fp
 800e93c:	ddf6      	ble.n	800e92c <__kernel_rem_pio2f+0x90>
 800e93e:	ece9 7a01 	vstmia	r9!, {s15}
 800e942:	3601      	adds	r6, #1
 800e944:	3004      	adds	r0, #4
 800e946:	e7d8      	b.n	800e8fa <__kernel_rem_pio2f+0x5e>
 800e948:	a908      	add	r1, sp, #32
 800e94a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e94e:	9104      	str	r1, [sp, #16]
 800e950:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800e952:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 800eb90 <__kernel_rem_pio2f+0x2f4>
 800e956:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 800eb8c <__kernel_rem_pio2f+0x2f0>
 800e95a:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800e95e:	9203      	str	r2, [sp, #12]
 800e960:	4654      	mov	r4, sl
 800e962:	00a2      	lsls	r2, r4, #2
 800e964:	9205      	str	r2, [sp, #20]
 800e966:	aa58      	add	r2, sp, #352	@ 0x160
 800e968:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 800e96c:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 800e970:	a944      	add	r1, sp, #272	@ 0x110
 800e972:	aa08      	add	r2, sp, #32
 800e974:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 800e978:	4694      	mov	ip, r2
 800e97a:	4626      	mov	r6, r4
 800e97c:	2e00      	cmp	r6, #0
 800e97e:	dc4c      	bgt.n	800ea1a <__kernel_rem_pio2f+0x17e>
 800e980:	4628      	mov	r0, r5
 800e982:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800e986:	f000 f9f1 	bl	800ed6c <scalbnf>
 800e98a:	eeb0 8a40 	vmov.f32	s16, s0
 800e98e:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 800e992:	ee28 0a00 	vmul.f32	s0, s16, s0
 800e996:	f000 fa4f 	bl	800ee38 <floorf>
 800e99a:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 800e99e:	eea0 8a67 	vfms.f32	s16, s0, s15
 800e9a2:	2d00      	cmp	r5, #0
 800e9a4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e9a8:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800e9ac:	ee17 9a90 	vmov	r9, s15
 800e9b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e9b4:	ee38 8a67 	vsub.f32	s16, s16, s15
 800e9b8:	dd41      	ble.n	800ea3e <__kernel_rem_pio2f+0x1a2>
 800e9ba:	f104 3cff 	add.w	ip, r4, #4294967295
 800e9be:	a908      	add	r1, sp, #32
 800e9c0:	f1c5 0e08 	rsb	lr, r5, #8
 800e9c4:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 800e9c8:	fa46 f00e 	asr.w	r0, r6, lr
 800e9cc:	4481      	add	r9, r0
 800e9ce:	fa00 f00e 	lsl.w	r0, r0, lr
 800e9d2:	1a36      	subs	r6, r6, r0
 800e9d4:	f1c5 0007 	rsb	r0, r5, #7
 800e9d8:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 800e9dc:	4106      	asrs	r6, r0
 800e9de:	2e00      	cmp	r6, #0
 800e9e0:	dd3c      	ble.n	800ea5c <__kernel_rem_pio2f+0x1c0>
 800e9e2:	f04f 0e00 	mov.w	lr, #0
 800e9e6:	f109 0901 	add.w	r9, r9, #1
 800e9ea:	4670      	mov	r0, lr
 800e9ec:	4574      	cmp	r4, lr
 800e9ee:	dc68      	bgt.n	800eac2 <__kernel_rem_pio2f+0x226>
 800e9f0:	2d00      	cmp	r5, #0
 800e9f2:	dd03      	ble.n	800e9fc <__kernel_rem_pio2f+0x160>
 800e9f4:	2d01      	cmp	r5, #1
 800e9f6:	d074      	beq.n	800eae2 <__kernel_rem_pio2f+0x246>
 800e9f8:	2d02      	cmp	r5, #2
 800e9fa:	d07d      	beq.n	800eaf8 <__kernel_rem_pio2f+0x25c>
 800e9fc:	2e02      	cmp	r6, #2
 800e9fe:	d12d      	bne.n	800ea5c <__kernel_rem_pio2f+0x1c0>
 800ea00:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800ea04:	ee30 8a48 	vsub.f32	s16, s0, s16
 800ea08:	b340      	cbz	r0, 800ea5c <__kernel_rem_pio2f+0x1c0>
 800ea0a:	4628      	mov	r0, r5
 800ea0c:	9306      	str	r3, [sp, #24]
 800ea0e:	f000 f9ad 	bl	800ed6c <scalbnf>
 800ea12:	9b06      	ldr	r3, [sp, #24]
 800ea14:	ee38 8a40 	vsub.f32	s16, s16, s0
 800ea18:	e020      	b.n	800ea5c <__kernel_rem_pio2f+0x1c0>
 800ea1a:	ee60 7a28 	vmul.f32	s15, s0, s17
 800ea1e:	3e01      	subs	r6, #1
 800ea20:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800ea24:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ea28:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800ea2c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800ea30:	ecac 0a01 	vstmia	ip!, {s0}
 800ea34:	ed30 0a01 	vldmdb	r0!, {s0}
 800ea38:	ee37 0a80 	vadd.f32	s0, s15, s0
 800ea3c:	e79e      	b.n	800e97c <__kernel_rem_pio2f+0xe0>
 800ea3e:	d105      	bne.n	800ea4c <__kernel_rem_pio2f+0x1b0>
 800ea40:	1e60      	subs	r0, r4, #1
 800ea42:	a908      	add	r1, sp, #32
 800ea44:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 800ea48:	11f6      	asrs	r6, r6, #7
 800ea4a:	e7c8      	b.n	800e9de <__kernel_rem_pio2f+0x142>
 800ea4c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800ea50:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800ea54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ea58:	da31      	bge.n	800eabe <__kernel_rem_pio2f+0x222>
 800ea5a:	2600      	movs	r6, #0
 800ea5c:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800ea60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ea64:	f040 8098 	bne.w	800eb98 <__kernel_rem_pio2f+0x2fc>
 800ea68:	1e60      	subs	r0, r4, #1
 800ea6a:	2200      	movs	r2, #0
 800ea6c:	4550      	cmp	r0, sl
 800ea6e:	da4b      	bge.n	800eb08 <__kernel_rem_pio2f+0x26c>
 800ea70:	2a00      	cmp	r2, #0
 800ea72:	d065      	beq.n	800eb40 <__kernel_rem_pio2f+0x2a4>
 800ea74:	3c01      	subs	r4, #1
 800ea76:	ab08      	add	r3, sp, #32
 800ea78:	3d08      	subs	r5, #8
 800ea7a:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800ea7e:	2b00      	cmp	r3, #0
 800ea80:	d0f8      	beq.n	800ea74 <__kernel_rem_pio2f+0x1d8>
 800ea82:	4628      	mov	r0, r5
 800ea84:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800ea88:	f000 f970 	bl	800ed6c <scalbnf>
 800ea8c:	1c63      	adds	r3, r4, #1
 800ea8e:	aa44      	add	r2, sp, #272	@ 0x110
 800ea90:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 800eb90 <__kernel_rem_pio2f+0x2f4>
 800ea94:	0099      	lsls	r1, r3, #2
 800ea96:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800ea9a:	4623      	mov	r3, r4
 800ea9c:	2b00      	cmp	r3, #0
 800ea9e:	f280 80a9 	bge.w	800ebf4 <__kernel_rem_pio2f+0x358>
 800eaa2:	4623      	mov	r3, r4
 800eaa4:	2b00      	cmp	r3, #0
 800eaa6:	f2c0 80c7 	blt.w	800ec38 <__kernel_rem_pio2f+0x39c>
 800eaaa:	aa44      	add	r2, sp, #272	@ 0x110
 800eaac:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800eab0:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 800eb88 <__kernel_rem_pio2f+0x2ec>
 800eab4:	eddf 7a37 	vldr	s15, [pc, #220]	@ 800eb94 <__kernel_rem_pio2f+0x2f8>
 800eab8:	2000      	movs	r0, #0
 800eaba:	1ae2      	subs	r2, r4, r3
 800eabc:	e0b1      	b.n	800ec22 <__kernel_rem_pio2f+0x386>
 800eabe:	2602      	movs	r6, #2
 800eac0:	e78f      	b.n	800e9e2 <__kernel_rem_pio2f+0x146>
 800eac2:	f852 1b04 	ldr.w	r1, [r2], #4
 800eac6:	b948      	cbnz	r0, 800eadc <__kernel_rem_pio2f+0x240>
 800eac8:	b121      	cbz	r1, 800ead4 <__kernel_rem_pio2f+0x238>
 800eaca:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 800eace:	f842 1c04 	str.w	r1, [r2, #-4]
 800ead2:	2101      	movs	r1, #1
 800ead4:	f10e 0e01 	add.w	lr, lr, #1
 800ead8:	4608      	mov	r0, r1
 800eada:	e787      	b.n	800e9ec <__kernel_rem_pio2f+0x150>
 800eadc:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 800eae0:	e7f5      	b.n	800eace <__kernel_rem_pio2f+0x232>
 800eae2:	f104 3cff 	add.w	ip, r4, #4294967295
 800eae6:	aa08      	add	r2, sp, #32
 800eae8:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800eaec:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800eaf0:	a908      	add	r1, sp, #32
 800eaf2:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 800eaf6:	e781      	b.n	800e9fc <__kernel_rem_pio2f+0x160>
 800eaf8:	f104 3cff 	add.w	ip, r4, #4294967295
 800eafc:	aa08      	add	r2, sp, #32
 800eafe:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800eb02:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800eb06:	e7f3      	b.n	800eaf0 <__kernel_rem_pio2f+0x254>
 800eb08:	a908      	add	r1, sp, #32
 800eb0a:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800eb0e:	3801      	subs	r0, #1
 800eb10:	430a      	orrs	r2, r1
 800eb12:	e7ab      	b.n	800ea6c <__kernel_rem_pio2f+0x1d0>
 800eb14:	3201      	adds	r2, #1
 800eb16:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 800eb1a:	2e00      	cmp	r6, #0
 800eb1c:	d0fa      	beq.n	800eb14 <__kernel_rem_pio2f+0x278>
 800eb1e:	9905      	ldr	r1, [sp, #20]
 800eb20:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 800eb24:	eb0d 0001 	add.w	r0, sp, r1
 800eb28:	18e6      	adds	r6, r4, r3
 800eb2a:	a91c      	add	r1, sp, #112	@ 0x70
 800eb2c:	f104 0c01 	add.w	ip, r4, #1
 800eb30:	384c      	subs	r0, #76	@ 0x4c
 800eb32:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800eb36:	4422      	add	r2, r4
 800eb38:	4562      	cmp	r2, ip
 800eb3a:	da04      	bge.n	800eb46 <__kernel_rem_pio2f+0x2aa>
 800eb3c:	4614      	mov	r4, r2
 800eb3e:	e710      	b.n	800e962 <__kernel_rem_pio2f+0xc6>
 800eb40:	9804      	ldr	r0, [sp, #16]
 800eb42:	2201      	movs	r2, #1
 800eb44:	e7e7      	b.n	800eb16 <__kernel_rem_pio2f+0x27a>
 800eb46:	9903      	ldr	r1, [sp, #12]
 800eb48:	f8dd e004 	ldr.w	lr, [sp, #4]
 800eb4c:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 800eb50:	9105      	str	r1, [sp, #20]
 800eb52:	ee07 1a90 	vmov	s15, r1
 800eb56:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800eb5a:	2400      	movs	r4, #0
 800eb5c:	ece6 7a01 	vstmia	r6!, {s15}
 800eb60:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 800eb94 <__kernel_rem_pio2f+0x2f8>
 800eb64:	46b1      	mov	r9, r6
 800eb66:	455c      	cmp	r4, fp
 800eb68:	dd04      	ble.n	800eb74 <__kernel_rem_pio2f+0x2d8>
 800eb6a:	ece0 7a01 	vstmia	r0!, {s15}
 800eb6e:	f10c 0c01 	add.w	ip, ip, #1
 800eb72:	e7e1      	b.n	800eb38 <__kernel_rem_pio2f+0x29c>
 800eb74:	ecfe 6a01 	vldmia	lr!, {s13}
 800eb78:	ed39 7a01 	vldmdb	r9!, {s14}
 800eb7c:	3401      	adds	r4, #1
 800eb7e:	eee6 7a87 	vfma.f32	s15, s13, s14
 800eb82:	e7f0      	b.n	800eb66 <__kernel_rem_pio2f+0x2ca>
 800eb84:	0800f9f0 	.word	0x0800f9f0
 800eb88:	0800f9c4 	.word	0x0800f9c4
 800eb8c:	43800000 	.word	0x43800000
 800eb90:	3b800000 	.word	0x3b800000
 800eb94:	00000000 	.word	0x00000000
 800eb98:	9b02      	ldr	r3, [sp, #8]
 800eb9a:	eeb0 0a48 	vmov.f32	s0, s16
 800eb9e:	eba3 0008 	sub.w	r0, r3, r8
 800eba2:	f000 f8e3 	bl	800ed6c <scalbnf>
 800eba6:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 800eb8c <__kernel_rem_pio2f+0x2f0>
 800ebaa:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800ebae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ebb2:	db19      	blt.n	800ebe8 <__kernel_rem_pio2f+0x34c>
 800ebb4:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 800eb90 <__kernel_rem_pio2f+0x2f4>
 800ebb8:	ee60 7a27 	vmul.f32	s15, s0, s15
 800ebbc:	aa08      	add	r2, sp, #32
 800ebbe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800ebc2:	3508      	adds	r5, #8
 800ebc4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ebc8:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800ebcc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800ebd0:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800ebd4:	ee10 3a10 	vmov	r3, s0
 800ebd8:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800ebdc:	ee17 3a90 	vmov	r3, s15
 800ebe0:	3401      	adds	r4, #1
 800ebe2:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800ebe6:	e74c      	b.n	800ea82 <__kernel_rem_pio2f+0x1e6>
 800ebe8:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800ebec:	aa08      	add	r2, sp, #32
 800ebee:	ee10 3a10 	vmov	r3, s0
 800ebf2:	e7f6      	b.n	800ebe2 <__kernel_rem_pio2f+0x346>
 800ebf4:	a808      	add	r0, sp, #32
 800ebf6:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800ebfa:	9001      	str	r0, [sp, #4]
 800ebfc:	ee07 0a90 	vmov	s15, r0
 800ec00:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ec04:	3b01      	subs	r3, #1
 800ec06:	ee67 7a80 	vmul.f32	s15, s15, s0
 800ec0a:	ee20 0a07 	vmul.f32	s0, s0, s14
 800ec0e:	ed62 7a01 	vstmdb	r2!, {s15}
 800ec12:	e743      	b.n	800ea9c <__kernel_rem_pio2f+0x200>
 800ec14:	ecfc 6a01 	vldmia	ip!, {s13}
 800ec18:	ecb5 7a01 	vldmia	r5!, {s14}
 800ec1c:	eee6 7a87 	vfma.f32	s15, s13, s14
 800ec20:	3001      	adds	r0, #1
 800ec22:	4550      	cmp	r0, sl
 800ec24:	dc01      	bgt.n	800ec2a <__kernel_rem_pio2f+0x38e>
 800ec26:	4290      	cmp	r0, r2
 800ec28:	ddf4      	ble.n	800ec14 <__kernel_rem_pio2f+0x378>
 800ec2a:	a858      	add	r0, sp, #352	@ 0x160
 800ec2c:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800ec30:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 800ec34:	3b01      	subs	r3, #1
 800ec36:	e735      	b.n	800eaa4 <__kernel_rem_pio2f+0x208>
 800ec38:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800ec3a:	2b02      	cmp	r3, #2
 800ec3c:	dc09      	bgt.n	800ec52 <__kernel_rem_pio2f+0x3b6>
 800ec3e:	2b00      	cmp	r3, #0
 800ec40:	dc27      	bgt.n	800ec92 <__kernel_rem_pio2f+0x3f6>
 800ec42:	d040      	beq.n	800ecc6 <__kernel_rem_pio2f+0x42a>
 800ec44:	f009 0007 	and.w	r0, r9, #7
 800ec48:	b059      	add	sp, #356	@ 0x164
 800ec4a:	ecbd 8b04 	vpop	{d8-d9}
 800ec4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec52:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800ec54:	2b03      	cmp	r3, #3
 800ec56:	d1f5      	bne.n	800ec44 <__kernel_rem_pio2f+0x3a8>
 800ec58:	aa30      	add	r2, sp, #192	@ 0xc0
 800ec5a:	1f0b      	subs	r3, r1, #4
 800ec5c:	4413      	add	r3, r2
 800ec5e:	461a      	mov	r2, r3
 800ec60:	4620      	mov	r0, r4
 800ec62:	2800      	cmp	r0, #0
 800ec64:	dc50      	bgt.n	800ed08 <__kernel_rem_pio2f+0x46c>
 800ec66:	4622      	mov	r2, r4
 800ec68:	2a01      	cmp	r2, #1
 800ec6a:	dc5d      	bgt.n	800ed28 <__kernel_rem_pio2f+0x48c>
 800ec6c:	ab30      	add	r3, sp, #192	@ 0xc0
 800ec6e:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 800eb94 <__kernel_rem_pio2f+0x2f8>
 800ec72:	440b      	add	r3, r1
 800ec74:	2c01      	cmp	r4, #1
 800ec76:	dc67      	bgt.n	800ed48 <__kernel_rem_pio2f+0x4ac>
 800ec78:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 800ec7c:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 800ec80:	2e00      	cmp	r6, #0
 800ec82:	d167      	bne.n	800ed54 <__kernel_rem_pio2f+0x4b8>
 800ec84:	edc7 6a00 	vstr	s13, [r7]
 800ec88:	ed87 7a01 	vstr	s14, [r7, #4]
 800ec8c:	edc7 7a02 	vstr	s15, [r7, #8]
 800ec90:	e7d8      	b.n	800ec44 <__kernel_rem_pio2f+0x3a8>
 800ec92:	ab30      	add	r3, sp, #192	@ 0xc0
 800ec94:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 800eb94 <__kernel_rem_pio2f+0x2f8>
 800ec98:	440b      	add	r3, r1
 800ec9a:	4622      	mov	r2, r4
 800ec9c:	2a00      	cmp	r2, #0
 800ec9e:	da24      	bge.n	800ecea <__kernel_rem_pio2f+0x44e>
 800eca0:	b34e      	cbz	r6, 800ecf6 <__kernel_rem_pio2f+0x45a>
 800eca2:	eef1 7a47 	vneg.f32	s15, s14
 800eca6:	edc7 7a00 	vstr	s15, [r7]
 800ecaa:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 800ecae:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ecb2:	aa31      	add	r2, sp, #196	@ 0xc4
 800ecb4:	2301      	movs	r3, #1
 800ecb6:	429c      	cmp	r4, r3
 800ecb8:	da20      	bge.n	800ecfc <__kernel_rem_pio2f+0x460>
 800ecba:	b10e      	cbz	r6, 800ecc0 <__kernel_rem_pio2f+0x424>
 800ecbc:	eef1 7a67 	vneg.f32	s15, s15
 800ecc0:	edc7 7a01 	vstr	s15, [r7, #4]
 800ecc4:	e7be      	b.n	800ec44 <__kernel_rem_pio2f+0x3a8>
 800ecc6:	ab30      	add	r3, sp, #192	@ 0xc0
 800ecc8:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 800eb94 <__kernel_rem_pio2f+0x2f8>
 800eccc:	440b      	add	r3, r1
 800ecce:	2c00      	cmp	r4, #0
 800ecd0:	da05      	bge.n	800ecde <__kernel_rem_pio2f+0x442>
 800ecd2:	b10e      	cbz	r6, 800ecd8 <__kernel_rem_pio2f+0x43c>
 800ecd4:	eef1 7a67 	vneg.f32	s15, s15
 800ecd8:	edc7 7a00 	vstr	s15, [r7]
 800ecdc:	e7b2      	b.n	800ec44 <__kernel_rem_pio2f+0x3a8>
 800ecde:	ed33 7a01 	vldmdb	r3!, {s14}
 800ece2:	3c01      	subs	r4, #1
 800ece4:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ece8:	e7f1      	b.n	800ecce <__kernel_rem_pio2f+0x432>
 800ecea:	ed73 7a01 	vldmdb	r3!, {s15}
 800ecee:	3a01      	subs	r2, #1
 800ecf0:	ee37 7a27 	vadd.f32	s14, s14, s15
 800ecf4:	e7d2      	b.n	800ec9c <__kernel_rem_pio2f+0x400>
 800ecf6:	eef0 7a47 	vmov.f32	s15, s14
 800ecfa:	e7d4      	b.n	800eca6 <__kernel_rem_pio2f+0x40a>
 800ecfc:	ecb2 7a01 	vldmia	r2!, {s14}
 800ed00:	3301      	adds	r3, #1
 800ed02:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ed06:	e7d6      	b.n	800ecb6 <__kernel_rem_pio2f+0x41a>
 800ed08:	ed72 7a01 	vldmdb	r2!, {s15}
 800ed0c:	edd2 6a01 	vldr	s13, [r2, #4]
 800ed10:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800ed14:	3801      	subs	r0, #1
 800ed16:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ed1a:	ed82 7a00 	vstr	s14, [r2]
 800ed1e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ed22:	edc2 7a01 	vstr	s15, [r2, #4]
 800ed26:	e79c      	b.n	800ec62 <__kernel_rem_pio2f+0x3c6>
 800ed28:	ed73 7a01 	vldmdb	r3!, {s15}
 800ed2c:	edd3 6a01 	vldr	s13, [r3, #4]
 800ed30:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800ed34:	3a01      	subs	r2, #1
 800ed36:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ed3a:	ed83 7a00 	vstr	s14, [r3]
 800ed3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ed42:	edc3 7a01 	vstr	s15, [r3, #4]
 800ed46:	e78f      	b.n	800ec68 <__kernel_rem_pio2f+0x3cc>
 800ed48:	ed33 7a01 	vldmdb	r3!, {s14}
 800ed4c:	3c01      	subs	r4, #1
 800ed4e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ed52:	e78f      	b.n	800ec74 <__kernel_rem_pio2f+0x3d8>
 800ed54:	eef1 6a66 	vneg.f32	s13, s13
 800ed58:	eeb1 7a47 	vneg.f32	s14, s14
 800ed5c:	edc7 6a00 	vstr	s13, [r7]
 800ed60:	ed87 7a01 	vstr	s14, [r7, #4]
 800ed64:	eef1 7a67 	vneg.f32	s15, s15
 800ed68:	e790      	b.n	800ec8c <__kernel_rem_pio2f+0x3f0>
 800ed6a:	bf00      	nop

0800ed6c <scalbnf>:
 800ed6c:	ee10 3a10 	vmov	r3, s0
 800ed70:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800ed74:	d02b      	beq.n	800edce <scalbnf+0x62>
 800ed76:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800ed7a:	d302      	bcc.n	800ed82 <scalbnf+0x16>
 800ed7c:	ee30 0a00 	vadd.f32	s0, s0, s0
 800ed80:	4770      	bx	lr
 800ed82:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800ed86:	d123      	bne.n	800edd0 <scalbnf+0x64>
 800ed88:	4b24      	ldr	r3, [pc, #144]	@ (800ee1c <scalbnf+0xb0>)
 800ed8a:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800ee20 <scalbnf+0xb4>
 800ed8e:	4298      	cmp	r0, r3
 800ed90:	ee20 0a27 	vmul.f32	s0, s0, s15
 800ed94:	db17      	blt.n	800edc6 <scalbnf+0x5a>
 800ed96:	ee10 3a10 	vmov	r3, s0
 800ed9a:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800ed9e:	3a19      	subs	r2, #25
 800eda0:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800eda4:	4288      	cmp	r0, r1
 800eda6:	dd15      	ble.n	800edd4 <scalbnf+0x68>
 800eda8:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800ee24 <scalbnf+0xb8>
 800edac:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800ee28 <scalbnf+0xbc>
 800edb0:	ee10 3a10 	vmov	r3, s0
 800edb4:	eeb0 7a67 	vmov.f32	s14, s15
 800edb8:	2b00      	cmp	r3, #0
 800edba:	bfb8      	it	lt
 800edbc:	eef0 7a66 	vmovlt.f32	s15, s13
 800edc0:	ee27 0a87 	vmul.f32	s0, s15, s14
 800edc4:	4770      	bx	lr
 800edc6:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800ee2c <scalbnf+0xc0>
 800edca:	ee27 0a80 	vmul.f32	s0, s15, s0
 800edce:	4770      	bx	lr
 800edd0:	0dd2      	lsrs	r2, r2, #23
 800edd2:	e7e5      	b.n	800eda0 <scalbnf+0x34>
 800edd4:	4410      	add	r0, r2
 800edd6:	28fe      	cmp	r0, #254	@ 0xfe
 800edd8:	dce6      	bgt.n	800eda8 <scalbnf+0x3c>
 800edda:	2800      	cmp	r0, #0
 800eddc:	dd06      	ble.n	800edec <scalbnf+0x80>
 800edde:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800ede2:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800ede6:	ee00 3a10 	vmov	s0, r3
 800edea:	4770      	bx	lr
 800edec:	f110 0f16 	cmn.w	r0, #22
 800edf0:	da09      	bge.n	800ee06 <scalbnf+0x9a>
 800edf2:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800ee2c <scalbnf+0xc0>
 800edf6:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800ee30 <scalbnf+0xc4>
 800edfa:	ee10 3a10 	vmov	r3, s0
 800edfe:	eeb0 7a67 	vmov.f32	s14, s15
 800ee02:	2b00      	cmp	r3, #0
 800ee04:	e7d9      	b.n	800edba <scalbnf+0x4e>
 800ee06:	3019      	adds	r0, #25
 800ee08:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800ee0c:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800ee10:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800ee34 <scalbnf+0xc8>
 800ee14:	ee07 3a90 	vmov	s15, r3
 800ee18:	e7d7      	b.n	800edca <scalbnf+0x5e>
 800ee1a:	bf00      	nop
 800ee1c:	ffff3cb0 	.word	0xffff3cb0
 800ee20:	4c000000 	.word	0x4c000000
 800ee24:	7149f2ca 	.word	0x7149f2ca
 800ee28:	f149f2ca 	.word	0xf149f2ca
 800ee2c:	0da24260 	.word	0x0da24260
 800ee30:	8da24260 	.word	0x8da24260
 800ee34:	33000000 	.word	0x33000000

0800ee38 <floorf>:
 800ee38:	ee10 3a10 	vmov	r3, s0
 800ee3c:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800ee40:	3a7f      	subs	r2, #127	@ 0x7f
 800ee42:	2a16      	cmp	r2, #22
 800ee44:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800ee48:	dc2b      	bgt.n	800eea2 <floorf+0x6a>
 800ee4a:	2a00      	cmp	r2, #0
 800ee4c:	da12      	bge.n	800ee74 <floorf+0x3c>
 800ee4e:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800eeb4 <floorf+0x7c>
 800ee52:	ee30 0a27 	vadd.f32	s0, s0, s15
 800ee56:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800ee5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ee5e:	dd06      	ble.n	800ee6e <floorf+0x36>
 800ee60:	2b00      	cmp	r3, #0
 800ee62:	da24      	bge.n	800eeae <floorf+0x76>
 800ee64:	2900      	cmp	r1, #0
 800ee66:	4b14      	ldr	r3, [pc, #80]	@ (800eeb8 <floorf+0x80>)
 800ee68:	bf08      	it	eq
 800ee6a:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 800ee6e:	ee00 3a10 	vmov	s0, r3
 800ee72:	4770      	bx	lr
 800ee74:	4911      	ldr	r1, [pc, #68]	@ (800eebc <floorf+0x84>)
 800ee76:	4111      	asrs	r1, r2
 800ee78:	420b      	tst	r3, r1
 800ee7a:	d0fa      	beq.n	800ee72 <floorf+0x3a>
 800ee7c:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 800eeb4 <floorf+0x7c>
 800ee80:	ee30 0a27 	vadd.f32	s0, s0, s15
 800ee84:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800ee88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ee8c:	ddef      	ble.n	800ee6e <floorf+0x36>
 800ee8e:	2b00      	cmp	r3, #0
 800ee90:	bfbe      	ittt	lt
 800ee92:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 800ee96:	fa40 f202 	asrlt.w	r2, r0, r2
 800ee9a:	189b      	addlt	r3, r3, r2
 800ee9c:	ea23 0301 	bic.w	r3, r3, r1
 800eea0:	e7e5      	b.n	800ee6e <floorf+0x36>
 800eea2:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800eea6:	d3e4      	bcc.n	800ee72 <floorf+0x3a>
 800eea8:	ee30 0a00 	vadd.f32	s0, s0, s0
 800eeac:	4770      	bx	lr
 800eeae:	2300      	movs	r3, #0
 800eeb0:	e7dd      	b.n	800ee6e <floorf+0x36>
 800eeb2:	bf00      	nop
 800eeb4:	7149f2ca 	.word	0x7149f2ca
 800eeb8:	bf800000 	.word	0xbf800000
 800eebc:	007fffff 	.word	0x007fffff

0800eec0 <_init>:
 800eec0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eec2:	bf00      	nop
 800eec4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800eec6:	bc08      	pop	{r3}
 800eec8:	469e      	mov	lr, r3
 800eeca:	4770      	bx	lr

0800eecc <_fini>:
 800eecc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eece:	bf00      	nop
 800eed0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800eed2:	bc08      	pop	{r3}
 800eed4:	469e      	mov	lr, r3
 800eed6:	4770      	bx	lr
