0.7
2020.2
May 22 2024
19:03:11
C:/Users/pasir/Desktop/FPGA_Projects/Full_Adder/SevenSegment/SevenSegment.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,uvm,,,,,,
C:/Users/pasir/Desktop/Github/AnalogComputer/UART/SevenSegementDisplay/adder_AXI.sv,1720091920,systemVerilog,,C:/Users/pasir/Desktop/Github/AnalogComputer/UART/SevenSegementDisplay/adder_AXI_tb.sv,,adder_AXI,,uvm,,,,,,
C:/Users/pasir/Desktop/Github/AnalogComputer/UART/SevenSegementDisplay/adder_AXI_tb.sv,1720094313,systemVerilog,,,,adder_AXI_tb,,uvm,,,,,,
