module half_adder(a,b,sum,carry);
  input a,b;
  output sum,carry;
  assign sum=a^b;
  assign carry=a&b;
endmodule


module tb;
  reg a,b;
  wire sum,carry;
  half_adder dut(a,b,sum,carry);
  initial begin
    repeat(10) begin
      {a,b}=$random;
    
      #10
      $display("time=%0t,a=%b,b=%b,sum=%b,carry=%b",$time,a,b,sum,carry);
    end
  end
    initial begin
      $dumpfile("dump.vcd");
      $dumpvars(1,tb);
  end
endmodule
