

================================================================
== Vivado HLS Report for 'uart_wrapper_oled'
================================================================
* Date:           Fri Jan 19 19:02:02 2018

* Version:        2017.3 (Build 2018833 on Wed Oct 04 20:30:40 MDT 2017)
* Project:        test_module
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|  780|    2|  781|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (uart_wrapper_oled_s)
	3  / (!uart_wrapper_oled_s & uart_wrapper_oled_1)
3 --> 
	4  / true
4 --> 
5 --> 
	4  / true

* FSM state operations: 

 <State 1> : 0.00ns
ST_1 : Operation 6 [2/2] (0.00ns)   --->   "call void @"oled_process::oled_process.1"(float* %uart_wrapper_oled_oled_sum, float* %uart_wrapper_oled_oled_save, i1* %clk_form, i1* %reset_form, i1* %en_form, i6* %s_i_form, float* %FIFO_I_1_form, float* %FIFO_O_1_form)" [src/modules/oled_process.h:22->src/modules/uart_wrapper_oled.h:33]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 2> : 0.00ns
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %FIFO_O_1_form, [8 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13)"
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %FIFO_I_1_form, [8 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13)"
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk), !map !217"
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !221"
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %e), !map !225"
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %s), !map !229"
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %en), !map !233"
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %s_i), !map !237"
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %uart_wrapper_oled_oled_sum), !map !241"
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %uart_wrapper_oled_oled_save), !map !245"
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk_form), !map !249"
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset_form), !map !253"
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %en_form), !map !257"
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %s_i_form), !map !261"
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %FIFO_I_1_form), !map !265"
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %FIFO_O_1_form), !map !269"
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %FIFO_I_1), !map !273"
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %FIFO_O_1), !map !277"
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %e, [8 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13) nounwind" [src/modules/uart_wrapper_oled.h:33]
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([1 x i8]* @p_str13, i32 4, [1 x i8]* @p_str13, [1 x i8]* @p_str13, i32 0, i32 0, i8* %e) nounwind" [src/modules/uart_wrapper_oled.h:33]
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %s, [8 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13) nounwind" [src/modules/uart_wrapper_oled.h:33]
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([1 x i8]* @p_str13, i32 5, [1 x i8]* @p_str13, [1 x i8]* @p_str13, i32 0, i32 0, i8* %s) nounwind" [src/modules/uart_wrapper_oled.h:33]
ST_2 : Operation 29 [1/2] (0.00ns)   --->   "call void @"oled_process::oled_process.1"(float* %uart_wrapper_oled_oled_sum, float* %uart_wrapper_oled_oled_save, i1* %clk_form, i1* %reset_form, i1* %en_form, i6* %s_i_form, float* %FIFO_I_1_form, float* %FIFO_O_1_form)" [src/modules/oled_process.h:22->src/modules/uart_wrapper_oled.h:33]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecChannel([1 x i8]* @p_str13, i32 1, [1 x i8]* @p_str13, [7 x i8]* @p_str4, i32 192, i32 192, float* %FIFO_I_1, float* %FIFO_I_1) nounwind" [src/modules/uart_wrapper_oled.h:33]
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %FIFO_I_1, [8 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13) nounwind" [src/modules/uart_wrapper_oled.h:33]
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecChannel([1 x i8]* @p_str13, i32 1, [1 x i8]* @p_str13, [7 x i8]* @p_str5, i32 192, i32 192, float* %FIFO_O_1, float* %FIFO_O_1) nounwind" [src/modules/uart_wrapper_oled.h:33]
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %FIFO_O_1, [8 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13) nounwind" [src/modules/uart_wrapper_oled.h:33]
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([18 x i8]* @p_str6, [18 x i8]* @p_str6) nounwind" [src/modules/uart_wrapper_oled.h:34]
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%uart_wrapper_oled_s = load i1* @uart_wrapper_oled_ssdm_thread_M_do_action1, align 1" [src/modules/uart_wrapper_oled.h:35]
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %uart_wrapper_oled_s, label %1, label %2" [src/modules/uart_wrapper_oled.h:35]
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProcessDecl([18 x i8]* @p_str6, i32 2, [11 x i8]* @p_str7) nounwind" [src/modules/uart_wrapper_oled.h:35]
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecSensitive([11 x i8]* @p_str7, [4 x i8]* @p_str8, i1* %clk, i32 1) nounwind" [src/modules/uart_wrapper_oled.h:36]
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecSensitive([11 x i8]* @p_str7, [6 x i8]* @p_str9, i1* %reset, i32 3) nounwind" [src/modules/uart_wrapper_oled.h:37]
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%uart_wrapper_oled_1 = load i1* @uart_wrapper_oled_ssdm_thread_M_do_action2, align 1" [src/modules/uart_wrapper_oled.h:38]
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %uart_wrapper_oled_1, label %3, label %4" [src/modules/uart_wrapper_oled.h:38]
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProcessDecl([18 x i8]* @p_str6, i32 2, [11 x i8]* @p_str10) nounwind" [src/modules/uart_wrapper_oled.h:38]
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecSensitive([11 x i8]* @p_str10, [4 x i8]* @p_str8, i1* %clk, i32 1) nounwind" [src/modules/uart_wrapper_oled.h:39]
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecSensitive([11 x i8]* @p_str10, [6 x i8]* @p_str9, i1* %reset, i32 3) nounwind" [src/modules/uart_wrapper_oled.h:40]
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([18 x i8]* @p_str6, i32 0, [7 x i8]* @p_str11, [4 x i8]* @p_str8, i32 0, i32 0, i1* %clk) nounwind" [src/modules/uart_wrapper_oled.h:41]
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([18 x i8]* @p_str6, i32 0, [7 x i8]* @p_str11, [6 x i8]* @p_str9, i32 0, i32 0, i1* %reset) nounwind" [src/modules/uart_wrapper_oled.h:42]
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %e, [8 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13) nounwind" [src/modules/uart_wrapper_oled.h:43]
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([18 x i8]* @p_str6, i32 4, [16 x i8]* @p_str14, [2 x i8]* @p_str15, i32 0, i32 0, i8* %e) nounwind" [src/modules/uart_wrapper_oled.h:44]
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %s, [8 x i8]* @p_str12, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13) nounwind" [src/modules/uart_wrapper_oled.h:45]
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([18 x i8]* @p_str6, i32 5, [16 x i8]* @p_str14, [2 x i8]* @p_str16, i32 0, i32 0, i8* %s) nounwind" [src/modules/uart_wrapper_oled.h:46]
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([18 x i8]* @p_str6, i32 1, [7 x i8]* @p_str11, [3 x i8]* @p_str17, i32 0, i32 0, i1* %en) nounwind" [src/modules/uart_wrapper_oled.h:47]
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([18 x i8]* @p_str6, i32 1, [12 x i8]* @p_str18, [4 x i8]* @p_str19, i32 0, i32 0, i6* %s_i) nounwind" [src/modules/uart_wrapper_oled.h:48]
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i1* %clk_form, i1* %clk) nounwind" [src/modules/uart_wrapper_oled.h:49]
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i1* %reset_form, i1* %reset) nounwind" [src/modules/uart_wrapper_oled.h:50]
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(float* %FIFO_I_1_form, float* %FIFO_I_1) nounwind" [src/modules/uart_wrapper_oled.h:51]
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(float* %FIFO_O_1_form, float* %FIFO_O_1) nounwind" [src/modules/uart_wrapper_oled.h:52]
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i6* %s_i_form, i6* %s_i) nounwind" [src/modules/uart_wrapper_oled.h:53]
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPortMap(i1* %en_form, i1* %en) nounwind" [src/modules/uart_wrapper_oled.h:54]
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "ret void" [src/modules/uart_wrapper_oled.h:46]

 <State 3> : 0.00ns
ST_3 : Operation 60 [2/2] (0.00ns)   --->   "call void @"uart_wrapper_oled::do_action2"(i1* %clk, i1* %reset, i8* %e, i8* %s, i1* %en, i6* %s_i, float* %uart_wrapper_oled_oled_sum, float* %uart_wrapper_oled_oled_save, i1* %clk_form, i1* %reset_form, i1* %en_form, i6* %s_i_form, float* %FIFO_I_1_form, float* %FIFO_O_1_form, float* %FIFO_I_1, float* %FIFO_O_1)" [src/modules/uart_wrapper_oled.h:38]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 4> : 0.00ns
ST_4 : Operation 61 [1/2] (0.00ns)   --->   "call void @"uart_wrapper_oled::do_action2"(i1* %clk, i1* %reset, i8* %e, i8* %s, i1* %en, i6* %s_i, float* %uart_wrapper_oled_oled_sum, float* %uart_wrapper_oled_oled_save, i1* %clk_form, i1* %reset_form, i1* %en_form, i6* %s_i_form, float* %FIFO_I_1_form, float* %FIFO_O_1_form, float* %FIFO_I_1, float* %FIFO_O_1)" [src/modules/uart_wrapper_oled.h:38]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "br label %UnifiedUnreachableBlock"
ST_4 : Operation 63 [1/2] (0.00ns)   --->   "call void @"uart_wrapper_oled::do_action1"(i1* %clk, i1* %reset, i8* %e, i8* %s, i1* %en, i6* %s_i, float* %uart_wrapper_oled_oled_sum, float* %uart_wrapper_oled_oled_save, i1* %clk_form, i1* %reset_form, i1* %en_form, i6* %s_i_form, float* %FIFO_I_1_form, float* %FIFO_O_1_form, float* %FIFO_I_1, float* %FIFO_O_1)" [src/modules/uart_wrapper_oled.h:35]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "br label %UnifiedUnreachableBlock"
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "unreachable"

 <State 5> : 0.00ns
ST_5 : Operation 66 [2/2] (0.00ns)   --->   "call void @"uart_wrapper_oled::do_action1"(i1* %clk, i1* %reset, i8* %e, i8* %s, i1* %en, i6* %s_i, float* %uart_wrapper_oled_oled_sum, float* %uart_wrapper_oled_oled_save, i1* %clk_form, i1* %reset_form, i1* %en_form, i6* %s_i_form, float* %FIFO_I_1_form, float* %FIFO_O_1_form, float* %FIFO_I_1, float* %FIFO_O_1)" [src/modules/uart_wrapper_oled.h:35]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
