==============================================================
File generated on Thu Jun 20 17:43:34 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'unconstrained.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sph_dec.cpp' ... 
WARNING: [HLS 200-40] sph_dec.cpp:120:1: warning: '/*' within block comment [-Wcomment]
/*
^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'pred_controller.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'guess_edu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'guess_babay.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 105.898 ; gain = 19.402
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 105.898 ; gain = 19.402
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 108.680 ; gain = 22.184
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 109.266 ; gain = 22.770
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'sphdec' (sph_dec.cpp:48) in function 'sph_dec' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'guess_babay' (guess_babay.cpp:6).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'guess_edu' (guess_edu.cpp:8).
INFO: [HLS 200-489] Unrolling loop 'dist_matmul' (sph_dec.cpp:54) in function 'sph_dec' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'U_opt' (sph_dec.cpp:73) in function 'sph_dec' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Backtracking' (sph_dec.cpp:90) in function 'sph_dec' completely with a factor of 11.
INFO: [HLS 200-489] Unrolling loop 'U_babay_cal_row' (guess_babay.cpp:16) in function 'guess_babay' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'U_babay_cal_col' (guess_babay.cpp:20) in function 'guess_babay' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'roh_babay_row' (guess_babay.cpp:49) in function 'guess_babay' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'roh_babay_col' (guess_babay.cpp:52) in function 'guess_babay' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'memset_u_educated' in function 'guess_edu' completely with a factor of 11.
INFO: [HLS 200-489] Unrolling loop 'u_educated_cal_1' (guess_edu.cpp:19) in function 'guess_edu' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'u_educated_cal_2' (guess_edu.cpp:26) in function 'guess_edu' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'roh_educated_row' (guess_edu.cpp:41) in function 'guess_edu' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'roh_educated_col' (guess_edu.cpp:44) in function 'guess_edu' completely with a factor of 12.
INFO: [XFORM 203-102] Partitioning array 'u_educated' (guess_edu.cpp:15) automatically.
INFO: [XFORM 203-102] Partitioning array 'U_babay' (guess_babay.cpp:11) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'X_KK_a' (pred_controller.cpp:33) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'accu' (unconstrained.cpp:11) completely based on array size.
WARNING: [XFORM 203-104] Completely partitioning array 'Y_Hat_a' (pred_controller.cpp:36) accessed through non-constant indices on dimension 1 (pred_controller.cpp:91:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'Y_Hat_a' (pred_controller.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'R_Hat_a' (pred_controller.cpp:37) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'V_Mul_H_Inv_a' (pred_controller.cpp:38) accessed through non-constant indices on dimension 1 (pred_controller.cpp:103:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'V_Mul_H_Inv_a' (pred_controller.cpp:38) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'V_Gen_a' (pred_controller.cpp:39) accessed through non-constant indices on dimension 1 (pred_controller.cpp:109:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'V_Gen_a' (pred_controller.cpp:39) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'V_Gen_a_cpy' (pred_controller.cpp:40) accessed through non-constant indices on dimension 1 (pred_controller.cpp:130:7), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'V_Gen_a_cpy' (pred_controller.cpp:40) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'H_Hat_Inv_a' (pred_controller.cpp:41) accessed through non-constant indices on dimension 1 (pred_controller.cpp:116:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'H_Hat_Inv_a' (pred_controller.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'U_unc_kk' (pred_controller.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dist_array' (sph_dec.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'switch_point' (sph_dec.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'U' (sph_dec.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X_KK_a' (pred_controller.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accu' (unconstrained.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (unconstrained.cpp:11:37) to (unconstrained.cpp:11:37) in function 'unconstrained'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sph_dec.cpp:55:5) to (sph_dec.cpp:55:5) in function 'sph_dec'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sph_dec.cpp:91:5) to (sph_dec.cpp:47:30) in function 'sph_dec'... converting 23 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (guess_babay.cpp:6:26) to (guess_babay.cpp:111:2) in function 'guess_babay'... converting 49 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:32 . Memory (MB): peak = 152.445 ; gain = 65.949
WARNING: [HLS 200-466] Port 'Y_REF_KK_src'() has different latency/depth on the same m_axi bundle:'data'
WARNING: [HLS 200-466] Port 'U_KK_src'() has different latency/depth on the same m_axi bundle:'data'
WARNING: [HLS 200-466] Port 'Y_HAT_src'() has different latency/depth on the same m_axi bundle:'data'
WARNING: [HLS 200-466] Port 'R_HAT_src'() has different latency/depth on the same m_axi bundle:'data'
WARNING: [HLS 200-466] Port 'V_MUL_H_INV_src'() has different latency/depth on the same m_axi bundle:'data'
WARNING: [HLS 200-466] Port 'out'() has different latency/depth on the same m_axi bundle:'data'
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 12 on port 'data' (pred_controller.cpp:84:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 144 on port 'data' (pred_controller.cpp:103:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 144 on port 'data' (pred_controller.cpp:109:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 144 on port 'data' (pred_controller.cpp:116:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'data' (pred_controller.cpp:97:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 4 on port 'data' (pred_controller.cpp:72:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 8 on port 'data' (pred_controller.cpp:79:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 96 on port 'data' (pred_controller.cpp:91:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 12 on port 'data' (pred_controller.cpp:168:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:42 . Memory (MB): peak = 259.875 ; gain = 173.379
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predictive_controller' ...
WARNING: [SYN 201-107] Renaming port name 'predictive_controller/out' to 'predictive_controller/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'unconstrained' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 43.011 seconds; current allocated memory: 203.192 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.227 seconds; current allocated memory: 206.032 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'guess_edu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'guess_edu'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('U_KK_a_load_5', guess_edu.cpp:28) on array 'U_KK_a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'U_KK_a'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('U_unc_kk_load_10', guess_edu.cpp:54) on array 'U_unc_kk' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'U_unc_kk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 79.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.208 seconds; current allocated memory: 207.197 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.944 seconds; current allocated memory: 209.313 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'guess_babay' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'guess_babay'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('theta_kk_load_2', guess_babay.cpp:22) on array 'theta_kk' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'theta_kk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 129.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.438 seconds; current allocated memory: 213.294 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.167 seconds; current allocated memory: 220.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sph_dec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sphdec'.
WARNING: [SCHED 204-68] The II Violation in module 'sph_dec': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'select' operation ('switch_point_11_4', sph_dec.cpp:91) and 'mux' operation ('U[0]', sph_dec.cpp:51).
WARNING: [SCHED 204-68] The II Violation in module 'sph_dec': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('switch_point[0]', sph_dec.cpp:86) and 'mux' operation ('U[0]', sph_dec.cpp:51).
WARNING: [SCHED 204-68] The II Violation in module 'sph_dec': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'select' operation ('switch_point_11_4', sph_dec.cpp:91) and 'mux' operation ('U[0]', sph_dec.cpp:51).
WARNING: [SCHED 204-68] The II Violation in module 'sph_dec': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('switch_point[0]', sph_dec.cpp:86) and 'mux' operation ('U[0]', sph_dec.cpp:51).
WARNING: [SCHED 204-68] The II Violation in module 'sph_dec': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'select' operation ('switch_point_11_4', sph_dec.cpp:91) and 'mux' operation ('U[0]', sph_dec.cpp:51).
WARNING: [SCHED 204-68] The II Violation in module 'sph_dec': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('switch_point[0]', sph_dec.cpp:86) and 'mux' operation ('U[0]', sph_dec.cpp:51).
WARNING: [SCHED 204-68] The II Violation in module 'sph_dec': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'select' operation ('switch_point_11_4', sph_dec.cpp:91) and 'mux' operation ('U[0]', sph_dec.cpp:51).
WARNING: [SCHED 204-68] The II Violation in module 'sph_dec': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('switch_point[0]', sph_dec.cpp:86) and 'mux' operation ('U[0]', sph_dec.cpp:51).
WARNING: [SCHED 204-68] The II Violation in module 'sph_dec': Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0)
   between 'select' operation ('switch_point_11_4', sph_dec.cpp:91) and 'mux' operation ('U[0]', sph_dec.cpp:51).
WARNING: [SCHED 204-68] The II Violation in module 'sph_dec': Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'add' operation ('switch_point[0]', sph_dec.cpp:86) and 'mux' operation ('U[0]', sph_dec.cpp:51).
WARNING: [SCHED 204-68] The II Violation in module 'sph_dec': Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 0)
   between 'select' operation ('switch_point_11_4', sph_dec.cpp:91) and 'mux' operation ('U[0]', sph_dec.cpp:51).
WARNING: [SCHED 204-68] The II Violation in module 'sph_dec': Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1)
   between 'add' operation ('switch_point[0]', sph_dec.cpp:86) and 'mux' operation ('U[0]', sph_dec.cpp:51).
WARNING: [SCHED 204-68] The II Violation in module 'sph_dec': Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 0)
   between 'select' operation ('switch_point_11_4', sph_dec.cpp:91) and 'mux' operation ('U[0]', sph_dec.cpp:51).
WARNING: [SCHED 204-68] The II Violation in module 'sph_dec': Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1)
   between 'add' operation ('switch_point[0]', sph_dec.cpp:86) and 'mux' operation ('U[0]', sph_dec.cpp:51).
WARNING: [SCHED 204-68] The II Violation in module 'sph_dec': Unable to enforce a carried dependence constraint (II = 61, distance = 1, offset = 1)
   between 'select' operation ('switch_point[6]', sph_dec.cpp:91) and 'mux' operation ('U[0]', sph_dec.cpp:51).
WARNING: [SCHED 204-68] The II Violation in module 'sph_dec': Unable to enforce a carried dependence constraint (II = 61, distance = 1, offset = 0)
   between 'select' operation ('switch_point_1_6', sph_dec.cpp:91) and 'mux' operation ('U[0]', sph_dec.cpp:51).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 62, Depth = 74.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.408 seconds; current allocated memory: 224.088 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.599 seconds; current allocated memory: 231.846 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predictive_controller' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'x_kk_cpy'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'y_ref_kk_cpy'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'u_kk_cpy'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'y_hat_cpy'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'r_hat_cpy'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VHinv_cpy'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Vgen_cpy'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Hhat_inv_cpy'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.U_opt.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.593 seconds; current allocated memory: 241.960 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 13.656 seconds; current allocated memory: 276.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'unconstrained' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'predictive_controller_faddfsub_32ns_32ns_32_4_full_dsp_1' to 'predictive_controbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_fmul_32ns_32ns_32_2_max_dsp_1' to 'predictive_controcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_fptrunc_64ns_32_1_1' to 'predictive_controdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_fpext_32ns_64_1_1' to 'predictive_controeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_dsub_64ns_64ns_64_5_full_dsp_1' to 'predictive_controfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_dmul_64ns_64ns_64_5_max_dsp_1' to 'predictive_controg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_mux_325_32_1_1' to 'predictive_controhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_mux_42_32_1_1' to 'predictive_controibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_mux_967_32_1_1' to 'predictive_controjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_mux_1448_32_1_1' to 'predictive_controkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predictive_controbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controibs': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controkbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'unconstrained'.
INFO: [HLS 200-111]  Elapsed time: 12.901 seconds; current allocated memory: 281.521 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'guess_edu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'predictive_controller_fadd_32ns_32ns_32_4_full_dsp_1' to 'predictive_controlbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predictive_controbkb': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controcud': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controlbW': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'guess_edu'.
INFO: [HLS 200-111]  Elapsed time: 2.04 seconds; current allocated memory: 285.076 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'guess_babay' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'predictive_controller_fcmp_32ns_32ns_1_1_1' to 'predictive_contromb6' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'guess_babay' is 32128 from HDL expression: ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001))
INFO: [RTGEN 206-100] Generating core module 'predictive_controbkb': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controcud': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controlbW': 33 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_contromb6': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'guess_babay'.
INFO: [HLS 200-111]  Elapsed time: 3.614 seconds; current allocated memory: 296.118 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sph_dec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'predictive_controller_fsub_32ns_32ns_32_4_full_dsp_1' to 'predictive_controncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_sitofp_32ns_32_3_1' to 'predictive_controocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_dadd_64ns_64ns_64_5_full_dsp_1' to 'predictive_contropcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_dcmp_64ns_64ns_1_1_1' to 'predictive_controqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_mux_124_32_1_1' to 'predictive_controrcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predictive_controbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controkbM': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_contropcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controrcU': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sph_dec'.
INFO: [HLS 200-111]  Elapsed time: 8.848 seconds; current allocated memory: 307.967 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predictive_controller' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predictive_controller/data' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predictive_controller/X_KK_src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predictive_controller/Y_REF_KK_src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predictive_controller/U_KK_src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predictive_controller/Y_HAT_src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predictive_controller/R_HAT_src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predictive_controller/V_MUL_H_INV_src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predictive_controller/V_GEN_src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predictive_controller/H_HAT_INV_src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predictive_controller/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predictive_controller' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'X_KK_src', 'Y_REF_KK_src', 'U_KK_src', 'Y_HAT_src', 'V_MUL_H_INV_src', 'V_GEN_src', 'H_HAT_INV_src' and 'out_r' to AXI-Lite port crtl_bus.
INFO: [SYN 201-210] Renamed object name 'predictive_controller_Y_Ref_KK_a' to 'predictive_controsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_U_KK_a' to 'predictive_controtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_U_unc_kk_cpy' to 'predictive_controudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_theta_kk' to 'predictive_controvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_U_opt' to 'predictive_controwdI' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predictive_controkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_contromb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controrcU': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predictive_controller'.
INFO: [HLS 200-111]  Elapsed time: 10.379 seconds; current allocated memory: 327.210 MB.
INFO: [RTMG 210-278] Implementing memory 'unconstrained_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predictive_controtde_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predictive_controwdI_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:40 ; elapsed = 00:02:25 . Memory (MB): peak = 515.668 ; gain = 429.172
INFO: [SYSC 207-301] Generating SystemC RTL for predictive_controller.
INFO: [VHDL 208-304] Generating VHDL RTL for predictive_controller.
INFO: [VLOG 209-307] Generating Verilog RTL for predictive_controller.
INFO: [HLS 200-112] Total elapsed time: 145.467 seconds; peak allocated memory: 327.210 MB.
==============================================================
File generated on Thu Jun 20 17:52:22 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'unconstrained.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sph_dec.cpp' ... 
WARNING: [HLS 200-40] sph_dec.cpp:120:1: warning: '/*' within block comment [-Wcomment]
/*
^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'pred_controller.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'guess_edu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'guess_babay.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 105.895 ; gain = 19.332
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 105.895 ; gain = 19.332
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 108.520 ; gain = 21.957
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 109.367 ; gain = 22.805
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'sphdec' (sph_dec.cpp:48) in function 'sph_dec' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'guess_babay' (guess_babay.cpp:6).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'guess_edu' (guess_edu.cpp:8).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'unconstrained' (unconstrained.cpp:6).
INFO: [HLS 200-489] Unrolling loop 'dist_matmul' (sph_dec.cpp:54) in function 'sph_dec' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'U_opt' (sph_dec.cpp:73) in function 'sph_dec' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Backtracking' (sph_dec.cpp:90) in function 'sph_dec' completely with a factor of 11.
INFO: [HLS 200-489] Unrolling loop 'U_babay_cal_row' (guess_babay.cpp:16) in function 'guess_babay' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'U_babay_cal_col' (guess_babay.cpp:20) in function 'guess_babay' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'roh_babay_row' (guess_babay.cpp:49) in function 'guess_babay' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'roh_babay_col' (guess_babay.cpp:52) in function 'guess_babay' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'memset_u_educated' in function 'guess_edu' completely with a factor of 11.
INFO: [HLS 200-489] Unrolling loop 'u_educated_cal_1' (guess_edu.cpp:19) in function 'guess_edu' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'u_educated_cal_2' (guess_edu.cpp:26) in function 'guess_edu' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'roh_educated_row' (guess_edu.cpp:41) in function 'guess_edu' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'roh_educated_col' (guess_edu.cpp:44) in function 'guess_edu' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'memset_accu' in function 'unconstrained' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'rHAt_Mul_xkk_row' (unconstrained.cpp:16) in function 'unconstrained' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'rHAt_Mul_xkk_col' (unconstrained.cpp:18) in function 'unconstrained' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'accu_temp' (unconstrained.cpp:24) in function 'unconstrained' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Theta_kk_row' (unconstrained.cpp:54) in function 'unconstrained' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Theta_kk_col' (unconstrained.cpp:56) in function 'unconstrained' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'unconstrained_row' (unconstrained.cpp:93) in function 'unconstrained' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'unconstrained_col' (unconstrained.cpp:96) in function 'unconstrained' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'acc_part' (unconstrained.cpp:100) in function 'unconstrained' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'accu_uncos' (unconstrained.cpp:107) in function 'unconstrained' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'temp' (unconstrained.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'accu' (unconstrained.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'u_educated' (guess_edu.cpp:15) automatically.
INFO: [XFORM 203-102] Partitioning array 'U_babay' (guess_babay.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'theta_kk' (pred_controller.cpp:49) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'X_KK_a' (pred_controller.cpp:33) completely based on array size.
WARNING: [XFORM 203-104] Completely partitioning array 'Y_Hat_a' (pred_controller.cpp:36) accessed through non-constant indices on dimension 1 (pred_controller.cpp:91:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'Y_Hat_a' (pred_controller.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'R_Hat_a' (pred_controller.cpp:37) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'V_Mul_H_Inv_a' (pred_controller.cpp:38) accessed through non-constant indices on dimension 1 (pred_controller.cpp:103:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'V_Mul_H_Inv_a' (pred_controller.cpp:38) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'V_Gen_a' (pred_controller.cpp:39) accessed through non-constant indices on dimension 1 (pred_controller.cpp:109:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'V_Gen_a' (pred_controller.cpp:39) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'V_Gen_a_cpy' (pred_controller.cpp:40) accessed through non-constant indices on dimension 1 (pred_controller.cpp:130:7), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'V_Gen_a_cpy' (pred_controller.cpp:40) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'H_Hat_Inv_a' (pred_controller.cpp:41) accessed through non-constant indices on dimension 1 (pred_controller.cpp:116:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'H_Hat_Inv_a' (pred_controller.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'U_unc_kk' (pred_controller.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dist_array' (sph_dec.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'switch_point' (sph_dec.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'U' (sph_dec.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X_KK_a' (pred_controller.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sph_dec.cpp:55:5) to (sph_dec.cpp:55:5) in function 'sph_dec'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sph_dec.cpp:91:5) to (sph_dec.cpp:47:30) in function 'sph_dec'... converting 23 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (guess_babay.cpp:6:26) to (guess_babay.cpp:111:2) in function 'guess_babay'... converting 49 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:32 . Memory (MB): peak = 152.270 ; gain = 65.707
WARNING: [HLS 200-466] Port 'Y_REF_KK_src'() has different latency/depth on the same m_axi bundle:'data'
WARNING: [HLS 200-466] Port 'U_KK_src'() has different latency/depth on the same m_axi bundle:'data'
WARNING: [HLS 200-466] Port 'Y_HAT_src'() has different latency/depth on the same m_axi bundle:'data'
WARNING: [HLS 200-466] Port 'R_HAT_src'() has different latency/depth on the same m_axi bundle:'data'
WARNING: [HLS 200-466] Port 'V_MUL_H_INV_src'() has different latency/depth on the same m_axi bundle:'data'
WARNING: [HLS 200-466] Port 'out'() has different latency/depth on the same m_axi bundle:'data'
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 12 on port 'data' (pred_controller.cpp:84:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 144 on port 'data' (pred_controller.cpp:103:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 144 on port 'data' (pred_controller.cpp:109:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 144 on port 'data' (pred_controller.cpp:116:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'data' (pred_controller.cpp:97:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 4 on port 'data' (pred_controller.cpp:72:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 8 on port 'data' (pred_controller.cpp:79:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 96 on port 'data' (pred_controller.cpp:91:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 12 on port 'data' (pred_controller.cpp:168:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:39 . Memory (MB): peak = 261.305 ; gain = 174.742
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predictive_controller' ...
WARNING: [SYN 201-107] Renaming port name 'predictive_controller/out' to 'predictive_controller/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'unconstrained' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'unconstrained'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('Y_Ref_KK_a_load_2', unconstrained.cpp:57) on array 'Y_Ref_KK_a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'Y_Ref_KK_a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 94.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 43.714 seconds; current allocated memory: 207.981 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.199 seconds; current allocated memory: 215.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'guess_edu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'guess_edu'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('U_KK_a_load_6', guess_edu.cpp:28) on array 'U_KK_a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'U_KK_a'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('U_unc_kk_load_10', guess_edu.cpp:54) on array 'U_unc_kk' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'U_unc_kk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 79.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.548 seconds; current allocated memory: 216.841 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.938 seconds; current allocated memory: 218.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'guess_babay' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'guess_babay'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 112.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.254 seconds; current allocated memory: 222.791 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.437 seconds; current allocated memory: 230.291 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sph_dec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sphdec'.
WARNING: [SCHED 204-68] The II Violation in module 'sph_dec': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'select' operation ('switch_point_11_4', sph_dec.cpp:91) and 'mux' operation ('U[0]', sph_dec.cpp:51).
WARNING: [SCHED 204-68] The II Violation in module 'sph_dec': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('switch_point[0]', sph_dec.cpp:86) and 'mux' operation ('U[0]', sph_dec.cpp:51).
WARNING: [SCHED 204-68] The II Violation in module 'sph_dec': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'select' operation ('switch_point_11_4', sph_dec.cpp:91) and 'mux' operation ('U[0]', sph_dec.cpp:51).
WARNING: [SCHED 204-68] The II Violation in module 'sph_dec': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('switch_point[0]', sph_dec.cpp:86) and 'mux' operation ('U[0]', sph_dec.cpp:51).
WARNING: [SCHED 204-68] The II Violation in module 'sph_dec': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'select' operation ('switch_point_11_4', sph_dec.cpp:91) and 'mux' operation ('U[0]', sph_dec.cpp:51).
WARNING: [SCHED 204-68] The II Violation in module 'sph_dec': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('switch_point[0]', sph_dec.cpp:86) and 'mux' operation ('U[0]', sph_dec.cpp:51).
WARNING: [SCHED 204-68] The II Violation in module 'sph_dec': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'select' operation ('switch_point_11_4', sph_dec.cpp:91) and 'mux' operation ('U[0]', sph_dec.cpp:51).
WARNING: [SCHED 204-68] The II Violation in module 'sph_dec': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('switch_point[0]', sph_dec.cpp:86) and 'mux' operation ('U[0]', sph_dec.cpp:51).
WARNING: [SCHED 204-68] The II Violation in module 'sph_dec': Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0)
   between 'select' operation ('switch_point_11_4', sph_dec.cpp:91) and 'mux' operation ('U[0]', sph_dec.cpp:51).
WARNING: [SCHED 204-68] The II Violation in module 'sph_dec': Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'add' operation ('switch_point[0]', sph_dec.cpp:86) and 'mux' operation ('U[0]', sph_dec.cpp:51).
WARNING: [SCHED 204-68] The II Violation in module 'sph_dec': Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 0)
   between 'select' operation ('switch_point_11_4', sph_dec.cpp:91) and 'mux' operation ('U[0]', sph_dec.cpp:51).
WARNING: [SCHED 204-68] The II Violation in module 'sph_dec': Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1)
   between 'add' operation ('switch_point[0]', sph_dec.cpp:86) and 'mux' operation ('U[0]', sph_dec.cpp:51).
WARNING: [SCHED 204-68] The II Violation in module 'sph_dec': Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 0)
   between 'select' operation ('switch_point_11_4', sph_dec.cpp:91) and 'mux' operation ('U[0]', sph_dec.cpp:51).
WARNING: [SCHED 204-68] The II Violation in module 'sph_dec': Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1)
   between 'add' operation ('switch_point[0]', sph_dec.cpp:86) and 'mux' operation ('U[0]', sph_dec.cpp:51).
WARNING: [SCHED 204-68] The II Violation in module 'sph_dec': Unable to enforce a carried dependence constraint (II = 61, distance = 1, offset = 1)
   between 'select' operation ('switch_point[6]', sph_dec.cpp:91) and 'mux' operation ('U[0]', sph_dec.cpp:51).
WARNING: [SCHED 204-68] The II Violation in module 'sph_dec': Unable to enforce a carried dependence constraint (II = 61, distance = 1, offset = 0)
   between 'select' operation ('switch_point_1_6', sph_dec.cpp:91) and 'mux' operation ('U[0]', sph_dec.cpp:51).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 62, Depth = 74.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.128 seconds; current allocated memory: 234.064 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.535 seconds; current allocated memory: 241.822 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predictive_controller' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'x_kk_cpy'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'y_ref_kk_cpy'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'u_kk_cpy'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'y_hat_cpy'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'r_hat_cpy'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VHinv_cpy'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Vgen_cpy'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Hhat_inv_cpy'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.U_opt.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.342 seconds; current allocated memory: 252.083 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 16.824 seconds; current allocated memory: 295.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'unconstrained' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'predictive_controller_fadd_32ns_32ns_32_4_full_dsp_1' to 'predictive_controbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_faddfsub_32ns_32ns_32_4_full_dsp_1' to 'predictive_controcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_fmul_32ns_32ns_32_2_max_dsp_1' to 'predictive_controdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_fptrunc_64ns_32_1_1' to 'predictive_controeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_fpext_32ns_64_1_1' to 'predictive_controfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_dsub_64ns_64ns_64_5_full_dsp_1' to 'predictive_controg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_dmul_64ns_64ns_64_5_max_dsp_1' to 'predictive_controhbi' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'unconstrained' is 88384 from HDL expression: ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))
INFO: [RTGEN 206-100] Generating core module 'predictive_controbkb': 74 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controcud': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controdEe': 68 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controfYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controhbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'unconstrained'.
INFO: [HLS 200-111]  Elapsed time: 15.517 seconds; current allocated memory: 310.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'guess_edu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'predictive_controbkb': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controcud': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controdEe': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'guess_edu'.
INFO: [HLS 200-111]  Elapsed time: 10.563 seconds; current allocated memory: 316.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'guess_babay' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'predictive_controller_fsub_32ns_32ns_32_4_full_dsp_1' to 'predictive_controibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_fcmp_32ns_32ns_1_1_1' to 'predictive_controjbC' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'guess_babay' is 319256 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'predictive_controbkb': 234 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controdEe': 234 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controibs': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controjbC': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'guess_babay'.
INFO: [HLS 200-111]  Elapsed time: 15.506 seconds; current allocated memory: 345.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sph_dec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'predictive_controller_sitofp_32ns_32_3_1' to 'predictive_controkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_dadd_64ns_64ns_64_5_full_dsp_1' to 'predictive_controlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_dcmp_64ns_64ns_1_1_1' to 'predictive_contromb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_mux_124_32_1_1' to 'predictive_controncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_mux_1448_32_1_1' to 'predictive_controocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predictive_controcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_contromb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controncg': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controocq': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sph_dec'.
INFO: [HLS 200-111]  Elapsed time: 12.313 seconds; current allocated memory: 357.019 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predictive_controller' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predictive_controller/data' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predictive_controller/X_KK_src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predictive_controller/Y_REF_KK_src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predictive_controller/U_KK_src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predictive_controller/Y_HAT_src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predictive_controller/R_HAT_src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predictive_controller/V_MUL_H_INV_src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predictive_controller/V_GEN_src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predictive_controller/H_HAT_INV_src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predictive_controller/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predictive_controller' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'X_KK_src', 'Y_REF_KK_src', 'U_KK_src', 'Y_HAT_src', 'V_MUL_H_INV_src', 'V_GEN_src', 'H_HAT_INV_src' and 'out_r' to AXI-Lite port crtl_bus.
INFO: [SYN 201-210] Renamed object name 'predictive_controller_Y_Ref_KK_a' to 'predictive_contropcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_U_KK_a' to 'predictive_controqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_U_unc_kk_cpy' to 'predictive_controrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_U_opt' to 'predictive_controsc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predictive_controjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controocq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predictive_controller'.
INFO: [HLS 200-111]  Elapsed time: 9.922 seconds; current allocated memory: 377.343 MB.
INFO: [RTMG 210-278] Implementing memory 'predictive_contropcA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predictive_controqcK_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predictive_controsc4_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:13 ; elapsed = 00:03:03 . Memory (MB): peak = 595.250 ; gain = 508.688
INFO: [SYSC 207-301] Generating SystemC RTL for predictive_controller.
INFO: [VHDL 208-304] Generating VHDL RTL for predictive_controller.
INFO: [VLOG 209-307] Generating Verilog RTL for predictive_controller.
INFO: [HLS 200-112] Total elapsed time: 182.975 seconds; peak allocated memory: 377.343 MB.
==============================================================
File generated on Thu Jun 20 18:23:16 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'unconstrained.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sph_dec.cpp' ... 
WARNING: [HLS 200-40] sph_dec.cpp:122:1: warning: '/*' within block comment [-Wcomment]
/*
^
1 warning generated.
WARNING: [HLS 200-40] In file included from sph_dec.cpp:1:
sph_dec.cpp:7:24: error: use of undeclared identifier 'switch_point'
_ssdm_SpecDependence( &switch_point, 0, 0, -1, 0, 1);
                       ^
sph_dec.cpp:8:24: error: use of undeclared identifier 'U'
_ssdm_SpecDependence( &U, 0, 0, -1, 0, 1);
                       ^
2 errors generated.
==============================================================
File generated on Thu Jun 20 18:27:19 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'unconstrained.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sph_dec.cpp' ... 
WARNING: [HLS 200-40] sph_dec.cpp:122:1: warning: '/*' within block comment [-Wcomment]
/*
^
1 warning generated.
WARNING: [HLS 200-40] In file included from sph_dec.cpp:1:
sph_dec.cpp:7:24: error: use of undeclared identifier 'switch_point'
_ssdm_SpecDependence( &switch_point, 1, 0, -1, 0, 1);
                       ^
sph_dec.cpp:8:24: error: use of undeclared identifier 'U'
_ssdm_SpecDependence( &U, 1, 0, -1, 0, 1);
                       ^
2 errors generated.
==============================================================
File generated on Thu Jun 20 18:30:01 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'unconstrained.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sph_dec.cpp' ... 
WARNING: [HLS 200-40] sph_dec.cpp:120:1: warning: '/*' within block comment [-Wcomment]
/*
^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'pred_controller.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'guess_edu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'guess_babay.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 106.152 ; gain = 20.047
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 106.152 ; gain = 20.047
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 108.516 ; gain = 22.410
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 109.176 ; gain = 23.070
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'sphdec' (sph_dec.cpp:48) in function 'sph_dec' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'guess_babay' (guess_babay.cpp:6).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'guess_edu' (guess_edu.cpp:8).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'unconstrained' (unconstrained.cpp:6).
INFO: [HLS 200-489] Unrolling loop 'dist_matmul' (sph_dec.cpp:54) in function 'sph_dec' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'U_opt' (sph_dec.cpp:73) in function 'sph_dec' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Backtracking' (sph_dec.cpp:90) in function 'sph_dec' completely with a factor of 11.
INFO: [HLS 200-489] Unrolling loop 'U_babay_cal_row' (guess_babay.cpp:16) in function 'guess_babay' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'U_babay_cal_col' (guess_babay.cpp:20) in function 'guess_babay' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'roh_babay_row' (guess_babay.cpp:49) in function 'guess_babay' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'roh_babay_col' (guess_babay.cpp:52) in function 'guess_babay' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'memset_u_educated' in function 'guess_edu' completely with a factor of 11.
INFO: [HLS 200-489] Unrolling loop 'u_educated_cal_1' (guess_edu.cpp:19) in function 'guess_edu' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'u_educated_cal_2' (guess_edu.cpp:26) in function 'guess_edu' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'roh_educated_row' (guess_edu.cpp:41) in function 'guess_edu' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'roh_educated_col' (guess_edu.cpp:44) in function 'guess_edu' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'memset_accu' in function 'unconstrained' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'rHAt_Mul_xkk_row' (unconstrained.cpp:16) in function 'unconstrained' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'rHAt_Mul_xkk_col' (unconstrained.cpp:18) in function 'unconstrained' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'accu_temp' (unconstrained.cpp:24) in function 'unconstrained' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Theta_kk_row' (unconstrained.cpp:54) in function 'unconstrained' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Theta_kk_col' (unconstrained.cpp:56) in function 'unconstrained' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'unconstrained_row' (unconstrained.cpp:93) in function 'unconstrained' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'unconstrained_col' (unconstrained.cpp:96) in function 'unconstrained' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'acc_part' (unconstrained.cpp:100) in function 'unconstrained' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'accu_uncos' (unconstrained.cpp:107) in function 'unconstrained' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'temp' (unconstrained.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'accu' (unconstrained.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'u_educated' (guess_edu.cpp:15) automatically.
INFO: [XFORM 203-102] Partitioning array 'U_babay' (guess_babay.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'theta_kk' (pred_controller.cpp:49) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'X_KK_a' (pred_controller.cpp:33) completely based on array size.
WARNING: [XFORM 203-104] Completely partitioning array 'Y_Hat_a' (pred_controller.cpp:36) accessed through non-constant indices on dimension 1 (pred_controller.cpp:91:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'Y_Hat_a' (pred_controller.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'R_Hat_a' (pred_controller.cpp:37) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'V_Mul_H_Inv_a' (pred_controller.cpp:38) accessed through non-constant indices on dimension 1 (pred_controller.cpp:103:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'V_Mul_H_Inv_a' (pred_controller.cpp:38) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'V_Gen_a' (pred_controller.cpp:39) accessed through non-constant indices on dimension 1 (pred_controller.cpp:109:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'V_Gen_a' (pred_controller.cpp:39) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'V_Gen_a_cpy' (pred_controller.cpp:40) accessed through non-constant indices on dimension 1 (pred_controller.cpp:130:7), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'V_Gen_a_cpy' (pred_controller.cpp:40) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'H_Hat_Inv_a' (pred_controller.cpp:41) accessed through non-constant indices on dimension 1 (pred_controller.cpp:116:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'H_Hat_Inv_a' (pred_controller.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'U_unc_kk' (pred_controller.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dist_array' (sph_dec.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'switch_point' (sph_dec.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'U' (sph_dec.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X_KK_a' (pred_controller.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sph_dec.cpp:55:5) to (sph_dec.cpp:55:5) in function 'sph_dec'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (guess_babay.cpp:6:26) to (guess_babay.cpp:111:2) in function 'guess_babay'... converting 49 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:30 . Memory (MB): peak = 153.656 ; gain = 67.551
WARNING: [HLS 200-466] Port 'Y_REF_KK_src'() has different latency/depth on the same m_axi bundle:'data'
WARNING: [HLS 200-466] Port 'U_KK_src'() has different latency/depth on the same m_axi bundle:'data'
WARNING: [HLS 200-466] Port 'Y_HAT_src'() has different latency/depth on the same m_axi bundle:'data'
WARNING: [HLS 200-466] Port 'R_HAT_src'() has different latency/depth on the same m_axi bundle:'data'
WARNING: [HLS 200-466] Port 'V_MUL_H_INV_src'() has different latency/depth on the same m_axi bundle:'data'
WARNING: [HLS 200-466] Port 'out'() has different latency/depth on the same m_axi bundle:'data'
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'switch_point[5]' (sph_dec.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'switch_point[3]' (sph_dec.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'switch_point[2]' (sph_dec.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'switch_point[0]' (sph_dec.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'switch_point[1]' (sph_dec.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'switch_point[4]' (sph_dec.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'switch_point[10]' (sph_dec.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'switch_point[9]' (sph_dec.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'switch_point[11]' (sph_dec.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'switch_point[7]' (sph_dec.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'switch_point[8]' (sph_dec.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'switch_point[6]' (sph_dec.cpp:24).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'U[7]' (sph_dec.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'U[5]' (sph_dec.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'U[0]' (sph_dec.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'U[3]' (sph_dec.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'U[4]' (sph_dec.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'U[8]' (sph_dec.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'U[2]' (sph_dec.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'U[10]' (sph_dec.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'U[9]' (sph_dec.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'U[6]' (sph_dec.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'U[1]' (sph_dec.cpp:25).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'U[11]' (sph_dec.cpp:25).
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 12 on port 'data' (pred_controller.cpp:84:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 144 on port 'data' (pred_controller.cpp:103:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 144 on port 'data' (pred_controller.cpp:109:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 144 on port 'data' (pred_controller.cpp:116:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'data' (pred_controller.cpp:97:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 4 on port 'data' (pred_controller.cpp:72:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 8 on port 'data' (pred_controller.cpp:79:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 96 on port 'data' (pred_controller.cpp:91:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 12 on port 'data' (pred_controller.cpp:168:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:37 . Memory (MB): peak = 261.926 ; gain = 175.820
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predictive_controller' ...
WARNING: [SYN 201-107] Renaming port name 'predictive_controller/out' to 'predictive_controller/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'unconstrained' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'unconstrained'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('Y_Ref_KK_a_load_2', unconstrained.cpp:57) on array 'Y_Ref_KK_a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'Y_Ref_KK_a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 94.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.799 seconds; current allocated memory: 208.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.083 seconds; current allocated memory: 215.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'guess_edu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'guess_edu'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('U_KK_a_load_6', guess_edu.cpp:28) on array 'U_KK_a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'U_KK_a'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('U_unc_kk_load_10', guess_edu.cpp:54) on array 'U_unc_kk' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'U_unc_kk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 79.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.484 seconds; current allocated memory: 217.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.991 seconds; current allocated memory: 219.300 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'guess_babay' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'guess_babay'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 112.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.225 seconds; current allocated memory: 223.170 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.292 seconds; current allocated memory: 230.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sph_dec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sphdec'.
WARNING: [SCHED 204-68] The II Violation in module 'sph_dec': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'phi' operation ('level_4_s', sph_dec.cpp:83) with incoming values : ('level', sph_dec.cpp:83) and 'trunc' operation ('tmp_2', sph_dec.cpp:51).
WARNING: [SCHED 204-68] The II Violation in module 'sph_dec': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'phi' operation ('level_4_s', sph_dec.cpp:83) with incoming values : ('level', sph_dec.cpp:83) and 'trunc' operation ('tmp_2', sph_dec.cpp:51).
WARNING: [SCHED 204-68] The II Violation in module 'sph_dec': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'phi' operation ('level_4_s', sph_dec.cpp:83) with incoming values : ('level', sph_dec.cpp:83) and 'trunc' operation ('tmp_2', sph_dec.cpp:51).
WARNING: [SCHED 204-68] The II Violation in module 'sph_dec': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'phi' operation ('level_4_s', sph_dec.cpp:83) with incoming values : ('level', sph_dec.cpp:83) and 'trunc' operation ('tmp_2', sph_dec.cpp:51).
WARNING: [SCHED 204-68] The II Violation in module 'sph_dec': Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'phi' operation ('level_4_s', sph_dec.cpp:83) with incoming values : ('level', sph_dec.cpp:83) and 'trunc' operation ('tmp_2', sph_dec.cpp:51).
WARNING: [SCHED 204-68] The II Violation in module 'sph_dec': Unable to enforce a carried dependence constraint (II = 70, distance = 1, offset = 0)
   between 'phi' operation ('level_4_s', sph_dec.cpp:83) with incoming values : ('level', sph_dec.cpp:83) and 'trunc' operation ('tmp_2', sph_dec.cpp:51).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 71, Depth = 74.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.533 seconds; current allocated memory: 234.408 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.469 seconds; current allocated memory: 241.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predictive_controller' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'x_kk_cpy'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'y_ref_kk_cpy'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'u_kk_cpy'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'y_hat_cpy'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'r_hat_cpy'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VHinv_cpy'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Vgen_cpy'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Hhat_inv_cpy'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.U_opt.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.249 seconds; current allocated memory: 251.696 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 16.625 seconds; current allocated memory: 294.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'unconstrained' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'predictive_controller_fadd_32ns_32ns_32_4_full_dsp_1' to 'predictive_controbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_faddfsub_32ns_32ns_32_4_full_dsp_1' to 'predictive_controcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_fmul_32ns_32ns_32_2_max_dsp_1' to 'predictive_controdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_fptrunc_64ns_32_1_1' to 'predictive_controeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_fpext_32ns_64_1_1' to 'predictive_controfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_dsub_64ns_64ns_64_5_full_dsp_1' to 'predictive_controg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_dmul_64ns_64ns_64_5_max_dsp_1' to 'predictive_controhbi' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'unconstrained' is 88384 from HDL expression: ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))
INFO: [RTGEN 206-100] Generating core module 'predictive_controbkb': 74 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controcud': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controdEe': 68 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controfYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controhbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'unconstrained'.
INFO: [HLS 200-111]  Elapsed time: 16.152 seconds; current allocated memory: 310.177 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'guess_edu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'predictive_controbkb': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controcud': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controdEe': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'guess_edu'.
INFO: [HLS 200-111]  Elapsed time: 9.45 seconds; current allocated memory: 315.675 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'guess_babay' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'predictive_controller_fsub_32ns_32ns_32_4_full_dsp_1' to 'predictive_controibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_fcmp_32ns_32ns_1_1_1' to 'predictive_controjbC' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'guess_babay' is 319256 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'predictive_controbkb': 234 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controdEe': 234 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controibs': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controjbC': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'guess_babay'.
INFO: [HLS 200-111]  Elapsed time: 16.055 seconds; current allocated memory: 345.291 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sph_dec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'predictive_controller_sitofp_32ns_32_3_1' to 'predictive_controkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_dadd_64ns_64ns_64_5_full_dsp_1' to 'predictive_controlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_dcmp_64ns_64ns_1_1_1' to 'predictive_contromb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_mux_124_32_1_1' to 'predictive_controncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_mux_1448_32_1_1' to 'predictive_controocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predictive_controcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_contromb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controncg': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controocq': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sph_dec'.
INFO: [HLS 200-111]  Elapsed time: 12.386 seconds; current allocated memory: 356.019 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predictive_controller' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predictive_controller/data' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predictive_controller/X_KK_src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predictive_controller/Y_REF_KK_src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predictive_controller/U_KK_src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predictive_controller/Y_HAT_src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predictive_controller/R_HAT_src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predictive_controller/V_MUL_H_INV_src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predictive_controller/V_GEN_src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predictive_controller/H_HAT_INV_src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predictive_controller/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predictive_controller' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'X_KK_src', 'Y_REF_KK_src', 'U_KK_src', 'Y_HAT_src', 'V_MUL_H_INV_src', 'V_GEN_src', 'H_HAT_INV_src' and 'out_r' to AXI-Lite port crtl_bus.
INFO: [SYN 201-210] Renamed object name 'predictive_controller_Y_Ref_KK_a' to 'predictive_contropcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_U_KK_a' to 'predictive_controqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_U_unc_kk_cpy' to 'predictive_controrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_U_opt' to 'predictive_controsc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predictive_controjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controocq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predictive_controller'.
INFO: [HLS 200-111]  Elapsed time: 9.646 seconds; current allocated memory: 376.119 MB.
INFO: [RTMG 210-278] Implementing memory 'predictive_contropcA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predictive_controqcK_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predictive_controsc4_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:08 ; elapsed = 00:02:57 . Memory (MB): peak = 590.137 ; gain = 504.031
INFO: [SYSC 207-301] Generating SystemC RTL for predictive_controller.
INFO: [VHDL 208-304] Generating VHDL RTL for predictive_controller.
INFO: [VLOG 209-307] Generating Verilog RTL for predictive_controller.
INFO: [HLS 200-112] Total elapsed time: 177.605 seconds; peak allocated memory: 376.119 MB.
==============================================================
File generated on Thu Jun 20 18:51:55 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'unconstrained.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sph_dec.cpp' ... 
WARNING: [HLS 200-40] sph_dec.cpp:120:1: warning: '/*' within block comment [-Wcomment]
/*
^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'pred_controller.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'guess_edu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'guess_babay.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 105.996 ; gain = 40.082
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 105.996 ; gain = 40.082
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 108.500 ; gain = 42.586
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 109.086 ; gain = 43.172
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'sphdec' (sph_dec.cpp:48) in function 'sph_dec' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'guess_babay' (guess_babay.cpp:6).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'guess_edu' (guess_edu.cpp:8).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'unconstrained' (unconstrained.cpp:6).
INFO: [HLS 200-489] Unrolling loop 'dist_matmul' (sph_dec.cpp:54) in function 'sph_dec' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'U_opt' (sph_dec.cpp:73) in function 'sph_dec' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Backtracking' (sph_dec.cpp:90) in function 'sph_dec' completely with a factor of 11.
INFO: [HLS 200-489] Unrolling loop 'U_babay_cal_row' (guess_babay.cpp:16) in function 'guess_babay' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'U_babay_cal_col' (guess_babay.cpp:20) in function 'guess_babay' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'roh_babay_row' (guess_babay.cpp:49) in function 'guess_babay' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'roh_babay_col' (guess_babay.cpp:52) in function 'guess_babay' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'memset_u_educated' in function 'guess_edu' completely with a factor of 11.
INFO: [HLS 200-489] Unrolling loop 'u_educated_cal_1' (guess_edu.cpp:19) in function 'guess_edu' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'u_educated_cal_2' (guess_edu.cpp:26) in function 'guess_edu' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'roh_educated_row' (guess_edu.cpp:41) in function 'guess_edu' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'roh_educated_col' (guess_edu.cpp:44) in function 'guess_edu' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'memset_accu' in function 'unconstrained' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'rHAt_Mul_xkk_row' (unconstrained.cpp:16) in function 'unconstrained' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'rHAt_Mul_xkk_col' (unconstrained.cpp:18) in function 'unconstrained' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'accu_temp' (unconstrained.cpp:24) in function 'unconstrained' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Theta_kk_row' (unconstrained.cpp:54) in function 'unconstrained' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'Theta_kk_col' (unconstrained.cpp:56) in function 'unconstrained' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'unconstrained_row' (unconstrained.cpp:93) in function 'unconstrained' completely with a factor of 12.
INFO: [HLS 200-489] Unrolling loop 'unconstrained_col' (unconstrained.cpp:96) in function 'unconstrained' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'acc_part' (unconstrained.cpp:100) in function 'unconstrained' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'accu_uncos' (unconstrained.cpp:107) in function 'unconstrained' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'temp' (unconstrained.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'accu' (unconstrained.cpp:12) automatically.
INFO: [XFORM 203-102] Partitioning array 'u_educated' (guess_edu.cpp:15) automatically.
INFO: [XFORM 203-102] Partitioning array 'U_babay' (guess_babay.cpp:11) automatically.
INFO: [XFORM 203-102] Partitioning array 'theta_kk' (pred_controller.cpp:49) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'X_KK_a' (pred_controller.cpp:33) completely based on array size.
WARNING: [XFORM 203-104] Completely partitioning array 'Y_Hat_a' (pred_controller.cpp:36) accessed through non-constant indices on dimension 1 (pred_controller.cpp:91:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'Y_Hat_a' (pred_controller.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'R_Hat_a' (pred_controller.cpp:37) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'V_Mul_H_Inv_a' (pred_controller.cpp:38) accessed through non-constant indices on dimension 1 (pred_controller.cpp:103:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'V_Mul_H_Inv_a' (pred_controller.cpp:38) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'V_Gen_a' (pred_controller.cpp:39) accessed through non-constant indices on dimension 1 (pred_controller.cpp:109:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'V_Gen_a' (pred_controller.cpp:39) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'V_Gen_a_cpy' (pred_controller.cpp:40) accessed through non-constant indices on dimension 1 (pred_controller.cpp:130:7), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'V_Gen_a_cpy' (pred_controller.cpp:40) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'H_Hat_Inv_a' (pred_controller.cpp:41) accessed through non-constant indices on dimension 1 (pred_controller.cpp:116:2), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'H_Hat_Inv_a' (pred_controller.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'U_unc_kk' (pred_controller.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dist_array' (sph_dec.cpp:14) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'switch_point' (sph_dec.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'U' (sph_dec.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X_KK_a' (pred_controller.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sph_dec.cpp:55:5) to (sph_dec.cpp:55:5) in function 'sph_dec'... converting 16 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (sph_dec.cpp:91:5) to (sph_dec.cpp:47:30) in function 'sph_dec'... converting 23 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (guess_babay.cpp:6:26) to (guess_babay.cpp:111:2) in function 'guess_babay'... converting 49 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:46 . Memory (MB): peak = 153.125 ; gain = 87.211
WARNING: [HLS 200-466] Port 'Y_REF_KK_src'() has different latency/depth on the same m_axi bundle:'data'
WARNING: [HLS 200-466] Port 'U_KK_src'() has different latency/depth on the same m_axi bundle:'data'
WARNING: [HLS 200-466] Port 'Y_HAT_src'() has different latency/depth on the same m_axi bundle:'data'
WARNING: [HLS 200-466] Port 'R_HAT_src'() has different latency/depth on the same m_axi bundle:'data'
WARNING: [HLS 200-466] Port 'V_MUL_H_INV_src'() has different latency/depth on the same m_axi bundle:'data'
WARNING: [HLS 200-466] Port 'out'() has different latency/depth on the same m_axi bundle:'data'
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 12 on port 'data' (pred_controller.cpp:84:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 144 on port 'data' (pred_controller.cpp:103:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 144 on port 'data' (pred_controller.cpp:109:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 144 on port 'data' (pred_controller.cpp:116:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32 on port 'data' (pred_controller.cpp:97:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 4 on port 'data' (pred_controller.cpp:72:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 8 on port 'data' (pred_controller.cpp:79:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 96 on port 'data' (pred_controller.cpp:91:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 12 on port 'data' (pred_controller.cpp:168:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:53 . Memory (MB): peak = 261.254 ; gain = 195.340
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'predictive_controller' ...
WARNING: [SYN 201-107] Renaming port name 'predictive_controller/out' to 'predictive_controller/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'unconstrained' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'unconstrained'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('Y_Ref_KK_a_load_2', unconstrained.cpp:57) on array 'Y_Ref_KK_a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'Y_Ref_KK_a'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 94.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.031 seconds; current allocated memory: 207.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.028 seconds; current allocated memory: 215.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'guess_edu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'guess_edu'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('U_KK_a_load_6', guess_edu.cpp:28) on array 'U_KK_a' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'U_KK_a'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('U_unc_kk_load_10', guess_edu.cpp:54) on array 'U_unc_kk' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'U_unc_kk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 79.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.598 seconds; current allocated memory: 216.837 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.954 seconds; current allocated memory: 218.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'guess_babay' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'guess_babay'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 112.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.385 seconds; current allocated memory: 222.786 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.683 seconds; current allocated memory: 230.290 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sph_dec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sphdec'.
WARNING: [SCHED 204-68] The II Violation in module 'sph_dec': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'select' operation ('switch_point_11_4', sph_dec.cpp:91) and 'mux' operation ('U[0]', sph_dec.cpp:51).
WARNING: [SCHED 204-68] The II Violation in module 'sph_dec': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('switch_point[0]', sph_dec.cpp:86) and 'mux' operation ('U[0]', sph_dec.cpp:51).
WARNING: [SCHED 204-68] The II Violation in module 'sph_dec': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'select' operation ('switch_point_11_4', sph_dec.cpp:91) and 'mux' operation ('U[0]', sph_dec.cpp:51).
WARNING: [SCHED 204-68] The II Violation in module 'sph_dec': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'add' operation ('switch_point[0]', sph_dec.cpp:86) and 'mux' operation ('U[0]', sph_dec.cpp:51).
WARNING: [SCHED 204-68] The II Violation in module 'sph_dec': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'select' operation ('switch_point_11_4', sph_dec.cpp:91) and 'mux' operation ('U[0]', sph_dec.cpp:51).
WARNING: [SCHED 204-68] The II Violation in module 'sph_dec': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'add' operation ('switch_point[0]', sph_dec.cpp:86) and 'mux' operation ('U[0]', sph_dec.cpp:51).
WARNING: [SCHED 204-68] The II Violation in module 'sph_dec': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'select' operation ('switch_point_11_4', sph_dec.cpp:91) and 'mux' operation ('U[0]', sph_dec.cpp:51).
WARNING: [SCHED 204-68] The II Violation in module 'sph_dec': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'add' operation ('switch_point[0]', sph_dec.cpp:86) and 'mux' operation ('U[0]', sph_dec.cpp:51).
WARNING: [SCHED 204-68] The II Violation in module 'sph_dec': Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0)
   between 'select' operation ('switch_point_11_4', sph_dec.cpp:91) and 'mux' operation ('U[0]', sph_dec.cpp:51).
WARNING: [SCHED 204-68] The II Violation in module 'sph_dec': Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'add' operation ('switch_point[0]', sph_dec.cpp:86) and 'mux' operation ('U[0]', sph_dec.cpp:51).
WARNING: [SCHED 204-68] The II Violation in module 'sph_dec': Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 0)
   between 'select' operation ('switch_point_11_4', sph_dec.cpp:91) and 'mux' operation ('U[0]', sph_dec.cpp:51).
WARNING: [SCHED 204-68] The II Violation in module 'sph_dec': Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1)
   between 'add' operation ('switch_point[0]', sph_dec.cpp:86) and 'mux' operation ('U[0]', sph_dec.cpp:51).
WARNING: [SCHED 204-68] The II Violation in module 'sph_dec': Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 0)
   between 'select' operation ('switch_point_11_4', sph_dec.cpp:91) and 'mux' operation ('U[0]', sph_dec.cpp:51).
WARNING: [SCHED 204-68] The II Violation in module 'sph_dec': Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1)
   between 'add' operation ('switch_point[0]', sph_dec.cpp:86) and 'mux' operation ('U[0]', sph_dec.cpp:51).
WARNING: [SCHED 204-68] The II Violation in module 'sph_dec': Unable to enforce a carried dependence constraint (II = 61, distance = 1, offset = 1)
   between 'select' operation ('switch_point[6]', sph_dec.cpp:91) and 'mux' operation ('U[0]', sph_dec.cpp:51).
WARNING: [SCHED 204-68] The II Violation in module 'sph_dec': Unable to enforce a carried dependence constraint (II = 61, distance = 1, offset = 0)
   between 'select' operation ('switch_point_1_6', sph_dec.cpp:91) and 'mux' operation ('U[0]', sph_dec.cpp:51).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 62, Depth = 74.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.338 seconds; current allocated memory: 234.062 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.517 seconds; current allocated memory: 241.821 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predictive_controller' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'x_kk_cpy'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'y_ref_kk_cpy'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'u_kk_cpy'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'y_hat_cpy'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'r_hat_cpy'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'VHinv_cpy'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Vgen_cpy'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Hhat_inv_cpy'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.U_opt.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.871 seconds; current allocated memory: 252.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 17.958 seconds; current allocated memory: 295.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'unconstrained' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'predictive_controller_fadd_32ns_32ns_32_4_full_dsp_1' to 'predictive_controbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_faddfsub_32ns_32ns_32_4_full_dsp_1' to 'predictive_controcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_fmul_32ns_32ns_32_2_max_dsp_1' to 'predictive_controdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_fptrunc_64ns_32_1_1' to 'predictive_controeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_fpext_32ns_64_1_1' to 'predictive_controfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_dsub_64ns_64ns_64_5_full_dsp_1' to 'predictive_controg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_dmul_64ns_64ns_64_5_max_dsp_1' to 'predictive_controhbi' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'unconstrained' is 88384 from HDL expression: ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))
INFO: [RTGEN 206-100] Generating core module 'predictive_controbkb': 74 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controcud': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controdEe': 68 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controfYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controhbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'unconstrained'.
INFO: [HLS 200-111]  Elapsed time: 16.356 seconds; current allocated memory: 310.646 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'guess_edu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'predictive_controbkb': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controcud': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controdEe': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'guess_edu'.
INFO: [HLS 200-111]  Elapsed time: 10.075 seconds; current allocated memory: 316.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'guess_babay' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'predictive_controller_fsub_32ns_32ns_32_4_full_dsp_1' to 'predictive_controibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_fcmp_32ns_32ns_1_1_1' to 'predictive_controjbC' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'guess_babay' is 319256 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'predictive_controbkb': 234 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controdEe': 234 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controibs': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controjbC': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'guess_babay'.
INFO: [HLS 200-111]  Elapsed time: 15.955 seconds; current allocated memory: 345.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sph_dec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'predictive_controller_sitofp_32ns_32_3_1' to 'predictive_controkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_dadd_64ns_64ns_64_5_full_dsp_1' to 'predictive_controlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_dcmp_64ns_64ns_1_1_1' to 'predictive_contromb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_mux_124_32_1_1' to 'predictive_controncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_mux_1448_32_1_1' to 'predictive_controocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predictive_controcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_contromb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controncg': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controocq': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sph_dec'.
INFO: [HLS 200-111]  Elapsed time: 12.816 seconds; current allocated memory: 357.017 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predictive_controller' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'predictive_controller/data' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predictive_controller/X_KK_src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predictive_controller/Y_REF_KK_src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predictive_controller/U_KK_src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predictive_controller/Y_HAT_src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predictive_controller/R_HAT_src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predictive_controller/V_MUL_H_INV_src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predictive_controller/V_GEN_src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predictive_controller/H_HAT_INV_src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'predictive_controller/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'predictive_controller' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'X_KK_src', 'Y_REF_KK_src', 'U_KK_src', 'Y_HAT_src', 'V_MUL_H_INV_src', 'V_GEN_src', 'H_HAT_INV_src' and 'out_r' to AXI-Lite port crtl_bus.
INFO: [SYN 201-210] Renamed object name 'predictive_controller_Y_Ref_KK_a' to 'predictive_contropcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_U_KK_a' to 'predictive_controqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_U_unc_kk_cpy' to 'predictive_controrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'predictive_controller_U_opt' to 'predictive_controsc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'predictive_controjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'predictive_controocq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predictive_controller'.
INFO: [HLS 200-111]  Elapsed time: 10.922 seconds; current allocated memory: 377.341 MB.
INFO: [RTMG 210-278] Implementing memory 'predictive_contropcA_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predictive_controqcK_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'predictive_controsc4_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:17 ; elapsed = 00:03:30 . Memory (MB): peak = 594.367 ; gain = 528.453
INFO: [SYSC 207-301] Generating SystemC RTL for predictive_controller.
INFO: [VHDL 208-304] Generating VHDL RTL for predictive_controller.
INFO: [VLOG 209-307] Generating Verilog RTL for predictive_controller.
INFO: [HLS 200-112] Total elapsed time: 210.057 seconds; peak allocated memory: 377.341 MB.
==============================================================
File generated on Tue Jun 25 16:04:43 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
