// Seed: 1171336193
module module_0 ();
  assign module_1.id_2 = 0;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  always @(negedge 1'b0 - id_2 or negedge ~1) begin : LABEL_0
    if (id_1) begin : LABEL_0
      #1 id_5 <= id_1;
      id_3 <= 1;
    end
  end
  tri0 id_8;
  module_0 modCall_1 ();
  assign id_8 = 1'b0;
endmodule
