Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 3fbc7984a5254de592b8b4db80021ea6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot choosebit_tb_behav xil_defaultlib.choosebit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture stl of entity xil_defaultlib.choosebit [choosebit_default]
Compiling architecture stl of entity xil_defaultlib.main [main_default]
Compiling architecture stl of entity xil_defaultlib.choosebit_tb
Built simulation snapshot choosebit_tb_behav
