{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699622317791 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699622317793 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 10 14:18:37 2023 " "Processing started: Fri Nov 10 14:18:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699622317793 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699622317793 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Practica2 -c Practica2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Practica2 -c Practica2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699622317793 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699622318519 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699622318519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imagen_lcd_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file imagen_lcd_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMAGEN_LCD_tb " "Found entity 1: IMAGEN_LCD_tb" {  } { { "IMAGEN_LCD_tb.v" "" { Text "W:/SDPROG/P2/Practica2/IMAGEN_LCD_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699622325925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699622325925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_SYNC " "Found entity 1: LCD_SYNC" {  } { { "LCD_SYNC.v" "" { Text "W:/SDPROG/P2/Practica2/LCD_SYNC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699622325960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699622325960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contnb.v 1 1 " "Found 1 design units, including 1 entities, in source file contnb.v" { { "Info" "ISGN_ENTITY_NAME" "1 contNb " "Found entity 1: contNb" {  } { { "contNb.v" "" { Text "W:/SDPROG/P2/Practica2/contNb.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699622325992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699622325992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_ltm.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_ltm.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_ltm " "Found entity 1: pll_ltm" {  } { { "pll_ltm.v" "" { Text "W:/SDPROG/P2/Practica2/pll_ltm.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699622326026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699622326026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_sync_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_sync_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_SYNC_tb " "Found entity 1: LCD_SYNC_tb" {  } { { "LCD_SYNC_tb.v" "" { Text "W:/SDPROG/P2/Practica2/LCD_SYNC_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699622326059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699622326059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barras_rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file barras_rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 barras_rgb " "Found entity 1: barras_rgb" {  } { { "barras_rgb.v" "" { Text "W:/SDPROG/P2/Practica2/barras_rgb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699622326091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699622326091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barras_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file barras_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 barras_lcd " "Found entity 1: barras_lcd" {  } { { "barras_lcd.v" "" { Text "W:/SDPROG/P2/Practica2/barras_lcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699622326123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699622326123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barras_lcd_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file barras_lcd_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 barras_lcd_tb " "Found entity 1: barras_lcd_tb" {  } { { "barras_lcd_tb.v" "" { Text "W:/SDPROG/P2/Practica2/barras_lcd_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699622326154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699622326154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "direccionamiento.v 1 1 " "Found 1 design units, including 1 entities, in source file direccionamiento.v" { { "Info" "ISGN_ENTITY_NAME" "1 Direccionamiento " "Found entity 1: Direccionamiento" {  } { { "Direccionamiento.v" "" { Text "W:/SDPROG/P2/Practica2/Direccionamiento.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699622326188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699622326188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_image.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_image.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_image " "Found entity 1: ROM_image" {  } { { "ROM_image.v" "" { Text "W:/SDPROG/P2/Practica2/ROM_image.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699622326225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699622326225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imagen_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file imagen_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMAGEN_LCD " "Found entity 1: IMAGEN_LCD" {  } { { "IMAGEN_LCD.v" "" { Text "W:/SDPROG/P2/Practica2/IMAGEN_LCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699622326258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699622326258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datos_a_rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file datos_a_rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datos_a_rgb " "Found entity 1: datos_a_rgb" {  } { { "datos_a_rgb.v" "" { Text "W:/SDPROG/P2/Practica2/datos_a_rgb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699622326288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699622326288 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "COLUMNA IMAGEN_LCD.v(11) " "Verilog HDL Implicit Net warning at IMAGEN_LCD.v(11): created implicit net for \"COLUMNA\"" {  } { { "IMAGEN_LCD.v" "" { Text "W:/SDPROG/P2/Practica2/IMAGEN_LCD.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699622326292 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FILA IMAGEN_LCD.v(11) " "Verilog HDL Implicit Net warning at IMAGEN_LCD.v(11): created implicit net for \"FILA\"" {  } { { "IMAGEN_LCD.v" "" { Text "W:/SDPROG/P2/Practica2/IMAGEN_LCD.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699622326292 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IMAGEN_LCD_tb " "Elaborating entity \"IMAGEN_LCD_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699622326487 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fd IMAGEN_LCD_tb.v(7) " "Verilog HDL or VHDL warning at IMAGEN_LCD_tb.v(7): object \"fd\" assigned a value but never read" {  } { { "IMAGEN_LCD_tb.v" "" { Text "W:/SDPROG/P2/Practica2/IMAGEN_LCD_tb.v" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699622326487 "|IMAGEN_LCD_tb"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk IMAGEN_LCD_tb.v(21) " "Verilog HDL warning at IMAGEN_LCD_tb.v(21): assignments to clk create a combinational loop" {  } { { "IMAGEN_LCD_tb.v" "" { Text "W:/SDPROG/P2/Practica2/IMAGEN_LCD_tb.v" 21 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1699622326488 "|IMAGEN_LCD_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Fin de la simulacion\\n IMAGEN_LCD_tb.v(30) " "Verilog HDL Display System Task info at IMAGEN_LCD_tb.v(30): Fin de la simulacion\\n" {  } { { "IMAGEN_LCD_tb.v" "" { Text "W:/SDPROG/P2/Practica2/IMAGEN_LCD_tb.v" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699622326488 "|IMAGEN_LCD_tb"}
{ "Error" "EVRFX_VERI_UNSUPPORTED_EVENT_TRIGGER" "IMAGEN_LCD_tb.v(31) " "Verilog HDL unsupported feature error at IMAGEN_LCD_tb.v(31): event triggers are not supported for synthesis" {  } { { "IMAGEN_LCD_tb.v" "" { Text "W:/SDPROG/P2/Practica2/IMAGEN_LCD_tb.v" 31 0 0 } }  } 0 10070 "Verilog HDL unsupported feature error at %1!s!: event triggers are not supported for synthesis" 0 0 "Analysis & Synthesis" 0 -1 1699622326488 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "IMAGEN_LCD_tb.v(33) " "Verilog HDL warning at IMAGEN_LCD_tb.v(33): ignoring unsupported system task" {  } { { "IMAGEN_LCD_tb.v" "" { Text "W:/SDPROG/P2/Practica2/IMAGEN_LCD_tb.v" 33 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1699622326488 "|IMAGEN_LCD_tb"}
{ "Error" "EVRFX_VERI_UNSUPPORTED_SYSTEM_CALL" "\$fopen IMAGEN_LCD_tb.v(38) " "Verilog HDL Unsupported Feature error at IMAGEN_LCD_tb.v(38): system function \"\$fopen\" is not supported for synthesis" {  } { { "IMAGEN_LCD_tb.v" "" { Text "W:/SDPROG/P2/Practica2/IMAGEN_LCD_tb.v" 38 0 0 } }  } 0 10174 "Verilog HDL Unsupported Feature error at %2!s!: system function \"%1!s!\" is not supported for synthesis" 0 0 "Analysis & Synthesis" 0 -1 1699622326488 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Cierro  fichero IMAGEN_LCD_tb.v(41) " "Verilog HDL Display System Task info at IMAGEN_LCD_tb.v(41): Cierro  fichero" {  } { { "IMAGEN_LCD_tb.v" "" { Text "W:/SDPROG/P2/Practica2/IMAGEN_LCD_tb.v" 41 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699622326488 "|IMAGEN_LCD_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "IMAGEN_LCD_tb.v(42) " "Verilog HDL warning at IMAGEN_LCD_tb.v(42): ignoring unsupported system task" {  } { { "IMAGEN_LCD_tb.v" "" { Text "W:/SDPROG/P2/Practica2/IMAGEN_LCD_tb.v" 42 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1699622326491 "|IMAGEN_LCD_tb"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699622326491 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699622326808 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 10 14:18:46 2023 " "Processing ended: Fri Nov 10 14:18:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699622326808 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699622326808 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699622326808 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699622326808 ""}
