library ieee;
use ieee.std_logic_1164.all;

entity seletores_mux10_4x1 is
port(
	sel: in std_logic;
	input1, input2, input3, input4: in std_logic_vector(9 downto 0);
	output: out std_logic_vector(9 downto 0)
);
end entity

architecture bhv of seletores_mux10_4x1 is
	begin
		
		when sel = "00" then
			output <= input1;
		when sel = "01" then
			output <= input2;
		when sel = "10" then
			output <= input3;
		when sel = "11" then
			output <= input4;
			
	end architecture;