# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../LAB10.srcs/TB_AddSubUnitBit_4/imports/sim_1/AddSubUnitBit_4.vhd" \
"../../../../LAB10.srcs/TB_AddSubUnitBit_4/imports/LAB10/LAB10.srcs/sources_1/imports/new/FA.vhd" \
"../../../../LAB10.srcs/TB_AddSubUnitBit_4/imports/LAB10/LAB10.srcs/sources_1/imports/new/HA.vhd" \
"../../../../LAB10.srcs/TB_AddSubUnitBit_4/imports/LAB10/LAB10.sim/TB_AddSubUnitBit_4.vhd" \

# Do not sort compile order
nosort
