This side project is to implement some low speed bus protocol through Xilinx Artix-7 FPGA.
The main purpose is to record status and issues fixed during developments. However this side project is still under soome troubleshooting, and some functions may not work as expected in a long term validation.
