Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/SoftWares/Vivado/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'a' [E:/Projects/Studying/Computer Principles and Design in Verilog HDL/C7 Multiple-Cycle CPU Design in Verilog HDL/code/code.srcs/sources_1/new/datapath.v:39]
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 32 for port 'b' [E:/Projects/Studying/Computer Principles and Design in Verilog HDL/C7 Multiple-Cycle CPU Design in Verilog HDL/code/code.srcs/sources_1/new/datapath.v:61]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
