Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Dec  9 00:31:06 2023
| Host         : CSE-P07-2165-52 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            6 |
| No           | No                    | Yes                    |              52 |           21 |
| No           | Yes                   | No                     |              31 |            8 |
| Yes          | No                    | No                     |              14 |            7 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              25 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------+--------------------------------------+------------------------------+------------------+----------------+--------------+
|                 Clock Signal                |             Enable Signal            |       Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------+--------------------------------------+------------------------------+------------------+----------------+--------------+
|  q1_reg_i_1_n_0                             | shiftRightReg/Out_reg[6]_0           | shiftRightReg/q2_reg         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                              |                                      |                              |                2 |              2 |         1.00 |
|  q1_reg_i_1_n_0                             |                                      |                              |                4 |              7 |         1.75 |
|  q1_reg_i_1_n_0                             | shiftRightReg/Out_reg[6]_0           | shiftLeftReg/Out[15]_i_1_n_0 |                2 |              8 |         4.00 |
|  q1_reg_i_1_n_0                             | shiftRightReg/Out_reg[6]_0           |                              |                7 |             14 |         2.00 |
|  q1_reg_i_1_n_0                             | shiftRightReg/multiplicandShifted[0] | syncInst/q2                  |                4 |             16 |         4.00 |
|  sevenSegScroller/clk_divider/clk_out_reg_0 |                                      | syncInst/q2                  |                7 |             19 |         2.71 |
|  clk_IBUF_BUFG                              |                                      | clockDiv/counterMod/clk_out  |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG                              |                                      | syncInst/q2                  |               14 |             33 |         2.36 |
+---------------------------------------------+--------------------------------------+------------------------------+------------------+----------------+--------------+


