#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Nov  9 21:04:31 2020
# Process ID: 9008
# Current directory: E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.runs/synth_1
# Command line: vivado.exe -log pipeline_implementation.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source pipeline_implementation.tcl
# Log file: E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.runs/synth_1/pipeline_implementation.vds
# Journal file: E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source pipeline_implementation.tcl -notrace
Command: synth_design -top pipeline_implementation -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17204 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 834.895 ; gain = 233.797
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pipeline_implementation' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/pipeline_2.v:1]
INFO: [Synth 8-6157] synthesizing module 'clock_divider_1' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/clock_divider_1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider_1' (1#1) [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/clock_divider_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'ring_counter' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/ring_counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ring_counter' (2#1) [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/ring_counter.v:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline_processor' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/pipeline.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux41' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/mux41.v:1]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux41' (3#1) [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/mux41.v:1]
INFO: [Synth 8-6157] synthesizing module 'register' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/reg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'register' (4#1) [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/reg.v:1]
INFO: [Synth 8-6157] synthesizing module 'adder' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/adder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'adder' (5#1) [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/adder.v:1]
INFO: [Synth 8-6157] synthesizing module 'inst_mem' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:1]
INFO: [Synth 8-4471] merging register 'm_reg[11][31:0]' into 'm_reg[8][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[23][31:0]' into 'm_reg[20][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[26][31:0]' into 'm_reg[20][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[29][31:0]' into 'm_reg[20][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[31][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[32][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[33][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[34][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[35][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[36][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[37][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[38][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[39][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[40][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[41][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[42][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[43][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[44][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[45][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[46][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[47][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[48][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[49][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[50][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[51][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[52][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[53][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[54][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[55][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[56][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[57][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[58][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[59][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[60][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[61][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[62][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[63][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[64][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[65][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[66][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[67][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[68][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[69][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[70][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[71][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[72][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[73][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[74][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[75][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[76][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[77][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[78][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[79][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[80][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[81][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[82][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[83][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[84][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[85][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[86][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[87][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[88][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[89][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[90][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[91][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[92][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[93][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[94][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[95][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[96][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[97][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[98][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[99][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[100][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[101][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[102][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[103][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[104][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[105][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[106][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[107][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[108][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[109][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[110][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[111][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[112][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[113][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[114][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[115][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[116][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[117][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[118][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[119][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[120][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[121][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[122][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[123][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[124][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[125][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Synth 8-4471] merging register 'm_reg[126][31:0]' into 'm_reg[30][31:0]' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element m_reg[11] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[23] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[26] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[29] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[31] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[32] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[33] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[34] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[35] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[36] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[37] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[38] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[39] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[40] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[41] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[42] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[43] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[44] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[45] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[46] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[47] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[48] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[49] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[50] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[51] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[52] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[53] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[54] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[55] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[56] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[57] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[58] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[59] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[60] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[61] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[62] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[63] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[64] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[65] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[66] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[67] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[68] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[69] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[70] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[71] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[72] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[73] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[74] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[75] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[76] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[77] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[78] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[79] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[80] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[81] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[82] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[83] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[84] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[85] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[86] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[87] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[88] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[89] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[90] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[91] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[92] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[93] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[94] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[95] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[96] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[97] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[98] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[99] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[100] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[101] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[102] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[103] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[104] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[105] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[106] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[107] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[108] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[109] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[110] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[111] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[112] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[113] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[114] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[115] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[116] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[117] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[118] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[119] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[120] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[121] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[122] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[123] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[124] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[125] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
WARNING: [Synth 8-6014] Unused sequential element m_reg[126] was removed.  [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:12]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'inst_mem' (6#1) [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/instmem.v:1]
INFO: [Synth 8-6157] synthesizing module 'IF_ID_regf' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/IF_ID_regf.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID_regf' (7#1) [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/IF_ID_regf.v:1]
INFO: [Synth 8-6157] synthesizing module 'shifter1' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/shifter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'shifter1' (8#1) [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/shifter.v:1]
INFO: [Synth 8-6157] synthesizing module 'controller' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/control.v:1]
INFO: [Synth 8-6155] done synthesizing module 'controller' (9#1) [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/control.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux21' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/mux21.v:1]
	Parameter width bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux21' (10#1) [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/mux21.v:1]
INFO: [Synth 8-6157] synthesizing module 'extender' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/extender.v:1]
INFO: [Synth 8-6155] done synthesizing module 'extender' (11#1) [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/extender.v:1]
INFO: [Synth 8-6157] synthesizing module 'shifter2' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/shifter2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'shifter2' (12#1) [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/shifter2.v:1]
INFO: [Synth 8-6157] synthesizing module 'register_file' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/regfile.v:1]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (13#1) [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/regfile.v:1]
INFO: [Synth 8-6157] synthesizing module 'comparator' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/comparator.v:1]
INFO: [Synth 8-6155] done synthesizing module 'comparator' (14#1) [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/comparator.v:1]
INFO: [Synth 8-6157] synthesizing module 'hazard_detection' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/Hazard_detection.v:1]
INFO: [Synth 8-6155] done synthesizing module 'hazard_detection' (15#1) [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/Hazard_detection.v:1]
INFO: [Synth 8-6157] synthesizing module 'ID_EX_regf' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/ID_EX_regf.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX_regf' (16#1) [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/ID_EX_regf.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux21__parameterized0' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/mux21.v:1]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux21__parameterized0' (16#1) [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/mux21.v:1]
INFO: [Synth 8-6157] synthesizing module 'alusimple' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/alu.v:1]
INFO: [Synth 8-6155] done synthesizing module 'alusimple' (17#1) [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/alu.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux21__parameterized1' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/mux21.v:1]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux21__parameterized1' (17#1) [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/mux21.v:1]
INFO: [Synth 8-6157] synthesizing module 'forwarding' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/forwarding.v:1]
INFO: [Synth 8-6155] done synthesizing module 'forwarding' (18#1) [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/forwarding.v:1]
INFO: [Synth 8-6157] synthesizing module 'EX_MEM_regf' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/EX_MEM_regf.v:1]
INFO: [Synth 8-6155] done synthesizing module 'EX_MEM_regf' (19#1) [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/EX_MEM_regf.v:1]
INFO: [Synth 8-6157] synthesizing module 'data_mem' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/datamem.v:1]
INFO: [Synth 8-6155] done synthesizing module 'data_mem' (20#1) [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/datamem.v:1]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB_regf' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/MEM_WB_regf.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB_regf' (21#1) [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/MEM_WB_regf.v:1]
WARNING: [Synth 8-689] width (5) of port connection 'I6_o' does not match port width (32) of module 'MEM_WB_regf' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/pipeline.v:90]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_processor' (22#1) [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/pipeline.v:1]
WARNING: [Synth 8-567] referenced signal 'zero' should be on the sensitivity list [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/pipeline_2.v:23]
WARNING: [Synth 8-567] referenced signal 'at' should be on the sensitivity list [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/pipeline_2.v:23]
WARNING: [Synth 8-567] referenced signal 'v0' should be on the sensitivity list [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/pipeline_2.v:23]
WARNING: [Synth 8-567] referenced signal 'v1' should be on the sensitivity list [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/pipeline_2.v:23]
WARNING: [Synth 8-567] referenced signal 'a0' should be on the sensitivity list [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/pipeline_2.v:23]
WARNING: [Synth 8-567] referenced signal 'a1' should be on the sensitivity list [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/pipeline_2.v:23]
WARNING: [Synth 8-567] referenced signal 'a2' should be on the sensitivity list [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/pipeline_2.v:23]
WARNING: [Synth 8-567] referenced signal 'a3' should be on the sensitivity list [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/pipeline_2.v:23]
WARNING: [Synth 8-567] referenced signal 't0' should be on the sensitivity list [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/pipeline_2.v:23]
WARNING: [Synth 8-567] referenced signal 't1' should be on the sensitivity list [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/pipeline_2.v:23]
WARNING: [Synth 8-567] referenced signal 't2' should be on the sensitivity list [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/pipeline_2.v:23]
WARNING: [Synth 8-567] referenced signal 't3' should be on the sensitivity list [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/pipeline_2.v:23]
WARNING: [Synth 8-567] referenced signal 't4' should be on the sensitivity list [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/pipeline_2.v:23]
WARNING: [Synth 8-567] referenced signal 't5' should be on the sensitivity list [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/pipeline_2.v:23]
WARNING: [Synth 8-567] referenced signal 't6' should be on the sensitivity list [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/pipeline_2.v:23]
WARNING: [Synth 8-567] referenced signal 't7' should be on the sensitivity list [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/pipeline_2.v:23]
WARNING: [Synth 8-567] referenced signal 's0' should be on the sensitivity list [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/pipeline_2.v:23]
WARNING: [Synth 8-567] referenced signal 's1' should be on the sensitivity list [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/pipeline_2.v:23]
WARNING: [Synth 8-567] referenced signal 's2' should be on the sensitivity list [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/pipeline_2.v:23]
WARNING: [Synth 8-567] referenced signal 's3' should be on the sensitivity list [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/pipeline_2.v:23]
WARNING: [Synth 8-567] referenced signal 's4' should be on the sensitivity list [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/pipeline_2.v:23]
WARNING: [Synth 8-567] referenced signal 's5' should be on the sensitivity list [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/pipeline_2.v:23]
WARNING: [Synth 8-567] referenced signal 's6' should be on the sensitivity list [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/pipeline_2.v:23]
WARNING: [Synth 8-567] referenced signal 's7' should be on the sensitivity list [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/pipeline_2.v:23]
WARNING: [Synth 8-567] referenced signal 't8' should be on the sensitivity list [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/pipeline_2.v:23]
WARNING: [Synth 8-567] referenced signal 't9' should be on the sensitivity list [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/pipeline_2.v:23]
WARNING: [Synth 8-567] referenced signal 'k0' should be on the sensitivity list [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/pipeline_2.v:23]
WARNING: [Synth 8-567] referenced signal 'k1' should be on the sensitivity list [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/pipeline_2.v:23]
WARNING: [Synth 8-567] referenced signal 'gp' should be on the sensitivity list [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/pipeline_2.v:23]
WARNING: [Synth 8-567] referenced signal 'sp' should be on the sensitivity list [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/pipeline_2.v:23]
WARNING: [Synth 8-567] referenced signal 'fp' should be on the sensitivity list [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/pipeline_2.v:23]
WARNING: [Synth 8-567] referenced signal 'ra' should be on the sensitivity list [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/pipeline_2.v:23]
WARNING: [Synth 8-567] referenced signal 'pc' should be on the sensitivity list [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/pipeline_2.v:23]
INFO: [Synth 8-6157] synthesizing module 'ssd_driver_new' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/ssd_driver_modify.v:1]
INFO: [Synth 8-6157] synthesizing module 'ssd_driver' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/ssd_driver.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ssd_driver' (23#1) [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/ssd_driver.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ssd_driver_new' (24#1) [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/ssd_driver_modify.v:1]
WARNING: [Synth 8-689] width (5) of port connection 'Q' does not match port width (4) of module 'ssd_driver_new' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/pipeline_2.v:230]
WARNING: [Synth 8-689] width (5) of port connection 'Q' does not match port width (4) of module 'ssd_driver_new' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/pipeline_2.v:231]
WARNING: [Synth 8-689] width (5) of port connection 'Q' does not match port width (4) of module 'ssd_driver_new' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/pipeline_2.v:232]
WARNING: [Synth 8-689] width (5) of port connection 'Q' does not match port width (4) of module 'ssd_driver_new' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/pipeline_2.v:233]
WARNING: [Synth 8-567] referenced signal 'C3_o' should be on the sensitivity list [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/pipeline_2.v:235]
WARNING: [Synth 8-567] referenced signal 'C2_o' should be on the sensitivity list [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/pipeline_2.v:235]
WARNING: [Synth 8-567] referenced signal 'C1_o' should be on the sensitivity list [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/pipeline_2.v:235]
WARNING: [Synth 8-567] referenced signal 'C0_o' should be on the sensitivity list [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/pipeline_2.v:235]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_implementation' (25#1) [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/pipeline_2.v:1]
WARNING: [Synth 8-3331] design data_mem has unconnected port MemRead
WARNING: [Synth 8-3331] design hazard_detection has unconnected port memread_DM
WARNING: [Synth 8-3331] design hazard_detection has unconnected port inst[15]
WARNING: [Synth 8-3331] design hazard_detection has unconnected port inst[14]
WARNING: [Synth 8-3331] design hazard_detection has unconnected port inst[13]
WARNING: [Synth 8-3331] design hazard_detection has unconnected port inst[12]
WARNING: [Synth 8-3331] design hazard_detection has unconnected port inst[11]
WARNING: [Synth 8-3331] design hazard_detection has unconnected port inst[10]
WARNING: [Synth 8-3331] design hazard_detection has unconnected port inst[9]
WARNING: [Synth 8-3331] design hazard_detection has unconnected port inst[8]
WARNING: [Synth 8-3331] design hazard_detection has unconnected port inst[7]
WARNING: [Synth 8-3331] design hazard_detection has unconnected port inst[6]
WARNING: [Synth 8-3331] design hazard_detection has unconnected port inst[5]
WARNING: [Synth 8-3331] design hazard_detection has unconnected port inst[4]
WARNING: [Synth 8-3331] design hazard_detection has unconnected port inst[3]
WARNING: [Synth 8-3331] design hazard_detection has unconnected port inst[2]
WARNING: [Synth 8-3331] design hazard_detection has unconnected port inst[1]
WARNING: [Synth 8-3331] design hazard_detection has unconnected port inst[0]
WARNING: [Synth 8-3331] design hazard_detection has unconnected port clk
WARNING: [Synth 8-3331] design hazard_detection has unconnected port reset
WARNING: [Synth 8-3331] design shifter2 has unconnected port i[31]
WARNING: [Synth 8-3331] design shifter2 has unconnected port i[30]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 908.504 ; gain = 307.406
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 908.504 ; gain = 307.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 908.504 ; gain = 307.406
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.100 . Memory (MB): peak = 908.504 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/constrs_1/new/p2impl.xdc]
Finished Parsing XDC File [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/constrs_1/new/p2impl.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/constrs_1/new/p2impl.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pipeline_implementation_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pipeline_implementation_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1027.309 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1027.309 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1027.309 ; gain = 426.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1027.309 ; gain = 426.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1027.309 ; gain = 426.211
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'Q_reg' in module 'ring_counter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                             0001 |                             0111
                 iSTATE1 |                             0010 |                             1011
                 iSTATE2 |                             0100 |                             1101
                  iSTATE |                             1000 |                             1110
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Q_reg' using encoding 'one-hot' in module 'ring_counter'
WARNING: [Synth 8-327] inferring latch for variable 'RegDst_reg' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/control.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'Jump_reg' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/control.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'Branch_reg' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/control.v:16]
WARNING: [Synth 8-327] inferring latch for variable 'MemRead_reg' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/control.v:17]
WARNING: [Synth 8-327] inferring latch for variable 'AluCtrl_reg' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/control.v:19]
WARNING: [Synth 8-327] inferring latch for variable 'MemWrite_reg' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/control.v:20]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrc_reg' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/control.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'RegWrite_reg' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/control.v:22]
WARNING: [Synth 8-327] inferring latch for variable 'result_reg' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/alu.v:11]
WARNING: [Synth 8-327] inferring latch for variable 'CA_reg' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/ssd_driver.v:9]
WARNING: [Synth 8-327] inferring latch for variable 'CB_reg' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/ssd_driver.v:10]
WARNING: [Synth 8-327] inferring latch for variable 'CC_reg' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/ssd_driver.v:11]
WARNING: [Synth 8-327] inferring latch for variable 'CD_reg' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/ssd_driver.v:12]
WARNING: [Synth 8-327] inferring latch for variable 'CE_reg' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/ssd_driver.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'CF_reg' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/ssd_driver.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'CG_reg' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/ssd_driver.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'C3_reg' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/pipeline_2.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'C2_reg' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/pipeline_2.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'C1_reg' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/pipeline_2.v:28]
WARNING: [Synth 8-327] inferring latch for variable 'C0_reg' [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/pipeline_2.v:29]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1027.309 ; gain = 426.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 86    
	               18 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 3     
	  27 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	   7 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	 151 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 136   
	   5 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 5     
	   8 Input      1 Bit        Muxes := 6     
	  12 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 8     
	  11 Input      1 Bit        Muxes := 4     
	  15 Input      1 Bit        Muxes := 4     
	  10 Input      1 Bit        Muxes := 4     
	  34 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pipeline_implementation 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	  34 Input      1 Bit        Muxes := 1     
Module clock_divider_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module ring_counter 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
Module mux41 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module register 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module inst_mem 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 27    
+---Muxes : 
	  27 Input     32 Bit        Muxes := 1     
	 151 Input      5 Bit        Muxes := 1     
Module IF_ID_regf 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module controller 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	   5 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module mux21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module extender 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module register_file 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 31    
Module hazard_detection 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module ID_EX_regf 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
Module mux21__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module alusimple 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
Module mux21__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module forwarding 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module EX_MEM_regf 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module data_mem 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module MEM_WB_regf 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module ssd_driver 
Detailed RTL Component Info : 
+---Muxes : 
	  12 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'MEM_WB_regf1/I6_o_reg' and it is trimmed from '32' to '5' bits. [E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.srcs/sources_1/new/MEM_WB_regf.v:17]
WARNING: [Synth 8-3331] design data_mem has unconnected port MemRead
WARNING: [Synth 8-3331] design data_mem has unconnected port Address[1]
WARNING: [Synth 8-3331] design data_mem has unconnected port Address[0]
WARNING: [Synth 8-3331] design hazard_detection has unconnected port memread_DM
WARNING: [Synth 8-3331] design hazard_detection has unconnected port inst[15]
WARNING: [Synth 8-3331] design hazard_detection has unconnected port inst[14]
WARNING: [Synth 8-3331] design hazard_detection has unconnected port inst[13]
WARNING: [Synth 8-3331] design hazard_detection has unconnected port inst[12]
WARNING: [Synth 8-3331] design hazard_detection has unconnected port inst[11]
WARNING: [Synth 8-3331] design hazard_detection has unconnected port inst[10]
WARNING: [Synth 8-3331] design hazard_detection has unconnected port inst[9]
WARNING: [Synth 8-3331] design hazard_detection has unconnected port inst[8]
WARNING: [Synth 8-3331] design hazard_detection has unconnected port inst[7]
WARNING: [Synth 8-3331] design hazard_detection has unconnected port inst[6]
WARNING: [Synth 8-3331] design hazard_detection has unconnected port inst[5]
WARNING: [Synth 8-3331] design hazard_detection has unconnected port inst[4]
WARNING: [Synth 8-3331] design hazard_detection has unconnected port inst[3]
WARNING: [Synth 8-3331] design hazard_detection has unconnected port inst[2]
WARNING: [Synth 8-3331] design hazard_detection has unconnected port inst[1]
WARNING: [Synth 8-3331] design hazard_detection has unconnected port inst[0]
WARNING: [Synth 8-3331] design hazard_detection has unconnected port clk
WARNING: [Synth 8-3331] design hazard_detection has unconnected port reset
INFO: [Synth 8-3886] merging instance 'pipeline_impl1/ID_EX_regf1/extension_o_reg[11]' (FD) to 'pipeline_impl1/ID_EX_regf1/I3_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'pipeline_impl1/ID_EX_regf1/extension_o_reg[12]' (FD) to 'pipeline_impl1/ID_EX_regf1/I3_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'pipeline_impl1/ID_EX_regf1/extension_o_reg[13]' (FD) to 'pipeline_impl1/ID_EX_regf1/I3_o_reg[2]'
INFO: [Synth 8-3886] merging instance 'pipeline_impl1/ID_EX_regf1/extension_o_reg[14]' (FD) to 'pipeline_impl1/ID_EX_regf1/I3_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'pipeline_impl1/ID_EX_regf1/extension_o_reg[15]' (FD) to 'pipeline_impl1/ID_EX_regf1/extension_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'pipeline_impl1/ID_EX_regf1/extension_o_reg[16]' (FD) to 'pipeline_impl1/ID_EX_regf1/extension_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'pipeline_impl1/ID_EX_regf1/extension_o_reg[17]' (FD) to 'pipeline_impl1/ID_EX_regf1/extension_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'pipeline_impl1/ID_EX_regf1/extension_o_reg[18]' (FD) to 'pipeline_impl1/ID_EX_regf1/extension_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'pipeline_impl1/ID_EX_regf1/extension_o_reg[19]' (FD) to 'pipeline_impl1/ID_EX_regf1/extension_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'pipeline_impl1/ID_EX_regf1/extension_o_reg[20]' (FD) to 'pipeline_impl1/ID_EX_regf1/extension_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'pipeline_impl1/ID_EX_regf1/extension_o_reg[21]' (FD) to 'pipeline_impl1/ID_EX_regf1/extension_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'pipeline_impl1/ID_EX_regf1/extension_o_reg[22]' (FD) to 'pipeline_impl1/ID_EX_regf1/extension_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'pipeline_impl1/ID_EX_regf1/extension_o_reg[23]' (FD) to 'pipeline_impl1/ID_EX_regf1/extension_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'pipeline_impl1/ID_EX_regf1/extension_o_reg[24]' (FD) to 'pipeline_impl1/ID_EX_regf1/extension_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'pipeline_impl1/ID_EX_regf1/extension_o_reg[25]' (FD) to 'pipeline_impl1/ID_EX_regf1/extension_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'pipeline_impl1/ID_EX_regf1/extension_o_reg[26]' (FD) to 'pipeline_impl1/ID_EX_regf1/extension_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'pipeline_impl1/ID_EX_regf1/extension_o_reg[27]' (FD) to 'pipeline_impl1/ID_EX_regf1/extension_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'pipeline_impl1/ID_EX_regf1/extension_o_reg[28]' (FD) to 'pipeline_impl1/ID_EX_regf1/extension_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'pipeline_impl1/ID_EX_regf1/extension_o_reg[29]' (FD) to 'pipeline_impl1/ID_EX_regf1/extension_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'pipeline_impl1/ID_EX_regf1/extension_o_reg[30]' (FD) to 'pipeline_impl1/ID_EX_regf1/extension_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'pipeline_impl1/ID_EX_regf1/extension_o_reg[31]' (FD) to 'pipeline_impl1/ID_EX_regf1/I3_o_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[30][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[28][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[27][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[25][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[24][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[22][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[21][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[20][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[19][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[18][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[17][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[16][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[15][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[14][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[13][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[12][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[10][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[9][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[8][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[7][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[6][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[5][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[4][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[3][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[2][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[1][14] )
INFO: [Synth 8-3886] merging instance 'pipeline_impl1/ID_EX_regf1/MemtoReg_o_reg' (FD) to 'pipeline_impl1/ID_EX_regf1/MemRead_o_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[30][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[28][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[27][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[25][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[24][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[22][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[21][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[20][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[19][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[18][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[17][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[16][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[15][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[14][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[13][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[12][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[10][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[9][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[8][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[7][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[6][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[5][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[4][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[3][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[2][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[1][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[30][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[28][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[27][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[25][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[24][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[22][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[21][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[20][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[19][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[18][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[17][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[16][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[15][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[14][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[13][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[12][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[10][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[9][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[8][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[7][11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pipeline_impl1/\instruction_memory/m_reg[6][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[5][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[4][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[3][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[2][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[1][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[30][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[28][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[27][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[25][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[24][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[22][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[21][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[20][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[19][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[18][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[17][12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pipeline_impl1/\instruction_memory/m_reg[16][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[15][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[14][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[13][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[12][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[10][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[9][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_impl1/\instruction_memory/m_reg[8][12] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'pipeline_impl1/EX_MEM_regf1/MemRead_o_reg' (FD) to 'pipeline_impl1/EX_MEM_regf1/MemtoReg_o_reg'
INFO: [Synth 8-3886] merging instance 'pipeline_impl1/IF_ID_regf1/inst_out_reg[13]' (FDRE) to 'pipeline_impl1/IF_ID_regf1/inst_out_reg[22]'
INFO: [Synth 8-3886] merging instance 'pipeline_impl1/IF_ID_regf1/inst_out_reg[31]' (FDRE) to 'pipeline_impl1/IF_ID_regf1/inst_out_reg[26]'
INFO: [Synth 8-3886] merging instance 'pipeline_impl1/ID_EX_regf1/I3_o_reg[2]' (FD) to 'pipeline_impl1/ID_EX_regf1/I1_o_reg[1]'
WARNING: [Synth 8-3332] Sequential element (controller1/Jump_reg) is unused and will be removed from module pipeline_processor.
WARNING: [Synth 8-3332] Sequential element (controller1/Branch_reg) is unused and will be removed from module pipeline_processor.
WARNING: [Synth 8-3332] Sequential element (controller1/AluCtrl_reg[3]) is unused and will be removed from module pipeline_processor.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1152.707 ; gain = 551.609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1152.707 ; gain = 551.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1152.707 ; gain = 551.609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1152.707 ; gain = 551.609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1152.707 ; gain = 551.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1152.707 ; gain = 551.609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1152.707 ; gain = 551.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1152.707 ; gain = 551.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1152.707 ; gain = 551.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1152.707 ; gain = 551.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |    39|
|3     |LUT1   |    93|
|4     |LUT2   |    69|
|5     |LUT3   |   111|
|6     |LUT4   |   163|
|7     |LUT5   |   203|
|8     |LUT6   |   788|
|9     |MUXF7  |   256|
|10    |MUXF8  |    62|
|11    |FDCE   |  1539|
|12    |FDPE   |     1|
|13    |FDRE   |   274|
|14    |LD     |    20|
|15    |LDC    |    58|
|16    |LDCP   |     1|
|17    |LDP    |     5|
|18    |IBUF   |     9|
|19    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+-------------------+------+
|      |Instance           |Module             |Cells |
+------+-------------------+-------------------+------+
|1     |top                |                   |  3705|
|2     |  c1               |clock_divider_1    |    47|
|3     |  pipeline_impl1   |pipeline_processor |  3520|
|4     |    EX_MEM_regf1   |EX_MEM_regf        |   108|
|5     |    ID_EX_regf1    |ID_EX_regf         |   426|
|6     |    IF_ID_regf1    |IF_ID_regf         |    90|
|7     |    MEM_WB_regf1   |MEM_WB_regf        |   187|
|8     |    adder2         |adder              |     4|
|9     |    alu1           |alusimple          |    50|
|10    |    comparator1    |comparator         |     3|
|11    |    controller1    |controller         |     8|
|12    |    date_memory_1  |data_mem           |   736|
|13    |    register_file1 |register_file      |  1849|
|14    |    regpc          |register           |    59|
|15    |  rc1              |ring_counter       |    18|
|16    |  ssd1             |ssd_driver_new     |    20|
|17    |    nolabel_line7  |ssd_driver_5       |    20|
|18    |  ssd2             |ssd_driver_new_0   |    20|
|19    |    nolabel_line7  |ssd_driver_4       |    20|
|20    |  ssd3             |ssd_driver_new_1   |    20|
|21    |    nolabel_line7  |ssd_driver_3       |    20|
|22    |  ssd4             |ssd_driver_new_2   |    20|
|23    |    nolabel_line7  |ssd_driver         |    20|
+------+-------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1152.707 ; gain = 551.609
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 46 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 1152.707 ; gain = 432.805
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1152.707 ; gain = 551.609
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1152.707 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 441 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1152.707 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 84 instances were transformed.
  LD => LDCE: 20 instances
  LDC => LDCE: 58 instances
  LDCP => LDCP (GND, LDCE, LUT3(x2), VCC): 1 instance 
  LDP => LDPE: 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
297 Infos, 210 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1152.707 ; gain = 847.355
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1152.707 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/2020 autumn/VE370/projects/project_2_pipeline_implementation_FPGA/project_2_pipeline_implementation_FPGA.runs/synth_1/pipeline_implementation.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pipeline_implementation_utilization_synth.rpt -pb pipeline_implementation_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov  9 21:05:34 2020...
