// Seed: 1881702083
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  id_11 :
  assert property (@(negedge id_4) id_2) begin : LABEL_0
    if ((1) == 1);
    else @(*);
    logic id_12 = id_4;
  end
endmodule
module module_1 (
    input supply1 id_0,
    output wand id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  wire id_4, id_5;
  assign id_1 = -1;
endmodule
