/*
 * Copyright 2007 Freescale Semiconductor, Inc. All Rights Reserved.
 */

/*
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */
#ifndef __ARCH_ARM_MACH_MX37_CRM_REGS_H__
#define __ARCH_ARM_MACH_MX37_CRM_REGS_H__

#define CKIH_CLK_FREQ	24000000

#define MXC_CCM_BASE	IO_ADDRESS(CCM_BASE_ADDR)
#define MXC_DPLL1_BASE 	IO_ADDRESS(PLL0_BASE_ADDR)
#define MXC_DPLL2_BASE 	IO_ADDRESS(PLL1_BASE_ADDR)
#define MXC_DPLL3_BASE 	IO_ADDRESS(PLL2_BASE_ADDR)

/* PLL Register Offsets */
#define MXC_PLL_DP_CTL                  0x00
#define MXC_PLL_DP_CONFIG               0x04
#define MXC_PLL_DP_OP                   0x08
#define MXC_PLL_DP_MFD                  0x0C
#define MXC_PLL_DP_MFN                  0x10
#define MXC_PLL_DP_HFS_OP               0x1C
#define MXC_PLL_DP_HFS_MFD              0x20
#define MXC_PLL_DP_HFS_MFN              0x24
#define MXC_PLL_DP_MFN_TOGC		0x28
#define MXC_PLL_DP_MFNMINUS		0x14
#define MXC_PLL_DP_MFNPLUS		0x18
#define MXC_PLL_DP_DESTAT		0x2c

/* PLL Register Bit definitions */
#define MXC_PLL_DP_CTL_DPDCK0_2_EN      0x1000
#define MXC_PLL_DP_CTL_DPDCK0_2_OFFSET  12
#define MXC_PLL_DP_CTL_ADE              0x800
#define MXC_PLL_DP_CTL_REF_CLK_DIV      0x400
#define MXC_PLL_DP_CTL_HFSM             0x80
#define MXC_PLL_DP_CTL_PRE              0x40
#define MXC_PLL_DP_CTL_UPEN             0x20
#define MXC_PLL_DP_CTL_RST              0x10
#define MXC_PLL_DP_CTL_RCP              0x8
#define MXC_PLL_DP_CTL_PLM              0x4
#define MXC_PLL_DP_CTL_BRM0             0x2
#define MXC_PLL_DP_CTL_LRF              0x1

#define MXC_PLL_DP_CONFIG_LDREQ		0x1
#define MXC_PLL_DP_MFN_TOGC_TOG_DIS     0x00020000
#define MXC_PLL_DP_MFN_TOGC_TOG_EN      0x00010000
#define MXC_PLL_DP_DESTAT_TOG_SEL	0x80000000
#define MXC_PLL_TOGC_CNT_VALUE    	0x00000100
#define MXC_PLL_TOGC_CNT_MASK          	0x0000FFFF

#define MXC_PLL_DP_OP_MFI_OFFSET        4
#define MXC_PLL_DP_OP_MFI_MASK          0xF
#define MXC_PLL_DP_OP_PDF_OFFSET        0
#define MXC_PLL_DP_OP_PDF_MASK          0xF

#define MXC_PLL_DP_MFD_OFFSET           0
#define MXC_PLL_DP_MFD_MASK             0x7FFFFFF

#define MXC_PLL_DP_MFN_OFFSET           0
#define MXC_PLL_DP_MFN_MASK             0x7FFFFFF

/* Register addresses of CCM*/
#define MXC_CCM_CCR	(MXC_CCM_BASE + 0x00)
#define MXC_CCM_CCDR	(MXC_CCM_BASE + 0x04)
#define MXC_CCM_CSR	(MXC_CCM_BASE + 0x08)
#define MXC_CCM_CCSR	(MXC_CCM_BASE + 0x0C)
#define MXC_CCM_CACRR	(MXC_CCM_BASE + 0x10)
#define MXC_CCM_CBCDR1	(MXC_CCM_BASE + 0x14)
#define MXC_CCM_CBCDR2	(MXC_CCM_BASE + 0x18)
#define MXC_CCM_CBCDR3	(MXC_CCM_BASE + 0x1C)
#define MXC_CCM_CBCDR4	(MXC_CCM_BASE + 0x20)
#define MXC_CCM_CBCDR5	(MXC_CCM_BASE + 0x24)
#define MXC_CCM_CBCDR6	(MXC_CCM_BASE + 0x28)
#define MXC_CCM_CBCDR7	(MXC_CCM_BASE + 0x2C)
#define MXC_CCM_CAMR	(MXC_CCM_BASE + 0x30)
#define MXC_CCM_CSCMR1	(MXC_CCM_BASE + 0x34)
#define MXC_CCM_CSCMR2	(MXC_CCM_BASE + 0x38)
#define MXC_CCM_CSCDR1	(MXC_CCM_BASE + 0x3C)
#define MXC_CCM_CS1CDR	(MXC_CCM_BASE + 0x40)
#define MXC_CCM_CS2CDR	(MXC_CCM_BASE + 0x44)
#define MXC_CCM_CSECDR1	(MXC_CCM_BASE + 0x48)
#define MXC_CCM_CSECDR2	(MXC_CCM_BASE + 0x4C)
#define MXC_CCM_CECDR	(MXC_CCM_BASE + 0x50)
#define MXC_CCM_CDCDR	(MXC_CCM_BASE + 0x54)
#define MXC_CCM_CH1CDR	(MXC_CCM_BASE + 0x58)
#define MXC_CCM_CH2CDR	(MXC_CCM_BASE + 0x5C)
#define MXC_CCM_CSCDR2	(MXC_CCM_BASE + 0x60)
#define MXC_CCM_CR2	(MXC_CCM_BASE + 0x64)
#define MXC_CCM_CDHIPR	(MXC_CCM_BASE + 0x68)
#define MXC_CCM_CDCR	(MXC_CCM_BASE + 0x6C)
#define MXC_CCM_CTOR	(MXC_CCM_BASE + 0x70)
#define MXC_CCM_CLPCR	(MXC_CCM_BASE + 0x74)
#define MXC_CCM_CISR	(MXC_CCM_BASE + 0x78)
#define MXC_CCM_CIMR	(MXC_CCM_BASE + 0x7C)
#define MXC_CCM_CCOSR	(MXC_CCM_BASE + 0x80)
#define MXC_CCM_CGPR	(MXC_CCM_BASE + 0x84)
#define MXC_CCM_CCGR0	(MXC_CCM_BASE + 0x88)
#define MXC_CCM_CCGR1	(MXC_CCM_BASE + 0x8C)
#define MXC_CCM_CCGR2	(MXC_CCM_BASE + 0x90)
#define MXC_CCM_CCGR3	(MXC_CCM_BASE + 0x94)
#define MXC_CCM_CCGR4	(MXC_CCM_BASE + 0x98)
#define MXC_CCM_CCGR5	(MXC_CCM_BASE + 0x9C)
#define MXC_CCM_CMEOR	(MXC_CCM_BASE + 0xA0)

/* Register bit definitions */
#define MXC_CCM_MASK(bits, offset) \
		(((1 << (bits)) - 1) << (offset) )
#define MXC_CCM_GET_FIELD(reg, bits, offset) \
		(((reg) >> (offset))&((1 << (bits)) - 1))
#define MXC_CCM_SET_FIELD(val, bits, offset) \
		(((val)&((1 << (bits)) - 1)) << (offset) )

/* Define the bits in register CCR */
#define MXC_CCM_CCR_FPM_512MULT		(0 << 10)
#define MXC_CCM_CCR_FPM_1024MULT	(1 << 10)
#define MXC_CCM_CCR_CAMP_EN		(1 << 9)
#define MXC_CCM_CCR_FPM_EN		(1 << 8)
#define MXC_CCM_CCR_OSCNT_OFFSET	(0)
#define MXC_CCM_CCR_OSCNT_BITS		(8)

/* Define the bits in register CCDR */
#define MXC_CCM_CCDR_HSC_HS_MASK	(0x1 << 18)
#define MXC_CCM_CCDR_IPU_HS_MASK	(0x1 << 17)
#define MXC_CCM_CCDR_EMI_HS_MASK	(0x1 << 16)
#define MXC_CCM_CCDR_LOAD_DIVIDERS	(0x1 << 0)

/* Define the bits in register CCSR */
#define MXC_CCM_CCSR_LP_APM_SEL		(0x1 << 9)
#define MXC_CCM_CCSR_STEP_SEL_OFFSET	(7)
#define MXC_CCM_CCSR_STEP_SEL_MASK	(0x3 << 7)
#define MXC_CCM_CCSR_PLL2_PODF_OFFSET	(5)
#define MXC_CCM_CCSR_PLL2_PODF_MASK	(0x3 << 5)
#define MXC_CCM_CCSR_PLL3_PODF_OFFSET	(3)
#define MXC_CCM_CCSR_PLL3_PODF_MASK	(0x3 << 3)
#define MXC_CCM_CCSR_PLL1_BYPASS	(1 << 2)
#define MXC_CCM_CCSR_PLL2_BYPASS	(1 << 1)
#define MXC_CCM_CCSR_PLL3_BYAPSS	(1 << 0)

/* Define the bits in register CACRR */
#define MXC_CCM_CACRR_ARM_PODF_OFFSET	(0)
#define MXC_CCM_CACRR_ARM_PODF_MASK	(0x7)

/* Define the bits in register CBCDR1 */
#define MXC_CCM_CBCDR1_VPU_CORE_PODF_OFFSET	(3)
#define MXC_CCM_CBCDR1_VPU_CORE_PODF_MASK	(0x7 << 3)
#define MXC_CCM_CBCDR1_APU_CORE_PODF_OFFSET	(0)
#define MXC_CCM_CBCDR1_APU_CORE_PODF_MASK	(0x7)

/* Define the bits in register CBCDR2 */
#define MXC_CCM_CBCDR2_AHB_CORE_PODF_OFFSET	(10)
#define MXC_CCM_CBCDR2_AHB_CORE_PODF_MASK	(0x7 << 10)
#define MXC_CCM_CBCDR2_IPG_CORE_PODF_OFFSET	(8)
#define MXC_CCM_CBCDR2_IPG_CORE_PODF_MASK	(0x3 << 8)
#define MXC_CCM_CBCDR2_PERCLK_PRED1_OFFSET	(6)
#define MXC_CCM_CBCDR2_PERCLK_PRED1_MASK	(0x3 << 6)
#define MXC_CCM_CBCDR2_PERCLK_PRED2_OFFSET	(3)
#define MXC_CCM_CBCDR2_PERCLK_PRED2_MASK	(0x7 << 3)
#define MXC_CCM_CBCDR2_PERCLK_PODF_OFFSET	(0)
#define MXC_CCM_CBCDR2_PERCLK_PODF_MASK		(0x7)

/* Define the bits in register CBCDR3 */
#define MXC_CCM_CBCDR3_AXI_A_PODF_OFFSET	(0)
#define MXC_CCM_CBCDR3_AXI_A_PODF_MASK		(0x7)

/* Define the bits in register CBCDR4 */
#define MXC_CCM_CBCDR4_AXI_B_PODF_OFFSET	(0)
#define MXC_CCM_CBCDR4_AXI_B_PODF_MASK		(0x7)

/* Define the bits in register CBCDR5 */
#define MXC_CCM_CBCDR5_AXI_C_PODF_OFFSET	(0)
#define MXC_CCM_CBCDR5_AXI_C_PODF_MASK		(0x7)

/* Define the bits in register CBCDR6 */
#define MXC_CCM_CBCDR6_EMI_PODF_OFFSET	(0)
#define MXC_CCM_CBCDR6_EMI_PODF_MASK	(0x7)
#define MXC_CCM_CBCDR6_EMI_CLK_SEL	(0x1 << 3)
#define MXC_CCM_CBCDR6_PERIPH_CLK_SEL	(0x1 << 4)

/* Define the bits in register CBCDR7 */
#define MXC_CCM_CBCDR7_IPG_INT_MEM_PODF_OFFSET	(3)
#define MXC_CCM_CBCDR7_IPG_INIT_MEM_PODF_MASK	(0x3 << 3)
#define MXC_CCM_CBCDR7_NFC_PODF_OFFSET		(0)
#define MXC_CCM_CBCDR7_NFC_PODF_MASK		(0x7)

/* Define the bits in register CAMR */
#define MXC_CCM_CAMR_PERIPH_CLK_SEL_OFFSET	(12)
#define MXC_CCM_CAMR_PERIPH_CLK_SEL_MASK	(0x3 << 12)
#define MXC_CCM_CAMR_DDR_CLK_SEL_OFFSET		(10)
#define MXC_CCM_CAMR_DDR_CLK_SEL_MASK		(0x3 << 10)
#define MXC_CCM_CAMR_ARM_AXI_CLK_SEL_OFFSET	(8)
#define MXC_CCM_CAMR_ARM_AXI_CLK_SEL_MASK	(0x3 << 8)
#define MXC_CCM_CAMR_VPU_CLK_SEL_OFFSET		(6)
#define MXC_CCM_CAMR_VPU_CLK_SEL_MASK		(0x3 << 6)
#define MXC_CCM_CAMR_VPU_AXI_CLK_SEL_OFFSET	(4)
#define MXC_CCM_CAMR_VPU_AXI_CLK_SEL_MASK	(0x3 << 4)
#define MXC_CCM_CAMR_IPU_HSP_CLK_SEL_OFFSET	(2)
#define MXC_CCM_CAMR_IPU_HSP_CLK_SEL_MASK	(0x3 << 2)

/* Define the bits in register CSCMR1 */
#define MXC_CCM_CSCMR1_SSI_EXT2_CLK_SEL_OFFSET		(30)
#define MXC_CCM_CSCMR1_SSI_EXT2_CLK_SEL_MASK		(0x3 << 30)
#define MXC_CCM_CSCMR1_SSI_EXT1_CLK_SEL_OFFSET		(28)
#define MXC_CCM_CSCMR1_SSI_EXT1_CLK_SEL_MASK		(0x3 << 28)
#define MXC_CCM_CSCMR1_DI_CLK_SEL			(0x1 << 27)
#define MXC_CCM_CSCMR1_USB_PHY_CLK_SEL			(0x1 << 26)
#define MXC_CCM_CSCMR1_UART_CLK_SEL_OFFSET		(24)
#define MXC_CCM_CSCMR1_UART_CLK_SEL_MASK		(0x3 << 24)
#define MXC_CCM_CSCMR1_USBOH2_CLK_SEL_OFFSET		(22)
#define MXC_CCM_CSCMR1_USBOH2_CLK_SEL_MASK		(0x3 << 22)
#define MXC_CCM_CSCMR1_ESDHC1_MSHC1_CLK_SEL_OFFSET 	(20)
#define MXC_CCM_CSCMR1_ESDHC1_MSHC1_CLK_SEL_MASK 	(0x3 << 20)
#define MXC_CCM_CSCMR1_ESDHC3_CLK_SEL			(0x1 << 19)
#define MXC_CCM_CSCMR1_PERCLK_IPG_CLK_SEL		(0x1 << 18)
#define MXC_CCM_CSCMR1_ESDHC2_MSHC2_CLK_SEL_OFFSET	(16)
#define MXC_CCM_CSCMR1_ESDHC2_MSHC2_CLK_SEL_MASK	(0x3 << 16)
#define MXC_CCM_CSCMR1_SSI1_CLK_SEL_OFFSET		(14)
#define MXC_CCM_CSCMR1_SSI1_CLK_SEL_MASK		(0x3 << 14)
#define MXC_CCM_CSCMR1_SSI2_CLK_SEL_OFFSET		(12)
#define MXC_CCM_CSCMR1_SSI2_CLK_SEL_MASK		(0x3 << 12)
#define MXC_CCM_CSCMR1_SSI_APM_CLK_SEL			(0x1 << 9)
#define MXC_CCM_CSCMR1_SPDIF_CLK_SEL			(0x1 << 8)
#define MXC_CCM_CSCMR1_TVE_CLK_SEL			(0x1 << 7)
#define MXC_CCM_CSCMR1_TVE_EXT_CLK_SEL			(0x1 << 6)
#define MXC_CCM_CSCMR1_CSPI_CLK_SEL_OFFSET		(4)
#define MXC_CCM_CSCMR1_CSPI_CLK_SEL_MASK		(0x3 << 4)
#define MXC_CCM_CSCMR1_PERCLK_LP_APM_CLK_SEL		(0x1 << 2)
#define MXC_CCM_CSCMR1_SSI_EXT2_COM_CLK_SEL		(0x1 << 1)
#define MXC_CCM_CSCMR1_SSI_EXT1_COM_CLK_SEL		(0x1)

/* Define the bits in register CSCDR1 */
#define MXC_CCM_CSCDR1_ESDHC2_MSHC2_CLK_PRED_OFFSET	(22)
#define MXC_CCM_CSCDR1_ESDHC2_MSHC2_CLK_PRED_MASK	(0x7 << 22)
#define MXC_CCM_CSCDR1_ESDHC2_MSHC2_CLK_PODF_OFFSET	(19)
#define MXC_CCM_CSCDR1_ESDHC2_MSHC2_CLK_PODF_MASK	(0x7 << 19)
#define MXC_CCM_CSCDR1_ESDHC1_MSHC1_CLK_PRED_OFFSET	(16)
#define MXC_CCM_CSCDR1_ESDHC1_MSHC1_CLK_PRED_MASK	(0x7 << 16)
#define MXC_CCM_CSCDR1_PGC_CLK_PODF_OFFSET		(14)
#define MXC_CCM_CSCDR1_PGC_CLK_PODF_MASK		(0x3 << 14)
#define MXC_CCM_CSCDR1_ESDHC1_MSHC1_CLK_PODF_OFFSET	(11)
#define MXC_CCM_CSCDR1_ESDHC1_MSHC1_CLK_PODF_MASK	(0x7 << 11)
#define MXC_CCM_CSCDR1_USBOH2_CLK_PRED_OFFSET		(8)
#define MXC_CCM_CSCDR1_USBOH2_CLK_PRED_MASK		(0x7 << 8)
#define MXC_CCM_CSCDR1_USBOH2_CLK_PODF_OFFSET		(6)
#define MXC_CCM_CSCDR1_USBOH2_CLK_PODF_MASK		(0x3 << 6)
#define MXC_CCM_CSCDR1_UART_CLK_PRED_OFFSET		(3)
#define MXC_CCM_CSCDR1_UART_CLK_PRED_MASK		(0x7 << 3)
#define MXC_CCM_CSCDR1_UART_CLK_PODF_OFFSET		(0)
#define MXC_CCM_CSCDR1_UART_CLK_PODF_MASK		(0x7)

/* Define the bits in register CS1CDR and CS2CDR */
#define MXC_CCM_CS1CDR_SSI1_CLK_PRED_OFFSET		(6)
#define MXC_CCM_CS1CDR_SSI1_CLK_PRED_MASK		(0x7 << 6)
#define MXC_CCM_CS1CDR_SSI1_CLK_PODF_OFFSET		(0)
#define MXC_CCM_CS1CDR_SSI1_CLK_PODF_MASK		(0x3F)

#define MXC_CCM_CS2CDR_SSI2_CLK_PRED_OFFSET		(6)
#define MXC_CCM_CS2CDR_SSI2_CLK_PRED_MASK		(0x7 << 6)
#define MXC_CCM_CS2CDR_SSI2_CLK_PODF_OFFSET		(0)
#define MXC_CCM_CS2CDR_SSI2_CLK_PODF_MASK		(0x3F)

/* Define the bits in register SCECDR1 and SCECDR2 */
#define MXC_CCM_SCECDR1_SSI_EXT1_CLK_PRED_OFFSET (6)
#define MXC_CCM_SCECDR1_SSI_EXT1_CLK_PRED_BITS (3)
#define MXC_CCM_SCECDR1_SSI_EXT1_CLK_PODF_OFFSET (0)
#define MXC_CCM_SCECDR1_SSI_EXT1_CLK_PODF_BITS (6)
#define MXC_CCM_SCECDR2_SSI_EXT2_CLK_PRED_OFFSET (6)
#define MXC_CCM_SCECDR2_SSI_EXT2_CLK_PRED_BITS (3)
#define MXC_CCM_SCECDR2_SSI_EXT2_CLK_PODF_OFFSET (0)
#define MXC_CCM_SCECDR2_SSI_EXT2_CLK_PODF_BITS (6)

/* Define the bits in register CECDR */
#define MXC_CCM_CECDR_ESC_CLK_PRED_OFFSET (6)
#define MXC_CCM_CECDR_ESC_CLK_PRED_BITS (3)
#define MXC_CCM_CECDR_ESC_CLK_PODF_OFFSET (0)
#define MXC_CCM_CECDR_ESC_CLK_PODF_BITS (6)

/* Define the bits in register CDCDR */
#define MXC_CCM_CDCDR_DI_CLK_PRED_OFFSET (6)
#define MXC_CCM_CDCDR_DI_CLK_PRED_BITS (3)
#define MXC_CCM_CDCDR_DI_CLK_PODF_OFFSET (0)
#define MXC_CCM_CDCDR_DI_CLK_PODF_BITS (6)

/* Define the bits in register CH1CDR and CH2CDR */
#define MXC_CCM_CH1CDR_HSC1_CLK_PODF_OFFSET (0)
#define MXC_CCM_CH1CDR_HSC1_CLK_PODF_BITS (3)
#define MXC_CCM_CH2CDR_HSC2_CLK_PODF_OFFSET (0)
#define MXC_CCM_CH2CDR_HSC2_CLK_PODF_BITS (3)

/* Define the bits in register CSCDR2 */
#define MXC_CCM_CSCDR2_CSPI_CLK_PRED_OFFSET		(25)
#define MXC_CCM_CSCDR2_CSPI_CLK_PRED_MASK		(0x7 << 25)
#define MXC_CCM_CSCDR2_CSPI_CLK_PODF_OFFSET		(19)
#define MXC_CCM_CSCDR2_CSPI_CLK_PODF_MASK		(0x3F << 19)

/* Define the bits in register CDHIPR */
#define MXC_CCM_CDHIPR_ARM_PODF_BUSY (1<<16)
#define MXC_CCM_CDHIPR_HSC2_CLK_PODF_BUSY (1<<9)
#define MXC_CCM_CDHIPR_HSC1_CLK_PODF_BUSY (1<<8)
#define MXC_CCM_CDHIPR_ESC_CLK_DIVIDER_BUSY (1<<6)
#define MXC_CCM_CDHIPR_NFC_IPG_INT_MEM_PODF_BUSY (1<<4)
#define MXC_CCM_CDHIPR_EMI_PODF_BUSY (1<<3)
#define MXC_CCM_CDHIPR_AXI_C_PODF_BUSY (1<<2)
#define MXC_CCM_CDHIPR_AXI_B_PODF_BUSY (1<<1)
#define MXC_CCM_CDHIPR_AXI_A_PODF_BUSY (1<<0)

/* Define the bits in register CDCR */
#define MXC_CCM_CDCR_HSC2_DVFS_EN_OFFSET (8)
#define MXC_CCM_CDCR_HSC2_DVFS_EN_BITS (1)
#define MXC_CCM_CDCR_HSC1_DVFS_EN_OFFSET (7)
#define MXC_CCM_CDCR_HSC1_DVFS_EN_BITS (1)
#define MXC_CCM_CDCR_ARM_FREQ_SHIFT_DIVIDER_OFFSET (2)
#define MXC_CCM_CDCR_ARM_FREQ_SHIFT_DIVIDER_BITS (1)
#define MXC_CCM_CDCR_PERIPH_CLK_DVFS_PODF_OFFSET (0)
#define MXC_CCM_CDCR_ PERIPH_CLK_DVFS_PODF_BITS (2)

/* Define the bits in register CLPCR */
#define MXC_CCM_CLPCR_BYPASS_SCC_LPM_HS_OFFSET (22)
#define MXC_CCM_CLPCR_BYPASS_SCC_LPM_HS_BITS (1)
#define MXC_CCM_CLPCR_BYPASS_MAX_LPM_HS_OFFSET (21)
#define MXC_CCM_CLPCR_BYPASS_MAX_LPM_HS_BITS (1)
#define MXC_CCM_CLPCR_BYPASS_SDMA_LPM_HS_OFFSET (20)
#define MXC_CCM_CLPCR_BYPASS_SDMA_LPM_HS_BITS (1)
#define MXC_CCM_CLPCR_BYPASS_EMI_LPM_HS_OFFSET (19)
#define MXC_CCM_CLPCR_BYPASS_EMI_LPM_HS_BITS (1)
#define MXC_CCM_CLPCR_BYPASS_IPU_LPM_HS_OFFSET (18)
#define MXC_CCM_CLPCR_BYPASS_IPU_LPM_HS_BITS (1)
#define MXC_CCM_CLPCR_BYPASS_RTIC_LPM_HS_OFFSET (17)
#define MXC_CCM_CLPCR_BYPASS_RTIC_LPM_HS_BITS (1)
#define MXC_CCM_CLPCR_BYPASS_SAHARA_LPM_HS_OFFSET (16)
#define MXC_CCM_CLPCR_BYPASS_SAHARA_LPM_HS_BITS (1)
#define MXC_CCM_CLPCR_STBY_COUNT_OFFSET (9)
#define MXC_CCM_CLPCR_STBY_COUNT _BITS (2)
#define MXC_CCM_CLPCR_STBY_OFFSET (8)
#define MXC_CCM_CLPCR_VSTBY_BITS (1)
#define MXC_CCM_CLPCR_DIS_REF_OSC_OFFSET (7)
#define MXC_CCM_CLPCR_DIS_REF_OSC_BITS (1)
#define MXC_CCM_CLPCR_SBYOS_OFFSET (6)
#define MXC_CCM_CLPCR_SBYOS_BITS (1)
#define MXC_CCM_CLPCR_ARM_CLK_DIS_ON_LPM_OFFSET (5)
#define MXC_CCM_CLPCR_ARM_CLK_DIS_ON_LPM_BITS (1)
#define MXC_CCM_CLPCR_LPSR_CLK_SEL_OFFSET (3)
#define MXC_CCM_CLPCR_LPSR_CLK_SEL_BITS (2)
#define MXC_CCM_CLPCR_LPM_OFFSET (0)
#define MXC_CCM_CLPCR_LPM_BITS (2)

/* Define the bits in register ISR */
#define MXC_CCM_ISR_ARM_PODF_LOADED (25)
#define MXC_CCM_ISR_HSC2_CLK_PODF_LOADED (24)
#define MXC_CCM_ISR_HSC1_CLK_PODF_LOADED (23)
#define MXC_CCM_ISR_ESC_CLK_DIVIDER_LOADED (22)
#define MXC_CCM_ISR_NFC_IPG_INT_MEM_PODF_LOADED (21)
#define MXC_CCM_ISR_EMI_PODF_LOADED (20)
#define MXC_CCM_ISR_AXI_C_PODF_LOADED (19)
#define MXC_CCM_ISR_AXI_B_PODF_LOADED (18)
#define MXC_CCM_ISR_AXI_A_PODF_LOADED (17)
#define MXC_CCM_ISR_DIVIDER_LOADED (16)
#define MXC_CCM_ISR_CHIH_READY (4)
#define MXC_CCM_ISR_FPM_READY (3)
#define MXC_CCM_ISR_LRF_PLL3 (2)
#define MXC_CCM_ISR_LRF_PLL2 (1)
#define MXC_CCM_ISR_LRF_PLL1 (0)

/* Define the bits in register CCOSR */
#define MXC_CCM_CCOSR_CKO2_EN_OFFSET  (24)
#define MXC_CCM_CCOSR_CKO2_EN_BITS  (1)
#define MXC_CCM_CCOSR_CKO2_DIV_OFFSET  (21)
#define MXC_CCM_CCOSR_CKO2_DIV_BITS  (3)
#define MXC_CCM_CCOSR_CKO2_SEL_OFFSET  (16)
#define MXC_CCM_CCOSR_CKO2_SEL_BITS  (5)
#define MXC_CCM_CCOSR_CKO1_EN_OFFSET  (7)
#define MXC_CCM_CCOSR_CKO1_EN_BITS  (1)
#define MXC_CCM_CCOSR_CKO1_DIV_OFFSET  (4)
#define MXC_CCM_CCOSR_CKO1_DIV_BITS  (3)
#define MXC_CCM_CCOSR_CKO1_SEL_OFFSET  (0)
#define MXC_CCM_CCOSR_CKO1_SEL_BITS  (4)

/* Define the bits in registers CGPR */
#define MXC_CCM_CGPR_FPM_SEL_OFFSET (3)
#define MXC_CCM_CGPR_FPM_SEL_BITS (1)
#define MXC_CCM_CGPR_VL_L2BIST_CLKDIV_OFFSET (0)
#define MXC_CCM_CGPR_ VL_L2BIST_CLKDIV _BITS (3)

/* Define the bits in registers CCGRx */

/* The definitions for gate parameter*/
#define MXC_CCM_CCGR_CLK_OFF	(0)
#define MXC_CCM_CCGR_CLK_ON_IN_RUN	(1)
#define MXC_CCM_CCGR_CLK_ON_ALWAYS	(3)

#define MXC_CCM_CCGR_OFF(val, index)   \
		((val) & (~((MXC_CCM_CCGR_CLK_OFF)<<((index)<<1))))
#define MXC_CCM_CCGR_ON(val, index, en) \
		(MXC_CCM_CCGR_OFF(val, index) |((en)<<((index)<<1)) )

/* The clock index in register CCGR1 */
#define MXC_CCM_CCGR_XSPLIT_CLK_GATE (0)
#define MXC_CCM_CCGR_ARM_AXI_CLK_GATE (1)
#define MXC_CCM_CCGR_DAP_CLK_GATE (2)
#define MXC_CCM_CCGR_CTM_CLK_GATE (3)
#define MXC_CCM_CCGR_CTI1_CLK_GATE (4)
#define MXC_CCM_CCGR_CTI2_CLK_GATE (5)
#define MXC_CCM_CCGR_CTI3_CLK_GATE (6)
#define MXC_CCM_CCGR_AHB_MUX2_CLK_GATE (7)
#define MXC_CCM_CCGR_ROMCP_CLK_GATE (8)
#define MXC_CCM_CCGR_ROM32K_CLK_GATE (9)
#define MXC_CCM_CCGR_AHB_MAX_CLK_GATE (12)
#define MXC_CCM_CCGR_AIPS_TZ1_CLK_GATE (13)
#define MXC_CCM_CCGR_AIPS_TZ2_CLK_GATE (14)
#define MXC_CCM_CCGR_IIM_CLK_GATE (15)

/* the configuration to enable separate clock in register CCGR0*/
#define MXC_CCM_CCGR_XSPLIT_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS	)
#define MXC_CCM_CCGR_ARM_AXI_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_DAP_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_CTM_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_CTI1_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_CTI2_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_CTI3_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_AHB_MUX2_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_ROMCP_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_ROM32K_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_AHB_MAX_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_AIPS_TZ1_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_AIPS_TZ2_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_IIM_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)

/* The clock index in register CCGR1 */
#define MXC_CCM_CCGR_TMAX1_CLK_GATE (0)
#define MXC_CCM_CCGR_TMAX2_CLK_GATE (1)
#define MXC_CCM_CCGR_TMAX3_CLK_GATE (2)
#define MXC_CCM_CCGR_TMAX4_CLK_GATE (3)
#define MXC_CCM_CCGR_UART1_IPG_CLK_GATE (4)
#define MXC_CCM_CCGR_UART1_PERCLK_GATE (5)
#define MXC_CCM_CCGR_UART2_IPG_CLK_GATE (6)
#define MXC_CCM_CCGR_UART2_PERCLK_GATE (7)
#define MXC_CCM_CCGR_UART3_IPG_CLK_GATE (8)
#define MXC_CCM_CCGR_UART3_PERCLK_GATE (9)
#define MXC_CCM_CCGR_UART4_IPG_CLK_GATE (10)
#define MXC_CCM_CCGR_UART4_PERCLK_GATE (11)
#define MXC_CCM_CCGR_UART5_IPG_CLK_GATE (12)
#define MXC_CCM_CCGR_UART5_PERCLK_GATE (13)
#define MXC_CCM_CCGR_I2C1_CLK_GATE (14)
#define MXC_CCM_CCGR_I2C2_CLK_GATE (15)

/* The configuration to enable separate clock in register CCGR1 */
#define MXC_CCM_CCGR_TMAX1_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_TMAX2_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_TMAX3_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_TMAX4_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_UART1_IPG_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_UART1_PERCLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_UART2_IPG_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_UART2_PERCLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_UART3_IPG_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_UART3_PERCLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_UART4_IPG_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_UART4_PERCLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_UART5_IPG_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_UART5_PERCLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_I2C1_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_I2C2_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)

/* The clock index in register CCGR2 */
#define MXC_CCM_CCGR_I2C3_CLK_GATE (0)
#define MXC_CCM_CCGR_EPIT1_IPG_CLK_GATE (1)
#define MXC_CCM_CCGR_EPIT1_HIGHFREQ_CLK_GATE (2)
#define MXC_CCM_CCGR_EPIT2_IPG_CLK_GATE (3)
#define MXC_CCM_CCGR_EPIT2_HIGHFREQ_CLK_GATE (4)
#define MXC_CCM_CCGR_PWM_IPG_CLK_GATE (5)
#define MXC_CCM_CCGR_PWM_HIGHFREQ_CLK_GATE (6)
#define MXC_CCM_CCGR_GPT_IPG_CLK_GATE (7)
#define MXC_CCM_CCGR_GPT_HIGHFREQ_CLK_GATE (8)
#define MXC_CCM_CCGR_OWIRE_CLK_GATE (9)
#define MXC_CCM_CCGR_FEC_CLK_GATE (10)
#define MXC_CCM_CCGR_USBOH2_IPG_HCLK_GATE (11)
#define MXC_CCM_CCGR_USBOH2_60M_CLK_GATE (12)
#define MXC_CCM_CCGR_ESDHC1_IPG_HCLK_GATE (13)
#define MXC_CCM_CCGR_ESDHC1_PERCLK_GATE (14)
#define MXC_CCM_CCGR_ESDHC2_IPG_HCLK_GATE (15)

/* The configuration to enable separate clock in register CCGR2 */
#define MXC_CCM_CCGR_I2C3_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_EPIT1_IPG_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_EPIT1_HIGHFREQ_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_EPIT2_IPG_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_EPIT2_HIGHFREQ_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_PWM_IPG_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_PWM_HIGHFREQ_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_GPT_IPG_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_GPT_HIGHFREQ_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_OWIRE_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_FEC_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_USBOH2_IPG_HCLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_USBOH2_60M_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_ESDHC1_IPG_HCLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_ESDHC1_PERCLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_ESDHC2_IPG_HCLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)

/* The clock index in register CCGR3 */
#define MXC_CCM_CCGR_ESDHC2_PERCLK_GATE (0)
#define MXC_CCM_CCGR_ESDHC3_IPG_HCLK_GATE (1)
#define MXC_CCM_CCGR_ESDHC3_PERCLK_GATE (2)
#define MXC_CCM_CCGR_MSHC1_IPG_HCLK_GATE (3)
#define MXC_CCM_CCGR_MSHC1_DI_CLK_GATE (4)
#define MXC_CCM_CCGR_MSHC2_IPG_HCLK_GATE (5)
#define MXC_CCM_CCGR_MSHC2_DI_CLK_GATE (6)
#define MXC_CCM_CCGR_SSI1_IPG_CLK_GATE (7)
#define MXC_CCM_CCGR_SSI1_SSI_CLK_GATE (8)
#define MXC_CCM_CCGR_SSI2_IPG_CLK_GATE (9)
#define MXC_CCM_CCGR_SSI2_SSI_CLK_GATE (10)
#define MXC_CCM_CCGR_SSI_EXT1_CLK_GATE (11)
#define MXC_CCM_CCGR_SSI_EXT2_CLK_GATE (12)
#define MXC_CCM_CCGR_MARC_CLK_GATE (13)
#define MXC_CCM_CCGR_PATA_CLK_GATE (14)
#define MXC_CCM_CCGR_SIM_CLK_GATE (15)

/* The configuration to enable separate clock in register CCGR3 */
#define MXC_CCM_CCGR_ESDHC2_PERCLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_ESDHC3_IPG_HCLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_ESDHC3_PERCLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_MSHC1_IPG_HCLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_MSHC1_DI_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_MSHC2_IPG_HCLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_MSHC2_DI_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_SSI1_IPG_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_SSI1_SSI_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_SSI2_IPG_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_SSI2_SSI_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_SSI_EXT1_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_SSI_EXT2_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_MARC_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_PATA_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_SIM_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)

/* The clock index in register CCGR4 */
#define MXC_CCM_CCGR_HSC1_CLK_GATE (0)
#define MXC_CCM_CCGR_HSC_ESC_CLK_GATE (1)
#define MXC_CCM_CCGR_HSC2_CLK_GATE (2)
#define MXC_CCM_CCGR_HSC_HSP_CLK_GATE (3)
#define MXC_CCM_CCGR_SAHARA_CLK_GATE (4)
#define MXC_CCM_CCGR_RTIC_CLK_GATE (5)
#define MXC_CCM_CCGR_SDDC_CLK_GATE (6)
#define MXC_CCM_CCGR_CSPI1_IPG_CLK_GATE (7)
#define MXC_CCM_CCGR_CSPI1_PERCLK_GATE (8)
#define MXC_CCM_CCGR_CSPI2_IPG_CLK_GATE (9)
#define MXC_CCM_CCGR_CSPI2_PERCLK_GATE (10)
#define MXC_CCM_CCGR_CSPI3_IPG_CLK_GATE (11)
#define MXC_CCM_CCGR_CSPI3_PERCLK_GATE (12)
#define MXC_CCM_CCGR_SRTC_CLK_GATE (13)
#define MXC_CCM_CCGR_DI_CLK_GATE (14)
#define MXC_CCM_CCGR_IPU_CLK_GATE (15)

/* The configuration to enable separate clock in register CCGR4 */
#define MXC_CCM_CCGR_HSC1_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_HSC_ESC_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_HSC2_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_HSC_HSP_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_SAHARA_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_RTIC_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_SDDC_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_CSPI1_IPG_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_CSPI1_PERCLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_CSPI2_IPG_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_CSPI2_PERCLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_CSPI3_IPG_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_CSPI3_PERCLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_SRTC_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_DI_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_IPU_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)

/* The clock index in register CCGR5 */
#define MXC_CCM_CCGR_SDMA_CLK_GATE (0)
#define MXC_CCM_CCGR_SPBA_CLK_GATE (1)
#define MXC_CCM_CCGR_CSI_MCLK1_CLK_GATE (2)
#define MXC_CCM_CCGR_CSI_MCLK2_CLK_GATE (3)
#define MXC_CCM_CCGR_AHB_MUX1_CLK_GATE (4)
#define MXC_CCM_CCGR_GPU_CLK_GATE (5)
#define MXC_CCM_CCGR_VPU_CLK_GATE (6)
#define MXC_CCM_CCGR_VPU_SERIAL_CLK_GATE (7)
#define MXC_CCM_CCGR_APU_CLK_GATE (8)
#define MXC_CCM_CCGR_MU_CLK_GATE (9)
#define MXC_CCM_CCGR_EMI_CLK_GATE (11)
#define MXC_CCM_CCGR_EMI_FAST_CLK_GATE (12)
#define MXC_CCM_CCGR_EMI_SLOW_CLK_GATE (13)
#define MXC_CCM_CCGR_EMI_INTR_CLK_GATE (14)
#define MXC_CCM_CCGR_GPC_CLK_GATE (15)

/* The configuration to enable separate clock in register CCGR5 */
#define MXC_CCM_CCGR_SDMA_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_SPBA_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_CSI_MCLK1_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_CSI_MCLK2_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_AHB_MUX1_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_GPU_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_VPU_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_VPU_SERIAL_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_APU_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_MU_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_EMI_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_EMI_FAST_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_EMI_SLOW_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_EMI_INTR_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)
#define MXC_CCM_CCGR_GPC_CLK_EN (MXC_CCM_CCGR_CLK_ON_ALWAYS)

/* Define the bit in register CMEOR */
#define MXC_CCM_CMEOR_EN_OV_HSC_ESC (1<<18)
#define MXC_CCM_CMEOR_EN_OV_HSC_SEC (1<<17)
#define MXC_CCM_CMEOR_EN_OV_HSC_PRIM (1<<16)
#define MXC_CCM_CMEOR_EN_OV_EMI_INTR (1<<15)
#define MXC_CCM_CMEOR_EN_OV_EMI_SLOW (1<<14)
#define MXC_CCM_CMEOR_EN_OV_EMI_FAST (1<<13)
#define MXC_CCM_CMEOR_EN_OV_GPC (1<<12)
#define MXC_CCM_CMEOR_EN_OV_MBX3D (1<<11)
#define MXC_CCM_CMEOR_EN_OV_MBX (1<<10)
#define MXC_CCM_CMEOR_EN_OV_VPU (1<<9)
#define MXC_CCM_CMEOR_EN_OV_DAP (1<<8)
#define MXC_CCM_CMEOR_EN_OV_APU (1<<7)
#define MXC_CCM_CMEOR_EN_OV_EPIT (1<<6)
#define MXC_CCM_CMEOR_EN_OV_GPT (1<<5)
#define MXC_CCM_CMEOR_EN_OV_ESDHC (1<<4)
#define MXC_CCM_CMEOR_EN_OV_IIM (1<<3)
#define MXC_CCM_CMEOR_EN_OV_OWIRE (1<<2)
#define MXC_CCM_CMEOR_EN_OV_SDDC (1<<1)
#define MXC_CCM_CMEOR_EN_OV_SAHARA (1<<0)

#endif				/* __ARCH_ARM_MACH_MX37_CRM_REGS_H__ */
