{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 29 21:31:35 2017 " "Info: Processing started: Tue Aug 29 21:31:35 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SuperMario -c SuperMario --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SuperMario -c SuperMario --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 register mario:inst\|sigY\[1\] register mario_draw:inst1\|mVGA_RGB\[5\] 23.291 ns " "Info: Slack time is 23.291 ns for clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" between source register \"mario:inst\|sigY\[1\]\" and destination register \"mario_draw:inst1\|mVGA_RGB\[5\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "72.75 MHz 13.746 ns " "Info: Fmax is 72.75 MHz (period= 13.746 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "36.814 ns + Largest register register " "Info: + Largest register to register requirement is 36.814 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "37.037 ns + " "Info: + Setup relationship between source and destination is 37.037 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 38.009 ns " "Info: + Latch edge is 38.009 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 37.037 ns 0.972 ns  50 " "Info: Clock period of Destination clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 37.037 ns with  offset of 0.972 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.972 ns " "Info: - Launch edge is 0.972 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 37.037 ns 0.972 ns  50 " "Info: Clock period of Source clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 37.037 ns with  offset of 0.972 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.009 ns + Largest " "Info: + Largest clock skew is -0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 destination 2.610 ns + Shortest register " "Info: + Shortest clock path from clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to destination register is 2.610 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 229 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 229; COMB Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.537 ns) 2.610 ns mario_draw:inst1\|mVGA_RGB\[5\] 3 REG LCFF_X36_Y23_N3 1 " "Info: 3: + IC(0.998 ns) + CELL(0.537 ns) = 2.610 ns; Loc. = LCFF_X36_Y23_N3; Fanout = 1; REG Node = 'mario_draw:inst1\|mVGA_RGB\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl mario_draw:inst1|mVGA_RGB[5] } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.57 % ) " "Info: Total cell delay = 0.537 ns ( 20.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.073 ns ( 79.43 % ) " "Info: Total interconnect delay = 2.073 ns ( 79.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.610 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl mario_draw:inst1|mVGA_RGB[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.610 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} mario_draw:inst1|mVGA_RGB[5] {} } { 0.000ns 1.075ns 0.998ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 source 2.619 ns - Longest register " "Info: - Longest clock path from clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to source register is 2.619 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 229 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 229; COMB Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.537 ns) 2.619 ns mario:inst\|sigY\[1\] 3 REG LCFF_X40_Y23_N21 9 " "Info: 3: + IC(1.007 ns) + CELL(0.537 ns) = 2.619 ns; Loc. = LCFF_X40_Y23_N21; Fanout = 9; REG Node = 'mario:inst\|sigY\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl mario:inst|sigY[1] } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.50 % ) " "Info: Total cell delay = 0.537 ns ( 20.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.082 ns ( 79.50 % ) " "Info: Total interconnect delay = 2.082 ns ( 79.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.619 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl mario:inst|sigY[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.619 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} mario:inst|sigY[1] {} } { 0.000ns 1.075ns 1.007ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.610 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl mario_draw:inst1|mVGA_RGB[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.610 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} mario_draw:inst1|mVGA_RGB[5] {} } { 0.000ns 1.075ns 0.998ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.619 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl mario:inst|sigY[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.619 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} mario:inst|sigY[1] {} } { 0.000ns 1.075ns 1.007ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "mario.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario.vhd" 55 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 135 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.610 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl mario_draw:inst1|mVGA_RGB[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.610 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} mario_draw:inst1|mVGA_RGB[5] {} } { 0.000ns 1.075ns 0.998ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.619 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl mario:inst|sigY[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.619 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} mario:inst|sigY[1] {} } { 0.000ns 1.075ns 1.007ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.523 ns - Longest register register " "Info: - Longest register to register delay is 13.523 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mario:inst\|sigY\[1\] 1 REG LCFF_X40_Y23_N21 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y23_N21; Fanout = 9; REG Node = 'mario:inst\|sigY\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mario:inst|sigY[1] } "NODE_NAME" } } { "mario.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.393 ns) 1.425 ns mario_draw:inst1\|Add1~1 2 COMB LCCOMB_X37_Y21_N2 2 " "Info: 2: + IC(1.032 ns) + CELL(0.393 ns) = 1.425 ns; Loc. = LCCOMB_X37_Y21_N2; Fanout = 2; COMB Node = 'mario_draw:inst1\|Add1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.425 ns" { mario:inst|sigY[1] mario_draw:inst1|Add1~1 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.496 ns mario_draw:inst1\|Add1~3 3 COMB LCCOMB_X37_Y21_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.496 ns; Loc. = LCCOMB_X37_Y21_N4; Fanout = 2; COMB Node = 'mario_draw:inst1\|Add1~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { mario_draw:inst1|Add1~1 mario_draw:inst1|Add1~3 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.567 ns mario_draw:inst1\|Add1~5 4 COMB LCCOMB_X37_Y21_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.567 ns; Loc. = LCCOMB_X37_Y21_N6; Fanout = 2; COMB Node = 'mario_draw:inst1\|Add1~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { mario_draw:inst1|Add1~3 mario_draw:inst1|Add1~5 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.638 ns mario_draw:inst1\|Add1~7 5 COMB LCCOMB_X37_Y21_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.638 ns; Loc. = LCCOMB_X37_Y21_N8; Fanout = 2; COMB Node = 'mario_draw:inst1\|Add1~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { mario_draw:inst1|Add1~5 mario_draw:inst1|Add1~7 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.709 ns mario_draw:inst1\|Add1~9 6 COMB LCCOMB_X37_Y21_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.709 ns; Loc. = LCCOMB_X37_Y21_N10; Fanout = 2; COMB Node = 'mario_draw:inst1\|Add1~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { mario_draw:inst1|Add1~7 mario_draw:inst1|Add1~9 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.780 ns mario_draw:inst1\|Add1~11 7 COMB LCCOMB_X37_Y21_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.780 ns; Loc. = LCCOMB_X37_Y21_N12; Fanout = 2; COMB Node = 'mario_draw:inst1\|Add1~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { mario_draw:inst1|Add1~9 mario_draw:inst1|Add1~11 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.939 ns mario_draw:inst1\|Add1~13 8 COMB LCCOMB_X37_Y21_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 1.939 ns; Loc. = LCCOMB_X37_Y21_N14; Fanout = 2; COMB Node = 'mario_draw:inst1\|Add1~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { mario_draw:inst1|Add1~11 mario_draw:inst1|Add1~13 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.010 ns mario_draw:inst1\|Add1~15 9 COMB LCCOMB_X37_Y21_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 2.010 ns; Loc. = LCCOMB_X37_Y21_N16; Fanout = 2; COMB Node = 'mario_draw:inst1\|Add1~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { mario_draw:inst1|Add1~13 mario_draw:inst1|Add1~15 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.081 ns mario_draw:inst1\|Add1~17 10 COMB LCCOMB_X37_Y21_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 2.081 ns; Loc. = LCCOMB_X37_Y21_N18; Fanout = 2; COMB Node = 'mario_draw:inst1\|Add1~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { mario_draw:inst1|Add1~15 mario_draw:inst1|Add1~17 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.152 ns mario_draw:inst1\|Add1~19 11 COMB LCCOMB_X37_Y21_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 2.152 ns; Loc. = LCCOMB_X37_Y21_N20; Fanout = 2; COMB Node = 'mario_draw:inst1\|Add1~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { mario_draw:inst1|Add1~17 mario_draw:inst1|Add1~19 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.223 ns mario_draw:inst1\|Add1~21 12 COMB LCCOMB_X37_Y21_N22 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 2.223 ns; Loc. = LCCOMB_X37_Y21_N22; Fanout = 2; COMB Node = 'mario_draw:inst1\|Add1~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { mario_draw:inst1|Add1~19 mario_draw:inst1|Add1~21 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.294 ns mario_draw:inst1\|Add1~23 13 COMB LCCOMB_X37_Y21_N24 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 2.294 ns; Loc. = LCCOMB_X37_Y21_N24; Fanout = 2; COMB Node = 'mario_draw:inst1\|Add1~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { mario_draw:inst1|Add1~21 mario_draw:inst1|Add1~23 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.365 ns mario_draw:inst1\|Add1~25 14 COMB LCCOMB_X37_Y21_N26 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 2.365 ns; Loc. = LCCOMB_X37_Y21_N26; Fanout = 2; COMB Node = 'mario_draw:inst1\|Add1~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { mario_draw:inst1|Add1~23 mario_draw:inst1|Add1~25 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.436 ns mario_draw:inst1\|Add1~27 15 COMB LCCOMB_X37_Y21_N28 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 2.436 ns; Loc. = LCCOMB_X37_Y21_N28; Fanout = 2; COMB Node = 'mario_draw:inst1\|Add1~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { mario_draw:inst1|Add1~25 mario_draw:inst1|Add1~27 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 2.582 ns mario_draw:inst1\|Add1~29 16 COMB LCCOMB_X37_Y21_N30 2 " "Info: 16: + IC(0.000 ns) + CELL(0.146 ns) = 2.582 ns; Loc. = LCCOMB_X37_Y21_N30; Fanout = 2; COMB Node = 'mario_draw:inst1\|Add1~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { mario_draw:inst1|Add1~27 mario_draw:inst1|Add1~29 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.653 ns mario_draw:inst1\|Add1~31 17 COMB LCCOMB_X37_Y20_N0 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 2.653 ns; Loc. = LCCOMB_X37_Y20_N0; Fanout = 2; COMB Node = 'mario_draw:inst1\|Add1~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { mario_draw:inst1|Add1~29 mario_draw:inst1|Add1~31 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.724 ns mario_draw:inst1\|Add1~33 18 COMB LCCOMB_X37_Y20_N2 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.724 ns; Loc. = LCCOMB_X37_Y20_N2; Fanout = 2; COMB Node = 'mario_draw:inst1\|Add1~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { mario_draw:inst1|Add1~31 mario_draw:inst1|Add1~33 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.795 ns mario_draw:inst1\|Add1~35 19 COMB LCCOMB_X37_Y20_N4 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.795 ns; Loc. = LCCOMB_X37_Y20_N4; Fanout = 2; COMB Node = 'mario_draw:inst1\|Add1~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { mario_draw:inst1|Add1~33 mario_draw:inst1|Add1~35 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.866 ns mario_draw:inst1\|Add1~37 20 COMB LCCOMB_X37_Y20_N6 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.866 ns; Loc. = LCCOMB_X37_Y20_N6; Fanout = 2; COMB Node = 'mario_draw:inst1\|Add1~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { mario_draw:inst1|Add1~35 mario_draw:inst1|Add1~37 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.937 ns mario_draw:inst1\|Add1~39 21 COMB LCCOMB_X37_Y20_N8 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.937 ns; Loc. = LCCOMB_X37_Y20_N8; Fanout = 2; COMB Node = 'mario_draw:inst1\|Add1~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { mario_draw:inst1|Add1~37 mario_draw:inst1|Add1~39 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.008 ns mario_draw:inst1\|Add1~41 22 COMB LCCOMB_X37_Y20_N10 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 3.008 ns; Loc. = LCCOMB_X37_Y20_N10; Fanout = 2; COMB Node = 'mario_draw:inst1\|Add1~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { mario_draw:inst1|Add1~39 mario_draw:inst1|Add1~41 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.079 ns mario_draw:inst1\|Add1~43 23 COMB LCCOMB_X37_Y20_N12 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 3.079 ns; Loc. = LCCOMB_X37_Y20_N12; Fanout = 2; COMB Node = 'mario_draw:inst1\|Add1~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { mario_draw:inst1|Add1~41 mario_draw:inst1|Add1~43 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 3.238 ns mario_draw:inst1\|Add1~45 24 COMB LCCOMB_X37_Y20_N14 2 " "Info: 24: + IC(0.000 ns) + CELL(0.159 ns) = 3.238 ns; Loc. = LCCOMB_X37_Y20_N14; Fanout = 2; COMB Node = 'mario_draw:inst1\|Add1~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { mario_draw:inst1|Add1~43 mario_draw:inst1|Add1~45 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.309 ns mario_draw:inst1\|Add1~47 25 COMB LCCOMB_X37_Y20_N16 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 3.309 ns; Loc. = LCCOMB_X37_Y20_N16; Fanout = 2; COMB Node = 'mario_draw:inst1\|Add1~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { mario_draw:inst1|Add1~45 mario_draw:inst1|Add1~47 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.380 ns mario_draw:inst1\|Add1~49 26 COMB LCCOMB_X37_Y20_N18 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 3.380 ns; Loc. = LCCOMB_X37_Y20_N18; Fanout = 2; COMB Node = 'mario_draw:inst1\|Add1~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { mario_draw:inst1|Add1~47 mario_draw:inst1|Add1~49 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.451 ns mario_draw:inst1\|Add1~51 27 COMB LCCOMB_X37_Y20_N20 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 3.451 ns; Loc. = LCCOMB_X37_Y20_N20; Fanout = 2; COMB Node = 'mario_draw:inst1\|Add1~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { mario_draw:inst1|Add1~49 mario_draw:inst1|Add1~51 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.861 ns mario_draw:inst1\|Add1~52 28 COMB LCCOMB_X37_Y20_N22 1 " "Info: 28: + IC(0.000 ns) + CELL(0.410 ns) = 3.861 ns; Loc. = LCCOMB_X37_Y20_N22; Fanout = 1; COMB Node = 'mario_draw:inst1\|Add1~52'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { mario_draw:inst1|Add1~51 mario_draw:inst1|Add1~52 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.438 ns) 5.254 ns mario_draw:inst1\|LessThan3~25 29 COMB LCCOMB_X34_Y21_N8 2 " "Info: 29: + IC(0.955 ns) + CELL(0.438 ns) = 5.254 ns; Loc. = LCCOMB_X34_Y21_N8; Fanout = 2; COMB Node = 'mario_draw:inst1\|LessThan3~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.393 ns" { mario_draw:inst1|Add1~52 mario_draw:inst1|LessThan3~25 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.242 ns) 5.766 ns mario_draw:inst1\|LessThan3~27 30 COMB LCCOMB_X34_Y21_N30 32 " "Info: 30: + IC(0.270 ns) + CELL(0.242 ns) = 5.766 ns; Loc. = LCCOMB_X34_Y21_N30; Fanout = 32; COMB Node = 'mario_draw:inst1\|LessThan3~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.512 ns" { mario_draw:inst1|LessThan3~25 mario_draw:inst1|LessThan3~27 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 125 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.437 ns) 6.940 ns mario_draw:inst1\|bCoord_X\[1\]~1 31 COMB LCCOMB_X38_Y21_N30 106 " "Info: 31: + IC(0.737 ns) + CELL(0.437 ns) = 6.940 ns; Loc. = LCCOMB_X38_Y21_N30; Fanout = 106; COMB Node = 'mario_draw:inst1\|bCoord_X\[1\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.174 ns" { mario_draw:inst1|LessThan3~27 mario_draw:inst1|bCoord_X[1]~1 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.802 ns) + CELL(0.438 ns) 8.180 ns mario_draw:inst1\|Mux3~3 32 COMB LCCOMB_X37_Y22_N22 1 " "Info: 32: + IC(0.802 ns) + CELL(0.438 ns) = 8.180 ns; Loc. = LCCOMB_X37_Y22_N22; Fanout = 1; COMB Node = 'mario_draw:inst1\|Mux3~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.240 ns" { mario_draw:inst1|bCoord_X[1]~1 mario_draw:inst1|Mux3~3 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.393 ns) 9.559 ns mario_draw:inst1\|Mux3~4 33 COMB LCCOMB_X36_Y21_N6 1 " "Info: 33: + IC(0.986 ns) + CELL(0.393 ns) = 9.559 ns; Loc. = LCCOMB_X36_Y21_N6; Fanout = 1; COMB Node = 'mario_draw:inst1\|Mux3~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.379 ns" { mario_draw:inst1|Mux3~3 mario_draw:inst1|Mux3~4 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.413 ns) 10.240 ns mario_draw:inst1\|Mux118~97 34 COMB LCCOMB_X36_Y21_N30 1 " "Info: 34: + IC(0.268 ns) + CELL(0.413 ns) = 10.240 ns; Loc. = LCCOMB_X36_Y21_N30; Fanout = 1; COMB Node = 'mario_draw:inst1\|Mux118~97'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.681 ns" { mario_draw:inst1|Mux3~4 mario_draw:inst1|Mux118~97 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.420 ns) 10.909 ns mario_draw:inst1\|Mux118~98 35 COMB LCCOMB_X36_Y21_N4 1 " "Info: 35: + IC(0.249 ns) + CELL(0.420 ns) = 10.909 ns; Loc. = LCCOMB_X36_Y21_N4; Fanout = 1; COMB Node = 'mario_draw:inst1\|Mux118~98'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.669 ns" { mario_draw:inst1|Mux118~97 mario_draw:inst1|Mux118~98 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.735 ns) + CELL(0.420 ns) 12.064 ns mario_draw:inst1\|Mux118~101 36 COMB LCCOMB_X36_Y23_N24 1 " "Info: 36: + IC(0.735 ns) + CELL(0.420 ns) = 12.064 ns; Loc. = LCCOMB_X36_Y23_N24; Fanout = 1; COMB Node = 'mario_draw:inst1\|Mux118~101'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.155 ns" { mario_draw:inst1|Mux118~98 mario_draw:inst1|Mux118~101 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.438 ns) 12.769 ns mario_draw:inst1\|Mux114~0 37 COMB LCCOMB_X36_Y23_N18 1 " "Info: 37: + IC(0.267 ns) + CELL(0.438 ns) = 12.769 ns; Loc. = LCCOMB_X36_Y23_N18; Fanout = 1; COMB Node = 'mario_draw:inst1\|Mux114~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { mario_draw:inst1|Mux118~101 mario_draw:inst1|Mux114~0 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.419 ns) 13.439 ns mario_draw:inst1\|Mux114~1 38 COMB LCCOMB_X36_Y23_N2 1 " "Info: 38: + IC(0.251 ns) + CELL(0.419 ns) = 13.439 ns; Loc. = LCCOMB_X36_Y23_N2; Fanout = 1; COMB Node = 'mario_draw:inst1\|Mux114~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.670 ns" { mario_draw:inst1|Mux114~0 mario_draw:inst1|Mux114~1 } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 13.523 ns mario_draw:inst1\|mVGA_RGB\[5\] 39 REG LCFF_X36_Y23_N3 1 " "Info: 39: + IC(0.000 ns) + CELL(0.084 ns) = 13.523 ns; Loc. = LCFF_X36_Y23_N3; Fanout = 1; REG Node = 'mario_draw:inst1\|mVGA_RGB\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { mario_draw:inst1|Mux114~1 mario_draw:inst1|mVGA_RGB[5] } "NODE_NAME" } } { "mario_draw.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/mario_draw.vhd" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.971 ns ( 51.55 % ) " "Info: Total cell delay = 6.971 ns ( 51.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.552 ns ( 48.45 % ) " "Info: Total interconnect delay = 6.552 ns ( 48.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.523 ns" { mario:inst|sigY[1] mario_draw:inst1|Add1~1 mario_draw:inst1|Add1~3 mario_draw:inst1|Add1~5 mario_draw:inst1|Add1~7 mario_draw:inst1|Add1~9 mario_draw:inst1|Add1~11 mario_draw:inst1|Add1~13 mario_draw:inst1|Add1~15 mario_draw:inst1|Add1~17 mario_draw:inst1|Add1~19 mario_draw:inst1|Add1~21 mario_draw:inst1|Add1~23 mario_draw:inst1|Add1~25 mario_draw:inst1|Add1~27 mario_draw:inst1|Add1~29 mario_draw:inst1|Add1~31 mario_draw:inst1|Add1~33 mario_draw:inst1|Add1~35 mario_draw:inst1|Add1~37 mario_draw:inst1|Add1~39 mario_draw:inst1|Add1~41 mario_draw:inst1|Add1~43 mario_draw:inst1|Add1~45 mario_draw:inst1|Add1~47 mario_draw:inst1|Add1~49 mario_draw:inst1|Add1~51 mario_draw:inst1|Add1~52 mario_draw:inst1|LessThan3~25 mario_draw:inst1|LessThan3~27 mario_draw:inst1|bCoord_X[1]~1 mario_draw:inst1|Mux3~3 mario_draw:inst1|Mux3~4 mario_draw:inst1|Mux118~97 mario_draw:inst1|Mux118~98 mario_draw:inst1|Mux118~101 mario_draw:inst1|Mux114~0 mario_draw:inst1|Mux114~1 mario_draw:inst1|mVGA_RGB[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.523 ns" { mario:inst|sigY[1] {} mario_draw:inst1|Add1~1 {} mario_draw:inst1|Add1~3 {} mario_draw:inst1|Add1~5 {} mario_draw:inst1|Add1~7 {} mario_draw:inst1|Add1~9 {} mario_draw:inst1|Add1~11 {} mario_draw:inst1|Add1~13 {} mario_draw:inst1|Add1~15 {} mario_draw:inst1|Add1~17 {} mario_draw:inst1|Add1~19 {} mario_draw:inst1|Add1~21 {} mario_draw:inst1|Add1~23 {} mario_draw:inst1|Add1~25 {} mario_draw:inst1|Add1~27 {} mario_draw:inst1|Add1~29 {} mario_draw:inst1|Add1~31 {} mario_draw:inst1|Add1~33 {} mario_draw:inst1|Add1~35 {} mario_draw:inst1|Add1~37 {} mario_draw:inst1|Add1~39 {} mario_draw:inst1|Add1~41 {} mario_draw:inst1|Add1~43 {} mario_draw:inst1|Add1~45 {} mario_draw:inst1|Add1~47 {} mario_draw:inst1|Add1~49 {} mario_draw:inst1|Add1~51 {} mario_draw:inst1|Add1~52 {} mario_draw:inst1|LessThan3~25 {} mario_draw:inst1|LessThan3~27 {} mario_draw:inst1|bCoord_X[1]~1 {} mario_draw:inst1|Mux3~3 {} mario_draw:inst1|Mux3~4 {} mario_draw:inst1|Mux118~97 {} mario_draw:inst1|Mux118~98 {} mario_draw:inst1|Mux118~101 {} mario_draw:inst1|Mux114~0 {} mario_draw:inst1|Mux114~1 {} mario_draw:inst1|mVGA_RGB[5] {} } { 0.000ns 1.032ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.955ns 0.270ns 0.737ns 0.802ns 0.986ns 0.268ns 0.249ns 0.735ns 0.267ns 0.251ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.242ns 0.437ns 0.438ns 0.393ns 0.413ns 0.420ns 0.420ns 0.438ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.610 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl mario_draw:inst1|mVGA_RGB[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.610 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} mario_draw:inst1|mVGA_RGB[5] {} } { 0.000ns 1.075ns 0.998ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.619 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl mario:inst|sigY[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.619 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} mario:inst|sigY[1] {} } { 0.000ns 1.075ns 1.007ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.523 ns" { mario:inst|sigY[1] mario_draw:inst1|Add1~1 mario_draw:inst1|Add1~3 mario_draw:inst1|Add1~5 mario_draw:inst1|Add1~7 mario_draw:inst1|Add1~9 mario_draw:inst1|Add1~11 mario_draw:inst1|Add1~13 mario_draw:inst1|Add1~15 mario_draw:inst1|Add1~17 mario_draw:inst1|Add1~19 mario_draw:inst1|Add1~21 mario_draw:inst1|Add1~23 mario_draw:inst1|Add1~25 mario_draw:inst1|Add1~27 mario_draw:inst1|Add1~29 mario_draw:inst1|Add1~31 mario_draw:inst1|Add1~33 mario_draw:inst1|Add1~35 mario_draw:inst1|Add1~37 mario_draw:inst1|Add1~39 mario_draw:inst1|Add1~41 mario_draw:inst1|Add1~43 mario_draw:inst1|Add1~45 mario_draw:inst1|Add1~47 mario_draw:inst1|Add1~49 mario_draw:inst1|Add1~51 mario_draw:inst1|Add1~52 mario_draw:inst1|LessThan3~25 mario_draw:inst1|LessThan3~27 mario_draw:inst1|bCoord_X[1]~1 mario_draw:inst1|Mux3~3 mario_draw:inst1|Mux3~4 mario_draw:inst1|Mux118~97 mario_draw:inst1|Mux118~98 mario_draw:inst1|Mux118~101 mario_draw:inst1|Mux114~0 mario_draw:inst1|Mux114~1 mario_draw:inst1|mVGA_RGB[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.523 ns" { mario:inst|sigY[1] {} mario_draw:inst1|Add1~1 {} mario_draw:inst1|Add1~3 {} mario_draw:inst1|Add1~5 {} mario_draw:inst1|Add1~7 {} mario_draw:inst1|Add1~9 {} mario_draw:inst1|Add1~11 {} mario_draw:inst1|Add1~13 {} mario_draw:inst1|Add1~15 {} mario_draw:inst1|Add1~17 {} mario_draw:inst1|Add1~19 {} mario_draw:inst1|Add1~21 {} mario_draw:inst1|Add1~23 {} mario_draw:inst1|Add1~25 {} mario_draw:inst1|Add1~27 {} mario_draw:inst1|Add1~29 {} mario_draw:inst1|Add1~31 {} mario_draw:inst1|Add1~33 {} mario_draw:inst1|Add1~35 {} mario_draw:inst1|Add1~37 {} mario_draw:inst1|Add1~39 {} mario_draw:inst1|Add1~41 {} mario_draw:inst1|Add1~43 {} mario_draw:inst1|Add1~45 {} mario_draw:inst1|Add1~47 {} mario_draw:inst1|Add1~49 {} mario_draw:inst1|Add1~51 {} mario_draw:inst1|Add1~52 {} mario_draw:inst1|LessThan3~25 {} mario_draw:inst1|LessThan3~27 {} mario_draw:inst1|bCoord_X[1]~1 {} mario_draw:inst1|Mux3~3 {} mario_draw:inst1|Mux3~4 {} mario_draw:inst1|Mux118~97 {} mario_draw:inst1|Mux118~98 {} mario_draw:inst1|Mux118~101 {} mario_draw:inst1|Mux114~0 {} mario_draw:inst1|Mux114~1 {} mario_draw:inst1|mVGA_RGB[5] {} } { 0.000ns 1.032ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.955ns 0.270ns 0.737ns 0.802ns 0.986ns 0.268ns 0.249ns 0.735ns 0.267ns 0.251ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.242ns 0.437ns 0.438ns 0.393ns 0.413ns 0.420ns 0.420ns 0.438ns 0.419ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_27 register misc:inst5\|Reset_Delay:r0\|Cont\[4\] register misc:inst5\|Reset_Delay:r0\|Cont\[3\] 32.99 ns " "Info: Slack time is 32.99 ns for clock \"CLOCK_27\" between source register \"misc:inst5\|Reset_Delay:r0\|Cont\[4\]\" and destination register \"misc:inst5\|Reset_Delay:r0\|Cont\[3\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "247.1 MHz 4.047 ns " "Info: Fmax is 247.1 MHz (period= 4.047 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "36.823 ns + Largest register register " "Info: + Largest register to register requirement is 36.823 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "37.037 ns + " "Info: + Setup relationship between source and destination is 37.037 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 37.037 ns " "Info: + Latch edge is 37.037 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_27 37.037 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_27\" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_27 37.037 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_27\" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 destination 2.644 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_27\" to destination register is 2.644 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 344 680 848 360 "CLOCK_27" "" } { 336 848 913 352 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns CLOCK_27~clkctrl 2 COMB CLKCTRL_G9 21 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G9; Fanout = 21; COMB Node = 'CLOCK_27~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { CLOCK_27 CLOCK_27~clkctrl } "NODE_NAME" } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 344 680 848 360 "CLOCK_27" "" } { 336 848 913 352 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 2.644 ns misc:inst5\|Reset_Delay:r0\|Cont\[3\] 3 REG LCFF_X12_Y22_N19 3 " "Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.644 ns; Loc. = LCFF_X12_Y22_N19; Fanout = 3; REG Node = 'misc:inst5\|Reset_Delay:r0\|Cont\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[3] } "NODE_NAME" } } { "From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.34 % ) " "Info: Total cell delay = 1.516 ns ( 57.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.128 ns ( 42.66 % ) " "Info: Total interconnect delay = 1.128 ns ( 42.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.644 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst5|Reset_Delay:r0|Cont[3] {} } { 0.000ns 0.000ns 0.113ns 1.015ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 source 2.644 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_27\" to source register is 2.644 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 344 680 848 360 "CLOCK_27" "" } { 336 848 913 352 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns CLOCK_27~clkctrl 2 COMB CLKCTRL_G9 21 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G9; Fanout = 21; COMB Node = 'CLOCK_27~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { CLOCK_27 CLOCK_27~clkctrl } "NODE_NAME" } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 344 680 848 360 "CLOCK_27" "" } { 336 848 913 352 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 2.644 ns misc:inst5\|Reset_Delay:r0\|Cont\[4\] 3 REG LCFF_X12_Y22_N21 3 " "Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.644 ns; Loc. = LCFF_X12_Y22_N21; Fanout = 3; REG Node = 'misc:inst5\|Reset_Delay:r0\|Cont\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[4] } "NODE_NAME" } } { "From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.34 % ) " "Info: Total cell delay = 1.516 ns ( 57.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.128 ns ( 42.66 % ) " "Info: Total interconnect delay = 1.128 ns ( 42.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.644 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst5|Reset_Delay:r0|Cont[4] {} } { 0.000ns 0.000ns 0.113ns 1.015ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.644 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst5|Reset_Delay:r0|Cont[3] {} } { 0.000ns 0.000ns 0.113ns 1.015ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.644 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst5|Reset_Delay:r0|Cont[4] {} } { 0.000ns 0.000ns 0.113ns 1.015ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.644 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst5|Reset_Delay:r0|Cont[3] {} } { 0.000ns 0.000ns 0.113ns 1.015ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.644 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst5|Reset_Delay:r0|Cont[4] {} } { 0.000ns 0.000ns 0.113ns 1.015ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.833 ns - Longest register register " "Info: - Longest register to register delay is 3.833 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst5\|Reset_Delay:r0\|Cont\[4\] 1 REG LCFF_X12_Y22_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y22_N21; Fanout = 3; REG Node = 'misc:inst5\|Reset_Delay:r0\|Cont\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { misc:inst5|Reset_Delay:r0|Cont[4] } "NODE_NAME" } } { "From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.345 ns) + CELL(0.413 ns) 0.758 ns misc:inst5\|Reset_Delay:r0\|Equal0~2 2 COMB LCCOMB_X12_Y22_N6 1 " "Info: 2: + IC(0.345 ns) + CELL(0.413 ns) = 0.758 ns; Loc. = LCCOMB_X12_Y22_N6; Fanout = 1; COMB Node = 'misc:inst5\|Reset_Delay:r0\|Equal0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.758 ns" { misc:inst5|Reset_Delay:r0|Cont[4] misc:inst5|Reset_Delay:r0|Equal0~2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.728 ns) + CELL(0.410 ns) 1.896 ns misc:inst5\|Reset_Delay:r0\|Equal0~5 3 COMB LCCOMB_X12_Y21_N20 2 " "Info: 3: + IC(0.728 ns) + CELL(0.410 ns) = 1.896 ns; Loc. = LCCOMB_X12_Y21_N20; Fanout = 2; COMB Node = 'misc:inst5\|Reset_Delay:r0\|Equal0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.138 ns" { misc:inst5|Reset_Delay:r0|Equal0~2 misc:inst5|Reset_Delay:r0|Equal0~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.275 ns) 2.430 ns misc:inst5\|Reset_Delay:r0\|Equal0~6 4 COMB LCCOMB_X12_Y21_N30 20 " "Info: 4: + IC(0.259 ns) + CELL(0.275 ns) = 2.430 ns; Loc. = LCCOMB_X12_Y21_N30; Fanout = 20; COMB Node = 'misc:inst5\|Reset_Delay:r0\|Equal0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { misc:inst5|Reset_Delay:r0|Equal0~5 misc:inst5|Reset_Delay:r0|Equal0~6 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.660 ns) 3.833 ns misc:inst5\|Reset_Delay:r0\|Cont\[3\] 5 REG LCFF_X12_Y22_N19 3 " "Info: 5: + IC(0.743 ns) + CELL(0.660 ns) = 3.833 ns; Loc. = LCFF_X12_Y22_N19; Fanout = 3; REG Node = 'misc:inst5\|Reset_Delay:r0\|Cont\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { misc:inst5|Reset_Delay:r0|Equal0~6 misc:inst5|Reset_Delay:r0|Cont[3] } "NODE_NAME" } } { "From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.758 ns ( 45.86 % ) " "Info: Total cell delay = 1.758 ns ( 45.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.075 ns ( 54.14 % ) " "Info: Total interconnect delay = 2.075 ns ( 54.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.833 ns" { misc:inst5|Reset_Delay:r0|Cont[4] misc:inst5|Reset_Delay:r0|Equal0~2 misc:inst5|Reset_Delay:r0|Equal0~5 misc:inst5|Reset_Delay:r0|Equal0~6 misc:inst5|Reset_Delay:r0|Cont[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.833 ns" { misc:inst5|Reset_Delay:r0|Cont[4] {} misc:inst5|Reset_Delay:r0|Equal0~2 {} misc:inst5|Reset_Delay:r0|Equal0~5 {} misc:inst5|Reset_Delay:r0|Equal0~6 {} misc:inst5|Reset_Delay:r0|Cont[3] {} } { 0.000ns 0.345ns 0.728ns 0.259ns 0.743ns } { 0.000ns 0.413ns 0.410ns 0.275ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.644 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst5|Reset_Delay:r0|Cont[3] {} } { 0.000ns 0.000ns 0.113ns 1.015ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.644 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst5|Reset_Delay:r0|Cont[4] {} } { 0.000ns 0.000ns 0.113ns 1.015ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.833 ns" { misc:inst5|Reset_Delay:r0|Cont[4] misc:inst5|Reset_Delay:r0|Equal0~2 misc:inst5|Reset_Delay:r0|Equal0~5 misc:inst5|Reset_Delay:r0|Equal0~6 misc:inst5|Reset_Delay:r0|Cont[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.833 ns" { misc:inst5|Reset_Delay:r0|Cont[4] {} misc:inst5|Reset_Delay:r0|Equal0~2 {} misc:inst5|Reset_Delay:r0|Equal0~5 {} misc:inst5|Reset_Delay:r0|Equal0~6 {} misc:inst5|Reset_Delay:r0|Cont[3] {} } { 0.000ns 0.345ns 0.728ns 0.259ns 0.743ns } { 0.000ns 0.413ns 0.410ns 0.275ns 0.660ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 register VGA_Controller:inst6\|oVGA_V_SYNC_t register VGA_Controller:inst6\|oVGA_V_SYNC_t 391 ps " "Info: Minimum slack time is 391 ps for clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" between source register \"VGA_Controller:inst6\|oVGA_V_SYNC_t\" and destination register \"VGA_Controller:inst6\|oVGA_V_SYNC_t\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Controller:inst6\|oVGA_V_SYNC_t 1 REG LCFF_X41_Y19_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y19_N1; Fanout = 3; REG Node = 'VGA_Controller:inst6\|oVGA_V_SYNC_t'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Controller:inst6|oVGA_V_SYNC_t } "NODE_NAME" } } { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/VGA_Controller.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns VGA_Controller:inst6\|oVGA_V_SYNC_t~0 2 COMB LCCOMB_X41_Y19_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X41_Y19_N0; Fanout = 1; COMB Node = 'VGA_Controller:inst6\|oVGA_V_SYNC_t~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { VGA_Controller:inst6|oVGA_V_SYNC_t VGA_Controller:inst6|oVGA_V_SYNC_t~0 } "NODE_NAME" } } { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/VGA_Controller.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns VGA_Controller:inst6\|oVGA_V_SYNC_t 3 REG LCFF_X41_Y19_N1 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X41_Y19_N1; Fanout = 3; REG Node = 'VGA_Controller:inst6\|oVGA_V_SYNC_t'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { VGA_Controller:inst6|oVGA_V_SYNC_t~0 VGA_Controller:inst6|oVGA_V_SYNC_t } "NODE_NAME" } } { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/VGA_Controller.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { VGA_Controller:inst6|oVGA_V_SYNC_t VGA_Controller:inst6|oVGA_V_SYNC_t~0 VGA_Controller:inst6|oVGA_V_SYNC_t } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { VGA_Controller:inst6|oVGA_V_SYNC_t {} VGA_Controller:inst6|oVGA_V_SYNC_t~0 {} VGA_Controller:inst6|oVGA_V_SYNC_t {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.972 ns " "Info: + Latch edge is 0.972 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 37.037 ns 0.972 ns  50 " "Info: Clock period of Destination clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 37.037 ns with  offset of 0.972 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.972 ns " "Info: - Launch edge is 0.972 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 37.037 ns 0.972 ns  50 " "Info: Clock period of Source clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 37.037 ns with  offset of 0.972 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 destination 2.631 ns + Longest register " "Info: + Longest clock path from clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to destination register is 2.631 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 229 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 229; COMB Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 2.631 ns VGA_Controller:inst6\|oVGA_V_SYNC_t 3 REG LCFF_X41_Y19_N1 3 " "Info: 3: + IC(1.019 ns) + CELL(0.537 ns) = 2.631 ns; Loc. = LCFF_X41_Y19_N1; Fanout = 3; REG Node = 'VGA_Controller:inst6\|oVGA_V_SYNC_t'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst6|oVGA_V_SYNC_t } "NODE_NAME" } } { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/VGA_Controller.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.41 % ) " "Info: Total cell delay = 0.537 ns ( 20.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.094 ns ( 79.59 % ) " "Info: Total interconnect delay = 2.094 ns ( 79.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst6|oVGA_V_SYNC_t } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:inst6|oVGA_V_SYNC_t {} } { 0.000ns 1.075ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 source 2.631 ns - Shortest register " "Info: - Shortest clock path from clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to source register is 2.631 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 229 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 229; COMB Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 2.631 ns VGA_Controller:inst6\|oVGA_V_SYNC_t 3 REG LCFF_X41_Y19_N1 3 " "Info: 3: + IC(1.019 ns) + CELL(0.537 ns) = 2.631 ns; Loc. = LCFF_X41_Y19_N1; Fanout = 3; REG Node = 'VGA_Controller:inst6\|oVGA_V_SYNC_t'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst6|oVGA_V_SYNC_t } "NODE_NAME" } } { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/VGA_Controller.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.41 % ) " "Info: Total cell delay = 0.537 ns ( 20.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.094 ns ( 79.59 % ) " "Info: Total interconnect delay = 2.094 ns ( 79.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst6|oVGA_V_SYNC_t } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:inst6|oVGA_V_SYNC_t {} } { 0.000ns 1.075ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst6|oVGA_V_SYNC_t } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:inst6|oVGA_V_SYNC_t {} } { 0.000ns 1.075ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:inst6|oVGA_V_SYNC_t {} } { 0.000ns 1.075ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/VGA_Controller.vhd" 213 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/VGA_Controller.vhd" 213 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst6|oVGA_V_SYNC_t } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:inst6|oVGA_V_SYNC_t {} } { 0.000ns 1.075ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:inst6|oVGA_V_SYNC_t {} } { 0.000ns 1.075ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { VGA_Controller:inst6|oVGA_V_SYNC_t VGA_Controller:inst6|oVGA_V_SYNC_t~0 VGA_Controller:inst6|oVGA_V_SYNC_t } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { VGA_Controller:inst6|oVGA_V_SYNC_t {} VGA_Controller:inst6|oVGA_V_SYNC_t~0 {} VGA_Controller:inst6|oVGA_V_SYNC_t {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst6|oVGA_V_SYNC_t } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:inst6|oVGA_V_SYNC_t {} } { 0.000ns 1.075ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:inst6|oVGA_V_SYNC_t {} } { 0.000ns 1.075ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_27 register misc:inst5\|Reset_Delay:r0\|Cont\[0\] register misc:inst5\|Reset_Delay:r0\|Cont\[0\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"CLOCK_27\" between source register \"misc:inst5\|Reset_Delay:r0\|Cont\[0\]\" and destination register \"misc:inst5\|Reset_Delay:r0\|Cont\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst5\|Reset_Delay:r0\|Cont\[0\] 1 REG LCFF_X12_Y22_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y22_N1; Fanout = 4; REG Node = 'misc:inst5\|Reset_Delay:r0\|Cont\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { misc:inst5|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns misc:inst5\|Reset_Delay:r0\|Cont\[0\]~0 2 COMB LCCOMB_X12_Y22_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X12_Y22_N0; Fanout = 1; COMB Node = 'misc:inst5\|Reset_Delay:r0\|Cont\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { misc:inst5|Reset_Delay:r0|Cont[0] misc:inst5|Reset_Delay:r0|Cont[0]~0 } "NODE_NAME" } } { "From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns misc:inst5\|Reset_Delay:r0\|Cont\[0\] 3 REG LCFF_X12_Y22_N1 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X12_Y22_N1; Fanout = 4; REG Node = 'misc:inst5\|Reset_Delay:r0\|Cont\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { misc:inst5|Reset_Delay:r0|Cont[0]~0 misc:inst5|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { misc:inst5|Reset_Delay:r0|Cont[0] misc:inst5|Reset_Delay:r0|Cont[0]~0 misc:inst5|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { misc:inst5|Reset_Delay:r0|Cont[0] {} misc:inst5|Reset_Delay:r0|Cont[0]~0 {} misc:inst5|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_27 37.037 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_27\" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_27 37.037 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_27\" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 destination 2.644 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_27\" to destination register is 2.644 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 344 680 848 360 "CLOCK_27" "" } { 336 848 913 352 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns CLOCK_27~clkctrl 2 COMB CLKCTRL_G9 21 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G9; Fanout = 21; COMB Node = 'CLOCK_27~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { CLOCK_27 CLOCK_27~clkctrl } "NODE_NAME" } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 344 680 848 360 "CLOCK_27" "" } { 336 848 913 352 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 2.644 ns misc:inst5\|Reset_Delay:r0\|Cont\[0\] 3 REG LCFF_X12_Y22_N1 4 " "Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.644 ns; Loc. = LCFF_X12_Y22_N1; Fanout = 4; REG Node = 'misc:inst5\|Reset_Delay:r0\|Cont\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.34 % ) " "Info: Total cell delay = 1.516 ns ( 57.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.128 ns ( 42.66 % ) " "Info: Total interconnect delay = 1.128 ns ( 42.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.644 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst5|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.113ns 1.015ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 source 2.644 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_27\" to source register is 2.644 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 344 680 848 360 "CLOCK_27" "" } { 336 848 913 352 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns CLOCK_27~clkctrl 2 COMB CLKCTRL_G9 21 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G9; Fanout = 21; COMB Node = 'CLOCK_27~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { CLOCK_27 CLOCK_27~clkctrl } "NODE_NAME" } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 344 680 848 360 "CLOCK_27" "" } { 336 848 913 352 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 2.644 ns misc:inst5\|Reset_Delay:r0\|Cont\[0\] 3 REG LCFF_X12_Y22_N1 4 " "Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.644 ns; Loc. = LCFF_X12_Y22_N1; Fanout = 4; REG Node = 'misc:inst5\|Reset_Delay:r0\|Cont\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.34 % ) " "Info: Total cell delay = 1.516 ns ( 57.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.128 ns ( 42.66 % ) " "Info: Total interconnect delay = 1.128 ns ( 42.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.644 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst5|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.113ns 1.015ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.644 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst5|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.113ns 1.015ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.644 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst5|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.113ns 1.015ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/From Moodle/VGA/vga_rev0.92/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.644 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst5|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.113ns 1.015ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.644 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst5|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.113ns 1.015ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { misc:inst5|Reset_Delay:r0|Cont[0] misc:inst5|Reset_Delay:r0|Cont[0]~0 misc:inst5|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { misc:inst5|Reset_Delay:r0|Cont[0] {} misc:inst5|Reset_Delay:r0|Cont[0]~0 {} misc:inst5|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst5|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.644 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst5|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.113ns 1.015ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.644 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst5|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.113ns 1.015ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "KBD:inst7\|bitrec:inst2\|shift_reg\[8\] RESETn CLOCK_27 5.012 ns register " "Info: tsu for register \"KBD:inst7\|bitrec:inst2\|shift_reg\[8\]\" (data pin = \"RESETn\", clock pin = \"CLOCK_27\") is 5.012 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.623 ns + Longest pin register " "Info: + Longest pin to register delay is 8.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns RESETn 1 PIN PIN_G26 212 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 212; PIN Node = 'RESETn'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESETn } "NODE_NAME" } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 456 672 840 472 "RESETn" "" } { 504 928 979 520 "RESETn" "" } { 448 840 881 464 "RESETn" "" } { 464 1776 1817 480 "RESETn" "" } { 624 1464 1515 640 "RESETn" "" } { 768 576 627 784 "RESETn" "" } { 720 1056 1097 736 "RESETn" "" } { 768 816 867 784 "RESETn" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.877 ns) + CELL(0.275 ns) 7.014 ns KBD:inst7\|bitrec:inst2\|shift_reg\[8\]~0 2 COMB LCCOMB_X41_Y25_N16 10 " "Info: 2: + IC(5.877 ns) + CELL(0.275 ns) = 7.014 ns; Loc. = LCCOMB_X41_Y25_N16; Fanout = 10; COMB Node = 'KBD:inst7\|bitrec:inst2\|shift_reg\[8\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.152 ns" { RESETn KBD:inst7|bitrec:inst2|shift_reg[8]~0 } "NODE_NAME" } } { "Keyboard/bitrec.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/Keyboard/bitrec.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.949 ns) + CELL(0.660 ns) 8.623 ns KBD:inst7\|bitrec:inst2\|shift_reg\[8\] 3 REG LCFF_X45_Y28_N1 2 " "Info: 3: + IC(0.949 ns) + CELL(0.660 ns) = 8.623 ns; Loc. = LCFF_X45_Y28_N1; Fanout = 2; REG Node = 'KBD:inst7\|bitrec:inst2\|shift_reg\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.609 ns" { KBD:inst7|bitrec:inst2|shift_reg[8]~0 KBD:inst7|bitrec:inst2|shift_reg[8] } "NODE_NAME" } } { "Keyboard/bitrec.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/Keyboard/bitrec.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.797 ns ( 20.84 % ) " "Info: Total cell delay = 1.797 ns ( 20.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.826 ns ( 79.16 % ) " "Info: Total interconnect delay = 6.826 ns ( 79.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.623 ns" { RESETn KBD:inst7|bitrec:inst2|shift_reg[8]~0 KBD:inst7|bitrec:inst2|shift_reg[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.623 ns" { RESETn {} RESETn~combout {} KBD:inst7|bitrec:inst2|shift_reg[8]~0 {} KBD:inst7|bitrec:inst2|shift_reg[8] {} } { 0.000ns 0.000ns 5.877ns 0.949ns } { 0.000ns 0.862ns 0.275ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Keyboard/bitrec.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/Keyboard/bitrec.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_27 misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 0.972 ns - " "Info: - Offset between input clock \"CLOCK_27\" and output clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 0.972 ns" {  } { { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 344 680 848 360 "CLOCK_27" "" } { 336 848 913 352 "CLOCK_27" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 destination 2.603 ns - Shortest register " "Info: - Shortest clock path from clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to destination register is 2.603 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 229 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 229; COMB Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.537 ns) 2.603 ns KBD:inst7\|bitrec:inst2\|shift_reg\[8\] 3 REG LCFF_X45_Y28_N1 2 " "Info: 3: + IC(0.991 ns) + CELL(0.537 ns) = 2.603 ns; Loc. = LCFF_X45_Y28_N1; Fanout = 2; REG Node = 'KBD:inst7\|bitrec:inst2\|shift_reg\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl KBD:inst7|bitrec:inst2|shift_reg[8] } "NODE_NAME" } } { "Keyboard/bitrec.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/Keyboard/bitrec.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.63 % ) " "Info: Total cell delay = 0.537 ns ( 20.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.066 ns ( 79.37 % ) " "Info: Total interconnect delay = 2.066 ns ( 79.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.603 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl KBD:inst7|bitrec:inst2|shift_reg[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.603 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} KBD:inst7|bitrec:inst2|shift_reg[8] {} } { 0.000ns 1.075ns 0.991ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.623 ns" { RESETn KBD:inst7|bitrec:inst2|shift_reg[8]~0 KBD:inst7|bitrec:inst2|shift_reg[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.623 ns" { RESETn {} RESETn~combout {} KBD:inst7|bitrec:inst2|shift_reg[8]~0 {} KBD:inst7|bitrec:inst2|shift_reg[8] {} } { 0.000ns 0.000ns 5.877ns 0.949ns } { 0.000ns 0.862ns 0.275ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.603 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl KBD:inst7|bitrec:inst2|shift_reg[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.603 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} KBD:inst7|bitrec:inst2|shift_reg[8] {} } { 0.000ns 1.075ns 0.991ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_27 VGA_R\[7\] VGA_Controller:inst6\|V_Cont\[7\] 13.956 ns register " "Info: tco from clock \"CLOCK_27\" to destination pin \"VGA_R\[7\]\" through register \"VGA_Controller:inst6\|V_Cont\[7\]\" is 13.956 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_27 misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 0.972 ns + " "Info: + Offset between input clock \"CLOCK_27\" and output clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 0.972 ns" {  } { { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 344 680 848 360 "CLOCK_27" "" } { 336 848 913 352 "CLOCK_27" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 source 2.621 ns + Longest register " "Info: + Longest clock path from clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to source register is 2.621 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 229 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 229; COMB Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.537 ns) 2.621 ns VGA_Controller:inst6\|V_Cont\[7\] 3 REG LCFF_X36_Y19_N25 6 " "Info: 3: + IC(1.009 ns) + CELL(0.537 ns) = 2.621 ns; Loc. = LCFF_X36_Y19_N25; Fanout = 6; REG Node = 'VGA_Controller:inst6\|V_Cont\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst6|V_Cont[7] } "NODE_NAME" } } { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/VGA_Controller.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.49 % ) " "Info: Total cell delay = 0.537 ns ( 20.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.084 ns ( 79.51 % ) " "Info: Total interconnect delay = 2.084 ns ( 79.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst6|V_Cont[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.621 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:inst6|V_Cont[7] {} } { 0.000ns 1.075ns 1.009ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/VGA_Controller.vhd" 213 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.113 ns + Longest register pin " "Info: + Longest register to pin delay is 10.113 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Controller:inst6\|V_Cont\[7\] 1 REG LCFF_X36_Y19_N25 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y19_N25; Fanout = 6; REG Node = 'VGA_Controller:inst6\|V_Cont\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Controller:inst6|V_Cont[7] } "NODE_NAME" } } { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/VGA_Controller.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.746 ns) + CELL(0.398 ns) 1.144 ns VGA_Controller:inst6\|LessThan8~0 2 COMB LCCOMB_X35_Y19_N0 2 " "Info: 2: + IC(0.746 ns) + CELL(0.398 ns) = 1.144 ns; Loc. = LCCOMB_X35_Y19_N0; Fanout = 2; COMB Node = 'VGA_Controller:inst6\|LessThan8~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.144 ns" { VGA_Controller:inst6|V_Cont[7] VGA_Controller:inst6|LessThan8~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1509 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.438 ns) 2.279 ns VGA_Controller:inst6\|LessThan5~0 3 COMB LCCOMB_X35_Y19_N28 2 " "Info: 3: + IC(0.697 ns) + CELL(0.438 ns) = 2.279 ns; Loc. = LCCOMB_X35_Y19_N28; Fanout = 2; COMB Node = 'VGA_Controller:inst6\|LessThan5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.135 ns" { VGA_Controller:inst6|LessThan8~0 VGA_Controller:inst6|LessThan5~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1509 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.420 ns) 3.360 ns VGA_Controller:inst6\|oVGA_R~0 4 COMB LCCOMB_X36_Y19_N0 9 " "Info: 4: + IC(0.661 ns) + CELL(0.420 ns) = 3.360 ns; Loc. = LCCOMB_X36_Y19_N0; Fanout = 9; COMB Node = 'VGA_Controller:inst6\|oVGA_R~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.081 ns" { VGA_Controller:inst6|LessThan5~0 VGA_Controller:inst6|oVGA_R~0 } "NODE_NAME" } } { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/VGA_Controller.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.374 ns) + CELL(0.413 ns) 5.147 ns VGA_Controller:inst6\|oVGA_R\[7\]~4 5 COMB LCCOMB_X34_Y26_N30 1 " "Info: 5: + IC(1.374 ns) + CELL(0.413 ns) = 5.147 ns; Loc. = LCCOMB_X34_Y26_N30; Fanout = 1; COMB Node = 'VGA_Controller:inst6\|oVGA_R\[7\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.787 ns" { VGA_Controller:inst6|oVGA_R~0 VGA_Controller:inst6|oVGA_R[7]~4 } "NODE_NAME" } } { "VGA_Controller.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/VGA_Controller.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.178 ns) + CELL(2.788 ns) 10.113 ns VGA_R\[7\] 6 PIN PIN_H12 0 " "Info: 6: + IC(2.178 ns) + CELL(2.788 ns) = 10.113 ns; Loc. = PIN_H12; Fanout = 0; PIN Node = 'VGA_R\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.966 ns" { VGA_Controller:inst6|oVGA_R[7]~4 VGA_R[7] } "NODE_NAME" } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 504 2032 2208 520 "VGA_R\[9..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.457 ns ( 44.07 % ) " "Info: Total cell delay = 4.457 ns ( 44.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.656 ns ( 55.93 % ) " "Info: Total interconnect delay = 5.656 ns ( 55.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.113 ns" { VGA_Controller:inst6|V_Cont[7] VGA_Controller:inst6|LessThan8~0 VGA_Controller:inst6|LessThan5~0 VGA_Controller:inst6|oVGA_R~0 VGA_Controller:inst6|oVGA_R[7]~4 VGA_R[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.113 ns" { VGA_Controller:inst6|V_Cont[7] {} VGA_Controller:inst6|LessThan8~0 {} VGA_Controller:inst6|LessThan5~0 {} VGA_Controller:inst6|oVGA_R~0 {} VGA_Controller:inst6|oVGA_R[7]~4 {} VGA_R[7] {} } { 0.000ns 0.746ns 0.697ns 0.661ns 1.374ns 2.178ns } { 0.000ns 0.398ns 0.438ns 0.420ns 0.413ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst6|V_Cont[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.621 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:inst6|V_Cont[7] {} } { 0.000ns 1.075ns 1.009ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.113 ns" { VGA_Controller:inst6|V_Cont[7] VGA_Controller:inst6|LessThan8~0 VGA_Controller:inst6|LessThan5~0 VGA_Controller:inst6|oVGA_R~0 VGA_Controller:inst6|oVGA_R[7]~4 VGA_R[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.113 ns" { VGA_Controller:inst6|V_Cont[7] {} VGA_Controller:inst6|LessThan8~0 {} VGA_Controller:inst6|LessThan5~0 {} VGA_Controller:inst6|oVGA_R~0 {} VGA_Controller:inst6|oVGA_R[7]~4 {} VGA_R[7] {} } { 0.000ns 0.746ns 0.697ns 0.661ns 1.374ns 2.178ns } { 0.000ns 0.398ns 0.438ns 0.420ns 0.413ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "KBD:inst7\|bitrec:inst2\|shift_reg\[9\] KBD_DAT CLOCK_27 -2.501 ns register " "Info: th for register \"KBD:inst7\|bitrec:inst2\|shift_reg\[9\]\" (data pin = \"KBD_DAT\", clock pin = \"CLOCK_27\") is -2.501 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_27 misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 0.972 ns + " "Info: + Offset between input clock \"CLOCK_27\" and output clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 0.972 ns" {  } { { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 344 680 848 360 "CLOCK_27" "" } { 336 848 913 352 "CLOCK_27" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 destination 2.603 ns + Longest register " "Info: + Longest clock path from clock \"misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to destination register is 2.603 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 229 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 229; COMB Node = 'misc:inst5\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.537 ns) 2.603 ns KBD:inst7\|bitrec:inst2\|shift_reg\[9\] 3 REG LCFF_X45_Y28_N3 1 " "Info: 3: + IC(0.991 ns) + CELL(0.537 ns) = 2.603 ns; Loc. = LCFF_X45_Y28_N3; Fanout = 1; REG Node = 'KBD:inst7\|bitrec:inst2\|shift_reg\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl KBD:inst7|bitrec:inst2|shift_reg[9] } "NODE_NAME" } } { "Keyboard/bitrec.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/Keyboard/bitrec.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.63 % ) " "Info: Total cell delay = 0.537 ns ( 20.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.066 ns ( 79.37 % ) " "Info: Total interconnect delay = 2.066 ns ( 79.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.603 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl KBD:inst7|bitrec:inst2|shift_reg[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.603 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} KBD:inst7|bitrec:inst2|shift_reg[9] {} } { 0.000ns 1.075ns 0.991ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Keyboard/bitrec.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/Keyboard/bitrec.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.342 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.342 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.882 ns) 0.882 ns KBD_DAT 1 PIN PIN_C24 3 " "Info: 1: + IC(0.000 ns) + CELL(0.882 ns) = 0.882 ns; Loc. = PIN_C24; Fanout = 3; PIN Node = 'KBD_DAT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KBD_DAT } "NODE_NAME" } } { "SIFTAH_SUPER_MARIO.bdf" "" { Schematic "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/SIFTAH_SUPER_MARIO.bdf" { { 808 448 616 824 "KBD_DAT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.227 ns) + CELL(0.149 ns) 6.258 ns KBD:inst7\|bitrec:inst2\|shift_reg\[9\]~feeder 2 COMB LCCOMB_X45_Y28_N2 1 " "Info: 2: + IC(5.227 ns) + CELL(0.149 ns) = 6.258 ns; Loc. = LCCOMB_X45_Y28_N2; Fanout = 1; COMB Node = 'KBD:inst7\|bitrec:inst2\|shift_reg\[9\]~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.376 ns" { KBD_DAT KBD:inst7|bitrec:inst2|shift_reg[9]~feeder } "NODE_NAME" } } { "Keyboard/bitrec.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/Keyboard/bitrec.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.342 ns KBD:inst7\|bitrec:inst2\|shift_reg\[9\] 3 REG LCFF_X45_Y28_N3 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.342 ns; Loc. = LCFF_X45_Y28_N3; Fanout = 1; REG Node = 'KBD:inst7\|bitrec:inst2\|shift_reg\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { KBD:inst7|bitrec:inst2|shift_reg[9]~feeder KBD:inst7|bitrec:inst2|shift_reg[9] } "NODE_NAME" } } { "Keyboard/bitrec.vhd" "" { Text "C:/Users/spa3/Desktop/Project/Repository/lab1h_project/Keyboard/bitrec.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.115 ns ( 17.58 % ) " "Info: Total cell delay = 1.115 ns ( 17.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.227 ns ( 82.42 % ) " "Info: Total interconnect delay = 5.227 ns ( 82.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.342 ns" { KBD_DAT KBD:inst7|bitrec:inst2|shift_reg[9]~feeder KBD:inst7|bitrec:inst2|shift_reg[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.342 ns" { KBD_DAT {} KBD_DAT~combout {} KBD:inst7|bitrec:inst2|shift_reg[9]~feeder {} KBD:inst7|bitrec:inst2|shift_reg[9] {} } { 0.000ns 0.000ns 5.227ns 0.000ns } { 0.000ns 0.882ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.603 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl KBD:inst7|bitrec:inst2|shift_reg[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.603 ns" { misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst5|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} KBD:inst7|bitrec:inst2|shift_reg[9] {} } { 0.000ns 1.075ns 0.991ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.342 ns" { KBD_DAT KBD:inst7|bitrec:inst2|shift_reg[9]~feeder KBD:inst7|bitrec:inst2|shift_reg[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.342 ns" { KBD_DAT {} KBD_DAT~combout {} KBD:inst7|bitrec:inst2|shift_reg[9]~feeder {} KBD:inst7|bitrec:inst2|shift_reg[9] {} } { 0.000ns 0.000ns 5.227ns 0.000ns } { 0.000ns 0.882ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "186 " "Info: Peak virtual memory: 186 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 29 21:31:35 2017 " "Info: Processing ended: Tue Aug 29 21:31:35 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
