#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x23ec8f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x23eca80 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x23f8ef0 .functor NOT 1, L_0x24244c0, C4<0>, C4<0>, C4<0>;
L_0x2424250 .functor XOR 1, L_0x24240f0, L_0x24241b0, C4<0>, C4<0>;
L_0x24243b0 .functor XOR 1, L_0x2424250, L_0x2424310, C4<0>, C4<0>;
v0x2420280_0 .net *"_ivl_10", 0 0, L_0x2424310;  1 drivers
v0x2420380_0 .net *"_ivl_12", 0 0, L_0x24243b0;  1 drivers
v0x2420460_0 .net *"_ivl_2", 0 0, L_0x2422f60;  1 drivers
v0x2420520_0 .net *"_ivl_4", 0 0, L_0x24240f0;  1 drivers
v0x2420600_0 .net *"_ivl_6", 0 0, L_0x24241b0;  1 drivers
v0x2420730_0 .net *"_ivl_8", 0 0, L_0x2424250;  1 drivers
v0x2420810_0 .net "a", 0 0, v0x241d460_0;  1 drivers
v0x24208b0_0 .net "b", 0 0, v0x241d500_0;  1 drivers
v0x2420950_0 .net "c", 0 0, v0x241d5a0_0;  1 drivers
v0x24209f0_0 .var "clk", 0 0;
v0x2420a90_0 .net "d", 0 0, v0x241d710_0;  1 drivers
v0x2420b30_0 .net "out_dut", 0 0, L_0x2423e80;  1 drivers
v0x2420bd0_0 .net "out_ref", 0 0, L_0x2421a90;  1 drivers
v0x2420c70_0 .var/2u "stats1", 159 0;
v0x2420d10_0 .var/2u "strobe", 0 0;
v0x2420db0_0 .net "tb_match", 0 0, L_0x24244c0;  1 drivers
v0x2420e70_0 .net "tb_mismatch", 0 0, L_0x23f8ef0;  1 drivers
v0x2420f30_0 .net "wavedrom_enable", 0 0, v0x241d800_0;  1 drivers
v0x2420fd0_0 .net "wavedrom_title", 511 0, v0x241d8a0_0;  1 drivers
L_0x2422f60 .concat [ 1 0 0 0], L_0x2421a90;
L_0x24240f0 .concat [ 1 0 0 0], L_0x2421a90;
L_0x24241b0 .concat [ 1 0 0 0], L_0x2423e80;
L_0x2424310 .concat [ 1 0 0 0], L_0x2421a90;
L_0x24244c0 .cmp/eeq 1, L_0x2422f60, L_0x24243b0;
S_0x23ecc10 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x23eca80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x23ed390 .functor NOT 1, v0x241d5a0_0, C4<0>, C4<0>, C4<0>;
L_0x23f97b0 .functor NOT 1, v0x241d500_0, C4<0>, C4<0>, C4<0>;
L_0x24211e0 .functor AND 1, L_0x23ed390, L_0x23f97b0, C4<1>, C4<1>;
L_0x2421280 .functor NOT 1, v0x241d710_0, C4<0>, C4<0>, C4<0>;
L_0x24213b0 .functor NOT 1, v0x241d460_0, C4<0>, C4<0>, C4<0>;
L_0x24214b0 .functor AND 1, L_0x2421280, L_0x24213b0, C4<1>, C4<1>;
L_0x2421590 .functor OR 1, L_0x24211e0, L_0x24214b0, C4<0>, C4<0>;
L_0x2421650 .functor AND 1, v0x241d460_0, v0x241d5a0_0, C4<1>, C4<1>;
L_0x2421710 .functor AND 1, L_0x2421650, v0x241d710_0, C4<1>, C4<1>;
L_0x24217d0 .functor OR 1, L_0x2421590, L_0x2421710, C4<0>, C4<0>;
L_0x2421940 .functor AND 1, v0x241d500_0, v0x241d5a0_0, C4<1>, C4<1>;
L_0x24219b0 .functor AND 1, L_0x2421940, v0x241d710_0, C4<1>, C4<1>;
L_0x2421a90 .functor OR 1, L_0x24217d0, L_0x24219b0, C4<0>, C4<0>;
v0x23f9160_0 .net *"_ivl_0", 0 0, L_0x23ed390;  1 drivers
v0x23f9200_0 .net *"_ivl_10", 0 0, L_0x24214b0;  1 drivers
v0x241bc50_0 .net *"_ivl_12", 0 0, L_0x2421590;  1 drivers
v0x241bd10_0 .net *"_ivl_14", 0 0, L_0x2421650;  1 drivers
v0x241bdf0_0 .net *"_ivl_16", 0 0, L_0x2421710;  1 drivers
v0x241bf20_0 .net *"_ivl_18", 0 0, L_0x24217d0;  1 drivers
v0x241c000_0 .net *"_ivl_2", 0 0, L_0x23f97b0;  1 drivers
v0x241c0e0_0 .net *"_ivl_20", 0 0, L_0x2421940;  1 drivers
v0x241c1c0_0 .net *"_ivl_22", 0 0, L_0x24219b0;  1 drivers
v0x241c2a0_0 .net *"_ivl_4", 0 0, L_0x24211e0;  1 drivers
v0x241c380_0 .net *"_ivl_6", 0 0, L_0x2421280;  1 drivers
v0x241c460_0 .net *"_ivl_8", 0 0, L_0x24213b0;  1 drivers
v0x241c540_0 .net "a", 0 0, v0x241d460_0;  alias, 1 drivers
v0x241c600_0 .net "b", 0 0, v0x241d500_0;  alias, 1 drivers
v0x241c6c0_0 .net "c", 0 0, v0x241d5a0_0;  alias, 1 drivers
v0x241c780_0 .net "d", 0 0, v0x241d710_0;  alias, 1 drivers
v0x241c840_0 .net "out", 0 0, L_0x2421a90;  alias, 1 drivers
S_0x241c9a0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x23eca80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x241d460_0 .var "a", 0 0;
v0x241d500_0 .var "b", 0 0;
v0x241d5a0_0 .var "c", 0 0;
v0x241d670_0 .net "clk", 0 0, v0x24209f0_0;  1 drivers
v0x241d710_0 .var "d", 0 0;
v0x241d800_0 .var "wavedrom_enable", 0 0;
v0x241d8a0_0 .var "wavedrom_title", 511 0;
S_0x241cc40 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x241c9a0;
 .timescale -12 -12;
v0x241cea0_0 .var/2s "count", 31 0;
E_0x23e77b0/0 .event negedge, v0x241d670_0;
E_0x23e77b0/1 .event posedge, v0x241d670_0;
E_0x23e77b0 .event/or E_0x23e77b0/0, E_0x23e77b0/1;
E_0x23e7a00 .event negedge, v0x241d670_0;
E_0x23d19f0 .event posedge, v0x241d670_0;
S_0x241cfa0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x241c9a0;
 .timescale -12 -12;
v0x241d1a0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x241d280 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x241c9a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x241da00 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x23eca80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x2421bf0 .functor NOT 1, v0x241d460_0, C4<0>, C4<0>, C4<0>;
L_0x2421c60 .functor NOT 1, v0x241d500_0, C4<0>, C4<0>, C4<0>;
L_0x2421cf0 .functor AND 1, L_0x2421bf0, L_0x2421c60, C4<1>, C4<1>;
L_0x2421e00 .functor AND 1, L_0x2421cf0, v0x241d5a0_0, C4<1>, C4<1>;
L_0x2421ef0 .functor NOT 1, v0x241d710_0, C4<0>, C4<0>, C4<0>;
L_0x2421f60 .functor AND 1, L_0x2421e00, L_0x2421ef0, C4<1>, C4<1>;
L_0x24220b0 .functor NOT 1, v0x241d460_0, C4<0>, C4<0>, C4<0>;
L_0x2422120 .functor AND 1, L_0x24220b0, v0x241d500_0, C4<1>, C4<1>;
L_0x2422230 .functor NOT 1, v0x241d5a0_0, C4<0>, C4<0>, C4<0>;
L_0x24223b0 .functor AND 1, L_0x2422120, L_0x2422230, C4<1>, C4<1>;
L_0x2422520 .functor NOT 1, v0x241d710_0, C4<0>, C4<0>, C4<0>;
L_0x24226a0 .functor AND 1, L_0x24223b0, L_0x2422520, C4<1>, C4<1>;
L_0x24227d0 .functor OR 1, L_0x2421f60, L_0x24226a0, C4<0>, C4<0>;
L_0x24228e0 .functor AND 1, v0x241d460_0, v0x241d500_0, C4<1>, C4<1>;
L_0x2422760 .functor AND 1, L_0x24228e0, v0x241d5a0_0, C4<1>, C4<1>;
L_0x2422c40 .functor NOT 1, v0x241d710_0, C4<0>, C4<0>, C4<0>;
L_0x2422d40 .functor AND 1, L_0x2422760, L_0x2422c40, C4<1>, C4<1>;
L_0x2422e50 .functor OR 1, L_0x24227d0, L_0x2422d40, C4<0>, C4<0>;
L_0x2423000 .functor NOT 1, v0x241d500_0, C4<0>, C4<0>, C4<0>;
L_0x2423070 .functor AND 1, v0x241d460_0, L_0x2423000, C4<1>, C4<1>;
L_0x24231e0 .functor AND 1, L_0x2423070, v0x241d5a0_0, C4<1>, C4<1>;
L_0x24232a0 .functor AND 1, L_0x24231e0, v0x241d710_0, C4<1>, C4<1>;
L_0x2423420 .functor OR 1, L_0x2422e50, L_0x24232a0, C4<0>, C4<0>;
L_0x2423530 .functor AND 1, v0x241d460_0, v0x241d500_0, C4<1>, C4<1>;
L_0x2423670 .functor NOT 1, v0x241d5a0_0, C4<0>, C4<0>, C4<0>;
L_0x24236e0 .functor AND 1, L_0x2423530, L_0x2423670, C4<1>, C4<1>;
L_0x24238d0 .functor AND 1, L_0x24236e0, v0x241d710_0, C4<1>, C4<1>;
L_0x2423990 .functor OR 1, L_0x2423420, L_0x24238d0, C4<0>, C4<0>;
L_0x2423b90 .functor AND 1, v0x241d460_0, v0x241d500_0, C4<1>, C4<1>;
L_0x2423c00 .functor AND 1, L_0x2423b90, v0x241d5a0_0, C4<1>, C4<1>;
L_0x2423dc0 .functor AND 1, L_0x2423c00, v0x241d710_0, C4<1>, C4<1>;
L_0x2423e80 .functor OR 1, L_0x2423990, L_0x2423dc0, C4<0>, C4<0>;
v0x241dcf0_0 .net *"_ivl_0", 0 0, L_0x2421bf0;  1 drivers
v0x241ddd0_0 .net *"_ivl_10", 0 0, L_0x2421f60;  1 drivers
v0x241deb0_0 .net *"_ivl_12", 0 0, L_0x24220b0;  1 drivers
v0x241dfa0_0 .net *"_ivl_14", 0 0, L_0x2422120;  1 drivers
v0x241e080_0 .net *"_ivl_16", 0 0, L_0x2422230;  1 drivers
v0x241e1b0_0 .net *"_ivl_18", 0 0, L_0x24223b0;  1 drivers
v0x241e290_0 .net *"_ivl_2", 0 0, L_0x2421c60;  1 drivers
v0x241e370_0 .net *"_ivl_20", 0 0, L_0x2422520;  1 drivers
v0x241e450_0 .net *"_ivl_22", 0 0, L_0x24226a0;  1 drivers
v0x241e530_0 .net *"_ivl_24", 0 0, L_0x24227d0;  1 drivers
v0x241e610_0 .net *"_ivl_26", 0 0, L_0x24228e0;  1 drivers
v0x241e6f0_0 .net *"_ivl_28", 0 0, L_0x2422760;  1 drivers
v0x241e7d0_0 .net *"_ivl_30", 0 0, L_0x2422c40;  1 drivers
v0x241e8b0_0 .net *"_ivl_32", 0 0, L_0x2422d40;  1 drivers
v0x241e990_0 .net *"_ivl_34", 0 0, L_0x2422e50;  1 drivers
v0x241ea70_0 .net *"_ivl_36", 0 0, L_0x2423000;  1 drivers
v0x241eb50_0 .net *"_ivl_38", 0 0, L_0x2423070;  1 drivers
v0x241ed40_0 .net *"_ivl_4", 0 0, L_0x2421cf0;  1 drivers
v0x241ee20_0 .net *"_ivl_40", 0 0, L_0x24231e0;  1 drivers
v0x241ef00_0 .net *"_ivl_42", 0 0, L_0x24232a0;  1 drivers
v0x241efe0_0 .net *"_ivl_44", 0 0, L_0x2423420;  1 drivers
v0x241f0c0_0 .net *"_ivl_46", 0 0, L_0x2423530;  1 drivers
v0x241f1a0_0 .net *"_ivl_48", 0 0, L_0x2423670;  1 drivers
v0x241f280_0 .net *"_ivl_50", 0 0, L_0x24236e0;  1 drivers
v0x241f360_0 .net *"_ivl_52", 0 0, L_0x24238d0;  1 drivers
v0x241f440_0 .net *"_ivl_54", 0 0, L_0x2423990;  1 drivers
v0x241f520_0 .net *"_ivl_56", 0 0, L_0x2423b90;  1 drivers
v0x241f600_0 .net *"_ivl_58", 0 0, L_0x2423c00;  1 drivers
v0x241f6e0_0 .net *"_ivl_6", 0 0, L_0x2421e00;  1 drivers
v0x241f7c0_0 .net *"_ivl_60", 0 0, L_0x2423dc0;  1 drivers
v0x241f8a0_0 .net *"_ivl_8", 0 0, L_0x2421ef0;  1 drivers
v0x241f980_0 .net "a", 0 0, v0x241d460_0;  alias, 1 drivers
v0x241fa20_0 .net "b", 0 0, v0x241d500_0;  alias, 1 drivers
v0x241fd20_0 .net "c", 0 0, v0x241d5a0_0;  alias, 1 drivers
v0x241fe10_0 .net "d", 0 0, v0x241d710_0;  alias, 1 drivers
v0x241ff00_0 .net "out", 0 0, L_0x2423e80;  alias, 1 drivers
S_0x2420060 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x23eca80;
 .timescale -12 -12;
E_0x23e7550 .event anyedge, v0x2420d10_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2420d10_0;
    %nor/r;
    %assign/vec4 v0x2420d10_0, 0;
    %wait E_0x23e7550;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x241c9a0;
T_3 ;
    %fork t_1, S_0x241cc40;
    %jmp t_0;
    .scope S_0x241cc40;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x241cea0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x241d710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x241d5a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x241d500_0, 0;
    %assign/vec4 v0x241d460_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x23d19f0;
    %load/vec4 v0x241cea0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x241cea0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x241d710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x241d5a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x241d500_0, 0;
    %assign/vec4 v0x241d460_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x23e7a00;
    %fork TD_tb.stim1.wavedrom_stop, S_0x241d280;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x23e77b0;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x241d460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x241d500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x241d5a0_0, 0;
    %assign/vec4 v0x241d710_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x241c9a0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x23eca80;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24209f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2420d10_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x23eca80;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x24209f0_0;
    %inv;
    %store/vec4 v0x24209f0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x23eca80;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x241d670_0, v0x2420e70_0, v0x2420810_0, v0x24208b0_0, v0x2420950_0, v0x2420a90_0, v0x2420bd0_0, v0x2420b30_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x23eca80;
T_7 ;
    %load/vec4 v0x2420c70_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x2420c70_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2420c70_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x2420c70_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2420c70_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2420c70_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2420c70_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x23eca80;
T_8 ;
    %wait E_0x23e77b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2420c70_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2420c70_0, 4, 32;
    %load/vec4 v0x2420db0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x2420c70_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2420c70_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2420c70_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2420c70_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x2420bd0_0;
    %load/vec4 v0x2420bd0_0;
    %load/vec4 v0x2420b30_0;
    %xor;
    %load/vec4 v0x2420bd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x2420c70_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2420c70_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x2420c70_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2420c70_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can1_depth1/human/kmap2/iter0/response0/top_module.sv";
