#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: $abc$103055$abc$91961$lo24.Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo071.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clock.inpad[0] (.input)                                           0.000     0.000
$abc$103055$abc$91961$lo24.C[0] (dffsre)                          2.099     2.099
$abc$103055$abc$91961$lo24.Q[0] (dffsre) [clock-to-output]        0.709     2.809
$abc$210711$new_new_n1488__.in[1] (.names)                        1.102     3.911
$abc$210711$new_new_n1488__.out[0] (.names)                       0.170     4.081
$abc$210711$new_new_n2205__.in[4] (.names)                        1.229     5.309
$abc$210711$new_new_n2205__.out[0] (.names)                       0.070     5.379
$abc$210711$new_new_n2220__.in[1] (.names)                        1.108     6.487
$abc$210711$new_new_n2220__.out[0] (.names)                       0.120     6.607
$abc$210711$new_new_n2285__.in[0] (.names)                        1.097     7.704
$abc$210711$new_new_n2285__.out[0] (.names)                       0.160     7.864
$abc$210711$new_new_n2288__.in[4] (.names)                        0.976     8.840
$abc$210711$new_new_n2288__.out[0] (.names)                       0.200     9.040
$abc$106141$li071_li071.in[5] (.names)                            0.868     9.908
$abc$106141$li071_li071.out[0] (.names)                           0.320    10.228
$abc$106141$lo071.D[0] (dffsre)                                   0.000    10.228
data arrival time                                                          10.228

clock clock (rise edge)                                           2.500     2.500
clock source latency                                              0.000     2.500
clock.inpad[0] (.input)                                           0.000     2.500
$abc$106141$lo071.C[0] (dffsre)                                   2.099     4.599
clock uncertainty                                                 0.000     4.599
cell setup time                                                  -0.063     4.536
data required time                                                          4.536
---------------------------------------------------------------------------------
data required time                                                          4.536
data arrival time                                                         -10.228
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -5.693


#Path 2
Startpoint: $abc$103055$abc$91961$lo24.Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo114.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clock.inpad[0] (.input)                                           0.000     0.000
$abc$103055$abc$91961$lo24.C[0] (dffsre)                          2.099     2.099
$abc$103055$abc$91961$lo24.Q[0] (dffsre) [clock-to-output]        0.709     2.809
$abc$210711$new_new_n1488__.in[1] (.names)                        1.102     3.911
$abc$210711$new_new_n1488__.out[0] (.names)                       0.170     4.081
$abc$210711$new_new_n2205__.in[4] (.names)                        1.229     5.309
$abc$210711$new_new_n2205__.out[0] (.names)                       0.070     5.379
$abc$210711$new_new_n2220__.in[1] (.names)                        1.108     6.487
$abc$210711$new_new_n2220__.out[0] (.names)                       0.120     6.607
$abc$210711$new_new_n2285__.in[0] (.names)                        1.097     7.704
$abc$210711$new_new_n2285__.out[0] (.names)                       0.160     7.864
$abc$210711$new_new_n2288__.in[4] (.names)                        0.976     8.840
$abc$210711$new_new_n2288__.out[0] (.names)                       0.200     9.040
$abc$106141$li114_li114.in[5] (.names)                            0.868     9.908
$abc$106141$li114_li114.out[0] (.names)                           0.320    10.228
$abc$106141$lo114.D[0] (dffsre)                                   0.000    10.228
data arrival time                                                          10.228

clock clock (rise edge)                                           2.500     2.500
clock source latency                                              0.000     2.500
clock.inpad[0] (.input)                                           0.000     2.500
$abc$106141$lo114.C[0] (dffsre)                                   2.099     4.599
clock uncertainty                                                 0.000     4.599
cell setup time                                                  -0.063     4.536
data required time                                                          4.536
---------------------------------------------------------------------------------
data required time                                                          4.536
data arrival time                                                         -10.228
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -5.693


#Path 3
Startpoint: $abc$103055$abc$91961$lo24.Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo196.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clock.inpad[0] (.input)                                           0.000     0.000
$abc$103055$abc$91961$lo24.C[0] (dffsre)                          2.099     2.099
$abc$103055$abc$91961$lo24.Q[0] (dffsre) [clock-to-output]        0.709     2.809
$abc$210711$new_new_n1488__.in[1] (.names)                        1.102     3.911
$abc$210711$new_new_n1488__.out[0] (.names)                       0.170     4.081
$abc$210711$new_new_n2205__.in[4] (.names)                        1.229     5.309
$abc$210711$new_new_n2205__.out[0] (.names)                       0.070     5.379
$abc$210711$new_new_n2210__.in[1] (.names)                        1.108     6.487
$abc$210711$new_new_n2210__.out[0] (.names)                       0.120     6.607
$abc$210711$new_new_n2950__.in[0] (.names)                        0.881     7.488
$abc$210711$new_new_n2950__.out[0] (.names)                       0.200     7.688
$abc$210711$new_new_n2955__.in[3] (.names)                        1.096     8.784
$abc$210711$new_new_n2955__.out[0] (.names)                       0.070     8.854
$abc$106141$li196_li196.in[5] (.names)                            0.976     9.830
$abc$106141$li196_li196.out[0] (.names)                           0.320    10.150
$abc$106141$lo196.D[0] (dffsre)                                   0.000    10.150
data arrival time                                                          10.150

clock clock (rise edge)                                           2.500     2.500
clock source latency                                              0.000     2.500
clock.inpad[0] (.input)                                           0.000     2.500
$abc$106141$lo196.C[0] (dffsre)                                   2.099     4.599
clock uncertainty                                                 0.000     4.599
cell setup time                                                  -0.063     4.536
data required time                                                          4.536
---------------------------------------------------------------------------------
data required time                                                          4.536
data arrival time                                                         -10.150
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -5.615


#Path 4
Startpoint: $abc$103055$abc$91961$lo24.Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo316.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clock.inpad[0] (.input)                                           0.000     0.000
$abc$103055$abc$91961$lo24.C[0] (dffsre)                          2.099     2.099
$abc$103055$abc$91961$lo24.Q[0] (dffsre) [clock-to-output]        0.709     2.809
$abc$210711$new_new_n1488__.in[1] (.names)                        1.102     3.911
$abc$210711$new_new_n1488__.out[0] (.names)                       0.170     4.081
$abc$210711$new_new_n2205__.in[4] (.names)                        1.229     5.309
$abc$210711$new_new_n2205__.out[0] (.names)                       0.070     5.379
$abc$210711$new_new_n2220__.in[1] (.names)                        1.108     6.487
$abc$210711$new_new_n2220__.out[0] (.names)                       0.120     6.607
$abc$210711$new_new_n2285__.in[0] (.names)                        1.097     7.704
$abc$210711$new_new_n2285__.out[0] (.names)                       0.160     7.864
$abc$210711$new_new_n2288__.in[4] (.names)                        0.976     8.840
$abc$210711$new_new_n2288__.out[0] (.names)                       0.200     9.040
$abc$106141$li316_li316.in[5] (.names)                            0.760     9.800
$abc$106141$li316_li316.out[0] (.names)                           0.260    10.060
$abc$106141$lo316.D[0] (dffsre)                                   0.000    10.060
data arrival time                                                          10.060

clock clock (rise edge)                                           2.500     2.500
clock source latency                                              0.000     2.500
clock.inpad[0] (.input)                                           0.000     2.500
$abc$106141$lo316.C[0] (dffsre)                                   2.099     4.599
clock uncertainty                                                 0.000     4.599
cell setup time                                                  -0.063     4.536
data required time                                                          4.536
---------------------------------------------------------------------------------
data required time                                                          4.536
data arrival time                                                         -10.060
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -5.525


#Path 5
Startpoint: $abc$103055$abc$91961$lo24.Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo000.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clock.inpad[0] (.input)                                           0.000     0.000
$abc$103055$abc$91961$lo24.C[0] (dffsre)                          2.099     2.099
$abc$103055$abc$91961$lo24.Q[0] (dffsre) [clock-to-output]        0.709     2.809
$abc$210711$new_new_n1488__.in[1] (.names)                        1.102     3.911
$abc$210711$new_new_n1488__.out[0] (.names)                       0.170     4.081
$abc$210711$new_new_n2205__.in[4] (.names)                        1.229     5.309
$abc$210711$new_new_n2205__.out[0] (.names)                       0.070     5.379
$abc$210711$new_new_n2220__.in[1] (.names)                        1.108     6.487
$abc$210711$new_new_n2220__.out[0] (.names)                       0.120     6.607
$abc$210711$new_new_n2285__.in[0] (.names)                        1.097     7.704
$abc$210711$new_new_n2285__.out[0] (.names)                       0.160     7.864
$abc$210711$new_new_n2288__.in[4] (.names)                        0.976     8.840
$abc$210711$new_new_n2288__.out[0] (.names)                       0.200     9.040
$abc$106141$li000_li000.in[5] (.names)                            0.868     9.908
$abc$106141$li000_li000.out[0] (.names)                           0.110    10.018
$abc$106141$lo000.D[0] (dffsre)                                   0.000    10.018
data arrival time                                                          10.018

clock clock (rise edge)                                           2.500     2.500
clock source latency                                              0.000     2.500
clock.inpad[0] (.input)                                           0.000     2.500
$abc$106141$lo000.C[0] (dffsre)                                   2.099     4.599
clock uncertainty                                                 0.000     4.599
cell setup time                                                  -0.063     4.536
data required time                                                          4.536
---------------------------------------------------------------------------------
data required time                                                          4.536
data arrival time                                                         -10.018
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -5.483


#Path 6
Startpoint: $abc$103055$abc$91961$lo24.Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo498.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clock.inpad[0] (.input)                                           0.000     0.000
$abc$103055$abc$91961$lo24.C[0] (dffsre)                          2.099     2.099
$abc$103055$abc$91961$lo24.Q[0] (dffsre) [clock-to-output]        0.709     2.809
$abc$210711$new_new_n1488__.in[1] (.names)                        1.102     3.911
$abc$210711$new_new_n1488__.out[0] (.names)                       0.170     4.081
$abc$210711$new_new_n2205__.in[4] (.names)                        1.229     5.309
$abc$210711$new_new_n2205__.out[0] (.names)                       0.070     5.379
$abc$210711$new_new_n2214__.in[2] (.names)                        1.120     6.499
$abc$210711$new_new_n2214__.out[0] (.names)                       0.120     6.619
$abc$210711$new_new_n3010__.in[1] (.names)                        0.989     7.608
$abc$210711$new_new_n3010__.out[0] (.names)                       0.110     7.718
$abc$210711$new_new_n3013__.in[5] (.names)                        1.084     8.802
$abc$210711$new_new_n3013__.out[0] (.names)                       0.070     8.872
$abc$106141$li498_li498.in[3] (.names)                            0.856     9.728
$abc$106141$li498_li498.out[0] (.names)                           0.260     9.988
$abc$106141$lo498.D[0] (dffsre)                                   0.000     9.988
data arrival time                                                           9.988

clock clock (rise edge)                                           2.500     2.500
clock source latency                                              0.000     2.500
clock.inpad[0] (.input)                                           0.000     2.500
$abc$106141$lo498.C[0] (dffsre)                                   2.099     4.599
clock uncertainty                                                 0.000     4.599
cell setup time                                                  -0.063     4.536
data required time                                                          4.536
---------------------------------------------------------------------------------
data required time                                                          4.536
data arrival time                                                          -9.988
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -5.453


#Path 7
Startpoint: $abc$103055$abc$91961$lo24.Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo134.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clock.inpad[0] (.input)                                           0.000     0.000
$abc$103055$abc$91961$lo24.C[0] (dffsre)                          2.099     2.099
$abc$103055$abc$91961$lo24.Q[0] (dffsre) [clock-to-output]        0.709     2.809
$abc$210711$new_new_n1488__.in[1] (.names)                        1.102     3.911
$abc$210711$new_new_n1488__.out[0] (.names)                       0.170     4.081
$abc$210711$new_new_n2205__.in[4] (.names)                        1.229     5.309
$abc$210711$new_new_n2205__.out[0] (.names)                       0.070     5.379
$abc$210711$new_new_n2210__.in[1] (.names)                        1.108     6.487
$abc$210711$new_new_n2210__.out[0] (.names)                       0.120     6.607
$abc$210711$new_new_n2235__.in[0] (.names)                        0.869     7.476
$abc$210711$new_new_n2235__.out[0] (.names)                       0.260     7.736
$abc$210711$new_new_n2240__.in[3] (.names)                        0.868     8.604
$abc$210711$new_new_n2240__.out[0] (.names)                       0.260     8.864
$abc$106141$li134_li134.in[3] (.names)                            0.856     9.720
$abc$106141$li134_li134.out[0] (.names)                           0.260     9.980
$abc$106141$lo134.D[0] (dffsre)                                   0.000     9.980
data arrival time                                                           9.980

clock clock (rise edge)                                           2.500     2.500
clock source latency                                              0.000     2.500
clock.inpad[0] (.input)                                           0.000     2.500
$abc$106141$lo134.C[0] (dffsre)                                   2.099     4.599
clock uncertainty                                                 0.000     4.599
cell setup time                                                  -0.063     4.536
data required time                                                          4.536
---------------------------------------------------------------------------------
data required time                                                          4.536
data arrival time                                                          -9.980
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -5.445


#Path 8
Startpoint: $abc$103055$abc$91961$lo24.Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo523.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clock.inpad[0] (.input)                                           0.000     0.000
$abc$103055$abc$91961$lo24.C[0] (dffsre)                          2.099     2.099
$abc$103055$abc$91961$lo24.Q[0] (dffsre) [clock-to-output]        0.709     2.809
$abc$210711$new_new_n1488__.in[1] (.names)                        1.102     3.911
$abc$210711$new_new_n1488__.out[0] (.names)                       0.170     4.081
$abc$210711$new_new_n2205__.in[4] (.names)                        1.229     5.309
$abc$210711$new_new_n2205__.out[0] (.names)                       0.070     5.379
$abc$210711$new_new_n2214__.in[2] (.names)                        1.120     6.499
$abc$210711$new_new_n2214__.out[0] (.names)                       0.120     6.619
$abc$210711$new_new_n2596__.in[1] (.names)                        0.989     7.608
$abc$210711$new_new_n2596__.out[0] (.names)                       0.260     7.868
$abc$210711$new_new_n2599__.in[5] (.names)                        0.868     8.736
$abc$210711$new_new_n2599__.out[0] (.names)                       0.160     8.896
$abc$106141$li523_li523.in[5] (.names)                            0.760     9.656
$abc$106141$li523_li523.out[0] (.names)                           0.320     9.976
$abc$106141$lo523.D[0] (dffsre)                                   0.000     9.976
data arrival time                                                           9.976

clock clock (rise edge)                                           2.500     2.500
clock source latency                                              0.000     2.500
clock.inpad[0] (.input)                                           0.000     2.500
$abc$106141$lo523.C[0] (dffsre)                                   2.099     4.599
clock uncertainty                                                 0.000     4.599
cell setup time                                                  -0.063     4.536
data required time                                                          4.536
---------------------------------------------------------------------------------
data required time                                                          4.536
data arrival time                                                          -9.976
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -5.441


#Path 9
Startpoint: $abc$103055$abc$91961$lo24.Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo061.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clock.inpad[0] (.input)                                           0.000     0.000
$abc$103055$abc$91961$lo24.C[0] (dffsre)                          2.099     2.099
$abc$103055$abc$91961$lo24.Q[0] (dffsre) [clock-to-output]        0.709     2.809
$abc$210711$new_new_n1488__.in[1] (.names)                        1.102     3.911
$abc$210711$new_new_n1488__.out[0] (.names)                       0.170     4.081
$abc$210711$new_new_n2205__.in[4] (.names)                        1.229     5.309
$abc$210711$new_new_n2205__.out[0] (.names)                       0.070     5.379
$abc$210711$new_new_n2214__.in[2] (.names)                        1.120     6.499
$abc$210711$new_new_n2214__.out[0] (.names)                       0.120     6.619
$abc$210711$new_new_n2596__.in[1] (.names)                        0.989     7.608
$abc$210711$new_new_n2596__.out[0] (.names)                       0.260     7.868
$abc$210711$new_new_n2599__.in[5] (.names)                        0.868     8.736
$abc$210711$new_new_n2599__.out[0] (.names)                       0.160     8.896
$abc$106141$li061_li061.in[4] (.names)                            0.760     9.656
$abc$106141$li061_li061.out[0] (.names)                           0.320     9.976
$abc$106141$lo061.D[0] (dffsre)                                   0.000     9.976
data arrival time                                                           9.976

clock clock (rise edge)                                           2.500     2.500
clock source latency                                              0.000     2.500
clock.inpad[0] (.input)                                           0.000     2.500
$abc$106141$lo061.C[0] (dffsre)                                   2.099     4.599
clock uncertainty                                                 0.000     4.599
cell setup time                                                  -0.063     4.536
data required time                                                          4.536
---------------------------------------------------------------------------------
data required time                                                          4.536
data arrival time                                                          -9.976
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -5.441


#Path 10
Startpoint: $abc$103055$abc$91961$lo24.Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo442.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clock.inpad[0] (.input)                                           0.000     0.000
$abc$103055$abc$91961$lo24.C[0] (dffsre)                          2.099     2.099
$abc$103055$abc$91961$lo24.Q[0] (dffsre) [clock-to-output]        0.709     2.809
$abc$210711$new_new_n1488__.in[1] (.names)                        1.102     3.911
$abc$210711$new_new_n1488__.out[0] (.names)                       0.170     4.081
$abc$210711$new_new_n2205__.in[4] (.names)                        1.229     5.309
$abc$210711$new_new_n2205__.out[0] (.names)                       0.070     5.379
$abc$210711$new_new_n2214__.in[2] (.names)                        1.120     6.499
$abc$210711$new_new_n2214__.out[0] (.names)                       0.120     6.619
$abc$210711$new_new_n3010__.in[1] (.names)                        0.989     7.608
$abc$210711$new_new_n3010__.out[0] (.names)                       0.110     7.718
$abc$210711$new_new_n3013__.in[5] (.names)                        1.084     8.802
$abc$210711$new_new_n3013__.out[0] (.names)                       0.070     8.872
$abc$106141$li442_li442.in[5] (.names)                            0.748     9.620
$abc$106141$li442_li442.out[0] (.names)                           0.320     9.940
$abc$106141$lo442.D[0] (dffsre)                                   0.000     9.940
data arrival time                                                           9.940

clock clock (rise edge)                                           2.500     2.500
clock source latency                                              0.000     2.500
clock.inpad[0] (.input)                                           0.000     2.500
$abc$106141$lo442.C[0] (dffsre)                                   2.099     4.599
clock uncertainty                                                 0.000     4.599
cell setup time                                                  -0.063     4.536
data required time                                                          4.536
---------------------------------------------------------------------------------
data required time                                                          4.536
data arrival time                                                          -9.940
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -5.405


#Path 11
Startpoint: $abc$103055$abc$91961$lo24.Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo485.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clock.inpad[0] (.input)                                           0.000     0.000
$abc$103055$abc$91961$lo24.C[0] (dffsre)                          2.099     2.099
$abc$103055$abc$91961$lo24.Q[0] (dffsre) [clock-to-output]        0.709     2.809
$abc$210711$new_new_n1488__.in[1] (.names)                        1.102     3.911
$abc$210711$new_new_n1488__.out[0] (.names)                       0.170     4.081
$abc$210711$new_new_n2205__.in[4] (.names)                        1.229     5.309
$abc$210711$new_new_n2205__.out[0] (.names)                       0.070     5.379
$abc$210711$new_new_n2214__.in[2] (.names)                        1.120     6.499
$abc$210711$new_new_n2214__.out[0] (.names)                       0.120     6.619
$abc$210711$new_new_n3010__.in[1] (.names)                        0.989     7.608
$abc$210711$new_new_n3010__.out[0] (.names)                       0.110     7.718
$abc$210711$new_new_n3013__.in[5] (.names)                        1.084     8.802
$abc$210711$new_new_n3013__.out[0] (.names)                       0.070     8.872
$abc$106141$li485_li485.in[2] (.names)                            0.748     9.620
$abc$106141$li485_li485.out[0] (.names)                           0.320     9.940
$abc$106141$lo485.D[0] (dffsre)                                   0.000     9.940
data arrival time                                                           9.940

clock clock (rise edge)                                           2.500     2.500
clock source latency                                              0.000     2.500
clock.inpad[0] (.input)                                           0.000     2.500
$abc$106141$lo485.C[0] (dffsre)                                   2.099     4.599
clock uncertainty                                                 0.000     4.599
cell setup time                                                  -0.063     4.536
data required time                                                          4.536
---------------------------------------------------------------------------------
data required time                                                          4.536
data arrival time                                                          -9.940
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -5.405


#Path 12
Startpoint: $abc$103055$abc$91961$lo24.Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo082.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clock.inpad[0] (.input)                                           0.000     0.000
$abc$103055$abc$91961$lo24.C[0] (dffsre)                          2.099     2.099
$abc$103055$abc$91961$lo24.Q[0] (dffsre) [clock-to-output]        0.709     2.809
$abc$210711$new_new_n1488__.in[1] (.names)                        1.102     3.911
$abc$210711$new_new_n1488__.out[0] (.names)                       0.170     4.081
$abc$210711$new_new_n2205__.in[4] (.names)                        1.229     5.309
$abc$210711$new_new_n2205__.out[0] (.names)                       0.070     5.379
$abc$210711$new_new_n2210__.in[1] (.names)                        1.108     6.487
$abc$210711$new_new_n2210__.out[0] (.names)                       0.120     6.607
$abc$210711$new_new_n2950__.in[0] (.names)                        0.881     7.488
$abc$210711$new_new_n2950__.out[0] (.names)                       0.200     7.688
$abc$210711$new_new_n2955__.in[3] (.names)                        1.096     8.784
$abc$210711$new_new_n2955__.out[0] (.names)                       0.070     8.854
$abc$106141$li082_li082.in[3] (.names)                            0.976     9.830
$abc$106141$li082_li082.out[0] (.names)                           0.110     9.940
$abc$106141$lo082.D[0] (dffsre)                                   0.000     9.940
data arrival time                                                           9.940

clock clock (rise edge)                                           2.500     2.500
clock source latency                                              0.000     2.500
clock.inpad[0] (.input)                                           0.000     2.500
$abc$106141$lo082.C[0] (dffsre)                                   2.099     4.599
clock uncertainty                                                 0.000     4.599
cell setup time                                                  -0.063     4.536
data required time                                                          4.536
---------------------------------------------------------------------------------
data required time                                                          4.536
data arrival time                                                          -9.940
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -5.405


#Path 13
Startpoint: $abc$103055$abc$91961$lo24.Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo412.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clock.inpad[0] (.input)                                           0.000     0.000
$abc$103055$abc$91961$lo24.C[0] (dffsre)                          2.099     2.099
$abc$103055$abc$91961$lo24.Q[0] (dffsre) [clock-to-output]        0.709     2.809
$abc$210711$new_new_n1488__.in[1] (.names)                        1.102     3.911
$abc$210711$new_new_n1488__.out[0] (.names)                       0.170     4.081
$abc$210711$new_new_n2205__.in[4] (.names)                        1.229     5.309
$abc$210711$new_new_n2205__.out[0] (.names)                       0.070     5.379
$abc$210711$new_new_n2210__.in[1] (.names)                        1.108     6.487
$abc$210711$new_new_n2210__.out[0] (.names)                       0.120     6.607
$abc$210711$new_new_n2950__.in[0] (.names)                        0.881     7.488
$abc$210711$new_new_n2950__.out[0] (.names)                       0.200     7.688
$abc$210711$new_new_n2955__.in[3] (.names)                        1.096     8.784
$abc$210711$new_new_n2955__.out[0] (.names)                       0.070     8.854
$abc$106141$li412_li412.in[2] (.names)                            0.976     9.830
$abc$106141$li412_li412.out[0] (.names)                           0.110     9.940
$abc$106141$lo412.D[0] (dffsre)                                   0.000     9.940
data arrival time                                                           9.940

clock clock (rise edge)                                           2.500     2.500
clock source latency                                              0.000     2.500
clock.inpad[0] (.input)                                           0.000     2.500
$abc$106141$lo412.C[0] (dffsre)                                   2.099     4.599
clock uncertainty                                                 0.000     4.599
cell setup time                                                  -0.063     4.536
data required time                                                          4.536
---------------------------------------------------------------------------------
data required time                                                          4.536
data arrival time                                                          -9.940
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -5.405


#Path 14
Startpoint: $abc$103055$abc$91961$lo24.Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo039.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clock.inpad[0] (.input)                                           0.000     0.000
$abc$103055$abc$91961$lo24.C[0] (dffsre)                          2.099     2.099
$abc$103055$abc$91961$lo24.Q[0] (dffsre) [clock-to-output]        0.709     2.809
$abc$210711$new_new_n1488__.in[1] (.names)                        1.102     3.911
$abc$210711$new_new_n1488__.out[0] (.names)                       0.170     4.081
$abc$210711$new_new_n2205__.in[4] (.names)                        1.229     5.309
$abc$210711$new_new_n2205__.out[0] (.names)                       0.070     5.379
$abc$210711$new_new_n2214__.in[2] (.names)                        1.120     6.499
$abc$210711$new_new_n2214__.out[0] (.names)                       0.120     6.619
$abc$210711$new_new_n2443__.in[1] (.names)                        0.761     7.380
$abc$210711$new_new_n2443__.out[0] (.names)                       0.320     7.700
$abc$210711$new_new_n2449__.in[5] (.names)                        0.760     8.460
$abc$210711$new_new_n2449__.out[0] (.names)                       0.110     8.570
$abc$106141$li039_li039.in[2] (.names)                            0.988     9.558
$abc$106141$li039_li039.out[0] (.names)                           0.320     9.878
$abc$106141$lo039.D[0] (dffsre)                                   0.000     9.878
data arrival time                                                           9.878

clock clock (rise edge)                                           2.500     2.500
clock source latency                                              0.000     2.500
clock.inpad[0] (.input)                                           0.000     2.500
$abc$106141$lo039.C[0] (dffsre)                                   2.099     4.599
clock uncertainty                                                 0.000     4.599
cell setup time                                                  -0.063     4.536
data required time                                                          4.536
---------------------------------------------------------------------------------
data required time                                                          4.536
data arrival time                                                          -9.878
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -5.343


#Path 15
Startpoint: $abc$103055$abc$91961$lo24.Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo083.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clock.inpad[0] (.input)                                           0.000     0.000
$abc$103055$abc$91961$lo24.C[0] (dffsre)                          2.099     2.099
$abc$103055$abc$91961$lo24.Q[0] (dffsre) [clock-to-output]        0.709     2.809
$abc$210711$new_new_n1488__.in[1] (.names)                        1.102     3.911
$abc$210711$new_new_n1488__.out[0] (.names)                       0.170     4.081
$abc$210711$new_new_n2205__.in[4] (.names)                        1.229     5.309
$abc$210711$new_new_n2205__.out[0] (.names)                       0.070     5.379
$abc$210711$new_new_n2214__.in[2] (.names)                        1.120     6.499
$abc$210711$new_new_n2214__.out[0] (.names)                       0.120     6.619
$abc$210711$new_new_n2443__.in[1] (.names)                        0.761     7.380
$abc$210711$new_new_n2443__.out[0] (.names)                       0.320     7.700
$abc$210711$new_new_n2449__.in[5] (.names)                        0.760     8.460
$abc$210711$new_new_n2449__.out[0] (.names)                       0.110     8.570
$abc$106141$li083_li083.in[4] (.names)                            0.988     9.558
$abc$106141$li083_li083.out[0] (.names)                           0.320     9.878
$abc$106141$lo083.D[0] (dffsre)                                   0.000     9.878
data arrival time                                                           9.878

clock clock (rise edge)                                           2.500     2.500
clock source latency                                              0.000     2.500
clock.inpad[0] (.input)                                           0.000     2.500
$abc$106141$lo083.C[0] (dffsre)                                   2.099     4.599
clock uncertainty                                                 0.000     4.599
cell setup time                                                  -0.063     4.536
data required time                                                          4.536
---------------------------------------------------------------------------------
data required time                                                          4.536
data arrival time                                                          -9.878
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -5.343


#Path 16
Startpoint: $abc$103055$abc$91961$lo24.Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo199.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clock.inpad[0] (.input)                                           0.000     0.000
$abc$103055$abc$91961$lo24.C[0] (dffsre)                          2.099     2.099
$abc$103055$abc$91961$lo24.Q[0] (dffsre) [clock-to-output]        0.709     2.809
$abc$210711$new_new_n1488__.in[1] (.names)                        1.102     3.911
$abc$210711$new_new_n1488__.out[0] (.names)                       0.170     4.081
$abc$210711$new_new_n2205__.in[4] (.names)                        1.229     5.309
$abc$210711$new_new_n2205__.out[0] (.names)                       0.070     5.379
$abc$210711$new_new_n2214__.in[2] (.names)                        1.120     6.499
$abc$210711$new_new_n2214__.out[0] (.names)                       0.120     6.619
$abc$210711$new_new_n2634__.in[1] (.names)                        0.989     7.608
$abc$210711$new_new_n2634__.out[0] (.names)                       0.320     7.928
$abc$210711$new_new_n2639__.in[5] (.names)                        0.868     8.796
$abc$210711$new_new_n2639__.out[0] (.names)                       0.070     8.866
$abc$106141$li199_li199.in[1] (.names)                            0.748     9.614
$abc$106141$li199_li199.out[0] (.names)                           0.260     9.874
$abc$106141$lo199.D[0] (dffsre)                                   0.000     9.874
data arrival time                                                           9.874

clock clock (rise edge)                                           2.500     2.500
clock source latency                                              0.000     2.500
clock.inpad[0] (.input)                                           0.000     2.500
$abc$106141$lo199.C[0] (dffsre)                                   2.099     4.599
clock uncertainty                                                 0.000     4.599
cell setup time                                                  -0.063     4.536
data required time                                                          4.536
---------------------------------------------------------------------------------
data required time                                                          4.536
data arrival time                                                          -9.874
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -5.339


#Path 17
Startpoint: $abc$103311$lo0.Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo306.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                        0.000     0.000
clock.inpad[0] (.input)                                                                     0.000     0.000
$abc$103311$lo0.C[0] (dffsre)                                                               2.099     2.099
$abc$103311$lo0.Q[0] (dffsre) [clock-to-output]                                             0.709     2.809
$abc$210711$new_new_n1484__.in[0] (.names)                                                  1.090     3.899
$abc$210711$new_new_n1484__.out[0] (.names)                                                 0.160     4.059
$abc$104094$abc$95048$abc$83694$abc$70380$li199_li199.in[1] (.names)                        0.760     4.819
$abc$104094$abc$95048$abc$83694$abc$70380$li199_li199.out[0] (.names)                       0.280     5.099
$abc$210711$new_new_n2066__.in[1] (.names)                                                  0.881     5.979
$abc$210711$new_new_n2066__.out[0] (.names)                                                 0.280     6.259
$abc$210711$new_new_n3152__.in[1] (.names)                                                  1.097     7.356
$abc$210711$new_new_n3152__.out[0] (.names)                                                 0.320     7.676
$abc$210711$new_new_n3153__.in[5] (.names)                                                  0.856     8.532
$abc$210711$new_new_n3153__.out[0] (.names)                                                 0.200     8.732
$abc$106141$li306_li306.in[3] (.names)                                                      0.760     9.492
$abc$106141$li306_li306.out[0] (.names)                                                     0.320     9.812
$abc$106141$lo306.D[0] (dffsre)                                                             0.000     9.812
data arrival time                                                                                     9.812

clock clock (rise edge)                                                                     2.500     2.500
clock source latency                                                                        0.000     2.500
clock.inpad[0] (.input)                                                                     0.000     2.500
$abc$106141$lo306.C[0] (dffsre)                                                             2.099     4.599
clock uncertainty                                                                           0.000     4.599
cell setup time                                                                            -0.063     4.536
data required time                                                                                    4.536
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    4.536
data arrival time                                                                                    -9.812
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -5.277


#Path 18
Startpoint: $abc$103055$abc$91961$lo24.Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo108.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clock.inpad[0] (.input)                                           0.000     0.000
$abc$103055$abc$91961$lo24.C[0] (dffsre)                          2.099     2.099
$abc$103055$abc$91961$lo24.Q[0] (dffsre) [clock-to-output]        0.709     2.809
$abc$210711$new_new_n1488__.in[1] (.names)                        1.102     3.911
$abc$210711$new_new_n1488__.out[0] (.names)                       0.170     4.081
$abc$210711$new_new_n2205__.in[4] (.names)                        1.229     5.309
$abc$210711$new_new_n2205__.out[0] (.names)                       0.070     5.379
$abc$210711$new_new_n2206__.in[0] (.names)                        1.216     6.595
$abc$210711$new_new_n2206__.out[0] (.names)                       0.070     6.665
$abc$210711$new_new_n2760__.in[0] (.names)                        0.881     7.546
$abc$210711$new_new_n2760__.out[0] (.names)                       0.070     7.616
$abc$210711$new_new_n2765__.in[2] (.names)                        0.945     8.561
$abc$210711$new_new_n2765__.out[0] (.names)                       0.320     8.881
$abc$106141$li108_li108.in[2] (.names)                            0.748     9.630
$abc$106141$li108_li108.out[0] (.names)                           0.160     9.790
$abc$106141$lo108.D[0] (dffsre)                                   0.000     9.790
data arrival time                                                           9.790

clock clock (rise edge)                                           2.500     2.500
clock source latency                                              0.000     2.500
clock.inpad[0] (.input)                                           0.000     2.500
$abc$106141$lo108.C[0] (dffsre)                                   2.099     4.599
clock uncertainty                                                 0.000     4.599
cell setup time                                                  -0.063     4.536
data required time                                                          4.536
---------------------------------------------------------------------------------
data required time                                                          4.536
data arrival time                                                          -9.790
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -5.254


#Path 19
Startpoint: $abc$103055$abc$91961$lo24.Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo417.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clock.inpad[0] (.input)                                           0.000     0.000
$abc$103055$abc$91961$lo24.C[0] (dffsre)                          2.099     2.099
$abc$103055$abc$91961$lo24.Q[0] (dffsre) [clock-to-output]        0.709     2.809
$abc$210711$new_new_n1488__.in[1] (.names)                        1.102     3.911
$abc$210711$new_new_n1488__.out[0] (.names)                       0.170     4.081
$abc$210711$new_new_n2205__.in[4] (.names)                        1.229     5.309
$abc$210711$new_new_n2205__.out[0] (.names)                       0.070     5.379
$abc$210711$new_new_n2206__.in[0] (.names)                        1.216     6.595
$abc$210711$new_new_n2206__.out[0] (.names)                       0.070     6.665
$abc$210711$new_new_n2760__.in[0] (.names)                        0.881     7.546
$abc$210711$new_new_n2760__.out[0] (.names)                       0.070     7.616
$abc$210711$new_new_n2765__.in[2] (.names)                        0.945     8.561
$abc$210711$new_new_n2765__.out[0] (.names)                       0.320     8.881
$abc$106141$li417_li417.in[1] (.names)                            0.748     9.630
$abc$106141$li417_li417.out[0] (.names)                           0.160     9.790
$abc$106141$lo417.D[0] (dffsre)                                   0.000     9.790
data arrival time                                                           9.790

clock clock (rise edge)                                           2.500     2.500
clock source latency                                              0.000     2.500
clock.inpad[0] (.input)                                           0.000     2.500
$abc$106141$lo417.C[0] (dffsre)                                   2.099     4.599
clock uncertainty                                                 0.000     4.599
cell setup time                                                  -0.063     4.536
data required time                                                          4.536
---------------------------------------------------------------------------------
data required time                                                          4.536
data arrival time                                                          -9.790
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -5.254


#Path 20
Startpoint: $abc$103055$abc$91961$lo24.Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo242.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clock.inpad[0] (.input)                                           0.000     0.000
$abc$103055$abc$91961$lo24.C[0] (dffsre)                          2.099     2.099
$abc$103055$abc$91961$lo24.Q[0] (dffsre) [clock-to-output]        0.709     2.809
$abc$210711$new_new_n1488__.in[1] (.names)                        1.102     3.911
$abc$210711$new_new_n1488__.out[0] (.names)                       0.170     4.081
$abc$210711$new_new_n2205__.in[4] (.names)                        1.229     5.309
$abc$210711$new_new_n2205__.out[0] (.names)                       0.070     5.379
$abc$210711$new_new_n2210__.in[1] (.names)                        1.108     6.487
$abc$210711$new_new_n2210__.out[0] (.names)                       0.120     6.607
$abc$210711$new_new_n2235__.in[0] (.names)                        0.869     7.476
$abc$210711$new_new_n2235__.out[0] (.names)                       0.260     7.736
$abc$210711$new_new_n2240__.in[3] (.names)                        0.868     8.604
$abc$210711$new_new_n2240__.out[0] (.names)                       0.260     8.864
$abc$106141$li242_li242.in[4] (.names)                            0.760     9.624
$abc$106141$li242_li242.out[0] (.names)                           0.160     9.784
$abc$106141$lo242.D[0] (dffsre)                                   0.000     9.784
data arrival time                                                           9.784

clock clock (rise edge)                                           2.500     2.500
clock source latency                                              0.000     2.500
clock.inpad[0] (.input)                                           0.000     2.500
$abc$106141$lo242.C[0] (dffsre)                                   2.099     4.599
clock uncertainty                                                 0.000     4.599
cell setup time                                                  -0.063     4.536
data required time                                                          4.536
---------------------------------------------------------------------------------
data required time                                                          4.536
data arrival time                                                          -9.784
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -5.249


#Path 21
Startpoint: $abc$103055$abc$91961$lo24.Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo030.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clock.inpad[0] (.input)                                           0.000     0.000
$abc$103055$abc$91961$lo24.C[0] (dffsre)                          2.099     2.099
$abc$103055$abc$91961$lo24.Q[0] (dffsre) [clock-to-output]        0.709     2.809
$abc$210711$new_new_n1488__.in[1] (.names)                        1.102     3.911
$abc$210711$new_new_n1488__.out[0] (.names)                       0.170     4.081
$abc$210711$new_new_n2205__.in[4] (.names)                        1.229     5.309
$abc$210711$new_new_n2205__.out[0] (.names)                       0.070     5.379
$abc$210711$new_new_n2210__.in[1] (.names)                        1.108     6.487
$abc$210711$new_new_n2210__.out[0] (.names)                       0.120     6.607
$abc$210711$new_new_n2235__.in[0] (.names)                        0.869     7.476
$abc$210711$new_new_n2235__.out[0] (.names)                       0.260     7.736
$abc$210711$new_new_n2240__.in[3] (.names)                        0.868     8.604
$abc$210711$new_new_n2240__.out[0] (.names)                       0.260     8.864
$abc$106141$li030_li030.in[2] (.names)                            0.760     9.624
$abc$106141$li030_li030.out[0] (.names)                           0.160     9.784
$abc$106141$lo030.D[0] (dffsre)                                   0.000     9.784
data arrival time                                                           9.784

clock clock (rise edge)                                           2.500     2.500
clock source latency                                              0.000     2.500
clock.inpad[0] (.input)                                           0.000     2.500
$abc$106141$lo030.C[0] (dffsre)                                   2.099     4.599
clock uncertainty                                                 0.000     4.599
cell setup time                                                  -0.063     4.536
data required time                                                          4.536
---------------------------------------------------------------------------------
data required time                                                          4.536
data arrival time                                                          -9.784
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -5.249


#Path 22
Startpoint: $abc$103055$abc$91961$lo24.Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo518.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clock.inpad[0] (.input)                                           0.000     0.000
$abc$103055$abc$91961$lo24.C[0] (dffsre)                          2.099     2.099
$abc$103055$abc$91961$lo24.Q[0] (dffsre) [clock-to-output]        0.709     2.809
$abc$210711$new_new_n1488__.in[1] (.names)                        1.102     3.911
$abc$210711$new_new_n1488__.out[0] (.names)                       0.170     4.081
$abc$210711$new_new_n2205__.in[4] (.names)                        1.229     5.309
$abc$210711$new_new_n2205__.out[0] (.names)                       0.070     5.379
$abc$210711$new_new_n2214__.in[2] (.names)                        1.120     6.499
$abc$210711$new_new_n2214__.out[0] (.names)                       0.120     6.619
$abc$210711$new_new_n2625__.in[1] (.names)                        0.989     7.608
$abc$210711$new_new_n2625__.out[0] (.names)                       0.110     7.718
$abc$210711$new_new_n2628__.in[5] (.names)                        0.868     8.586
$abc$210711$new_new_n2628__.out[0] (.names)                       0.070     8.656
$abc$106141$li518_li518.in[4] (.names)                            0.964     9.620
$abc$106141$li518_li518.out[0] (.names)                           0.160     9.780
$abc$106141$lo518.D[0] (dffsre)                                   0.000     9.780
data arrival time                                                           9.780

clock clock (rise edge)                                           2.500     2.500
clock source latency                                              0.000     2.500
clock.inpad[0] (.input)                                           0.000     2.500
$abc$106141$lo518.C[0] (dffsre)                                   2.099     4.599
clock uncertainty                                                 0.000     4.599
cell setup time                                                  -0.063     4.536
data required time                                                          4.536
---------------------------------------------------------------------------------
data required time                                                          4.536
data arrival time                                                          -9.780
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -5.245


#Path 23
Startpoint: $abc$103055$abc$91961$lo24.Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo364.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clock.inpad[0] (.input)                                           0.000     0.000
$abc$103055$abc$91961$lo24.C[0] (dffsre)                          2.099     2.099
$abc$103055$abc$91961$lo24.Q[0] (dffsre) [clock-to-output]        0.709     2.809
$abc$210711$new_new_n1488__.in[1] (.names)                        1.102     3.911
$abc$210711$new_new_n1488__.out[0] (.names)                       0.170     4.081
$abc$210711$new_new_n2205__.in[4] (.names)                        1.229     5.309
$abc$210711$new_new_n2205__.out[0] (.names)                       0.070     5.379
$abc$210711$new_new_n2210__.in[1] (.names)                        1.108     6.487
$abc$210711$new_new_n2210__.out[0] (.names)                       0.120     6.607
$abc$210711$new_new_n2950__.in[0] (.names)                        0.881     7.488
$abc$210711$new_new_n2950__.out[0] (.names)                       0.200     7.688
$abc$210711$new_new_n2955__.in[3] (.names)                        1.096     8.784
$abc$210711$new_new_n2955__.out[0] (.names)                       0.070     8.854
$abc$106141$li364_li364.in[4] (.names)                            0.760     9.614
$abc$106141$li364_li364.out[0] (.names)                           0.160     9.774
$abc$106141$lo364.D[0] (dffsre)                                   0.000     9.774
data arrival time                                                           9.774

clock clock (rise edge)                                           2.500     2.500
clock source latency                                              0.000     2.500
clock.inpad[0] (.input)                                           0.000     2.500
$abc$106141$lo364.C[0] (dffsre)                                   2.099     4.599
clock uncertainty                                                 0.000     4.599
cell setup time                                                  -0.063     4.536
data required time                                                          4.536
---------------------------------------------------------------------------------
data required time                                                          4.536
data arrival time                                                          -9.774
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -5.239


#Path 24
Startpoint: $abc$103311$lo0.Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo295.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                        0.000     0.000
clock.inpad[0] (.input)                                                                     0.000     0.000
$abc$103311$lo0.C[0] (dffsre)                                                               2.099     2.099
$abc$103311$lo0.Q[0] (dffsre) [clock-to-output]                                             0.709     2.809
$abc$210711$new_new_n1484__.in[0] (.names)                                                  1.090     3.899
$abc$210711$new_new_n1484__.out[0] (.names)                                                 0.160     4.059
$abc$104094$abc$95048$abc$83694$abc$70380$li199_li199.in[1] (.names)                        0.760     4.819
$abc$104094$abc$95048$abc$83694$abc$70380$li199_li199.out[0] (.names)                       0.280     5.099
$abc$210711$new_new_n2058__.in[1] (.names)                                                  0.761     5.859
$abc$210711$new_new_n2058__.out[0] (.names)                                                 0.280     6.139
$abc$210711$new_new_n3157__.in[0] (.names)                                                  0.989     7.128
$abc$210711$new_new_n3157__.out[0] (.names)                                                 0.260     7.388
$abc$210711$new_new_n3162__.in[2] (.names)                                                  1.005     8.393
$abc$210711$new_new_n3162__.out[0] (.names)                                                 0.200     8.593
$abc$106141$li295_li295.in[5] (.names)                                                      1.108     9.702
$abc$106141$li295_li295.out[0] (.names)                                                     0.070     9.772
$abc$106141$lo295.D[0] (dffsre)                                                             0.000     9.772
data arrival time                                                                                     9.772

clock clock (rise edge)                                                                     2.500     2.500
clock source latency                                                                        0.000     2.500
clock.inpad[0] (.input)                                                                     0.000     2.500
$abc$106141$lo295.C[0] (dffsre)                                                             2.099     4.599
clock uncertainty                                                                           0.000     4.599
cell setup time                                                                            -0.063     4.536
data required time                                                                                    4.536
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    4.536
data arrival time                                                                                    -9.772
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -5.236


#Path 25
Startpoint: $abc$103055$abc$91961$lo24.Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo121.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clock.inpad[0] (.input)                                           0.000     0.000
$abc$103055$abc$91961$lo24.C[0] (dffsre)                          2.099     2.099
$abc$103055$abc$91961$lo24.Q[0] (dffsre) [clock-to-output]        0.709     2.809
$abc$210711$new_new_n1488__.in[1] (.names)                        1.102     3.911
$abc$210711$new_new_n1488__.out[0] (.names)                       0.170     4.081
$abc$210711$new_new_n2205__.in[4] (.names)                        1.229     5.309
$abc$210711$new_new_n2205__.out[0] (.names)                       0.070     5.379
$abc$210711$new_new_n2210__.in[1] (.names)                        1.108     6.487
$abc$210711$new_new_n2210__.out[0] (.names)                       0.120     6.607
$abc$210711$new_new_n3093__.in[0] (.names)                        0.881     7.488
$abc$210711$new_new_n3093__.out[0] (.names)                       0.320     7.808
$abc$210711$new_new_n3101__.in[3] (.names)                        0.760     8.568
$abc$210711$new_new_n3101__.out[0] (.names)                       0.070     8.638
$abc$106141$li121_li121.in[4] (.names)                            0.868     9.506
$abc$106141$li121_li121.out[0] (.names)                           0.260     9.766
$abc$106141$lo121.D[0] (dffsre)                                   0.000     9.766
data arrival time                                                           9.766

clock clock (rise edge)                                           2.500     2.500
clock source latency                                              0.000     2.500
clock.inpad[0] (.input)                                           0.000     2.500
$abc$106141$lo121.C[0] (dffsre)                                   2.099     4.599
clock uncertainty                                                 0.000     4.599
cell setup time                                                  -0.063     4.536
data required time                                                          4.536
---------------------------------------------------------------------------------
data required time                                                          4.536
data arrival time                                                          -9.766
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -5.231


#Path 26
Startpoint: $abc$103055$abc$91961$lo24.Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo470.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clock.inpad[0] (.input)                                           0.000     0.000
$abc$103055$abc$91961$lo24.C[0] (dffsre)                          2.099     2.099
$abc$103055$abc$91961$lo24.Q[0] (dffsre) [clock-to-output]        0.709     2.809
$abc$210711$new_new_n1488__.in[1] (.names)                        1.102     3.911
$abc$210711$new_new_n1488__.out[0] (.names)                       0.170     4.081
$abc$210711$new_new_n2205__.in[4] (.names)                        1.229     5.309
$abc$210711$new_new_n2205__.out[0] (.names)                       0.070     5.379
$abc$210711$new_new_n2210__.in[1] (.names)                        1.108     6.487
$abc$210711$new_new_n2210__.out[0] (.names)                       0.120     6.607
$abc$210711$new_new_n3093__.in[0] (.names)                        0.881     7.488
$abc$210711$new_new_n3093__.out[0] (.names)                       0.320     7.808
$abc$210711$new_new_n3101__.in[3] (.names)                        0.760     8.568
$abc$210711$new_new_n3101__.out[0] (.names)                       0.070     8.638
$abc$106141$li470_li470.in[4] (.names)                            0.868     9.506
$abc$106141$li470_li470.out[0] (.names)                           0.260     9.766
$abc$106141$lo470.D[0] (dffsre)                                   0.000     9.766
data arrival time                                                           9.766

clock clock (rise edge)                                           2.500     2.500
clock source latency                                              0.000     2.500
clock.inpad[0] (.input)                                           0.000     2.500
$abc$106141$lo470.C[0] (dffsre)                                   2.099     4.599
clock uncertainty                                                 0.000     4.599
cell setup time                                                  -0.063     4.536
data required time                                                          4.536
---------------------------------------------------------------------------------
data required time                                                          4.536
data arrival time                                                          -9.766
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -5.231


#Path 27
Startpoint: $abc$103055$abc$91961$lo24.Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo014.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clock.inpad[0] (.input)                                           0.000     0.000
$abc$103055$abc$91961$lo24.C[0] (dffsre)                          2.099     2.099
$abc$103055$abc$91961$lo24.Q[0] (dffsre) [clock-to-output]        0.709     2.809
$abc$210711$new_new_n1488__.in[1] (.names)                        1.102     3.911
$abc$210711$new_new_n1488__.out[0] (.names)                       0.170     4.081
$abc$210711$new_new_n2205__.in[4] (.names)                        1.229     5.309
$abc$210711$new_new_n2205__.out[0] (.names)                       0.070     5.379
$abc$210711$new_new_n2206__.in[0] (.names)                        1.216     6.595
$abc$210711$new_new_n2206__.out[0] (.names)                       0.070     6.665
$abc$210711$new_new_n2760__.in[0] (.names)                        0.881     7.546
$abc$210711$new_new_n2760__.out[0] (.names)                       0.070     7.616
$abc$210711$new_new_n2765__.in[2] (.names)                        0.945     8.561
$abc$210711$new_new_n2765__.out[0] (.names)                       0.320     8.881
$abc$106141$li014_li014.in[2] (.names)                            0.760     9.642
$abc$106141$li014_li014.out[0] (.names)                           0.110     9.752
$abc$106141$lo014.D[0] (dffsre)                                   0.000     9.752
data arrival time                                                           9.752

clock clock (rise edge)                                           2.500     2.500
clock source latency                                              0.000     2.500
clock.inpad[0] (.input)                                           0.000     2.500
$abc$106141$lo014.C[0] (dffsre)                                   2.099     4.599
clock uncertainty                                                 0.000     4.599
cell setup time                                                  -0.063     4.536
data required time                                                          4.536
---------------------------------------------------------------------------------
data required time                                                          4.536
data arrival time                                                          -9.752
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -5.216


#Path 28
Startpoint: $abc$103311$lo0.Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo292.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                        0.000     0.000
clock.inpad[0] (.input)                                                                     0.000     0.000
$abc$103311$lo0.C[0] (dffsre)                                                               2.099     2.099
$abc$103311$lo0.Q[0] (dffsre) [clock-to-output]                                             0.709     2.809
$abc$210711$new_new_n1484__.in[0] (.names)                                                  1.090     3.899
$abc$210711$new_new_n1484__.out[0] (.names)                                                 0.160     4.059
$abc$104094$abc$95048$abc$83694$abc$70380$li199_li199.in[1] (.names)                        0.760     4.819
$abc$104094$abc$95048$abc$83694$abc$70380$li199_li199.out[0] (.names)                       0.280     5.099
$abc$210711$new_new_n2058__.in[1] (.names)                                                  0.761     5.859
$abc$210711$new_new_n2058__.out[0] (.names)                                                 0.280     6.139
$abc$210711$new_new_n3157__.in[0] (.names)                                                  0.989     7.128
$abc$210711$new_new_n3157__.out[0] (.names)                                                 0.260     7.388
$abc$210711$new_new_n3162__.in[2] (.names)                                                  1.005     8.393
$abc$210711$new_new_n3162__.out[0] (.names)                                                 0.200     8.593
$abc$106141$li292_li292.in[1] (.names)                                                      0.988     9.582
$abc$106141$li292_li292.out[0] (.names)                                                     0.160     9.742
$abc$106141$lo292.D[0] (dffsre)                                                             0.000     9.742
data arrival time                                                                                     9.742

clock clock (rise edge)                                                                     2.500     2.500
clock source latency                                                                        0.000     2.500
clock.inpad[0] (.input)                                                                     0.000     2.500
$abc$106141$lo292.C[0] (dffsre)                                                             2.099     4.599
clock uncertainty                                                                           0.000     4.599
cell setup time                                                                            -0.063     4.536
data required time                                                                                    4.536
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    4.536
data arrival time                                                                                    -9.742
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -5.206


#Path 29
Startpoint: $abc$103055$abc$91961$lo24.Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo360.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clock.inpad[0] (.input)                                           0.000     0.000
$abc$103055$abc$91961$lo24.C[0] (dffsre)                          2.099     2.099
$abc$103055$abc$91961$lo24.Q[0] (dffsre) [clock-to-output]        0.709     2.809
$abc$210711$new_new_n1488__.in[1] (.names)                        1.102     3.911
$abc$210711$new_new_n1488__.out[0] (.names)                       0.170     4.081
$abc$210711$new_new_n2205__.in[4] (.names)                        1.229     5.309
$abc$210711$new_new_n2205__.out[0] (.names)                       0.070     5.379
$abc$210711$new_new_n2214__.in[2] (.names)                        1.120     6.499
$abc$210711$new_new_n2214__.out[0] (.names)                       0.120     6.619
$abc$210711$new_new_n3010__.in[1] (.names)                        0.989     7.608
$abc$210711$new_new_n3010__.out[0] (.names)                       0.110     7.718
$abc$210711$new_new_n3013__.in[5] (.names)                        1.084     8.802
$abc$210711$new_new_n3013__.out[0] (.names)                       0.070     8.872
$abc$106141$li360_li360.in[3] (.names)                            0.748     9.620
$abc$106141$li360_li360.out[0] (.names)                           0.110     9.730
$abc$106141$lo360.D[0] (dffsre)                                   0.000     9.730
data arrival time                                                           9.730

clock clock (rise edge)                                           2.500     2.500
clock source latency                                              0.000     2.500
clock.inpad[0] (.input)                                           0.000     2.500
$abc$106141$lo360.C[0] (dffsre)                                   2.099     4.599
clock uncertainty                                                 0.000     4.599
cell setup time                                                  -0.063     4.536
data required time                                                          4.536
---------------------------------------------------------------------------------
data required time                                                          4.536
data arrival time                                                          -9.730
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -5.195


#Path 30
Startpoint: $abc$103055$abc$91961$lo24.Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo109.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clock.inpad[0] (.input)                                           0.000     0.000
$abc$103055$abc$91961$lo24.C[0] (dffsre)                          2.099     2.099
$abc$103055$abc$91961$lo24.Q[0] (dffsre) [clock-to-output]        0.709     2.809
$abc$210711$new_new_n1488__.in[1] (.names)                        1.102     3.911
$abc$210711$new_new_n1488__.out[0] (.names)                       0.170     4.081
$abc$210711$new_new_n2205__.in[4] (.names)                        1.229     5.309
$abc$210711$new_new_n2205__.out[0] (.names)                       0.070     5.379
$abc$210711$new_new_n2214__.in[2] (.names)                        1.120     6.499
$abc$210711$new_new_n2214__.out[0] (.names)                       0.120     6.619
$abc$210711$new_new_n2217__.in[1] (.names)                        0.869     7.488
$abc$210711$new_new_n2217__.out[0] (.names)                       0.110     7.598
$abc$210711$new_new_n2222__.in[5] (.names)                        0.880     8.478
$abc$210711$new_new_n2222__.out[0] (.names)                       0.160     8.638
$abc$106141$li109_li109.in[3] (.names)                            0.748     9.386
$abc$106141$li109_li109.out[0] (.names)                           0.320     9.706
$abc$106141$lo109.D[0] (dffsre)                                   0.000     9.706
data arrival time                                                           9.706

clock clock (rise edge)                                           2.500     2.500
clock source latency                                              0.000     2.500
clock.inpad[0] (.input)                                           0.000     2.500
$abc$106141$lo109.C[0] (dffsre)                                   2.099     4.599
clock uncertainty                                                 0.000     4.599
cell setup time                                                  -0.063     4.536
data required time                                                          4.536
---------------------------------------------------------------------------------
data required time                                                          4.536
data arrival time                                                          -9.706
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -5.171


#Path 31
Startpoint: $abc$103055$abc$91961$lo24.Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo160.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clock.inpad[0] (.input)                                           0.000     0.000
$abc$103055$abc$91961$lo24.C[0] (dffsre)                          2.099     2.099
$abc$103055$abc$91961$lo24.Q[0] (dffsre) [clock-to-output]        0.709     2.809
$abc$210711$new_new_n1488__.in[1] (.names)                        1.102     3.911
$abc$210711$new_new_n1488__.out[0] (.names)                       0.170     4.081
$abc$210711$new_new_n2205__.in[4] (.names)                        1.229     5.309
$abc$210711$new_new_n2205__.out[0] (.names)                       0.070     5.379
$abc$210711$new_new_n2214__.in[2] (.names)                        1.120     6.499
$abc$210711$new_new_n2214__.out[0] (.names)                       0.120     6.619
$abc$210711$new_new_n2443__.in[1] (.names)                        0.761     7.380
$abc$210711$new_new_n2443__.out[0] (.names)                       0.320     7.700
$abc$210711$new_new_n2449__.in[5] (.names)                        0.760     8.460
$abc$210711$new_new_n2449__.out[0] (.names)                       0.110     8.570
$abc$106141$li160_li160.in[4] (.names)                            0.976     9.546
$abc$106141$li160_li160.out[0] (.names)                           0.160     9.706
$abc$106141$lo160.D[0] (dffsre)                                   0.000     9.706
data arrival time                                                           9.706

clock clock (rise edge)                                           2.500     2.500
clock source latency                                              0.000     2.500
clock.inpad[0] (.input)                                           0.000     2.500
$abc$106141$lo160.C[0] (dffsre)                                   2.099     4.599
clock uncertainty                                                 0.000     4.599
cell setup time                                                  -0.063     4.536
data required time                                                          4.536
---------------------------------------------------------------------------------
data required time                                                          4.536
data arrival time                                                          -9.706
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -5.171


#Path 32
Startpoint: $abc$103055$abc$91961$lo24.Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo049.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clock.inpad[0] (.input)                                           0.000     0.000
$abc$103055$abc$91961$lo24.C[0] (dffsre)                          2.099     2.099
$abc$103055$abc$91961$lo24.Q[0] (dffsre) [clock-to-output]        0.709     2.809
$abc$210711$new_new_n1488__.in[1] (.names)                        1.102     3.911
$abc$210711$new_new_n1488__.out[0] (.names)                       0.170     4.081
$abc$210711$new_new_n2205__.in[4] (.names)                        1.229     5.309
$abc$210711$new_new_n2205__.out[0] (.names)                       0.070     5.379
$abc$210711$new_new_n2206__.in[0] (.names)                        1.216     6.595
$abc$210711$new_new_n2206__.out[0] (.names)                       0.070     6.665
$abc$210711$new_new_n2760__.in[0] (.names)                        0.881     7.546
$abc$210711$new_new_n2760__.out[0] (.names)                       0.070     7.616
$abc$210711$new_new_n2765__.in[2] (.names)                        0.945     8.561
$abc$210711$new_new_n2765__.out[0] (.names)                       0.320     8.881
$abc$106141$li049_li049.in[3] (.names)                            0.748     9.630
$abc$106141$li049_li049.out[0] (.names)                           0.070     9.700
$abc$106141$lo049.D[0] (dffsre)                                   0.000     9.700
data arrival time                                                           9.700

clock clock (rise edge)                                           2.500     2.500
clock source latency                                              0.000     2.500
clock.inpad[0] (.input)                                           0.000     2.500
$abc$106141$lo049.C[0] (dffsre)                                   2.099     4.599
clock uncertainty                                                 0.000     4.599
cell setup time                                                  -0.063     4.536
data required time                                                          4.536
---------------------------------------------------------------------------------
data required time                                                          4.536
data arrival time                                                          -9.700
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -5.164


#Path 33
Startpoint: $abc$103055$abc$91961$lo24.Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo362.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clock.inpad[0] (.input)                                           0.000     0.000
$abc$103055$abc$91961$lo24.C[0] (dffsre)                          2.099     2.099
$abc$103055$abc$91961$lo24.Q[0] (dffsre) [clock-to-output]        0.709     2.809
$abc$210711$new_new_n1488__.in[1] (.names)                        1.102     3.911
$abc$210711$new_new_n1488__.out[0] (.names)                       0.170     4.081
$abc$210711$new_new_n2205__.in[4] (.names)                        1.229     5.309
$abc$210711$new_new_n2205__.out[0] (.names)                       0.070     5.379
$abc$210711$new_new_n2214__.in[2] (.names)                        1.120     6.499
$abc$210711$new_new_n2214__.out[0] (.names)                       0.120     6.619
$abc$210711$new_new_n2432__.in[1] (.names)                        0.989     7.608
$abc$210711$new_new_n2432__.out[0] (.names)                       0.320     7.928
$abc$210711$new_new_n2437__.in[5] (.names)                        0.363     8.291
$abc$210711$new_new_n2437__.out[0] (.names)                       0.320     8.611
$abc$106141$li362_li362.in[2] (.names)                            0.760     9.371
$abc$106141$li362_li362.out[0] (.names)                           0.320     9.691
$abc$106141$lo362.D[0] (dffsre)                                   0.000     9.691
data arrival time                                                           9.691

clock clock (rise edge)                                           2.500     2.500
clock source latency                                              0.000     2.500
clock.inpad[0] (.input)                                           0.000     2.500
$abc$106141$lo362.C[0] (dffsre)                                   2.099     4.599
clock uncertainty                                                 0.000     4.599
cell setup time                                                  -0.063     4.536
data required time                                                          4.536
---------------------------------------------------------------------------------
data required time                                                          4.536
data arrival time                                                          -9.691
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -5.155


#Path 34
Startpoint: $abc$103311$lo0.Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo285.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                        0.000     0.000
clock.inpad[0] (.input)                                                                     0.000     0.000
$abc$103311$lo0.C[0] (dffsre)                                                               2.099     2.099
$abc$103311$lo0.Q[0] (dffsre) [clock-to-output]                                             0.709     2.809
$abc$210711$new_new_n1484__.in[0] (.names)                                                  1.090     3.899
$abc$210711$new_new_n1484__.out[0] (.names)                                                 0.160     4.059
$abc$104094$abc$95048$abc$83694$abc$70380$li199_li199.in[1] (.names)                        0.760     4.819
$abc$104094$abc$95048$abc$83694$abc$70380$li199_li199.out[0] (.names)                       0.280     5.099
$abc$210711$new_new_n2058__.in[1] (.names)                                                  0.761     5.859
$abc$210711$new_new_n2058__.out[0] (.names)                                                 0.280     6.139
$abc$210711$new_new_n3157__.in[0] (.names)                                                  0.989     7.128
$abc$210711$new_new_n3157__.out[0] (.names)                                                 0.260     7.388
$abc$210711$new_new_n3162__.in[2] (.names)                                                  1.005     8.393
$abc$210711$new_new_n3162__.out[0] (.names)                                                 0.200     8.593
$abc$106141$li285_li285.in[1] (.names)                                                      0.748     9.342
$abc$106141$li285_li285.out[0] (.names)                                                     0.320     9.662
$abc$106141$lo285.D[0] (dffsre)                                                             0.000     9.662
data arrival time                                                                                     9.662

clock clock (rise edge)                                                                     2.500     2.500
clock source latency                                                                        0.000     2.500
clock.inpad[0] (.input)                                                                     0.000     2.500
$abc$106141$lo285.C[0] (dffsre)                                                             2.099     4.599
clock uncertainty                                                                           0.000     4.599
cell setup time                                                                            -0.063     4.536
data required time                                                                                    4.536
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    4.536
data arrival time                                                                                    -9.662
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -5.126


#Path 35
Startpoint: $abc$103311$lo0.Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo311.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                        0.000     0.000
clock.inpad[0] (.input)                                                                     0.000     0.000
$abc$103311$lo0.C[0] (dffsre)                                                               2.099     2.099
$abc$103311$lo0.Q[0] (dffsre) [clock-to-output]                                             0.709     2.809
$abc$210711$new_new_n1484__.in[0] (.names)                                                  1.090     3.899
$abc$210711$new_new_n1484__.out[0] (.names)                                                 0.160     4.059
$abc$104094$abc$95048$abc$83694$abc$70380$li199_li199.in[1] (.names)                        0.760     4.819
$abc$104094$abc$95048$abc$83694$abc$70380$li199_li199.out[0] (.names)                       0.280     5.099
$abc$210711$new_new_n2071__.in[0] (.names)                                                  0.881     5.979
$abc$210711$new_new_n2071__.out[0] (.names)                                                 0.280     6.259
$abc$210711$new_new_n2897__.in[0] (.names)                                                  1.001     7.260
$abc$210711$new_new_n2897__.out[0] (.names)                                                 0.260     7.520
$abc$210711$new_new_n2900__.in[4] (.names)                                                  0.868     8.388
$abc$210711$new_new_n2900__.out[0] (.names)                                                 0.200     8.588
$abc$106141$li311_li311.in[2] (.names)                                                      0.748     9.336
$abc$106141$li311_li311.out[0] (.names)                                                     0.320     9.656
$abc$106141$lo311.D[0] (dffsre)                                                             0.000     9.656
data arrival time                                                                                     9.656

clock clock (rise edge)                                                                     2.500     2.500
clock source latency                                                                        0.000     2.500
clock.inpad[0] (.input)                                                                     0.000     2.500
$abc$106141$lo311.C[0] (dffsre)                                                             2.099     4.599
clock uncertainty                                                                           0.000     4.599
cell setup time                                                                            -0.063     4.536
data required time                                                                                    4.536
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    4.536
data arrival time                                                                                    -9.656
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -5.121


#Path 36
Startpoint: $abc$103311$lo0.Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo301.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                        0.000     0.000
clock.inpad[0] (.input)                                                                     0.000     0.000
$abc$103311$lo0.C[0] (dffsre)                                                               2.099     2.099
$abc$103311$lo0.Q[0] (dffsre) [clock-to-output]                                             0.709     2.809
$abc$210711$new_new_n1484__.in[0] (.names)                                                  1.090     3.899
$abc$210711$new_new_n1484__.out[0] (.names)                                                 0.160     4.059
$abc$104094$abc$95048$abc$83694$abc$70380$li199_li199.in[1] (.names)                        0.760     4.819
$abc$104094$abc$95048$abc$83694$abc$70380$li199_li199.out[0] (.names)                       0.280     5.099
$abc$210711$new_new_n2071__.in[0] (.names)                                                  0.881     5.979
$abc$210711$new_new_n2071__.out[0] (.names)                                                 0.280     6.259
$abc$210711$new_new_n2072__.in[0] (.names)                                                  0.761     7.020
$abc$210711$new_new_n2072__.out[0] (.names)                                                 0.320     7.340
$abc$210711$new_new_n2076__.in[4] (.names)                                                  0.895     8.235
$abc$210711$new_new_n2076__.out[0] (.names)                                                 0.320     8.555
$abc$106141$li301_li301.in[2] (.names)                                                      0.748     9.304
$abc$106141$li301_li301.out[0] (.names)                                                     0.320     9.624
$abc$106141$lo301.D[0] (dffsre)                                                             0.000     9.624
data arrival time                                                                                     9.624

clock clock (rise edge)                                                                     2.500     2.500
clock source latency                                                                        0.000     2.500
clock.inpad[0] (.input)                                                                     0.000     2.500
$abc$106141$lo301.C[0] (dffsre)                                                             2.099     4.599
clock uncertainty                                                                           0.000     4.599
cell setup time                                                                            -0.063     4.536
data required time                                                                                    4.536
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    4.536
data arrival time                                                                                    -9.624
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -5.088


#Path 37
Startpoint: $abc$103055$abc$91961$lo24.Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo431.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clock.inpad[0] (.input)                                           0.000     0.000
$abc$103055$abc$91961$lo24.C[0] (dffsre)                          2.099     2.099
$abc$103055$abc$91961$lo24.Q[0] (dffsre) [clock-to-output]        0.709     2.809
$abc$210711$new_new_n1488__.in[1] (.names)                        1.102     3.911
$abc$210711$new_new_n1488__.out[0] (.names)                       0.170     4.081
$abc$210711$new_new_n2205__.in[4] (.names)                        1.229     5.309
$abc$210711$new_new_n2205__.out[0] (.names)                       0.070     5.379
$abc$210711$new_new_n2214__.in[2] (.names)                        1.120     6.499
$abc$210711$new_new_n2214__.out[0] (.names)                       0.120     6.619
$abc$210711$new_new_n3086__.in[1] (.names)                        0.869     7.488
$abc$210711$new_new_n3086__.out[0] (.names)                       0.320     7.808
$abc$210711$new_new_n3089__.in[5] (.names)                        0.363     8.171
$abc$210711$new_new_n3089__.out[0] (.names)                       0.320     8.491
$abc$106141$li431_li431.in[1] (.names)                            0.868     9.359
$abc$106141$li431_li431.out[0] (.names)                           0.260     9.619
$abc$106141$lo431.D[0] (dffsre)                                   0.000     9.619
data arrival time                                                           9.619

clock clock (rise edge)                                           2.500     2.500
clock source latency                                              0.000     2.500
clock.inpad[0] (.input)                                           0.000     2.500
$abc$106141$lo431.C[0] (dffsre)                                   2.099     4.599
clock uncertainty                                                 0.000     4.599
cell setup time                                                  -0.063     4.536
data required time                                                          4.536
---------------------------------------------------------------------------------
data required time                                                          4.536
data arrival time                                                          -9.619
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -5.083


#Path 38
Startpoint: $abc$103055$abc$91961$lo24.Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo530.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clock (rise edge)                                           0.000     0.000
clock source latency                                              0.000     0.000
clock.inpad[0] (.input)                                           0.000     0.000
$abc$103055$abc$91961$lo24.C[0] (dffsre)                          2.099     2.099
$abc$103055$abc$91961$lo24.Q[0] (dffsre) [clock-to-output]        0.709     2.809
$abc$210711$new_new_n1488__.in[1] (.names)                        1.102     3.911
$abc$210711$new_new_n1488__.out[0] (.names)                       0.170     4.081
$abc$210711$new_new_n2205__.in[4] (.names)                        1.229     5.309
$abc$210711$new_new_n2205__.out[0] (.names)                       0.070     5.379
$abc$210711$new_new_n2210__.in[1] (.names)                        1.108     6.487
$abc$210711$new_new_n2210__.out[0] (.names)                       0.120     6.607
$abc$210711$new_new_n3063__.in[0] (.names)                        0.869     7.476
$abc$210711$new_new_n3063__.out[0] (.names)                       0.260     7.736
$abc$210711$new_new_n3068__.in[3] (.names)                        0.640     8.376
$abc$210711$new_new_n3068__.out[0] (.names)                       0.110     8.486
$abc$106141$li530_li530.in[0] (.names)                            0.868     9.354
$abc$106141$li530_li530.out[0] (.names)                           0.260     9.614
$abc$106141$lo530.D[0] (dffsre)                                   0.000     9.614
data arrival time                                                           9.614

clock clock (rise edge)                                           2.500     2.500
clock source latency                                              0.000     2.500
clock.inpad[0] (.input)                                           0.000     2.500
$abc$106141$lo530.C[0] (dffsre)                                   2.099     4.599
clock uncertainty                                                 0.000     4.599
cell setup time                                                  -0.063     4.536
data required time                                                          4.536
---------------------------------------------------------------------------------
data required time                                                          4.536
data arrival time                                                          -9.614
---------------------------------------------------------------------------------
slack (VIOLATED)                                                           -5.079


#Path 39
Startpoint: $abc$103311$lo0.Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo280.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                        0.000     0.000
clock.inpad[0] (.input)                                                                     0.000     0.000
$abc$103311$lo0.C[0] (dffsre)                                                               2.099     2.099
$abc$103311$lo0.Q[0] (dffsre) [clock-to-output]                                             0.709     2.809
$abc$210711$new_new_n1484__.in[0] (.names)                                                  1.090     3.899
$abc$210711$new_new_n1484__.out[0] (.names)                                                 0.160     4.059
$abc$104094$abc$95048$abc$83694$abc$70380$li199_li199.in[1] (.names)                        0.760     4.819
$abc$104094$abc$95048$abc$83694$abc$70380$li199_li199.out[0] (.names)                       0.280     5.099
$abc$210711$new_new_n2066__.in[1] (.names)                                                  0.881     5.979
$abc$210711$new_new_n2066__.out[0] (.names)                                                 0.280     6.259
$abc$210711$new_new_n2849__.in[1] (.names)                                                  1.109     7.368
$abc$210711$new_new_n2849__.out[0] (.names)                                                 0.320     7.688
$abc$210711$new_new_n2850__.in[5] (.names)                                                  0.868     8.556
$abc$210711$new_new_n2850__.out[0] (.names)                                                 0.200     8.756
$abc$106141$li280_li280.in[4] (.names)                                                      0.748     9.504
$abc$106141$li280_li280.out[0] (.names)                                                     0.110     9.614
$abc$106141$lo280.D[0] (dffsre)                                                             0.000     9.614
data arrival time                                                                                     9.614

clock clock (rise edge)                                                                     2.500     2.500
clock source latency                                                                        0.000     2.500
clock.inpad[0] (.input)                                                                     0.000     2.500
$abc$106141$lo280.C[0] (dffsre)                                                             2.099     4.599
clock uncertainty                                                                           0.000     4.599
cell setup time                                                                            -0.063     4.536
data required time                                                                                    4.536
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    4.536
data arrival time                                                                                    -9.614
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -5.079


#Path 40
Startpoint: $abc$103311$lo0.Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo303.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                        0.000     0.000
clock.inpad[0] (.input)                                                                     0.000     0.000
$abc$103311$lo0.C[0] (dffsre)                                                               2.099     2.099
$abc$103311$lo0.Q[0] (dffsre) [clock-to-output]                                             0.709     2.809
$abc$210711$new_new_n1484__.in[0] (.names)                                                  1.090     3.899
$abc$210711$new_new_n1484__.out[0] (.names)                                                 0.160     4.059
$abc$104094$abc$95048$abc$83694$abc$70380$li199_li199.in[1] (.names)                        0.760     4.819
$abc$104094$abc$95048$abc$83694$abc$70380$li199_li199.out[0] (.names)                       0.280     5.099
$abc$210711$new_new_n2071__.in[0] (.names)                                                  0.881     5.979
$abc$210711$new_new_n2071__.out[0] (.names)                                                 0.280     6.259
$abc$210711$new_new_n2072__.in[0] (.names)                                                  0.761     7.020
$abc$210711$new_new_n2072__.out[0] (.names)                                                 0.320     7.340
$abc$210711$new_new_n2076__.in[4] (.names)                                                  0.895     8.235
$abc$210711$new_new_n2076__.out[0] (.names)                                                 0.320     8.555
$abc$106141$li303_li303.in[4] (.names)                                                      0.868     9.424
$abc$106141$li303_li303.out[0] (.names)                                                     0.160     9.584
$abc$106141$lo303.D[0] (dffsre)                                                             0.000     9.584
data arrival time                                                                                     9.584

clock clock (rise edge)                                                                     2.500     2.500
clock source latency                                                                        0.000     2.500
clock.inpad[0] (.input)                                                                     0.000     2.500
$abc$106141$lo303.C[0] (dffsre)                                                             2.099     4.599
clock uncertainty                                                                           0.000     4.599
cell setup time                                                                            -0.063     4.536
data required time                                                                                    4.536
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    4.536
data arrival time                                                                                    -9.584
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -5.048


#Path 41
Startpoint: $abc$103311$lo0.Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo298.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                        0.000     0.000
clock.inpad[0] (.input)                                                                     0.000     0.000
$abc$103311$lo0.C[0] (dffsre)                                                               2.099     2.099
$abc$103311$lo0.Q[0] (dffsre) [clock-to-output]                                             0.709     2.809
$abc$210711$new_new_n1484__.in[0] (.names)                                                  1.090     3.899
$abc$210711$new_new_n1484__.out[0] (.names)                                                 0.160     4.059
$abc$104094$abc$95048$abc$83694$abc$70380$li199_li199.in[1] (.names)                        0.760     4.819
$abc$104094$abc$95048$abc$83694$abc$70380$li199_li199.out[0] (.names)                       0.280     5.099
$abc$210711$new_new_n2071__.in[0] (.names)                                                  0.881     5.979
$abc$210711$new_new_n2071__.out[0] (.names)                                                 0.280     6.259
$abc$210711$new_new_n2829__.in[0] (.names)                                                  0.869     7.128
$abc$210711$new_new_n2829__.out[0] (.names)                                                 0.070     7.198
$abc$210711$new_new_n2832__.in[4] (.names)                                                  1.096     8.294
$abc$210711$new_new_n2832__.out[0] (.names)                                                 0.200     8.494
$abc$106141$li298_li298.in[3] (.names)                                                      0.760     9.254
$abc$106141$li298_li298.out[0] (.names)                                                     0.320     9.574
$abc$106141$lo298.D[0] (dffsre)                                                             0.000     9.574
data arrival time                                                                                     9.574

clock clock (rise edge)                                                                     2.500     2.500
clock source latency                                                                        0.000     2.500
clock.inpad[0] (.input)                                                                     0.000     2.500
$abc$106141$lo298.C[0] (dffsre)                                                             2.099     4.599
clock uncertainty                                                                           0.000     4.599
cell setup time                                                                            -0.063     4.536
data required time                                                                                    4.536
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    4.536
data arrival time                                                                                    -9.574
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -5.039


#Path 42
Startpoint: $abc$103311$lo0.Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo293.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                        0.000     0.000
clock.inpad[0] (.input)                                                                     0.000     0.000
$abc$103311$lo0.C[0] (dffsre)                                                               2.099     2.099
$abc$103311$lo0.Q[0] (dffsre) [clock-to-output]                                             0.709     2.809
$abc$210711$new_new_n1484__.in[0] (.names)                                                  1.090     3.899
$abc$210711$new_new_n1484__.out[0] (.names)                                                 0.160     4.059
$abc$104094$abc$95048$abc$83694$abc$70380$li199_li199.in[1] (.names)                        0.760     4.819
$abc$104094$abc$95048$abc$83694$abc$70380$li199_li199.out[0] (.names)                       0.280     5.099
$abc$210711$new_new_n2071__.in[0] (.names)                                                  0.881     5.979
$abc$210711$new_new_n2071__.out[0] (.names)                                                 0.280     6.259
$abc$210711$new_new_n2829__.in[0] (.names)                                                  0.869     7.128
$abc$210711$new_new_n2829__.out[0] (.names)                                                 0.070     7.198
$abc$210711$new_new_n2832__.in[4] (.names)                                                  1.096     8.294
$abc$210711$new_new_n2832__.out[0] (.names)                                                 0.200     8.494
$abc$106141$li293_li293.in[1] (.names)                                                      0.760     9.254
$abc$106141$li293_li293.out[0] (.names)                                                     0.320     9.574
$abc$106141$lo293.D[0] (dffsre)                                                             0.000     9.574
data arrival time                                                                                     9.574

clock clock (rise edge)                                                                     2.500     2.500
clock source latency                                                                        0.000     2.500
clock.inpad[0] (.input)                                                                     0.000     2.500
$abc$106141$lo293.C[0] (dffsre)                                                             2.099     4.599
clock uncertainty                                                                           0.000     4.599
cell setup time                                                                            -0.063     4.536
data required time                                                                                    4.536
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    4.536
data arrival time                                                                                    -9.574
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -5.039


#Path 43
Startpoint: $abc$103311$lo0.Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo287.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                        0.000     0.000
clock.inpad[0] (.input)                                                                     0.000     0.000
$abc$103311$lo0.C[0] (dffsre)                                                               2.099     2.099
$abc$103311$lo0.Q[0] (dffsre) [clock-to-output]                                             0.709     2.809
$abc$210711$new_new_n1484__.in[0] (.names)                                                  1.090     3.899
$abc$210711$new_new_n1484__.out[0] (.names)                                                 0.160     4.059
$abc$104094$abc$95048$abc$83694$abc$70380$li199_li199.in[1] (.names)                        0.760     4.819
$abc$104094$abc$95048$abc$83694$abc$70380$li199_li199.out[0] (.names)                       0.280     5.099
$abc$210711$new_new_n2071__.in[0] (.names)                                                  0.881     5.979
$abc$210711$new_new_n2071__.out[0] (.names)                                                 0.280     6.259
$abc$210711$new_new_n2566__.in[0] (.names)                                                  0.989     7.248
$abc$210711$new_new_n2566__.out[0] (.names)                                                 0.160     7.408
$abc$210711$new_new_n2569__.in[4] (.names)                                                  0.628     8.036
$abc$210711$new_new_n2569__.out[0] (.names)                                                 0.200     8.236
$abc$106141$li287_li287.in[3] (.names)                                                      0.988     9.224
$abc$106141$li287_li287.out[0] (.names)                                                     0.320     9.544
$abc$106141$lo287.D[0] (dffsre)                                                             0.000     9.544
data arrival time                                                                                     9.544

clock clock (rise edge)                                                                     2.500     2.500
clock source latency                                                                        0.000     2.500
clock.inpad[0] (.input)                                                                     0.000     2.500
$abc$106141$lo287.C[0] (dffsre)                                                             2.099     4.599
clock uncertainty                                                                           0.000     4.599
cell setup time                                                                            -0.063     4.536
data required time                                                                                    4.536
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    4.536
data arrival time                                                                                    -9.544
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -5.009


#Path 44
Startpoint: $abc$103311$lo0.Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo309.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                        0.000     0.000
clock.inpad[0] (.input)                                                                     0.000     0.000
$abc$103311$lo0.C[0] (dffsre)                                                               2.099     2.099
$abc$103311$lo0.Q[0] (dffsre) [clock-to-output]                                             0.709     2.809
$abc$210711$new_new_n1484__.in[0] (.names)                                                  1.090     3.899
$abc$210711$new_new_n1484__.out[0] (.names)                                                 0.160     4.059
$abc$104094$abc$95048$abc$83694$abc$70380$li199_li199.in[1] (.names)                        0.760     4.819
$abc$104094$abc$95048$abc$83694$abc$70380$li199_li199.out[0] (.names)                       0.280     5.099
$abc$210711$new_new_n2071__.in[0] (.names)                                                  0.881     5.979
$abc$210711$new_new_n2071__.out[0] (.names)                                                 0.280     6.259
$abc$210711$new_new_n2566__.in[0] (.names)                                                  0.989     7.248
$abc$210711$new_new_n2566__.out[0] (.names)                                                 0.160     7.408
$abc$210711$new_new_n2569__.in[4] (.names)                                                  0.628     8.036
$abc$210711$new_new_n2569__.out[0] (.names)                                                 0.200     8.236
$abc$106141$li309_li309.in[3] (.names)                                                      0.988     9.224
$abc$106141$li309_li309.out[0] (.names)                                                     0.320     9.544
$abc$106141$lo309.D[0] (dffsre)                                                             0.000     9.544
data arrival time                                                                                     9.544

clock clock (rise edge)                                                                     2.500     2.500
clock source latency                                                                        0.000     2.500
clock.inpad[0] (.input)                                                                     0.000     2.500
$abc$106141$lo309.C[0] (dffsre)                                                             2.099     4.599
clock uncertainty                                                                           0.000     4.599
cell setup time                                                                            -0.063     4.536
data required time                                                                                    4.536
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    4.536
data arrival time                                                                                    -9.544
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -5.009


#Path 45
Startpoint: $abc$103311$lo0.Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo192.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                        0.000     0.000
clock.inpad[0] (.input)                                                                     0.000     0.000
$abc$103311$lo0.C[0] (dffsre)                                                               2.099     2.099
$abc$103311$lo0.Q[0] (dffsre) [clock-to-output]                                             0.709     2.809
$abc$210711$new_new_n1484__.in[0] (.names)                                                  1.090     3.899
$abc$210711$new_new_n1484__.out[0] (.names)                                                 0.160     4.059
$abc$104094$abc$95048$abc$83694$abc$70380$li199_li199.in[1] (.names)                        0.760     4.819
$abc$104094$abc$95048$abc$83694$abc$70380$li199_li199.out[0] (.names)                       0.280     5.099
$abc$210711$new_new_n2071__.in[0] (.names)                                                  0.881     5.979
$abc$210711$new_new_n2071__.out[0] (.names)                                                 0.280     6.259
$abc$210711$new_new_n2566__.in[0] (.names)                                                  0.989     7.248
$abc$210711$new_new_n2566__.out[0] (.names)                                                 0.160     7.408
$abc$210711$new_new_n2569__.in[4] (.names)                                                  0.628     8.036
$abc$210711$new_new_n2569__.out[0] (.names)                                                 0.200     8.236
$abc$106141$li192_li192.in[2] (.names)                                                      0.988     9.224
$abc$106141$li192_li192.out[0] (.names)                                                     0.320     9.544
$abc$106141$lo192.D[0] (dffsre)                                                             0.000     9.544
data arrival time                                                                                     9.544

clock clock (rise edge)                                                                     2.500     2.500
clock source latency                                                                        0.000     2.500
clock.inpad[0] (.input)                                                                     0.000     2.500
$abc$106141$lo192.C[0] (dffsre)                                                             2.099     4.599
clock uncertainty                                                                           0.000     4.599
cell setup time                                                                            -0.063     4.536
data required time                                                                                    4.536
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    4.536
data arrival time                                                                                    -9.544
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -5.009


#Path 46
Startpoint: $abc$103311$lo0.Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo288.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                        0.000     0.000
clock.inpad[0] (.input)                                                                     0.000     0.000
$abc$103311$lo0.C[0] (dffsre)                                                               2.099     2.099
$abc$103311$lo0.Q[0] (dffsre) [clock-to-output]                                             0.709     2.809
$abc$210711$new_new_n1484__.in[0] (.names)                                                  1.090     3.899
$abc$210711$new_new_n1484__.out[0] (.names)                                                 0.160     4.059
$abc$104094$abc$95048$abc$83694$abc$70380$li199_li199.in[1] (.names)                        0.760     4.819
$abc$104094$abc$95048$abc$83694$abc$70380$li199_li199.out[0] (.names)                       0.280     5.099
$abc$210711$new_new_n2064__.in[1] (.names)                                                  0.881     5.979
$abc$210711$new_new_n2064__.out[0] (.names)                                                 0.280     6.259
$abc$210711$new_new_n2150__.in[2] (.names)                                                  0.881     7.140
$abc$210711$new_new_n2150__.out[0] (.names)                                                 0.320     7.460
$abc$210711$new_new_n2153__.in[5] (.names)                                                  0.856     8.316
$abc$210711$new_new_n2153__.out[0] (.names)                                                 0.110     8.426
$abc$106141$li288_li288.in[5] (.names)                                                      0.856     9.282
$abc$106141$li288_li288.out[0] (.names)                                                     0.260     9.542
$abc$106141$lo288.D[0] (dffsre)                                                             0.000     9.542
data arrival time                                                                                     9.542

clock clock (rise edge)                                                                     2.500     2.500
clock source latency                                                                        0.000     2.500
clock.inpad[0] (.input)                                                                     0.000     2.500
$abc$106141$lo288.C[0] (dffsre)                                                             2.099     4.599
clock uncertainty                                                                           0.000     4.599
cell setup time                                                                            -0.063     4.536
data required time                                                                                    4.536
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    4.536
data arrival time                                                                                    -9.542
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -5.007


#Path 47
Startpoint: $abc$103311$lo0.Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo304.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                        0.000     0.000
clock.inpad[0] (.input)                                                                     0.000     0.000
$abc$103311$lo0.C[0] (dffsre)                                                               2.099     2.099
$abc$103311$lo0.Q[0] (dffsre) [clock-to-output]                                             0.709     2.809
$abc$210711$new_new_n1484__.in[0] (.names)                                                  1.090     3.899
$abc$210711$new_new_n1484__.out[0] (.names)                                                 0.160     4.059
$abc$104094$abc$95048$abc$83694$abc$70380$li199_li199.in[1] (.names)                        0.760     4.819
$abc$104094$abc$95048$abc$83694$abc$70380$li199_li199.out[0] (.names)                       0.280     5.099
$abc$210711$new_new_n2058__.in[1] (.names)                                                  0.761     5.859
$abc$210711$new_new_n2058__.out[0] (.names)                                                 0.280     6.139
$abc$210711$new_new_n2173__.in[0] (.names)                                                  0.869     7.008
$abc$210711$new_new_n2173__.out[0] (.names)                                                 0.320     7.328
$abc$210711$new_new_n2180__.in[2] (.names)                                                  0.868     8.196
$abc$210711$new_new_n2180__.out[0] (.names)                                                 0.200     8.396
$abc$106141$li304_li304.in[3] (.names)                                                      0.868     9.264
$abc$106141$li304_li304.out[0] (.names)                                                     0.260     9.524
$abc$106141$lo304.D[0] (dffsre)                                                             0.000     9.524
data arrival time                                                                                     9.524

clock clock (rise edge)                                                                     2.500     2.500
clock source latency                                                                        0.000     2.500
clock.inpad[0] (.input)                                                                     0.000     2.500
$abc$106141$lo304.C[0] (dffsre)                                                             2.099     4.599
clock uncertainty                                                                           0.000     4.599
cell setup time                                                                            -0.063     4.536
data required time                                                                                    4.536
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    4.536
data arrival time                                                                                    -9.524
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -4.989


#Path 48
Startpoint: $abc$103311$lo0.Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo305.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                        0.000     0.000
clock.inpad[0] (.input)                                                                     0.000     0.000
$abc$103311$lo0.C[0] (dffsre)                                                               2.099     2.099
$abc$103311$lo0.Q[0] (dffsre) [clock-to-output]                                             0.709     2.809
$abc$210711$new_new_n1484__.in[0] (.names)                                                  1.090     3.899
$abc$210711$new_new_n1484__.out[0] (.names)                                                 0.160     4.059
$abc$104094$abc$95048$abc$83694$abc$70380$li199_li199.in[1] (.names)                        0.760     4.819
$abc$104094$abc$95048$abc$83694$abc$70380$li199_li199.out[0] (.names)                       0.280     5.099
$abc$210711$new_new_n2069__.in[0] (.names)                                                  0.881     5.979
$abc$210711$new_new_n2069__.out[0] (.names)                                                 0.170     6.149
$abc$210711$new_new_n3209__.in[1] (.names)                                                  0.881     7.030
$abc$210711$new_new_n3209__.out[0] (.names)                                                 0.320     7.350
$abc$210711$new_new_n3210__.in[4] (.names)                                                  0.868     8.218
$abc$210711$new_new_n3210__.out[0] (.names)                                                 0.200     8.418
$abc$106141$li305_li305.in[3] (.names)                                                      0.760     9.178
$abc$106141$li305_li305.out[0] (.names)                                                     0.320     9.498
$abc$106141$lo305.D[0] (dffsre)                                                             0.000     9.498
data arrival time                                                                                     9.498

clock clock (rise edge)                                                                     2.500     2.500
clock source latency                                                                        0.000     2.500
clock.inpad[0] (.input)                                                                     0.000     2.500
$abc$106141$lo305.C[0] (dffsre)                                                             2.099     4.599
clock uncertainty                                                                           0.000     4.599
cell setup time                                                                            -0.063     4.536
data required time                                                                                    4.536
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    4.536
data arrival time                                                                                    -9.498
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -4.963


#Path 49
Startpoint: $abc$103311$lo0.Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo302.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                        0.000     0.000
clock.inpad[0] (.input)                                                                     0.000     0.000
$abc$103311$lo0.C[0] (dffsre)                                                               2.099     2.099
$abc$103311$lo0.Q[0] (dffsre) [clock-to-output]                                             0.709     2.809
$abc$210711$new_new_n1484__.in[0] (.names)                                                  1.090     3.899
$abc$210711$new_new_n1484__.out[0] (.names)                                                 0.160     4.059
$abc$104094$abc$95048$abc$83694$abc$70380$li199_li199.in[1] (.names)                        0.760     4.819
$abc$104094$abc$95048$abc$83694$abc$70380$li199_li199.out[0] (.names)                       0.280     5.099
$abc$210711$new_new_n2069__.in[0] (.names)                                                  0.881     5.979
$abc$210711$new_new_n2069__.out[0] (.names)                                                 0.170     6.149
$abc$210711$new_new_n3209__.in[1] (.names)                                                  0.881     7.030
$abc$210711$new_new_n3209__.out[0] (.names)                                                 0.320     7.350
$abc$210711$new_new_n3210__.in[4] (.names)                                                  0.868     8.218
$abc$210711$new_new_n3210__.out[0] (.names)                                                 0.200     8.418
$abc$106141$li302_li302.in[5] (.names)                                                      0.760     9.178
$abc$106141$li302_li302.out[0] (.names)                                                     0.320     9.498
$abc$106141$lo302.D[0] (dffsre)                                                             0.000     9.498
data arrival time                                                                                     9.498

clock clock (rise edge)                                                                     2.500     2.500
clock source latency                                                                        0.000     2.500
clock.inpad[0] (.input)                                                                     0.000     2.500
$abc$106141$lo302.C[0] (dffsre)                                                             2.099     4.599
clock uncertainty                                                                           0.000     4.599
cell setup time                                                                            -0.063     4.536
data required time                                                                                    4.536
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    4.536
data arrival time                                                                                    -9.498
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -4.963


#Path 50
Startpoint: $abc$103311$lo0.Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo290.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                        0.000     0.000
clock.inpad[0] (.input)                                                                     0.000     0.000
$abc$103311$lo0.C[0] (dffsre)                                                               2.099     2.099
$abc$103311$lo0.Q[0] (dffsre) [clock-to-output]                                             0.709     2.809
$abc$210711$new_new_n1484__.in[0] (.names)                                                  1.090     3.899
$abc$210711$new_new_n1484__.out[0] (.names)                                                 0.160     4.059
$abc$104094$abc$95048$abc$83694$abc$70380$li199_li199.in[1] (.names)                        0.760     4.819
$abc$104094$abc$95048$abc$83694$abc$70380$li199_li199.out[0] (.names)                       0.280     5.099
$abc$210711$new_new_n2058__.in[1] (.names)                                                  0.761     5.859
$abc$210711$new_new_n2058__.out[0] (.names)                                                 0.280     6.139
$abc$210711$new_new_n2852__.in[0] (.names)                                                  1.217     7.356
$abc$210711$new_new_n2852__.out[0] (.names)                                                 0.260     7.616
$abc$210711$new_new_n2859__.in[2] (.names)                                                  0.640     8.256
$abc$210711$new_new_n2859__.out[0] (.names)                                                 0.110     8.366
$abc$106141$li290_li290.in[2] (.names)                                                      0.868     9.234
$abc$106141$li290_li290.out[0] (.names)                                                     0.260     9.494
$abc$106141$lo290.D[0] (dffsre)                                                             0.000     9.494
data arrival time                                                                                     9.494

clock clock (rise edge)                                                                     2.500     2.500
clock source latency                                                                        0.000     2.500
clock.inpad[0] (.input)                                                                     0.000     2.500
$abc$106141$lo290.C[0] (dffsre)                                                             2.099     4.599
clock uncertainty                                                                           0.000     4.599
cell setup time                                                                            -0.063     4.536
data required time                                                                                    4.536
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    4.536
data arrival time                                                                                    -9.494
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -4.959


#Path 51
Startpoint: $abc$103311$lo0.Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo296.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                        0.000     0.000
clock.inpad[0] (.input)                                                                     0.000     0.000
$abc$103311$lo0.C[0] (dffsre)                                                               2.099     2.099
$abc$103311$lo0.Q[0] (dffsre) [clock-to-output]                                             0.709     2.809
$abc$210711$new_new_n1484__.in[0] (.names)                                                  1.090     3.899
$abc$210711$new_new_n1484__.out[0] (.names)                                                 0.160     4.059
$abc$104094$abc$95048$abc$83694$abc$70380$li199_li199.in[1] (.names)                        0.760     4.819
$abc$104094$abc$95048$abc$83694$abc$70380$li199_li199.out[0] (.names)                       0.280     5.099
$abc$210711$new_new_n2069__.in[0] (.names)                                                  0.881     5.979
$abc$210711$new_new_n2069__.out[0] (.names)                                                 0.170     6.149
$abc$210711$new_new_n3209__.in[1] (.names)                                                  0.881     7.030
$abc$210711$new_new_n3209__.out[0] (.names)                                                 0.320     7.350
$abc$210711$new_new_n3210__.in[4] (.names)                                                  0.868     8.218
$abc$210711$new_new_n3210__.out[0] (.names)                                                 0.200     8.418
$abc$106141$li296_li296.in[1] (.names)                                                      0.748     9.166
$abc$106141$li296_li296.out[0] (.names)                                                     0.320     9.486
$abc$106141$lo296.D[0] (dffsre)                                                             0.000     9.486
data arrival time                                                                                     9.486

clock clock (rise edge)                                                                     2.500     2.500
clock source latency                                                                        0.000     2.500
clock.inpad[0] (.input)                                                                     0.000     2.500
$abc$106141$lo296.C[0] (dffsre)                                                             2.099     4.599
clock uncertainty                                                                           0.000     4.599
cell setup time                                                                            -0.063     4.536
data required time                                                                                    4.536
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    4.536
data arrival time                                                                                    -9.486
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -4.951


#Path 52
Startpoint: $abc$103311$lo0.Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo312.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                        0.000     0.000
clock.inpad[0] (.input)                                                                     0.000     0.000
$abc$103311$lo0.C[0] (dffsre)                                                               2.099     2.099
$abc$103311$lo0.Q[0] (dffsre) [clock-to-output]                                             0.709     2.809
$abc$210711$new_new_n1484__.in[0] (.names)                                                  1.090     3.899
$abc$210711$new_new_n1484__.out[0] (.names)                                                 0.160     4.059
$abc$104094$abc$95048$abc$83694$abc$70380$li199_li199.in[1] (.names)                        0.760     4.819
$abc$104094$abc$95048$abc$83694$abc$70380$li199_li199.out[0] (.names)                       0.280     5.099
$abc$210711$new_new_n2071__.in[0] (.names)                                                  0.881     5.979
$abc$210711$new_new_n2071__.out[0] (.names)                                                 0.280     6.259
$abc$210711$new_new_n2356__.in[0] (.names)                                                  0.869     7.128
$abc$210711$new_new_n2356__.out[0] (.names)                                                 0.320     7.448
$abc$210711$new_new_n2359__.in[4] (.names)                                                  0.748     8.196
$abc$210711$new_new_n2359__.out[0] (.names)                                                 0.070     8.266
$abc$106141$li312_li312.in[4] (.names)                                                      0.880     9.146
$abc$106141$li312_li312.out[0] (.names)                                                     0.320     9.466
$abc$106141$lo312.D[0] (dffsre)                                                             0.000     9.466
data arrival time                                                                                     9.466

clock clock (rise edge)                                                                     2.500     2.500
clock source latency                                                                        0.000     2.500
clock.inpad[0] (.input)                                                                     0.000     2.500
$abc$106141$lo312.C[0] (dffsre)                                                             2.099     4.599
clock uncertainty                                                                           0.000     4.599
cell setup time                                                                            -0.063     4.536
data required time                                                                                    4.536
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    4.536
data arrival time                                                                                    -9.466
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -4.931


#Path 53
Startpoint: $abc$103311$lo0.Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo299.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                        0.000     0.000
clock.inpad[0] (.input)                                                                     0.000     0.000
$abc$103311$lo0.C[0] (dffsre)                                                               2.099     2.099
$abc$103311$lo0.Q[0] (dffsre) [clock-to-output]                                             0.709     2.809
$abc$210711$new_new_n1484__.in[0] (.names)                                                  1.090     3.899
$abc$210711$new_new_n1484__.out[0] (.names)                                                 0.160     4.059
$abc$104094$abc$95048$abc$83694$abc$70380$li199_li199.in[1] (.names)                        0.760     4.819
$abc$104094$abc$95048$abc$83694$abc$70380$li199_li199.out[0] (.names)                       0.280     5.099
$abc$210711$new_new_n2071__.in[0] (.names)                                                  0.881     5.979
$abc$210711$new_new_n2071__.out[0] (.names)                                                 0.280     6.259
$abc$210711$new_new_n2897__.in[0] (.names)                                                  1.001     7.260
$abc$210711$new_new_n2897__.out[0] (.names)                                                 0.260     7.520
$abc$210711$new_new_n2900__.in[4] (.names)                                                  0.868     8.388
$abc$210711$new_new_n2900__.out[0] (.names)                                                 0.200     8.588
$abc$106141$li299_li299.in[4] (.names)                                                      0.748     9.336
$abc$106141$li299_li299.out[0] (.names)                                                     0.110     9.446
$abc$106141$lo299.D[0] (dffsre)                                                             0.000     9.446
data arrival time                                                                                     9.446

clock clock (rise edge)                                                                     2.500     2.500
clock source latency                                                                        0.000     2.500
clock.inpad[0] (.input)                                                                     0.000     2.500
$abc$106141$lo299.C[0] (dffsre)                                                             2.099     4.599
clock uncertainty                                                                           0.000     4.599
cell setup time                                                                            -0.063     4.536
data required time                                                                                    4.536
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    4.536
data arrival time                                                                                    -9.446
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -4.911


#Path 54
Startpoint: $abc$103311$lo0.Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo194.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                        0.000     0.000
clock.inpad[0] (.input)                                                                     0.000     0.000
$abc$103311$lo0.C[0] (dffsre)                                                               2.099     2.099
$abc$103311$lo0.Q[0] (dffsre) [clock-to-output]                                             0.709     2.809
$abc$210711$new_new_n1484__.in[0] (.names)                                                  1.090     3.899
$abc$210711$new_new_n1484__.out[0] (.names)                                                 0.160     4.059
$abc$104094$abc$95048$abc$83694$abc$70380$li199_li199.in[1] (.names)                        0.760     4.819
$abc$104094$abc$95048$abc$83694$abc$70380$li199_li199.out[0] (.names)                       0.280     5.099
$abc$210711$new_new_n2071__.in[0] (.names)                                                  0.881     5.979
$abc$210711$new_new_n2071__.out[0] (.names)                                                 0.280     6.259
$abc$210711$new_new_n2897__.in[0] (.names)                                                  1.001     7.260
$abc$210711$new_new_n2897__.out[0] (.names)                                                 0.260     7.520
$abc$210711$new_new_n2900__.in[4] (.names)                                                  0.868     8.388
$abc$210711$new_new_n2900__.out[0] (.names)                                                 0.200     8.588
$abc$106141$li194_li194.in[4] (.names)                                                      0.748     9.336
$abc$106141$li194_li194.out[0] (.names)                                                     0.110     9.446
$abc$106141$lo194.D[0] (dffsre)                                                             0.000     9.446
data arrival time                                                                                     9.446

clock clock (rise edge)                                                                     2.500     2.500
clock source latency                                                                        0.000     2.500
clock.inpad[0] (.input)                                                                     0.000     2.500
$abc$106141$lo194.C[0] (dffsre)                                                             2.099     4.599
clock uncertainty                                                                           0.000     4.599
cell setup time                                                                            -0.063     4.536
data required time                                                                                    4.536
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    4.536
data arrival time                                                                                    -9.446
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -4.911


#Path 55
Startpoint: DESCIPHERTOP3.DESTOP.nextstate[2].Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo276.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                        0.000     0.000
clock.inpad[0] (.input)                                                                     0.000     0.000
DESCIPHERTOP3.DESTOP.nextstate[2].C[0] (dffsre)                                             2.099     2.099
DESCIPHERTOP3.DESTOP.nextstate[2].Q[0] (dffsre) [clock-to-output]                           0.709     2.809
$abc$210711$new_new_n1514__.in[3] (.names)                                                  1.090     3.899
$abc$210711$new_new_n1514__.out[0] (.names)                                                 0.280     4.179
$abc$105009$abc$95048$abc$83694$abc$70380$li066_li066.in[2] (.names)                        0.363     4.541
$abc$105009$abc$95048$abc$83694$abc$70380$li066_li066.out[0] (.names)                       0.280     4.821
$abc$210711$new_new_n1555__.in[2] (.names)                                                  0.869     5.690
$abc$210711$new_new_n1555__.out[0] (.names)                                                 0.220     5.910
$abc$210711$new_new_n1784__.in[0] (.names)                                                  0.977     6.887
$abc$210711$new_new_n1784__.out[0] (.names)                                                 0.200     7.087
$abc$210711$new_new_n1787__.in[5] (.names)                                                  0.988     8.075
$abc$210711$new_new_n1787__.out[0] (.names)                                                 0.070     8.145
$abc$106141$li276_li276.in[4] (.names)                                                      0.976     9.121
$abc$106141$li276_li276.out[0] (.names)                                                     0.320     9.441
$abc$106141$lo276.D[0] (dffsre)                                                             0.000     9.441
data arrival time                                                                                     9.441

clock clock (rise edge)                                                                     2.500     2.500
clock source latency                                                                        0.000     2.500
clock.inpad[0] (.input)                                                                     0.000     2.500
$abc$106141$lo276.C[0] (dffsre)                                                             2.099     4.599
clock uncertainty                                                                           0.000     4.599
cell setup time                                                                            -0.063     4.536
data required time                                                                                    4.536
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    4.536
data arrival time                                                                                    -9.441
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -4.906


#Path 56
Startpoint: DESCIPHERTOP3.DESTOP.nextstate[2].Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo322.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                        0.000     0.000
clock.inpad[0] (.input)                                                                     0.000     0.000
DESCIPHERTOP3.DESTOP.nextstate[2].C[0] (dffsre)                                             2.099     2.099
DESCIPHERTOP3.DESTOP.nextstate[2].Q[0] (dffsre) [clock-to-output]                           0.709     2.809
$abc$210711$new_new_n1514__.in[3] (.names)                                                  1.090     3.899
$abc$210711$new_new_n1514__.out[0] (.names)                                                 0.280     4.179
$abc$105009$abc$95048$abc$83694$abc$70380$li066_li066.in[2] (.names)                        0.363     4.541
$abc$105009$abc$95048$abc$83694$abc$70380$li066_li066.out[0] (.names)                       0.280     4.821
$abc$210711$new_new_n1555__.in[2] (.names)                                                  0.869     5.690
$abc$210711$new_new_n1555__.out[0] (.names)                                                 0.220     5.910
$abc$210711$new_new_n1784__.in[0] (.names)                                                  0.977     6.887
$abc$210711$new_new_n1784__.out[0] (.names)                                                 0.200     7.087
$abc$210711$new_new_n1787__.in[5] (.names)                                                  0.988     8.075
$abc$210711$new_new_n1787__.out[0] (.names)                                                 0.070     8.145
$abc$106141$li322_li322.in[4] (.names)                                                      0.976     9.121
$abc$106141$li322_li322.out[0] (.names)                                                     0.320     9.441
$abc$106141$lo322.D[0] (dffsre)                                                             0.000     9.441
data arrival time                                                                                     9.441

clock clock (rise edge)                                                                     2.500     2.500
clock source latency                                                                        0.000     2.500
clock.inpad[0] (.input)                                                                     0.000     2.500
$abc$106141$lo322.C[0] (dffsre)                                                             2.099     4.599
clock uncertainty                                                                           0.000     4.599
cell setup time                                                                            -0.063     4.536
data required time                                                                                    4.536
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    4.536
data arrival time                                                                                    -9.441
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -4.906


#Path 57
Startpoint: $abc$103311$lo0.Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo282.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                        0.000     0.000
clock.inpad[0] (.input)                                                                     0.000     0.000
$abc$103311$lo0.C[0] (dffsre)                                                               2.099     2.099
$abc$103311$lo0.Q[0] (dffsre) [clock-to-output]                                             0.709     2.809
$abc$210711$new_new_n1484__.in[0] (.names)                                                  1.090     3.899
$abc$210711$new_new_n1484__.out[0] (.names)                                                 0.160     4.059
$abc$104094$abc$95048$abc$83694$abc$70380$li199_li199.in[1] (.names)                        0.760     4.819
$abc$104094$abc$95048$abc$83694$abc$70380$li199_li199.out[0] (.names)                       0.280     5.099
$abc$210711$new_new_n2064__.in[1] (.names)                                                  0.881     5.979
$abc$210711$new_new_n2064__.out[0] (.names)                                                 0.280     6.259
$abc$210711$new_new_n2150__.in[2] (.names)                                                  0.881     7.140
$abc$210711$new_new_n2150__.out[0] (.names)                                                 0.320     7.460
$abc$210711$new_new_n2153__.in[5] (.names)                                                  0.856     8.316
$abc$210711$new_new_n2153__.out[0] (.names)                                                 0.110     8.426
$abc$106141$li282_li282.in[4] (.names)                                                      0.748     9.174
$abc$106141$li282_li282.out[0] (.names)                                                     0.260     9.434
$abc$106141$lo282.D[0] (dffsre)                                                             0.000     9.434
data arrival time                                                                                     9.434

clock clock (rise edge)                                                                     2.500     2.500
clock source latency                                                                        0.000     2.500
clock.inpad[0] (.input)                                                                     0.000     2.500
$abc$106141$lo282.C[0] (dffsre)                                                             2.099     4.599
clock uncertainty                                                                           0.000     4.599
cell setup time                                                                            -0.063     4.536
data required time                                                                                    4.536
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    4.536
data arrival time                                                                                    -9.434
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -4.899


#Path 58
Startpoint: DESCIPHERTOP3.DESTOP.nextstate[2].Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo230.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                        0.000     0.000
clock.inpad[0] (.input)                                                                     0.000     0.000
DESCIPHERTOP3.DESTOP.nextstate[2].C[0] (dffsre)                                             2.099     2.099
DESCIPHERTOP3.DESTOP.nextstate[2].Q[0] (dffsre) [clock-to-output]                           0.709     2.809
$abc$210711$new_new_n1514__.in[3] (.names)                                                  1.090     3.899
$abc$210711$new_new_n1514__.out[0] (.names)                                                 0.280     4.179
$abc$105009$abc$95048$abc$83694$abc$70380$li066_li066.in[2] (.names)                        0.363     4.541
$abc$105009$abc$95048$abc$83694$abc$70380$li066_li066.out[0] (.names)                       0.280     4.821
$abc$210711$new_new_n1994__.in[1] (.names)                                                  0.977     5.798
$abc$210711$new_new_n1994__.out[0] (.names)                                                 0.220     6.018
$abc$210711$new_new_n1995__.in[3] (.names)                                                  0.977     6.995
$abc$210711$new_new_n1995__.out[0] (.names)                                                 0.260     7.255
$abc$210711$new_new_n1999__.in[5] (.names)                                                  0.945     8.200
$abc$210711$new_new_n1999__.out[0] (.names)                                                 0.320     8.520
$abc$106141$li230_li230.in[5] (.names)                                                      0.748     9.268
$abc$106141$li230_li230.out[0] (.names)                                                     0.160     9.428
$abc$106141$lo230.D[0] (dffsre)                                                             0.000     9.428
data arrival time                                                                                     9.428

clock clock (rise edge)                                                                     2.500     2.500
clock source latency                                                                        0.000     2.500
clock.inpad[0] (.input)                                                                     0.000     2.500
$abc$106141$lo230.C[0] (dffsre)                                                             2.099     4.599
clock uncertainty                                                                           0.000     4.599
cell setup time                                                                            -0.063     4.536
data required time                                                                                    4.536
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    4.536
data arrival time                                                                                    -9.428
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -4.893


#Path 59
Startpoint: DESCIPHERTOP3.DESTOP.nextstate[2].Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo193.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                        0.000     0.000
clock.inpad[0] (.input)                                                                     0.000     0.000
DESCIPHERTOP3.DESTOP.nextstate[2].C[0] (dffsre)                                             2.099     2.099
DESCIPHERTOP3.DESTOP.nextstate[2].Q[0] (dffsre) [clock-to-output]                           0.709     2.809
$abc$210711$new_new_n1514__.in[3] (.names)                                                  1.090     3.899
$abc$210711$new_new_n1514__.out[0] (.names)                                                 0.280     4.179
$abc$105009$abc$95048$abc$83694$abc$70380$li066_li066.in[2] (.names)                        0.363     4.541
$abc$105009$abc$95048$abc$83694$abc$70380$li066_li066.out[0] (.names)                       0.280     4.821
$abc$210711$new_new_n1994__.in[1] (.names)                                                  0.977     5.798
$abc$210711$new_new_n1994__.out[0] (.names)                                                 0.220     6.018
$abc$210711$new_new_n1995__.in[3] (.names)                                                  0.977     6.995
$abc$210711$new_new_n1995__.out[0] (.names)                                                 0.260     7.255
$abc$210711$new_new_n1999__.in[5] (.names)                                                  0.945     8.200
$abc$210711$new_new_n1999__.out[0] (.names)                                                 0.320     8.520
$abc$106141$li193_li193.in[5] (.names)                                                      0.748     9.268
$abc$106141$li193_li193.out[0] (.names)                                                     0.160     9.428
$abc$106141$lo193.D[0] (dffsre)                                                             0.000     9.428
data arrival time                                                                                     9.428

clock clock (rise edge)                                                                     2.500     2.500
clock source latency                                                                        0.000     2.500
clock.inpad[0] (.input)                                                                     0.000     2.500
$abc$106141$lo193.C[0] (dffsre)                                                             2.099     4.599
clock uncertainty                                                                           0.000     4.599
cell setup time                                                                            -0.063     4.536
data required time                                                                                    4.536
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    4.536
data arrival time                                                                                    -9.428
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -4.893


#Path 60
Startpoint: DESCIPHERTOP3.DESTOP.nextstate[2].Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo148.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                        0.000     0.000
clock.inpad[0] (.input)                                                                     0.000     0.000
DESCIPHERTOP3.DESTOP.nextstate[2].C[0] (dffsre)                                             2.099     2.099
DESCIPHERTOP3.DESTOP.nextstate[2].Q[0] (dffsre) [clock-to-output]                           0.709     2.809
$abc$210711$new_new_n1514__.in[3] (.names)                                                  1.090     3.899
$abc$210711$new_new_n1514__.out[0] (.names)                                                 0.280     4.179
$abc$105009$abc$95048$abc$83694$abc$70380$li066_li066.in[2] (.names)                        0.363     4.541
$abc$105009$abc$95048$abc$83694$abc$70380$li066_li066.out[0] (.names)                       0.280     4.821
$abc$210711$new_new_n1994__.in[1] (.names)                                                  0.977     5.798
$abc$210711$new_new_n1994__.out[0] (.names)                                                 0.220     6.018
$abc$210711$new_new_n1995__.in[3] (.names)                                                  0.977     6.995
$abc$210711$new_new_n1995__.out[0] (.names)                                                 0.260     7.255
$abc$210711$new_new_n1999__.in[5] (.names)                                                  0.945     8.200
$abc$210711$new_new_n1999__.out[0] (.names)                                                 0.320     8.520
$abc$106141$li148_li148.in[4] (.names)                                                      0.748     9.268
$abc$106141$li148_li148.out[0] (.names)                                                     0.160     9.428
$abc$106141$lo148.D[0] (dffsre)                                                             0.000     9.428
data arrival time                                                                                     9.428

clock clock (rise edge)                                                                     2.500     2.500
clock source latency                                                                        0.000     2.500
clock.inpad[0] (.input)                                                                     0.000     2.500
$abc$106141$lo148.C[0] (dffsre)                                                             2.099     4.599
clock uncertainty                                                                           0.000     4.599
cell setup time                                                                            -0.063     4.536
data required time                                                                                    4.536
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    4.536
data arrival time                                                                                    -9.428
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -4.893


#Path 61
Startpoint: DESCIPHERTOP3.DESTOP.nextstate[2].Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo328.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                        0.000     0.000
clock.inpad[0] (.input)                                                                     0.000     0.000
DESCIPHERTOP3.DESTOP.nextstate[2].C[0] (dffsre)                                             2.099     2.099
DESCIPHERTOP3.DESTOP.nextstate[2].Q[0] (dffsre) [clock-to-output]                           0.709     2.809
$abc$210711$new_new_n1514__.in[3] (.names)                                                  1.090     3.899
$abc$210711$new_new_n1514__.out[0] (.names)                                                 0.280     4.179
$abc$105009$abc$95048$abc$83694$abc$70380$li066_li066.in[2] (.names)                        0.363     4.541
$abc$105009$abc$95048$abc$83694$abc$70380$li066_li066.out[0] (.names)                       0.280     4.821
$abc$210711$new_new_n1994__.in[1] (.names)                                                  0.977     5.798
$abc$210711$new_new_n1994__.out[0] (.names)                                                 0.220     6.018
$abc$210711$new_new_n1995__.in[3] (.names)                                                  0.977     6.995
$abc$210711$new_new_n1995__.out[0] (.names)                                                 0.260     7.255
$abc$210711$new_new_n1999__.in[5] (.names)                                                  0.945     8.200
$abc$210711$new_new_n1999__.out[0] (.names)                                                 0.320     8.520
$abc$106141$li328_li328.in[3] (.names)                                                      0.640     9.160
$abc$106141$li328_li328.out[0] (.names)                                                     0.260     9.420
$abc$106141$lo328.D[0] (dffsre)                                                             0.000     9.420
data arrival time                                                                                     9.420

clock clock (rise edge)                                                                     2.500     2.500
clock source latency                                                                        0.000     2.500
clock.inpad[0] (.input)                                                                     0.000     2.500
$abc$106141$lo328.C[0] (dffsre)                                                             2.099     4.599
clock uncertainty                                                                           0.000     4.599
cell setup time                                                                            -0.063     4.536
data required time                                                                                    4.536
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    4.536
data arrival time                                                                                    -9.420
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -4.885


#Path 62
Startpoint: $abc$103311$lo0.Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo310.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                        0.000     0.000
clock.inpad[0] (.input)                                                                     0.000     0.000
$abc$103311$lo0.C[0] (dffsre)                                                               2.099     2.099
$abc$103311$lo0.Q[0] (dffsre) [clock-to-output]                                             0.709     2.809
$abc$210711$new_new_n1484__.in[0] (.names)                                                  1.090     3.899
$abc$210711$new_new_n1484__.out[0] (.names)                                                 0.160     4.059
$abc$104094$abc$95048$abc$83694$abc$70380$li199_li199.in[1] (.names)                        0.760     4.819
$abc$104094$abc$95048$abc$83694$abc$70380$li199_li199.out[0] (.names)                       0.280     5.099
$abc$210711$new_new_n2071__.in[0] (.names)                                                  0.881     5.979
$abc$210711$new_new_n2071__.out[0] (.names)                                                 0.280     6.259
$abc$210711$new_new_n2897__.in[0] (.names)                                                  1.001     7.260
$abc$210711$new_new_n2897__.out[0] (.names)                                                 0.260     7.520
$abc$210711$new_new_n2900__.in[4] (.names)                                                  0.868     8.388
$abc$210711$new_new_n2900__.out[0] (.names)                                                 0.200     8.588
$abc$106141$li310_li310.in[4] (.names)                                                      0.760     9.348
$abc$106141$li310_li310.out[0] (.names)                                                     0.070     9.418
$abc$106141$lo310.D[0] (dffsre)                                                             0.000     9.418
data arrival time                                                                                     9.418

clock clock (rise edge)                                                                     2.500     2.500
clock source latency                                                                        0.000     2.500
clock.inpad[0] (.input)                                                                     0.000     2.500
$abc$106141$lo310.C[0] (dffsre)                                                             2.099     4.599
clock uncertainty                                                                           0.000     4.599
cell setup time                                                                            -0.063     4.536
data required time                                                                                    4.536
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    4.536
data arrival time                                                                                    -9.418
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -4.883


#Path 63
Startpoint: $abc$103311$lo0.Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo297.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                        0.000     0.000
clock.inpad[0] (.input)                                                                     0.000     0.000
$abc$103311$lo0.C[0] (dffsre)                                                               2.099     2.099
$abc$103311$lo0.Q[0] (dffsre) [clock-to-output]                                             0.709     2.809
$abc$210711$new_new_n1484__.in[0] (.names)                                                  1.090     3.899
$abc$210711$new_new_n1484__.out[0] (.names)                                                 0.160     4.059
$abc$104094$abc$95048$abc$83694$abc$70380$li199_li199.in[1] (.names)                        0.760     4.819
$abc$104094$abc$95048$abc$83694$abc$70380$li199_li199.out[0] (.names)                       0.280     5.099
$abc$210711$new_new_n3184__.in[4] (.names)                                                  0.881     5.979
$abc$210711$new_new_n3184__.out[0] (.names)                                                 0.200     6.179
$abc$210711$new_new_n3185__.in[3] (.names)                                                  1.096     7.276
$abc$210711$new_new_n3185__.out[0] (.names)                                                 0.200     7.476
$abc$210711$new_new_n3192__.in[2] (.names)                                                  0.640     8.116
$abc$210711$new_new_n3192__.out[0] (.names)                                                 0.160     8.276
$abc$106141$li297_li297.in[3] (.names)                                                      0.880     9.156
$abc$106141$li297_li297.out[0] (.names)                                                     0.260     9.416
$abc$106141$lo297.D[0] (dffsre)                                                             0.000     9.416
data arrival time                                                                                     9.416

clock clock (rise edge)                                                                     2.500     2.500
clock source latency                                                                        0.000     2.500
clock.inpad[0] (.input)                                                                     0.000     2.500
$abc$106141$lo297.C[0] (dffsre)                                                             2.099     4.599
clock uncertainty                                                                           0.000     4.599
cell setup time                                                                            -0.063     4.536
data required time                                                                                    4.536
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    4.536
data arrival time                                                                                    -9.416
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -4.880


#Path 64
Startpoint: $abc$103311$lo0.Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo127.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                        0.000     0.000
clock.inpad[0] (.input)                                                                     0.000     0.000
$abc$103311$lo0.C[0] (dffsre)                                                               2.099     2.099
$abc$103311$lo0.Q[0] (dffsre) [clock-to-output]                                             0.709     2.809
$abc$210711$new_new_n1484__.in[0] (.names)                                                  1.090     3.899
$abc$210711$new_new_n1484__.out[0] (.names)                                                 0.160     4.059
$abc$104094$abc$95048$abc$83694$abc$70380$li199_li199.in[1] (.names)                        0.760     4.819
$abc$104094$abc$95048$abc$83694$abc$70380$li199_li199.out[0] (.names)                       0.280     5.099
$abc$210711$new_new_n2071__.in[0] (.names)                                                  0.881     5.979
$abc$210711$new_new_n2071__.out[0] (.names)                                                 0.280     6.259
$abc$210711$new_new_n2072__.in[0] (.names)                                                  0.761     7.020
$abc$210711$new_new_n2072__.out[0] (.names)                                                 0.320     7.340
$abc$210711$new_new_n2076__.in[4] (.names)                                                  0.895     8.235
$abc$210711$new_new_n2076__.out[0] (.names)                                                 0.320     8.555
$abc$106141$li127_li127.in[5] (.names)                                                      0.748     9.304
$abc$106141$li127_li127.out[0] (.names)                                                     0.110     9.414
$abc$106141$lo127.D[0] (dffsre)                                                             0.000     9.414
data arrival time                                                                                     9.414

clock clock (rise edge)                                                                     2.500     2.500
clock source latency                                                                        0.000     2.500
clock.inpad[0] (.input)                                                                     0.000     2.500
$abc$106141$lo127.C[0] (dffsre)                                                             2.099     4.599
clock uncertainty                                                                           0.000     4.599
cell setup time                                                                            -0.063     4.536
data required time                                                                                    4.536
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    4.536
data arrival time                                                                                    -9.414
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -4.878


#Path 65
Startpoint: $abc$103311$lo0.Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo289.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                        0.000     0.000
clock.inpad[0] (.input)                                                                     0.000     0.000
$abc$103311$lo0.C[0] (dffsre)                                                               2.099     2.099
$abc$103311$lo0.Q[0] (dffsre) [clock-to-output]                                             0.709     2.809
$abc$210711$new_new_n1484__.in[0] (.names)                                                  1.090     3.899
$abc$210711$new_new_n1484__.out[0] (.names)                                                 0.160     4.059
$abc$104094$abc$95048$abc$83694$abc$70380$li199_li199.in[1] (.names)                        0.760     4.819
$abc$104094$abc$95048$abc$83694$abc$70380$li199_li199.out[0] (.names)                       0.280     5.099
$abc$210711$new_new_n2071__.in[0] (.names)                                                  0.881     5.979
$abc$210711$new_new_n2071__.out[0] (.names)                                                 0.280     6.259
$abc$210711$new_new_n2072__.in[0] (.names)                                                  0.761     7.020
$abc$210711$new_new_n2072__.out[0] (.names)                                                 0.320     7.340
$abc$210711$new_new_n2076__.in[4] (.names)                                                  0.895     8.235
$abc$210711$new_new_n2076__.out[0] (.names)                                                 0.320     8.555
$abc$106141$li289_li289.in[4] (.names)                                                      0.748     9.304
$abc$106141$li289_li289.out[0] (.names)                                                     0.110     9.414
$abc$106141$lo289.D[0] (dffsre)                                                             0.000     9.414
data arrival time                                                                                     9.414

clock clock (rise edge)                                                                     2.500     2.500
clock source latency                                                                        0.000     2.500
clock.inpad[0] (.input)                                                                     0.000     2.500
$abc$106141$lo289.C[0] (dffsre)                                                             2.099     4.599
clock uncertainty                                                                           0.000     4.599
cell setup time                                                                            -0.063     4.536
data required time                                                                                    4.536
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    4.536
data arrival time                                                                                    -9.414
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -4.878


#Path 66
Startpoint: $abc$103311$lo0.Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo286.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                        0.000     0.000
clock.inpad[0] (.input)                                                                     0.000     0.000
$abc$103311$lo0.C[0] (dffsre)                                                               2.099     2.099
$abc$103311$lo0.Q[0] (dffsre) [clock-to-output]                                             0.709     2.809
$abc$210711$new_new_n1484__.in[0] (.names)                                                  1.090     3.899
$abc$210711$new_new_n1484__.out[0] (.names)                                                 0.160     4.059
$abc$104094$abc$95048$abc$83694$abc$70380$li199_li199.in[1] (.names)                        0.760     4.819
$abc$104094$abc$95048$abc$83694$abc$70380$li199_li199.out[0] (.names)                       0.280     5.099
$abc$210711$new_new_n2071__.in[0] (.names)                                                  0.881     5.979
$abc$210711$new_new_n2071__.out[0] (.names)                                                 0.280     6.259
$abc$210711$new_new_n2566__.in[0] (.names)                                                  0.989     7.248
$abc$210711$new_new_n2566__.out[0] (.names)                                                 0.160     7.408
$abc$210711$new_new_n2569__.in[4] (.names)                                                  0.628     8.036
$abc$210711$new_new_n2569__.out[0] (.names)                                                 0.200     8.236
$abc$106141$li286_li286.in[3] (.names)                                                      1.096     9.332
$abc$106141$li286_li286.out[0] (.names)                                                     0.070     9.402
$abc$106141$lo286.D[0] (dffsre)                                                             0.000     9.402
data arrival time                                                                                     9.402

clock clock (rise edge)                                                                     2.500     2.500
clock source latency                                                                        0.000     2.500
clock.inpad[0] (.input)                                                                     0.000     2.500
$abc$106141$lo286.C[0] (dffsre)                                                             2.099     4.599
clock uncertainty                                                                           0.000     4.599
cell setup time                                                                            -0.063     4.536
data required time                                                                                    4.536
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    4.536
data arrival time                                                                                    -9.402
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -4.867


#Path 67
Startpoint: $abc$103311$lo0.Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo291.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                        0.000     0.000
clock.inpad[0] (.input)                                                                     0.000     0.000
$abc$103311$lo0.C[0] (dffsre)                                                               2.099     2.099
$abc$103311$lo0.Q[0] (dffsre) [clock-to-output]                                             0.709     2.809
$abc$210711$new_new_n1484__.in[0] (.names)                                                  1.090     3.899
$abc$210711$new_new_n1484__.out[0] (.names)                                                 0.160     4.059
$abc$104094$abc$95048$abc$83694$abc$70380$li199_li199.in[1] (.names)                        0.760     4.819
$abc$104094$abc$95048$abc$83694$abc$70380$li199_li199.out[0] (.names)                       0.280     5.099
$abc$210711$new_new_n2058__.in[1] (.names)                                                  0.761     5.859
$abc$210711$new_new_n2058__.out[0] (.names)                                                 0.280     6.139
$abc$210711$new_new_n2173__.in[0] (.names)                                                  0.869     7.008
$abc$210711$new_new_n2173__.out[0] (.names)                                                 0.320     7.328
$abc$210711$new_new_n2180__.in[2] (.names)                                                  0.868     8.196
$abc$210711$new_new_n2180__.out[0] (.names)                                                 0.200     8.396
$abc$106141$li291_li291.in[3] (.names)                                                      0.868     9.264
$abc$106141$li291_li291.out[0] (.names)                                                     0.070     9.334
$abc$106141$lo291.D[0] (dffsre)                                                             0.000     9.334
data arrival time                                                                                     9.334

clock clock (rise edge)                                                                     2.500     2.500
clock source latency                                                                        0.000     2.500
clock.inpad[0] (.input)                                                                     0.000     2.500
$abc$106141$lo291.C[0] (dffsre)                                                             2.099     4.599
clock uncertainty                                                                           0.000     4.599
cell setup time                                                                            -0.063     4.536
data required time                                                                                    4.536
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    4.536
data arrival time                                                                                    -9.334
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -4.799


#Path 68
Startpoint: $abc$103311$lo0.Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo300.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                        0.000     0.000
clock.inpad[0] (.input)                                                                     0.000     0.000
$abc$103311$lo0.C[0] (dffsre)                                                               2.099     2.099
$abc$103311$lo0.Q[0] (dffsre) [clock-to-output]                                             0.709     2.809
$abc$210711$new_new_n1484__.in[0] (.names)                                                  1.090     3.899
$abc$210711$new_new_n1484__.out[0] (.names)                                                 0.160     4.059
$abc$104094$abc$95048$abc$83694$abc$70380$li199_li199.in[1] (.names)                        0.760     4.819
$abc$104094$abc$95048$abc$83694$abc$70380$li199_li199.out[0] (.names)                       0.280     5.099
$abc$210711$new_new_n2053__.in[1] (.names)                                                  0.881     5.979
$abc$210711$new_new_n2053__.out[0] (.names)                                                 0.170     6.149
$abc$210711$new_new_n2379__.in[2] (.names)                                                  0.989     7.138
$abc$210711$new_new_n2379__.out[0] (.names)                                                 0.200     7.338
$abc$210711$new_new_n2388__.in[2] (.names)                                                  0.640     7.978
$abc$210711$new_new_n2388__.out[0] (.names)                                                 0.160     8.138
$abc$106141$li300_li300.in[5] (.names)                                                      0.868     9.006
$abc$106141$li300_li300.out[0] (.names)                                                     0.320     9.326
$abc$106141$lo300.D[0] (dffsre)                                                             0.000     9.326
data arrival time                                                                                     9.326

clock clock (rise edge)                                                                     2.500     2.500
clock source latency                                                                        0.000     2.500
clock.inpad[0] (.input)                                                                     0.000     2.500
$abc$106141$lo300.C[0] (dffsre)                                                             2.099     4.599
clock uncertainty                                                                           0.000     4.599
cell setup time                                                                            -0.063     4.536
data required time                                                                                    4.536
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    4.536
data arrival time                                                                                    -9.326
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -4.791


#Path 69
Startpoint: $abc$103311$lo0.Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo208.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                        0.000     0.000
clock.inpad[0] (.input)                                                                     0.000     0.000
$abc$103311$lo0.C[0] (dffsre)                                                               2.099     2.099
$abc$103311$lo0.Q[0] (dffsre) [clock-to-output]                                             0.709     2.809
$abc$210711$new_new_n1484__.in[0] (.names)                                                  1.090     3.899
$abc$210711$new_new_n1484__.out[0] (.names)                                                 0.160     4.059
$abc$104094$abc$95048$abc$83694$abc$70380$li199_li199.in[1] (.names)                        0.760     4.819
$abc$104094$abc$95048$abc$83694$abc$70380$li199_li199.out[0] (.names)                       0.280     5.099
$abc$210711$new_new_n2053__.in[1] (.names)                                                  0.881     5.979
$abc$210711$new_new_n2053__.out[0] (.names)                                                 0.170     6.149
$abc$210711$new_new_n2379__.in[2] (.names)                                                  0.989     7.138
$abc$210711$new_new_n2379__.out[0] (.names)                                                 0.200     7.338
$abc$210711$new_new_n2388__.in[2] (.names)                                                  0.640     7.978
$abc$210711$new_new_n2388__.out[0] (.names)                                                 0.160     8.138
$abc$106141$li208_li208.in[2] (.names)                                                      0.868     9.006
$abc$106141$li208_li208.out[0] (.names)                                                     0.320     9.326
$abc$106141$lo208.D[0] (dffsre)                                                             0.000     9.326
data arrival time                                                                                     9.326

clock clock (rise edge)                                                                     2.500     2.500
clock source latency                                                                        0.000     2.500
clock.inpad[0] (.input)                                                                     0.000     2.500
$abc$106141$lo208.C[0] (dffsre)                                                             2.099     4.599
clock uncertainty                                                                           0.000     4.599
cell setup time                                                                            -0.063     4.536
data required time                                                                                    4.536
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    4.536
data arrival time                                                                                    -9.326
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -4.791


#Path 70
Startpoint: DESCIPHERTOP3.DESTOP.nextstate[2].Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo266.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                        0.000     0.000
clock.inpad[0] (.input)                                                                     0.000     0.000
DESCIPHERTOP3.DESTOP.nextstate[2].C[0] (dffsre)                                             2.099     2.099
DESCIPHERTOP3.DESTOP.nextstate[2].Q[0] (dffsre) [clock-to-output]                           0.709     2.809
$abc$210711$new_new_n1514__.in[3] (.names)                                                  1.090     3.899
$abc$210711$new_new_n1514__.out[0] (.names)                                                 0.280     4.179
$abc$105009$abc$95048$abc$83694$abc$70380$li066_li066.in[2] (.names)                        0.363     4.541
$abc$105009$abc$95048$abc$83694$abc$70380$li066_li066.out[0] (.names)                       0.280     4.821
$abc$210711$new_new_n1650__.in[1] (.names)                                                  0.869     5.690
$abc$210711$new_new_n1650__.out[0] (.names)                                                 0.280     5.970
$abc$210711$new_new_n1651__.in[3] (.names)                                                  0.977     6.947
$abc$210711$new_new_n1651__.out[0] (.names)                                                 0.200     7.147
$abc$210711$new_new_n1654__.in[5] (.names)                                                  0.964     8.111
$abc$210711$new_new_n1654__.out[0] (.names)                                                 0.110     8.221
$abc$106141$li266_li266.in[3] (.names)                                                      0.760     8.981
$abc$106141$li266_li266.out[0] (.names)                                                     0.320     9.301
$abc$106141$lo266.D[0] (dffsre)                                                             0.000     9.301
data arrival time                                                                                     9.301

clock clock (rise edge)                                                                     2.500     2.500
clock source latency                                                                        0.000     2.500
clock.inpad[0] (.input)                                                                     0.000     2.500
$abc$106141$lo266.C[0] (dffsre)                                                             2.099     4.599
clock uncertainty                                                                           0.000     4.599
cell setup time                                                                            -0.063     4.536
data required time                                                                                    4.536
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    4.536
data arrival time                                                                                    -9.301
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -4.766


#Path 71
Startpoint: DESCIPHERTOP3.DESTOP.nextstate[2].Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo250.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                        0.000     0.000
clock.inpad[0] (.input)                                                                     0.000     0.000
DESCIPHERTOP3.DESTOP.nextstate[2].C[0] (dffsre)                                             2.099     2.099
DESCIPHERTOP3.DESTOP.nextstate[2].Q[0] (dffsre) [clock-to-output]                           0.709     2.809
$abc$210711$new_new_n1514__.in[3] (.names)                                                  1.090     3.899
$abc$210711$new_new_n1514__.out[0] (.names)                                                 0.280     4.179
$abc$105009$abc$95048$abc$83694$abc$70380$li066_li066.in[2] (.names)                        0.363     4.541
$abc$105009$abc$95048$abc$83694$abc$70380$li066_li066.out[0] (.names)                       0.280     4.821
$abc$210711$new_new_n1650__.in[1] (.names)                                                  0.869     5.690
$abc$210711$new_new_n1650__.out[0] (.names)                                                 0.280     5.970
$abc$210711$new_new_n1651__.in[3] (.names)                                                  0.977     6.947
$abc$210711$new_new_n1651__.out[0] (.names)                                                 0.200     7.147
$abc$210711$new_new_n1654__.in[5] (.names)                                                  0.964     8.111
$abc$210711$new_new_n1654__.out[0] (.names)                                                 0.110     8.221
$abc$106141$li250_li250.in[4] (.names)                                                      0.748     8.969
$abc$106141$li250_li250.out[0] (.names)                                                     0.320     9.289
$abc$106141$lo250.D[0] (dffsre)                                                             0.000     9.289
data arrival time                                                                                     9.289

clock clock (rise edge)                                                                     2.500     2.500
clock source latency                                                                        0.000     2.500
clock.inpad[0] (.input)                                                                     0.000     2.500
$abc$106141$lo250.C[0] (dffsre)                                                             2.099     4.599
clock uncertainty                                                                           0.000     4.599
cell setup time                                                                            -0.063     4.536
data required time                                                                                    4.536
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    4.536
data arrival time                                                                                    -9.289
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -4.754


#Path 72
Startpoint: DESCIPHERTOP3.DESTOP.nextstate[2].Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo147.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                        0.000     0.000
clock.inpad[0] (.input)                                                                     0.000     0.000
DESCIPHERTOP3.DESTOP.nextstate[2].C[0] (dffsre)                                             2.099     2.099
DESCIPHERTOP3.DESTOP.nextstate[2].Q[0] (dffsre) [clock-to-output]                           0.709     2.809
$abc$210711$new_new_n1514__.in[3] (.names)                                                  1.090     3.899
$abc$210711$new_new_n1514__.out[0] (.names)                                                 0.280     4.179
$abc$105009$abc$95048$abc$83694$abc$70380$li066_li066.in[2] (.names)                        0.363     4.541
$abc$105009$abc$95048$abc$83694$abc$70380$li066_li066.out[0] (.names)                       0.280     4.821
$abc$210711$new_new_n1650__.in[1] (.names)                                                  0.869     5.690
$abc$210711$new_new_n1650__.out[0] (.names)                                                 0.280     5.970
$abc$210711$new_new_n1651__.in[3] (.names)                                                  0.977     6.947
$abc$210711$new_new_n1651__.out[0] (.names)                                                 0.200     7.147
$abc$210711$new_new_n1654__.in[5] (.names)                                                  0.964     8.111
$abc$210711$new_new_n1654__.out[0] (.names)                                                 0.110     8.221
$abc$106141$li147_li147.in[3] (.names)                                                      0.748     8.969
$abc$106141$li147_li147.out[0] (.names)                                                     0.320     9.289
$abc$106141$lo147.D[0] (dffsre)                                                             0.000     9.289
data arrival time                                                                                     9.289

clock clock (rise edge)                                                                     2.500     2.500
clock source latency                                                                        0.000     2.500
clock.inpad[0] (.input)                                                                     0.000     2.500
$abc$106141$lo147.C[0] (dffsre)                                                             2.099     4.599
clock uncertainty                                                                           0.000     4.599
cell setup time                                                                            -0.063     4.536
data required time                                                                                    4.536
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    4.536
data arrival time                                                                                    -9.289
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -4.754


#Path 73
Startpoint: DESCIPHERTOP3.DESTOP.nextstate[2].Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo270.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                        0.000     0.000
clock.inpad[0] (.input)                                                                     0.000     0.000
DESCIPHERTOP3.DESTOP.nextstate[2].C[0] (dffsre)                                             2.099     2.099
DESCIPHERTOP3.DESTOP.nextstate[2].Q[0] (dffsre) [clock-to-output]                           0.709     2.809
$abc$210711$new_new_n1514__.in[3] (.names)                                                  1.090     3.899
$abc$210711$new_new_n1514__.out[0] (.names)                                                 0.280     4.179
$abc$105009$abc$95048$abc$83694$abc$70380$li066_li066.in[2] (.names)                        0.363     4.541
$abc$105009$abc$95048$abc$83694$abc$70380$li066_li066.out[0] (.names)                       0.280     4.821
$abc$210711$new_new_n1551__.in[1] (.names)                                                  0.749     5.570
$abc$210711$new_new_n1551__.out[0] (.names)                                                 0.220     5.790
$abc$210711$new_new_n1937__.in[0] (.names)                                                  0.989     6.779
$abc$210711$new_new_n1937__.out[0] (.names)                                                 0.260     7.039
$abc$210711$new_new_n1942__.in[2] (.names)                                                  0.736     7.775
$abc$210711$new_new_n1942__.out[0] (.names)                                                 0.200     7.975
$abc$106141$li270_li270.in[4] (.names)                                                      0.988     8.963
$abc$106141$li270_li270.out[0] (.names)                                                     0.320     9.283
$abc$106141$lo270.D[0] (dffsre)                                                             0.000     9.283
data arrival time                                                                                     9.283

clock clock (rise edge)                                                                     2.500     2.500
clock source latency                                                                        0.000     2.500
clock.inpad[0] (.input)                                                                     0.000     2.500
$abc$106141$lo270.C[0] (dffsre)                                                             2.099     4.599
clock uncertainty                                                                           0.000     4.599
cell setup time                                                                            -0.063     4.536
data required time                                                                                    4.536
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    4.536
data arrival time                                                                                    -9.283
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -4.748


#Path 74
Startpoint: DESCIPHERTOP3.DESTOP.nextstate[2].Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo249.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                        0.000     0.000
clock.inpad[0] (.input)                                                                     0.000     0.000
DESCIPHERTOP3.DESTOP.nextstate[2].C[0] (dffsre)                                             2.099     2.099
DESCIPHERTOP3.DESTOP.nextstate[2].Q[0] (dffsre) [clock-to-output]                           0.709     2.809
$abc$210711$new_new_n1514__.in[3] (.names)                                                  1.090     3.899
$abc$210711$new_new_n1514__.out[0] (.names)                                                 0.280     4.179
$abc$105009$abc$95048$abc$83694$abc$70380$li066_li066.in[2] (.names)                        0.363     4.541
$abc$105009$abc$95048$abc$83694$abc$70380$li066_li066.out[0] (.names)                       0.280     4.821
$abc$210711$new_new_n1551__.in[1] (.names)                                                  0.749     5.570
$abc$210711$new_new_n1551__.out[0] (.names)                                                 0.220     5.790
$abc$210711$new_new_n1937__.in[0] (.names)                                                  0.989     6.779
$abc$210711$new_new_n1937__.out[0] (.names)                                                 0.260     7.039
$abc$210711$new_new_n1942__.in[2] (.names)                                                  0.736     7.775
$abc$210711$new_new_n1942__.out[0] (.names)                                                 0.200     7.975
$abc$106141$li249_li249.in[5] (.names)                                                      0.988     8.963
$abc$106141$li249_li249.out[0] (.names)                                                     0.320     9.283
$abc$106141$lo249.D[0] (dffsre)                                                             0.000     9.283
data arrival time                                                                                     9.283

clock clock (rise edge)                                                                     2.500     2.500
clock source latency                                                                        0.000     2.500
clock.inpad[0] (.input)                                                                     0.000     2.500
$abc$106141$lo249.C[0] (dffsre)                                                             2.099     4.599
clock uncertainty                                                                           0.000     4.599
cell setup time                                                                            -0.063     4.536
data required time                                                                                    4.536
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    4.536
data arrival time                                                                                    -9.283
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -4.748


#Path 75
Startpoint: DESCIPHERTOP3.DESTOP.nextstate[2].Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo268.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                        0.000     0.000
clock.inpad[0] (.input)                                                                     0.000     0.000
DESCIPHERTOP3.DESTOP.nextstate[2].C[0] (dffsre)                                             2.099     2.099
DESCIPHERTOP3.DESTOP.nextstate[2].Q[0] (dffsre) [clock-to-output]                           0.709     2.809
$abc$210711$new_new_n1514__.in[3] (.names)                                                  1.090     3.899
$abc$210711$new_new_n1514__.out[0] (.names)                                                 0.280     4.179
$abc$105009$abc$95048$abc$83694$abc$70380$li066_li066.in[2] (.names)                        0.363     4.541
$abc$105009$abc$95048$abc$83694$abc$70380$li066_li066.out[0] (.names)                       0.280     4.821
$abc$210711$new_new_n1555__.in[2] (.names)                                                  0.869     5.690
$abc$210711$new_new_n1555__.out[0] (.names)                                                 0.220     5.910
$abc$210711$new_new_n2697__.in[0] (.names)                                                  0.869     6.779
$abc$210711$new_new_n2697__.out[0] (.names)                                                 0.260     7.039
$abc$210711$new_new_n2698__.in[5] (.names)                                                  1.084     8.123
$abc$210711$new_new_n2698__.out[0] (.names)                                                 0.070     8.193
$abc$106141$li268_li268.in[3] (.names)                                                      0.760     8.953
$abc$106141$li268_li268.out[0] (.names)                                                     0.320     9.273
$abc$106141$lo268.D[0] (dffsre)                                                             0.000     9.273
data arrival time                                                                                     9.273

clock clock (rise edge)                                                                     2.500     2.500
clock source latency                                                                        0.000     2.500
clock.inpad[0] (.input)                                                                     0.000     2.500
$abc$106141$lo268.C[0] (dffsre)                                                             2.099     4.599
clock uncertainty                                                                           0.000     4.599
cell setup time                                                                            -0.063     4.536
data required time                                                                                    4.536
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    4.536
data arrival time                                                                                    -9.273
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -4.738


#Path 76
Startpoint: DESCIPHERTOP3.DESTOP.nextstate[2].Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo229.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                        0.000     0.000
clock.inpad[0] (.input)                                                                     0.000     0.000
DESCIPHERTOP3.DESTOP.nextstate[2].C[0] (dffsre)                                             2.099     2.099
DESCIPHERTOP3.DESTOP.nextstate[2].Q[0] (dffsre) [clock-to-output]                           0.709     2.809
$abc$210711$new_new_n1514__.in[3] (.names)                                                  1.090     3.899
$abc$210711$new_new_n1514__.out[0] (.names)                                                 0.280     4.179
$abc$105009$abc$95048$abc$83694$abc$70380$li066_li066.in[2] (.names)                        0.363     4.541
$abc$105009$abc$95048$abc$83694$abc$70380$li066_li066.out[0] (.names)                       0.280     4.821
$abc$210711$new_new_n1546__.in[0] (.names)                                                  0.965     5.786
$abc$210711$new_new_n1546__.out[0] (.names)                                                 0.120     5.906
$abc$210711$new_new_n1739__.in[0] (.names)                                                  1.217     7.123
$abc$210711$new_new_n1739__.out[0] (.names)                                                 0.200     7.323
$abc$210711$new_new_n1748__.in[3] (.names)                                                  0.363     7.685
$abc$210711$new_new_n1748__.out[0] (.names)                                                 0.320     8.005
$abc$106141$li229_li229.in[3] (.names)                                                      1.096     9.101
$abc$106141$li229_li229.out[0] (.names)                                                     0.160     9.261
$abc$106141$lo229.D[0] (dffsre)                                                             0.000     9.261
data arrival time                                                                                     9.261

clock clock (rise edge)                                                                     2.500     2.500
clock source latency                                                                        0.000     2.500
clock.inpad[0] (.input)                                                                     0.000     2.500
$abc$106141$lo229.C[0] (dffsre)                                                             2.099     4.599
clock uncertainty                                                                           0.000     4.599
cell setup time                                                                            -0.063     4.536
data required time                                                                                    4.536
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    4.536
data arrival time                                                                                    -9.261
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -4.726


#Path 77
Startpoint: DESCIPHERTOP3.DESTOP.nextstate[2].Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo233.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                        0.000     0.000
clock.inpad[0] (.input)                                                                     0.000     0.000
DESCIPHERTOP3.DESTOP.nextstate[2].C[0] (dffsre)                                             2.099     2.099
DESCIPHERTOP3.DESTOP.nextstate[2].Q[0] (dffsre) [clock-to-output]                           0.709     2.809
$abc$210711$new_new_n1514__.in[3] (.names)                                                  1.090     3.899
$abc$210711$new_new_n1514__.out[0] (.names)                                                 0.280     4.179
$abc$105009$abc$95048$abc$83694$abc$70380$li066_li066.in[2] (.names)                        0.363     4.541
$abc$105009$abc$95048$abc$83694$abc$70380$li066_li066.out[0] (.names)                       0.280     4.821
$abc$210711$new_new_n1555__.in[2] (.names)                                                  0.869     5.690
$abc$210711$new_new_n1555__.out[0] (.names)                                                 0.220     5.910
$abc$210711$new_new_n1932__.in[0] (.names)                                                  0.977     6.887
$abc$210711$new_new_n1932__.out[0] (.names)                                                 0.160     7.047
$abc$210711$new_new_n1933__.in[5] (.names)                                                  0.976     8.023
$abc$210711$new_new_n1933__.out[0] (.names)                                                 0.110     8.133
$abc$106141$li233_li233.in[4] (.names)                                                      0.868     9.001
$abc$106141$li233_li233.out[0] (.names)                                                     0.260     9.261
$abc$106141$lo233.D[0] (dffsre)                                                             0.000     9.261
data arrival time                                                                                     9.261

clock clock (rise edge)                                                                     2.500     2.500
clock source latency                                                                        0.000     2.500
clock.inpad[0] (.input)                                                                     0.000     2.500
$abc$106141$lo233.C[0] (dffsre)                                                             2.099     4.599
clock uncertainty                                                                           0.000     4.599
cell setup time                                                                            -0.063     4.536
data required time                                                                                    4.536
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    4.536
data arrival time                                                                                    -9.261
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -4.726


#Path 78
Startpoint: DESCIPHERTOP3.DESTOP.nextstate[2].Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo177.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                        0.000     0.000
clock.inpad[0] (.input)                                                                     0.000     0.000
DESCIPHERTOP3.DESTOP.nextstate[2].C[0] (dffsre)                                             2.099     2.099
DESCIPHERTOP3.DESTOP.nextstate[2].Q[0] (dffsre) [clock-to-output]                           0.709     2.809
$abc$210711$new_new_n1514__.in[3] (.names)                                                  1.090     3.899
$abc$210711$new_new_n1514__.out[0] (.names)                                                 0.280     4.179
$abc$105009$abc$95048$abc$83694$abc$70380$li066_li066.in[2] (.names)                        0.363     4.541
$abc$105009$abc$95048$abc$83694$abc$70380$li066_li066.out[0] (.names)                       0.280     4.821
$abc$210711$new_new_n2667__.in[3] (.names)                                                  1.097     5.918
$abc$210711$new_new_n2667__.out[0] (.names)                                                 0.260     6.178
$abc$210711$new_new_n2668__.in[3] (.names)                                                  0.988     7.166
$abc$210711$new_new_n2668__.out[0] (.names)                                                 0.320     7.486
$abc$210711$new_new_n2671__.in[4] (.names)                                                  0.363     7.849
$abc$210711$new_new_n2671__.out[0] (.names)                                                 0.320     8.169
$abc$106141$li177_li177.in[4] (.names)                                                      0.748     8.917
$abc$106141$li177_li177.out[0] (.names)                                                     0.320     9.237
$abc$106141$lo177.D[0] (dffsre)                                                             0.000     9.237
data arrival time                                                                                     9.237

clock clock (rise edge)                                                                     2.500     2.500
clock source latency                                                                        0.000     2.500
clock.inpad[0] (.input)                                                                     0.000     2.500
$abc$106141$lo177.C[0] (dffsre)                                                             2.099     4.599
clock uncertainty                                                                           0.000     4.599
cell setup time                                                                            -0.063     4.536
data required time                                                                                    4.536
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    4.536
data arrival time                                                                                    -9.237
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -4.701


#Path 79
Startpoint: DESCIPHERTOP3.DESTOP.nextstate[2].Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo187.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                        0.000     0.000
clock.inpad[0] (.input)                                                                     0.000     0.000
DESCIPHERTOP3.DESTOP.nextstate[2].C[0] (dffsre)                                             2.099     2.099
DESCIPHERTOP3.DESTOP.nextstate[2].Q[0] (dffsre) [clock-to-output]                           0.709     2.809
$abc$210711$new_new_n1514__.in[3] (.names)                                                  1.090     3.899
$abc$210711$new_new_n1514__.out[0] (.names)                                                 0.280     4.179
$abc$105009$abc$95048$abc$83694$abc$70380$li066_li066.in[2] (.names)                        0.363     4.541
$abc$105009$abc$95048$abc$83694$abc$70380$li066_li066.out[0] (.names)                       0.280     4.821
$abc$210711$new_new_n2667__.in[3] (.names)                                                  1.097     5.918
$abc$210711$new_new_n2667__.out[0] (.names)                                                 0.260     6.178
$abc$210711$new_new_n2668__.in[3] (.names)                                                  0.988     7.166
$abc$210711$new_new_n2668__.out[0] (.names)                                                 0.320     7.486
$abc$210711$new_new_n2671__.in[4] (.names)                                                  0.363     7.849
$abc$210711$new_new_n2671__.out[0] (.names)                                                 0.320     8.169
$abc$106141$li187_li187.in[3] (.names)                                                      0.748     8.917
$abc$106141$li187_li187.out[0] (.names)                                                     0.320     9.237
$abc$106141$lo187.D[0] (dffsre)                                                             0.000     9.237
data arrival time                                                                                     9.237

clock clock (rise edge)                                                                     2.500     2.500
clock source latency                                                                        0.000     2.500
clock.inpad[0] (.input)                                                                     0.000     2.500
$abc$106141$lo187.C[0] (dffsre)                                                             2.099     4.599
clock uncertainty                                                                           0.000     4.599
cell setup time                                                                            -0.063     4.536
data required time                                                                                    4.536
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    4.536
data arrival time                                                                                    -9.237
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -4.701


#Path 80
Startpoint: DESCIPHERTOP3.DESTOP.nextstate[2].Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo216.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                        0.000     0.000
clock.inpad[0] (.input)                                                                     0.000     0.000
DESCIPHERTOP3.DESTOP.nextstate[2].C[0] (dffsre)                                             2.099     2.099
DESCIPHERTOP3.DESTOP.nextstate[2].Q[0] (dffsre) [clock-to-output]                           0.709     2.809
$abc$210711$new_new_n1514__.in[3] (.names)                                                  1.090     3.899
$abc$210711$new_new_n1514__.out[0] (.names)                                                 0.280     4.179
$abc$105009$abc$95048$abc$83694$abc$70380$li066_li066.in[2] (.names)                        0.363     4.541
$abc$105009$abc$95048$abc$83694$abc$70380$li066_li066.out[0] (.names)                       0.280     4.821
$abc$210711$new_new_n1555__.in[2] (.names)                                                  0.869     5.690
$abc$210711$new_new_n1555__.out[0] (.names)                                                 0.220     5.910
$abc$210711$new_new_n1784__.in[0] (.names)                                                  0.977     6.887
$abc$210711$new_new_n1784__.out[0] (.names)                                                 0.200     7.087
$abc$210711$new_new_n1787__.in[5] (.names)                                                  0.988     8.075
$abc$210711$new_new_n1787__.out[0] (.names)                                                 0.070     8.145
$abc$106141$li216_li216.in[5] (.names)                                                      0.976     9.121
$abc$106141$li216_li216.out[0] (.names)                                                     0.110     9.231
$abc$106141$lo216.D[0] (dffsre)                                                             0.000     9.231
data arrival time                                                                                     9.231

clock clock (rise edge)                                                                     2.500     2.500
clock source latency                                                                        0.000     2.500
clock.inpad[0] (.input)                                                                     0.000     2.500
$abc$106141$lo216.C[0] (dffsre)                                                             2.099     4.599
clock uncertainty                                                                           0.000     4.599
cell setup time                                                                            -0.063     4.536
data required time                                                                                    4.536
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    4.536
data arrival time                                                                                    -9.231
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -4.696


#Path 81
Startpoint: $abc$103311$lo0.Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo294.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                        0.000     0.000
clock.inpad[0] (.input)                                                                     0.000     0.000
$abc$103311$lo0.C[0] (dffsre)                                                               2.099     2.099
$abc$103311$lo0.Q[0] (dffsre) [clock-to-output]                                             0.709     2.809
$abc$210711$new_new_n1484__.in[0] (.names)                                                  1.090     3.899
$abc$210711$new_new_n1484__.out[0] (.names)                                                 0.160     4.059
$abc$104094$abc$95048$abc$83694$abc$70380$li199_li199.in[1] (.names)                        0.760     4.819
$abc$104094$abc$95048$abc$83694$abc$70380$li199_li199.out[0] (.names)                       0.280     5.099
$abc$210711$new_new_n2069__.in[0] (.names)                                                  0.881     5.979
$abc$210711$new_new_n2069__.out[0] (.names)                                                 0.170     6.149
$abc$210711$new_new_n2374__.in[1] (.names)                                                  0.761     6.910
$abc$210711$new_new_n2374__.out[0] (.names)                                                 0.320     7.230
$abc$210711$new_new_n2377__.in[4] (.names)                                                  0.760     7.990
$abc$210711$new_new_n2377__.out[0] (.names)                                                 0.110     8.100
$abc$106141$li294_li294.in[3] (.names)                                                      0.868     8.968
$abc$106141$li294_li294.out[0] (.names)                                                     0.260     9.228
$abc$106141$lo294.D[0] (dffsre)                                                             0.000     9.228
data arrival time                                                                                     9.228

clock clock (rise edge)                                                                     2.500     2.500
clock source latency                                                                        0.000     2.500
clock.inpad[0] (.input)                                                                     0.000     2.500
$abc$106141$lo294.C[0] (dffsre)                                                             2.099     4.599
clock uncertainty                                                                           0.000     4.599
cell setup time                                                                            -0.063     4.536
data required time                                                                                    4.536
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    4.536
data arrival time                                                                                    -9.228
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -4.693


#Path 82
Startpoint: DESCIPHERTOP3.DESTOP.nextstate[2].Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo146.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                        0.000     0.000
clock.inpad[0] (.input)                                                                     0.000     0.000
DESCIPHERTOP3.DESTOP.nextstate[2].C[0] (dffsre)                                             2.099     2.099
DESCIPHERTOP3.DESTOP.nextstate[2].Q[0] (dffsre) [clock-to-output]                           0.709     2.809
$abc$210711$new_new_n1514__.in[3] (.names)                                                  1.090     3.899
$abc$210711$new_new_n1514__.out[0] (.names)                                                 0.280     4.179
$abc$105009$abc$95048$abc$83694$abc$70380$li066_li066.in[2] (.names)                        0.363     4.541
$abc$105009$abc$95048$abc$83694$abc$70380$li066_li066.out[0] (.names)                       0.280     4.821
$abc$210711$new_new_n1555__.in[2] (.names)                                                  0.869     5.690
$abc$210711$new_new_n1555__.out[0] (.names)                                                 0.220     5.910
$abc$210711$new_new_n1562__.in[0] (.names)                                                  1.085     6.995
$abc$210711$new_new_n1562__.out[0] (.names)                                                 0.160     7.155
$abc$210711$new_new_n1565__.in[5] (.names)                                                  0.880     8.035
$abc$210711$new_new_n1565__.out[0] (.names)                                                 0.110     8.145
$abc$106141$li146_li146.in[5] (.names)                                                      0.748     8.893
$abc$106141$li146_li146.out[0] (.names)                                                     0.320     9.213
$abc$106141$lo146.D[0] (dffsre)                                                             0.000     9.213
data arrival time                                                                                     9.213

clock clock (rise edge)                                                                     2.500     2.500
clock source latency                                                                        0.000     2.500
clock.inpad[0] (.input)                                                                     0.000     2.500
$abc$106141$lo146.C[0] (dffsre)                                                             2.099     4.599
clock uncertainty                                                                           0.000     4.599
cell setup time                                                                            -0.063     4.536
data required time                                                                                    4.536
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    4.536
data arrival time                                                                                    -9.213
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -4.678


#Path 83
Startpoint: DESCIPHERTOP3.DESTOP.nextstate[2].Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo274.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                        0.000     0.000
clock.inpad[0] (.input)                                                                     0.000     0.000
DESCIPHERTOP3.DESTOP.nextstate[2].C[0] (dffsre)                                             2.099     2.099
DESCIPHERTOP3.DESTOP.nextstate[2].Q[0] (dffsre) [clock-to-output]                           0.709     2.809
$abc$210711$new_new_n1514__.in[3] (.names)                                                  1.090     3.899
$abc$210711$new_new_n1514__.out[0] (.names)                                                 0.280     4.179
$abc$105009$abc$95048$abc$83694$abc$70380$li066_li066.in[2] (.names)                        0.363     4.541
$abc$105009$abc$95048$abc$83694$abc$70380$li066_li066.out[0] (.names)                       0.280     4.821
$abc$210711$new_new_n1555__.in[2] (.names)                                                  0.869     5.690
$abc$210711$new_new_n1555__.out[0] (.names)                                                 0.220     5.910
$abc$210711$new_new_n1562__.in[0] (.names)                                                  1.085     6.995
$abc$210711$new_new_n1562__.out[0] (.names)                                                 0.160     7.155
$abc$210711$new_new_n1565__.in[5] (.names)                                                  0.880     8.035
$abc$210711$new_new_n1565__.out[0] (.names)                                                 0.110     8.145
$abc$106141$li274_li274.in[3] (.names)                                                      0.748     8.893
$abc$106141$li274_li274.out[0] (.names)                                                     0.320     9.213
$abc$106141$lo274.D[0] (dffsre)                                                             0.000     9.213
data arrival time                                                                                     9.213

clock clock (rise edge)                                                                     2.500     2.500
clock source latency                                                                        0.000     2.500
clock.inpad[0] (.input)                                                                     0.000     2.500
$abc$106141$lo274.C[0] (dffsre)                                                             2.099     4.599
clock uncertainty                                                                           0.000     4.599
cell setup time                                                                            -0.063     4.536
data required time                                                                                    4.536
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    4.536
data arrival time                                                                                    -9.213
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -4.678


#Path 84
Startpoint: DESCIPHERTOP3.DESTOP.nextstate[2].Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo198.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                        0.000     0.000
clock.inpad[0] (.input)                                                                     0.000     0.000
DESCIPHERTOP3.DESTOP.nextstate[2].C[0] (dffsre)                                             2.099     2.099
DESCIPHERTOP3.DESTOP.nextstate[2].Q[0] (dffsre) [clock-to-output]                           0.709     2.809
$abc$210711$new_new_n1514__.in[3] (.names)                                                  1.090     3.899
$abc$210711$new_new_n1514__.out[0] (.names)                                                 0.280     4.179
$abc$105009$abc$95048$abc$83694$abc$70380$li066_li066.in[2] (.names)                        0.363     4.541
$abc$105009$abc$95048$abc$83694$abc$70380$li066_li066.out[0] (.names)                       0.280     4.821
$abc$210711$new_new_n1555__.in[2] (.names)                                                  0.869     5.690
$abc$210711$new_new_n1555__.out[0] (.names)                                                 0.220     5.910
$abc$210711$new_new_n1932__.in[0] (.names)                                                  0.977     6.887
$abc$210711$new_new_n1932__.out[0] (.names)                                                 0.160     7.047
$abc$210711$new_new_n1933__.in[5] (.names)                                                  0.976     8.023
$abc$210711$new_new_n1933__.out[0] (.names)                                                 0.110     8.133
$abc$106141$li198_li198.in[5] (.names)                                                      0.748     8.881
$abc$106141$li198_li198.out[0] (.names)                                                     0.320     9.201
$abc$106141$lo198.D[0] (dffsre)                                                             0.000     9.201
data arrival time                                                                                     9.201

clock clock (rise edge)                                                                     2.500     2.500
clock source latency                                                                        0.000     2.500
clock.inpad[0] (.input)                                                                     0.000     2.500
$abc$106141$lo198.C[0] (dffsre)                                                             2.099     4.599
clock uncertainty                                                                           0.000     4.599
cell setup time                                                                            -0.063     4.536
data required time                                                                                    4.536
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    4.536
data arrival time                                                                                    -9.201
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -4.666


#Path 85
Startpoint: DESCIPHERTOP3.DESTOP.nextstate[2].Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo139.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                        0.000     0.000
clock.inpad[0] (.input)                                                                     0.000     0.000
DESCIPHERTOP3.DESTOP.nextstate[2].C[0] (dffsre)                                             2.099     2.099
DESCIPHERTOP3.DESTOP.nextstate[2].Q[0] (dffsre) [clock-to-output]                           0.709     2.809
$abc$210711$new_new_n1514__.in[3] (.names)                                                  1.090     3.899
$abc$210711$new_new_n1514__.out[0] (.names)                                                 0.280     4.179
$abc$105009$abc$95048$abc$83694$abc$70380$li066_li066.in[2] (.names)                        0.363     4.541
$abc$105009$abc$95048$abc$83694$abc$70380$li066_li066.out[0] (.names)                       0.280     4.821
$abc$210711$new_new_n1555__.in[2] (.names)                                                  0.869     5.690
$abc$210711$new_new_n1555__.out[0] (.names)                                                 0.220     5.910
$abc$210711$new_new_n1722__.in[0] (.names)                                                  0.977     6.887
$abc$210711$new_new_n1722__.out[0] (.names)                                                 0.320     7.207
$abc$210711$new_new_n1725__.in[5] (.names)                                                  0.856     8.063
$abc$210711$new_new_n1725__.out[0] (.names)                                                 0.070     8.133
$abc$106141$li139_li139.in[5] (.names)                                                      0.748     8.881
$abc$106141$li139_li139.out[0] (.names)                                                     0.320     9.201
$abc$106141$lo139.D[0] (dffsre)                                                             0.000     9.201
data arrival time                                                                                     9.201

clock clock (rise edge)                                                                     2.500     2.500
clock source latency                                                                        0.000     2.500
clock.inpad[0] (.input)                                                                     0.000     2.500
$abc$106141$lo139.C[0] (dffsre)                                                             2.099     4.599
clock uncertainty                                                                           0.000     4.599
cell setup time                                                                            -0.063     4.536
data required time                                                                                    4.536
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    4.536
data arrival time                                                                                    -9.201
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -4.666


#Path 86
Startpoint: DESCIPHERTOP3.DESTOP.nextstate[2].Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo157.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                        0.000     0.000
clock.inpad[0] (.input)                                                                     0.000     0.000
DESCIPHERTOP3.DESTOP.nextstate[2].C[0] (dffsre)                                             2.099     2.099
DESCIPHERTOP3.DESTOP.nextstate[2].Q[0] (dffsre) [clock-to-output]                           0.709     2.809
$abc$210711$new_new_n1514__.in[3] (.names)                                                  1.090     3.899
$abc$210711$new_new_n1514__.out[0] (.names)                                                 0.280     4.179
$abc$105009$abc$95048$abc$83694$abc$70380$li066_li066.in[2] (.names)                        0.363     4.541
$abc$105009$abc$95048$abc$83694$abc$70380$li066_li066.out[0] (.names)                       0.280     4.821
$abc$210711$new_new_n1555__.in[2] (.names)                                                  0.869     5.690
$abc$210711$new_new_n1555__.out[0] (.names)                                                 0.220     5.910
$abc$210711$new_new_n1795__.in[0] (.names)                                                  0.977     6.887
$abc$210711$new_new_n1795__.out[0] (.names)                                                 0.110     6.997
$abc$210711$new_new_n1798__.in[5] (.names)                                                  0.988     7.985
$abc$210711$new_new_n1798__.out[0] (.names)                                                 0.160     8.145
$abc$106141$li157_li157.in[4] (.names)                                                      0.868     9.013
$abc$106141$li157_li157.out[0] (.names)                                                     0.160     9.173
$abc$106141$lo157.D[0] (dffsre)                                                             0.000     9.173
data arrival time                                                                                     9.173

clock clock (rise edge)                                                                     2.500     2.500
clock source latency                                                                        0.000     2.500
clock.inpad[0] (.input)                                                                     0.000     2.500
$abc$106141$lo157.C[0] (dffsre)                                                             2.099     4.599
clock uncertainty                                                                           0.000     4.599
cell setup time                                                                            -0.063     4.536
data required time                                                                                    4.536
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    4.536
data arrival time                                                                                    -9.173
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -4.638


#Path 87
Startpoint: DESCIPHERTOP3.DESTOP.nextstate[2].Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo138.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                        0.000     0.000
clock.inpad[0] (.input)                                                                     0.000     0.000
DESCIPHERTOP3.DESTOP.nextstate[2].C[0] (dffsre)                                             2.099     2.099
DESCIPHERTOP3.DESTOP.nextstate[2].Q[0] (dffsre) [clock-to-output]                           0.709     2.809
$abc$210711$new_new_n1514__.in[3] (.names)                                                  1.090     3.899
$abc$210711$new_new_n1514__.out[0] (.names)                                                 0.280     4.179
$abc$105009$abc$95048$abc$83694$abc$70380$li066_li066.in[2] (.names)                        0.363     4.541
$abc$105009$abc$95048$abc$83694$abc$70380$li066_li066.out[0] (.names)                       0.280     4.821
$abc$210711$new_new_n1555__.in[2] (.names)                                                  0.869     5.690
$abc$210711$new_new_n1555__.out[0] (.names)                                                 0.220     5.910
$abc$210711$new_new_n1686__.in[0] (.names)                                                  1.097     7.007
$abc$210711$new_new_n1686__.out[0] (.names)                                                 0.110     7.117
$abc$210711$new_new_n1689__.in[5] (.names)                                                  0.976     8.093
$abc$210711$new_new_n1689__.out[0] (.names)                                                 0.070     8.163
$abc$106141$li138_li138.in[1] (.names)                                                      0.748     8.911
$abc$106141$li138_li138.out[0] (.names)                                                     0.260     9.171
$abc$106141$lo138.D[0] (dffsre)                                                             0.000     9.171
data arrival time                                                                                     9.171

clock clock (rise edge)                                                                     2.500     2.500
clock source latency                                                                        0.000     2.500
clock.inpad[0] (.input)                                                                     0.000     2.500
$abc$106141$lo138.C[0] (dffsre)                                                             2.099     4.599
clock uncertainty                                                                           0.000     4.599
cell setup time                                                                            -0.063     4.536
data required time                                                                                    4.536
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    4.536
data arrival time                                                                                    -9.171
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -4.636


#Path 88
Startpoint: DESCIPHERTOP3.DESTOP.nextstate[2].Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo186.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                        0.000     0.000
clock.inpad[0] (.input)                                                                     0.000     0.000
DESCIPHERTOP3.DESTOP.nextstate[2].C[0] (dffsre)                                             2.099     2.099
DESCIPHERTOP3.DESTOP.nextstate[2].Q[0] (dffsre) [clock-to-output]                           0.709     2.809
$abc$210711$new_new_n1514__.in[3] (.names)                                                  1.090     3.899
$abc$210711$new_new_n1514__.out[0] (.names)                                                 0.280     4.179
$abc$105009$abc$95048$abc$83694$abc$70380$li066_li066.in[2] (.names)                        0.363     4.541
$abc$105009$abc$95048$abc$83694$abc$70380$li066_li066.out[0] (.names)                       0.280     4.821
$abc$210711$new_new_n1555__.in[2] (.names)                                                  0.869     5.690
$abc$210711$new_new_n1555__.out[0] (.names)                                                 0.220     5.910
$abc$210711$new_new_n1870__.in[0] (.names)                                                  0.977     6.887
$abc$210711$new_new_n1870__.out[0] (.names)                                                 0.320     7.207
$abc$210711$new_new_n1871__.in[5] (.names)                                                  0.748     7.955
$abc$210711$new_new_n1871__.out[0] (.names)                                                 0.110     8.065
$abc$106141$li186_li186.in[5] (.names)                                                      0.760     8.825
$abc$106141$li186_li186.out[0] (.names)                                                     0.320     9.145
$abc$106141$lo186.D[0] (dffsre)                                                             0.000     9.145
data arrival time                                                                                     9.145

clock clock (rise edge)                                                                     2.500     2.500
clock source latency                                                                        0.000     2.500
clock.inpad[0] (.input)                                                                     0.000     2.500
$abc$106141$lo186.C[0] (dffsre)                                                             2.099     4.599
clock uncertainty                                                                           0.000     4.599
cell setup time                                                                            -0.063     4.536
data required time                                                                                    4.536
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    4.536
data arrival time                                                                                    -9.145
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -4.610


#Path 89
Startpoint: DESCIPHERTOP3.DESTOP.nextstate[2].Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo225.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                        0.000     0.000
clock.inpad[0] (.input)                                                                     0.000     0.000
DESCIPHERTOP3.DESTOP.nextstate[2].C[0] (dffsre)                                             2.099     2.099
DESCIPHERTOP3.DESTOP.nextstate[2].Q[0] (dffsre) [clock-to-output]                           0.709     2.809
$abc$210711$new_new_n1514__.in[3] (.names)                                                  1.090     3.899
$abc$210711$new_new_n1514__.out[0] (.names)                                                 0.280     4.179
$abc$105009$abc$95048$abc$83694$abc$70380$li066_li066.in[2] (.names)                        0.363     4.541
$abc$105009$abc$95048$abc$83694$abc$70380$li066_li066.out[0] (.names)                       0.280     4.821
$abc$210711$new_new_n1555__.in[2] (.names)                                                  0.869     5.690
$abc$210711$new_new_n1555__.out[0] (.names)                                                 0.220     5.910
$abc$210711$new_new_n1870__.in[0] (.names)                                                  0.977     6.887
$abc$210711$new_new_n1870__.out[0] (.names)                                                 0.320     7.207
$abc$210711$new_new_n1871__.in[5] (.names)                                                  0.748     7.955
$abc$210711$new_new_n1871__.out[0] (.names)                                                 0.110     8.065
$abc$106141$li225_li225.in[2] (.names)                                                      0.760     8.825
$abc$106141$li225_li225.out[0] (.names)                                                     0.320     9.145
$abc$106141$lo225.D[0] (dffsre)                                                             0.000     9.145
data arrival time                                                                                     9.145

clock clock (rise edge)                                                                     2.500     2.500
clock source latency                                                                        0.000     2.500
clock.inpad[0] (.input)                                                                     0.000     2.500
$abc$106141$lo225.C[0] (dffsre)                                                             2.099     4.599
clock uncertainty                                                                           0.000     4.599
cell setup time                                                                            -0.063     4.536
data required time                                                                                    4.536
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    4.536
data arrival time                                                                                    -9.145
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -4.610


#Path 90
Startpoint: DESCIPHERTOP3.DESTOP.nextstate[2].Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo209.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                        0.000     0.000
clock.inpad[0] (.input)                                                                     0.000     0.000
DESCIPHERTOP3.DESTOP.nextstate[2].C[0] (dffsre)                                             2.099     2.099
DESCIPHERTOP3.DESTOP.nextstate[2].Q[0] (dffsre) [clock-to-output]                           0.709     2.809
$abc$210711$new_new_n1514__.in[3] (.names)                                                  1.090     3.899
$abc$210711$new_new_n1514__.out[0] (.names)                                                 0.280     4.179
$abc$105009$abc$95048$abc$83694$abc$70380$li066_li066.in[2] (.names)                        0.363     4.541
$abc$105009$abc$95048$abc$83694$abc$70380$li066_li066.out[0] (.names)                       0.280     4.821
$abc$210711$new_new_n1555__.in[2] (.names)                                                  0.869     5.690
$abc$210711$new_new_n1555__.out[0] (.names)                                                 0.220     5.910
$abc$210711$new_new_n1870__.in[0] (.names)                                                  0.977     6.887
$abc$210711$new_new_n1870__.out[0] (.names)                                                 0.320     7.207
$abc$210711$new_new_n1871__.in[5] (.names)                                                  0.748     7.955
$abc$210711$new_new_n1871__.out[0] (.names)                                                 0.110     8.065
$abc$106141$li209_li209.in[2] (.names)                                                      0.760     8.825
$abc$106141$li209_li209.out[0] (.names)                                                     0.320     9.145
$abc$106141$lo209.D[0] (dffsre)                                                             0.000     9.145
data arrival time                                                                                     9.145

clock clock (rise edge)                                                                     2.500     2.500
clock source latency                                                                        0.000     2.500
clock.inpad[0] (.input)                                                                     0.000     2.500
$abc$106141$lo209.C[0] (dffsre)                                                             2.099     4.599
clock uncertainty                                                                           0.000     4.599
cell setup time                                                                            -0.063     4.536
data required time                                                                                    4.536
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    4.536
data arrival time                                                                                    -9.145
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -4.610


#Path 91
Startpoint: DESCIPHERTOP3.DESTOP.nextstate[2].Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo275.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                        0.000     0.000
clock.inpad[0] (.input)                                                                     0.000     0.000
DESCIPHERTOP3.DESTOP.nextstate[2].C[0] (dffsre)                                             2.099     2.099
DESCIPHERTOP3.DESTOP.nextstate[2].Q[0] (dffsre) [clock-to-output]                           0.709     2.809
$abc$210711$new_new_n1514__.in[3] (.names)                                                  1.090     3.899
$abc$210711$new_new_n1514__.out[0] (.names)                                                 0.280     4.179
$abc$105009$abc$95048$abc$83694$abc$70380$li066_li066.in[2] (.names)                        0.363     4.541
$abc$105009$abc$95048$abc$83694$abc$70380$li066_li066.out[0] (.names)                       0.280     4.821
$abc$210711$new_new_n1555__.in[2] (.names)                                                  0.869     5.690
$abc$210711$new_new_n1555__.out[0] (.names)                                                 0.220     5.910
$abc$210711$new_new_n1870__.in[0] (.names)                                                  0.977     6.887
$abc$210711$new_new_n1870__.out[0] (.names)                                                 0.320     7.207
$abc$210711$new_new_n1871__.in[5] (.names)                                                  0.748     7.955
$abc$210711$new_new_n1871__.out[0] (.names)                                                 0.110     8.065
$abc$106141$li275_li275.in[5] (.names)                                                      0.760     8.825
$abc$106141$li275_li275.out[0] (.names)                                                     0.320     9.145
$abc$106141$lo275.D[0] (dffsre)                                                             0.000     9.145
data arrival time                                                                                     9.145

clock clock (rise edge)                                                                     2.500     2.500
clock source latency                                                                        0.000     2.500
clock.inpad[0] (.input)                                                                     0.000     2.500
$abc$106141$lo275.C[0] (dffsre)                                                             2.099     4.599
clock uncertainty                                                                           0.000     4.599
cell setup time                                                                            -0.063     4.536
data required time                                                                                    4.536
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    4.536
data arrival time                                                                                    -9.145
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -4.610


#Path 92
Startpoint: DESCIPHERTOP3.DESTOP.nextstate[2].Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo243.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                        0.000     0.000
clock.inpad[0] (.input)                                                                     0.000     0.000
DESCIPHERTOP3.DESTOP.nextstate[2].C[0] (dffsre)                                             2.099     2.099
DESCIPHERTOP3.DESTOP.nextstate[2].Q[0] (dffsre) [clock-to-output]                           0.709     2.809
$abc$210711$new_new_n1514__.in[3] (.names)                                                  1.090     3.899
$abc$210711$new_new_n1514__.out[0] (.names)                                                 0.280     4.179
$abc$105009$abc$95048$abc$83694$abc$70380$li066_li066.in[2] (.names)                        0.363     4.541
$abc$105009$abc$95048$abc$83694$abc$70380$li066_li066.out[0] (.names)                       0.280     4.821
$abc$210711$new_new_n1555__.in[2] (.names)                                                  0.869     5.690
$abc$210711$new_new_n1555__.out[0] (.names)                                                 0.220     5.910
$abc$210711$new_new_n2697__.in[0] (.names)                                                  0.869     6.779
$abc$210711$new_new_n2697__.out[0] (.names)                                                 0.260     7.039
$abc$210711$new_new_n2698__.in[5] (.names)                                                  1.084     8.123
$abc$210711$new_new_n2698__.out[0] (.names)                                                 0.070     8.193
$abc$106141$li243_li243.in[2] (.names)                                                      0.760     8.953
$abc$106141$li243_li243.out[0] (.names)                                                     0.160     9.113
$abc$106141$lo243.D[0] (dffsre)                                                             0.000     9.113
data arrival time                                                                                     9.113

clock clock (rise edge)                                                                     2.500     2.500
clock source latency                                                                        0.000     2.500
clock.inpad[0] (.input)                                                                     0.000     2.500
$abc$106141$lo243.C[0] (dffsre)                                                             2.099     4.599
clock uncertainty                                                                           0.000     4.599
cell setup time                                                                            -0.063     4.536
data required time                                                                                    4.536
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    4.536
data arrival time                                                                                    -9.113
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -4.578


#Path 93
Startpoint: DESCIPHERTOP3.DESTOP.nextstate[2].Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo263.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                        0.000     0.000
clock.inpad[0] (.input)                                                                     0.000     0.000
DESCIPHERTOP3.DESTOP.nextstate[2].C[0] (dffsre)                                             2.099     2.099
DESCIPHERTOP3.DESTOP.nextstate[2].Q[0] (dffsre) [clock-to-output]                           0.709     2.809
$abc$210711$new_new_n1514__.in[3] (.names)                                                  1.090     3.899
$abc$210711$new_new_n1514__.out[0] (.names)                                                 0.280     4.179
$abc$105009$abc$95048$abc$83694$abc$70380$li066_li066.in[2] (.names)                        0.363     4.541
$abc$105009$abc$95048$abc$83694$abc$70380$li066_li066.out[0] (.names)                       0.280     4.821
$abc$210711$new_new_n1557__.in[2] (.names)                                                  0.761     5.582
$abc$210711$new_new_n1557__.out[0] (.names)                                                 0.280     5.862
$abc$210711$new_new_n1734__.in[0] (.names)                                                  0.881     6.743
$abc$210711$new_new_n1734__.out[0] (.names)                                                 0.320     7.063
$abc$210711$new_new_n1737__.in[4] (.names)                                                  0.880     7.943
$abc$210711$new_new_n1737__.out[0] (.names)                                                 0.070     8.013
$abc$106141$li263_li263.in[4] (.names)                                                      0.760     8.773
$abc$106141$li263_li263.out[0] (.names)                                                     0.320     9.093
$abc$106141$lo263.D[0] (dffsre)                                                             0.000     9.093
data arrival time                                                                                     9.093

clock clock (rise edge)                                                                     2.500     2.500
clock source latency                                                                        0.000     2.500
clock.inpad[0] (.input)                                                                     0.000     2.500
$abc$106141$lo263.C[0] (dffsre)                                                             2.099     4.599
clock uncertainty                                                                           0.000     4.599
cell setup time                                                                            -0.063     4.536
data required time                                                                                    4.536
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    4.536
data arrival time                                                                                    -9.093
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -4.558


#Path 94
Startpoint: DESCIPHERTOP3.DESTOP.nextstate[2].Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo221.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                        0.000     0.000
clock.inpad[0] (.input)                                                                     0.000     0.000
DESCIPHERTOP3.DESTOP.nextstate[2].C[0] (dffsre)                                             2.099     2.099
DESCIPHERTOP3.DESTOP.nextstate[2].Q[0] (dffsre) [clock-to-output]                           0.709     2.809
$abc$210711$new_new_n1514__.in[3] (.names)                                                  1.090     3.899
$abc$210711$new_new_n1514__.out[0] (.names)                                                 0.280     4.179
$abc$105009$abc$95048$abc$83694$abc$70380$li066_li066.in[2] (.names)                        0.363     4.541
$abc$105009$abc$95048$abc$83694$abc$70380$li066_li066.out[0] (.names)                       0.280     4.821
$abc$210711$new_new_n1557__.in[2] (.names)                                                  0.761     5.582
$abc$210711$new_new_n1557__.out[0] (.names)                                                 0.280     5.862
$abc$210711$new_new_n1734__.in[0] (.names)                                                  0.881     6.743
$abc$210711$new_new_n1734__.out[0] (.names)                                                 0.320     7.063
$abc$210711$new_new_n1737__.in[4] (.names)                                                  0.880     7.943
$abc$210711$new_new_n1737__.out[0] (.names)                                                 0.070     8.013
$abc$106141$li221_li221.in[2] (.names)                                                      0.760     8.773
$abc$106141$li221_li221.out[0] (.names)                                                     0.320     9.093
$abc$106141$lo221.D[0] (dffsre)                                                             0.000     9.093
data arrival time                                                                                     9.093

clock clock (rise edge)                                                                     2.500     2.500
clock source latency                                                                        0.000     2.500
clock.inpad[0] (.input)                                                                     0.000     2.500
$abc$106141$lo221.C[0] (dffsre)                                                             2.099     4.599
clock uncertainty                                                                           0.000     4.599
cell setup time                                                                            -0.063     4.536
data required time                                                                                    4.536
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    4.536
data arrival time                                                                                    -9.093
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -4.558


#Path 95
Startpoint: DESCIPHERTOP3.DESTOP.nextstate[2].Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo321.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                        0.000     0.000
clock.inpad[0] (.input)                                                                     0.000     0.000
DESCIPHERTOP3.DESTOP.nextstate[2].C[0] (dffsre)                                             2.099     2.099
DESCIPHERTOP3.DESTOP.nextstate[2].Q[0] (dffsre) [clock-to-output]                           0.709     2.809
$abc$210711$new_new_n1514__.in[3] (.names)                                                  1.090     3.899
$abc$210711$new_new_n1514__.out[0] (.names)                                                 0.280     4.179
$abc$105009$abc$95048$abc$83694$abc$70380$li066_li066.in[2] (.names)                        0.363     4.541
$abc$105009$abc$95048$abc$83694$abc$70380$li066_li066.out[0] (.names)                       0.280     4.821
$abc$210711$new_new_n1555__.in[2] (.names)                                                  0.869     5.690
$abc$210711$new_new_n1555__.out[0] (.names)                                                 0.220     5.910
$abc$210711$new_new_n1584__.in[0] (.names)                                                  0.989     6.899
$abc$210711$new_new_n1584__.out[0] (.names)                                                 0.160     7.059
$abc$210711$new_new_n1588__.in[5] (.names)                                                  0.868     7.927
$abc$210711$new_new_n1588__.out[0] (.names)                                                 0.070     7.997
$abc$106141$li321_li321.in[5] (.names)                                                      0.748     8.745
$abc$106141$li321_li321.out[0] (.names)                                                     0.320     9.065
$abc$106141$lo321.D[0] (dffsre)                                                             0.000     9.065
data arrival time                                                                                     9.065

clock clock (rise edge)                                                                     2.500     2.500
clock source latency                                                                        0.000     2.500
clock.inpad[0] (.input)                                                                     0.000     2.500
$abc$106141$lo321.C[0] (dffsre)                                                             2.099     4.599
clock uncertainty                                                                           0.000     4.599
cell setup time                                                                            -0.063     4.536
data required time                                                                                    4.536
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    4.536
data arrival time                                                                                    -9.065
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -4.530


#Path 96
Startpoint: DESCIPHERTOP3.DESTOP.nextstate[2].Q[0] (dffsre clocked by clock)
Endpoint  : $abc$106141$lo218.D[0] (dffsre clocked by clock)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clock (rise edge)                                                                     0.000     0.000
clock source latency                                                                        0.000     0.000
clock.inpad[0] (.input)                                                                     0.000     0.000
DESCIPHERTOP3.DESTOP.nextstate[2].C[0] (dffsre)                                             2.099     2.099
DESCIPHERTOP3.DESTOP.nextstate[2].Q[0] (dffsre) [clock-to-output]                           0.709     2.809
$abc$210711$new_new_n1514__.in[3] (.names)                                                  1.090     3.899
$abc$210711$new_new_n1514__.out[0] (.names)                                                 0.280     4.179
$abc$105009$abc$95048$abc$83694$abc$70380$li066_li066.in[2] (.names)                        0.363     4.541
$abc$105009$abc$95048$abc$83694$abc$70380$li066_li066.out[0] (.names)                       0.280     4.821
$abc$210711$new_new_n1555__.in[2] (.names)                                                  0.869     5.690
$abc$210711$new_new_n1555__.out[0] (.names)                                                 0.220     5.910
$abc$210711$new_new_n1562__.in[0] (.names)                                                  1.085     6.995
$abc$210711$new_new_n1562__.out[0] (.names)                                                 0.160     7.155
$abc$210711$new_new_n1565__.in[5] (.names)                                                  0.880     8.035
$abc$210711$new_new_n1565__.out[0] (.names)                                                 0.110     8.145
$abc$106141$li218_li218.in[5] (.names)                                                      0.640     8.785
$abc$106141$li218_li218.out[0] (.names)                                                     0.260     9.045
$abc$106141$lo218.D[0] (dffsre)                                                             0.000     9.045
data arrival time                                                                                     9.045

clock clock (rise edge)                                                                     2.500     2.500
clock source latency                                                                        0.000     2.500
clock.inpad[0] (.input)                                                                     0.000     2.500
$abc$106141$lo218.C[0] (dffsre)                                                             2.099     4.599
clock uncertainty                                                                           0.000     4.599
cell setup time                                                                            -0.063     4.536
data required time                                                                                    4.536
-----------------------------------------------------------------------------------------------------------
data required time                                                                                    4.536
data arrival time                                                                                    -9.045
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                     -4.510


#Path 97
Startpoint: data_out[21].Q[0] (dffsre clocked by clock)
Endpoint  : out:data_out[21].outpad[0] (.output clocked by clock)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock.inpad[0] (.input)                                          0.000     0.000
data_out[21].C[0] (dffsre)                                       2.099     2.099
data_out[21].Q[0] (dffsre) [clock-to-output]                     0.709     2.809
out:data_out[21].outpad[0] (.output)                             2.392     5.200
data arrival time                                                          5.200

clock clock (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
clock uncertainty                                                0.000     2.500
output external delay                                           -1.000     1.500
data required time                                                         1.500
--------------------------------------------------------------------------------
data required time                                                         1.500
data arrival time                                                         -5.200
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.700


#Path 98
Startpoint: data_out[9].Q[0] (dffsre clocked by clock)
Endpoint  : out:data_out[9].outpad[0] (.output clocked by clock)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock.inpad[0] (.input)                                          0.000     0.000
data_out[9].C[0] (dffsre)                                        2.099     2.099
data_out[9].Q[0] (dffsre) [clock-to-output]                      0.709     2.809
out:data_out[9].outpad[0] (.output)                              2.380     5.188
data arrival time                                                          5.188

clock clock (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
clock uncertainty                                                0.000     2.500
output external delay                                           -1.000     1.500
data required time                                                         1.500
--------------------------------------------------------------------------------
data required time                                                         1.500
data arrival time                                                         -5.188
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.688


#Path 99
Startpoint: data_out[0].Q[0] (dffsre clocked by clock)
Endpoint  : out:data_out[0].outpad[0] (.output clocked by clock)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock.inpad[0] (.input)                                          0.000     0.000
data_out[0].C[0] (dffsre)                                        2.099     2.099
data_out[0].Q[0] (dffsre) [clock-to-output]                      0.709     2.809
out:data_out[0].outpad[0] (.output)                              2.296     5.104
data arrival time                                                          5.104

clock clock (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
clock uncertainty                                                0.000     2.500
output external delay                                           -1.000     1.500
data required time                                                         1.500
--------------------------------------------------------------------------------
data required time                                                         1.500
data arrival time                                                         -5.104
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.604


#Path 100
Startpoint: data_out[36].Q[0] (dffsre clocked by clock)
Endpoint  : out:data_out[36].outpad[0] (.output clocked by clock)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock.inpad[0] (.input)                                          0.000     0.000
data_out[36].C[0] (dffsre)                                       2.099     2.099
data_out[36].Q[0] (dffsre) [clock-to-output]                     0.709     2.809
out:data_out[36].outpad[0] (.output)                             2.284     5.092
data arrival time                                                          5.092

clock clock (rise edge)                                          2.500     2.500
clock source latency                                             0.000     2.500
clock uncertainty                                                0.000     2.500
output external delay                                           -1.000     1.500
data required time                                                         1.500
--------------------------------------------------------------------------------
data required time                                                         1.500
data arrival time                                                         -5.092
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.592


#End of timing report
