
ATMega16.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000f92  00000000  00000000  000000b4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000006  00800060  00000f92  00001046  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000014b  00800066  00800066  0000104c  2**0
                  ALLOC
  3 .eeprom       0000000c  00810000  00810000  0000104c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  4 .comment      00000030  00000000  00000000  00001058  2**0
                  CONTENTS, READONLY
  5 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00001088  2**2
                  CONTENTS, READONLY
  6 .debug_aranges 000002c8  00000000  00000000  000010c8  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00006be9  00000000  00000000  00001390  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000010b1  00000000  00000000  00007f79  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00002cc2  00000000  00000000  0000902a  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000674  00000000  00000000  0000bcec  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000099a9  00000000  00000000  0000c360  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000017fe  00000000  00000000  00015d09  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000240  00000000  00000000  00017507  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macro  00003534  00000000  00000000  00017747  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	ad c0       	rjmp	.+346    	; 0x15c <__ctors_end>
   2:	00 00       	nop
   4:	c6 c0       	rjmp	.+396    	; 0x192 <__bad_interrupt>
   6:	00 00       	nop
   8:	98 c1       	rjmp	.+816    	; 0x33a <__vector_2>
   a:	00 00       	nop
   c:	c2 c0       	rjmp	.+388    	; 0x192 <__bad_interrupt>
   e:	00 00       	nop
  10:	c0 c0       	rjmp	.+384    	; 0x192 <__bad_interrupt>
  12:	00 00       	nop
  14:	59 c4       	rjmp	.+2226   	; 0x8c8 <__vector_5>
  16:	00 00       	nop
  18:	81 c4       	rjmp	.+2306   	; 0x91c <__vector_6>
  1a:	00 00       	nop
  1c:	ba c0       	rjmp	.+372    	; 0x192 <__bad_interrupt>
  1e:	00 00       	nop
  20:	b8 c0       	rjmp	.+368    	; 0x192 <__bad_interrupt>
  22:	00 00       	nop
  24:	6a c6       	rjmp	.+3284   	; 0xcfa <__vector_9>
  26:	00 00       	nop
  28:	b4 c0       	rjmp	.+360    	; 0x192 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	b2 c0       	rjmp	.+356    	; 0x192 <__bad_interrupt>
  2e:	00 00       	nop
  30:	b0 c0       	rjmp	.+352    	; 0x192 <__bad_interrupt>
  32:	00 00       	nop
  34:	ae c0       	rjmp	.+348    	; 0x192 <__bad_interrupt>
  36:	00 00       	nop
  38:	ac c0       	rjmp	.+344    	; 0x192 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	aa c0       	rjmp	.+340    	; 0x192 <__bad_interrupt>
  3e:	00 00       	nop
  40:	a8 c0       	rjmp	.+336    	; 0x192 <__bad_interrupt>
  42:	00 00       	nop
  44:	a6 c0       	rjmp	.+332    	; 0x192 <__bad_interrupt>
  46:	00 00       	nop
  48:	a4 c0       	rjmp	.+328    	; 0x192 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	a2 c0       	rjmp	.+324    	; 0x192 <__bad_interrupt>
  4e:	00 00       	nop
  50:	a0 c0       	rjmp	.+320    	; 0x192 <__bad_interrupt>
  52:	00 00       	nop
  54:	d4 01       	movw	r26, r8
  56:	da 01       	movw	r26, r20
  58:	ff 01       	movw	r30, r30
  5a:	ff 01       	movw	r30, r30
  5c:	ff 01       	movw	r30, r30
  5e:	ff 01       	movw	r30, r30
  60:	ff 01       	movw	r30, r30
  62:	ff 01       	movw	r30, r30
  64:	ff 01       	movw	r30, r30
  66:	ff 01       	movw	r30, r30
  68:	f3 01       	movw	r30, r6
  6a:	f3 01       	movw	r30, r6
  6c:	ff 01       	movw	r30, r30
  6e:	ff 01       	movw	r30, r30
  70:	ff 01       	movw	r30, r30
  72:	ff 01       	movw	r30, r30
  74:	ff 01       	movw	r30, r30
  76:	ff 01       	movw	r30, r30
  78:	ff 01       	movw	r30, r30
  7a:	ff 01       	movw	r30, r30
  7c:	f3 01       	movw	r30, r6
  7e:	ff 01       	movw	r30, r30
  80:	f3 01       	movw	r30, r6
  82:	ff 01       	movw	r30, r30
  84:	f3 01       	movw	r30, r6
  86:	ff 01       	movw	r30, r30
  88:	ff 01       	movw	r30, r30
  8a:	ff 01       	movw	r30, r30
  8c:	ff 01       	movw	r30, r30
  8e:	ff 01       	movw	r30, r30
  90:	d4 01       	movw	r26, r8
  92:	ff 01       	movw	r30, r30
  94:	d4 01       	movw	r26, r8
  96:	ff 01       	movw	r30, r30
  98:	ff 01       	movw	r30, r30
  9a:	ff 01       	movw	r30, r30
  9c:	ff 01       	movw	r30, r30
  9e:	ff 01       	movw	r30, r30
  a0:	ff 01       	movw	r30, r30
  a2:	ff 01       	movw	r30, r30
  a4:	ff 01       	movw	r30, r30
  a6:	ff 01       	movw	r30, r30
  a8:	ff 01       	movw	r30, r30
  aa:	ff 01       	movw	r30, r30
  ac:	ff 01       	movw	r30, r30
  ae:	ff 01       	movw	r30, r30
  b0:	ff 01       	movw	r30, r30
  b2:	ff 01       	movw	r30, r30
  b4:	ff 01       	movw	r30, r30
  b6:	ff 01       	movw	r30, r30
  b8:	ff 01       	movw	r30, r30
  ba:	ff 01       	movw	r30, r30
  bc:	ff 01       	movw	r30, r30
  be:	ff 01       	movw	r30, r30
  c0:	ff 01       	movw	r30, r30
  c2:	ff 01       	movw	r30, r30
  c4:	ff 01       	movw	r30, r30
  c6:	ff 01       	movw	r30, r30
  c8:	ff 01       	movw	r30, r30
  ca:	ff 01       	movw	r30, r30
  cc:	ff 01       	movw	r30, r30
  ce:	ff 01       	movw	r30, r30
  d0:	ff 01       	movw	r30, r30
  d2:	ff 01       	movw	r30, r30
  d4:	ff 01       	movw	r30, r30
  d6:	ff 01       	movw	r30, r30
  d8:	ff 01       	movw	r30, r30
  da:	ff 01       	movw	r30, r30
  dc:	ff 01       	movw	r30, r30
  de:	ff 01       	movw	r30, r30
  e0:	ff 01       	movw	r30, r30
  e2:	ff 01       	movw	r30, r30
  e4:	ff 01       	movw	r30, r30
  e6:	ff 01       	movw	r30, r30
  e8:	ff 01       	movw	r30, r30
  ea:	ff 01       	movw	r30, r30
  ec:	ff 01       	movw	r30, r30
  ee:	ff 01       	movw	r30, r30
  f0:	ff 01       	movw	r30, r30
  f2:	ff 01       	movw	r30, r30
  f4:	ff 01       	movw	r30, r30
  f6:	ff 01       	movw	r30, r30
  f8:	ff 01       	movw	r30, r30
  fa:	ff 01       	movw	r30, r30
  fc:	ff 01       	movw	r30, r30
  fe:	ff 01       	movw	r30, r30
 100:	ff 01       	movw	r30, r30
 102:	ff 01       	movw	r30, r30
 104:	ff 01       	movw	r30, r30
 106:	ff 01       	movw	r30, r30
 108:	ff 01       	movw	r30, r30
 10a:	ff 01       	movw	r30, r30
 10c:	ff 01       	movw	r30, r30
 10e:	ff 01       	movw	r30, r30
 110:	ff 01       	movw	r30, r30
 112:	ff 01       	movw	r30, r30
 114:	ff 01       	movw	r30, r30
 116:	ff 01       	movw	r30, r30
 118:	ff 01       	movw	r30, r30
 11a:	ff 01       	movw	r30, r30
 11c:	f7 01       	movw	r30, r14
 11e:	fb 01       	movw	r30, r22
 120:	20 02       	muls	r18, r16
 122:	72 02       	muls	r23, r18
 124:	72 02       	muls	r23, r18
 126:	72 02       	muls	r23, r18
 128:	72 02       	muls	r23, r18
 12a:	72 02       	muls	r23, r18
 12c:	72 02       	muls	r23, r18
 12e:	72 02       	muls	r23, r18
 130:	72 02       	muls	r23, r18
 132:	2e 02       	muls	r18, r30
 134:	2e 02       	muls	r18, r30
 136:	72 02       	muls	r23, r18
 138:	72 02       	muls	r23, r18
 13a:	72 02       	muls	r23, r18
 13c:	72 02       	muls	r23, r18
 13e:	72 02       	muls	r23, r18
 140:	72 02       	muls	r23, r18
 142:	72 02       	muls	r23, r18
 144:	72 02       	muls	r23, r18
 146:	2e 02       	muls	r18, r30
 148:	72 02       	muls	r23, r18
 14a:	2e 02       	muls	r18, r30
 14c:	72 02       	muls	r23, r18
 14e:	2e 02       	muls	r18, r30
 150:	72 02       	muls	r23, r18
 152:	72 02       	muls	r23, r18
 154:	72 02       	muls	r23, r18
 156:	72 02       	muls	r23, r18
 158:	72 02       	muls	r23, r18
 15a:	47 02       	muls	r20, r23

0000015c <__ctors_end>:
 15c:	11 24       	eor	r1, r1
 15e:	1f be       	out	0x3f, r1	; 63
 160:	cf e5       	ldi	r28, 0x5F	; 95
 162:	d4 e0       	ldi	r29, 0x04	; 4
 164:	de bf       	out	0x3e, r29	; 62
 166:	cd bf       	out	0x3d, r28	; 61

00000168 <__do_copy_data>:
 168:	10 e0       	ldi	r17, 0x00	; 0
 16a:	a0 e6       	ldi	r26, 0x60	; 96
 16c:	b0 e0       	ldi	r27, 0x00	; 0
 16e:	e2 e9       	ldi	r30, 0x92	; 146
 170:	ff e0       	ldi	r31, 0x0F	; 15
 172:	02 c0       	rjmp	.+4      	; 0x178 <__do_copy_data+0x10>
 174:	05 90       	lpm	r0, Z+
 176:	0d 92       	st	X+, r0
 178:	a6 36       	cpi	r26, 0x66	; 102
 17a:	b1 07       	cpc	r27, r17
 17c:	d9 f7       	brne	.-10     	; 0x174 <__do_copy_data+0xc>

0000017e <__do_clear_bss>:
 17e:	21 e0       	ldi	r18, 0x01	; 1
 180:	a6 e6       	ldi	r26, 0x66	; 102
 182:	b0 e0       	ldi	r27, 0x00	; 0
 184:	01 c0       	rjmp	.+2      	; 0x188 <.do_clear_bss_start>

00000186 <.do_clear_bss_loop>:
 186:	1d 92       	st	X+, r1

00000188 <.do_clear_bss_start>:
 188:	a1 3b       	cpi	r26, 0xB1	; 177
 18a:	b2 07       	cpc	r27, r18
 18c:	e1 f7       	brne	.-8      	; 0x186 <.do_clear_bss_loop>
 18e:	64 d2       	rcall	.+1224   	; 0x658 <main>
 190:	fe c6       	rjmp	.+3580   	; 0xf8e <_exit>

00000192 <__bad_interrupt>:
 192:	36 cf       	rjmp	.-404    	; 0x0 <__vectors>

00000194 <IncrementTimerAction>:
 * Send ADC raw value according to FRED.
 * @param raw the unfiltered value (0..1023)
 */
void sendLocoNetFredAdc( uint16_t raw )
{
  sendLocoNet4BytePacket( OPC_FRED_ADC, 0x7f & raw, 0x7f & raw>>7 );
 194:	83 9b       	sbis	0x10, 3	; 16
 196:	04 c0       	rjmp	.+8      	; 0x1a0 <IncrementTimerAction+0xc>
 198:	85 b7       	in	r24, 0x35	; 53
 19a:	8b 7f       	andi	r24, 0xFB	; 251
 19c:	85 bf       	out	0x35, r24	; 53
 19e:	03 c0       	rjmp	.+6      	; 0x1a6 <IncrementTimerAction+0x12>
 1a0:	85 b7       	in	r24, 0x35	; 53
 1a2:	84 60       	ori	r24, 0x04	; 4
 1a4:	85 bf       	out	0x35, r24	; 53
 1a6:	8a b7       	in	r24, 0x3a	; 58
 1a8:	80 68       	ori	r24, 0x80	; 128
 1aa:	8a bf       	out	0x3a, r24	; 58
 1ac:	8b b7       	in	r24, 0x3b	; 59
 1ae:	80 68       	ori	r24, 0x80	; 128
 1b0:	8b bf       	out	0x3b, r24	; 59
 1b2:	80 e0       	ldi	r24, 0x00	; 0
 1b4:	08 95       	ret

000001b6 <ReleaseStopTimerAction>:
 1b6:	10 92 66 00 	sts	0x0066, r1	; 0x800066 <__data_end>
 1ba:	80 e0       	ldi	r24, 0x00	; 0
 1bc:	08 95       	ret

000001be <KeyTimerAction>:
 1be:	86 b3       	in	r24, 0x16	; 22
 1c0:	8f 73       	andi	r24, 0x3F	; 63
 1c2:	90 91 62 00 	lds	r25, 0x0062	; 0x800062 <bLastKey.2199>
 1c6:	89 17       	cp	r24, r25
 1c8:	99 f0       	breq	.+38     	; 0x1f0 <KeyTimerAction+0x32>
 1ca:	90 91 6e 00 	lds	r25, 0x006E	; 0x80006e <bEvent>
 1ce:	91 60       	ori	r25, 0x01	; 1
 1d0:	90 93 6e 00 	sts	0x006E, r25	; 0x80006e <bEvent>
 1d4:	80 93 62 00 	sts	0x0062, r24	; 0x800062 <bLastKey.2199>
 1d8:	90 91 67 00 	lds	r25, 0x0067	; 0x800067 <bCurrentKey>
 1dc:	90 7c       	andi	r25, 0xC0	; 192
 1de:	90 93 67 00 	sts	0x0067, r25	; 0x800067 <bCurrentKey>
 1e2:	90 91 67 00 	lds	r25, 0x0067	; 0x800067 <bCurrentKey>
 1e6:	80 95       	com	r24
 1e8:	8f 73       	andi	r24, 0x3F	; 63
 1ea:	89 2b       	or	r24, r25
 1ec:	80 93 67 00 	sts	0x0067, r24	; 0x800067 <bCurrentKey>
 1f0:	80 b3       	in	r24, 0x10	; 16
 1f2:	80 72       	andi	r24, 0x20	; 32
 1f4:	90 91 61 00 	lds	r25, 0x0061	; 0x800061 <bLastEncSwitch.2197>
 1f8:	89 17       	cp	r24, r25
 1fa:	a1 f0       	breq	.+40     	; 0x224 <KeyTimerAction+0x66>
 1fc:	90 91 6e 00 	lds	r25, 0x006E	; 0x80006e <bEvent>
 200:	91 60       	ori	r25, 0x01	; 1
 202:	90 93 6e 00 	sts	0x006E, r25	; 0x80006e <bEvent>
 206:	80 93 61 00 	sts	0x0061, r24	; 0x800061 <bLastEncSwitch.2197>
 20a:	88 23       	and	r24, r24
 20c:	31 f0       	breq	.+12     	; 0x21a <KeyTimerAction+0x5c>
 20e:	80 91 67 00 	lds	r24, 0x0067	; 0x800067 <bCurrentKey>
 212:	8f 7b       	andi	r24, 0xBF	; 191
 214:	80 93 67 00 	sts	0x0067, r24	; 0x800067 <bCurrentKey>
 218:	05 c0       	rjmp	.+10     	; 0x224 <KeyTimerAction+0x66>
 21a:	80 91 67 00 	lds	r24, 0x0067	; 0x800067 <bCurrentKey>
 21e:	80 64       	ori	r24, 0x40	; 64
 220:	80 93 67 00 	sts	0x0067, r24	; 0x800067 <bCurrentKey>
 224:	80 91 6f 00 	lds	r24, 0x006F	; 0x80006f <bFrediVersion>
 228:	9e ef       	ldi	r25, 0xFE	; 254
 22a:	98 0f       	add	r25, r24
 22c:	92 30       	cpi	r25, 0x02	; 2
 22e:	d0 f4       	brcc	.+52     	; 0x264 <KeyTimerAction+0xa6>
 230:	93 b3       	in	r25, 0x13	; 19
 232:	92 70       	andi	r25, 0x02	; 2
 234:	20 91 60 00 	lds	r18, 0x0060	; 0x800060 <__data_start>
 238:	92 17       	cp	r25, r18
 23a:	a1 f0       	breq	.+40     	; 0x264 <KeyTimerAction+0xa6>
 23c:	20 91 6e 00 	lds	r18, 0x006E	; 0x80006e <bEvent>
 240:	21 60       	ori	r18, 0x01	; 1
 242:	20 93 6e 00 	sts	0x006E, r18	; 0x80006e <bEvent>
 246:	90 93 60 00 	sts	0x0060, r25	; 0x800060 <__data_start>
 24a:	99 23       	and	r25, r25
 24c:	31 f0       	breq	.+12     	; 0x25a <KeyTimerAction+0x9c>
 24e:	90 91 67 00 	lds	r25, 0x0067	; 0x800067 <bCurrentKey>
 252:	9f 77       	andi	r25, 0x7F	; 127
 254:	90 93 67 00 	sts	0x0067, r25	; 0x800067 <bCurrentKey>
 258:	05 c0       	rjmp	.+10     	; 0x264 <KeyTimerAction+0xa6>
 25a:	90 91 67 00 	lds	r25, 0x0067	; 0x800067 <bCurrentKey>
 25e:	90 68       	ori	r25, 0x80	; 128
 260:	90 93 67 00 	sts	0x0067, r25	; 0x800067 <bCurrentKey>
 264:	83 30       	cpi	r24, 0x03	; 3
 266:	09 f4       	brne	.+2      	; 0x26a <KeyTimerAction+0xac>
 268:	e6 d2       	rcall	.+1484   	; 0x836 <potAdcTimerAction>
 26a:	8a e0       	ldi	r24, 0x0A	; 10
 26c:	08 95       	ret

0000026e <setLEDasOutput>:
 26e:	d0 9a       	sbi	0x1a, 0	; 26
 270:	d1 9a       	sbi	0x1a, 1	; 26
 272:	a3 9a       	sbi	0x14, 3	; 20
 274:	a4 9a       	sbi	0x14, 4	; 20
 276:	08 95       	ret

00000278 <disableLED4>:
 278:	ac 98       	cbi	0x15, 4	; 21
 27a:	08 95       	ret

0000027c <initKeys>:
 27c:	0f 93       	push	r16
 27e:	80 91 6f 00 	lds	r24, 0x006F	; 0x80006f <bFrediVersion>
 282:	83 30       	cpi	r24, 0x03	; 3
 284:	11 f4       	brne	.+4      	; 0x28a <initKeys+0xe>
 286:	cc d2       	rcall	.+1432   	; 0x820 <potAdcInit>
 288:	2d c0       	rjmp	.+90     	; 0x2e4 <initKeys+0x68>
 28a:	c8 d2       	rcall	.+1424   	; 0x81c <potAdcPowerOff>
 28c:	10 92 66 00 	sts	0x0066, r1	; 0x800066 <__data_end>
 290:	00 e0       	ldi	r16, 0x00	; 0
 292:	20 e0       	ldi	r18, 0x00	; 0
 294:	30 e0       	ldi	r19, 0x00	; 0
 296:	4b ed       	ldi	r20, 0xDB	; 219
 298:	50 e0       	ldi	r21, 0x00	; 0
 29a:	60 e0       	ldi	r22, 0x00	; 0
 29c:	8e e2       	ldi	r24, 0x2E	; 46
 29e:	91 e0       	ldi	r25, 0x01	; 1
 2a0:	6c d5       	rcall	.+2776   	; 0xd7a <addTimerAction>
 2a2:	81 b3       	in	r24, 0x11	; 17
 2a4:	83 7f       	andi	r24, 0xF3	; 243
 2a6:	81 bb       	out	0x11, r24	; 17
 2a8:	82 b3       	in	r24, 0x12	; 18
 2aa:	8c 60       	ori	r24, 0x0C	; 12
 2ac:	82 bb       	out	0x12, r24	; 18
 2ae:	01 e0       	ldi	r16, 0x01	; 1
 2b0:	20 e0       	ldi	r18, 0x00	; 0
 2b2:	30 e0       	ldi	r19, 0x00	; 0
 2b4:	4a ec       	ldi	r20, 0xCA	; 202
 2b6:	50 e0       	ldi	r21, 0x00	; 0
 2b8:	60 e0       	ldi	r22, 0x00	; 0
 2ba:	8a e8       	ldi	r24, 0x8A	; 138
 2bc:	90 e0       	ldi	r25, 0x00	; 0
 2be:	5d d5       	rcall	.+2746   	; 0xd7a <addTimerAction>
 2c0:	85 b7       	in	r24, 0x35	; 53
 2c2:	88 60       	ori	r24, 0x08	; 8
 2c4:	85 bf       	out	0x35, r24	; 53
 2c6:	83 9b       	sbis	0x10, 3	; 16
 2c8:	04 c0       	rjmp	.+8      	; 0x2d2 <initKeys+0x56>
 2ca:	85 b7       	in	r24, 0x35	; 53
 2cc:	8b 7f       	andi	r24, 0xFB	; 251
 2ce:	85 bf       	out	0x35, r24	; 53
 2d0:	03 c0       	rjmp	.+6      	; 0x2d8 <initKeys+0x5c>
 2d2:	85 b7       	in	r24, 0x35	; 53
 2d4:	84 60       	ori	r24, 0x04	; 4
 2d6:	85 bf       	out	0x35, r24	; 53
 2d8:	8a b7       	in	r24, 0x3a	; 58
 2da:	80 68       	ori	r24, 0x80	; 128
 2dc:	8a bf       	out	0x3a, r24	; 58
 2de:	8b b7       	in	r24, 0x3b	; 59
 2e0:	80 68       	ori	r24, 0x80	; 128
 2e2:	8b bf       	out	0x3b, r24	; 59
 2e4:	8d 98       	cbi	0x11, 5	; 17
 2e6:	95 9a       	sbi	0x12, 5	; 18
 2e8:	8d 98       	cbi	0x11, 5	; 17
 2ea:	95 9a       	sbi	0x12, 5	; 18
 2ec:	a7 98       	cbi	0x14, 7	; 20
 2ee:	b8 98       	cbi	0x17, 0	; 23
 2f0:	bc 98       	cbi	0x17, 4	; 23
 2f2:	d2 98       	cbi	0x1a, 2	; 26
 2f4:	8b 98       	cbi	0x11, 3	; 17
 2f6:	8d 98       	cbi	0x11, 5	; 17
 2f8:	8e 98       	cbi	0x11, 6	; 17
 2fa:	88 b3       	in	r24, 0x18	; 24
 2fc:	8f 63       	ori	r24, 0x3F	; 63
 2fe:	88 bb       	out	0x18, r24	; 24
 300:	80 91 6f 00 	lds	r24, 0x006F	; 0x80006f <bFrediVersion>
 304:	82 50       	subi	r24, 0x02	; 2
 306:	82 30       	cpi	r24, 0x02	; 2
 308:	28 f4       	brcc	.+10     	; 0x314 <initKeys+0x98>
 30a:	a0 98       	cbi	0x14, 0	; 20
 30c:	d3 98       	cbi	0x1a, 3	; 26
 30e:	a1 98       	cbi	0x14, 1	; 20
 310:	a2 98       	cbi	0x14, 2	; 20
 312:	a9 9a       	sbi	0x15, 1	; 21
 314:	01 e0       	ldi	r16, 0x01	; 1
 316:	20 e0       	ldi	r18, 0x00	; 0
 318:	30 e0       	ldi	r19, 0x00	; 0
 31a:	4f ed       	ldi	r20, 0xDF	; 223
 31c:	50 e0       	ldi	r21, 0x00	; 0
 31e:	6a e0       	ldi	r22, 0x0A	; 10
 320:	89 e9       	ldi	r24, 0x99	; 153
 322:	90 e0       	ldi	r25, 0x00	; 0
 324:	2a d5       	rcall	.+2644   	; 0xd7a <addTimerAction>
 326:	d0 9a       	sbi	0x1a, 0	; 26
 328:	d8 98       	cbi	0x1b, 0	; 27
 32a:	d1 9a       	sbi	0x1a, 1	; 26
 32c:	d9 98       	cbi	0x1b, 1	; 27
 32e:	a3 9a       	sbi	0x14, 3	; 20
 330:	ab 98       	cbi	0x15, 3	; 21
 332:	a4 9a       	sbi	0x14, 4	; 20
 334:	ac 98       	cbi	0x15, 4	; 21
 336:	0f 91       	pop	r16
 338:	08 95       	ret

0000033a <__vector_2>:
 33a:	1f 92       	push	r1
 33c:	0f 92       	push	r0
 33e:	0f b6       	in	r0, 0x3f	; 63
 340:	0f 92       	push	r0
 342:	11 24       	eor	r1, r1
 344:	8f 93       	push	r24
 346:	8b b7       	in	r24, 0x3b	; 59
 348:	8f 77       	andi	r24, 0x7F	; 127
 34a:	8b bf       	out	0x3b, r24	; 59
 34c:	05 b6       	in	r0, 0x35	; 53
 34e:	02 fe       	sbrs	r0, 2
 350:	0e c0       	rjmp	.+28     	; 0x36e <__vector_2+0x34>
 352:	82 9b       	sbis	0x10, 2	; 16
 354:	06 c0       	rjmp	.+12     	; 0x362 <__vector_2+0x28>
 356:	80 91 68 00 	lds	r24, 0x0068	; 0x800068 <sEncDir>
 35a:	81 50       	subi	r24, 0x01	; 1
 35c:	80 93 68 00 	sts	0x0068, r24	; 0x800068 <sEncDir>
 360:	13 c0       	rjmp	.+38     	; 0x388 <__vector_2+0x4e>
 362:	80 91 68 00 	lds	r24, 0x0068	; 0x800068 <sEncDir>
 366:	8f 5f       	subi	r24, 0xFF	; 255
 368:	80 93 68 00 	sts	0x0068, r24	; 0x800068 <sEncDir>
 36c:	0d c0       	rjmp	.+26     	; 0x388 <__vector_2+0x4e>
 36e:	82 9b       	sbis	0x10, 2	; 16
 370:	06 c0       	rjmp	.+12     	; 0x37e <__vector_2+0x44>
 372:	80 91 68 00 	lds	r24, 0x0068	; 0x800068 <sEncDir>
 376:	8f 5f       	subi	r24, 0xFF	; 255
 378:	80 93 68 00 	sts	0x0068, r24	; 0x800068 <sEncDir>
 37c:	05 c0       	rjmp	.+10     	; 0x388 <__vector_2+0x4e>
 37e:	80 91 68 00 	lds	r24, 0x0068	; 0x800068 <sEncDir>
 382:	81 50       	subi	r24, 0x01	; 1
 384:	80 93 68 00 	sts	0x0068, r24	; 0x800068 <sEncDir>
 388:	8f 91       	pop	r24
 38a:	0f 90       	pop	r0
 38c:	0f be       	out	0x3f, r0	; 63
 38e:	0f 90       	pop	r0
 390:	1f 90       	pop	r1
 392:	18 95       	reti

00000394 <vSetState>:
 394:	80 93 65 00 	sts	0x0065, r24	; 0x800065 <bThrState>
 398:	90 e0       	ldi	r25, 0x00	; 0
 39a:	86 36       	cpi	r24, 0x66	; 102
 39c:	91 05       	cpc	r25, r1
 39e:	78 f5       	brcc	.+94     	; 0x3fe <vSetState+0x6a>
 3a0:	fc 01       	movw	r30, r24
 3a2:	e6 5d       	subi	r30, 0xD6	; 214
 3a4:	ff 4f       	sbci	r31, 0xFF	; 255
 3a6:	d8 c5       	rjmp	.+2992   	; 0xf58 <__tablejump2__>
 3a8:	aa 98       	cbi	0x15, 2	; 21
 3aa:	ab 98       	cbi	0x15, 3	; 21
 3ac:	ac 9a       	sbi	0x15, 4	; 21
 3ae:	10 92 64 00 	sts	0x0064, r1	; 0x800064 <bLEDReload>
 3b2:	28 c0       	rjmp	.+80     	; 0x404 <__LOCK_REGION_LENGTH__+0x4>
 3b4:	fb 01       	movw	r30, r22
 3b6:	86 81       	ldd	r24, Z+6	; 0x06
 3b8:	85 ff       	sbrs	r24, 5
 3ba:	03 c0       	rjmp	.+6      	; 0x3c2 <vSetState+0x2e>
 3bc:	aa 98       	cbi	0x15, 2	; 21
 3be:	ab 9a       	sbi	0x15, 3	; 21
 3c0:	02 c0       	rjmp	.+4      	; 0x3c6 <vSetState+0x32>
 3c2:	ab 98       	cbi	0x15, 3	; 21
 3c4:	aa 9a       	sbi	0x15, 2	; 21
 3c6:	ac 98       	cbi	0x15, 4	; 21
 3c8:	80 91 6f 00 	lds	r24, 0x006F	; 0x80006f <bFrediVersion>
 3cc:	83 30       	cpi	r24, 0x03	; 3
 3ce:	41 f4       	brne	.+16     	; 0x3e0 <vSetState+0x4c>
 3d0:	80 91 63 00 	lds	r24, 0x0063	; 0x800063 <fSetSpeed>
 3d4:	81 11       	cpse	r24, r1
 3d6:	04 c0       	rjmp	.+8      	; 0x3e0 <vSetState+0x4c>
 3d8:	81 e0       	ldi	r24, 0x01	; 1
 3da:	80 93 64 00 	sts	0x0064, r24	; 0x800064 <bLEDReload>
 3de:	12 c0       	rjmp	.+36     	; 0x404 <__LOCK_REGION_LENGTH__+0x4>
 3e0:	10 92 64 00 	sts	0x0064, r1	; 0x800064 <bLEDReload>
 3e4:	0f c0       	rjmp	.+30     	; 0x404 <__LOCK_REGION_LENGTH__+0x4>
 3e6:	81 e0       	ldi	r24, 0x01	; 1
 3e8:	80 93 64 00 	sts	0x0064, r24	; 0x800064 <bLEDReload>
 3ec:	0b c0       	rjmp	.+22     	; 0x404 <__LOCK_REGION_LENGTH__+0x4>
 3ee:	84 e0       	ldi	r24, 0x04	; 4
 3f0:	80 93 64 00 	sts	0x0064, r24	; 0x800064 <bLEDReload>
 3f4:	07 c0       	rjmp	.+14     	; 0x404 <__LOCK_REGION_LENGTH__+0x4>
 3f6:	81 e0       	ldi	r24, 0x01	; 1
 3f8:	80 93 64 00 	sts	0x0064, r24	; 0x800064 <bLEDReload>
 3fc:	03 c0       	rjmp	.+6      	; 0x404 <__LOCK_REGION_LENGTH__+0x4>
 3fe:	8a e0       	ldi	r24, 0x0A	; 10
 400:	80 93 64 00 	sts	0x0064, r24	; 0x800064 <bLEDReload>
 404:	60 91 64 00 	lds	r22, 0x0064	; 0x800064 <bLEDReload>
 408:	81 e9       	ldi	r24, 0x91	; 145
 40a:	90 e0       	ldi	r25, 0x00	; 0
 40c:	d9 c4       	rjmp	.+2482   	; 0xdc0 <resetTimerAction>
 40e:	08 95       	ret

00000410 <MessageTimerAction>:
 410:	1f 93       	push	r17
 412:	cf 93       	push	r28
 414:	df 93       	push	r29
 416:	cd b7       	in	r28, 0x3d	; 61
 418:	de b7       	in	r29, 0x3e	; 62
 41a:	66 97       	sbiw	r28, 0x16	; 22
 41c:	0f b6       	in	r0, 0x3f	; 63
 41e:	f8 94       	cli
 420:	de bf       	out	0x3e, r29	; 62
 422:	0f be       	out	0x3f, r0	; 63
 424:	cd bf       	out	0x3d, r28	; 61
 426:	e0 91 65 00 	lds	r30, 0x0065	; 0x800065 <bThrState>
 42a:	8e 2f       	mov	r24, r30
 42c:	90 e0       	ldi	r25, 0x00	; 0
 42e:	fc 01       	movw	r30, r24
 430:	31 97       	sbiw	r30, 0x01	; 1
 432:	ee 31       	cpi	r30, 0x1E	; 30
 434:	f1 05       	cpc	r31, r1
 436:	08 f0       	brcs	.+2      	; 0x43a <MessageTimerAction+0x2a>
 438:	55 c0       	rjmp	.+170    	; 0x4e4 <__stack+0x85>
 43a:	e0 57       	subi	r30, 0x70	; 112
 43c:	ff 4f       	sbci	r31, 0xFF	; 255
 43e:	8c c5       	rjmp	.+2840   	; 0xf58 <__tablejump2__>
 440:	e0 91 6c 00 	lds	r30, 0x006C	; 0x80006c <slotnumber>
 444:	86 e1       	ldi	r24, 0x16	; 22
 446:	e8 02       	muls	r30, r24
 448:	f0 01       	movw	r30, r0
 44a:	11 24       	eor	r1, r1
 44c:	e5 5b       	subi	r30, 0xB5	; 181
 44e:	fe 4f       	sbci	r31, 0xFE	; 254
 450:	45 81       	ldd	r20, Z+5	; 0x05
 452:	62 81       	ldd	r22, Z+2	; 0x02
 454:	80 ea       	ldi	r24, 0xA0	; 160
 456:	67 d5       	rcall	.+2766   	; 0xf26 <sendLocoNet4BytePacket>
 458:	8a ef       	ldi	r24, 0xFA	; 250
 45a:	47 c0       	rjmp	.+142    	; 0x4ea <__stack+0x8b>
 45c:	60 91 6c 00 	lds	r22, 0x006C	; 0x80006c <slotnumber>
 460:	16 e1       	ldi	r17, 0x16	; 22
 462:	61 03       	mulsu	r22, r17
 464:	b0 01       	movw	r22, r0
 466:	11 24       	eor	r1, r1
 468:	65 5b       	subi	r22, 0xB5	; 181
 46a:	7e 4f       	sbci	r23, 0xFE	; 254
 46c:	84 e1       	ldi	r24, 0x14	; 20
 46e:	92 df       	rcall	.-220    	; 0x394 <vSetState>
 470:	20 91 6c 00 	lds	r18, 0x006C	; 0x80006c <slotnumber>
 474:	21 03       	mulsu	r18, r17
 476:	f0 01       	movw	r30, r0
 478:	11 24       	eor	r1, r1
 47a:	e5 5b       	subi	r30, 0xB5	; 181
 47c:	fe 4f       	sbci	r31, 0xFE	; 254
 47e:	44 81       	ldd	r20, Z+4	; 0x04
 480:	61 85       	ldd	r22, Z+9	; 0x09
 482:	8f eb       	ldi	r24, 0xBF	; 191
 484:	50 d5       	rcall	.+2720   	; 0xf26 <sendLocoNet4BytePacket>
 486:	83 30       	cpi	r24, 0x03	; 3
 488:	79 f5       	brne	.+94     	; 0x4e8 <__stack+0x89>
 48a:	84 e1       	ldi	r24, 0x14	; 20
 48c:	2e c0       	rjmp	.+92     	; 0x4ea <__stack+0x8b>
 48e:	8f ee       	ldi	r24, 0xEF	; 239
 490:	89 83       	std	Y+1, r24	; 0x01
 492:	8e e0       	ldi	r24, 0x0E	; 14
 494:	8a 83       	std	Y+2, r24	; 0x02
 496:	e0 91 6c 00 	lds	r30, 0x006C	; 0x80006c <slotnumber>
 49a:	86 e1       	ldi	r24, 0x16	; 22
 49c:	e8 02       	muls	r30, r24
 49e:	f0 01       	movw	r30, r0
 4a0:	11 24       	eor	r1, r1
 4a2:	e5 5b       	subi	r30, 0xB5	; 181
 4a4:	fe 4f       	sbci	r31, 0xFE	; 254
 4a6:	82 81       	ldd	r24, Z+2	; 0x02
 4a8:	8b 83       	std	Y+3, r24	; 0x03
 4aa:	83 81       	ldd	r24, Z+3	; 0x03
 4ac:	8c 83       	std	Y+4, r24	; 0x04
 4ae:	84 81       	ldd	r24, Z+4	; 0x04
 4b0:	8d 83       	std	Y+5, r24	; 0x05
 4b2:	85 81       	ldd	r24, Z+5	; 0x05
 4b4:	8e 83       	std	Y+6, r24	; 0x06
 4b6:	86 81       	ldd	r24, Z+6	; 0x06
 4b8:	8f 83       	std	Y+7, r24	; 0x07
 4ba:	87 81       	ldd	r24, Z+7	; 0x07
 4bc:	88 87       	std	Y+8, r24	; 0x08
 4be:	80 85       	ldd	r24, Z+8	; 0x08
 4c0:	89 87       	std	Y+9, r24	; 0x09
 4c2:	81 85       	ldd	r24, Z+9	; 0x09
 4c4:	8a 87       	std	Y+10, r24	; 0x0a
 4c6:	82 85       	ldd	r24, Z+10	; 0x0a
 4c8:	8b 87       	std	Y+11, r24	; 0x0b
 4ca:	83 85       	ldd	r24, Z+11	; 0x0b
 4cc:	8c 87       	std	Y+12, r24	; 0x0c
 4ce:	84 85       	ldd	r24, Z+12	; 0x0c
 4d0:	8d 87       	std	Y+13, r24	; 0x0d
 4d2:	ce 01       	movw	r24, r28
 4d4:	01 96       	adiw	r24, 0x01	; 1
 4d6:	ed d4       	rcall	.+2522   	; 0xeb2 <sendLocoNetPacket>
 4d8:	83 30       	cpi	r24, 0x03	; 3
 4da:	11 f4       	brne	.+4      	; 0x4e0 <__stack+0x81>
 4dc:	84 e1       	ldi	r24, 0x14	; 20
 4de:	05 c0       	rjmp	.+10     	; 0x4ea <__stack+0x8b>
 4e0:	83 e0       	ldi	r24, 0x03	; 3
 4e2:	03 c0       	rjmp	.+6      	; 0x4ea <__stack+0x8b>
 4e4:	80 e0       	ldi	r24, 0x00	; 0
 4e6:	01 c0       	rjmp	.+2      	; 0x4ea <__stack+0x8b>
 4e8:	83 e0       	ldi	r24, 0x03	; 3
 4ea:	66 96       	adiw	r28, 0x16	; 22
 4ec:	0f b6       	in	r0, 0x3f	; 63
 4ee:	f8 94       	cli
 4f0:	de bf       	out	0x3e, r29	; 62
 4f2:	0f be       	out	0x3f, r0	; 63
 4f4:	cd bf       	out	0x3d, r28	; 61
 4f6:	df 91       	pop	r29
 4f8:	cf 91       	pop	r28
 4fa:	1f 91       	pop	r17
 4fc:	08 95       	ret

000004fe <initSlots>:
 4fe:	fc 01       	movw	r30, r24
 500:	9f ee       	ldi	r25, 0xEF	; 239
 502:	90 83       	st	Z, r25
 504:	8e e0       	ldi	r24, 0x0E	; 14
 506:	81 83       	std	Z+1, r24	; 0x01
 508:	12 82       	std	Z+2, r1	; 0x02
 50a:	13 82       	std	Z+3, r1	; 0x03
 50c:	14 82       	std	Z+4, r1	; 0x04
 50e:	15 82       	std	Z+5, r1	; 0x05
 510:	16 82       	std	Z+6, r1	; 0x06
 512:	17 82       	std	Z+7, r1	; 0x07
 514:	10 86       	std	Z+8, r1	; 0x08
 516:	11 86       	std	Z+9, r1	; 0x09
 518:	12 86       	std	Z+10, r1	; 0x0a
 51a:	11 8a       	std	Z+17, r1	; 0x11
 51c:	12 8a       	std	Z+18, r1	; 0x12
 51e:	27 e0       	ldi	r18, 0x07	; 7
 520:	26 87       	std	Z+14, r18	; 0x0e
 522:	17 86       	std	Z+15, r1	; 0x0f
 524:	10 8a       	std	Z+16, r1	; 0x10
 526:	14 8a       	std	Z+20, r1	; 0x14
 528:	2b b3       	in	r18, 0x1b	; 27
 52a:	25 8b       	std	Z+21, r18	; 0x15
 52c:	96 8b       	std	Z+22, r25	; 0x16
 52e:	87 8b       	std	Z+23, r24	; 0x17
 530:	10 8e       	std	Z+24, r1	; 0x18
 532:	11 8e       	std	Z+25, r1	; 0x19
 534:	12 8e       	std	Z+26, r1	; 0x1a
 536:	13 8e       	std	Z+27, r1	; 0x1b
 538:	14 8e       	std	Z+28, r1	; 0x1c
 53a:	15 8e       	std	Z+29, r1	; 0x1d
 53c:	16 8e       	std	Z+30, r1	; 0x1e
 53e:	17 8e       	std	Z+31, r1	; 0x1f
 540:	10 a2       	std	Z+32, r1	; 0x20
 542:	33 e0       	ldi	r19, 0x03	; 3
 544:	37 a3       	std	Z+39, r19	; 0x27
 546:	10 a6       	std	Z+40, r1	; 0x28
 548:	14 a2       	std	Z+36, r1	; 0x24
 54a:	15 a2       	std	Z+37, r1	; 0x25
 54c:	16 a2       	std	Z+38, r1	; 0x26
 54e:	21 e0       	ldi	r18, 0x01	; 1
 550:	22 a7       	std	Z+42, r18	; 0x2a
 552:	4b b3       	in	r20, 0x1b	; 27
 554:	43 a7       	std	Z+43, r20	; 0x2b
 556:	94 a7       	std	Z+44, r25	; 0x2c
 558:	85 a7       	std	Z+45, r24	; 0x2d
 55a:	16 a6       	std	Z+46, r1	; 0x2e
 55c:	17 a6       	std	Z+47, r1	; 0x2f
 55e:	10 aa       	std	Z+48, r1	; 0x30
 560:	11 aa       	std	Z+49, r1	; 0x31
 562:	12 aa       	std	Z+50, r1	; 0x32
 564:	13 aa       	std	Z+51, r1	; 0x33
 566:	14 aa       	std	Z+52, r1	; 0x34
 568:	15 aa       	std	Z+53, r1	; 0x35
 56a:	16 aa       	std	Z+54, r1	; 0x36
 56c:	25 af       	std	Z+61, r18	; 0x3d
 56e:	16 ae       	std	Z+62, r1	; 0x3e
 570:	24 e0       	ldi	r18, 0x04	; 4
 572:	22 af       	std	Z+58, r18	; 0x3a
 574:	13 ae       	std	Z+59, r1	; 0x3b
 576:	14 ae       	std	Z+60, r1	; 0x3c
 578:	df 01       	movw	r26, r30
 57a:	a0 5c       	subi	r26, 0xC0	; 192
 57c:	bf 4f       	sbci	r27, 0xFF	; 255
 57e:	3c 93       	st	X, r19
 580:	35 b3       	in	r19, 0x15	; 21
 582:	11 96       	adiw	r26, 0x01	; 1
 584:	3c 93       	st	X, r19
 586:	ee 5b       	subi	r30, 0xBE	; 190
 588:	ff 4f       	sbci	r31, 0xFF	; 255
 58a:	90 83       	st	Z, r25
 58c:	81 83       	std	Z+1, r24	; 0x01
 58e:	12 82       	std	Z+2, r1	; 0x02
 590:	13 82       	std	Z+3, r1	; 0x03
 592:	14 82       	std	Z+4, r1	; 0x04
 594:	15 82       	std	Z+5, r1	; 0x05
 596:	16 82       	std	Z+6, r1	; 0x06
 598:	17 82       	std	Z+7, r1	; 0x07
 59a:	10 86       	std	Z+8, r1	; 0x08
 59c:	11 86       	std	Z+9, r1	; 0x09
 59e:	12 86       	std	Z+10, r1	; 0x0a
 5a0:	82 e0       	ldi	r24, 0x02	; 2
 5a2:	81 8b       	std	Z+17, r24	; 0x11
 5a4:	12 8a       	std	Z+18, r1	; 0x12
 5a6:	86 87       	std	Z+14, r24	; 0x0e
 5a8:	17 86       	std	Z+15, r1	; 0x0f
 5aa:	10 8a       	std	Z+16, r1	; 0x10
 5ac:	24 8b       	std	Z+20, r18	; 0x14
 5ae:	85 b3       	in	r24, 0x15	; 21
 5b0:	85 8b       	std	Z+21, r24	; 0x15
 5b2:	08 95       	ret

000005b4 <processValue>:
 5b4:	81 30       	cpi	r24, 0x01	; 1
 5b6:	09 f0       	breq	.+2      	; 0x5ba <processValue+0x6>
 5b8:	82 e0       	ldi	r24, 0x02	; 2
 5ba:	90 91 6b 00 	lds	r25, 0x006B	; 0x80006b <value>
 5be:	96 95       	lsr	r25
 5c0:	89 0f       	add	r24, r25
 5c2:	80 93 6b 00 	sts	0x006B, r24	; 0x80006b <value>
 5c6:	08 95       	ret

000005c8 <ProcessKeyInput>:
 5c8:	83 b3       	in	r24, 0x13	; 19
 5ca:	80 78       	andi	r24, 0x80	; 128
 5cc:	f3 df       	rcall	.-26     	; 0x5b4 <processValue>
 5ce:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <keyStatus>
 5d2:	81 11       	cpse	r24, r1
 5d4:	08 c0       	rjmp	.+16     	; 0x5e6 <ProcessKeyInput+0x1e>
 5d6:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <value>
 5da:	83 30       	cpi	r24, 0x03	; 3
 5dc:	29 f5       	brne	.+74     	; 0x628 <ProcessKeyInput+0x60>
 5de:	81 e0       	ldi	r24, 0x01	; 1
 5e0:	80 93 6a 00 	sts	0x006A, r24	; 0x80006a <keyStatus>
 5e4:	08 95       	ret
 5e6:	8a 30       	cpi	r24, 0x0A	; 10
 5e8:	b4 f0       	brlt	.+44     	; 0x616 <ProcessKeyInput+0x4e>
 5ea:	90 91 6b 00 	lds	r25, 0x006B	; 0x80006b <value>
 5ee:	91 11       	cpse	r25, r1
 5f0:	12 c0       	rjmp	.+36     	; 0x616 <ProcessKeyInput+0x4e>
 5f2:	8f 5f       	subi	r24, 0xFF	; 255
 5f4:	80 93 6a 00 	sts	0x006A, r24	; 0x80006a <keyStatus>
 5f8:	84 31       	cpi	r24, 0x14	; 20
 5fa:	b1 f4       	brne	.+44     	; 0x628 <ProcessKeyInput+0x60>
 5fc:	80 91 69 00 	lds	r24, 0x0069	; 0x800069 <shiftTimeOut>
 600:	81 11       	cpse	r24, r1
 602:	04 c0       	rjmp	.+8      	; 0x60c <ProcessKeyInput+0x44>
 604:	d8 98       	cbi	0x1b, 0	; 27
 606:	10 92 6a 00 	sts	0x006A, r1	; 0x80006a <keyStatus>
 60a:	08 95       	ret
 60c:	10 92 69 00 	sts	0x0069, r1	; 0x800069 <shiftTimeOut>
 610:	10 92 6a 00 	sts	0x006A, r1	; 0x80006a <keyStatus>
 614:	08 95       	ret
 616:	90 91 6b 00 	lds	r25, 0x006B	; 0x80006b <value>
 61a:	93 30       	cpi	r25, 0x03	; 3
 61c:	29 f4       	brne	.+10     	; 0x628 <ProcessKeyInput+0x60>
 61e:	82 30       	cpi	r24, 0x02	; 2
 620:	1c f0       	brlt	.+6      	; 0x628 <ProcessKeyInput+0x60>
 622:	8f 5f       	subi	r24, 0xFF	; 255
 624:	80 93 6a 00 	sts	0x006A, r24	; 0x80006a <keyStatus>
 628:	08 95       	ret

0000062a <sendLocoNetAdr>:
 62a:	fc 01       	movw	r30, r24
 62c:	44 81       	ldd	r20, Z+4	; 0x04
 62e:	61 85       	ldd	r22, Z+9	; 0x09
 630:	8f eb       	ldi	r24, 0xBF	; 191
 632:	79 d4       	rcall	.+2290   	; 0xf26 <sendLocoNet4BytePacket>
 634:	83 30       	cpi	r24, 0x03	; 3
 636:	29 f0       	breq	.+10     	; 0x642 <sendLocoNetAdr+0x18>
 638:	63 e0       	ldi	r22, 0x03	; 3
 63a:	82 e8       	ldi	r24, 0x82	; 130
 63c:	90 e0       	ldi	r25, 0x00	; 0
 63e:	c0 c3       	rjmp	.+1920   	; 0xdc0 <resetTimerAction>
 640:	08 95       	ret
 642:	64 e1       	ldi	r22, 0x14	; 20
 644:	82 e8       	ldi	r24, 0x82	; 130
 646:	90 e0       	ldi	r25, 0x00	; 0
 648:	bb c3       	rjmp	.+1910   	; 0xdc0 <resetTimerAction>
 64a:	08 95       	ret

0000064c <sendLocoNetFredCd>:
 * Send button press/release code according to FRED.
 * @param button a code from 1 to 127
 */
void sendLocoNetFredCd( uint8_t cdTime )
{
  sendLocoNet4BytePacket( OPC_FRED_BUTTON, 42, 0x7f & cdTime );
 64c:	48 2f       	mov	r20, r24
 64e:	4f 77       	andi	r20, 0x7F	; 127
 650:	6a e2       	ldi	r22, 0x2A	; 42
 652:	88 ea       	ldi	r24, 0xA8	; 168
 654:	68 c4       	rjmp	.+2256   	; 0xf26 <sendLocoNet4BytePacket>
 656:	08 95       	ret

00000658 <main>:
 * ARGUMENTS   : none
 * RETURN VALUE: int, never reached, cause of endless loop
 * NOTES       :   -
 *******************************************************FunctionHeaderEnd******/
int main(void)
{
 658:	cf 93       	push	r28
 65a:	df 93       	push	r29
 65c:	1f 92       	push	r1
 65e:	cd b7       	in	r28, 0x3d	; 61
 660:	de b7       	in	r29, 0x3e	; 62
  RESET_RESET_SOURCE(); // Clear Reset Status Register (WDRF,BORF,EXTRF,PORF)
 662:	14 be       	out	0x34, r1	; 52

  byte bCount = 0;
  bFrediVersion = FREDI_VERSION_ANALOG;
 664:	83 e0       	ldi	r24, 0x03	; 3
 666:	80 93 6f 00 	sts	0x006F, r24	; 0x80006f <bFrediVersion>
  
  /***************************************/
  //  init throttle slot
  /***************************************/

  bSpdCnt = 0;
 66a:	10 92 6d 00 	sts	0x006D, r1	; 0x80006d <bSpdCnt>
  
	
	initSlots(slotArray);			// initialisierung der vier rSlots.
 66e:	8b e4       	ldi	r24, 0x4B	; 75
 670:	91 e0       	ldi	r25, 0x01	; 1
 672:	45 df       	rcall	.-374    	; 0x4fe <initSlots>
	//initSlots(&slotArray[0]);		äquivalent zu dem oberen.

  
   if ((eeprom_read_byte(&abEEPROM[EEPROM_IMAGE]) != EEPROM_IMAGE_DEFAULT))
 674:	85 e0       	ldi	r24, 0x05	; 5
 676:	90 e0       	ldi	r25, 0x00	; 0
 678:	75 d4       	rcall	.+2282   	; 0xf64 <eeprom_read_byte>
 67a:	85 35       	cpi	r24, 0x55	; 85
 67c:	51 f1       	breq	.+84     	; 0x6d2 <main+0x7a>
  {
    vSetState(THR_STATE_SELFTEST, &slotArray[0]);
 67e:	6b e4       	ldi	r22, 0x4B	; 75
 680:	71 e0       	ldi	r23, 0x01	; 1
 682:	84 e6       	ldi	r24, 0x64	; 100
 684:	87 de       	rcall	.-754    	; 0x394 <vSetState>

    eeprom_write_byte(&abEEPROM[EEPROM_ADR_LOCO_LB], 0);                 // no loco active at selftest
 686:	60 e0       	ldi	r22, 0x00	; 0
 688:	83 e0       	ldi	r24, 0x03	; 3
 68a:	90 e0       	ldi	r25, 0x00	; 0
 68c:	73 d4       	rcall	.+2278   	; 0xf74 <eeprom_write_byte>
    eeprom_write_byte(&abEEPROM[EEPROM_ADR_LOCO_HB], 0);
 68e:	60 e0       	ldi	r22, 0x00	; 0
 690:	82 e0       	ldi	r24, 0x02	; 2
 692:	90 e0       	ldi	r25, 0x00	; 0
 694:	6f d4       	rcall	.+2270   	; 0xf74 <eeprom_write_byte>

    eeprom_write_byte(&abEEPROM[EEPROM_DECODER_TYPE], EEPROM_DECODER_TYPE_DEFAULT);
 696:	60 e0       	ldi	r22, 0x00	; 0
 698:	84 e0       	ldi	r24, 0x04	; 4
 69a:	90 e0       	ldi	r25, 0x00	; 0
 69c:	6b d4       	rcall	.+2262   	; 0xf74 <eeprom_write_byte>

    eeprom_write_byte(&abEEPROM[EEPROM_SW_INDEX_HB], HIBYTE(SW_INDEX));  // write Version in EEPROM on first startup
 69e:	61 e0       	ldi	r22, 0x01	; 1
 6a0:	87 e0       	ldi	r24, 0x07	; 7
 6a2:	90 e0       	ldi	r25, 0x00	; 0
 6a4:	67 d4       	rcall	.+2254   	; 0xf74 <eeprom_write_byte>
    eeprom_write_byte(&abEEPROM[EEPROM_SW_INDEX_LB], LOBYTE(SW_INDEX));
 6a6:	66 e0       	ldi	r22, 0x06	; 6
 6a8:	88 e0       	ldi	r24, 0x08	; 8
 6aa:	90 e0       	ldi	r25, 0x00	; 0
 6ac:	63 d4       	rcall	.+2246   	; 0xf74 <eeprom_write_byte>

    eeprom_write_byte(&abEEPROM[EEPROM_SW_DAY],      SW_DAY);            // write date of SW in EEPROM
 6ae:	66 e0       	ldi	r22, 0x06	; 6
 6b0:	89 e0       	ldi	r24, 0x09	; 9
 6b2:	90 e0       	ldi	r25, 0x00	; 0
 6b4:	5f d4       	rcall	.+2238   	; 0xf74 <eeprom_write_byte>
    eeprom_write_byte(&abEEPROM[EEPROM_SW_MONTH],    SW_MONTH);
 6b6:	64 e0       	ldi	r22, 0x04	; 4
 6b8:	8a e0       	ldi	r24, 0x0A	; 10
 6ba:	90 e0       	ldi	r25, 0x00	; 0
 6bc:	5b d4       	rcall	.+2230   	; 0xf74 <eeprom_write_byte>
    eeprom_write_byte(&abEEPROM[EEPROM_SW_YEAR],     SW_YEAR);
 6be:	60 e1       	ldi	r22, 0x10	; 16
 6c0:	8b e0       	ldi	r24, 0x0B	; 11
 6c2:	90 e0       	ldi	r25, 0x00	; 0
 6c4:	57 d4       	rcall	.+2222   	; 0xf74 <eeprom_write_byte>

    eeprom_write_byte(&abEEPROM[EEPROM_VERSION],     bFrediVersion);     // store detected HW version
 6c6:	60 91 6f 00 	lds	r22, 0x006F	; 0x80006f <bFrediVersion>
 6ca:	86 e0       	ldi	r24, 0x06	; 6
 6cc:	90 e0       	ldi	r25, 0x00	; 0
 6ce:	52 d4       	rcall	.+2212   	; 0xf74 <eeprom_write_byte>
 6d0:	42 c0       	rjmp	.+132    	; 0x756 <main+0xfe>
  }
  else
  { // selftest was successful before
    if (  (eeprom_read_byte(&abEEPROM[EEPROM_SW_INDEX_HB]) != HIBYTE(SW_INDEX))
 6d2:	87 e0       	ldi	r24, 0x07	; 7
 6d4:	90 e0       	ldi	r25, 0x00	; 0
 6d6:	46 d4       	rcall	.+2188   	; 0xf64 <eeprom_read_byte>
 6d8:	81 30       	cpi	r24, 0x01	; 1
 6da:	a1 f4       	brne	.+40     	; 0x704 <main+0xac>
          || (eeprom_read_byte(&abEEPROM[EEPROM_SW_INDEX_LB]) != LOBYTE(SW_INDEX))
 6dc:	88 e0       	ldi	r24, 0x08	; 8
 6de:	90 e0       	ldi	r25, 0x00	; 0
 6e0:	41 d4       	rcall	.+2178   	; 0xf64 <eeprom_read_byte>
 6e2:	86 30       	cpi	r24, 0x06	; 6
 6e4:	79 f4       	brne	.+30     	; 0x704 <main+0xac>
          || (eeprom_read_byte(&abEEPROM[EEPROM_SW_DAY])      != SW_DAY)
 6e6:	89 e0       	ldi	r24, 0x09	; 9
 6e8:	90 e0       	ldi	r25, 0x00	; 0
 6ea:	3c d4       	rcall	.+2168   	; 0xf64 <eeprom_read_byte>
 6ec:	86 30       	cpi	r24, 0x06	; 6
 6ee:	51 f4       	brne	.+20     	; 0x704 <main+0xac>
          || (eeprom_read_byte(&abEEPROM[EEPROM_SW_MONTH])    != SW_MONTH)
 6f0:	8a e0       	ldi	r24, 0x0A	; 10
 6f2:	90 e0       	ldi	r25, 0x00	; 0
 6f4:	37 d4       	rcall	.+2158   	; 0xf64 <eeprom_read_byte>
 6f6:	84 30       	cpi	r24, 0x04	; 4
 6f8:	29 f4       	brne	.+10     	; 0x704 <main+0xac>
          || (eeprom_read_byte(&abEEPROM[EEPROM_SW_YEAR])     != SW_YEAR))
 6fa:	8b e0       	ldi	r24, 0x0B	; 11
 6fc:	90 e0       	ldi	r25, 0x00	; 0
 6fe:	32 d4       	rcall	.+2148   	; 0xf64 <eeprom_read_byte>
 700:	80 31       	cpi	r24, 0x10	; 16
 702:	a1 f0       	breq	.+40     	; 0x72c <main+0xd4>
    { // sw index or date has changed
      eeprom_write_byte(&abEEPROM[EEPROM_SW_INDEX_HB], HIBYTE(SW_INDEX));// write Version in EEPROM on first startup
 704:	61 e0       	ldi	r22, 0x01	; 1
 706:	87 e0       	ldi	r24, 0x07	; 7
 708:	90 e0       	ldi	r25, 0x00	; 0
 70a:	34 d4       	rcall	.+2152   	; 0xf74 <eeprom_write_byte>
      eeprom_write_byte(&abEEPROM[EEPROM_SW_INDEX_LB], LOBYTE(SW_INDEX));
 70c:	66 e0       	ldi	r22, 0x06	; 6
 70e:	88 e0       	ldi	r24, 0x08	; 8
 710:	90 e0       	ldi	r25, 0x00	; 0
 712:	30 d4       	rcall	.+2144   	; 0xf74 <eeprom_write_byte>

      eeprom_write_byte(&abEEPROM[EEPROM_SW_DAY],      SW_DAY);          // write date of SW in EEPROM
 714:	66 e0       	ldi	r22, 0x06	; 6
 716:	89 e0       	ldi	r24, 0x09	; 9
 718:	90 e0       	ldi	r25, 0x00	; 0
 71a:	2c d4       	rcall	.+2136   	; 0xf74 <eeprom_write_byte>
      eeprom_write_byte(&abEEPROM[EEPROM_SW_MONTH],    SW_MONTH);
 71c:	64 e0       	ldi	r22, 0x04	; 4
 71e:	8a e0       	ldi	r24, 0x0A	; 10
 720:	90 e0       	ldi	r25, 0x00	; 0
 722:	28 d4       	rcall	.+2128   	; 0xf74 <eeprom_write_byte>
      eeprom_write_byte(&abEEPROM[EEPROM_SW_YEAR],     SW_YEAR);
 724:	60 e1       	ldi	r22, 0x10	; 16
 726:	8b e0       	ldi	r24, 0x0B	; 11
 728:	90 e0       	ldi	r25, 0x00	; 0
 72a:	24 d4       	rcall	.+2120   	; 0xf74 <eeprom_write_byte>
    }

    vSetState(THR_STATE_INIT, &slotArray[0]);
 72c:	6b e4       	ldi	r22, 0x4B	; 75
 72e:	71 e0       	ldi	r23, 0x01	; 1
 730:	80 e0       	ldi	r24, 0x00	; 0
 732:	30 de       	rcall	.-928    	; 0x394 <vSetState>
    slotArray[0].adr   = eeprom_read_byte(&abEEPROM[EEPROM_ADR_LOCO_LB]);
 734:	83 e0       	ldi	r24, 0x03	; 3
 736:	90 e0       	ldi	r25, 0x00	; 0
 738:	15 d4       	rcall	.+2090   	; 0xf64 <eeprom_read_byte>
 73a:	0b e4       	ldi	r16, 0x4B	; 75
 73c:	11 e0       	ldi	r17, 0x01	; 1
 73e:	f8 01       	movw	r30, r16
 740:	84 83       	std	Z+4, r24	; 0x04
    slotArray[0].adr2  = eeprom_read_byte(&abEEPROM[EEPROM_ADR_LOCO_HB]);
 742:	82 e0       	ldi	r24, 0x02	; 2
 744:	90 e0       	ldi	r25, 0x00	; 0
 746:	0e d4       	rcall	.+2076   	; 0xf64 <eeprom_read_byte>
 748:	f8 01       	movw	r30, r16
 74a:	81 87       	std	Z+9, r24	; 0x09
    slotArray[0].stat  = eeprom_read_byte(&abEEPROM[EEPROM_DECODER_TYPE]);
 74c:	84 e0       	ldi	r24, 0x04	; 4
 74e:	90 e0       	ldi	r25, 0x00	; 0
 750:	09 d4       	rcall	.+2066   	; 0xf64 <eeprom_read_byte>
 752:	f8 01       	movw	r30, r16
 754:	83 83       	std	Z+3, r24	; 0x03
  }

	 slotArray[0].id1   = eeprom_read_byte(&abEEPROM[EEPROM_ID1]); // get ID from EEPROM
 756:	81 e0       	ldi	r24, 0x01	; 1
 758:	90 e0       	ldi	r25, 0x00	; 0
 75a:	04 d4       	rcall	.+2056   	; 0xf64 <eeprom_read_byte>
 75c:	0b e4       	ldi	r16, 0x4B	; 75
 75e:	11 e0       	ldi	r17, 0x01	; 1
 760:	f8 01       	movw	r30, r16
 762:	83 87       	std	Z+11, r24	; 0x0b
	 slotArray[0].id2   = eeprom_read_byte(&abEEPROM[EEPROM_ID2]);
 764:	80 e0       	ldi	r24, 0x00	; 0
 766:	90 e0       	ldi	r25, 0x00	; 0
 768:	fd d3       	rcall	.+2042   	; 0xf64 <eeprom_read_byte>
 76a:	f8 01       	movw	r30, r16
 76c:	84 87       	std	Z+12, r24	; 0x0c

  /***************************************/
  //  init loconet
  /***************************************/

  initLocoNet(&RxBuffer) ;
 76e:	82 ea       	ldi	r24, 0xA2	; 162
 770:	90 e0       	ldi	r25, 0x00	; 0
 772:	99 d3       	rcall	.+1842   	; 0xea6 <initLocoNet>

  /***************************************/
  //  init keys and timer
  /***************************************/

  initKeys();
 774:	83 dd       	rcall	.-1274   	; 0x27c <initKeys>
  initTimer();
 776:	f4 d2       	rcall	.+1512   	; 0xd60 <initTimer>
 
  addTimerAction(&MessageTimer, 0, MessageTimerAction, 0, TIMER_SLOW) ;
 778:	00 e0       	ldi	r16, 0x00	; 0
 77a:	20 e0       	ldi	r18, 0x00	; 0
 77c:	30 e0       	ldi	r19, 0x00	; 0
 77e:	48 e0       	ldi	r20, 0x08	; 8
 780:	52 e0       	ldi	r21, 0x02	; 2
 782:	60 e0       	ldi	r22, 0x00	; 0
 784:	82 e8       	ldi	r24, 0x82	; 130
 786:	90 e0       	ldi	r25, 0x00	; 0
 788:	f8 d2       	rcall	.+1520   	; 0xd7a <addTimerAction>

  /***************************************/
  //  set state and start interrupts
  /***************************************/

  sei();
 78a:	78 94       	sei

  if (bThrState < THR_STATE_SELFTEST)
 78c:	80 91 65 00 	lds	r24, 0x0065	; 0x800065 <bThrState>
 790:	84 36       	cpi	r24, 0x64	; 100
 792:	88 f5       	brcc	.+98     	; 0x7f6 <main+0x19e>
  {
    // if a address for a loco is available, show blinking state
    if ((slotArray[0].adr != 0) || (slotArray[0].adr2 != 0))
 794:	80 91 4f 01 	lds	r24, 0x014F	; 0x80014f <slotArray+0x4>
 798:	81 11       	cpse	r24, r1
 79a:	04 c0       	rjmp	.+8      	; 0x7a4 <main+0x14c>
 79c:	80 91 54 01 	lds	r24, 0x0154	; 0x800154 <slotArray+0x9>
 7a0:	88 23       	and	r24, r24
 7a2:	29 f0       	breq	.+10     	; 0x7ae <main+0x156>
    {
      vSetState(THR_STATE_RECONNECT_GET_SLOT, &slotArray[0]);
 7a4:	6b e4       	ldi	r22, 0x4B	; 75
 7a6:	71 e0       	ldi	r23, 0x01	; 1
 7a8:	84 e1       	ldi	r24, 0x14	; 20
 7aa:	f4 dd       	rcall	.-1048   	; 0x394 <vSetState>
 7ac:	04 c0       	rjmp	.+8      	; 0x7b6 <main+0x15e>
    }
    else
    {
      vSetState(THR_STATE_UNCONNECTED, &slotArray[0]);
 7ae:	6b e4       	ldi	r22, 0x4B	; 75
 7b0:	71 e0       	ldi	r23, 0x01	; 1
 7b2:	80 e2       	ldi	r24, 0x20	; 32
 7b4:	ef dd       	rcall	.-1058   	; 0x394 <vSetState>
    }

    while (bit_is_clear(ACSR, ACO))     // wait for start of loconet
 7b6:	45 99       	sbic	0x08, 5	; 8
 7b8:	2f c0       	rjmp	.+94     	; 0x818 <main+0x1c0>
    {
      processTimerActions();
 7ba:	10 d3       	rcall	.+1568   	; 0xddc <processTimerActions>
    else
    {
      vSetState(THR_STATE_UNCONNECTED, &slotArray[0]);
    }

    while (bit_is_clear(ACSR, ACO))     // wait for start of loconet
 7bc:	45 9b       	sbis	0x08, 5	; 8
 7be:	fd cf       	rjmp	.-6      	; 0x7ba <main+0x162>
 7c0:	2b c0       	rjmp	.+86     	; 0x818 <main+0x1c0>
      processTimerActions();
    }
    // loconet is available, now
    for (bCount =0;bCount < 50;bCount++)
    {
      delayTimer( 10 );                 // wait a little bit longer
 7c2:	8a e0       	ldi	r24, 0x0A	; 10
 7c4:	90 e0       	ldi	r25, 0x00	; 0
 7c6:	ff d2       	rcall	.+1534   	; 0xdc6 <delayTimer>
      processTimerActions();
 7c8:	09 d3       	rcall	.+1554   	; 0xddc <processTimerActions>
 7ca:	11 50       	subi	r17, 0x01	; 1
    while (bit_is_clear(ACSR, ACO))     // wait for start of loconet
    {
      processTimerActions();
    }
    // loconet is available, now
    for (bCount =0;bCount < 50;bCount++)
 7cc:	d1 f7       	brne	.-12     	; 0x7c2 <main+0x16a>
    {
      delayTimer( 10 );                 // wait a little bit longer
      processTimerActions();
    }

    if (slotArray[0].adr)                      // wait for a pseudo random time
 7ce:	80 91 4f 01 	lds	r24, 0x014F	; 0x80014f <slotArray+0x4>
 7d2:	88 23       	and	r24, r24
 7d4:	11 f0       	breq	.+4      	; 0x7da <main+0x182>
    {
      delayTimer(slotArray[0].adr);
 7d6:	90 e0       	ldi	r25, 0x00	; 0
 7d8:	f6 d2       	rcall	.+1516   	; 0xdc6 <delayTimer>
    }

    if (slotArray[0].adr2)
 7da:	80 91 54 01 	lds	r24, 0x0154	; 0x800154 <slotArray+0x9>
 7de:	88 23       	and	r24, r24
 7e0:	11 f0       	breq	.+4      	; 0x7e6 <main+0x18e>
    {
      delayTimer(slotArray[0].adr2);
 7e2:	90 e0       	ldi	r25, 0x00	; 0
 7e4:	f0 d2       	rcall	.+1504   	; 0xdc6 <delayTimer>
    }

    // if a address for a loco is available, try to reconnect
    if (bThrState == THR_STATE_RECONNECT_GET_SLOT)
 7e6:	80 91 65 00 	lds	r24, 0x0065	; 0x800065 <bThrState>
 7ea:	84 31       	cpi	r24, 0x14	; 20
 7ec:	31 f4       	brne	.+12     	; 0x7fa <main+0x1a2>
    {
      sendLocoNetAdr(&slotArray[0]);
 7ee:	8b e4       	ldi	r24, 0x4B	; 75
 7f0:	91 e0       	ldi	r25, 0x01	; 1
 7f2:	1b df       	rcall	.-458    	; 0x62a <sendLocoNetAdr>
 7f4:	02 c0       	rjmp	.+4      	; 0x7fa <main+0x1a2>
    }
  }
  else
  {
    sendLocoNetFredCd( bCount );
 7f6:	80 e0       	ldi	r24, 0x00	; 0
 7f8:	29 df       	rcall	.-430    	; 0x64c <sendLocoNetFredCd>
  }  

/******************************************************************************/
// main endless loop 
/******************************************************************************/
			setLEDasOutput();
 7fa:	39 dd       	rcall	.-1422   	; 0x26e <setLEDasOutput>
		/*	PORTA &= ~(1<<LED1);
			PORTA &= ~(1<<LED2);
			PORTC &= ~(1<<LED3);
			PORTC &= ~(1<<LED4); */
		// alle LED anschalten
			PORTA |= (1<<LED1);
 7fc:	d8 9a       	sbi	0x1b, 0	; 27
			PORTA |= (1<<LED2);
 7fe:	d9 9a       	sbi	0x1b, 1	; 27
			PORTC |= (1<<LED3);
 800:	ab 9a       	sbi	0x15, 3	; 21
			disableLED4();
 802:	3a dd       	rcall	.-1420   	; 0x278 <disableLED4>
			
		  ADCSRA = 0<< ADEN;		//ADC ausschalten
 804:	16 b8       	out	0x06, r1	; 6
		  
	byte testPort = PORTC;
 806:	85 b3       	in	r24, 0x15	; 21
 808:	89 83       	std	Y+1, r24	; 0x01

	byte pressed = 0;
  while (1)
  {
		
		ProcessKeyInput(&slotArray[0].funKey, &testPort);
 80a:	be 01       	movw	r22, r28
 80c:	6f 5f       	subi	r22, 0xFF	; 255
 80e:	7f 4f       	sbci	r23, 0xFF	; 255
 810:	89 e5       	ldi	r24, 0x59	; 89
 812:	91 e0       	ldi	r25, 0x01	; 1
 814:	d9 de       	rcall	.-590    	; 0x5c8 <ProcessKeyInput>
			vProcessEncoder(&slotArray[i]);
		}
		vProcessRxLoconetMessage(&slotArray[i]);
		processTimerActions();
	} */ //end of for
  } // end of while(1)
 816:	f9 cf       	rjmp	.-14     	; 0x80a <main+0x1b2>
 * ARGUMENTS   : none
 * RETURN VALUE: int, never reached, cause of endless loop
 * NOTES       :   -
 *******************************************************FunctionHeaderEnd******/
int main(void)
{
 818:	12 e3       	ldi	r17, 0x32	; 50
 81a:	d3 cf       	rjmp	.-90     	; 0x7c2 <main+0x16a>

0000081c <potAdcPowerOff>:
}

// functions -------------------------------------------------------------------

void potAdcPowerOff(void) {
  ADCSRA = (0<<ADEN); // disable ADC
 81c:	16 b8       	out	0x06, r1	; 6
 81e:	08 95       	ret

00000820 <potAdcInit>:
    PRR   &= ~(1<<PRADC); // enable ADC in Power Reduction Register.
    DIDR0 |= (1<<ADC0D);  // disable digital input buffer to reduce
                          // power consumption
  #endif

  ADMUX  = (0<<REFS1) | (1<<REFS0) // AVCC pin as reference
 820:	86 e4       	ldi	r24, 0x46	; 70
 822:	87 b9       	out	0x07, r24	; 7
    | defined(__AVR_ATmega48P__) | defined(__AVR_ATmega88__)   \
    | defined(__AVR_ATmega88A__) | defined(__AVR_ATmega88P__)  \
    | defined(__AVR_ATmega168__) | defined(__AVR_ATmega168A__) \
    | defined(__AVR_ATmega168P__)| defined(__AVR_ATmega328__)  \
    | defined(__AVR_ATmega328P__) | defined(__AVR_ATmega16__)
    ADCSRA = (1<<ADEN)  // Enable ADC
 824:	86 ec       	ldi	r24, 0xC6	; 198
 826:	86 b9       	out	0x06, r24	; 6
           | ADPS;      // ADC precaler selection
  #else
    #error "unknown mcu"
  #endif

  while (bit_is_set(ADCSRA, ADSC)); // wait for measurement
 828:	36 99       	sbic	0x06, 6	; 6
 82a:	fe cf       	rjmp	.-4      	; 0x828 <potAdcInit+0x8>
  ADCH;                             // throw away first analog value
 82c:	85 b1       	in	r24, 0x05	; 5
  potAdcSpeedValue = 0;             // ignore first analog value
 82e:	10 92 76 00 	sts	0x0076, r1	; 0x800076 <potAdcSpeedValue>
  ADCSRA      |= _BV(ADSC);         // start new measurement
 832:	36 9a       	sbi	0x06, 6	; 6
 834:	08 95       	ret

00000836 <potAdcTimerAction>:
  #define NB_SAMPLES_LOG2 0 // log to basis 2 of number of samples
                            // 3: take arithmetic mean of 8 samples
                            // 2: four samples
                            // 0: single sample

  if (bit_is_clear(ADCSRA, ADSC)) // measurement done
 836:	36 99       	sbic	0x06, 6	; 6
 838:	46 c0       	rjmp	.+140    	; 0x8c6 <potAdcTimerAction+0x90>
  {
    potAdcRawValue = ADCW;
 83a:	84 b1       	in	r24, 0x04	; 4
 83c:	95 b1       	in	r25, 0x05	; 5
 83e:	90 93 75 00 	sts	0x0075, r25	; 0x800075 <potAdcRawValue+0x1>
 842:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <potAdcRawValue>
    ADCSRA |= _BV(ADSC);          // start new measurement
 846:	36 9a       	sbi	0x06, 6	; 6

    #if NB_SAMPLES_LOG2 == 0

      potAdcSpeedValue
                = timeFilter( mapSpeedVal( deltaFilter( potAdcRawValue ) ) );
 848:	40 91 74 00 	lds	r20, 0x0074	; 0x800074 <potAdcRawValue>
 84c:	50 91 75 00 	lds	r21, 0x0075	; 0x800075 <potAdcRawValue+0x1>
  #define FILTER_DELTA 3    // testing shows that 1 should be ok
                            // 0: disable filter (for testing)

  static uint16_t deltaFilterState = 0;

  int16_t delta = abs( (int16_t)deltaFilterState - (int16_t)adcVal);
 850:	80 91 72 00 	lds	r24, 0x0072	; 0x800072 <deltaFilterState.1667>
 854:	90 91 73 00 	lds	r25, 0x0073	; 0x800073 <deltaFilterState.1667+0x1>
 858:	84 1b       	sub	r24, r20
 85a:	95 0b       	sbc	r25, r21
 85c:	9c 01       	movw	r18, r24
 85e:	22 f4       	brpl	.+8      	; 0x868 <potAdcTimerAction+0x32>
 860:	22 27       	eor	r18, r18
 862:	33 27       	eor	r19, r19
 864:	28 1b       	sub	r18, r24
 866:	39 0b       	sbc	r19, r25
  if( delta >= FILTER_DELTA ) {
 868:	23 30       	cpi	r18, 0x03	; 3
 86a:	31 05       	cpc	r19, r1
 86c:	24 f0       	brlt	.+8      	; 0x876 <potAdcTimerAction+0x40>
    deltaFilterState = adcVal;
 86e:	50 93 73 00 	sts	0x0073, r21	; 0x800073 <deltaFilterState.1667+0x1>
 872:	40 93 72 00 	sts	0x0072, r20	; 0x800072 <deltaFilterState.1667>
 * Map pot values 0..1023 to dcc/loconet speed 0,2..126
 * @param speed
 * @return
 */
static inline uint8_t mapSpeedVal( uint16_t adcValue ) {
  uint8_t speedVal = (uint8_t) (adcValue >> 3);
 876:	20 91 72 00 	lds	r18, 0x0072	; 0x800072 <deltaFilterState.1667>
 87a:	30 91 73 00 	lds	r19, 0x0073	; 0x800073 <deltaFilterState.1667+0x1>
 87e:	36 95       	lsr	r19
 880:	27 95       	ror	r18
 882:	36 95       	lsr	r19
 884:	27 95       	ror	r18
 886:	36 95       	lsr	r19
 888:	27 95       	ror	r18
 88a:	82 2f       	mov	r24, r18
  if( speedVal > 0 ) {
 88c:	22 23       	and	r18, r18
 88e:	11 f0       	breq	.+4      	; 0x894 <potAdcTimerAction+0x5e>
    speedVal++; //skip E_STOP
 890:	81 e0       	ldi	r24, 0x01	; 1
 892:	82 0f       	add	r24, r18
                         // time. potAdcTimerAction() is called every
                         // KEY_POLL_TIME ms. (-> sysdef.h)

  static uint8_t timeFilterState = 0;
  static uint8_t count = 0;
  if( count > 0 ) {
 894:	90 91 71 00 	lds	r25, 0x0071	; 0x800071 <count.1677>
 898:	99 23       	and	r25, r25
 89a:	29 f0       	breq	.+10     	; 0x8a6 <potAdcTimerAction+0x70>
    count--;
 89c:	91 50       	subi	r25, 0x01	; 1
 89e:	90 93 71 00 	sts	0x0071, r25	; 0x800071 <count.1677>
  }
  if( count == 0 && speedVal != timeFilterState ) {
 8a2:	91 11       	cpse	r25, r1
 8a4:	0c c0       	rjmp	.+24     	; 0x8be <potAdcTimerAction+0x88>
 8a6:	8f 37       	cpi	r24, 0x7F	; 127
 8a8:	08 f0       	brcs	.+2      	; 0x8ac <potAdcTimerAction+0x76>
 8aa:	8e e7       	ldi	r24, 0x7E	; 126
 8ac:	90 91 70 00 	lds	r25, 0x0070	; 0x800070 <timeFilterState.1676>
 8b0:	98 17       	cp	r25, r24
 8b2:	29 f0       	breq	.+10     	; 0x8be <potAdcTimerAction+0x88>
    timeFilterState = speedVal;
 8b4:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <timeFilterState.1676>
    count = FILTER_TIME;
 8b8:	8a e0       	ldi	r24, 0x0A	; 10
 8ba:	80 93 71 00 	sts	0x0071, r24	; 0x800071 <count.1677>
  }
  return timeFilterState;
 8be:	80 91 70 00 	lds	r24, 0x0070	; 0x800070 <timeFilterState.1676>
    ADCSRA |= _BV(ADSC);          // start new measurement

    #if NB_SAMPLES_LOG2 == 0

      potAdcSpeedValue
                = timeFilter( mapSpeedVal( deltaFilter( potAdcRawValue ) ) );
 8c2:	80 93 76 00 	sts	0x0076, r24	; 0x800076 <potAdcSpeedValue>
 8c6:	08 95       	ret

000008c8 <__vector_5>:
* incoming data.
*
**************************************************************************/

ISR(LN_SB_SIGNAL)
{
 8c8:	1f 92       	push	r1
 8ca:	0f 92       	push	r0
 8cc:	0f b6       	in	r0, 0x3f	; 63
 8ce:	0f 92       	push	r0
 8d0:	11 24       	eor	r1, r1
 8d2:	8f 93       	push	r24
 8d4:	9f 93       	push	r25
    // Disable the Input Comparator Interrupt
  cbi( LN_SB_INT_ENABLE_REG, LN_SB_INT_ENABLE_BIT );     
 8d6:	89 b7       	in	r24, 0x39	; 57
 8d8:	8f 7d       	andi	r24, 0xDF	; 223
 8da:	89 bf       	out	0x39, r24	; 57
#ifdef RX_MONITOR
  cbi(PORTD, PD1);
#endif

    // Get the Current Timer1 Count and Add the offset for the Compare target
  lnCompareTarget = LN_TMR_INP_CAPT_REG + LN_TIMER_RX_START_PERIOD ;
 8dc:	86 b5       	in	r24, 0x26	; 38
 8de:	97 b5       	in	r25, 0x27	; 39
 8e0:	89 56       	subi	r24, 0x69	; 105
 8e2:	9d 4f       	sbci	r25, 0xFD	; 253
 8e4:	90 93 aa 01 	sts	0x01AA, r25	; 0x8001aa <lnCompareTarget+0x1>
 8e8:	80 93 a9 01 	sts	0x01A9, r24	; 0x8001a9 <lnCompareTarget>
  LN_TMR_OUTP_CAPT_REG = lnCompareTarget ;
 8ec:	80 91 a9 01 	lds	r24, 0x01A9	; 0x8001a9 <lnCompareTarget>
 8f0:	90 91 aa 01 	lds	r25, 0x01AA	; 0x8001aa <lnCompareTarget+0x1>
 8f4:	9b bd       	out	0x2b, r25	; 43
 8f6:	8a bd       	out	0x2a, r24	; 42

    // Clear the current Compare interrupt status bit and enable the Compare interrupt
  sbi(LN_TMR_INT_STATUS_REG, LN_TMR_INT_STATUS_BIT) ;
 8f8:	88 b7       	in	r24, 0x38	; 56
 8fa:	80 61       	ori	r24, 0x10	; 16
 8fc:	88 bf       	out	0x38, r24	; 56
  sbi(LN_TMR_INT_ENABLE_REG, LN_TMR_INT_ENABLE_BIT) ; 
 8fe:	89 b7       	in	r24, 0x39	; 57
 900:	80 61       	ori	r24, 0x10	; 16
 902:	89 bf       	out	0x39, r24	; 57

    // Set the State to indicate that we have begun to Receive
  lnState = LN_ST_RX ;
 904:	84 e0       	ldi	r24, 0x04	; 4
 906:	80 93 ad 01 	sts	0x01AD, r24	; 0x8001ad <lnState>

    // Reset the bit counter so that on first increment it is on 0
  lnBitCount = 0;
 90a:	10 92 ae 01 	sts	0x01AE, r1	; 0x8001ae <lnBitCount>
}
 90e:	9f 91       	pop	r25
 910:	8f 91       	pop	r24
 912:	0f 90       	pop	r0
 914:	0f be       	out	0x3f, r0	; 63
 916:	0f 90       	pop	r0
 918:	1f 90       	pop	r1
 91a:	18 95       	reti

0000091c <__vector_6>:
* it samples the bit and shifts it into the buffer.
*
**************************************************************************/

ISR(LN_TMR_SIGNAL)     /* signal handler for timer0 overflow */
{
 91c:	1f 92       	push	r1
 91e:	0f 92       	push	r0
 920:	0f b6       	in	r0, 0x3f	; 63
 922:	0f 92       	push	r0
 924:	11 24       	eor	r1, r1
 926:	0f 93       	push	r16
 928:	1f 93       	push	r17
 92a:	2f 93       	push	r18
 92c:	3f 93       	push	r19
 92e:	4f 93       	push	r20
 930:	5f 93       	push	r21
 932:	6f 93       	push	r22
 934:	7f 93       	push	r23
 936:	8f 93       	push	r24
 938:	9f 93       	push	r25
 93a:	af 93       	push	r26
 93c:	bf 93       	push	r27
 93e:	cf 93       	push	r28
 940:	df 93       	push	r29
 942:	ef 93       	push	r30
 944:	ff 93       	push	r31
    // Advance the Compare Target
  lnCompareTarget += LN_TIMER_RX_RELOAD_PERIOD ;
 946:	80 91 a9 01 	lds	r24, 0x01A9	; 0x8001a9 <lnCompareTarget>
 94a:	90 91 aa 01 	lds	r25, 0x01AA	; 0x8001aa <lnCompareTarget+0x1>
 94e:	86 54       	subi	r24, 0x46	; 70
 950:	9e 4f       	sbci	r25, 0xFE	; 254
 952:	90 93 aa 01 	sts	0x01AA, r25	; 0x8001aa <lnCompareTarget+0x1>
 956:	80 93 a9 01 	sts	0x01A9, r24	; 0x8001a9 <lnCompareTarget>
  LN_TMR_OUTP_CAPT_REG = lnCompareTarget ;
 95a:	80 91 a9 01 	lds	r24, 0x01A9	; 0x8001a9 <lnCompareTarget>
 95e:	90 91 aa 01 	lds	r25, 0x01AA	; 0x8001aa <lnCompareTarget+0x1>
 962:	9b bd       	out	0x2b, r25	; 43
 964:	8a bd       	out	0x2a, r24	; 42

  lnBitCount++;                         //Increment bit_counter
 966:	80 91 ae 01 	lds	r24, 0x01AE	; 0x8001ae <lnBitCount>
 96a:	8f 5f       	subi	r24, 0xFF	; 255
 96c:	80 93 ae 01 	sts	0x01AE, r24	; 0x8001ae <lnBitCount>

    // Are we in the RX State
  if( lnState == LN_ST_RX )                // Are we in RX mode
 970:	80 91 ad 01 	lds	r24, 0x01AD	; 0x8001ad <lnState>
 974:	84 30       	cpi	r24, 0x04	; 4
 976:	09 f0       	breq	.+2      	; 0x97a <__vector_6+0x5e>
 978:	3f c0       	rjmp	.+126    	; 0x9f8 <__vector_6+0xdc>
  {
    if( lnBitCount < 9)               // Are we in the Stop Bits phase
 97a:	80 91 ae 01 	lds	r24, 0x01AE	; 0x8001ae <lnBitCount>
 97e:	89 30       	cpi	r24, 0x09	; 9
 980:	68 f4       	brcc	.+26     	; 0x99c <__vector_6+0x80>
    {
      lnCurrentByte >>= 1;
 982:	80 91 a8 01 	lds	r24, 0x01A8	; 0x8001a8 <lnCurrentByte>
 986:	86 95       	lsr	r24
 988:	80 93 a8 01 	sts	0x01A8, r24	; 0x8001a8 <lnCurrentByte>
#ifdef LN_SW_UART_RX_INVERTED
      if( bit_is_clear(LN_RX_PORT, LN_RX_BIT))
#else
      if( bit_is_set(LN_RX_PORT, LN_RX_BIT))
 98c:	45 9b       	sbis	0x08, 5	; 8
 98e:	ed c0       	rjmp	.+474    	; 0xb6a <__vector_6+0x24e>
#endif

        lnCurrentByte |= 0x80;
 990:	80 91 a8 01 	lds	r24, 0x01A8	; 0x8001a8 <lnCurrentByte>
 994:	80 68       	ori	r24, 0x80	; 128
 996:	80 93 a8 01 	sts	0x01A8, r24	; 0x8001a8 <lnCurrentByte>
 99a:	e7 c0       	rjmp	.+462    	; 0xb6a <__vector_6+0x24e>
      return ;
    }

      // Clear the Start Bit Interrupt Status Flag and Enable ready to 
      // detect the next Start Bit
    sbi( LN_SB_INT_STATUS_REG, LN_SB_INT_STATUS_BIT ) ;
 99c:	88 b7       	in	r24, 0x38	; 56
 99e:	80 62       	ori	r24, 0x20	; 32
 9a0:	88 bf       	out	0x38, r24	; 56
    sbi( LN_SB_INT_ENABLE_REG, LN_SB_INT_ENABLE_BIT ) ;
 9a2:	89 b7       	in	r24, 0x39	; 57
 9a4:	80 62       	ori	r24, 0x20	; 32
 9a6:	89 bf       	out	0x39, r24	; 57

      // If the Stop bit is not Set then we have a Framing Error
#ifdef LN_SW_UART_RX_INVERTED
    if( bit_is_set(LN_RX_PORT,LN_RX_BIT) )
#else
    if( bit_is_clear(LN_RX_PORT,LN_RX_BIT) )
 9a8:	45 99       	sbic	0x08, 5	; 8
 9aa:	0a c0       	rjmp	.+20     	; 0x9c0 <__vector_6+0xa4>
#endif
      lnRxBuffer->Stats.RxErrors++ ;
 9ac:	e0 91 ab 01 	lds	r30, 0x01AB	; 0x8001ab <lnRxBuffer>
 9b0:	f0 91 ac 01 	lds	r31, 0x01AC	; 0x8001ac <lnRxBuffer+0x1>
 9b4:	e9 57       	subi	r30, 0x79	; 121
 9b6:	ff 4f       	sbci	r31, 0xFF	; 255
 9b8:	80 81       	ld	r24, Z
 9ba:	8f 5f       	subi	r24, 0xFF	; 255
 9bc:	80 83       	st	Z, r24
 9be:	17 c0       	rjmp	.+46     	; 0x9ee <__vector_6+0xd2>

    else
        // Put the received byte in the buffer
      addByteLnBuf( lnRxBuffer, lnCurrentByte ) ;
 9c0:	40 91 a8 01 	lds	r20, 0x01A8	; 0x8001a8 <lnCurrentByte>
 9c4:	80 91 ab 01 	lds	r24, 0x01AB	; 0x8001ab <lnRxBuffer>
 9c8:	90 91 ac 01 	lds	r25, 0x01AC	; 0x8001ac <lnRxBuffer+0x1>
void addByteLnBuf( LnBuf *Buffer, byte newByte );
void addMsgLnBuf( LnBuf *Buffer, volatile lnMsg * newMsg );
#else
static inline void addByteLnBuf( LnBuf *Buffer, byte newByte )
{
	Buffer->Buf[ Buffer->WriteIndex++ ] = newByte ;
 9cc:	fc 01       	movw	r30, r24
 9ce:	e0 58       	subi	r30, 0x80	; 128
 9d0:	ff 4f       	sbci	r31, 0xFF	; 255
 9d2:	30 81       	ld	r19, Z
 9d4:	21 e0       	ldi	r18, 0x01	; 1
 9d6:	23 0f       	add	r18, r19
 9d8:	20 83       	st	Z, r18
 9da:	fc 01       	movw	r30, r24
 9dc:	e3 0f       	add	r30, r19
 9de:	f1 1d       	adc	r31, r1
 9e0:	40 83       	st	Z, r20
	if( Buffer->WriteIndex >= LN_BUF_SIZE )
 9e2:	22 23       	and	r18, r18
 9e4:	24 f4       	brge	.+8      	; 0x9ee <__vector_6+0xd2>
		Buffer->WriteIndex = 0 ;
 9e6:	fc 01       	movw	r30, r24
 9e8:	e0 58       	subi	r30, 0x80	; 128
 9ea:	ff 4f       	sbci	r31, 0xFF	; 255
 9ec:	10 82       	st	Z, r1

    lnBitCount = 0 ;
 9ee:	10 92 ae 01 	sts	0x01AE, r1	; 0x8001ae <lnBitCount>
    lnState = LN_ST_CD_BACKOFF ;
 9f2:	81 e0       	ldi	r24, 0x01	; 1
 9f4:	80 93 ad 01 	sts	0x01AD, r24	; 0x8001ad <lnState>
  }


    // Are we in the TX State
  if( lnState == LN_ST_TX )
 9f8:	80 91 ad 01 	lds	r24, 0x01AD	; 0x8001ad <lnState>
 9fc:	83 30       	cpi	r24, 0x03	; 3
 9fe:	09 f0       	breq	.+2      	; 0xa02 <__vector_6+0xe6>
 a00:	7f c0       	rjmp	.+254    	; 0xb00 <__vector_6+0x1e4>
  #endif
#else  // inverted is the normal case, just a NPN between TX pin and LN:
  #ifdef LN_SW_UART_RX_INVERTED
    if( ( ( LN_TX_PORT >> LN_TX_BIT ) & 0x01 ) != ( ( LN_RX_PORT >> LN_RX_BIT ) & 0x01 ) )
  #else
    if( ( ( LN_TX_PORT >> LN_TX_BIT ) & 0x01 ) == ( ( LN_RX_PORT >> LN_RX_BIT ) & 0x01 ) )
 a02:	82 b3       	in	r24, 0x12	; 18
 a04:	98 b1       	in	r25, 0x08	; 8
 a06:	92 95       	swap	r25
 a08:	96 95       	lsr	r25
 a0a:	97 70       	andi	r25, 0x07	; 7
 a0c:	82 95       	swap	r24
 a0e:	8f 70       	andi	r24, 0x0F	; 15
 a10:	89 27       	eor	r24, r25
 a12:	80 fd       	sbrc	r24, 0
 a14:	06 c0       	rjmp	.+12     	; 0xa22 <__vector_6+0x106>
  #endif
#endif
    {
      lnBitCount = 0 ;
 a16:	10 92 ae 01 	sts	0x01AE, r1	; 0x8001ae <lnBitCount>
      lnState = LN_ST_TX_COLLISION ;
 a1a:	82 e0       	ldi	r24, 0x02	; 2
 a1c:	80 93 ad 01 	sts	0x01AD, r24	; 0x8001ad <lnState>
 a20:	6f c0       	rjmp	.+222    	; 0xb00 <__vector_6+0x1e4>
    }
      // Send each Bit
    else if( lnBitCount < 9)
 a22:	80 91 ae 01 	lds	r24, 0x01AE	; 0x8001ae <lnBitCount>
 a26:	89 30       	cpi	r24, 0x09	; 9
 a28:	68 f4       	brcc	.+26     	; 0xa44 <__vector_6+0x128>
    {
#ifdef TX_START_MEASUREMENT
			cbi(TX_MEASUREMENT_PORT, TX_MEASUREMENT_PIN);
#endif
			
      if( lnCurrentByte & 0x01 )
 a2a:	80 91 a8 01 	lds	r24, 0x01A8	; 0x8001a8 <lnCurrentByte>
 a2e:	80 ff       	sbrs	r24, 0
 a30:	02 c0       	rjmp	.+4      	; 0xa36 <__vector_6+0x11a>
        LN_SW_UART_SET_TX_HIGH
 a32:	94 98       	cbi	0x12, 4	; 18
 a34:	01 c0       	rjmp	.+2      	; 0xa38 <__vector_6+0x11c>

      else
        LN_SW_UART_SET_TX_LOW
 a36:	94 9a       	sbi	0x12, 4	; 18

      lnCurrentByte >>= 1;
 a38:	80 91 a8 01 	lds	r24, 0x01A8	; 0x8001a8 <lnCurrentByte>
 a3c:	86 95       	lsr	r24
 a3e:	80 93 a8 01 	sts	0x01A8, r24	; 0x8001a8 <lnCurrentByte>
 a42:	5e c0       	rjmp	.+188    	; 0xb00 <__vector_6+0x1e4>
    }
      // When the Data Bits are done, generate stop-bit
    else if( lnBitCount ==  9)
 a44:	80 91 ae 01 	lds	r24, 0x01AE	; 0x8001ae <lnBitCount>
 a48:	89 30       	cpi	r24, 0x09	; 9
 a4a:	11 f4       	brne	.+4      	; 0xa50 <__vector_6+0x134>
      LN_SW_UART_SET_TX_HIGH
 a4c:	94 98       	cbi	0x12, 4	; 18
 a4e:	58 c0       	rjmp	.+176    	; 0xb00 <__vector_6+0x1e4>

      // Any more bytes in buffer
    else if( ++lnTxIndex < lnTxLength )
 a50:	80 91 a6 01 	lds	r24, 0x01A6	; 0x8001a6 <lnTxIndex>
 a54:	8f 5f       	subi	r24, 0xFF	; 255
 a56:	80 93 a6 01 	sts	0x01A6, r24	; 0x8001a6 <lnTxIndex>
 a5a:	90 91 a7 01 	lds	r25, 0x01A7	; 0x8001a7 <lnTxLength>
 a5e:	89 17       	cp	r24, r25
 a60:	e8 f4       	brcc	.+58     	; 0xa9c <__vector_6+0x180>
    {
        // Setup for the next byte
      lnBitCount = 0 ;
 a62:	10 92 ae 01 	sts	0x01AE, r1	; 0x8001ae <lnBitCount>
      lnCurrentByte = lnTxData->data[ lnTxIndex ] ;
 a66:	e0 91 af 01 	lds	r30, 0x01AF	; 0x8001af <lnTxData>
 a6a:	f0 91 b0 01 	lds	r31, 0x01B0	; 0x8001b0 <lnTxData+0x1>
 a6e:	80 91 a6 01 	lds	r24, 0x01A6	; 0x8001a6 <lnTxIndex>
 a72:	e8 0f       	add	r30, r24
 a74:	f1 1d       	adc	r31, r1
 a76:	80 81       	ld	r24, Z
 a78:	80 93 a8 01 	sts	0x01A8, r24	; 0x8001a8 <lnCurrentByte>

        // Begin the Start Bit
      LN_SW_UART_SET_TX_LOW
 a7c:	94 9a       	sbi	0x12, 4	; 18
			sbi(TX_MEASUREMENT_PORT, TX_MEASUREMENT_PIN);
#endif

        // Get the Current Timer1 Count and Add the offset for the Compare target
        // added adjustment value for bugfix (Olaf Funke)
      lnCompareTarget = LN_TMR_COUNT_REG + LN_TIMER_TX_RELOAD_PERIOD - LN_TIMER_TX_RELOAD_ADJUST; 
 a7e:	8c b5       	in	r24, 0x2c	; 44
 a80:	9d b5       	in	r25, 0x2d	; 45
 a82:	88 5a       	subi	r24, 0xA8	; 168
 a84:	9e 4f       	sbci	r25, 0xFE	; 254
 a86:	90 93 aa 01 	sts	0x01AA, r25	; 0x8001aa <lnCompareTarget+0x1>
 a8a:	80 93 a9 01 	sts	0x01A9, r24	; 0x8001a9 <lnCompareTarget>
      LN_TMR_OUTP_CAPT_REG = lnCompareTarget ;
 a8e:	80 91 a9 01 	lds	r24, 0x01A9	; 0x8001a9 <lnCompareTarget>
 a92:	90 91 aa 01 	lds	r25, 0x01AA	; 0x8001aa <lnCompareTarget+0x1>
 a96:	9b bd       	out	0x2b, r25	; 43
 a98:	8a bd       	out	0x2a, r24	; 42
 a9a:	32 c0       	rjmp	.+100    	; 0xb00 <__vector_6+0x1e4>
    }
    else
    {
        // Successfully Sent all bytes in the buffer
        // so set the Packet Status to Done
      lnTxSuccess = 1 ;
 a9c:	81 e0       	ldi	r24, 0x01	; 1
 a9e:	80 93 a5 01 	sts	0x01A5, r24	; 0x8001a5 <lnTxSuccess>

        // Now copy the TX Packet into the RX Buffer
      addMsgLnBuf( lnRxBuffer, lnTxData );
 aa2:	c0 91 af 01 	lds	r28, 0x01AF	; 0x8001af <lnTxData>
 aa6:	d0 91 b0 01 	lds	r29, 0x01B0	; 0x8001b0 <lnTxData+0x1>
 aaa:	00 91 ab 01 	lds	r16, 0x01AB	; 0x8001ab <lnRxBuffer>
 aae:	10 91 ac 01 	lds	r17, 0x01AC	; 0x8001ac <lnRxBuffer+0x1>
static inline void addMsgLnBuf( LnBuf *Buffer, volatile lnMsg * newMsg )
{
	byte	Index ;
	byte 	Length ;

	Length = getLnMsgSize( newMsg ) ;
 ab2:	ce 01       	movw	r24, r28
 ab4:	eb d1       	rcall	.+982    	; 0xe8c <getLnMsgSize>
	for( Index = 0; Index < Length; Index++ )
 ab6:	88 23       	and	r24, r24
 ab8:	f1 f0       	breq	.+60     	; 0xaf6 <__vector_6+0x1da>
 aba:	81 50       	subi	r24, 0x01	; 1
 abc:	68 2f       	mov	r22, r24
 abe:	70 e0       	ldi	r23, 0x00	; 0
 ac0:	6f 5f       	subi	r22, 0xFF	; 255
 ac2:	7f 4f       	sbci	r23, 0xFF	; 255
 ac4:	20 e0       	ldi	r18, 0x00	; 0
 ac6:	30 e0       	ldi	r19, 0x00	; 0
void addByteLnBuf( LnBuf *Buffer, byte newByte );
void addMsgLnBuf( LnBuf *Buffer, volatile lnMsg * newMsg );
#else
static inline void addByteLnBuf( LnBuf *Buffer, byte newByte )
{
	Buffer->Buf[ Buffer->WriteIndex++ ] = newByte ;
 ac8:	f8 01       	movw	r30, r16
 aca:	e0 58       	subi	r30, 0x80	; 128
 acc:	ff 4f       	sbci	r31, 0xFF	; 255
	byte	Index ;
	byte 	Length ;

	Length = getLnMsgSize( newMsg ) ;
	for( Index = 0; Index < Length; Index++ )
		addByteLnBuf(Buffer, newMsg->data[ Index ] ) ;
 ace:	de 01       	movw	r26, r28
 ad0:	a2 0f       	add	r26, r18
 ad2:	b3 1f       	adc	r27, r19
 ad4:	8c 91       	ld	r24, X
void addByteLnBuf( LnBuf *Buffer, byte newByte );
void addMsgLnBuf( LnBuf *Buffer, volatile lnMsg * newMsg );
#else
static inline void addByteLnBuf( LnBuf *Buffer, byte newByte )
{
	Buffer->Buf[ Buffer->WriteIndex++ ] = newByte ;
 ad6:	40 81       	ld	r20, Z
 ad8:	91 e0       	ldi	r25, 0x01	; 1
 ada:	94 0f       	add	r25, r20
 adc:	90 83       	st	Z, r25
 ade:	d8 01       	movw	r26, r16
 ae0:	a4 0f       	add	r26, r20
 ae2:	b1 1d       	adc	r27, r1
 ae4:	8c 93       	st	X, r24
	if( Buffer->WriteIndex >= LN_BUF_SIZE )
 ae6:	99 23       	and	r25, r25
 ae8:	0c f4       	brge	.+2      	; 0xaec <__vector_6+0x1d0>
		Buffer->WriteIndex = 0 ;
 aea:	10 82       	st	Z, r1
 aec:	2f 5f       	subi	r18, 0xFF	; 255
 aee:	3f 4f       	sbci	r19, 0xFF	; 255
{
	byte	Index ;
	byte 	Length ;

	Length = getLnMsgSize( newMsg ) ;
	for( Index = 0; Index < Length; Index++ )
 af0:	26 17       	cp	r18, r22
 af2:	37 07       	cpc	r19, r23
 af4:	61 f7       	brne	.-40     	; 0xace <__vector_6+0x1b2>

        // Begin CD Backoff state
      lnBitCount = 0 ;
 af6:	10 92 ae 01 	sts	0x01AE, r1	; 0x8001ae <lnBitCount>
      lnState = LN_ST_CD_BACKOFF ;      
 afa:	81 e0       	ldi	r24, 0x01	; 1
 afc:	80 93 ad 01 	sts	0x01AD, r24	; 0x8001ad <lnState>
    }
  }

    // Note we may have got here from a failed TX cycle, if so BitCount will be 0
  if( lnState == LN_ST_TX_COLLISION )
 b00:	80 91 ad 01 	lds	r24, 0x01AD	; 0x8001ad <lnState>
 b04:	82 30       	cpi	r24, 0x02	; 2
 b06:	c9 f4       	brne	.+50     	; 0xb3a <__vector_6+0x21e>
  {
    if( lnBitCount == 0 )
 b08:	80 91 ae 01 	lds	r24, 0x01AE	; 0x8001ae <lnBitCount>
 b0c:	81 11       	cpse	r24, r1
 b0e:	02 c0       	rjmp	.+4      	; 0xb14 <__vector_6+0x1f8>
    {
        // Pull the TX Line low to indicate Collision
      LN_SW_UART_SET_TX_LOW
 b10:	94 9a       	sbi	0x12, 4	; 18
 b12:	13 c0       	rjmp	.+38     	; 0xb3a <__vector_6+0x21e>
#ifdef COLLISION_MONITOR
      cbi( COLLISION_MONITOR_PORT,COLLISION_MONITOR_BIT ) ;
#endif
    }
    else if( lnBitCount >= LN_COLLISION_TICKS )
 b14:	80 91 ae 01 	lds	r24, 0x01AE	; 0x8001ae <lnBitCount>
 b18:	8f 30       	cpi	r24, 0x0F	; 15
 b1a:	78 f0       	brcs	.+30     	; 0xb3a <__vector_6+0x21e>
    {
        // Release the TX Line
      LN_SW_UART_SET_TX_HIGH
 b1c:	94 98       	cbi	0x12, 4	; 18
#ifdef COLLISION_MONITOR
      sbi( COLLISION_MONITOR_PORT,COLLISION_MONITOR_BIT ) ;
#endif

      lnBitCount = 0 ;
 b1e:	10 92 ae 01 	sts	0x01AE, r1	; 0x8001ae <lnBitCount>
      lnState = LN_ST_CD_BACKOFF ;
 b22:	81 e0       	ldi	r24, 0x01	; 1
 b24:	80 93 ad 01 	sts	0x01AD, r24	; 0x8001ad <lnState>

      lnRxBuffer->Stats.Collisions++ ;
 b28:	e0 91 ab 01 	lds	r30, 0x01AB	; 0x8001ab <lnRxBuffer>
 b2c:	f0 91 ac 01 	lds	r31, 0x01AC	; 0x8001ac <lnRxBuffer+0x1>
 b30:	e5 57       	subi	r30, 0x75	; 117
 b32:	ff 4f       	sbci	r31, 0xFF	; 255
 b34:	80 81       	ld	r24, Z
 b36:	8f 5f       	subi	r24, 0xFF	; 255
 b38:	80 83       	st	Z, r24
    }
  }

  if( lnState == LN_ST_CD_BACKOFF )
 b3a:	80 91 ad 01 	lds	r24, 0x01AD	; 0x8001ad <lnState>
 b3e:	81 30       	cpi	r24, 0x01	; 1
 b40:	a1 f4       	brne	.+40     	; 0xb6a <__vector_6+0x24e>
  {
    if( lnBitCount == 0 )
 b42:	80 91 ae 01 	lds	r24, 0x01AE	; 0x8001ae <lnBitCount>
 b46:	81 11       	cpse	r24, r1
 b48:	07 c0       	rjmp	.+14     	; 0xb58 <__vector_6+0x23c>
    {
        // Even though we are waiting, other nodes may try and transmit early
        // so Clear the Start Bit Interrupt Status Flag and Enable ready to 
        // detect the next Start Bit
      sbi( LN_SB_INT_STATUS_REG, LN_SB_INT_STATUS_BIT ) ;
 b4a:	88 b7       	in	r24, 0x38	; 56
 b4c:	80 62       	ori	r24, 0x20	; 32
 b4e:	88 bf       	out	0x38, r24	; 56
      sbi( LN_SB_INT_ENABLE_REG, LN_SB_INT_ENABLE_BIT ) ;
 b50:	89 b7       	in	r24, 0x39	; 57
 b52:	80 62       	ori	r24, 0x20	; 32
 b54:	89 bf       	out	0x39, r24	; 57
 b56:	09 c0       	rjmp	.+18     	; 0xb6a <__vector_6+0x24e>
    }
    else if( lnBitCount >= LN_BACKOFF_MAX )
 b58:	80 91 ae 01 	lds	r24, 0x01AE	; 0x8001ae <lnBitCount>
 b5c:	88 33       	cpi	r24, 0x38	; 56
 b5e:	28 f0       	brcs	.+10     	; 0xb6a <__vector_6+0x24e>
    { // declare network to free after maximum backoff delay
      lnState = LN_ST_IDLE ;
 b60:	10 92 ad 01 	sts	0x01AD, r1	; 0x8001ad <lnState>
      cbi( LN_TMR_INT_ENABLE_REG, LN_TMR_INT_ENABLE_BIT ) ;
 b64:	89 b7       	in	r24, 0x39	; 57
 b66:	8f 7e       	andi	r24, 0xEF	; 239
 b68:	89 bf       	out	0x39, r24	; 57
    }
  }
}
 b6a:	ff 91       	pop	r31
 b6c:	ef 91       	pop	r30
 b6e:	df 91       	pop	r29
 b70:	cf 91       	pop	r28
 b72:	bf 91       	pop	r27
 b74:	af 91       	pop	r26
 b76:	9f 91       	pop	r25
 b78:	8f 91       	pop	r24
 b7a:	7f 91       	pop	r23
 b7c:	6f 91       	pop	r22
 b7e:	5f 91       	pop	r21
 b80:	4f 91       	pop	r20
 b82:	3f 91       	pop	r19
 b84:	2f 91       	pop	r18
 b86:	1f 91       	pop	r17
 b88:	0f 91       	pop	r16
 b8a:	0f 90       	pop	r0
 b8c:	0f be       	out	0x3f, r0	; 63
 b8e:	0f 90       	pop	r0
 b90:	1f 90       	pop	r1
 b92:	18 95       	reti

00000b94 <initLocoNetHardware>:
  sbi(TX_MEASUREMENT_DDR, TX_MEASUREMENT_PIN);
  cbi(TX_MEASUREMENT_PORT, TX_MEASUREMENT_PIN);
#endif

	
	lnRxBuffer = RxBuffer ;
 b94:	90 93 ac 01 	sts	0x01AC, r25	; 0x8001ac <lnRxBuffer+0x1>
 b98:	80 93 ab 01 	sts	0x01AB, r24	; 0x8001ab <lnRxBuffer>

    // Set the TX line to Inactive
  LN_SW_UART_SET_TX_HIGH
 b9c:	94 98       	cbi	0x12, 4	; 18
  sbi( LN_TX_DDR, LN_TX_BIT ) ;
 b9e:	8c 9a       	sbi	0x11, 4	; 17
	ACSR |= (1<<ACBG)|(1<<ACO)|(1<<ACIC);	// turn on comparitor, bandgap, output, input capture
	ADMUX |= (1<<REFS0)|(1<<REFS1)|1;		//choose internal 2.56V source and Chl 1
	TCCR1B = (TCCR1B & 0xF8) | (1<<ICES1) | LN_TMR_PRESCALER ;    		// Set Rising Edge and Timer Clock Source 
#elif (defined wBOARD_FREDI || defined LN_SW_USE_AC_AS_IN_FREDI)
	// Enable Analog Comparator to Trigger the Input Capture unit
	ACSR = (1<<ACI) | (1<<ACIS1) | (1<<ACIS0) | (1<<ACIC) ;
 ba0:	87 e1       	ldi	r24, 0x17	; 23
 ba2:	88 b9       	out	0x08, r24	; 8
    ACSR = 1<<ACD ;
  #endif
//	TCCR1B |= (1<<ICNC1) ;    		// Enable Noise Canceller 
#endif

  lnState = LN_ST_IDLE ;
 ba4:	10 92 ad 01 	sts	0x01AD, r1	; 0x8001ad <lnState>

    //Clear StartBit Interrupt flag
  sbi( LN_SB_INT_STATUS_REG, LN_SB_INT_STATUS_BIT ) ;
 ba8:	88 b7       	in	r24, 0x38	; 56
 baa:	80 62       	ori	r24, 0x20	; 32
 bac:	88 bf       	out	0x38, r24	; 56

    //Enable StartBit Interrupt
  sbi( LN_SB_INT_ENABLE_REG, LN_SB_INT_ENABLE_BIT ) ;
 bae:	89 b7       	in	r24, 0x39	; 57
 bb0:	80 62       	ori	r24, 0x20	; 32
 bb2:	89 bf       	out	0x39, r24	; 57

    // Set Timer Clock Source 
  LN_TMR_CONTROL_REG = (LN_TMR_CONTROL_REG & 0xF8) | LN_TMR_PRESCALER ;
 bb4:	8e b5       	in	r24, 0x2e	; 46
 bb6:	88 7f       	andi	r24, 0xF8	; 248
 bb8:	81 60       	ori	r24, 0x01	; 1
 bba:	8e bd       	out	0x2e, r24	; 46
 bbc:	08 95       	ret

00000bbe <sendLocoNetPacketTry>:
}


LN_STATUS sendLocoNetPacketTry(lnMsg *TxData, unsigned char ucPrioDelay)
{
 bbe:	1f 93       	push	r17
 bc0:	cf 93       	push	r28
 bc2:	df 93       	push	r29
 bc4:	ec 01       	movw	r28, r24
 bc6:	16 2f       	mov	r17, r22
  byte  CheckSum ;
  byte  CheckLength ;

  lnTxLength = getLnMsgSize( TxData ) ;
 bc8:	61 d1       	rcall	.+706    	; 0xe8c <getLnMsgSize>
 bca:	80 93 a7 01 	sts	0x01A7, r24	; 0x8001a7 <lnTxLength>

  // First calculate the checksum as it may not have been done
  CheckLength = lnTxLength - 1 ;
 bce:	80 91 a7 01 	lds	r24, 0x01A7	; 0x8001a7 <lnTxLength>
 bd2:	81 50       	subi	r24, 0x01	; 1
  CheckSum = 0xFF ;

  for( lnTxIndex = 0; lnTxIndex < CheckLength; lnTxIndex++ )
 bd4:	10 92 a6 01 	sts	0x01A6, r1	; 0x8001a6 <lnTxIndex>
 bd8:	90 91 a6 01 	lds	r25, 0x01A6	; 0x8001a6 <lnTxIndex>
 bdc:	98 17       	cp	r25, r24
 bde:	90 f4       	brcc	.+36     	; 0xc04 <sendLocoNetPacketTry+0x46>
 be0:	2f ef       	ldi	r18, 0xFF	; 255
      CheckSum ^= TxData->data[ lnTxIndex ] ;
 be2:	90 91 a6 01 	lds	r25, 0x01A6	; 0x8001a6 <lnTxIndex>
 be6:	fe 01       	movw	r30, r28
 be8:	e9 0f       	add	r30, r25
 bea:	f1 1d       	adc	r31, r1
 bec:	90 81       	ld	r25, Z
 bee:	29 27       	eor	r18, r25

  // First calculate the checksum as it may not have been done
  CheckLength = lnTxLength - 1 ;
  CheckSum = 0xFF ;

  for( lnTxIndex = 0; lnTxIndex < CheckLength; lnTxIndex++ )
 bf0:	90 91 a6 01 	lds	r25, 0x01A6	; 0x8001a6 <lnTxIndex>
 bf4:	9f 5f       	subi	r25, 0xFF	; 255
 bf6:	90 93 a6 01 	sts	0x01A6, r25	; 0x8001a6 <lnTxIndex>
 bfa:	90 91 a6 01 	lds	r25, 0x01A6	; 0x8001a6 <lnTxIndex>
 bfe:	98 17       	cp	r25, r24
 c00:	80 f3       	brcs	.-32     	; 0xbe2 <sendLocoNetPacketTry+0x24>
 c02:	01 c0       	rjmp	.+2      	; 0xc06 <sendLocoNetPacketTry+0x48>

  lnTxLength = getLnMsgSize( TxData ) ;

  // First calculate the checksum as it may not have been done
  CheckLength = lnTxLength - 1 ;
  CheckSum = 0xFF ;
 c04:	2f ef       	ldi	r18, 0xFF	; 255

  for( lnTxIndex = 0; lnTxIndex < CheckLength; lnTxIndex++ )
      CheckSum ^= TxData->data[ lnTxIndex ] ;
  
  TxData->data[ CheckLength ] = CheckSum ; 
 c06:	fe 01       	movw	r30, r28
 c08:	e8 0f       	add	r30, r24
 c0a:	f1 1d       	adc	r31, r1
 c0c:	20 83       	st	Z, r18
  // clip maximum prio delay
  if (ucPrioDelay > LN_BACKOFF_MAX)
    ucPrioDelay = LN_BACKOFF_MAX;

  // if priority delay was waited now, declare net as free for this try
  cli();  // disabling interrupt to avoid confusion by ISR changing lnState while we want to do it
 c0e:	f8 94       	cli
  if (lnState == LN_ST_CD_BACKOFF)
 c10:	80 91 ad 01 	lds	r24, 0x01AD	; 0x8001ad <lnState>
 c14:	81 30       	cpi	r24, 0x01	; 1
 c16:	61 f4       	brne	.+24     	; 0xc30 <sendLocoNetPacketTry+0x72>
  {
    if (lnBitCount >= ucPrioDelay)  // Likely we don't want to wait as long as
 c18:	80 91 ae 01 	lds	r24, 0x01AE	; 0x8001ae <lnBitCount>
 c1c:	19 33       	cpi	r17, 0x39	; 57
 c1e:	08 f0       	brcs	.+2      	; 0xc22 <sendLocoNetPacketTry+0x64>
 c20:	18 e3       	ldi	r17, 0x38	; 56
 c22:	81 17       	cp	r24, r17
 c24:	28 f0       	brcs	.+10     	; 0xc30 <sendLocoNetPacketTry+0x72>
    {                               // the timer ISR waits its maximum delay.
      lnState = LN_ST_IDLE ;
 c26:	10 92 ad 01 	sts	0x01AD, r1	; 0x8001ad <lnState>
      cbi( LN_TMR_INT_ENABLE_REG, LN_TMR_INT_ENABLE_BIT ) ;
 c2a:	89 b7       	in	r24, 0x39	; 57
 c2c:	8f 7e       	andi	r24, 0xEF	; 239
 c2e:	89 bf       	out	0x39, r24	; 57
    }
  }
  sei();  // a delayed start bit interrupt will happen now,
 c30:	78 94       	sei
          // a delayed timer interrupt was stalled

  // If the Network is not Idle, don't start the packet
  if (lnState == LN_ST_CD_BACKOFF)
 c32:	80 91 ad 01 	lds	r24, 0x01AD	; 0x8001ad <lnState>
 c36:	81 30       	cpi	r24, 0x01	; 1
 c38:	39 f4       	brne	.+14     	; 0xc48 <sendLocoNetPacketTry+0x8a>
  {
    if (lnBitCount < LN_CARRIER_TICKS)   // in carrier detect timer?
 c3a:	90 91 ae 01 	lds	r25, 0x01AE	; 0x8001ae <lnBitCount>
 c3e:	94 31       	cpi	r25, 0x14	; 20
 c40:	08 f0       	brcs	.+2      	; 0xc44 <sendLocoNetPacketTry+0x86>
 c42:	57 c0       	rjmp	.+174    	; 0xcf2 <sendLocoNetPacketTry+0x134>
 c44:	80 e0       	ldi	r24, 0x00	; 0
 c46:	55 c0       	rjmp	.+170    	; 0xcf2 <sendLocoNetPacketTry+0x134>
      return LN_CD_BACKOFF;
    else
      return LN_PRIO_BACKOFF;
  }

  if( lnState != LN_ST_IDLE )
 c48:	80 91 ad 01 	lds	r24, 0x01AD	; 0x8001ad <lnState>
 c4c:	81 11       	cpse	r24, r1
 c4e:	4e c0       	rjmp	.+156    	; 0xcec <sendLocoNetPacketTry+0x12e>
    return LN_NETWORK_BUSY;  // neither idle nor backoff -> busy

  // We need to do this with interrupts off.
  // The last time we check for free net until sending our start bit
  // must be as short as possible, not interrupted.
  cli() ;
 c50:	f8 94       	cli
  // Before we do anything else - Disable StartBit Interrupt
  cbi( LN_SB_INT_ENABLE_REG, LN_SB_INT_ENABLE_BIT ) ;
 c52:	89 b7       	in	r24, 0x39	; 57
 c54:	8f 7d       	andi	r24, 0xDF	; 223
 c56:	89 bf       	out	0x39, r24	; 57
  if (bit_is_set(LN_SB_INT_STATUS_REG, LN_SB_INT_STATUS_BIT))
 c58:	08 b6       	in	r0, 0x38	; 56
 c5a:	05 fe       	sbrs	r0, 5
 c5c:	06 c0       	rjmp	.+12     	; 0xc6a <sendLocoNetPacketTry+0xac>
  {
    // first we disabled it, than before sending the start bit, we found out
    // that somebody was faster by examining the start bit interrupt request flag
    sbi( LN_SB_INT_ENABLE_REG, LN_SB_INT_ENABLE_BIT ) ;
 c5e:	89 b7       	in	r24, 0x39	; 57
 c60:	80 62       	ori	r24, 0x20	; 32
 c62:	89 bf       	out	0x39, r24	; 57
    sei() ;  // receive now what our rival is sending
 c64:	78 94       	sei
    return LN_NETWORK_BUSY;
 c66:	82 e0       	ldi	r24, 0x02	; 2
 c68:	44 c0       	rjmp	.+136    	; 0xcf2 <sendLocoNetPacketTry+0x134>
  }

  LN_SW_UART_SET_TX_LOW        // Begin the Start Bit
 c6a:	94 9a       	sbi	0x12, 4	; 18
  // added adjustment value for bugfix (Olaf Funke)
#ifdef TX_START_MEASUREMENT
	sbi(TX_MEASUREMENT_PORT, TX_MEASUREMENT_PIN);
#endif
	
  lnCompareTarget = LN_TMR_COUNT_REG + LN_TIMER_TX_RELOAD_PERIOD - LN_TIMER_TX_RELOAD_ADJUST;
 c6c:	8c b5       	in	r24, 0x2c	; 44
 c6e:	9d b5       	in	r25, 0x2d	; 45
 c70:	88 5a       	subi	r24, 0xA8	; 168
 c72:	9e 4f       	sbci	r25, 0xFE	; 254
 c74:	90 93 aa 01 	sts	0x01AA, r25	; 0x8001aa <lnCompareTarget+0x1>
 c78:	80 93 a9 01 	sts	0x01A9, r24	; 0x8001a9 <lnCompareTarget>
  LN_TMR_OUTP_CAPT_REG = lnCompareTarget ;
 c7c:	80 91 a9 01 	lds	r24, 0x01A9	; 0x8001a9 <lnCompareTarget>
 c80:	90 91 aa 01 	lds	r25, 0x01AA	; 0x8001aa <lnCompareTarget+0x1>
 c84:	9b bd       	out	0x2b, r25	; 43
 c86:	8a bd       	out	0x2a, r24	; 42

  sei() ;
 c88:	78 94       	sei

  lnTxData = TxData ;
 c8a:	d0 93 b0 01 	sts	0x01B0, r29	; 0x8001b0 <lnTxData+0x1>
 c8e:	c0 93 af 01 	sts	0x01AF, r28	; 0x8001af <lnTxData>
  lnTxIndex = 0 ;
 c92:	10 92 a6 01 	sts	0x01A6, r1	; 0x8001a6 <lnTxIndex>
  lnTxSuccess = 0 ;
 c96:	10 92 a5 01 	sts	0x01A5, r1	; 0x8001a5 <lnTxSuccess>

    // Load the first Byte
  lnCurrentByte = TxData->data[ 0 ] ;
 c9a:	88 81       	ld	r24, Y
 c9c:	80 93 a8 01 	sts	0x01A8, r24	; 0x8001a8 <lnCurrentByte>

    // Set the State to Transmit
  lnState = LN_ST_TX ;                      
 ca0:	83 e0       	ldi	r24, 0x03	; 3
 ca2:	80 93 ad 01 	sts	0x01AD, r24	; 0x8001ad <lnState>

    // Reset the bit counter
  lnBitCount = 0 ;                          
 ca6:	10 92 ae 01 	sts	0x01AE, r1	; 0x8001ae <lnBitCount>

    // Clear the current Compare interrupt status bit and enable the Compare interrupt
  sbi(LN_TMR_INT_STATUS_REG, LN_TMR_INT_STATUS_BIT) ;
 caa:	88 b7       	in	r24, 0x38	; 56
 cac:	80 61       	ori	r24, 0x10	; 16
 cae:	88 bf       	out	0x38, r24	; 56
  sbi(LN_TMR_INT_ENABLE_REG, LN_TMR_INT_ENABLE_BIT) ; 
 cb0:	89 b7       	in	r24, 0x39	; 57
 cb2:	80 61       	ori	r24, 0x10	; 16
 cb4:	89 bf       	out	0x39, r24	; 57

  // now busy waiting until the interrupts did the rest
  while (lnState == LN_ST_TX) {}
 cb6:	80 91 ad 01 	lds	r24, 0x01AD	; 0x8001ad <lnState>
 cba:	83 30       	cpi	r24, 0x03	; 3
 cbc:	e1 f3       	breq	.-8      	; 0xcb6 <sendLocoNetPacketTry+0xf8>

  if (lnTxSuccess)
 cbe:	80 91 a5 01 	lds	r24, 0x01A5	; 0x8001a5 <lnTxSuccess>
 cc2:	88 23       	and	r24, r24
 cc4:	69 f0       	breq	.+26     	; 0xce0 <sendLocoNetPacketTry+0x122>
  {
    lnRxBuffer->Stats.TxPackets++ ;
 cc6:	e0 91 ab 01 	lds	r30, 0x01AB	; 0x8001ab <lnRxBuffer>
 cca:	f0 91 ac 01 	lds	r31, 0x01AC	; 0x8001ac <lnRxBuffer+0x1>
 cce:	e8 57       	subi	r30, 0x78	; 120
 cd0:	ff 4f       	sbci	r31, 0xFF	; 255
 cd2:	80 81       	ld	r24, Z
 cd4:	91 81       	ldd	r25, Z+1	; 0x01
 cd6:	01 96       	adiw	r24, 0x01	; 1
 cd8:	91 83       	std	Z+1, r25	; 0x01
 cda:	80 83       	st	Z, r24
    return LN_DONE;
 cdc:	83 e0       	ldi	r24, 0x03	; 3
 cde:	09 c0       	rjmp	.+18     	; 0xcf2 <sendLocoNetPacketTry+0x134>
  }

  if (lnState == LN_ST_TX_COLLISION)
 ce0:	80 91 ad 01 	lds	r24, 0x01AD	; 0x8001ad <lnState>
 ce4:	82 30       	cpi	r24, 0x02	; 2
 ce6:	21 f0       	breq	.+8      	; 0xcf0 <sendLocoNetPacketTry+0x132>
  {
    return LN_COLLISION;
  }

  return LN_UNKNOWN_ERROR; // everything else is an error
 ce8:	85 e0       	ldi	r24, 0x05	; 5
 cea:	03 c0       	rjmp	.+6      	; 0xcf2 <sendLocoNetPacketTry+0x134>
    else
      return LN_PRIO_BACKOFF;
  }

  if( lnState != LN_ST_IDLE )
    return LN_NETWORK_BUSY;  // neither idle nor backoff -> busy
 cec:	82 e0       	ldi	r24, 0x02	; 2
 cee:	01 c0       	rjmp	.+2      	; 0xcf2 <sendLocoNetPacketTry+0x134>
    return LN_DONE;
  }

  if (lnState == LN_ST_TX_COLLISION)
  {
    return LN_COLLISION;
 cf0:	84 e0       	ldi	r24, 0x04	; 4
  }

  return LN_UNKNOWN_ERROR; // everything else is an error
}
 cf2:	df 91       	pop	r29
 cf4:	cf 91       	pop	r28
 cf6:	1f 91       	pop	r17
 cf8:	08 95       	ret

00000cfa <__vector_9>:
volatile byte SlowTimerTicks = 0 ;
volatile byte FastTimerTicks = 0 ;
volatile word DelayTimerTicks = 0 ;

ISR(TIMER0_OVF_vect)
{
 cfa:	1f 92       	push	r1
 cfc:	0f 92       	push	r0
 cfe:	0f b6       	in	r0, 0x3f	; 63
 d00:	0f 92       	push	r0
 d02:	11 24       	eor	r1, r1
 d04:	8f 93       	push	r24
 d06:	9f 93       	push	r25
  TCNT0 = (byte) TICK_RELOAD ;
 d08:	84 ee       	ldi	r24, 0xE4	; 228
 d0a:	82 bf       	out	0x32, r24	; 50

  FastTimerTicks++;
 d0c:	80 91 79 00 	lds	r24, 0x0079	; 0x800079 <FastTimerTicks>
 d10:	8f 5f       	subi	r24, 0xFF	; 255
 d12:	80 93 79 00 	sts	0x0079, r24	; 0x800079 <FastTimerTicks>

  if( ++SlowTimerAccumulator >= 100 )
 d16:	80 91 7b 00 	lds	r24, 0x007B	; 0x80007b <SlowTimerAccumulator>
 d1a:	8f 5f       	subi	r24, 0xFF	; 255
 d1c:	84 36       	cpi	r24, 0x64	; 100
 d1e:	18 f4       	brcc	.+6      	; 0xd26 <__vector_9+0x2c>
 d20:	80 93 7b 00 	sts	0x007B, r24	; 0x80007b <SlowTimerAccumulator>
 d24:	07 c0       	rjmp	.+14     	; 0xd34 <__vector_9+0x3a>
  {
    SlowTimerAccumulator = 0 ;
 d26:	10 92 7b 00 	sts	0x007B, r1	; 0x80007b <SlowTimerAccumulator>

    SlowTimerTicks++;
 d2a:	80 91 7a 00 	lds	r24, 0x007A	; 0x80007a <SlowTimerTicks>
 d2e:	8f 5f       	subi	r24, 0xFF	; 255
 d30:	80 93 7a 00 	sts	0x007A, r24	; 0x80007a <SlowTimerTicks>
  }
	
	if( DelayTimerTicks )
 d34:	80 91 77 00 	lds	r24, 0x0077	; 0x800077 <DelayTimerTicks>
 d38:	90 91 78 00 	lds	r25, 0x0078	; 0x800078 <DelayTimerTicks+0x1>
 d3c:	89 2b       	or	r24, r25
 d3e:	49 f0       	breq	.+18     	; 0xd52 <__vector_9+0x58>
		DelayTimerTicks--;
 d40:	80 91 77 00 	lds	r24, 0x0077	; 0x800077 <DelayTimerTicks>
 d44:	90 91 78 00 	lds	r25, 0x0078	; 0x800078 <DelayTimerTicks+0x1>
 d48:	01 97       	sbiw	r24, 0x01	; 1
 d4a:	90 93 78 00 	sts	0x0078, r25	; 0x800078 <DelayTimerTicks+0x1>
 d4e:	80 93 77 00 	sts	0x0077, r24	; 0x800077 <DelayTimerTicks>
}
 d52:	9f 91       	pop	r25
 d54:	8f 91       	pop	r24
 d56:	0f 90       	pop	r0
 d58:	0f be       	out	0x3f, r0	; 63
 d5a:	0f 90       	pop	r0
 d5c:	1f 90       	pop	r1
 d5e:	18 95       	reti

00000d60 <initTimer>:
void initTimer()
{
	#if defined (__AVR_ATmega16__)
	
	    // Get the Current Timer1 Count and Add the offset for the Compare target
	  TCNT0 = (byte) TICK_RELOAD ;
 d60:	84 ee       	ldi	r24, 0xE4	; 228
 d62:	82 bf       	out	0x32, r24	; 50
	
	    // Clear the Overflow interrupt status bit and enable the overflow interrupt
	  sbi(TIFR, TOV0) ;
 d64:	88 b7       	in	r24, 0x38	; 56
 d66:	81 60       	ori	r24, 0x01	; 1
 d68:	88 bf       	out	0x38, r24	; 56
	  sbi(TIMSK, TOIE0) ; 
 d6a:	89 b7       	in	r24, 0x39	; 57
 d6c:	81 60       	ori	r24, 0x01	; 1
 d6e:	89 bf       	out	0x39, r24	; 57
	
	    // Set Timer Clock Source 
	  TCCR0 = (TCCR0 & 0xF8) | TIMER_PRESCALER_CODE ;
 d70:	83 b7       	in	r24, 0x33	; 51
 d72:	88 7f       	andi	r24, 0xF8	; 248
 d74:	84 60       	ori	r24, 0x04	; 4
 d76:	83 bf       	out	0x33, r24	; 51
 d78:	08 95       	ret

00000d7a <addTimerAction>:
	#endif	  
	  
}

void addTimerAction( TimerAction *pAction, byte Ticks, byte (*TickAction) (void *UserPointer), void *UserPointer, byte Fast )
{
 d7a:	0f 93       	push	r16
 d7c:	fc 01       	movw	r30, r24
  byte  StatusReg ;

    // This needs to be done with Interrupts off, save Status reg,
    // disable interrupts and then restore the previous Status reg
    // to enable interrupts again if they were off 
  StatusReg = SREG ;
 d7e:	8f b7       	in	r24, 0x3f	; 63
  cli() ;
 d80:	f8 94       	cli

  if(Fast)
 d82:	00 23       	and	r16, r16
 d84:	59 f0       	breq	.+22     	; 0xd9c <addTimerAction+0x22>
  {
    pAction->Next = FastTimerActionList ;
 d86:	a0 91 7c 00 	lds	r26, 0x007C	; 0x80007c <FastTimerActionList>
 d8a:	b0 91 7d 00 	lds	r27, 0x007D	; 0x80007d <FastTimerActionList+0x1>
 d8e:	b6 83       	std	Z+6, r27	; 0x06
 d90:	a5 83       	std	Z+5, r26	; 0x05
    FastTimerActionList = pAction ;
 d92:	f0 93 7d 00 	sts	0x007D, r31	; 0x80007d <FastTimerActionList+0x1>
 d96:	e0 93 7c 00 	sts	0x007C, r30	; 0x80007c <FastTimerActionList>
 d9a:	0a c0       	rjmp	.+20     	; 0xdb0 <addTimerAction+0x36>
  }
  else
  {
    pAction->Next = SlowTimerActionList ;
 d9c:	a0 91 7e 00 	lds	r26, 0x007E	; 0x80007e <SlowTimerActionList>
 da0:	b0 91 7f 00 	lds	r27, 0x007F	; 0x80007f <SlowTimerActionList+0x1>
 da4:	b6 83       	std	Z+6, r27	; 0x06
 da6:	a5 83       	std	Z+5, r26	; 0x05
    SlowTimerActionList = pAction ;
 da8:	f0 93 7f 00 	sts	0x007F, r31	; 0x80007f <SlowTimerActionList+0x1>
 dac:	e0 93 7e 00 	sts	0x007E, r30	; 0x80007e <SlowTimerActionList>
  }

  pAction->Ticks = Ticks ;
 db0:	60 83       	st	Z, r22
  pAction->TickAction = TickAction ;
 db2:	54 83       	std	Z+4, r21	; 0x04
 db4:	43 83       	std	Z+3, r20	; 0x03
  pAction->UserPointer = UserPointer ;
 db6:	32 83       	std	Z+2, r19	; 0x02
 db8:	21 83       	std	Z+1, r18	; 0x01
  
    // Enable Interrupts if they were on to start with
  SREG = StatusReg ;
 dba:	8f bf       	out	0x3f, r24	; 63
}
 dbc:	0f 91       	pop	r16
 dbe:	08 95       	ret

00000dc0 <resetTimerAction>:



void resetTimerAction( TimerAction *pAction, byte Ticks )
{
  pAction->Ticks = Ticks ;
 dc0:	fc 01       	movw	r30, r24
 dc2:	60 83       	st	Z, r22
 dc4:	08 95       	ret

00000dc6 <delayTimer>:
}

void delayTimer( word delayTicks )
{
	DelayTimerTicks = delayTicks ;
 dc6:	90 93 78 00 	sts	0x0078, r25	; 0x800078 <DelayTimerTicks+0x1>
 dca:	80 93 77 00 	sts	0x0077, r24	; 0x800077 <DelayTimerTicks>
	
	while( DelayTimerTicks )
 dce:	80 91 77 00 	lds	r24, 0x0077	; 0x800077 <DelayTimerTicks>
 dd2:	90 91 78 00 	lds	r25, 0x0078	; 0x800078 <DelayTimerTicks+0x1>
 dd6:	89 2b       	or	r24, r25
 dd8:	d1 f7       	brne	.-12     	; 0xdce <delayTimer+0x8>
		; // Sit and wait for the interrupt handler to decrement the ticks to 0
}
 dda:	08 95       	ret

00000ddc <processTimerActions>:

void processTimerActions(void)
{
 ddc:	0f 93       	push	r16
 dde:	1f 93       	push	r17
 de0:	cf 93       	push	r28
 de2:	df 93       	push	r29
  byte SlowTicks ;
  
    // This needs to be done with Interrupts off, save Status reg,
    // disable interrupts and then restore the previous Status reg
    // to enable interrupts again if they were off 
  StatusReg = SREG ;
 de4:	8f b7       	in	r24, 0x3f	; 63
  cli() ;
 de6:	f8 94       	cli

  FastTicks = FastTimerTicks ;   
 de8:	00 91 79 00 	lds	r16, 0x0079	; 0x800079 <FastTimerTicks>
  FastTimerTicks = 0 ;
 dec:	10 92 79 00 	sts	0x0079, r1	; 0x800079 <FastTimerTicks>

  SlowTicks = SlowTimerTicks ;   
 df0:	10 91 7a 00 	lds	r17, 0x007A	; 0x80007a <SlowTimerTicks>
  SlowTimerTicks = 0 ;
 df4:	10 92 7a 00 	sts	0x007A, r1	; 0x80007a <SlowTimerTicks>

    // Enable Interrupts if they were on to start with
  SREG = StatusReg ;
 df8:	8f bf       	out	0x3f, r24	; 63

  if( FastTicks && FastTimerActionList )
 dfa:	00 23       	and	r16, r16
 dfc:	01 f1       	breq	.+64     	; 0xe3e <processTimerActions+0x62>
 dfe:	80 91 7c 00 	lds	r24, 0x007C	; 0x80007c <FastTimerActionList>
 e02:	90 91 7d 00 	lds	r25, 0x007D	; 0x80007d <FastTimerActionList+0x1>
 e06:	89 2b       	or	r24, r25
 e08:	d1 f0       	breq	.+52     	; 0xe3e <processTimerActions+0x62>
  {
    while( FastTicks-- )
    {
      pAction = FastTimerActionList ;
 e0a:	c0 91 7c 00 	lds	r28, 0x007C	; 0x80007c <FastTimerActionList>
 e0e:	d0 91 7d 00 	lds	r29, 0x007D	; 0x80007d <FastTimerActionList+0x1>

      while( pAction )
 e12:	20 97       	sbiw	r28, 0x00	; 0
 e14:	91 f0       	breq	.+36     	; 0xe3a <processTimerActions+0x5e>
      {
        if( pAction->Ticks )
 e16:	88 81       	ld	r24, Y
 e18:	88 23       	and	r24, r24
 e1a:	51 f0       	breq	.+20     	; 0xe30 <processTimerActions+0x54>
        {
           pAction->Ticks--;
 e1c:	81 50       	subi	r24, 0x01	; 1
 e1e:	88 83       	st	Y, r24
          // If we have gone from > 0 to 0 then set done and possibly reload
          if( !pAction->Ticks )
 e20:	81 11       	cpse	r24, r1
 e22:	06 c0       	rjmp	.+12     	; 0xe30 <processTimerActions+0x54>
            pAction->Ticks = (*pAction->TickAction) ( pAction->UserPointer ) ;
 e24:	eb 81       	ldd	r30, Y+3	; 0x03
 e26:	fc 81       	ldd	r31, Y+4	; 0x04
 e28:	89 81       	ldd	r24, Y+1	; 0x01
 e2a:	9a 81       	ldd	r25, Y+2	; 0x02
 e2c:	09 95       	icall
 e2e:	88 83       	st	Y, r24
        }

        pAction = pAction->Next ;
 e30:	0d 80       	ldd	r0, Y+5	; 0x05
 e32:	de 81       	ldd	r29, Y+6	; 0x06
 e34:	c0 2d       	mov	r28, r0
  {
    while( FastTicks-- )
    {
      pAction = FastTimerActionList ;

      while( pAction )
 e36:	20 97       	sbiw	r28, 0x00	; 0
 e38:	71 f7       	brne	.-36     	; 0xe16 <processTimerActions+0x3a>
 e3a:	01 50       	subi	r16, 0x01	; 1
    // Enable Interrupts if they were on to start with
  SREG = StatusReg ;

  if( FastTicks && FastTimerActionList )
  {
    while( FastTicks-- )
 e3c:	31 f7       	brne	.-52     	; 0xe0a <processTimerActions+0x2e>
        pAction = pAction->Next ;
      }
    }
  }

  if( SlowTicks && SlowTimerActionList )
 e3e:	11 23       	and	r17, r17
 e40:	01 f1       	breq	.+64     	; 0xe82 <processTimerActions+0xa6>
 e42:	80 91 7e 00 	lds	r24, 0x007E	; 0x80007e <SlowTimerActionList>
 e46:	90 91 7f 00 	lds	r25, 0x007F	; 0x80007f <SlowTimerActionList+0x1>
 e4a:	89 2b       	or	r24, r25
 e4c:	d1 f0       	breq	.+52     	; 0xe82 <processTimerActions+0xa6>
  {
    while( SlowTicks-- )
    {
      pAction = SlowTimerActionList ;
 e4e:	c0 91 7e 00 	lds	r28, 0x007E	; 0x80007e <SlowTimerActionList>
 e52:	d0 91 7f 00 	lds	r29, 0x007F	; 0x80007f <SlowTimerActionList+0x1>

      while( pAction )
 e56:	20 97       	sbiw	r28, 0x00	; 0
 e58:	91 f0       	breq	.+36     	; 0xe7e <processTimerActions+0xa2>
      {
        if( pAction->Ticks )
 e5a:	88 81       	ld	r24, Y
 e5c:	88 23       	and	r24, r24
 e5e:	51 f0       	breq	.+20     	; 0xe74 <processTimerActions+0x98>
        {
           pAction->Ticks--;
 e60:	81 50       	subi	r24, 0x01	; 1
 e62:	88 83       	st	Y, r24
          // If we have gone from > 0 to 0 then set done and possibly reload
          if( !pAction->Ticks )
 e64:	81 11       	cpse	r24, r1
 e66:	06 c0       	rjmp	.+12     	; 0xe74 <processTimerActions+0x98>
            pAction->Ticks = (*pAction->TickAction) ( pAction->UserPointer ) ;
 e68:	eb 81       	ldd	r30, Y+3	; 0x03
 e6a:	fc 81       	ldd	r31, Y+4	; 0x04
 e6c:	89 81       	ldd	r24, Y+1	; 0x01
 e6e:	9a 81       	ldd	r25, Y+2	; 0x02
 e70:	09 95       	icall
 e72:	88 83       	st	Y, r24
        }

        pAction = pAction->Next ;
 e74:	0d 80       	ldd	r0, Y+5	; 0x05
 e76:	de 81       	ldd	r29, Y+6	; 0x06
 e78:	c0 2d       	mov	r28, r0
  {
    while( SlowTicks-- )
    {
      pAction = SlowTimerActionList ;

      while( pAction )
 e7a:	20 97       	sbiw	r28, 0x00	; 0
 e7c:	71 f7       	brne	.-36     	; 0xe5a <processTimerActions+0x7e>
 e7e:	11 50       	subi	r17, 0x01	; 1
    }
  }

  if( SlowTicks && SlowTimerActionList )
  {
    while( SlowTicks-- )
 e80:	31 f7       	brne	.-52     	; 0xe4e <processTimerActions+0x72>

        pAction = pAction->Next ;
      }
    }
  }
}                                                                                                                 
 e82:	df 91       	pop	r29
 e84:	cf 91       	pop	r28
 e86:	1f 91       	pop	r17
 e88:	0f 91       	pop	r16
 e8a:	08 95       	ret

00000e8c <getLnMsgSize>:
{
	return 0 ;
}

byte getLnMsgSize( volatile lnMsg * Msg )
{
 e8c:	fc 01       	movw	r30, r24
	return ( ( Msg->sz.command & (byte)0x60 ) == (byte)0x60 ) ? Msg->sz.mesg_size : ( ( Msg->sz.command & (byte)0x60 ) >> (byte)4 ) + 2 ;
 e8e:	90 81       	ld	r25, Z
 e90:	90 76       	andi	r25, 0x60	; 96
 e92:	90 36       	cpi	r25, 0x60	; 96
 e94:	11 f4       	brne	.+4      	; 0xe9a <getLnMsgSize+0xe>
 e96:	81 81       	ldd	r24, Z+1	; 0x01
 e98:	08 95       	ret
 e9a:	80 81       	ld	r24, Z
 e9c:	80 76       	andi	r24, 0x60	; 96
 e9e:	82 95       	swap	r24
 ea0:	8f 70       	andi	r24, 0x0F	; 15
 ea2:	8e 5f       	subi	r24, 0xFE	; 254
}
 ea4:	08 95       	ret

00000ea6 <initLocoNet>:


lnMsg * recvLocoNetPacket( void )
{
	return recvLnMsg(pstLnRxBuffer);
}
 ea6:	90 93 81 00 	sts	0x0081, r25	; 0x800081 <pstLnRxBuffer+0x1>
 eaa:	80 93 80 00 	sts	0x0080, r24	; 0x800080 <pstLnRxBuffer>
 eae:	72 ce       	rjmp	.-796    	; 0xb94 <initLocoNetHardware>
 eb0:	08 95       	ret

00000eb2 <sendLocoNetPacket>:


#define   LN_TX_RETRIES_MAX  25
// this function should be moved to a hardware independant module
LN_STATUS sendLocoNetPacket( lnMsg *punTxData )
{
 eb2:	df 92       	push	r13
 eb4:	ef 92       	push	r14
 eb6:	ff 92       	push	r15
 eb8:	0f 93       	push	r16
 eba:	1f 93       	push	r17
 ebc:	cf 93       	push	r28
 ebe:	df 93       	push	r29
 ec0:	8c 01       	movw	r16, r24

      if (enReturn == LN_DONE)  // success?
        return LN_DONE;

      if (enReturn == LN_PRIO_BACKOFF)
        ucWaitForEnterBackoff = 0; // now entered backoff -> next state != LN_BACKOFF is worth incrementing the try counter
 ec2:	0f 2e       	mov	r0, r31
 ec4:	f9 e1       	ldi	r31, 0x19	; 25
 ec6:	ef 2e       	mov	r14, r31
 ec8:	f0 2d       	mov	r31, r0
#define   LN_TX_RETRIES_MAX  25
// this function should be moved to a hardware independant module
LN_STATUS sendLocoNetPacket( lnMsg *punTxData )
{
  unsigned char ucTry;
  unsigned char ucPrioDelay = LN_BACKOFF_INITIAL;
 eca:	ce e2       	ldi	r28, 0x2E	; 46

      if (enReturn == LN_DONE)  // success?
        return LN_DONE;

      if (enReturn == LN_PRIO_BACKOFF)
        ucWaitForEnterBackoff = 0; // now entered backoff -> next state != LN_BACKOFF is worth incrementing the try counter
 ecc:	dd 24       	eor	r13, r13
 ece:	d3 94       	inc	r13
 ed0:	f1 2c       	mov	r15, r1
 ed2:	13 c0       	rjmp	.+38     	; 0xefa <sendLocoNetPacket+0x48>
 ed4:	df 2d       	mov	r29, r15

    // wait previous traffic and than prio delay and than try tx
    ucWaitForEnterBackoff = 1;  // don't want to abort do/while loop before
    do                          // we did not see the backoff state once
    {
      enReturn = sendLocoNetPacketTry(punTxData, ucPrioDelay);
 ed6:	6c 2f       	mov	r22, r28
 ed8:	c8 01       	movw	r24, r16
 eda:	71 de       	rcall	.-798    	; 0xbbe <sendLocoNetPacketTry>

      if (enReturn == LN_DONE)  // success?
 edc:	83 30       	cpi	r24, 0x03	; 3
 ede:	d1 f0       	breq	.+52     	; 0xf14 <sendLocoNetPacket+0x62>
        return LN_DONE;

      if (enReturn == LN_PRIO_BACKOFF)
 ee0:	81 30       	cpi	r24, 0x01	; 1
 ee2:	c1 f3       	breq	.-16     	; 0xed4 <sendLocoNetPacket+0x22>
        ucWaitForEnterBackoff = 0; // now entered backoff -> next state != LN_BACKOFF is worth incrementing the try counter
    }
    while ((enReturn == LN_CD_BACKOFF) ||                             // waiting CD backoff
           (enReturn == LN_PRIO_BACKOFF) ||                           // waiting master+prio backoff
           ((enReturn == LN_NETWORK_BUSY) && ucWaitForEnterBackoff)); // or within any traffic unfinished
 ee4:	c0 f3       	brcs	.-16     	; 0xed6 <sendLocoNetPacket+0x24>

      if (enReturn == LN_PRIO_BACKOFF)
        ucWaitForEnterBackoff = 0; // now entered backoff -> next state != LN_BACKOFF is worth incrementing the try counter
    }
    while ((enReturn == LN_CD_BACKOFF) ||                             // waiting CD backoff
           (enReturn == LN_PRIO_BACKOFF) ||                           // waiting master+prio backoff
 ee6:	82 30       	cpi	r24, 0x02	; 2
 ee8:	11 f4       	brne	.+4      	; 0xeee <sendLocoNetPacket+0x3c>
           ((enReturn == LN_NETWORK_BUSY) && ucWaitForEnterBackoff)); // or within any traffic unfinished
 eea:	d1 11       	cpse	r29, r1
 eec:	f4 cf       	rjmp	.-24     	; 0xed6 <sendLocoNetPacket+0x24>
    // failed -> next try going to higher prio = smaller prio delay
    if (ucPrioDelay > LN_BACKOFF_MIN)
 eee:	cb 31       	cpi	r28, 0x1B	; 27
 ef0:	08 f0       	brcs	.+2      	; 0xef4 <sendLocoNetPacket+0x42>
      ucPrioDelay--;
 ef2:	c1 50       	subi	r28, 0x01	; 1
 ef4:	ea 94       	dec	r14
  unsigned char ucTry;
  unsigned char ucPrioDelay = LN_BACKOFF_INITIAL;
  LN_STATUS enReturn;
  unsigned char ucWaitForEnterBackoff;

  for (ucTry = 0; ucTry < LN_TX_RETRIES_MAX; ucTry++)
 ef6:	ee 20       	and	r14, r14
 ef8:	11 f0       	breq	.+4      	; 0xefe <sendLocoNetPacket+0x4c>

      if (enReturn == LN_DONE)  // success?
        return LN_DONE;

      if (enReturn == LN_PRIO_BACKOFF)
        ucWaitForEnterBackoff = 0; // now entered backoff -> next state != LN_BACKOFF is worth incrementing the try counter
 efa:	dd 2d       	mov	r29, r13
 efc:	ec cf       	rjmp	.-40     	; 0xed6 <sendLocoNetPacket+0x24>
           ((enReturn == LN_NETWORK_BUSY) && ucWaitForEnterBackoff)); // or within any traffic unfinished
    // failed -> next try going to higher prio = smaller prio delay
    if (ucPrioDelay > LN_BACKOFF_MIN)
      ucPrioDelay--;
  }
  pstLnRxBuffer->Stats.TxError++ ;
 efe:	e0 91 80 00 	lds	r30, 0x0080	; 0x800080 <pstLnRxBuffer>
 f02:	f0 91 81 00 	lds	r31, 0x0081	; 0x800081 <pstLnRxBuffer+0x1>
 f06:	e6 57       	subi	r30, 0x76	; 118
 f08:	ff 4f       	sbci	r31, 0xFF	; 255
 f0a:	80 81       	ld	r24, Z
 f0c:	8f 5f       	subi	r24, 0xFF	; 255
 f0e:	80 83       	st	Z, r24
  return LN_RETRY_ERROR;
 f10:	86 e0       	ldi	r24, 0x06	; 6
 f12:	01 c0       	rjmp	.+2      	; 0xf16 <sendLocoNetPacket+0x64>
    do                          // we did not see the backoff state once
    {
      enReturn = sendLocoNetPacketTry(punTxData, ucPrioDelay);

      if (enReturn == LN_DONE)  // success?
        return LN_DONE;
 f14:	83 e0       	ldi	r24, 0x03	; 3
    if (ucPrioDelay > LN_BACKOFF_MIN)
      ucPrioDelay--;
  }
  pstLnRxBuffer->Stats.TxError++ ;
  return LN_RETRY_ERROR;
}
 f16:	df 91       	pop	r29
 f18:	cf 91       	pop	r28
 f1a:	1f 91       	pop	r17
 f1c:	0f 91       	pop	r16
 f1e:	ff 90       	pop	r15
 f20:	ef 90       	pop	r14
 f22:	df 90       	pop	r13
 f24:	08 95       	ret

00000f26 <sendLocoNet4BytePacket>:


LN_STATUS sendLocoNet4BytePacket( byte OpCode, byte Data1, byte Data2 )
{
 f26:	cf 93       	push	r28
 f28:	df 93       	push	r29
 f2a:	cd b7       	in	r28, 0x3d	; 61
 f2c:	de b7       	in	r29, 0x3e	; 62
 f2e:	66 97       	sbiw	r28, 0x16	; 22
 f30:	0f b6       	in	r0, 0x3f	; 63
 f32:	f8 94       	cli
 f34:	de bf       	out	0x3e, r29	; 62
 f36:	0f be       	out	0x3f, r0	; 63
 f38:	cd bf       	out	0x3d, r28	; 61
  lnMsg SendPacket ;

  SendPacket.data[ 0 ] = OpCode ;
 f3a:	89 83       	std	Y+1, r24	; 0x01
  SendPacket.data[ 1 ] = Data1 ;
 f3c:	6a 83       	std	Y+2, r22	; 0x02
  SendPacket.data[ 2 ] = Data2 ;
 f3e:	4b 83       	std	Y+3, r20	; 0x03

  return sendLocoNetPacket( &SendPacket ) ;
 f40:	ce 01       	movw	r24, r28
 f42:	01 96       	adiw	r24, 0x01	; 1
 f44:	b6 df       	rcall	.-148    	; 0xeb2 <sendLocoNetPacket>
}
 f46:	66 96       	adiw	r28, 0x16	; 22
 f48:	0f b6       	in	r0, 0x3f	; 63
 f4a:	f8 94       	cli
 f4c:	de bf       	out	0x3e, r29	; 62
 f4e:	0f be       	out	0x3f, r0	; 63
 f50:	cd bf       	out	0x3d, r28	; 61
 f52:	df 91       	pop	r29
 f54:	cf 91       	pop	r28
 f56:	08 95       	ret

00000f58 <__tablejump2__>:
 f58:	ee 0f       	add	r30, r30
 f5a:	ff 1f       	adc	r31, r31
 f5c:	05 90       	lpm	r0, Z+
 f5e:	f4 91       	lpm	r31, Z
 f60:	e0 2d       	mov	r30, r0
 f62:	09 94       	ijmp

00000f64 <eeprom_read_byte>:
 f64:	e1 99       	sbic	0x1c, 1	; 28
 f66:	fe cf       	rjmp	.-4      	; 0xf64 <eeprom_read_byte>
 f68:	9f bb       	out	0x1f, r25	; 31
 f6a:	8e bb       	out	0x1e, r24	; 30
 f6c:	e0 9a       	sbi	0x1c, 0	; 28
 f6e:	99 27       	eor	r25, r25
 f70:	8d b3       	in	r24, 0x1d	; 29
 f72:	08 95       	ret

00000f74 <eeprom_write_byte>:
 f74:	26 2f       	mov	r18, r22

00000f76 <eeprom_write_r18>:
 f76:	e1 99       	sbic	0x1c, 1	; 28
 f78:	fe cf       	rjmp	.-4      	; 0xf76 <eeprom_write_r18>
 f7a:	9f bb       	out	0x1f, r25	; 31
 f7c:	8e bb       	out	0x1e, r24	; 30
 f7e:	2d bb       	out	0x1d, r18	; 29
 f80:	0f b6       	in	r0, 0x3f	; 63
 f82:	f8 94       	cli
 f84:	e2 9a       	sbi	0x1c, 2	; 28
 f86:	e1 9a       	sbi	0x1c, 1	; 28
 f88:	0f be       	out	0x3f, r0	; 63
 f8a:	01 96       	adiw	r24, 0x01	; 1
 f8c:	08 95       	ret

00000f8e <_exit>:
 f8e:	f8 94       	cli

00000f90 <__stop_program>:
 f90:	ff cf       	rjmp	.-2      	; 0xf90 <__stop_program>
