$date
	Tue Jan 28 14:29:52 2025
$end

$version
	Synopsys VCS version W-2024.09_Full64
$end

$timescale
	1ns
$end

$comment Csum: 1 07cff9c31d1e2848 $end


$scope module top_tb $end
$var reg 1 ! clk $end

$scope begin unnamed$$_vcs_2 $end
$upscope $end


$scope begin unnamed$$_vcs_0 $end
$upscope $end


$scope begin unnamed$$_vcs_1 $end
$upscope $end


$scope module dut $end
$var wire 1 " clk $end
$var wire 8 # a0 [7:0] $end
$var wire 8 $ b0 [7:0] $end
$var wire 1 % doAdd0 $end
$var reg 9 & result0 [8:0] $end

$scope module add_sub_if0 $end
$var reg 1 ' clk $end
$var wire 8 # a [7:0] $end
$var wire 8 $ b [7:0] $end
$var wire 1 % doAdd $end
$var wire 9 ( result [8:0] $end
$upscope $end

$upscope $end

$upscope $end

$enddefinitions $end

#0
$dumpvars
0!
bxxxxxxxxx &
0'
bzzzzzzzz #
bzzzzzzzz $
z%
0"
bxxxxxxxxx (
$end
#50
1!
1"
1'
b00000010 #
b00000011 $
1%
#100
0!
0"
0'
#150
1!
1"
1'
b000000101 &
b000000101 (
#200
0!
0"
0'
#250
1!
1"
1'
