

================================================================
== Vivado HLS Report for 'Seuil_calc2_do_gen'
================================================================
* Date:           Thu Mar 25 14:10:48 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        HLS_RECEIVER_FIXED_ACC
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.190 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6| 60.000 ns | 60.000 ns |    6|    6|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        5|        5|         5|          1|          1|  inf |    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      3|       -|      -|    -|
|Expression       |        -|      0|       0|    246|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     96|    -|
|Register         |        -|      -|     417|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      3|     417|    342|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      270|    240|  126800|  63400|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |Seuil_calc2_mac_mdEe_U22  |Seuil_calc2_mac_mdEe  | i0 - i1 * i1 |
    |Seuil_calc2_mul_meOg_U23  |Seuil_calc2_mul_meOg  |    i0 * i0   |
    |Seuil_calc2_mul_mfYi_U24  |Seuil_calc2_mul_mfYi  |    i0 * i1   |
    +--------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |ret_V_5_fu_242_p2          |     *    |      0|  0|  42|           8|           8|
    |add_ln215_1_fu_387_p2      |     +    |      0|  0|  16|           9|           9|
    |add_ln215_2_fu_397_p2      |     +    |      0|  0|  17|          10|          10|
    |add_ln215_3_fu_407_p2      |     +    |      0|  0|  16|           9|           9|
    |add_ln215_4_fu_417_p2      |     +    |      0|  0|  16|           9|           9|
    |add_ln215_5_fu_427_p2      |     +    |      0|  0|  17|          10|          10|
    |add_ln215_fu_377_p2        |     +    |      0|  0|  16|           9|           9|
    |ps_V_fu_437_p2             |     +    |      0|  0|  18|          11|          11|
    |sum_V_fu_454_p2            |     +    |      0|  0|  29|          22|          22|
    |icmp_ln879_fu_470_p2       |   icmp   |      0|  0|  18|          17|           1|
    |icmp_ln895_fu_652_p2       |   icmp   |      0|  0|  18|          27|          27|
    |ap_block_pp0_stage0_01001  |    or    |      0|  0|   2|           1|           1|
    |res_2_V_fu_476_p3          |  select  |      0|  0|  17|           1|           5|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |detect_din                 |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 246|         145|         135|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  15|          3|    1|          3|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4            |   9|          2|    1|          2|
    |ap_phi_mux_p_0108_0_phi_fu_225_p4  |   9|          2|   22|         44|
    |ap_sig_allocacmp_p_0343_0_load     |   9|          2|    8|         16|
    |detect_blk_n                       |   9|          2|    1|          2|
    |e_blk_n                            |   9|          2|    1|          2|
    |p_0108_0_reg_221                   |   9|          2|   22|         44|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  96|         21|   59|        119|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4      |   1|   0|    1|          0|
    |buffer_10_V_fu_124           |   8|   0|    8|          0|
    |buffer_11_V_fu_128           |   8|   0|    8|          0|
    |buffer_12_V_fu_132           |   8|   0|    8|          0|
    |buffer_13_V_fu_136           |   8|   0|    8|          0|
    |buffer_14_V_fu_140           |   8|   0|    8|          0|
    |buffer_15_V_fu_144           |   8|   0|    8|          0|
    |buffer_16_V_fu_148           |   8|   0|    8|          0|
    |buffer_17_V_fu_152           |   8|   0|    8|          0|
    |buffer_18_V_fu_156           |   8|   0|    8|          0|
    |buffer_19_V_fu_160           |   8|   0|    8|          0|
    |buffer_1_V_fu_88             |   8|   0|    8|          0|
    |buffer_20_V_fu_164           |   8|   0|    8|          0|
    |buffer_21_V_fu_168           |   8|   0|    8|          0|
    |buffer_22_V_fu_172           |   8|   0|    8|          0|
    |buffer_23_V_fu_176           |   8|   0|    8|          0|
    |buffer_24_V_fu_180           |   8|   0|    8|          0|
    |buffer_25_V_fu_184           |   8|   0|    8|          0|
    |buffer_26_V_fu_188           |   8|   0|    8|          0|
    |buffer_27_V_fu_192           |   8|   0|    8|          0|
    |buffer_28_V_fu_196           |   8|   0|    8|          0|
    |buffer_29_V_fu_200           |   8|   0|    8|          0|
    |buffer_2_V_fu_92             |   8|   0|    8|          0|
    |buffer_30_V_fu_204           |   8|   0|    8|          0|
    |buffer_3_V_fu_96             |   8|   0|    8|          0|
    |buffer_4_V_fu_100            |   8|   0|    8|          0|
    |buffer_5_V_fu_104            |   8|   0|    8|          0|
    |buffer_6_V_fu_108            |   8|   0|    8|          0|
    |buffer_7_V_fu_112            |   8|   0|    8|          0|
    |buffer_8_V_fu_116            |   8|   0|    8|          0|
    |buffer_9_V_fu_120            |   8|   0|    8|          0|
    |mul_ln895_reg_907            |  27|   0|   27|          0|
    |p_0108_0_reg_221             |  22|   0|   22|          0|
    |p_0343_0_fu_80               |   8|   0|    8|          0|
    |ps_V_reg_887                 |  11|   0|   11|          0|
    |res_2_V_reg_897              |  17|   0|   17|          0|
    |ret_V_6_reg_902              |  22|   0|   22|          0|
    |ret_V_reg_882                |  17|   0|   17|          0|
    |sum_V_reg_892                |  22|   0|   22|          0|
    |val_V_reg_876                |   8|   0|    8|          0|
    |val_V_reg_876_pp0_iter1_reg  |   8|   0|    8|          0|
    |x0_V_fu_84                   |   8|   0|    8|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 417|   0|  417|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+---------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+---------------+-----+-----+------------+---------------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | Seuil_calc2::do_gen | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | Seuil_calc2::do_gen | return value |
|e_dout         |  in |    8|   ap_fifo  |          e          |    pointer   |
|e_empty_n      |  in |    1|   ap_fifo  |          e          |    pointer   |
|e_read         | out |    1|   ap_fifo  |          e          |    pointer   |
|detect_din     | out |    1|   ap_fifo  |        detect       |    pointer   |
|detect_full_n  |  in |    1|   ap_fifo  |        detect       |    pointer   |
|detect_write   | out |    1|   ap_fifo  |        detect       |    pointer   |
+---------------+-----+-----+------------+---------------------+--------------+

