// Seed: 3020935603
module module_0 (
    input supply0 id_0,
    output supply1 id_1,
    input tri0 id_2,
    input supply1 id_3,
    input tri0 id_4,
    input supply0 id_5,
    input supply1 id_6,
    output tri0 id_7,
    output wand id_8,
    output supply0 id_9,
    output tri0 id_10
);
  parameter id_12 = 1;
  logic [1 : -1] id_13;
endmodule
module module_1 (
    input  wire  id_0,
    output logic id_1,
    input  tri1  id_2,
    output wor   id_3,
    input  tri0  id_4,
    input  wire  id_5,
    input  wire  id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_5,
      id_0,
      id_6,
      id_4,
      id_5,
      id_3,
      id_3,
      id_3,
      id_3
  );
  initial begin : LABEL_0
    #1;
    id_1 <= id_5;
  end
  logic id_9 = -1;
endmodule
