// Seed: 1946961109
module module_0;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    output tri0 id_2,
    input wor id_3,
    input tri id_4,
    input wire id_5,
    output uwire id_6,
    output wand id_7
);
  module_0 modCall_1 ();
  logic id_9;
endmodule
module module_2 (
    output uwire id_0,
    input supply0 id_1,
    input uwire id_2,
    input tri id_3,
    input uwire id_4,
    input wire id_5,
    input wor id_6,
    output uwire id_7,
    output wire id_8,
    input wand id_9,
    input supply1 id_10,
    input tri0 id_11,
    output wire id_12,
    input tri id_13,
    input tri0 id_14,
    output tri id_15,
    input wor id_16,
    output supply1 id_17
);
  module_0 modCall_1 ();
endmodule
