## üõ† Hardware Engineering & Design Logic

**Platform:** Altium Designer 

The hardware architecture for the Battery Management System (BMS) was developed using a top-down modular approach to ensure maximum reliability and safety in high-stakes racing environments.

### üìã Phase 1: Objective Definition & Requirements

Before routing a single trace, the project began by defining critical safety and performance benchmarks:

* 
**Cell Monitoring:** High-accuracy voltage and temperature sensing for the entire battery pack.


* 
**Communication Integrity:** Establishing noise-resistant data paths between the Master and Slave units.


* **Scalability:** Ensuring the architecture could handle future cell count expansions.

### üß© Phase 2: Functional Decomposition (Sub-Modules)

The system was broken down into isolated functional blocks to simplify debugging and improve fault tolerance:

* 
**Sensing Module:** Focused on the **LTC6812** interface for precise cell telemetry.


* **Power Management:** Designed to handle regulated power delivery to the logic and communication ICs.
* 
**Isolation Barrier:** Implementation of **iso-SPI** to electrically decouple the high-voltage battery from the low-voltage control signals.



### üìê Phase 3: Hardware Implementation (Altium Designer)

The physical design translated these requirements into a high-performance PCB:

* 
**Signal Integrity:** Optimized layouts with **minimal trace lengths** to reduce parasitic inductance and improve sensing accuracy.


* 
**Thermal Management:** Used balanced current traces to prevent localized heating during high discharge cycles.


* 
**Validation:** Transitioned the core architecture to **STM32**, integrating **SWD and JTAG** headers for real-time hardware-in-the-loop debugging.
