

================================================================
== Vitis HLS Report for 'hdc_maxi_Pipeline_VITIS_LOOP_51_8'
================================================================
* Date:           Thu Jan  5 05:21:23 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        AAHLS_Final_Project_deploy
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.500 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       37|       37|  0.370 us|  0.370 us|   37|   37|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_51_8  |       35|       35|         5|          1|          1|    32|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|  17186|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|     751|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     751|  17272|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     32|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+------+------------+------------+
    |      Variable Name      | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+------+------------+------------+
    |add_ln51_fu_202_p2       |         +|   0|  0|    14|           7|           2|
    |add_ln55_1_fu_153_p2     |         +|   0|  0|    14|           9|           9|
    |add_ln55_3_fu_196_p2     |         +|   0|  0|    14|           9|           9|
    |tmp_3_fu_350_p2          |         +|   0|  0|    39|          32|          32|
    |tmp_7_fu_367_p2          |         +|   0|  0|    39|          32|          32|
    |tmp_4_fu_355_p2          |         -|   0|  0|    39|          32|          32|
    |tmp_8_fu_372_p2          |         -|   0|  0|    39|          32|          32|
    |icmp_ln55_1_fu_295_p2    |      icmp|   0|  0|    18|          32|           1|
    |icmp_ln55_fu_251_p2      |      icmp|   0|  0|    18|          32|           1|
    |lshr_ln55_1_fu_285_p2    |      lshr|   0|  0|  2171|        8192|        8192|
    |lshr_ln55_fu_241_p2      |      lshr|   0|  0|  2171|        8192|        8192|
    |lshr_ln56_1_fu_338_p2    |      lshr|   0|  0|  2171|         512|         512|
    |lshr_ln56_fu_312_p2      |      lshr|   0|  0|  2171|         512|         512|
    |or_ln51_fu_186_p2        |        or|   0|  0|     6|           6|           1|
    |or_ln56_fu_321_p2        |        or|   0|  0|     4|           4|           1|
    |select_ln55_2_fu_275_p3  |    select|   0|  0|  4096|           1|        8192|
    |select_ln55_fu_231_p3    |    select|   0|  0|  4096|           1|        8192|
    |tmp_5_fu_360_p3          |    select|   0|  0|    32|           1|          32|
    |tmp_9_fu_377_p3          |    select|   0|  0|    32|           1|          32|
    |ap_enable_pp0            |       xor|   0|  0|     2|           1|           2|
    +-------------------------+----------+----+---+------+------------+------------+
    |Total                    |          |   0|  0| 17186|       17640|       34010|
    +-------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_sig_allocacmp_e_1       |   9|          2|    7|         14|
    |ap_sig_allocacmp_tmp_load  |   9|          2|   32|         64|
    |e_fu_76                    |   9|          2|    7|         14|
    |tmp_fu_72                  |   9|          2|   32|         64|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  54|         12|   80|        160|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+-----+----+-----+-----------+
    |                Name               |  FF | LUT| Bits| Const Bits|
    +-----------------------------------+-----+----+-----+-----------+
    |add_ln55_1_reg_423                 |    9|   0|    9|          0|
    |add_ln55_3_reg_440                 |    9|   0|    9|          0|
    |ap_CS_fsm                          |    1|   0|    1|          0|
    |ap_done_reg                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |    1|   0|    1|          0|
    |e_fu_76                            |    7|   0|    7|          0|
    |icmp_ln55_1_reg_457                |    1|   0|    1|          0|
    |icmp_ln55_1_reg_457_pp0_iter2_reg  |    1|   0|    1|          0|
    |icmp_ln55_reg_446                  |    1|   0|    1|          0|
    |icmp_ln55_reg_446_pp0_iter2_reg    |    1|   0|    1|          0|
    |test_data_d_load_reg_451           |  512|   0|  512|          0|
    |tmp_1_reg_419                      |    1|   0|    1|          0|
    |tmp_9_reg_474                      |   32|   0|   32|          0|
    |tmp_fu_72                          |   32|   0|   32|          0|
    |trunc_ln56_2_reg_462               |   32|   0|   32|          0|
    |trunc_ln56_3_reg_468               |   32|   0|   32|          0|
    |trunc_ln56_reg_429                 |    4|   0|    4|          0|
    |trunc_ln56_reg_429_pp0_iter1_reg   |    4|   0|    4|          0|
    |tmp_1_reg_419                      |   64|  32|    1|          0|
    +-----------------------------------+-----+----+-----+-----------+
    |Total                              |  751|  32|  688|          0|
    +-----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+------+------------+-----------------------------------+--------------+
|       RTL Ports      | Dir | Bits |  Protocol  |           Source Object           |    C Type    |
+----------------------+-----+------+------------+-----------------------------------+--------------+
|ap_clk                |   in|     1|  ap_ctrl_hs|  hdc_maxi_Pipeline_VITIS_LOOP_51_8|  return value|
|ap_rst                |   in|     1|  ap_ctrl_hs|  hdc_maxi_Pipeline_VITIS_LOOP_51_8|  return value|
|ap_start              |   in|     1|  ap_ctrl_hs|  hdc_maxi_Pipeline_VITIS_LOOP_51_8|  return value|
|ap_done               |  out|     1|  ap_ctrl_hs|  hdc_maxi_Pipeline_VITIS_LOOP_51_8|  return value|
|ap_idle               |  out|     1|  ap_ctrl_hs|  hdc_maxi_Pipeline_VITIS_LOOP_51_8|  return value|
|ap_ready              |  out|     1|  ap_ctrl_hs|  hdc_maxi_Pipeline_VITIS_LOOP_51_8|  return value|
|add_ln55              |   in|     9|     ap_none|                           add_ln55|        scalar|
|new_IM_1_02_reload    |   in|  8192|     ap_none|                 new_IM_1_02_reload|        scalar|
|new_IM_0_01_reload    |   in|  8192|     ap_none|                 new_IM_0_01_reload|        scalar|
|select_ln46_1         |   in|     3|     ap_none|                      select_ln46_1|        scalar|
|test_data_d_address0  |  out|     5|   ap_memory|                        test_data_d|         array|
|test_data_d_ce0       |  out|     1|   ap_memory|                        test_data_d|         array|
|test_data_d_q0        |   in|   512|   ap_memory|                        test_data_d|         array|
|tmp_out               |  out|    32|      ap_vld|                            tmp_out|       pointer|
|tmp_out_ap_vld        |  out|     1|      ap_vld|                            tmp_out|       pointer|
+----------------------+-----+------+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.45>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = alloca i32 1"   --->   Operation 8 'alloca' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%e = alloca i32 1"   --->   Operation 9 'alloca' 'e' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i512 %test_data_d"   --->   Operation 10 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%select_ln46_1_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %select_ln46_1"   --->   Operation 11 'read' 'select_ln46_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%new_IM_0_01_reload_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %new_IM_0_01_reload"   --->   Operation 12 'read' 'new_IM_0_01_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%new_IM_1_02_reload_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %new_IM_1_02_reload"   --->   Operation 13 'read' 'new_IM_1_02_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%add_ln55_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %add_ln55"   --->   Operation 14 'read' 'add_ln55_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %e"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %tmp"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body65"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%e_1 = load i7 %e" [AAHLS_Final_Project_deploy/HDC.cpp:56]   --->   Operation 18 'load' 'e_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %e_1, i32 6" [AAHLS_Final_Project_deploy/HDC.cpp:51]   --->   Operation 20 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %tmp_1, void %for.body65.split, void %for.end80.exitStub" [AAHLS_Final_Project_deploy/HDC.cpp:51]   --->   Operation 22 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node add_ln55_3)   --->   "%empty_31 = trunc i7 %e_1" [AAHLS_Final_Project_deploy/HDC.cpp:56]   --->   Operation 23 'trunc' 'empty_31' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%e_cast6 = zext i7 %e_1" [AAHLS_Final_Project_deploy/HDC.cpp:56]   --->   Operation 24 'zext' 'e_cast6' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.82ns)   --->   "%add_ln55_1 = add i9 %e_cast6, i9 %add_ln55_read" [AAHLS_Final_Project_deploy/HDC.cpp:55]   --->   Operation 25 'add' 'add_ln55_1' <Predicate = (!tmp_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i7 %e_1" [AAHLS_Final_Project_deploy/HDC.cpp:56]   --->   Operation 26 'trunc' 'trunc_ln56' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln56_1 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %e_1, i32 4, i32 5" [AAHLS_Final_Project_deploy/HDC.cpp:56]   --->   Operation 27 'partselect' 'trunc_ln56_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln46_1_read, i2 %trunc_ln56_1" [AAHLS_Final_Project_deploy/HDC.cpp:56]   --->   Operation 28 'bitconcatenate' 'add_ln' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i5 %add_ln" [AAHLS_Final_Project_deploy/HDC.cpp:56]   --->   Operation 29 'zext' 'zext_ln56' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%test_data_d_addr = getelementptr i512 %test_data_d, i64 0, i64 %zext_ln56" [AAHLS_Final_Project_deploy/HDC.cpp:56]   --->   Operation 30 'getelementptr' 'test_data_d_addr' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (3.25ns)   --->   "%test_data_d_load = load i5 %test_data_d_addr" [AAHLS_Final_Project_deploy/HDC.cpp:56]   --->   Operation 31 'load' 'test_data_d_load' <Predicate = (!tmp_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 20> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node add_ln55_3)   --->   "%or_ln51 = or i6 %empty_31, i6 1" [AAHLS_Final_Project_deploy/HDC.cpp:51]   --->   Operation 32 'or' 'or_ln51' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node add_ln55_3)   --->   "%zext_ln49 = zext i6 %or_ln51" [AAHLS_Final_Project_deploy/HDC.cpp:49]   --->   Operation 33 'zext' 'zext_ln49' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.82ns) (out node of the LUT)   --->   "%add_ln55_3 = add i9 %zext_ln49, i9 %add_ln55_read" [AAHLS_Final_Project_deploy/HDC.cpp:55]   --->   Operation 34 'add' 'add_ln55_3' <Predicate = (!tmp_1)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.87ns)   --->   "%add_ln51 = add i7 %e_1, i7 2" [AAHLS_Final_Project_deploy/HDC.cpp:51]   --->   Operation 35 'add' 'add_ln51' <Predicate = (!tmp_1)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln51 = store i7 %add_ln51, i7 %e" [AAHLS_Final_Project_deploy/HDC.cpp:51]   --->   Operation 36 'store' 'store_ln51' <Predicate = (!tmp_1)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.94>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln55)   --->   "%trunc_ln55 = trunc i9 %add_ln55_1" [AAHLS_Final_Project_deploy/HDC.cpp:55]   --->   Operation 37 'trunc' 'trunc_ln55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln55)   --->   "%shl_ln4 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln55, i5 0" [AAHLS_Final_Project_deploy/HDC.cpp:55]   --->   Operation 38 'bitconcatenate' 'shl_ln4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln55)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln55_1, i32 8" [AAHLS_Final_Project_deploy/HDC.cpp:55]   --->   Operation 39 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln55)   --->   "%select_ln55 = select i1 %tmp_2, i8192 %new_IM_1_02_reload_read, i8192 %new_IM_0_01_reload_read" [AAHLS_Final_Project_deploy/HDC.cpp:55]   --->   Operation 40 'select' 'select_ln55' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln55)   --->   "%zext_ln55 = zext i13 %shl_ln4" [AAHLS_Final_Project_deploy/HDC.cpp:55]   --->   Operation 41 'zext' 'zext_ln55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln55)   --->   "%lshr_ln55 = lshr i8192 %select_ln55, i8192 %zext_ln55" [AAHLS_Final_Project_deploy/HDC.cpp:55]   --->   Operation 42 'lshr' 'lshr_ln55' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln55)   --->   "%trunc_ln55_1 = trunc i8192 %lshr_ln55" [AAHLS_Final_Project_deploy/HDC.cpp:55]   --->   Operation 43 'trunc' 'trunc_ln55_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (5.94ns) (out node of the LUT)   --->   "%icmp_ln55 = icmp_eq  i32 %trunc_ln55_1, i32 0" [AAHLS_Final_Project_deploy/HDC.cpp:55]   --->   Operation 44 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 5.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/2] (3.25ns)   --->   "%test_data_d_load = load i5 %test_data_d_addr" [AAHLS_Final_Project_deploy/HDC.cpp:56]   --->   Operation 45 'load' 'test_data_d_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 20> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln55_1)   --->   "%trunc_ln55_2 = trunc i9 %add_ln55_3" [AAHLS_Final_Project_deploy/HDC.cpp:55]   --->   Operation 46 'trunc' 'trunc_ln55_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln55_1)   --->   "%shl_ln55_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln55_2, i5 0" [AAHLS_Final_Project_deploy/HDC.cpp:55]   --->   Operation 47 'bitconcatenate' 'shl_ln55_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln55_1)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln55_3, i32 8" [AAHLS_Final_Project_deploy/HDC.cpp:55]   --->   Operation 48 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln55_1)   --->   "%select_ln55_2 = select i1 %tmp_6, i8192 %new_IM_1_02_reload_read, i8192 %new_IM_0_01_reload_read" [AAHLS_Final_Project_deploy/HDC.cpp:55]   --->   Operation 49 'select' 'select_ln55_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 3.71> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln55_1)   --->   "%zext_ln55_1 = zext i13 %shl_ln55_1" [AAHLS_Final_Project_deploy/HDC.cpp:55]   --->   Operation 50 'zext' 'zext_ln55_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln55_1)   --->   "%lshr_ln55_1 = lshr i8192 %select_ln55_2, i8192 %zext_ln55_1" [AAHLS_Final_Project_deploy/HDC.cpp:55]   --->   Operation 51 'lshr' 'lshr_ln55_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln55_1)   --->   "%trunc_ln55_3 = trunc i8192 %lshr_ln55_1" [AAHLS_Final_Project_deploy/HDC.cpp:55]   --->   Operation 52 'trunc' 'trunc_ln55_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (5.94ns) (out node of the LUT)   --->   "%icmp_ln55_1 = icmp_eq  i32 %trunc_ln55_3, i32 0" [AAHLS_Final_Project_deploy/HDC.cpp:55]   --->   Operation 53 'icmp' 'icmp_ln55_1' <Predicate = true> <Delay = 5.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.94>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %trunc_ln56, i5 0" [AAHLS_Final_Project_deploy/HDC.cpp:56]   --->   Operation 54 'bitconcatenate' 'shl_ln5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln56_1 = zext i9 %shl_ln5" [AAHLS_Final_Project_deploy/HDC.cpp:56]   --->   Operation 55 'zext' 'zext_ln56_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (5.94ns)   --->   "%lshr_ln56 = lshr i512 %test_data_d_load, i512 %zext_ln56_1" [AAHLS_Final_Project_deploy/HDC.cpp:56]   --->   Operation 56 'lshr' 'lshr_ln56' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln56_2 = trunc i512 %lshr_ln56" [AAHLS_Final_Project_deploy/HDC.cpp:56]   --->   Operation 57 'trunc' 'trunc_ln56_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln56_1)   --->   "%or_ln56 = or i4 %trunc_ln56, i4 1" [AAHLS_Final_Project_deploy/HDC.cpp:56]   --->   Operation 58 'or' 'or_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln56_1)   --->   "%shl_ln56_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %or_ln56, i5 0" [AAHLS_Final_Project_deploy/HDC.cpp:56]   --->   Operation 59 'bitconcatenate' 'shl_ln56_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln56_1)   --->   "%zext_ln56_2 = zext i9 %shl_ln56_1" [AAHLS_Final_Project_deploy/HDC.cpp:56]   --->   Operation 60 'zext' 'zext_ln56_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (5.94ns) (out node of the LUT)   --->   "%lshr_ln56_1 = lshr i512 %test_data_d_load, i512 %zext_ln56_2" [AAHLS_Final_Project_deploy/HDC.cpp:56]   --->   Operation 61 'lshr' 'lshr_ln56_1' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln56_3 = trunc i512 %lshr_ln56_1" [AAHLS_Final_Project_deploy/HDC.cpp:56]   --->   Operation 62 'trunc' 'trunc_ln56_3' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_load = load i32 %tmp" [AAHLS_Final_Project_deploy/HDC.cpp:55]   --->   Operation 63 'load' 'tmp_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (2.55ns)   --->   "%tmp_3 = add i32 %trunc_ln56_2, i32 %tmp_load" [AAHLS_Final_Project_deploy/HDC.cpp:55]   --->   Operation 64 'add' 'tmp_3' <Predicate = (icmp_ln55)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (2.55ns)   --->   "%tmp_4 = sub i32 %tmp_load, i32 %trunc_ln56_2" [AAHLS_Final_Project_deploy/HDC.cpp:56]   --->   Operation 65 'sub' 'tmp_4' <Predicate = (!icmp_ln55)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.69ns)   --->   "%tmp_5 = select i1 %icmp_ln55, i32 %tmp_3, i32 %tmp_4" [AAHLS_Final_Project_deploy/HDC.cpp:55]   --->   Operation 66 'select' 'tmp_5' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (2.55ns)   --->   "%tmp_7 = add i32 %trunc_ln56_3, i32 %tmp_5" [AAHLS_Final_Project_deploy/HDC.cpp:55]   --->   Operation 67 'add' 'tmp_7' <Predicate = (icmp_ln55_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (2.55ns)   --->   "%tmp_8 = sub i32 %tmp_5, i32 %trunc_ln56_3" [AAHLS_Final_Project_deploy/HDC.cpp:56]   --->   Operation 68 'sub' 'tmp_8' <Predicate = (!icmp_ln55_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.69ns)   --->   "%tmp_9 = select i1 %icmp_ln55_1, i32 %tmp_7, i32 %tmp_8" [AAHLS_Final_Project_deploy/HDC.cpp:55]   --->   Operation 69 'select' 'tmp_9' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_load8 = load i32 %tmp"   --->   Operation 73 'load' 'tmp_load8' <Predicate = (tmp_1)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %tmp_out, i32 %tmp_load8"   --->   Operation 74 'write' 'write_ln0' <Predicate = (tmp_1)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 75 'ret' 'ret_ln0' <Predicate = (tmp_1)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.58>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [AAHLS_Final_Project_deploy/HDC.cpp:51]   --->   Operation 70 'specloopname' 'specloopname_ln51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln51 = store i32 %tmp_9, i32 %tmp" [AAHLS_Final_Project_deploy/HDC.cpp:51]   --->   Operation 71 'store' 'store_ln51' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln51 = br void %for.body65" [AAHLS_Final_Project_deploy/HDC.cpp:51]   --->   Operation 72 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ add_ln55]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ new_IM_1_02_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ new_IM_0_01_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln46_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ test_data_d]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ tmp_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp                        (alloca                ) [ 011111]
e                          (alloca                ) [ 010000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 000000]
select_ln46_1_read         (read                  ) [ 000000]
new_IM_0_01_reload_read    (read                  ) [ 011000]
new_IM_1_02_reload_read    (read                  ) [ 011000]
add_ln55_read              (read                  ) [ 000000]
store_ln0                  (store                 ) [ 000000]
store_ln0                  (store                 ) [ 000000]
br_ln0                     (br                    ) [ 000000]
e_1                        (load                  ) [ 000000]
specpipeline_ln0           (specpipeline          ) [ 000000]
tmp_1                      (bitselect             ) [ 011110]
empty                      (speclooptripcount     ) [ 000000]
br_ln51                    (br                    ) [ 000000]
empty_31                   (trunc                 ) [ 000000]
e_cast6                    (zext                  ) [ 000000]
add_ln55_1                 (add                   ) [ 011000]
trunc_ln56                 (trunc                 ) [ 011100]
trunc_ln56_1               (partselect            ) [ 000000]
add_ln                     (bitconcatenate        ) [ 000000]
zext_ln56                  (zext                  ) [ 000000]
test_data_d_addr           (getelementptr         ) [ 011000]
or_ln51                    (or                    ) [ 000000]
zext_ln49                  (zext                  ) [ 000000]
add_ln55_3                 (add                   ) [ 011000]
add_ln51                   (add                   ) [ 000000]
store_ln51                 (store                 ) [ 000000]
trunc_ln55                 (trunc                 ) [ 000000]
shl_ln4                    (bitconcatenate        ) [ 000000]
tmp_2                      (bitselect             ) [ 000000]
select_ln55                (select                ) [ 000000]
zext_ln55                  (zext                  ) [ 000000]
lshr_ln55                  (lshr                  ) [ 000000]
trunc_ln55_1               (trunc                 ) [ 000000]
icmp_ln55                  (icmp                  ) [ 010110]
test_data_d_load           (load                  ) [ 010100]
trunc_ln55_2               (trunc                 ) [ 000000]
shl_ln55_1                 (bitconcatenate        ) [ 000000]
tmp_6                      (bitselect             ) [ 000000]
select_ln55_2              (select                ) [ 000000]
zext_ln55_1                (zext                  ) [ 000000]
lshr_ln55_1                (lshr                  ) [ 000000]
trunc_ln55_3               (trunc                 ) [ 000000]
icmp_ln55_1                (icmp                  ) [ 010110]
shl_ln5                    (bitconcatenate        ) [ 000000]
zext_ln56_1                (zext                  ) [ 000000]
lshr_ln56                  (lshr                  ) [ 000000]
trunc_ln56_2               (trunc                 ) [ 010010]
or_ln56                    (or                    ) [ 000000]
shl_ln56_1                 (bitconcatenate        ) [ 000000]
zext_ln56_2                (zext                  ) [ 000000]
lshr_ln56_1                (lshr                  ) [ 000000]
trunc_ln56_3               (trunc                 ) [ 010010]
tmp_load                   (load                  ) [ 000000]
tmp_3                      (add                   ) [ 000000]
tmp_4                      (sub                   ) [ 000000]
tmp_5                      (select                ) [ 000000]
tmp_7                      (add                   ) [ 000000]
tmp_8                      (sub                   ) [ 000000]
tmp_9                      (select                ) [ 010001]
specloopname_ln51          (specloopname          ) [ 000000]
store_ln51                 (store                 ) [ 000000]
br_ln51                    (br                    ) [ 000000]
tmp_load8                  (load                  ) [ 000000]
write_ln0                  (write                 ) [ 000000]
ret_ln0                    (ret                   ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="add_ln55">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln55"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="new_IM_1_02_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="new_IM_1_02_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="new_IM_0_01_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="new_IM_0_01_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="select_ln46_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln46_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="test_data_d">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="test_data_d"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tmp_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8192"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="tmp_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="e_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="e/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="select_ln46_1_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="3" slack="0"/>
<pin id="82" dir="0" index="1" bw="3" slack="0"/>
<pin id="83" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln46_1_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="new_IM_0_01_reload_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8192" slack="0"/>
<pin id="88" dir="0" index="1" bw="8192" slack="0"/>
<pin id="89" dir="1" index="2" bw="8192" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="new_IM_0_01_reload_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="new_IM_1_02_reload_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8192" slack="0"/>
<pin id="94" dir="0" index="1" bw="8192" slack="0"/>
<pin id="95" dir="1" index="2" bw="8192" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="new_IM_1_02_reload_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="add_ln55_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="9" slack="0"/>
<pin id="100" dir="0" index="1" bw="9" slack="0"/>
<pin id="101" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln55_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="write_ln0_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="0" index="2" bw="32" slack="0"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="111" class="1004" name="test_data_d_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="512" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="5" slack="0"/>
<pin id="115" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="test_data_d_addr/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="5" slack="0"/>
<pin id="120" dir="0" index="1" bw="512" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="test_data_d_load/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln0_store_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="7" slack="0"/>
<pin id="127" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="store_ln0_store_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="0"/>
<pin id="132" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="e_1_load_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="7" slack="0"/>
<pin id="136" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="e_1/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="tmp_1_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="7" slack="0"/>
<pin id="140" dir="0" index="2" bw="4" slack="0"/>
<pin id="141" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="empty_31_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="7" slack="0"/>
<pin id="147" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_31/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="e_cast6_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="7" slack="0"/>
<pin id="151" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="e_cast6/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="add_ln55_1_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="7" slack="0"/>
<pin id="155" dir="0" index="1" bw="9" slack="0"/>
<pin id="156" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_1/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="trunc_ln56_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="7" slack="0"/>
<pin id="161" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln56/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="trunc_ln56_1_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="2" slack="0"/>
<pin id="165" dir="0" index="1" bw="7" slack="0"/>
<pin id="166" dir="0" index="2" bw="4" slack="0"/>
<pin id="167" dir="0" index="3" bw="4" slack="0"/>
<pin id="168" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln56_1/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="add_ln_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="5" slack="0"/>
<pin id="175" dir="0" index="1" bw="3" slack="0"/>
<pin id="176" dir="0" index="2" bw="2" slack="0"/>
<pin id="177" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="zext_ln56_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="5" slack="0"/>
<pin id="183" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="or_ln51_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="6" slack="0"/>
<pin id="188" dir="0" index="1" bw="6" slack="0"/>
<pin id="189" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln51/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="zext_ln49_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="6" slack="0"/>
<pin id="194" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="add_ln55_3_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="6" slack="0"/>
<pin id="198" dir="0" index="1" bw="9" slack="0"/>
<pin id="199" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_3/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="add_ln51_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="7" slack="0"/>
<pin id="204" dir="0" index="1" bw="3" slack="0"/>
<pin id="205" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln51_store_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="7" slack="0"/>
<pin id="210" dir="0" index="1" bw="7" slack="0"/>
<pin id="211" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="trunc_ln55_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="9" slack="1"/>
<pin id="215" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln55/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="shl_ln4_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="13" slack="0"/>
<pin id="218" dir="0" index="1" bw="8" slack="0"/>
<pin id="219" dir="0" index="2" bw="1" slack="0"/>
<pin id="220" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln4/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_2_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="9" slack="1"/>
<pin id="227" dir="0" index="2" bw="5" slack="0"/>
<pin id="228" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="select_ln55_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="8192" slack="1"/>
<pin id="234" dir="0" index="2" bw="8192" slack="1"/>
<pin id="235" dir="1" index="3" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="zext_ln55_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="13" slack="0"/>
<pin id="239" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="lshr_ln55_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8192" slack="0"/>
<pin id="243" dir="0" index="1" bw="13" slack="0"/>
<pin id="244" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln55/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="trunc_ln55_1_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8192" slack="0"/>
<pin id="249" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln55_1/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="icmp_ln55_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="trunc_ln55_2_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="9" slack="1"/>
<pin id="259" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln55_2/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="shl_ln55_1_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="13" slack="0"/>
<pin id="262" dir="0" index="1" bw="8" slack="0"/>
<pin id="263" dir="0" index="2" bw="1" slack="0"/>
<pin id="264" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln55_1/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_6_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="9" slack="1"/>
<pin id="271" dir="0" index="2" bw="5" slack="0"/>
<pin id="272" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="select_ln55_2_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="8192" slack="1"/>
<pin id="278" dir="0" index="2" bw="8192" slack="1"/>
<pin id="279" dir="1" index="3" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55_2/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="zext_ln55_1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="13" slack="0"/>
<pin id="283" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_1/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="lshr_ln55_1_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8192" slack="0"/>
<pin id="287" dir="0" index="1" bw="13" slack="0"/>
<pin id="288" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln55_1/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="trunc_ln55_3_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="8192" slack="0"/>
<pin id="293" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln55_3/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="icmp_ln55_1_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55_1/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="shl_ln5_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="9" slack="0"/>
<pin id="303" dir="0" index="1" bw="4" slack="2"/>
<pin id="304" dir="0" index="2" bw="1" slack="0"/>
<pin id="305" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln5/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="zext_ln56_1_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="9" slack="0"/>
<pin id="310" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56_1/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="lshr_ln56_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="512" slack="1"/>
<pin id="314" dir="0" index="1" bw="9" slack="0"/>
<pin id="315" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln56/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="trunc_ln56_2_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="512" slack="0"/>
<pin id="319" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln56_2/3 "/>
</bind>
</comp>

<comp id="321" class="1004" name="or_ln56_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="4" slack="2"/>
<pin id="323" dir="0" index="1" bw="4" slack="0"/>
<pin id="324" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln56/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="shl_ln56_1_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="9" slack="0"/>
<pin id="328" dir="0" index="1" bw="4" slack="0"/>
<pin id="329" dir="0" index="2" bw="1" slack="0"/>
<pin id="330" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln56_1/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="zext_ln56_2_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="9" slack="0"/>
<pin id="336" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56_2/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="lshr_ln56_1_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="512" slack="1"/>
<pin id="340" dir="0" index="1" bw="9" slack="0"/>
<pin id="341" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln56_1/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="trunc_ln56_3_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="512" slack="0"/>
<pin id="345" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln56_3/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_load_load_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="3"/>
<pin id="349" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_load/4 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_3_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="1"/>
<pin id="352" dir="0" index="1" bw="32" slack="0"/>
<pin id="353" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_4_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="0"/>
<pin id="357" dir="0" index="1" bw="32" slack="1"/>
<pin id="358" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_5_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="2"/>
<pin id="362" dir="0" index="1" bw="32" slack="0"/>
<pin id="363" dir="0" index="2" bw="32" slack="0"/>
<pin id="364" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_7_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="1"/>
<pin id="369" dir="0" index="1" bw="32" slack="0"/>
<pin id="370" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_8_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="0"/>
<pin id="374" dir="0" index="1" bw="32" slack="1"/>
<pin id="375" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_9_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="2"/>
<pin id="379" dir="0" index="1" bw="32" slack="0"/>
<pin id="380" dir="0" index="2" bw="32" slack="0"/>
<pin id="381" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="384" class="1004" name="store_ln51_store_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="1"/>
<pin id="386" dir="0" index="1" bw="32" slack="4"/>
<pin id="387" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/5 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_load8_load_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="3"/>
<pin id="390" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_load8/4 "/>
</bind>
</comp>

<comp id="392" class="1005" name="tmp_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="0"/>
<pin id="394" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="400" class="1005" name="e_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="7" slack="0"/>
<pin id="402" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="e "/>
</bind>
</comp>

<comp id="407" class="1005" name="new_IM_0_01_reload_read_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8192" slack="1"/>
<pin id="409" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="new_IM_0_01_reload_read "/>
</bind>
</comp>

<comp id="413" class="1005" name="new_IM_1_02_reload_read_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="8192" slack="1"/>
<pin id="415" dir="1" index="1" bw="8192" slack="1"/>
</pin_list>
<bind>
<opset="new_IM_1_02_reload_read "/>
</bind>
</comp>

<comp id="419" class="1005" name="tmp_1_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="3"/>
<pin id="421" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="423" class="1005" name="add_ln55_1_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="9" slack="1"/>
<pin id="425" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln55_1 "/>
</bind>
</comp>

<comp id="429" class="1005" name="trunc_ln56_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="4" slack="2"/>
<pin id="431" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln56 "/>
</bind>
</comp>

<comp id="435" class="1005" name="test_data_d_addr_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="5" slack="1"/>
<pin id="437" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="test_data_d_addr "/>
</bind>
</comp>

<comp id="440" class="1005" name="add_ln55_3_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="9" slack="1"/>
<pin id="442" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln55_3 "/>
</bind>
</comp>

<comp id="446" class="1005" name="icmp_ln55_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="2"/>
<pin id="448" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln55 "/>
</bind>
</comp>

<comp id="451" class="1005" name="test_data_d_load_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="512" slack="1"/>
<pin id="453" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="test_data_d_load "/>
</bind>
</comp>

<comp id="457" class="1005" name="icmp_ln55_1_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="2"/>
<pin id="459" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln55_1 "/>
</bind>
</comp>

<comp id="462" class="1005" name="trunc_ln56_2_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="1"/>
<pin id="464" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln56_2 "/>
</bind>
</comp>

<comp id="468" class="1005" name="trunc_ln56_3_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="1"/>
<pin id="470" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln56_3 "/>
</bind>
</comp>

<comp id="474" class="1005" name="tmp_9_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="1"/>
<pin id="476" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="18" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="18" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="20" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="70" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="10" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="8" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="48" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="111" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="22" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="133"><net_src comp="24" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="142"><net_src comp="32" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="134" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="34" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="148"><net_src comp="134" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="134" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="157"><net_src comp="149" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="98" pin="2"/><net_sink comp="153" pin=1"/></net>

<net id="162"><net_src comp="134" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="40" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="134" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="171"><net_src comp="42" pin="0"/><net_sink comp="163" pin=2"/></net>

<net id="172"><net_src comp="44" pin="0"/><net_sink comp="163" pin=3"/></net>

<net id="178"><net_src comp="46" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="80" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="163" pin="4"/><net_sink comp="173" pin=2"/></net>

<net id="184"><net_src comp="173" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="190"><net_src comp="145" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="50" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="195"><net_src comp="186" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="192" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="98" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="134" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="52" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="221"><net_src comp="54" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="213" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="56" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="229"><net_src comp="58" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="60" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="236"><net_src comp="224" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="216" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="231" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="237" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="250"><net_src comp="241" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="255"><net_src comp="247" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="24" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="265"><net_src comp="54" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="257" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="56" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="273"><net_src comp="58" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="60" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="280"><net_src comp="268" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="284"><net_src comp="260" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="289"><net_src comp="275" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="281" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="294"><net_src comp="285" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="291" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="24" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="306"><net_src comp="62" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="56" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="311"><net_src comp="301" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="316"><net_src comp="308" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="320"><net_src comp="312" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="325"><net_src comp="64" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="62" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="321" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="56" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="337"><net_src comp="326" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="334" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="346"><net_src comp="338" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="354"><net_src comp="347" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="359"><net_src comp="347" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="365"><net_src comp="350" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="366"><net_src comp="355" pin="2"/><net_sink comp="360" pin=2"/></net>

<net id="371"><net_src comp="360" pin="3"/><net_sink comp="367" pin=1"/></net>

<net id="376"><net_src comp="360" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="382"><net_src comp="367" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="383"><net_src comp="372" pin="2"/><net_sink comp="377" pin=2"/></net>

<net id="391"><net_src comp="388" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="395"><net_src comp="72" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="397"><net_src comp="392" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="398"><net_src comp="392" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="399"><net_src comp="392" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="403"><net_src comp="76" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="405"><net_src comp="400" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="406"><net_src comp="400" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="410"><net_src comp="86" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="412"><net_src comp="407" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="416"><net_src comp="92" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="418"><net_src comp="413" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="422"><net_src comp="137" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="153" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="428"><net_src comp="423" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="432"><net_src comp="159" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="434"><net_src comp="429" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="438"><net_src comp="111" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="443"><net_src comp="196" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="445"><net_src comp="440" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="449"><net_src comp="251" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="454"><net_src comp="118" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="456"><net_src comp="451" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="460"><net_src comp="295" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="465"><net_src comp="317" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="467"><net_src comp="462" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="471"><net_src comp="343" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="473"><net_src comp="468" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="477"><net_src comp="377" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="384" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: tmp_out | {4 }
 - Input state : 
	Port: hdc_maxi_Pipeline_VITIS_LOOP_51_8 : add_ln55 | {1 }
	Port: hdc_maxi_Pipeline_VITIS_LOOP_51_8 : new_IM_1_02_reload | {1 }
	Port: hdc_maxi_Pipeline_VITIS_LOOP_51_8 : new_IM_0_01_reload | {1 }
	Port: hdc_maxi_Pipeline_VITIS_LOOP_51_8 : select_ln46_1 | {1 }
	Port: hdc_maxi_Pipeline_VITIS_LOOP_51_8 : test_data_d | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		e_1 : 1
		tmp_1 : 2
		br_ln51 : 3
		empty_31 : 2
		e_cast6 : 2
		add_ln55_1 : 3
		trunc_ln56 : 2
		trunc_ln56_1 : 2
		add_ln : 3
		zext_ln56 : 4
		test_data_d_addr : 5
		test_data_d_load : 6
		or_ln51 : 3
		zext_ln49 : 3
		add_ln55_3 : 4
		add_ln51 : 2
		store_ln51 : 3
	State 2
		shl_ln4 : 1
		select_ln55 : 1
		zext_ln55 : 2
		lshr_ln55 : 3
		trunc_ln55_1 : 4
		icmp_ln55 : 5
		shl_ln55_1 : 1
		select_ln55_2 : 1
		zext_ln55_1 : 2
		lshr_ln55_1 : 3
		trunc_ln55_3 : 4
		icmp_ln55_1 : 5
	State 3
		zext_ln56_1 : 1
		lshr_ln56 : 2
		trunc_ln56_2 : 3
		zext_ln56_2 : 1
		lshr_ln56_1 : 2
		trunc_ln56_3 : 3
	State 4
		tmp_3 : 1
		tmp_4 : 1
		tmp_5 : 2
		tmp_7 : 3
		tmp_8 : 3
		tmp_9 : 4
		write_ln0 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|
| Operation|           Functional Unit          |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|
|          |          lshr_ln55_fu_241          |    0    |   2171  |
|   lshr   |         lshr_ln55_1_fu_285         |    0    |   2171  |
|          |          lshr_ln56_fu_312          |    0    |   2171  |
|          |         lshr_ln56_1_fu_338         |    0    |   2171  |
|----------|------------------------------------|---------|---------|
|          |         select_ln55_fu_231         |    0    |   4096  |
|  select  |        select_ln55_2_fu_275        |    0    |   4096  |
|          |            tmp_5_fu_360            |    0    |    32   |
|          |            tmp_9_fu_377            |    0    |    32   |
|----------|------------------------------------|---------|---------|
|          |          add_ln55_1_fu_153         |    0    |    14   |
|          |          add_ln55_3_fu_196         |    0    |    14   |
|    add   |           add_ln51_fu_202          |    0    |    14   |
|          |            tmp_3_fu_350            |    0    |    39   |
|          |            tmp_7_fu_367            |    0    |    39   |
|----------|------------------------------------|---------|---------|
|    sub   |            tmp_4_fu_355            |    0    |    39   |
|          |            tmp_8_fu_372            |    0    |    39   |
|----------|------------------------------------|---------|---------|
|   icmp   |          icmp_ln55_fu_251          |    0    |    18   |
|          |         icmp_ln55_1_fu_295         |    0    |    18   |
|----------|------------------------------------|---------|---------|
|          |    select_ln46_1_read_read_fu_80   |    0    |    0    |
|   read   | new_IM_0_01_reload_read_read_fu_86 |    0    |    0    |
|          | new_IM_1_02_reload_read_read_fu_92 |    0    |    0    |
|          |      add_ln55_read_read_fu_98      |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   write  |       write_ln0_write_fu_104       |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |            tmp_1_fu_137            |    0    |    0    |
| bitselect|            tmp_2_fu_224            |    0    |    0    |
|          |            tmp_6_fu_268            |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |           empty_31_fu_145          |    0    |    0    |
|          |          trunc_ln56_fu_159         |    0    |    0    |
|          |          trunc_ln55_fu_213         |    0    |    0    |
|   trunc  |         trunc_ln55_1_fu_247        |    0    |    0    |
|          |         trunc_ln55_2_fu_257        |    0    |    0    |
|          |         trunc_ln55_3_fu_291        |    0    |    0    |
|          |         trunc_ln56_2_fu_317        |    0    |    0    |
|          |         trunc_ln56_3_fu_343        |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |           e_cast6_fu_149           |    0    |    0    |
|          |          zext_ln56_fu_181          |    0    |    0    |
|          |          zext_ln49_fu_192          |    0    |    0    |
|   zext   |          zext_ln55_fu_237          |    0    |    0    |
|          |         zext_ln55_1_fu_281         |    0    |    0    |
|          |         zext_ln56_1_fu_308         |    0    |    0    |
|          |         zext_ln56_2_fu_334         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|partselect|         trunc_ln56_1_fu_163        |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |            add_ln_fu_173           |    0    |    0    |
|          |           shl_ln4_fu_216           |    0    |    0    |
|bitconcatenate|          shl_ln55_1_fu_260         |    0    |    0    |
|          |           shl_ln5_fu_301           |    0    |    0    |
|          |          shl_ln56_1_fu_326         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|    or    |           or_ln51_fu_186           |    0    |    0    |
|          |           or_ln56_fu_321           |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   Total  |                                    |    0    |  17174  |
|----------|------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|       add_ln55_1_reg_423      |    9   |
|       add_ln55_3_reg_440      |    9   |
|           e_reg_400           |    7   |
|      icmp_ln55_1_reg_457      |    1   |
|       icmp_ln55_reg_446       |    1   |
|new_IM_0_01_reload_read_reg_407|  8192  |
|new_IM_1_02_reload_read_reg_413|  8192  |
|    test_data_d_addr_reg_435   |    5   |
|    test_data_d_load_reg_451   |   512  |
|         tmp_1_reg_419         |    1   |
|         tmp_9_reg_474         |   32   |
|          tmp_reg_392          |   32   |
|      trunc_ln56_2_reg_462     |   32   |
|      trunc_ln56_3_reg_468     |   32   |
|       trunc_ln56_reg_429      |    4   |
+-------------------------------+--------+
|             Total             |  17061 |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_118 |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   10   ||  1.588  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  17174 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |  17061 |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  17061 |  17183 |
+-----------+--------+--------+--------+
