rd_("Ac<code>a | b</code>.Bk<code>a + b + ci</code> \xe2\x80\x94 add with carry.Dg<code>a &amp; b</code>, single-bit wide, both inputs freely invertible.Ag<code>a &amp; b</code>.Ag<code>a ? b : c</code>.DjA net is a driver in the design; either a constant (a <code>Trit</code>\xe2\x80\xa6CnMultiple metadata items. The purpose of this variant is to \xe2\x80\xa6Dg<code>a &lt;&lt; (b * c)</code>. The bottom bits are filled with zeros.AmEnd of the range (exclusive).AjCreates an empty constant.AgCreates an empty value.A`A unit of logic.BoAttaches a name to a given value for debugging.CnAbsence of a metadata item. The purpose of this variant is \xe2\x80\xa6Do<code>a &gt;&gt; (b * c)</code>. The top bits are filled with copies of the \xe2\x80\xa6AiAn extended binary value.Dd<code>a &gt;&gt; (b * c)</code>. The top bits are filled with zeros.Dm<code>a &gt;&gt; (b * c)</code>. The top bits are filled with <code>X</code>.ClThe write address, selecting which row(s) to write.  The \xe2\x80\xa6CnThe read address, selecting which row(s) to read.  Follows \xe2\x80\xa6CnThe write data.  The width must be a power-of-two multiple \xe2\x80\xa6AmFilename.  Must not be empty.AoReturns the argument unchanged.000000000000000000000000000000000000000000000000000000000000000000000000000000000000000BaCalls <code>U::from(self)</code>.000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AgZero-based line number.DgThe write mask.  Must have the same width as <code>data</code>.  On \xe2\x80\xa6CjGet target name. The name of the target can be used to \xe2\x80\xa6AiName.  Must not be empty.00CfCreates an all-<code>1</code> constant of given width.CcCreates an all-<code>1</code> value of given width.ClExpands the constant by a single position with the given \xe2\x80\xa6CfCreates an all-<code>0</code> constant of given width.CcCreates an all-<code>0</code> value of given width.D`A constant is a (possibly empty) sequence of <code>Trit</code>s.BmTentatively attaches a name to a given value.AnIdentifier within source code.AnDesign input of a given width.ClA value is a (possibly empty) sequence of <code>Net</code>s.AcAsynchronous reset.CdThe clock.  The active edge is rising if it is a \xe2\x80\xa6BaThe number of rows in the memory.AbSynchronous reset.DiContaining scope. Must reference a <code>MetaItem::NamedScope</code>, \xe2\x80\xa6ClIf possible, return a cell that computes only a slice of \xe2\x80\xa6AoStart of the range (inclusive).CfCreates an all-<code>X</code> constant of given width.CcCreates an all-<code>X</code> value of given width.fValue.AoThe width of single memory row.AjSea of <code>Cell</code>s.BhAn all-in-one random-access memory cell.C`Design output. Attaches a name to a given value.A`Source location.AiZero-based column number.CjReturns a reference to the underlying <code>Design</code>.mClock enable.BlConvert target cells into generic instances.BlConvert generic instances into target cells.CnParent scope.  Must reference <code>MetaItem::None</code>, \xe2\x80\xa60DcSource location.  Must reference <code>MetaItem::None</code> or \xe2\x80\xa60DkCreates a constant of given width that has a <code>1</code> at position \xe2\x80\xa6CgGet target options. Target options define the exact \xe2\x80\xa6DiPerforms a <code>MemorySwizzle</code> transformation on a memory, and \xe2\x80\xa6AaA flip-flop cell.nMetadata item.CgThe width of the read data.  Must be a power-of-two \xe2\x80\xa6BgEach pattern is a list of alternatives.CnValidate target-specific constraints. Conformance with the \xe2\x80\xa6DkIf <code>enable</code> is asserted, output is one-hot priority match of \xe2\x80\xa6DcAn extension trait for <code>Memory</code> with assorted memory \xe2\x80\xa6CjWhen the same memory bit is written by the given write \xe2\x80\xa6CnA flip-flop-like structure describing the synchronous read \xe2\x80\xa6CmGet prototypes of target cells. Prototypes in conjunction \xe2\x80\xa6CnThe behavior of this read port during a simultaneous write \xe2\x80\xa6DjIf <code>enable</code> is asserted, output is <code>value</code> where \xe2\x80\xa6ChA control net is a <code>Net</code> that can be negated.CmScope identified by a name. A top-level named scope could \xe2\x80\xa6BnMust have the same width as <code>data</code>.CcInitial value for the memory, with all the rows \xe2\x80\xa6B`Run the complete synthesis flow.92DbReturns the same index as the one used by <code>Display</code> \xe2\x80\xa63CiScope identified by an index. A top-level named scope \xe2\x80\xa6BdImplements simple AIG optimizations.CkThe data swizzle.  In the first step, the data width of \xe2\x80\xa6CkDescribes a \xe2\x80\x9cswizzle\xe2\x80\x9d transformation, used to align \xe2\x80\xa6CgA memory read port, either synchronous or asynchronous.AnPosition within a source file.BiPerforms fallback lowering of the memory.CmReturns the depths of the memories that would be returned \xe2\x80\xa6ClConverts a synchronous read port to an asynchronous read \xe2\x80\xa6B`A synchronous memory write port.CjWhen the same memory bit is written by the given write \xe2\x80\xa6ClReturns the number of soft-decoded address bits for each \xe2\x80\xa6EhConstructs a <code>data_swizzle</code> for the <code>MemorySwizzle</code> structure, \xe2\x80\xa6CnThis library contains various common utilities for writing \xe2\x80\xa6FeIf true, <code>reset</code> has priority over <code>enable</code>.  Otherwise, <code>enable</code>\xe2\x80\xa6CnA structure describing a synchronous read port\xe2\x80\x99s control \xe2\x80\xa6CkReturns true iff the memory is legal for fallback lowering.ClReturns a new memory, with the same dimensions and write \xe2\x80\xa6CkThis library provides the in-memory form of the Project \xe2\x80\xa6ChThis library covers the Lattice iCE65 and iCE40 FPGA \xe2\x80\xa6CgEmulates all read-before-write relations in the memory.CkUnmaps the following features from a synchronous read port:")