Source Block: verilog-ethernet/rtl/eth_mac_10g_rx.v@68:78@HdlIdDef
reg update_crc;

reg [7:0] last_cycle_tkeep_reg = 0, last_cycle_tkeep_next;

reg lanes_swapped = 0;
reg [31:0] swap_rxd = 0;
reg [3:0] swap_rxc = 0;

reg [63:0] xgmii_rxd_d0 = 64'h0707070707070707;
reg [63:0] xgmii_rxd_d1 = 64'h0707070707070707;


Diff Content:
- 73 reg [31:0] swap_rxd = 0;

Clone Blocks:
Clone Blocks 1:
verilog-ethernet/rtl/eth_mac_10g_rx.v@69:79

reg [7:0] last_cycle_tkeep_reg = 0, last_cycle_tkeep_next;

reg lanes_swapped = 0;
reg [31:0] swap_rxd = 0;
reg [3:0] swap_rxc = 0;

reg [63:0] xgmii_rxd_d0 = 64'h0707070707070707;
reg [63:0] xgmii_rxd_d1 = 64'h0707070707070707;

reg [7:0] xgmii_rxc_d0 = 8'b11111111;

Clone Blocks 2:
verilog-ethernet/rtl/eth_mac_10g_rx.v@67:77
reg reset_crc;
reg update_crc;

reg [7:0] last_cycle_tkeep_reg = 0, last_cycle_tkeep_next;

reg lanes_swapped = 0;
reg [31:0] swap_rxd = 0;
reg [3:0] swap_rxc = 0;

reg [63:0] xgmii_rxd_d0 = 64'h0707070707070707;
reg [63:0] xgmii_rxd_d1 = 64'h0707070707070707;

Clone Blocks 3:
verilog-ethernet/rtl/eth_mac_10g_rx.v@71:81

reg lanes_swapped = 0;
reg [31:0] swap_rxd = 0;
reg [3:0] swap_rxc = 0;

reg [63:0] xgmii_rxd_d0 = 64'h0707070707070707;
reg [63:0] xgmii_rxd_d1 = 64'h0707070707070707;

reg [7:0] xgmii_rxc_d0 = 8'b11111111;
reg [7:0] xgmii_rxc_d1 = 8'b11111111;


