/*
 * Generated by gen_defines.py
 *
 * DTS input file:
 *   /home/cetaco/zephyrproject/apps/speed_radar/build/zephyr/zephyr.dts.pre
 *
 * Directories with bindings:
 *   $ZEPHYR_BASE/dts/bindings
 *
 * Node dependency ordering (ordinal and path):
 *   0   /
 *   1   /aliases
 *   2   /chosen
 *   3   /flash@0
 *   4   /memory@20000000
 *   5   /cpus
 *   6   /cpus/cpu@0
 *   7   /soc
 *   8   /soc/mps2_fpgaio@40028008
 *   9   /gpio_keys
 *   10  /gpio_keys/button_0
 *   11  /gpio_keys/button_1
 *   12  /soc/interrupt-controller@e000e100
 *   13  /soc/gpio@40010000
 *   14  /gpios_entries
 *   15  /gpios_entries/d5
 *   16  /gpios_entries/d6
 *   17  /soc/mps2_fpgaio@40028000
 *   18  /leds
 *   19  /leds/led_0
 *   20  /leds/led_1
 *   21  /pinctrl
 *   22  /pinctrl/sbcon0_default
 *   23  /pinctrl/sbcon0_default/group1
 *   24  /pinctrl/sbcon1_default
 *   25  /pinctrl/sbcon1_default/group1
 *   26  /sim_flash_controller
 *   27  /sim_flash_controller/flash_sim@0
 *   28  /sim_flash_controller/flash_sim@0/partitions
 *   29  /sim_flash_controller/flash_sim@0/partitions/partition@0
 *   30  /soc/dtimer@40002000
 *   31  /soc/eth@40200000
 *   32  /soc/gpio@40011000
 *   33  /soc/gpio@40012000
 *   34  /soc/gpio@40013000
 *   35  /soc/i2c@40022000
 *   36  /soc/i2c@40023000
 *   37  /soc/i2c@40029000
 *   38  /soc/i2c@4002a000
 *   39  /soc/mps2_fpgaio@4002804c
 *   40  /soc/timer@40000000
 *   41  /soc/timer@40001000
 *   42  /soc/timer@e000e010
 *   43  /system-clock
 *   44  /soc/uart@40004000
 *   45  /soc/uart@40005000
 *   46  /soc/uart@40006000
 *   47  /soc/wdog@40008000
 *
 * Definitions derived from these nodes in dependency order are next,
 * followed by /chosen nodes.
 */

/* Used to remove brackets from around a single argument */
#define DT_DEBRACKET_INTERNAL(...) __VA_ARGS__

/*
 * Devicetree node: /
 *
 * Node identifier: DT_N
 */

/* Node's full path: */
#define DT_N_PATH "/"

/* Node's name with unit-address: */
#define DT_N_FULL_NAME "/"
#define DT_N_FULL_NAME_UNQUOTED /
#define DT_N_FULL_NAME_TOKEN _
#define DT_N_FULL_NAME_UPPER_TOKEN _

/* Helpers for dealing with node labels: */
#define DT_N_NODELABEL_NUM 0
#define DT_N_FOREACH_NODELABEL(fn) 
#define DT_N_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_FOREACH_ANCESTOR(fn) 

/* Helper macros for child nodes of this node. */
#define DT_N_CHILD_NUM 12
#define DT_N_CHILD_NUM_STATUS_OKAY 12
#define DT_N_FOREACH_CHILD(fn) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_leds) fn(DT_N_S_gpio_keys) fn(DT_N_S_memory_20000000) fn(DT_N_S_flash_0) fn(DT_N_S_sim_flash_controller) fn(DT_N_S_system_clock) fn(DT_N_S_pinctrl) fn(DT_N_S_cpus) fn(DT_N_S_gpios_entries)
#define DT_N_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_chosen) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpio_keys) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_20000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_flash_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_sim_flash_controller) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_system_clock) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpios_entries)
#define DT_N_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_gpio_keys, __VA_ARGS__) fn(DT_N_S_memory_20000000, __VA_ARGS__) fn(DT_N_S_flash_0, __VA_ARGS__) fn(DT_N_S_sim_flash_controller, __VA_ARGS__) fn(DT_N_S_system_clock, __VA_ARGS__) fn(DT_N_S_pinctrl, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_gpios_entries, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_chosen, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpio_keys, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_20000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_flash_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_sim_flash_controller, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_system_clock, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpios_entries, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_leds) fn(DT_N_S_gpio_keys) fn(DT_N_S_memory_20000000) fn(DT_N_S_flash_0) fn(DT_N_S_sim_flash_controller) fn(DT_N_S_system_clock) fn(DT_N_S_pinctrl) fn(DT_N_S_cpus) fn(DT_N_S_gpios_entries)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_chosen) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpio_keys) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_20000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_flash_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_sim_flash_controller) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_system_clock) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpios_entries)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_gpio_keys, __VA_ARGS__) fn(DT_N_S_memory_20000000, __VA_ARGS__) fn(DT_N_S_flash_0, __VA_ARGS__) fn(DT_N_S_sim_flash_controller, __VA_ARGS__) fn(DT_N_S_system_clock, __VA_ARGS__) fn(DT_N_S_pinctrl, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_gpios_entries, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_chosen, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpio_keys, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_memory_20000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_flash_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_sim_flash_controller, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_system_clock, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpios_entries, __VA_ARGS__)

/* Node's hash: */
#define DT_N_HASH il7asoJjJEMhngUeSt4tHVu8Zxx4EFG_FDeJfL3_oPE

/* Node's dependency ordinal: */
#define DT_N_ORD 0
#define DT_N_ORD_STR_SORTABLE 00000

/* Ordinals for what this node depends on directly: */
#define DT_N_REQUIRES_ORDS /* nothing */

/* Ordinals for what depends directly on this node: */
#define DT_N_SUPPORTS_ORDS \
	1, /* /aliases */ \
	2, /* /chosen */ \
	3, /* /flash@0 */ \
	4, /* /memory@20000000 */ \
	5, /* /cpus */ \
	7, /* /soc */ \
	9, /* /gpio_keys */ \
	14, /* /gpios_entries */ \
	18, /* /leds */ \
	21, /* /pinctrl */ \
	26, /* /sim_flash_controller */ \
	43, /* /system-clock */

/* Existence and alternate IDs: */
#define DT_N_EXISTS 1
#define DT_N_INST_0_arm_mps2 DT_N

/* Macros for properties that are special in the specification: */
#define DT_N_REG_NUM 0
#define DT_N_RANGES_NUM 0
#define DT_N_FOREACH_RANGE(fn) 
#define DT_N_IRQ_NUM 0
#define DT_N_IRQ_LEVEL 0
#define DT_N_COMPAT_MATCHES_arm_mps2 1
#define DT_N_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_COMPAT_MODEL_IDX_0 "mps2"
#define DT_N_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_P_compatible {"arm,mps2"}
#define DT_N_P_compatible_IDX_0_EXISTS 1
#define DT_N_P_compatible_IDX_0 "arm,mps2"
#define DT_N_P_compatible_IDX_0_STRING_UNQUOTED arm,mps2
#define DT_N_P_compatible_IDX_0_STRING_TOKEN arm_mps2
#define DT_N_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_MPS2
#define DT_N_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N, compatible, 0)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N, compatible, 0)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N, compatible, 0, __VA_ARGS__)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N, compatible, 0, __VA_ARGS__)
#define DT_N_P_compatible_LEN 1
#define DT_N_P_compatible_EXISTS 1

/*
 * Devicetree node: /aliases
 *
 * Node identifier: DT_N_S_aliases
 */

/* Node's full path: */
#define DT_N_S_aliases_PATH "/aliases"

/* Node's name with unit-address: */
#define DT_N_S_aliases_FULL_NAME "aliases"
#define DT_N_S_aliases_FULL_NAME_UNQUOTED aliases
#define DT_N_S_aliases_FULL_NAME_TOKEN aliases
#define DT_N_S_aliases_FULL_NAME_UPPER_TOKEN ALIASES

/* Node parent (/) identifier: */
#define DT_N_S_aliases_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_aliases_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_aliases_NODELABEL_NUM 0
#define DT_N_S_aliases_FOREACH_NODELABEL(fn) 
#define DT_N_S_aliases_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_aliases_CHILD_NUM 0
#define DT_N_S_aliases_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_aliases_FOREACH_CHILD(fn) 
#define DT_N_S_aliases_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_aliases_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_aliases_HASH QavYY6yplHKhLPRKsRzaLCGlR0CWZ0JUNJakcBCfDXA

/* Node's dependency ordinal: */
#define DT_N_S_aliases_ORD 1
#define DT_N_S_aliases_ORD_STR_SORTABLE 00001

/* Ordinals for what this node depends on directly: */
#define DT_N_S_aliases_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_aliases_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_aliases_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_aliases_REG_NUM 0
#define DT_N_S_aliases_RANGES_NUM 0
#define DT_N_S_aliases_FOREACH_RANGE(fn) 
#define DT_N_S_aliases_IRQ_NUM 0
#define DT_N_S_aliases_IRQ_LEVEL 0
#define DT_N_S_aliases_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_aliases_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /chosen
 *
 * Node identifier: DT_N_S_chosen
 */

/* Node's full path: */
#define DT_N_S_chosen_PATH "/chosen"

/* Node's name with unit-address: */
#define DT_N_S_chosen_FULL_NAME "chosen"
#define DT_N_S_chosen_FULL_NAME_UNQUOTED chosen
#define DT_N_S_chosen_FULL_NAME_TOKEN chosen
#define DT_N_S_chosen_FULL_NAME_UPPER_TOKEN CHOSEN

/* Node parent (/) identifier: */
#define DT_N_S_chosen_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_chosen_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_chosen_NODELABEL_NUM 0
#define DT_N_S_chosen_FOREACH_NODELABEL(fn) 
#define DT_N_S_chosen_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_chosen_CHILD_NUM 0
#define DT_N_S_chosen_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_chosen_FOREACH_CHILD(fn) 
#define DT_N_S_chosen_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_chosen_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_chosen_HASH qNExeeLInzqaWpm1KroyYDk4lRIxVO2ig78mq_hOnA8

/* Node's dependency ordinal: */
#define DT_N_S_chosen_ORD 2
#define DT_N_S_chosen_ORD_STR_SORTABLE 00002

/* Ordinals for what this node depends on directly: */
#define DT_N_S_chosen_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_chosen_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_chosen_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_chosen_REG_NUM 0
#define DT_N_S_chosen_RANGES_NUM 0
#define DT_N_S_chosen_FOREACH_RANGE(fn) 
#define DT_N_S_chosen_IRQ_NUM 0
#define DT_N_S_chosen_IRQ_LEVEL 0
#define DT_N_S_chosen_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_chosen_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /flash@0
 *
 * Node identifier: DT_N_S_flash_0
 *
 * Binding (compatible = soc-nv-flash):
 *   $ZEPHYR_BASE/dts/bindings/mtd/soc-nv-flash.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_flash_0_PATH "/flash@0"

/* Node's name with unit-address: */
#define DT_N_S_flash_0_FULL_NAME "flash@0"
#define DT_N_S_flash_0_FULL_NAME_UNQUOTED flash@0
#define DT_N_S_flash_0_FULL_NAME_TOKEN flash_0
#define DT_N_S_flash_0_FULL_NAME_UPPER_TOKEN FLASH_0

/* Node parent (/) identifier: */
#define DT_N_S_flash_0_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_flash_0_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_flash_0_NODELABEL_NUM 1
#define DT_N_S_flash_0_FOREACH_NODELABEL(fn) fn(flash0)
#define DT_N_S_flash_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(flash0, __VA_ARGS__)
#define DT_N_S_flash_0_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_flash_0_CHILD_NUM 0
#define DT_N_S_flash_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_flash_0_FOREACH_CHILD(fn) 
#define DT_N_S_flash_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_flash_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_flash_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_flash_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_flash_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_flash_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_flash_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_flash_0_HASH Fcyzj8dl50ADC8CbXJyh5Bim2pa_LMHy_oN1_G6kgb0

/* Node's dependency ordinal: */
#define DT_N_S_flash_0_ORD 3
#define DT_N_S_flash_0_ORD_STR_SORTABLE 00003

/* Ordinals for what this node depends on directly: */
#define DT_N_S_flash_0_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_flash_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_flash_0_EXISTS 1
#define DT_N_INST_0_soc_nv_flash DT_N_S_flash_0
#define DT_N_NODELABEL_flash0    DT_N_S_flash_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_flash_0_REG_NUM 1
#define DT_N_S_flash_0_REG_IDX_0_EXISTS 1
#define DT_N_S_flash_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_flash_0_REG_IDX_0_VAL_SIZE 4194304 /* 0x400000 */
#define DT_N_S_flash_0_RANGES_NUM 0
#define DT_N_S_flash_0_FOREACH_RANGE(fn) 
#define DT_N_S_flash_0_IRQ_NUM 0
#define DT_N_S_flash_0_IRQ_LEVEL 0
#define DT_N_S_flash_0_COMPAT_MATCHES_soc_nv_flash 1
#define DT_N_S_flash_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_flash_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_flash_0_P_compatible {"soc-nv-flash"}
#define DT_N_S_flash_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_flash_0_P_compatible_IDX_0 "soc-nv-flash"
#define DT_N_S_flash_0_P_compatible_IDX_0_STRING_UNQUOTED soc-nv-flash
#define DT_N_S_flash_0_P_compatible_IDX_0_STRING_TOKEN soc_nv_flash
#define DT_N_S_flash_0_P_compatible_IDX_0_STRING_UPPER_TOKEN SOC_NV_FLASH
#define DT_N_S_flash_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_flash_0, compatible, 0)
#define DT_N_S_flash_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_flash_0, compatible, 0)
#define DT_N_S_flash_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_flash_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_flash_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_flash_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_flash_0_P_compatible_LEN 1
#define DT_N_S_flash_0_P_compatible_EXISTS 1
#define DT_N_S_flash_0_P_reg {0 /* 0x0 */, 4194304 /* 0x400000 */}
#define DT_N_S_flash_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_flash_0_P_reg_IDX_0 0
#define DT_N_S_flash_0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_flash_0_P_reg_IDX_1 4194304
#define DT_N_S_flash_0_P_reg_EXISTS 1
#define DT_N_S_flash_0_P_zephyr_deferred_init 0
#define DT_N_S_flash_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_flash_0_P_wakeup_source 0
#define DT_N_S_flash_0_P_wakeup_source_EXISTS 1
#define DT_N_S_flash_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_flash_0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /memory@20000000
 *
 * Node identifier: DT_N_S_memory_20000000
 *
 * Binding (compatible = mmio-sram):
 *   $ZEPHYR_BASE/dts/bindings/sram/mmio-sram.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_memory_20000000_PATH "/memory@20000000"

/* Node's name with unit-address: */
#define DT_N_S_memory_20000000_FULL_NAME "memory@20000000"
#define DT_N_S_memory_20000000_FULL_NAME_UNQUOTED memory@20000000
#define DT_N_S_memory_20000000_FULL_NAME_TOKEN memory_20000000
#define DT_N_S_memory_20000000_FULL_NAME_UPPER_TOKEN MEMORY_20000000

/* Node parent (/) identifier: */
#define DT_N_S_memory_20000000_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_memory_20000000_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_memory_20000000_NODELABEL_NUM 1
#define DT_N_S_memory_20000000_FOREACH_NODELABEL(fn) fn(sram0)
#define DT_N_S_memory_20000000_FOREACH_NODELABEL_VARGS(fn, ...) fn(sram0, __VA_ARGS__)
#define DT_N_S_memory_20000000_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_memory_20000000_CHILD_NUM 0
#define DT_N_S_memory_20000000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_memory_20000000_FOREACH_CHILD(fn) 
#define DT_N_S_memory_20000000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_memory_20000000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_memory_20000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_memory_20000000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_memory_20000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_memory_20000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_memory_20000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_memory_20000000_HASH Ppv28MrjF0V_ocFctWWy62TJJRdbnlSCTerwKpAvZ6U

/* Node's dependency ordinal: */
#define DT_N_S_memory_20000000_ORD 4
#define DT_N_S_memory_20000000_ORD_STR_SORTABLE 00004

/* Ordinals for what this node depends on directly: */
#define DT_N_S_memory_20000000_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_memory_20000000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_memory_20000000_EXISTS 1
#define DT_N_INST_0_mmio_sram DT_N_S_memory_20000000
#define DT_N_NODELABEL_sram0  DT_N_S_memory_20000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_memory_20000000_REG_NUM 1
#define DT_N_S_memory_20000000_REG_IDX_0_EXISTS 1
#define DT_N_S_memory_20000000_REG_IDX_0_VAL_ADDRESS 536870912 /* 0x20000000 */
#define DT_N_S_memory_20000000_REG_IDX_0_VAL_SIZE 4194304 /* 0x400000 */
#define DT_N_S_memory_20000000_RANGES_NUM 0
#define DT_N_S_memory_20000000_FOREACH_RANGE(fn) 
#define DT_N_S_memory_20000000_IRQ_NUM 0
#define DT_N_S_memory_20000000_IRQ_LEVEL 0
#define DT_N_S_memory_20000000_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_memory_20000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_memory_20000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_memory_20000000_P_reg {536870912 /* 0x20000000 */, 4194304 /* 0x400000 */}
#define DT_N_S_memory_20000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_memory_20000000_P_reg_IDX_0 536870912
#define DT_N_S_memory_20000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_memory_20000000_P_reg_IDX_1 4194304
#define DT_N_S_memory_20000000_P_reg_EXISTS 1
#define DT_N_S_memory_20000000_P_compatible {"mmio-sram"}
#define DT_N_S_memory_20000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_memory_20000000_P_compatible_IDX_0 "mmio-sram"
#define DT_N_S_memory_20000000_P_compatible_IDX_0_STRING_UNQUOTED mmio-sram
#define DT_N_S_memory_20000000_P_compatible_IDX_0_STRING_TOKEN mmio_sram
#define DT_N_S_memory_20000000_P_compatible_IDX_0_STRING_UPPER_TOKEN MMIO_SRAM
#define DT_N_S_memory_20000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_memory_20000000, compatible, 0)
#define DT_N_S_memory_20000000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_memory_20000000, compatible, 0)
#define DT_N_S_memory_20000000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_memory_20000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_memory_20000000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_memory_20000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_memory_20000000_P_compatible_LEN 1
#define DT_N_S_memory_20000000_P_compatible_EXISTS 1
#define DT_N_S_memory_20000000_P_zephyr_deferred_init 0
#define DT_N_S_memory_20000000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_memory_20000000_P_wakeup_source 0
#define DT_N_S_memory_20000000_P_wakeup_source_EXISTS 1
#define DT_N_S_memory_20000000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_memory_20000000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /cpus
 *
 * Node identifier: DT_N_S_cpus
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_PATH "/cpus"

/* Node's name with unit-address: */
#define DT_N_S_cpus_FULL_NAME "cpus"
#define DT_N_S_cpus_FULL_NAME_UNQUOTED cpus
#define DT_N_S_cpus_FULL_NAME_TOKEN cpus
#define DT_N_S_cpus_FULL_NAME_UPPER_TOKEN CPUS

/* Node parent (/) identifier: */
#define DT_N_S_cpus_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_CHILD_IDX 10

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_NODELABEL_NUM 0
#define DT_N_S_cpus_FOREACH_NODELABEL(fn) 
#define DT_N_S_cpus_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_cpus_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_CHILD_NUM 1
#define DT_N_S_cpus_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_cpus_FOREACH_CHILD(fn) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_cpus_HASH iL3XRGZVvvtpNJqKV0_jvtuXF7m6kgky4nI2ifizwdg

/* Node's dependency ordinal: */
#define DT_N_S_cpus_ORD 5
#define DT_N_S_cpus_ORD_STR_SORTABLE 00005

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_SUPPORTS_ORDS \
	6, /* /cpus/cpu@0 */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_REG_NUM 0
#define DT_N_S_cpus_RANGES_NUM 0
#define DT_N_S_cpus_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_IRQ_NUM 0
#define DT_N_S_cpus_IRQ_LEVEL 0
#define DT_N_S_cpus_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /cpus/cpu@0
 *
 * Node identifier: DT_N_S_cpus_S_cpu_0
 *
 * Binding (compatible = arm,cortex-m3):
 *   $ZEPHYR_BASE/dts/bindings/cpu/arm,cortex-m3.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_cpu_0_PATH "/cpus/cpu@0"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_cpu_0_FULL_NAME "cpu@0"
#define DT_N_S_cpus_S_cpu_0_FULL_NAME_UNQUOTED cpu@0
#define DT_N_S_cpus_S_cpu_0_FULL_NAME_TOKEN cpu_0
#define DT_N_S_cpus_S_cpu_0_FULL_NAME_UPPER_TOKEN CPU_0

/* Node parent (/cpus) identifier: */
#define DT_N_S_cpus_S_cpu_0_PARENT DT_N_S_cpus

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_cpu_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_S_cpu_0_NODELABEL_NUM 0
#define DT_N_S_cpus_S_cpu_0_FOREACH_NODELABEL(fn) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_cpus) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_cpu_0_CHILD_NUM 0
#define DT_N_S_cpus_S_cpu_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD(fn) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_cpus_S_cpu_0_HASH Su0JBbOtM0QIxe_1ka2Xvgw4rk1QaIlMIj8Rp_v4yVQ

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_cpu_0_ORD 6
#define DT_N_S_cpus_S_cpu_0_ORD_STR_SORTABLE 00006

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_cpu_0_REQUIRES_ORDS \
	5, /* /cpus */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_cpu_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_cpu_0_EXISTS 1
#define DT_N_INST_0_arm_cortex_m3 DT_N_S_cpus_S_cpu_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_cpu_0_REG_NUM 1
#define DT_N_S_cpus_S_cpu_0_REG_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_cpus_S_cpu_0_RANGES_NUM 0
#define DT_N_S_cpus_S_cpu_0_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_cpu_0_IRQ_NUM 0
#define DT_N_S_cpus_S_cpu_0_IRQ_LEVEL 0
#define DT_N_S_cpus_S_cpu_0_COMPAT_MATCHES_arm_cortex_m3 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_cpus_S_cpu_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_MODEL_IDX_0 "cortex-m3"
#define DT_N_S_cpus_S_cpu_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_cpu_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpus_S_cpu_0_P_compatible {"arm,cortex-m3"}
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0 "arm,cortex-m3"
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_UNQUOTED arm,cortex-m3
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_TOKEN arm_cortex_m3
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_CORTEX_M3
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_cpu_0, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_compatible_LEN 1
#define DT_N_S_cpus_S_cpu_0_P_compatible_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_reg {0 /* 0x0 */}
#define DT_N_S_cpus_S_cpu_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_reg_IDX_0 0
#define DT_N_S_cpus_S_cpu_0_P_reg_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_zephyr_deferred_init 0
#define DT_N_S_cpus_S_cpu_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_wakeup_source 0
#define DT_N_S_cpus_S_cpu_0_P_wakeup_source_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_cpus_S_cpu_0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc
 *
 * Node identifier: DT_N_S_soc
 */

/* Node's full path: */
#define DT_N_S_soc_PATH "/soc"

/* Node's name with unit-address: */
#define DT_N_S_soc_FULL_NAME "soc"
#define DT_N_S_soc_FULL_NAME_UNQUOTED soc
#define DT_N_S_soc_FULL_NAME_TOKEN soc
#define DT_N_S_soc_FULL_NAME_UPPER_TOKEN SOC

/* Node parent (/) identifier: */
#define DT_N_S_soc_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_NODELABEL_NUM 0
#define DT_N_S_soc_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_CHILD_NUM 21
#define DT_N_S_soc_CHILD_NUM_STATUS_OKAY 21
#define DT_N_S_soc_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_timer_40000000) fn(DT_N_S_soc_S_timer_40001000) fn(DT_N_S_soc_S_dtimer_40002000) fn(DT_N_S_soc_S_uart_40004000) fn(DT_N_S_soc_S_uart_40005000) fn(DT_N_S_soc_S_uart_40006000) fn(DT_N_S_soc_S_wdog_40008000) fn(DT_N_S_soc_S_gpio_40010000) fn(DT_N_S_soc_S_gpio_40011000) fn(DT_N_S_soc_S_gpio_40012000) fn(DT_N_S_soc_S_gpio_40013000) fn(DT_N_S_soc_S_eth_40200000) fn(DT_N_S_soc_S_i2c_40022000) fn(DT_N_S_soc_S_i2c_40023000) fn(DT_N_S_soc_S_i2c_40029000) fn(DT_N_S_soc_S_i2c_4002a000) fn(DT_N_S_soc_S_mps2_fpgaio_40028000) fn(DT_N_S_soc_S_mps2_fpgaio_40028008) fn(DT_N_S_soc_S_mps2_fpgaio_4002804c)
#define DT_N_S_soc_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_e000e100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_40000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_40001000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dtimer_40002000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_uart_40004000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_uart_40005000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_uart_40006000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_wdog_40008000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40010000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40011000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40012000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40013000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_eth_40200000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40022000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40023000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40029000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_4002a000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mps2_fpgaio_40028000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mps2_fpgaio_40028008) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mps2_fpgaio_4002804c)
#define DT_N_S_soc_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_timer_40000000, __VA_ARGS__) fn(DT_N_S_soc_S_timer_40001000, __VA_ARGS__) fn(DT_N_S_soc_S_dtimer_40002000, __VA_ARGS__) fn(DT_N_S_soc_S_uart_40004000, __VA_ARGS__) fn(DT_N_S_soc_S_uart_40005000, __VA_ARGS__) fn(DT_N_S_soc_S_uart_40006000, __VA_ARGS__) fn(DT_N_S_soc_S_wdog_40008000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40010000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40011000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40012000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40013000, __VA_ARGS__) fn(DT_N_S_soc_S_eth_40200000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40022000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40023000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40029000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_4002a000, __VA_ARGS__) fn(DT_N_S_soc_S_mps2_fpgaio_40028000, __VA_ARGS__) fn(DT_N_S_soc_S_mps2_fpgaio_40028008, __VA_ARGS__) fn(DT_N_S_soc_S_mps2_fpgaio_4002804c, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_40000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_40001000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dtimer_40002000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_uart_40004000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_uart_40005000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_uart_40006000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_wdog_40008000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40010000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40011000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40012000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40013000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_eth_40200000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40022000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40023000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40029000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_4002a000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mps2_fpgaio_40028000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mps2_fpgaio_40028008, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mps2_fpgaio_4002804c, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_timer_40000000) fn(DT_N_S_soc_S_timer_40001000) fn(DT_N_S_soc_S_dtimer_40002000) fn(DT_N_S_soc_S_uart_40004000) fn(DT_N_S_soc_S_uart_40005000) fn(DT_N_S_soc_S_uart_40006000) fn(DT_N_S_soc_S_wdog_40008000) fn(DT_N_S_soc_S_gpio_40010000) fn(DT_N_S_soc_S_gpio_40011000) fn(DT_N_S_soc_S_gpio_40012000) fn(DT_N_S_soc_S_gpio_40013000) fn(DT_N_S_soc_S_eth_40200000) fn(DT_N_S_soc_S_i2c_40022000) fn(DT_N_S_soc_S_i2c_40023000) fn(DT_N_S_soc_S_i2c_40029000) fn(DT_N_S_soc_S_i2c_4002a000) fn(DT_N_S_soc_S_mps2_fpgaio_40028000) fn(DT_N_S_soc_S_mps2_fpgaio_40028008) fn(DT_N_S_soc_S_mps2_fpgaio_4002804c)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_e000e100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_40000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_40001000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dtimer_40002000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_uart_40004000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_uart_40005000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_uart_40006000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_wdog_40008000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40010000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40011000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40012000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40013000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_eth_40200000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40022000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40023000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40029000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_4002a000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mps2_fpgaio_40028000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mps2_fpgaio_40028008) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mps2_fpgaio_4002804c)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_timer_40000000, __VA_ARGS__) fn(DT_N_S_soc_S_timer_40001000, __VA_ARGS__) fn(DT_N_S_soc_S_dtimer_40002000, __VA_ARGS__) fn(DT_N_S_soc_S_uart_40004000, __VA_ARGS__) fn(DT_N_S_soc_S_uart_40005000, __VA_ARGS__) fn(DT_N_S_soc_S_uart_40006000, __VA_ARGS__) fn(DT_N_S_soc_S_wdog_40008000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40010000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40011000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40012000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40013000, __VA_ARGS__) fn(DT_N_S_soc_S_eth_40200000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40022000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40023000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40029000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_4002a000, __VA_ARGS__) fn(DT_N_S_soc_S_mps2_fpgaio_40028000, __VA_ARGS__) fn(DT_N_S_soc_S_mps2_fpgaio_40028008, __VA_ARGS__) fn(DT_N_S_soc_S_mps2_fpgaio_4002804c, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_40000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_40001000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dtimer_40002000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_uart_40004000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_uart_40005000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_uart_40006000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_wdog_40008000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40010000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40011000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40012000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_gpio_40013000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_eth_40200000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40022000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40023000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_40029000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c_4002a000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mps2_fpgaio_40028000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mps2_fpgaio_40028008, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_mps2_fpgaio_4002804c, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_soc_HASH DcVqqq9YzG86l3_Hk7pNncUh2rnHG8USjbVY6wBdFts

/* Node's dependency ordinal: */
#define DT_N_S_soc_ORD 7
#define DT_N_S_soc_ORD_STR_SORTABLE 00007

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_SUPPORTS_ORDS \
	8, /* /soc/mps2_fpgaio@40028008 */ \
	12, /* /soc/interrupt-controller@e000e100 */ \
	13, /* /soc/gpio@40010000 */ \
	17, /* /soc/mps2_fpgaio@40028000 */ \
	30, /* /soc/dtimer@40002000 */ \
	31, /* /soc/eth@40200000 */ \
	32, /* /soc/gpio@40011000 */ \
	33, /* /soc/gpio@40012000 */ \
	34, /* /soc/gpio@40013000 */ \
	35, /* /soc/i2c@40022000 */ \
	36, /* /soc/i2c@40023000 */ \
	37, /* /soc/i2c@40029000 */ \
	38, /* /soc/i2c@4002a000 */ \
	39, /* /soc/mps2_fpgaio@4002804c */ \
	40, /* /soc/timer@40000000 */ \
	41, /* /soc/timer@40001000 */ \
	42, /* /soc/timer@e000e010 */ \
	44, /* /soc/uart@40004000 */ \
	45, /* /soc/uart@40005000 */ \
	46, /* /soc/uart@40006000 */ \
	47, /* /soc/wdog@40008000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_EXISTS 1
#define DT_N_INST_0_simple_bus DT_N_S_soc

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_REG_NUM 0
#define DT_N_S_soc_RANGES_NUM 0
#define DT_N_S_soc_FOREACH_RANGE(fn) 
#define DT_N_S_soc_IRQ_NUM 0
#define DT_N_S_soc_IRQ_LEVEL 0
#define DT_N_S_soc_COMPAT_MATCHES_simple_bus 1
#define DT_N_S_soc_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_P_compatible {"simple-bus"}
#define DT_N_S_soc_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_P_compatible_IDX_0 "simple-bus"
#define DT_N_S_soc_P_compatible_IDX_0_STRING_UNQUOTED simple-bus
#define DT_N_S_soc_P_compatible_IDX_0_STRING_TOKEN simple_bus
#define DT_N_S_soc_P_compatible_IDX_0_STRING_UPPER_TOKEN SIMPLE_BUS
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc, compatible, 0)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc, compatible, 0)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_P_compatible_LEN 1
#define DT_N_S_soc_P_compatible_EXISTS 1
#define DT_N_S_soc_P_ranges_EXISTS 1

/*
 * Devicetree node: /soc/mps2_fpgaio@40028008
 *
 * Node identifier: DT_N_S_soc_S_mps2_fpgaio_40028008
 *
 * Binding (compatible = arm,mmio32-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/arm,mmio32-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_mps2_fpgaio_40028008_PATH "/soc/mps2_fpgaio@40028008"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_mps2_fpgaio_40028008_FULL_NAME "mps2_fpgaio@40028008"
#define DT_N_S_soc_S_mps2_fpgaio_40028008_FULL_NAME_UNQUOTED mps2_fpgaio@40028008
#define DT_N_S_soc_S_mps2_fpgaio_40028008_FULL_NAME_TOKEN mps2_fpgaio_40028008
#define DT_N_S_soc_S_mps2_fpgaio_40028008_FULL_NAME_UPPER_TOKEN MPS2_FPGAIO_40028008

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_mps2_fpgaio_40028008_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_mps2_fpgaio_40028008_CHILD_IDX 19

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_mps2_fpgaio_40028008_NODELABEL_NUM 1
#define DT_N_S_soc_S_mps2_fpgaio_40028008_FOREACH_NODELABEL(fn) fn(gpio_button)
#define DT_N_S_soc_S_mps2_fpgaio_40028008_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpio_button, __VA_ARGS__)
#define DT_N_S_soc_S_mps2_fpgaio_40028008_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_mps2_fpgaio_40028008_CHILD_NUM 0
#define DT_N_S_soc_S_mps2_fpgaio_40028008_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_mps2_fpgaio_40028008_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_mps2_fpgaio_40028008_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_mps2_fpgaio_40028008_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_mps2_fpgaio_40028008_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_mps2_fpgaio_40028008_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_mps2_fpgaio_40028008_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_mps2_fpgaio_40028008_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_mps2_fpgaio_40028008_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_mps2_fpgaio_40028008_HASH rJZ4M1jBWRJWDNVhQiszcioesvIHZ2eWnmuHk_cniy0

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_mps2_fpgaio_40028008_ORD 8
#define DT_N_S_soc_S_mps2_fpgaio_40028008_ORD_STR_SORTABLE 00008

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_mps2_fpgaio_40028008_REQUIRES_ORDS \
	7, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_mps2_fpgaio_40028008_SUPPORTS_ORDS \
	9, /* /gpio_keys */ \
	10, /* /gpio_keys/button_0 */ \
	11, /* /gpio_keys/button_1 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_mps2_fpgaio_40028008_EXISTS 1
#define DT_N_INST_1_arm_mmio32_gpio DT_N_S_soc_S_mps2_fpgaio_40028008
#define DT_N_NODELABEL_gpio_button  DT_N_S_soc_S_mps2_fpgaio_40028008

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_mps2_fpgaio_40028008_REG_NUM 1
#define DT_N_S_soc_S_mps2_fpgaio_40028008_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mps2_fpgaio_40028008_REG_IDX_0_VAL_ADDRESS 1073905672 /* 0x40028008 */
#define DT_N_S_soc_S_mps2_fpgaio_40028008_REG_IDX_0_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_mps2_fpgaio_40028008_RANGES_NUM 0
#define DT_N_S_soc_S_mps2_fpgaio_40028008_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_mps2_fpgaio_40028008_IRQ_NUM 0
#define DT_N_S_soc_S_mps2_fpgaio_40028008_IRQ_LEVEL 0
#define DT_N_S_soc_S_mps2_fpgaio_40028008_COMPAT_MATCHES_arm_mmio32_gpio 1
#define DT_N_S_soc_S_mps2_fpgaio_40028008_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mps2_fpgaio_40028008_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_soc_S_mps2_fpgaio_40028008_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mps2_fpgaio_40028008_COMPAT_MODEL_IDX_0 "mmio32-gpio"
#define DT_N_S_soc_S_mps2_fpgaio_40028008_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_mps2_fpgaio_40028008_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_mps2_fpgaio_40028008_P_reg {1073905672 /* 0x40028008 */, 4 /* 0x4 */}
#define DT_N_S_soc_S_mps2_fpgaio_40028008_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mps2_fpgaio_40028008_P_reg_IDX_0 1073905672
#define DT_N_S_soc_S_mps2_fpgaio_40028008_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_mps2_fpgaio_40028008_P_reg_IDX_1 4
#define DT_N_S_soc_S_mps2_fpgaio_40028008_P_reg_EXISTS 1
#define DT_N_S_soc_S_mps2_fpgaio_40028008_P_ngpios 2
#define DT_N_S_soc_S_mps2_fpgaio_40028008_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_mps2_fpgaio_40028008_P_direction_input 1
#define DT_N_S_soc_S_mps2_fpgaio_40028008_P_direction_input_EXISTS 1
#define DT_N_S_soc_S_mps2_fpgaio_40028008_P_gpio_controller 1
#define DT_N_S_soc_S_mps2_fpgaio_40028008_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_mps2_fpgaio_40028008_P_compatible {"arm,mmio32-gpio"}
#define DT_N_S_soc_S_mps2_fpgaio_40028008_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mps2_fpgaio_40028008_P_compatible_IDX_0 "arm,mmio32-gpio"
#define DT_N_S_soc_S_mps2_fpgaio_40028008_P_compatible_IDX_0_STRING_UNQUOTED arm,mmio32-gpio
#define DT_N_S_soc_S_mps2_fpgaio_40028008_P_compatible_IDX_0_STRING_TOKEN arm_mmio32_gpio
#define DT_N_S_soc_S_mps2_fpgaio_40028008_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_MMIO32_GPIO
#define DT_N_S_soc_S_mps2_fpgaio_40028008_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_mps2_fpgaio_40028008, compatible, 0)
#define DT_N_S_soc_S_mps2_fpgaio_40028008_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_mps2_fpgaio_40028008, compatible, 0)
#define DT_N_S_soc_S_mps2_fpgaio_40028008_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_mps2_fpgaio_40028008, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mps2_fpgaio_40028008_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_mps2_fpgaio_40028008, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mps2_fpgaio_40028008_P_compatible_LEN 1
#define DT_N_S_soc_S_mps2_fpgaio_40028008_P_compatible_EXISTS 1
#define DT_N_S_soc_S_mps2_fpgaio_40028008_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_mps2_fpgaio_40028008_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_mps2_fpgaio_40028008_P_wakeup_source 0
#define DT_N_S_soc_S_mps2_fpgaio_40028008_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_mps2_fpgaio_40028008_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_mps2_fpgaio_40028008_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /gpio_keys
 *
 * Node identifier: DT_N_S_gpio_keys
 *
 * Binding (compatible = gpio-keys):
 *   $ZEPHYR_BASE/dts/bindings/input/gpio-keys.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_gpio_keys_PATH "/gpio_keys"

/* Node's name with unit-address: */
#define DT_N_S_gpio_keys_FULL_NAME "gpio_keys"
#define DT_N_S_gpio_keys_FULL_NAME_UNQUOTED gpio_keys
#define DT_N_S_gpio_keys_FULL_NAME_TOKEN gpio_keys
#define DT_N_S_gpio_keys_FULL_NAME_UPPER_TOKEN GPIO_KEYS

/* Node parent (/) identifier: */
#define DT_N_S_gpio_keys_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_gpio_keys_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_gpio_keys_NODELABEL_NUM 0
#define DT_N_S_gpio_keys_FOREACH_NODELABEL(fn) 
#define DT_N_S_gpio_keys_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_gpio_keys_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_gpio_keys_CHILD_NUM 2
#define DT_N_S_gpio_keys_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_gpio_keys_FOREACH_CHILD(fn) fn(DT_N_S_gpio_keys_S_button_0) fn(DT_N_S_gpio_keys_S_button_1)
#define DT_N_S_gpio_keys_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_gpio_keys_S_button_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpio_keys_S_button_1)
#define DT_N_S_gpio_keys_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_gpio_keys_S_button_0, __VA_ARGS__) fn(DT_N_S_gpio_keys_S_button_1, __VA_ARGS__)
#define DT_N_S_gpio_keys_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_gpio_keys_S_button_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpio_keys_S_button_1, __VA_ARGS__)
#define DT_N_S_gpio_keys_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_gpio_keys_S_button_0) fn(DT_N_S_gpio_keys_S_button_1)
#define DT_N_S_gpio_keys_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_gpio_keys_S_button_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpio_keys_S_button_1)
#define DT_N_S_gpio_keys_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_gpio_keys_S_button_0, __VA_ARGS__) fn(DT_N_S_gpio_keys_S_button_1, __VA_ARGS__)
#define DT_N_S_gpio_keys_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_gpio_keys_S_button_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpio_keys_S_button_1, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_gpio_keys_HASH o_cyM_1oGxkDdZvjWwmF_qWSV_TFQR0RmVqGE69cQ78

/* Node's dependency ordinal: */
#define DT_N_S_gpio_keys_ORD 9
#define DT_N_S_gpio_keys_ORD_STR_SORTABLE 00009

/* Ordinals for what this node depends on directly: */
#define DT_N_S_gpio_keys_REQUIRES_ORDS \
	0, /* / */ \
	8, /* /soc/mps2_fpgaio@40028008 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_gpio_keys_SUPPORTS_ORDS \
	10, /* /gpio_keys/button_0 */ \
	11, /* /gpio_keys/button_1 */

/* Existence and alternate IDs: */
#define DT_N_S_gpio_keys_EXISTS 1
#define DT_N_INST_0_gpio_keys DT_N_S_gpio_keys

/* Macros for properties that are special in the specification: */
#define DT_N_S_gpio_keys_REG_NUM 0
#define DT_N_S_gpio_keys_RANGES_NUM 0
#define DT_N_S_gpio_keys_FOREACH_RANGE(fn) 
#define DT_N_S_gpio_keys_IRQ_NUM 0
#define DT_N_S_gpio_keys_IRQ_LEVEL 0
#define DT_N_S_gpio_keys_COMPAT_MATCHES_gpio_keys 1
#define DT_N_S_gpio_keys_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_gpio_keys_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_gpio_keys_P_debounce_interval_ms 30
#define DT_N_S_gpio_keys_P_debounce_interval_ms_EXISTS 1
#define DT_N_S_gpio_keys_P_polling_mode 0
#define DT_N_S_gpio_keys_P_polling_mode_EXISTS 1
#define DT_N_S_gpio_keys_P_no_disconnect 0
#define DT_N_S_gpio_keys_P_no_disconnect_EXISTS 1
#define DT_N_S_gpio_keys_P_compatible {"gpio-keys"}
#define DT_N_S_gpio_keys_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_gpio_keys_P_compatible_IDX_0 "gpio-keys"
#define DT_N_S_gpio_keys_P_compatible_IDX_0_STRING_UNQUOTED gpio-keys
#define DT_N_S_gpio_keys_P_compatible_IDX_0_STRING_TOKEN gpio_keys
#define DT_N_S_gpio_keys_P_compatible_IDX_0_STRING_UPPER_TOKEN GPIO_KEYS
#define DT_N_S_gpio_keys_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_gpio_keys, compatible, 0)
#define DT_N_S_gpio_keys_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_gpio_keys, compatible, 0)
#define DT_N_S_gpio_keys_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_gpio_keys, compatible, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_gpio_keys, compatible, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_P_compatible_LEN 1
#define DT_N_S_gpio_keys_P_compatible_EXISTS 1
#define DT_N_S_gpio_keys_P_zephyr_deferred_init 0
#define DT_N_S_gpio_keys_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_gpio_keys_P_wakeup_source 0
#define DT_N_S_gpio_keys_P_wakeup_source_EXISTS 1
#define DT_N_S_gpio_keys_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_gpio_keys_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /gpio_keys/button_0
 *
 * Node identifier: DT_N_S_gpio_keys_S_button_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_gpio_keys_S_button_0_PATH "/gpio_keys/button_0"

/* Node's name with unit-address: */
#define DT_N_S_gpio_keys_S_button_0_FULL_NAME "button_0"
#define DT_N_S_gpio_keys_S_button_0_FULL_NAME_UNQUOTED button_0
#define DT_N_S_gpio_keys_S_button_0_FULL_NAME_TOKEN button_0
#define DT_N_S_gpio_keys_S_button_0_FULL_NAME_UPPER_TOKEN BUTTON_0

/* Node parent (/gpio_keys) identifier: */
#define DT_N_S_gpio_keys_S_button_0_PARENT DT_N_S_gpio_keys

/* Node's index in its parent's list of children: */
#define DT_N_S_gpio_keys_S_button_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_gpio_keys_S_button_0_NODELABEL_NUM 1
#define DT_N_S_gpio_keys_S_button_0_FOREACH_NODELABEL(fn) fn(user_button_0)
#define DT_N_S_gpio_keys_S_button_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(user_button_0, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_gpio_keys) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_gpio_keys_S_button_0_CHILD_NUM 0
#define DT_N_S_gpio_keys_S_button_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_gpio_keys_S_button_0_FOREACH_CHILD(fn) 
#define DT_N_S_gpio_keys_S_button_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_gpio_keys_S_button_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_gpio_keys_S_button_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_gpio_keys_S_button_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_gpio_keys_S_button_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_gpio_keys_S_button_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_gpio_keys_S_button_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_gpio_keys_S_button_0_HASH C_Hn3JvE9sI_pLDHANZiWQipVdDvQbayAS5TLiYvirs

/* Node's dependency ordinal: */
#define DT_N_S_gpio_keys_S_button_0_ORD 10
#define DT_N_S_gpio_keys_S_button_0_ORD_STR_SORTABLE 00010

/* Ordinals for what this node depends on directly: */
#define DT_N_S_gpio_keys_S_button_0_REQUIRES_ORDS \
	8, /* /soc/mps2_fpgaio@40028008 */ \
	9, /* /gpio_keys */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_gpio_keys_S_button_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_gpio_keys_S_button_0_EXISTS 1
#define DT_N_ALIAS_sw0               DT_N_S_gpio_keys_S_button_0
#define DT_N_NODELABEL_user_button_0 DT_N_S_gpio_keys_S_button_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_gpio_keys_S_button_0_REG_NUM 0
#define DT_N_S_gpio_keys_S_button_0_RANGES_NUM 0
#define DT_N_S_gpio_keys_S_button_0_FOREACH_RANGE(fn) 
#define DT_N_S_gpio_keys_S_button_0_IRQ_NUM 0
#define DT_N_S_gpio_keys_S_button_0_IRQ_LEVEL 0
#define DT_N_S_gpio_keys_S_button_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_gpio_keys_S_button_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_gpio_keys_S_button_0_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_gpio_keys_S_button_0_P_gpios_IDX_0_PH DT_N_S_soc_S_mps2_fpgaio_40028008
#define DT_N_S_gpio_keys_S_button_0_P_gpios_IDX_0_VAL_pin 0
#define DT_N_S_gpio_keys_S_button_0_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_gpio_keys_S_button_0_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_gpio_keys_S_button_0, gpios, 0)
#define DT_N_S_gpio_keys_S_button_0_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_gpio_keys_S_button_0, gpios, 0)
#define DT_N_S_gpio_keys_S_button_0_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_gpio_keys_S_button_0, gpios, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_0_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_gpio_keys_S_button_0, gpios, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_0_P_gpios_LEN 1
#define DT_N_S_gpio_keys_S_button_0_P_gpios_EXISTS 1
#define DT_N_S_gpio_keys_S_button_0_P_label "USERPB0"
#define DT_N_S_gpio_keys_S_button_0_P_label_STRING_UNQUOTED USERPB0
#define DT_N_S_gpio_keys_S_button_0_P_label_STRING_TOKEN USERPB0
#define DT_N_S_gpio_keys_S_button_0_P_label_STRING_UPPER_TOKEN USERPB0
#define DT_N_S_gpio_keys_S_button_0_P_label_IDX_0 "USERPB0"
#define DT_N_S_gpio_keys_S_button_0_P_label_IDX_0_EXISTS 1
#define DT_N_S_gpio_keys_S_button_0_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_gpio_keys_S_button_0, label, 0)
#define DT_N_S_gpio_keys_S_button_0_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_gpio_keys_S_button_0, label, 0)
#define DT_N_S_gpio_keys_S_button_0_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_gpio_keys_S_button_0, label, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_0_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_gpio_keys_S_button_0, label, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_0_P_label_LEN 1
#define DT_N_S_gpio_keys_S_button_0_P_label_EXISTS 1
#define DT_N_S_gpio_keys_S_button_0_P_zephyr_code 11
#define DT_N_S_gpio_keys_S_button_0_P_zephyr_code_EXISTS 1

/*
 * Devicetree node: /gpio_keys/button_1
 *
 * Node identifier: DT_N_S_gpio_keys_S_button_1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_gpio_keys_S_button_1_PATH "/gpio_keys/button_1"

/* Node's name with unit-address: */
#define DT_N_S_gpio_keys_S_button_1_FULL_NAME "button_1"
#define DT_N_S_gpio_keys_S_button_1_FULL_NAME_UNQUOTED button_1
#define DT_N_S_gpio_keys_S_button_1_FULL_NAME_TOKEN button_1
#define DT_N_S_gpio_keys_S_button_1_FULL_NAME_UPPER_TOKEN BUTTON_1

/* Node parent (/gpio_keys) identifier: */
#define DT_N_S_gpio_keys_S_button_1_PARENT DT_N_S_gpio_keys

/* Node's index in its parent's list of children: */
#define DT_N_S_gpio_keys_S_button_1_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_gpio_keys_S_button_1_NODELABEL_NUM 1
#define DT_N_S_gpio_keys_S_button_1_FOREACH_NODELABEL(fn) fn(user_button_1)
#define DT_N_S_gpio_keys_S_button_1_FOREACH_NODELABEL_VARGS(fn, ...) fn(user_button_1, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_1_FOREACH_ANCESTOR(fn) fn(DT_N_S_gpio_keys) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_gpio_keys_S_button_1_CHILD_NUM 0
#define DT_N_S_gpio_keys_S_button_1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_gpio_keys_S_button_1_FOREACH_CHILD(fn) 
#define DT_N_S_gpio_keys_S_button_1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_gpio_keys_S_button_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_gpio_keys_S_button_1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_gpio_keys_S_button_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_gpio_keys_S_button_1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_gpio_keys_S_button_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_gpio_keys_S_button_1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_gpio_keys_S_button_1_HASH 8pWXabJkvTWS5VHRxXWB_jLxu8ox5vV4NRKvg0jrLDc

/* Node's dependency ordinal: */
#define DT_N_S_gpio_keys_S_button_1_ORD 11
#define DT_N_S_gpio_keys_S_button_1_ORD_STR_SORTABLE 00011

/* Ordinals for what this node depends on directly: */
#define DT_N_S_gpio_keys_S_button_1_REQUIRES_ORDS \
	8, /* /soc/mps2_fpgaio@40028008 */ \
	9, /* /gpio_keys */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_gpio_keys_S_button_1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_gpio_keys_S_button_1_EXISTS 1
#define DT_N_ALIAS_sw1               DT_N_S_gpio_keys_S_button_1
#define DT_N_NODELABEL_user_button_1 DT_N_S_gpio_keys_S_button_1

/* Macros for properties that are special in the specification: */
#define DT_N_S_gpio_keys_S_button_1_REG_NUM 0
#define DT_N_S_gpio_keys_S_button_1_RANGES_NUM 0
#define DT_N_S_gpio_keys_S_button_1_FOREACH_RANGE(fn) 
#define DT_N_S_gpio_keys_S_button_1_IRQ_NUM 0
#define DT_N_S_gpio_keys_S_button_1_IRQ_LEVEL 0
#define DT_N_S_gpio_keys_S_button_1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_gpio_keys_S_button_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_gpio_keys_S_button_1_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_gpio_keys_S_button_1_P_gpios_IDX_0_PH DT_N_S_soc_S_mps2_fpgaio_40028008
#define DT_N_S_gpio_keys_S_button_1_P_gpios_IDX_0_VAL_pin 1
#define DT_N_S_gpio_keys_S_button_1_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_gpio_keys_S_button_1_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_gpio_keys_S_button_1, gpios, 0)
#define DT_N_S_gpio_keys_S_button_1_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_gpio_keys_S_button_1, gpios, 0)
#define DT_N_S_gpio_keys_S_button_1_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_gpio_keys_S_button_1, gpios, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_1_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_gpio_keys_S_button_1, gpios, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_1_P_gpios_LEN 1
#define DT_N_S_gpio_keys_S_button_1_P_gpios_EXISTS 1
#define DT_N_S_gpio_keys_S_button_1_P_label "USERPB1"
#define DT_N_S_gpio_keys_S_button_1_P_label_STRING_UNQUOTED USERPB1
#define DT_N_S_gpio_keys_S_button_1_P_label_STRING_TOKEN USERPB1
#define DT_N_S_gpio_keys_S_button_1_P_label_STRING_UPPER_TOKEN USERPB1
#define DT_N_S_gpio_keys_S_button_1_P_label_IDX_0 "USERPB1"
#define DT_N_S_gpio_keys_S_button_1_P_label_IDX_0_EXISTS 1
#define DT_N_S_gpio_keys_S_button_1_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_gpio_keys_S_button_1, label, 0)
#define DT_N_S_gpio_keys_S_button_1_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_gpio_keys_S_button_1, label, 0)
#define DT_N_S_gpio_keys_S_button_1_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_gpio_keys_S_button_1, label, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_1_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_gpio_keys_S_button_1, label, 0, __VA_ARGS__)
#define DT_N_S_gpio_keys_S_button_1_P_label_LEN 1
#define DT_N_S_gpio_keys_S_button_1_P_label_EXISTS 1
#define DT_N_S_gpio_keys_S_button_1_P_zephyr_code 2
#define DT_N_S_gpio_keys_S_button_1_P_zephyr_code_EXISTS 1

/*
 * Devicetree node: /soc/interrupt-controller@e000e100
 *
 * Node identifier: DT_N_S_soc_S_interrupt_controller_e000e100
 *
 * Binding (compatible = arm,v7m-nvic):
 *   $ZEPHYR_BASE/dts/bindings/interrupt-controller/arm,v7m-nvic.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PATH "/soc/interrupt-controller@e000e100"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME "interrupt-controller@e000e100"
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME_UNQUOTED interrupt-controller@e000e100
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME_TOKEN interrupt_controller_e000e100
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME_UPPER_TOKEN INTERRUPT_CONTROLLER_E000E100

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_NODELABEL_NUM 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_NODELABEL(fn) fn(nvic)
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_NODELABEL_VARGS(fn, ...) fn(nvic, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_interrupt_controller_e000e100_CHILD_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_HASH MNKByYDCdVxyLwiy4A_bv2jZfVhfDT01mZ2_1uEhUYQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_ORD 12
#define DT_N_S_soc_S_interrupt_controller_e000e100_ORD_STR_SORTABLE 00012

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REQUIRES_ORDS \
	7, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_SUPPORTS_ORDS \
	13, /* /soc/gpio@40010000 */ \
	30, /* /soc/dtimer@40002000 */ \
	31, /* /soc/eth@40200000 */ \
	32, /* /soc/gpio@40011000 */ \
	33, /* /soc/gpio@40012000 */ \
	34, /* /soc/gpio@40013000 */ \
	40, /* /soc/timer@40000000 */ \
	41, /* /soc/timer@40001000 */ \
	44, /* /soc/uart@40004000 */ \
	45, /* /soc/uart@40005000 */ \
	46, /* /soc/uart@40006000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_EXISTS 1
#define DT_N_INST_0_arm_v7m_nvic DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_NODELABEL_nvic      DT_N_S_soc_S_interrupt_controller_e000e100

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_NUM 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_VAL_ADDRESS 3758153984 /* 0xe000e100 */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_VAL_SIZE 3072 /* 0xc00 */
#define DT_N_S_soc_S_interrupt_controller_e000e100_RANGES_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_IRQ_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_IRQ_LEVEL 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MATCHES_arm_v7m_nvic 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MODEL_IDX_0 "v7m-nvic"
#define DT_N_S_soc_S_interrupt_controller_e000e100_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg {3758153984 /* 0xe000e100 */, 3072 /* 0xc00 */}
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_0 3758153984
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_1 3072
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_arm_num_irq_priority_bits 3
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_arm_num_irq_priority_bits_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_interrupt_controller 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_interrupt_controller_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible {"arm,v7m-nvic"}
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0 "arm,v7m-nvic"
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_STRING_UNQUOTED arm,v7m-nvic
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_STRING_TOKEN arm_v7m_nvic
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_V7M_NVIC
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_LEN 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_wakeup_source 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/gpio@40010000
 *
 * Node identifier: DT_N_S_soc_S_gpio_40010000
 *
 * Binding (compatible = arm,cmsdk-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/arm,cmsdk-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_40010000_PATH "/soc/gpio@40010000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_40010000_FULL_NAME "gpio@40010000"
#define DT_N_S_soc_S_gpio_40010000_FULL_NAME_UNQUOTED gpio@40010000
#define DT_N_S_soc_S_gpio_40010000_FULL_NAME_TOKEN gpio_40010000
#define DT_N_S_soc_S_gpio_40010000_FULL_NAME_UPPER_TOKEN GPIO_40010000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_40010000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_40010000_CHILD_IDX 9

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_40010000_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_40010000_FOREACH_NODELABEL(fn) fn(gpio0)
#define DT_N_S_soc_S_gpio_40010000_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpio0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40010000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_40010000_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_40010000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_40010000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_40010000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40010000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40010000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_40010000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_40010000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40010000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40010000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_gpio_40010000_HASH PxXZfhmPKDGCr74hZk7An6sUAWH9x1Oj9oGnAGdkti8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_40010000_ORD 13
#define DT_N_S_soc_S_gpio_40010000_ORD_STR_SORTABLE 00013

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_40010000_REQUIRES_ORDS \
	7, /* /soc */ \
	12, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_40010000_SUPPORTS_ORDS \
	14, /* /gpios_entries */ \
	15, /* /gpios_entries/d5 */ \
	16, /* /gpios_entries/d6 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_40010000_EXISTS 1
#define DT_N_INST_0_arm_cmsdk_gpio DT_N_S_soc_S_gpio_40010000
#define DT_N_NODELABEL_gpio0       DT_N_S_soc_S_gpio_40010000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_40010000_REG_NUM 1
#define DT_N_S_soc_S_gpio_40010000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40010000_REG_IDX_0_VAL_ADDRESS 1073807360 /* 0x40010000 */
#define DT_N_S_soc_S_gpio_40010000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_gpio_40010000_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_40010000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_40010000_IRQ_NUM 1
#define DT_N_S_soc_S_gpio_40010000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40010000_IRQ_IDX_0_VAL_irq 6
#define DT_N_S_soc_S_gpio_40010000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_gpio_40010000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40010000_IRQ_IDX_0_VAL_priority 3
#define DT_N_S_soc_S_gpio_40010000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_gpio_40010000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_gpio_40010000_IRQ_LEVEL 1
#define DT_N_S_soc_S_gpio_40010000_COMPAT_MATCHES_arm_cmsdk_gpio 1
#define DT_N_S_soc_S_gpio_40010000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40010000_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_soc_S_gpio_40010000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40010000_COMPAT_MODEL_IDX_0 "cmsdk-gpio"
#define DT_N_S_soc_S_gpio_40010000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_40010000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_40010000_P_reg {1073807360 /* 0x40010000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_gpio_40010000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40010000_P_reg_IDX_0 1073807360
#define DT_N_S_soc_S_gpio_40010000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40010000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_gpio_40010000_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_40010000_P_interrupts {6 /* 0x6 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_gpio_40010000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40010000_P_interrupts_IDX_0 6
#define DT_N_S_soc_S_gpio_40010000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40010000_P_interrupts_IDX_1 3
#define DT_N_S_soc_S_gpio_40010000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_gpio_40010000_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_40010000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_40010000_P_ngpios 32
#define DT_N_S_soc_S_gpio_40010000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_40010000_P_compatible {"arm,cmsdk-gpio"}
#define DT_N_S_soc_S_gpio_40010000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40010000_P_compatible_IDX_0 "arm,cmsdk-gpio"
#define DT_N_S_soc_S_gpio_40010000_P_compatible_IDX_0_STRING_UNQUOTED arm,cmsdk-gpio
#define DT_N_S_soc_S_gpio_40010000_P_compatible_IDX_0_STRING_TOKEN arm_cmsdk_gpio
#define DT_N_S_soc_S_gpio_40010000_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_CMSDK_GPIO
#define DT_N_S_soc_S_gpio_40010000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40010000, compatible, 0)
#define DT_N_S_soc_S_gpio_40010000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40010000, compatible, 0)
#define DT_N_S_soc_S_gpio_40010000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40010000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40010000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40010000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40010000_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_40010000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_40010000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_40010000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_40010000_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_40010000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40010000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_40010000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /gpios_entries
 *
 * Node identifier: DT_N_S_gpios_entries
 *
 * Binding (compatible = gpio-keys):
 *   $ZEPHYR_BASE/dts/bindings/input/gpio-keys.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_gpios_entries_PATH "/gpios_entries"

/* Node's name with unit-address: */
#define DT_N_S_gpios_entries_FULL_NAME "gpios_entries"
#define DT_N_S_gpios_entries_FULL_NAME_UNQUOTED gpios_entries
#define DT_N_S_gpios_entries_FULL_NAME_TOKEN gpios_entries
#define DT_N_S_gpios_entries_FULL_NAME_UPPER_TOKEN GPIOS_ENTRIES

/* Node parent (/) identifier: */
#define DT_N_S_gpios_entries_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_gpios_entries_CHILD_IDX 11

/* Helpers for dealing with node labels: */
#define DT_N_S_gpios_entries_NODELABEL_NUM 0
#define DT_N_S_gpios_entries_FOREACH_NODELABEL(fn) 
#define DT_N_S_gpios_entries_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_gpios_entries_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_gpios_entries_CHILD_NUM 2
#define DT_N_S_gpios_entries_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_gpios_entries_FOREACH_CHILD(fn) fn(DT_N_S_gpios_entries_S_d5) fn(DT_N_S_gpios_entries_S_d6)
#define DT_N_S_gpios_entries_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_gpios_entries_S_d5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpios_entries_S_d6)
#define DT_N_S_gpios_entries_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_gpios_entries_S_d5, __VA_ARGS__) fn(DT_N_S_gpios_entries_S_d6, __VA_ARGS__)
#define DT_N_S_gpios_entries_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_gpios_entries_S_d5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpios_entries_S_d6, __VA_ARGS__)
#define DT_N_S_gpios_entries_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_gpios_entries_S_d5) fn(DT_N_S_gpios_entries_S_d6)
#define DT_N_S_gpios_entries_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_gpios_entries_S_d5) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpios_entries_S_d6)
#define DT_N_S_gpios_entries_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_gpios_entries_S_d5, __VA_ARGS__) fn(DT_N_S_gpios_entries_S_d6, __VA_ARGS__)
#define DT_N_S_gpios_entries_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_gpios_entries_S_d5, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_gpios_entries_S_d6, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_gpios_entries_HASH dGQ3yYmvTnH8CvNH3vZ7Es7wvr_AY4oEaPF2xyQd7GY

/* Node's dependency ordinal: */
#define DT_N_S_gpios_entries_ORD 14
#define DT_N_S_gpios_entries_ORD_STR_SORTABLE 00014

/* Ordinals for what this node depends on directly: */
#define DT_N_S_gpios_entries_REQUIRES_ORDS \
	0, /* / */ \
	13, /* /soc/gpio@40010000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_gpios_entries_SUPPORTS_ORDS \
	15, /* /gpios_entries/d5 */ \
	16, /* /gpios_entries/d6 */

/* Existence and alternate IDs: */
#define DT_N_S_gpios_entries_EXISTS 1
#define DT_N_INST_1_gpio_keys DT_N_S_gpios_entries

/* Macros for properties that are special in the specification: */
#define DT_N_S_gpios_entries_REG_NUM 0
#define DT_N_S_gpios_entries_RANGES_NUM 0
#define DT_N_S_gpios_entries_FOREACH_RANGE(fn) 
#define DT_N_S_gpios_entries_IRQ_NUM 0
#define DT_N_S_gpios_entries_IRQ_LEVEL 0
#define DT_N_S_gpios_entries_COMPAT_MATCHES_gpio_keys 1
#define DT_N_S_gpios_entries_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_gpios_entries_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_gpios_entries_P_debounce_interval_ms 50
#define DT_N_S_gpios_entries_P_debounce_interval_ms_EXISTS 1
#define DT_N_S_gpios_entries_P_polling_mode 1
#define DT_N_S_gpios_entries_P_polling_mode_EXISTS 1
#define DT_N_S_gpios_entries_P_no_disconnect 0
#define DT_N_S_gpios_entries_P_no_disconnect_EXISTS 1
#define DT_N_S_gpios_entries_P_compatible {"gpio-keys"}
#define DT_N_S_gpios_entries_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_gpios_entries_P_compatible_IDX_0 "gpio-keys"
#define DT_N_S_gpios_entries_P_compatible_IDX_0_STRING_UNQUOTED gpio-keys
#define DT_N_S_gpios_entries_P_compatible_IDX_0_STRING_TOKEN gpio_keys
#define DT_N_S_gpios_entries_P_compatible_IDX_0_STRING_UPPER_TOKEN GPIO_KEYS
#define DT_N_S_gpios_entries_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_gpios_entries, compatible, 0)
#define DT_N_S_gpios_entries_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_gpios_entries, compatible, 0)
#define DT_N_S_gpios_entries_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_gpios_entries, compatible, 0, __VA_ARGS__)
#define DT_N_S_gpios_entries_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_gpios_entries, compatible, 0, __VA_ARGS__)
#define DT_N_S_gpios_entries_P_compatible_LEN 1
#define DT_N_S_gpios_entries_P_compatible_EXISTS 1
#define DT_N_S_gpios_entries_P_zephyr_deferred_init 0
#define DT_N_S_gpios_entries_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_gpios_entries_P_wakeup_source 0
#define DT_N_S_gpios_entries_P_wakeup_source_EXISTS 1
#define DT_N_S_gpios_entries_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_gpios_entries_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /gpios_entries/d5
 *
 * Node identifier: DT_N_S_gpios_entries_S_d5
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_gpios_entries_S_d5_PATH "/gpios_entries/d5"

/* Node's name with unit-address: */
#define DT_N_S_gpios_entries_S_d5_FULL_NAME "d5"
#define DT_N_S_gpios_entries_S_d5_FULL_NAME_UNQUOTED d5
#define DT_N_S_gpios_entries_S_d5_FULL_NAME_TOKEN d5
#define DT_N_S_gpios_entries_S_d5_FULL_NAME_UPPER_TOKEN D5

/* Node parent (/gpios_entries) identifier: */
#define DT_N_S_gpios_entries_S_d5_PARENT DT_N_S_gpios_entries

/* Node's index in its parent's list of children: */
#define DT_N_S_gpios_entries_S_d5_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_gpios_entries_S_d5_NODELABEL_NUM 1
#define DT_N_S_gpios_entries_S_d5_FOREACH_NODELABEL(fn) fn(mag_1)
#define DT_N_S_gpios_entries_S_d5_FOREACH_NODELABEL_VARGS(fn, ...) fn(mag_1, __VA_ARGS__)
#define DT_N_S_gpios_entries_S_d5_FOREACH_ANCESTOR(fn) fn(DT_N_S_gpios_entries) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_gpios_entries_S_d5_CHILD_NUM 0
#define DT_N_S_gpios_entries_S_d5_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_gpios_entries_S_d5_FOREACH_CHILD(fn) 
#define DT_N_S_gpios_entries_S_d5_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_gpios_entries_S_d5_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_gpios_entries_S_d5_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_gpios_entries_S_d5_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_gpios_entries_S_d5_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_gpios_entries_S_d5_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_gpios_entries_S_d5_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_gpios_entries_S_d5_HASH 4HfDnM3Wv9NqTKbmf9nE4B5k998LdAMxRT3CkEyCVMw

/* Node's dependency ordinal: */
#define DT_N_S_gpios_entries_S_d5_ORD 15
#define DT_N_S_gpios_entries_S_d5_ORD_STR_SORTABLE 00015

/* Ordinals for what this node depends on directly: */
#define DT_N_S_gpios_entries_S_d5_REQUIRES_ORDS \
	13, /* /soc/gpio@40010000 */ \
	14, /* /gpios_entries */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_gpios_entries_S_d5_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_gpios_entries_S_d5_EXISTS 1
#define DT_N_ALIAS_mag_sensor_1 DT_N_S_gpios_entries_S_d5
#define DT_N_NODELABEL_mag_1    DT_N_S_gpios_entries_S_d5

/* Macros for properties that are special in the specification: */
#define DT_N_S_gpios_entries_S_d5_REG_NUM 0
#define DT_N_S_gpios_entries_S_d5_RANGES_NUM 0
#define DT_N_S_gpios_entries_S_d5_FOREACH_RANGE(fn) 
#define DT_N_S_gpios_entries_S_d5_IRQ_NUM 0
#define DT_N_S_gpios_entries_S_d5_IRQ_LEVEL 0
#define DT_N_S_gpios_entries_S_d5_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_gpios_entries_S_d5_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_gpios_entries_S_d5_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_gpios_entries_S_d5_P_gpios_IDX_0_PH DT_N_S_soc_S_gpio_40010000
#define DT_N_S_gpios_entries_S_d5_P_gpios_IDX_0_VAL_pin 5
#define DT_N_S_gpios_entries_S_d5_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_gpios_entries_S_d5_P_gpios_IDX_0_VAL_flags 3
#define DT_N_S_gpios_entries_S_d5_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_gpios_entries_S_d5_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_gpios_entries_S_d5, gpios, 0)
#define DT_N_S_gpios_entries_S_d5_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_gpios_entries_S_d5, gpios, 0)
#define DT_N_S_gpios_entries_S_d5_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_gpios_entries_S_d5, gpios, 0, __VA_ARGS__)
#define DT_N_S_gpios_entries_S_d5_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_gpios_entries_S_d5, gpios, 0, __VA_ARGS__)
#define DT_N_S_gpios_entries_S_d5_P_gpios_LEN 1
#define DT_N_S_gpios_entries_S_d5_P_gpios_EXISTS 1

/*
 * Devicetree node: /gpios_entries/d6
 *
 * Node identifier: DT_N_S_gpios_entries_S_d6
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_gpios_entries_S_d6_PATH "/gpios_entries/d6"

/* Node's name with unit-address: */
#define DT_N_S_gpios_entries_S_d6_FULL_NAME "d6"
#define DT_N_S_gpios_entries_S_d6_FULL_NAME_UNQUOTED d6
#define DT_N_S_gpios_entries_S_d6_FULL_NAME_TOKEN d6
#define DT_N_S_gpios_entries_S_d6_FULL_NAME_UPPER_TOKEN D6

/* Node parent (/gpios_entries) identifier: */
#define DT_N_S_gpios_entries_S_d6_PARENT DT_N_S_gpios_entries

/* Node's index in its parent's list of children: */
#define DT_N_S_gpios_entries_S_d6_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_gpios_entries_S_d6_NODELABEL_NUM 1
#define DT_N_S_gpios_entries_S_d6_FOREACH_NODELABEL(fn) fn(mag_2)
#define DT_N_S_gpios_entries_S_d6_FOREACH_NODELABEL_VARGS(fn, ...) fn(mag_2, __VA_ARGS__)
#define DT_N_S_gpios_entries_S_d6_FOREACH_ANCESTOR(fn) fn(DT_N_S_gpios_entries) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_gpios_entries_S_d6_CHILD_NUM 0
#define DT_N_S_gpios_entries_S_d6_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_gpios_entries_S_d6_FOREACH_CHILD(fn) 
#define DT_N_S_gpios_entries_S_d6_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_gpios_entries_S_d6_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_gpios_entries_S_d6_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_gpios_entries_S_d6_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_gpios_entries_S_d6_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_gpios_entries_S_d6_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_gpios_entries_S_d6_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_gpios_entries_S_d6_HASH EFNdjvBdqzCJgI_otesQQ36zUhu8_9QCAKYqRwjnumE

/* Node's dependency ordinal: */
#define DT_N_S_gpios_entries_S_d6_ORD 16
#define DT_N_S_gpios_entries_S_d6_ORD_STR_SORTABLE 00016

/* Ordinals for what this node depends on directly: */
#define DT_N_S_gpios_entries_S_d6_REQUIRES_ORDS \
	13, /* /soc/gpio@40010000 */ \
	14, /* /gpios_entries */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_gpios_entries_S_d6_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_gpios_entries_S_d6_EXISTS 1
#define DT_N_ALIAS_mag_sensor_2 DT_N_S_gpios_entries_S_d6
#define DT_N_NODELABEL_mag_2    DT_N_S_gpios_entries_S_d6

/* Macros for properties that are special in the specification: */
#define DT_N_S_gpios_entries_S_d6_REG_NUM 0
#define DT_N_S_gpios_entries_S_d6_RANGES_NUM 0
#define DT_N_S_gpios_entries_S_d6_FOREACH_RANGE(fn) 
#define DT_N_S_gpios_entries_S_d6_IRQ_NUM 0
#define DT_N_S_gpios_entries_S_d6_IRQ_LEVEL 0
#define DT_N_S_gpios_entries_S_d6_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_gpios_entries_S_d6_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_gpios_entries_S_d6_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_gpios_entries_S_d6_P_gpios_IDX_0_PH DT_N_S_soc_S_gpio_40010000
#define DT_N_S_gpios_entries_S_d6_P_gpios_IDX_0_VAL_pin 6
#define DT_N_S_gpios_entries_S_d6_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_gpios_entries_S_d6_P_gpios_IDX_0_VAL_flags 3
#define DT_N_S_gpios_entries_S_d6_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_gpios_entries_S_d6_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_gpios_entries_S_d6, gpios, 0)
#define DT_N_S_gpios_entries_S_d6_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_gpios_entries_S_d6, gpios, 0)
#define DT_N_S_gpios_entries_S_d6_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_gpios_entries_S_d6, gpios, 0, __VA_ARGS__)
#define DT_N_S_gpios_entries_S_d6_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_gpios_entries_S_d6, gpios, 0, __VA_ARGS__)
#define DT_N_S_gpios_entries_S_d6_P_gpios_LEN 1
#define DT_N_S_gpios_entries_S_d6_P_gpios_EXISTS 1

/*
 * Devicetree node: /soc/mps2_fpgaio@40028000
 *
 * Node identifier: DT_N_S_soc_S_mps2_fpgaio_40028000
 *
 * Binding (compatible = arm,mmio32-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/arm,mmio32-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_mps2_fpgaio_40028000_PATH "/soc/mps2_fpgaio@40028000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_mps2_fpgaio_40028000_FULL_NAME "mps2_fpgaio@40028000"
#define DT_N_S_soc_S_mps2_fpgaio_40028000_FULL_NAME_UNQUOTED mps2_fpgaio@40028000
#define DT_N_S_soc_S_mps2_fpgaio_40028000_FULL_NAME_TOKEN mps2_fpgaio_40028000
#define DT_N_S_soc_S_mps2_fpgaio_40028000_FULL_NAME_UPPER_TOKEN MPS2_FPGAIO_40028000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_mps2_fpgaio_40028000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_mps2_fpgaio_40028000_CHILD_IDX 18

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_mps2_fpgaio_40028000_NODELABEL_NUM 1
#define DT_N_S_soc_S_mps2_fpgaio_40028000_FOREACH_NODELABEL(fn) fn(gpio_led0)
#define DT_N_S_soc_S_mps2_fpgaio_40028000_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpio_led0, __VA_ARGS__)
#define DT_N_S_soc_S_mps2_fpgaio_40028000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_mps2_fpgaio_40028000_CHILD_NUM 0
#define DT_N_S_soc_S_mps2_fpgaio_40028000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_mps2_fpgaio_40028000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_mps2_fpgaio_40028000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_mps2_fpgaio_40028000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_mps2_fpgaio_40028000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_mps2_fpgaio_40028000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_mps2_fpgaio_40028000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_mps2_fpgaio_40028000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_mps2_fpgaio_40028000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_mps2_fpgaio_40028000_HASH YtecsDFj_XdE9W5qt56Y_SujgcbaOLcPeJxWj_dWKUE

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_mps2_fpgaio_40028000_ORD 17
#define DT_N_S_soc_S_mps2_fpgaio_40028000_ORD_STR_SORTABLE 00017

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_mps2_fpgaio_40028000_REQUIRES_ORDS \
	7, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_mps2_fpgaio_40028000_SUPPORTS_ORDS \
	18, /* /leds */ \
	19, /* /leds/led_0 */ \
	20, /* /leds/led_1 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_mps2_fpgaio_40028000_EXISTS 1
#define DT_N_INST_0_arm_mmio32_gpio DT_N_S_soc_S_mps2_fpgaio_40028000
#define DT_N_NODELABEL_gpio_led0    DT_N_S_soc_S_mps2_fpgaio_40028000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_mps2_fpgaio_40028000_REG_NUM 1
#define DT_N_S_soc_S_mps2_fpgaio_40028000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mps2_fpgaio_40028000_REG_IDX_0_VAL_ADDRESS 1073905664 /* 0x40028000 */
#define DT_N_S_soc_S_mps2_fpgaio_40028000_REG_IDX_0_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_mps2_fpgaio_40028000_RANGES_NUM 0
#define DT_N_S_soc_S_mps2_fpgaio_40028000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_mps2_fpgaio_40028000_IRQ_NUM 0
#define DT_N_S_soc_S_mps2_fpgaio_40028000_IRQ_LEVEL 0
#define DT_N_S_soc_S_mps2_fpgaio_40028000_COMPAT_MATCHES_arm_mmio32_gpio 1
#define DT_N_S_soc_S_mps2_fpgaio_40028000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mps2_fpgaio_40028000_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_soc_S_mps2_fpgaio_40028000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mps2_fpgaio_40028000_COMPAT_MODEL_IDX_0 "mmio32-gpio"
#define DT_N_S_soc_S_mps2_fpgaio_40028000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_mps2_fpgaio_40028000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_mps2_fpgaio_40028000_P_reg {1073905664 /* 0x40028000 */, 4 /* 0x4 */}
#define DT_N_S_soc_S_mps2_fpgaio_40028000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mps2_fpgaio_40028000_P_reg_IDX_0 1073905664
#define DT_N_S_soc_S_mps2_fpgaio_40028000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_mps2_fpgaio_40028000_P_reg_IDX_1 4
#define DT_N_S_soc_S_mps2_fpgaio_40028000_P_reg_EXISTS 1
#define DT_N_S_soc_S_mps2_fpgaio_40028000_P_ngpios 2
#define DT_N_S_soc_S_mps2_fpgaio_40028000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_mps2_fpgaio_40028000_P_direction_input 0
#define DT_N_S_soc_S_mps2_fpgaio_40028000_P_direction_input_EXISTS 1
#define DT_N_S_soc_S_mps2_fpgaio_40028000_P_gpio_controller 1
#define DT_N_S_soc_S_mps2_fpgaio_40028000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_mps2_fpgaio_40028000_P_compatible {"arm,mmio32-gpio"}
#define DT_N_S_soc_S_mps2_fpgaio_40028000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mps2_fpgaio_40028000_P_compatible_IDX_0 "arm,mmio32-gpio"
#define DT_N_S_soc_S_mps2_fpgaio_40028000_P_compatible_IDX_0_STRING_UNQUOTED arm,mmio32-gpio
#define DT_N_S_soc_S_mps2_fpgaio_40028000_P_compatible_IDX_0_STRING_TOKEN arm_mmio32_gpio
#define DT_N_S_soc_S_mps2_fpgaio_40028000_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_MMIO32_GPIO
#define DT_N_S_soc_S_mps2_fpgaio_40028000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_mps2_fpgaio_40028000, compatible, 0)
#define DT_N_S_soc_S_mps2_fpgaio_40028000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_mps2_fpgaio_40028000, compatible, 0)
#define DT_N_S_soc_S_mps2_fpgaio_40028000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_mps2_fpgaio_40028000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mps2_fpgaio_40028000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_mps2_fpgaio_40028000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mps2_fpgaio_40028000_P_compatible_LEN 1
#define DT_N_S_soc_S_mps2_fpgaio_40028000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_mps2_fpgaio_40028000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_mps2_fpgaio_40028000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_mps2_fpgaio_40028000_P_wakeup_source 0
#define DT_N_S_soc_S_mps2_fpgaio_40028000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_mps2_fpgaio_40028000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_mps2_fpgaio_40028000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /leds
 *
 * Node identifier: DT_N_S_leds
 *
 * Binding (compatible = gpio-leds):
 *   $ZEPHYR_BASE/dts/bindings/led/gpio-leds.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_PATH "/leds"

/* Node's name with unit-address: */
#define DT_N_S_leds_FULL_NAME "leds"
#define DT_N_S_leds_FULL_NAME_UNQUOTED leds
#define DT_N_S_leds_FULL_NAME_TOKEN leds
#define DT_N_S_leds_FULL_NAME_UPPER_TOKEN LEDS

/* Node parent (/) identifier: */
#define DT_N_S_leds_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_leds_NODELABEL_NUM 0
#define DT_N_S_leds_FOREACH_NODELABEL(fn) 
#define DT_N_S_leds_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_leds_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_CHILD_NUM 2
#define DT_N_S_leds_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_leds_FOREACH_CHILD(fn) fn(DT_N_S_leds_S_led_0) fn(DT_N_S_leds_S_led_1)
#define DT_N_S_leds_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_leds_S_led_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_1)
#define DT_N_S_leds_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_leds_S_led_0, __VA_ARGS__) fn(DT_N_S_leds_S_led_1, __VA_ARGS__)
#define DT_N_S_leds_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_1, __VA_ARGS__)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_leds_S_led_0) fn(DT_N_S_leds_S_led_1)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_leds_S_led_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_1)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_leds_S_led_0, __VA_ARGS__) fn(DT_N_S_leds_S_led_1, __VA_ARGS__)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_led_1, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_leds_HASH bMroFUocDdjE3kJ38dK18mDvlCOPoyya5kIIs76irj8

/* Node's dependency ordinal: */
#define DT_N_S_leds_ORD 18
#define DT_N_S_leds_ORD_STR_SORTABLE 00018

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_REQUIRES_ORDS \
	0, /* / */ \
	17, /* /soc/mps2_fpgaio@40028000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_SUPPORTS_ORDS \
	19, /* /leds/led_0 */ \
	20, /* /leds/led_1 */

/* Existence and alternate IDs: */
#define DT_N_S_leds_EXISTS 1
#define DT_N_INST_0_gpio_leds DT_N_S_leds

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_REG_NUM 0
#define DT_N_S_leds_RANGES_NUM 0
#define DT_N_S_leds_FOREACH_RANGE(fn) 
#define DT_N_S_leds_IRQ_NUM 0
#define DT_N_S_leds_IRQ_LEVEL 0
#define DT_N_S_leds_COMPAT_MATCHES_gpio_leds 1
#define DT_N_S_leds_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_P_compatible {"gpio-leds"}
#define DT_N_S_leds_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_leds_P_compatible_IDX_0 "gpio-leds"
#define DT_N_S_leds_P_compatible_IDX_0_STRING_UNQUOTED gpio-leds
#define DT_N_S_leds_P_compatible_IDX_0_STRING_TOKEN gpio_leds
#define DT_N_S_leds_P_compatible_IDX_0_STRING_UPPER_TOKEN GPIO_LEDS
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds, compatible, 0)
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds, compatible, 0)
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds, compatible, 0, __VA_ARGS__)
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds, compatible, 0, __VA_ARGS__)
#define DT_N_S_leds_P_compatible_LEN 1
#define DT_N_S_leds_P_compatible_EXISTS 1

/*
 * Devicetree node: /leds/led_0
 *
 * Node identifier: DT_N_S_leds_S_led_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_S_led_0_PATH "/leds/led_0"

/* Node's name with unit-address: */
#define DT_N_S_leds_S_led_0_FULL_NAME "led_0"
#define DT_N_S_leds_S_led_0_FULL_NAME_UNQUOTED led_0
#define DT_N_S_leds_S_led_0_FULL_NAME_TOKEN led_0
#define DT_N_S_leds_S_led_0_FULL_NAME_UPPER_TOKEN LED_0

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_led_0_PARENT DT_N_S_leds

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_S_led_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_leds_S_led_0_NODELABEL_NUM 1
#define DT_N_S_leds_S_led_0_FOREACH_NODELABEL(fn) fn(led_0)
#define DT_N_S_leds_S_led_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(led_0, __VA_ARGS__)
#define DT_N_S_leds_S_led_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_leds) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_S_led_0_CHILD_NUM 0
#define DT_N_S_leds_S_led_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_leds_S_led_0_FOREACH_CHILD(fn) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_leds_S_led_0_HASH kqSZv01Dnr_1hPdmxPVlr9u8kLMk_UWHIyVHG3GknSY

/* Node's dependency ordinal: */
#define DT_N_S_leds_S_led_0_ORD 19
#define DT_N_S_leds_S_led_0_ORD_STR_SORTABLE 00019

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_S_led_0_REQUIRES_ORDS \
	17, /* /soc/mps2_fpgaio@40028000 */ \
	18, /* /leds */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_S_led_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_led_0_EXISTS 1
#define DT_N_ALIAS_led0      DT_N_S_leds_S_led_0
#define DT_N_NODELABEL_led_0 DT_N_S_leds_S_led_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_S_led_0_REG_NUM 0
#define DT_N_S_leds_S_led_0_RANGES_NUM 0
#define DT_N_S_leds_S_led_0_FOREACH_RANGE(fn) 
#define DT_N_S_leds_S_led_0_IRQ_NUM 0
#define DT_N_S_leds_S_led_0_IRQ_LEVEL 0
#define DT_N_S_leds_S_led_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_S_led_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_PH DT_N_S_soc_S_mps2_fpgaio_40028000
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_VAL_pin 0
#define DT_N_S_leds_S_led_0_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_led_0_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_0, gpios, 0)
#define DT_N_S_leds_S_led_0_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led_0, gpios, 0)
#define DT_N_S_leds_S_led_0_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_0, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_0_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_0, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_0_P_gpios_LEN 1
#define DT_N_S_leds_S_led_0_P_gpios_EXISTS 1
#define DT_N_S_leds_S_led_0_P_label "USERLED0"
#define DT_N_S_leds_S_led_0_P_label_STRING_UNQUOTED USERLED0
#define DT_N_S_leds_S_led_0_P_label_STRING_TOKEN USERLED0
#define DT_N_S_leds_S_led_0_P_label_STRING_UPPER_TOKEN USERLED0
#define DT_N_S_leds_S_led_0_P_label_IDX_0 "USERLED0"
#define DT_N_S_leds_S_led_0_P_label_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_0_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_0, label, 0)
#define DT_N_S_leds_S_led_0_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led_0, label, 0)
#define DT_N_S_leds_S_led_0_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_0, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_0_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_0, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_0_P_label_LEN 1
#define DT_N_S_leds_S_led_0_P_label_EXISTS 1

/*
 * Devicetree node: /leds/led_1
 *
 * Node identifier: DT_N_S_leds_S_led_1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_S_led_1_PATH "/leds/led_1"

/* Node's name with unit-address: */
#define DT_N_S_leds_S_led_1_FULL_NAME "led_1"
#define DT_N_S_leds_S_led_1_FULL_NAME_UNQUOTED led_1
#define DT_N_S_leds_S_led_1_FULL_NAME_TOKEN led_1
#define DT_N_S_leds_S_led_1_FULL_NAME_UPPER_TOKEN LED_1

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_led_1_PARENT DT_N_S_leds

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_S_led_1_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_leds_S_led_1_NODELABEL_NUM 1
#define DT_N_S_leds_S_led_1_FOREACH_NODELABEL(fn) fn(led_1)
#define DT_N_S_leds_S_led_1_FOREACH_NODELABEL_VARGS(fn, ...) fn(led_1, __VA_ARGS__)
#define DT_N_S_leds_S_led_1_FOREACH_ANCESTOR(fn) fn(DT_N_S_leds) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_S_led_1_CHILD_NUM 0
#define DT_N_S_leds_S_led_1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_leds_S_led_1_FOREACH_CHILD(fn) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_leds_S_led_1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_leds_S_led_1_HASH iXGpSU4KdWdLNkNXyuDlz5Q9aavHPvjTPItAJ_Q0T5c

/* Node's dependency ordinal: */
#define DT_N_S_leds_S_led_1_ORD 20
#define DT_N_S_leds_S_led_1_ORD_STR_SORTABLE 00020

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_S_led_1_REQUIRES_ORDS \
	17, /* /soc/mps2_fpgaio@40028000 */ \
	18, /* /leds */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_S_led_1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_led_1_EXISTS 1
#define DT_N_ALIAS_led1      DT_N_S_leds_S_led_1
#define DT_N_NODELABEL_led_1 DT_N_S_leds_S_led_1

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_S_led_1_REG_NUM 0
#define DT_N_S_leds_S_led_1_RANGES_NUM 0
#define DT_N_S_leds_S_led_1_FOREACH_RANGE(fn) 
#define DT_N_S_leds_S_led_1_IRQ_NUM 0
#define DT_N_S_leds_S_led_1_IRQ_LEVEL 0
#define DT_N_S_leds_S_led_1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_S_led_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_PH DT_N_S_soc_S_mps2_fpgaio_40028000
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_VAL_pin 1
#define DT_N_S_leds_S_led_1_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_led_1_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_1, gpios, 0)
#define DT_N_S_leds_S_led_1_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led_1, gpios, 0)
#define DT_N_S_leds_S_led_1_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_1, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_1_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_1, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_1_P_gpios_LEN 1
#define DT_N_S_leds_S_led_1_P_gpios_EXISTS 1
#define DT_N_S_leds_S_led_1_P_label "USERLED1"
#define DT_N_S_leds_S_led_1_P_label_STRING_UNQUOTED USERLED1
#define DT_N_S_leds_S_led_1_P_label_STRING_TOKEN USERLED1
#define DT_N_S_leds_S_led_1_P_label_STRING_UPPER_TOKEN USERLED1
#define DT_N_S_leds_S_led_1_P_label_IDX_0 "USERLED1"
#define DT_N_S_leds_S_led_1_P_label_IDX_0_EXISTS 1
#define DT_N_S_leds_S_led_1_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_led_1, label, 0)
#define DT_N_S_leds_S_led_1_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_led_1, label, 0)
#define DT_N_S_leds_S_led_1_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_led_1, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_1_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_led_1, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_led_1_P_label_LEN 1
#define DT_N_S_leds_S_led_1_P_label_EXISTS 1

/*
 * Devicetree node: /pinctrl
 *
 * Node identifier: DT_N_S_pinctrl
 *
 * Binding (compatible = arm,mps2-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/arm,mps2-pinctrl.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_PATH "/pinctrl"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_FULL_NAME "pinctrl"
#define DT_N_S_pinctrl_FULL_NAME_UNQUOTED pinctrl
#define DT_N_S_pinctrl_FULL_NAME_TOKEN pinctrl
#define DT_N_S_pinctrl_FULL_NAME_UPPER_TOKEN PINCTRL

/* Node parent (/) identifier: */
#define DT_N_S_pinctrl_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_CHILD_IDX 9

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_NODELABEL_NUM 1
#define DT_N_S_pinctrl_FOREACH_NODELABEL(fn) fn(pinctrl)
#define DT_N_S_pinctrl_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinctrl, __VA_ARGS__)
#define DT_N_S_pinctrl_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_CHILD_NUM 2
#define DT_N_S_pinctrl_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_pinctrl_FOREACH_CHILD(fn) fn(DT_N_S_pinctrl_S_sbcon0_default) fn(DT_N_S_pinctrl_S_sbcon1_default)
#define DT_N_S_pinctrl_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pinctrl_S_sbcon0_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_sbcon1_default)
#define DT_N_S_pinctrl_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_sbcon0_default, __VA_ARGS__) fn(DT_N_S_pinctrl_S_sbcon1_default, __VA_ARGS__)
#define DT_N_S_pinctrl_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_sbcon0_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_sbcon1_default, __VA_ARGS__)
#define DT_N_S_pinctrl_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pinctrl_S_sbcon0_default) fn(DT_N_S_pinctrl_S_sbcon1_default)
#define DT_N_S_pinctrl_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pinctrl_S_sbcon0_default) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_sbcon1_default)
#define DT_N_S_pinctrl_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_sbcon0_default, __VA_ARGS__) fn(DT_N_S_pinctrl_S_sbcon1_default, __VA_ARGS__)
#define DT_N_S_pinctrl_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_sbcon0_default, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_pinctrl_S_sbcon1_default, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_pinctrl_HASH 01QuO_7SrEK_FK3pBqPkBim8omttEGOeu46fT9NfDAg

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_ORD 21
#define DT_N_S_pinctrl_ORD_STR_SORTABLE 00021

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_SUPPORTS_ORDS \
	22, /* /pinctrl/sbcon0_default */ \
	24, /* /pinctrl/sbcon1_default */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_EXISTS 1
#define DT_N_INST_0_arm_mps2_pinctrl DT_N_S_pinctrl
#define DT_N_NODELABEL_pinctrl       DT_N_S_pinctrl

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_REG_NUM 0
#define DT_N_S_pinctrl_RANGES_NUM 0
#define DT_N_S_pinctrl_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_IRQ_NUM 0
#define DT_N_S_pinctrl_IRQ_LEVEL 0
#define DT_N_S_pinctrl_COMPAT_MATCHES_arm_mps2_pinctrl 1
#define DT_N_S_pinctrl_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_pinctrl_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_COMPAT_MODEL_IDX_0 "mps2-pinctrl"
#define DT_N_S_pinctrl_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_P_status "okay"
#define DT_N_S_pinctrl_P_status_STRING_UNQUOTED okay
#define DT_N_S_pinctrl_P_status_STRING_TOKEN okay
#define DT_N_S_pinctrl_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_pinctrl_P_status_IDX_0 "okay"
#define DT_N_S_pinctrl_P_status_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_pinctrl_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_pinctrl_P_status_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_pinctrl_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl, status, 0)
#define DT_N_S_pinctrl_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl, status, 0)
#define DT_N_S_pinctrl_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl, status, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl, status, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_P_status_LEN 1
#define DT_N_S_pinctrl_P_status_EXISTS 1
#define DT_N_S_pinctrl_P_compatible {"arm,mps2-pinctrl"}
#define DT_N_S_pinctrl_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_P_compatible_IDX_0 "arm,mps2-pinctrl"
#define DT_N_S_pinctrl_P_compatible_IDX_0_STRING_UNQUOTED arm,mps2-pinctrl
#define DT_N_S_pinctrl_P_compatible_IDX_0_STRING_TOKEN arm_mps2_pinctrl
#define DT_N_S_pinctrl_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_MPS2_PINCTRL
#define DT_N_S_pinctrl_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl, compatible, 0)
#define DT_N_S_pinctrl_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl, compatible, 0)
#define DT_N_S_pinctrl_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl, compatible, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl, compatible, 0, __VA_ARGS__)
#define DT_N_S_pinctrl_P_compatible_LEN 1
#define DT_N_S_pinctrl_P_compatible_EXISTS 1
#define DT_N_S_pinctrl_P_zephyr_deferred_init 0
#define DT_N_S_pinctrl_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_pinctrl_P_wakeup_source 0
#define DT_N_S_pinctrl_P_wakeup_source_EXISTS 1
#define DT_N_S_pinctrl_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_pinctrl_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /pinctrl/sbcon0_default
 *
 * Node identifier: DT_N_S_pinctrl_S_sbcon0_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_sbcon0_default_PATH "/pinctrl/sbcon0_default"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_sbcon0_default_FULL_NAME "sbcon0_default"
#define DT_N_S_pinctrl_S_sbcon0_default_FULL_NAME_UNQUOTED sbcon0_default
#define DT_N_S_pinctrl_S_sbcon0_default_FULL_NAME_TOKEN sbcon0_default
#define DT_N_S_pinctrl_S_sbcon0_default_FULL_NAME_UPPER_TOKEN SBCON0_DEFAULT

/* Node parent (/pinctrl) identifier: */
#define DT_N_S_pinctrl_S_sbcon0_default_PARENT DT_N_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_sbcon0_default_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_sbcon0_default_NODELABEL_NUM 1
#define DT_N_S_pinctrl_S_sbcon0_default_FOREACH_NODELABEL(fn) fn(sbcon0_default)
#define DT_N_S_pinctrl_S_sbcon0_default_FOREACH_NODELABEL_VARGS(fn, ...) fn(sbcon0_default, __VA_ARGS__)
#define DT_N_S_pinctrl_S_sbcon0_default_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_sbcon0_default_CHILD_NUM 1
#define DT_N_S_pinctrl_S_sbcon0_default_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_pinctrl_S_sbcon0_default_FOREACH_CHILD(fn) fn(DT_N_S_pinctrl_S_sbcon0_default_S_group1)
#define DT_N_S_pinctrl_S_sbcon0_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pinctrl_S_sbcon0_default_S_group1)
#define DT_N_S_pinctrl_S_sbcon0_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_sbcon0_default_S_group1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_sbcon0_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_sbcon0_default_S_group1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_sbcon0_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pinctrl_S_sbcon0_default_S_group1)
#define DT_N_S_pinctrl_S_sbcon0_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pinctrl_S_sbcon0_default_S_group1)
#define DT_N_S_pinctrl_S_sbcon0_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_sbcon0_default_S_group1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_sbcon0_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_sbcon0_default_S_group1, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_pinctrl_S_sbcon0_default_HASH 7yaUmt5y2uEZYWAk2tm9obklRej8UCMGZL9h576jV1E

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_sbcon0_default_ORD 22
#define DT_N_S_pinctrl_S_sbcon0_default_ORD_STR_SORTABLE 00022

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_sbcon0_default_REQUIRES_ORDS \
	21, /* /pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_sbcon0_default_SUPPORTS_ORDS \
	23, /* /pinctrl/sbcon0_default/group1 */ \
	37, /* /soc/i2c@40029000 */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_sbcon0_default_EXISTS 1
#define DT_N_NODELABEL_sbcon0_default DT_N_S_pinctrl_S_sbcon0_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_sbcon0_default_REG_NUM 0
#define DT_N_S_pinctrl_S_sbcon0_default_RANGES_NUM 0
#define DT_N_S_pinctrl_S_sbcon0_default_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_sbcon0_default_IRQ_NUM 0
#define DT_N_S_pinctrl_S_sbcon0_default_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_sbcon0_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_sbcon0_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /pinctrl/sbcon0_default/group1
 *
 * Node identifier: DT_N_S_pinctrl_S_sbcon0_default_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_sbcon0_default_S_group1_PATH "/pinctrl/sbcon0_default/group1"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_sbcon0_default_S_group1_FULL_NAME "group1"
#define DT_N_S_pinctrl_S_sbcon0_default_S_group1_FULL_NAME_UNQUOTED group1
#define DT_N_S_pinctrl_S_sbcon0_default_S_group1_FULL_NAME_TOKEN group1
#define DT_N_S_pinctrl_S_sbcon0_default_S_group1_FULL_NAME_UPPER_TOKEN GROUP1

/* Node parent (/pinctrl/sbcon0_default) identifier: */
#define DT_N_S_pinctrl_S_sbcon0_default_S_group1_PARENT DT_N_S_pinctrl_S_sbcon0_default

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_sbcon0_default_S_group1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_sbcon0_default_S_group1_NODELABEL_NUM 0
#define DT_N_S_pinctrl_S_sbcon0_default_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_pinctrl_S_sbcon0_default_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_sbcon0_default_S_group1_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl_S_sbcon0_default) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_sbcon0_default_S_group1_CHILD_NUM 0
#define DT_N_S_pinctrl_S_sbcon0_default_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pinctrl_S_sbcon0_default_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_pinctrl_S_sbcon0_default_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_sbcon0_default_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_sbcon0_default_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pinctrl_S_sbcon0_default_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pinctrl_S_sbcon0_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_sbcon0_default_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_sbcon0_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_pinctrl_S_sbcon0_default_S_group1_HASH ft3tlSv1PRGN0H781eFHpffmxPCOCOpZgIe5prAbtP8

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_sbcon0_default_S_group1_ORD 23
#define DT_N_S_pinctrl_S_sbcon0_default_S_group1_ORD_STR_SORTABLE 00023

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_sbcon0_default_S_group1_REQUIRES_ORDS \
	22, /* /pinctrl/sbcon0_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_sbcon0_default_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_sbcon0_default_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_sbcon0_default_S_group1_REG_NUM 0
#define DT_N_S_pinctrl_S_sbcon0_default_S_group1_RANGES_NUM 0
#define DT_N_S_pinctrl_S_sbcon0_default_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_sbcon0_default_S_group1_IRQ_NUM 0
#define DT_N_S_pinctrl_S_sbcon0_default_S_group1_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_sbcon0_default_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_sbcon0_default_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_S_sbcon0_default_S_group1_P_pinmux {22 /* 0x16 */, 62 /* 0x3e */}
#define DT_N_S_pinctrl_S_sbcon0_default_S_group1_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_sbcon0_default_S_group1_P_pinmux_IDX_0 22
#define DT_N_S_pinctrl_S_sbcon0_default_S_group1_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_pinctrl_S_sbcon0_default_S_group1_P_pinmux_IDX_1 62
#define DT_N_S_pinctrl_S_sbcon0_default_S_group1_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_sbcon0_default_S_group1, pinmux, 0) \
	fn(DT_N_S_pinctrl_S_sbcon0_default_S_group1, pinmux, 1)
#define DT_N_S_pinctrl_S_sbcon0_default_S_group1_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_sbcon0_default_S_group1, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_sbcon0_default_S_group1, pinmux, 1)
#define DT_N_S_pinctrl_S_sbcon0_default_S_group1_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_sbcon0_default_S_group1, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_sbcon0_default_S_group1, pinmux, 1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_sbcon0_default_S_group1_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_sbcon0_default_S_group1, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_sbcon0_default_S_group1, pinmux, 1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_sbcon0_default_S_group1_P_pinmux_LEN 2
#define DT_N_S_pinctrl_S_sbcon0_default_S_group1_P_pinmux_EXISTS 1
#define DT_N_S_pinctrl_S_sbcon0_default_S_group1_P_input_enable 1
#define DT_N_S_pinctrl_S_sbcon0_default_S_group1_P_input_enable_EXISTS 1

/*
 * Devicetree node: /pinctrl/sbcon1_default
 *
 * Node identifier: DT_N_S_pinctrl_S_sbcon1_default
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_sbcon1_default_PATH "/pinctrl/sbcon1_default"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_sbcon1_default_FULL_NAME "sbcon1_default"
#define DT_N_S_pinctrl_S_sbcon1_default_FULL_NAME_UNQUOTED sbcon1_default
#define DT_N_S_pinctrl_S_sbcon1_default_FULL_NAME_TOKEN sbcon1_default
#define DT_N_S_pinctrl_S_sbcon1_default_FULL_NAME_UPPER_TOKEN SBCON1_DEFAULT

/* Node parent (/pinctrl) identifier: */
#define DT_N_S_pinctrl_S_sbcon1_default_PARENT DT_N_S_pinctrl

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_sbcon1_default_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_sbcon1_default_NODELABEL_NUM 1
#define DT_N_S_pinctrl_S_sbcon1_default_FOREACH_NODELABEL(fn) fn(sbcon1_default)
#define DT_N_S_pinctrl_S_sbcon1_default_FOREACH_NODELABEL_VARGS(fn, ...) fn(sbcon1_default, __VA_ARGS__)
#define DT_N_S_pinctrl_S_sbcon1_default_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_sbcon1_default_CHILD_NUM 1
#define DT_N_S_pinctrl_S_sbcon1_default_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_pinctrl_S_sbcon1_default_FOREACH_CHILD(fn) fn(DT_N_S_pinctrl_S_sbcon1_default_S_group1)
#define DT_N_S_pinctrl_S_sbcon1_default_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_pinctrl_S_sbcon1_default_S_group1)
#define DT_N_S_pinctrl_S_sbcon1_default_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_sbcon1_default_S_group1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_sbcon1_default_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_sbcon1_default_S_group1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_sbcon1_default_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_pinctrl_S_sbcon1_default_S_group1)
#define DT_N_S_pinctrl_S_sbcon1_default_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_pinctrl_S_sbcon1_default_S_group1)
#define DT_N_S_pinctrl_S_sbcon1_default_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_sbcon1_default_S_group1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_sbcon1_default_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_sbcon1_default_S_group1, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_pinctrl_S_sbcon1_default_HASH hBeOjd6xqF4n1hcMnGPSwLDp7eaqH8MS3Jd5N7TaqM4

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_sbcon1_default_ORD 24
#define DT_N_S_pinctrl_S_sbcon1_default_ORD_STR_SORTABLE 00024

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_sbcon1_default_REQUIRES_ORDS \
	21, /* /pinctrl */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_sbcon1_default_SUPPORTS_ORDS \
	25, /* /pinctrl/sbcon1_default/group1 */ \
	38, /* /soc/i2c@4002a000 */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_sbcon1_default_EXISTS 1
#define DT_N_NODELABEL_sbcon1_default DT_N_S_pinctrl_S_sbcon1_default

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_sbcon1_default_REG_NUM 0
#define DT_N_S_pinctrl_S_sbcon1_default_RANGES_NUM 0
#define DT_N_S_pinctrl_S_sbcon1_default_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_sbcon1_default_IRQ_NUM 0
#define DT_N_S_pinctrl_S_sbcon1_default_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_sbcon1_default_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_sbcon1_default_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /pinctrl/sbcon1_default/group1
 *
 * Node identifier: DT_N_S_pinctrl_S_sbcon1_default_S_group1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_pinctrl_S_sbcon1_default_S_group1_PATH "/pinctrl/sbcon1_default/group1"

/* Node's name with unit-address: */
#define DT_N_S_pinctrl_S_sbcon1_default_S_group1_FULL_NAME "group1"
#define DT_N_S_pinctrl_S_sbcon1_default_S_group1_FULL_NAME_UNQUOTED group1
#define DT_N_S_pinctrl_S_sbcon1_default_S_group1_FULL_NAME_TOKEN group1
#define DT_N_S_pinctrl_S_sbcon1_default_S_group1_FULL_NAME_UPPER_TOKEN GROUP1

/* Node parent (/pinctrl/sbcon1_default) identifier: */
#define DT_N_S_pinctrl_S_sbcon1_default_S_group1_PARENT DT_N_S_pinctrl_S_sbcon1_default

/* Node's index in its parent's list of children: */
#define DT_N_S_pinctrl_S_sbcon1_default_S_group1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_pinctrl_S_sbcon1_default_S_group1_NODELABEL_NUM 0
#define DT_N_S_pinctrl_S_sbcon1_default_S_group1_FOREACH_NODELABEL(fn) 
#define DT_N_S_pinctrl_S_sbcon1_default_S_group1_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_sbcon1_default_S_group1_FOREACH_ANCESTOR(fn) fn(DT_N_S_pinctrl_S_sbcon1_default) fn(DT_N_S_pinctrl) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_pinctrl_S_sbcon1_default_S_group1_CHILD_NUM 0
#define DT_N_S_pinctrl_S_sbcon1_default_S_group1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_pinctrl_S_sbcon1_default_S_group1_FOREACH_CHILD(fn) 
#define DT_N_S_pinctrl_S_sbcon1_default_S_group1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_sbcon1_default_S_group1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_sbcon1_default_S_group1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_pinctrl_S_sbcon1_default_S_group1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_pinctrl_S_sbcon1_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_pinctrl_S_sbcon1_default_S_group1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_pinctrl_S_sbcon1_default_S_group1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_pinctrl_S_sbcon1_default_S_group1_HASH jas1j44Ug_NqwTjkPJeHNdt31fa9Sq9u3LP7v1ER1vY

/* Node's dependency ordinal: */
#define DT_N_S_pinctrl_S_sbcon1_default_S_group1_ORD 25
#define DT_N_S_pinctrl_S_sbcon1_default_S_group1_ORD_STR_SORTABLE 00025

/* Ordinals for what this node depends on directly: */
#define DT_N_S_pinctrl_S_sbcon1_default_S_group1_REQUIRES_ORDS \
	24, /* /pinctrl/sbcon1_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_pinctrl_S_sbcon1_default_S_group1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_pinctrl_S_sbcon1_default_S_group1_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_pinctrl_S_sbcon1_default_S_group1_REG_NUM 0
#define DT_N_S_pinctrl_S_sbcon1_default_S_group1_RANGES_NUM 0
#define DT_N_S_pinctrl_S_sbcon1_default_S_group1_FOREACH_RANGE(fn) 
#define DT_N_S_pinctrl_S_sbcon1_default_S_group1_IRQ_NUM 0
#define DT_N_S_pinctrl_S_sbcon1_default_S_group1_IRQ_LEVEL 0
#define DT_N_S_pinctrl_S_sbcon1_default_S_group1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_pinctrl_S_sbcon1_default_S_group1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_pinctrl_S_sbcon1_default_S_group1_P_pinmux {126 /* 0x7e */, 166 /* 0xa6 */}
#define DT_N_S_pinctrl_S_sbcon1_default_S_group1_P_pinmux_IDX_0_EXISTS 1
#define DT_N_S_pinctrl_S_sbcon1_default_S_group1_P_pinmux_IDX_0 126
#define DT_N_S_pinctrl_S_sbcon1_default_S_group1_P_pinmux_IDX_1_EXISTS 1
#define DT_N_S_pinctrl_S_sbcon1_default_S_group1_P_pinmux_IDX_1 166
#define DT_N_S_pinctrl_S_sbcon1_default_S_group1_P_pinmux_FOREACH_PROP_ELEM(fn) fn(DT_N_S_pinctrl_S_sbcon1_default_S_group1, pinmux, 0) \
	fn(DT_N_S_pinctrl_S_sbcon1_default_S_group1, pinmux, 1)
#define DT_N_S_pinctrl_S_sbcon1_default_S_group1_P_pinmux_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_pinctrl_S_sbcon1_default_S_group1, pinmux, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_sbcon1_default_S_group1, pinmux, 1)
#define DT_N_S_pinctrl_S_sbcon1_default_S_group1_P_pinmux_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_pinctrl_S_sbcon1_default_S_group1, pinmux, 0, __VA_ARGS__) \
	fn(DT_N_S_pinctrl_S_sbcon1_default_S_group1, pinmux, 1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_sbcon1_default_S_group1_P_pinmux_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_pinctrl_S_sbcon1_default_S_group1, pinmux, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_pinctrl_S_sbcon1_default_S_group1, pinmux, 1, __VA_ARGS__)
#define DT_N_S_pinctrl_S_sbcon1_default_S_group1_P_pinmux_LEN 2
#define DT_N_S_pinctrl_S_sbcon1_default_S_group1_P_pinmux_EXISTS 1
#define DT_N_S_pinctrl_S_sbcon1_default_S_group1_P_input_enable 1
#define DT_N_S_pinctrl_S_sbcon1_default_S_group1_P_input_enable_EXISTS 1

/*
 * Devicetree node: /sim_flash_controller
 *
 * Node identifier: DT_N_S_sim_flash_controller
 *
 * Binding (compatible = zephyr,sim-flash):
 *   $ZEPHYR_BASE/dts/bindings/flash_controller/zephyr,sim-flash.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_sim_flash_controller_PATH "/sim_flash_controller"

/* Node's name with unit-address: */
#define DT_N_S_sim_flash_controller_FULL_NAME "sim_flash_controller"
#define DT_N_S_sim_flash_controller_FULL_NAME_UNQUOTED sim_flash_controller
#define DT_N_S_sim_flash_controller_FULL_NAME_TOKEN sim_flash_controller
#define DT_N_S_sim_flash_controller_FULL_NAME_UPPER_TOKEN SIM_FLASH_CONTROLLER

/* Node parent (/) identifier: */
#define DT_N_S_sim_flash_controller_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_sim_flash_controller_CHILD_IDX 7

/* Helpers for dealing with node labels: */
#define DT_N_S_sim_flash_controller_NODELABEL_NUM 1
#define DT_N_S_sim_flash_controller_FOREACH_NODELABEL(fn) fn(sim_flash_controller)
#define DT_N_S_sim_flash_controller_FOREACH_NODELABEL_VARGS(fn, ...) fn(sim_flash_controller, __VA_ARGS__)
#define DT_N_S_sim_flash_controller_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_sim_flash_controller_CHILD_NUM 1
#define DT_N_S_sim_flash_controller_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_sim_flash_controller_FOREACH_CHILD(fn) fn(DT_N_S_sim_flash_controller_S_flash_sim_0)
#define DT_N_S_sim_flash_controller_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_sim_flash_controller_S_flash_sim_0)
#define DT_N_S_sim_flash_controller_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_sim_flash_controller_S_flash_sim_0, __VA_ARGS__)
#define DT_N_S_sim_flash_controller_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_sim_flash_controller_S_flash_sim_0, __VA_ARGS__)
#define DT_N_S_sim_flash_controller_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_sim_flash_controller_S_flash_sim_0)
#define DT_N_S_sim_flash_controller_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_sim_flash_controller_S_flash_sim_0)
#define DT_N_S_sim_flash_controller_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_sim_flash_controller_S_flash_sim_0, __VA_ARGS__)
#define DT_N_S_sim_flash_controller_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_sim_flash_controller_S_flash_sim_0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_sim_flash_controller_HASH 6h4XfBIVfQKqgFbrO1XcEeAVcTBw7fSnqPF7201xVUk

/* Node's dependency ordinal: */
#define DT_N_S_sim_flash_controller_ORD 26
#define DT_N_S_sim_flash_controller_ORD_STR_SORTABLE 00026

/* Ordinals for what this node depends on directly: */
#define DT_N_S_sim_flash_controller_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_sim_flash_controller_SUPPORTS_ORDS \
	27, /* /sim_flash_controller/flash_sim@0 */

/* Existence and alternate IDs: */
#define DT_N_S_sim_flash_controller_EXISTS 1
#define DT_N_INST_0_zephyr_sim_flash        DT_N_S_sim_flash_controller
#define DT_N_NODELABEL_sim_flash_controller DT_N_S_sim_flash_controller

/* Macros for properties that are special in the specification: */
#define DT_N_S_sim_flash_controller_REG_NUM 0
#define DT_N_S_sim_flash_controller_RANGES_NUM 0
#define DT_N_S_sim_flash_controller_FOREACH_RANGE(fn) 
#define DT_N_S_sim_flash_controller_IRQ_NUM 0
#define DT_N_S_sim_flash_controller_IRQ_LEVEL 0
#define DT_N_S_sim_flash_controller_COMPAT_MATCHES_zephyr_sim_flash 1
#define DT_N_S_sim_flash_controller_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_sim_flash_controller_COMPAT_VENDOR_IDX_0 "The Zephyr Project"
#define DT_N_S_sim_flash_controller_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_sim_flash_controller_COMPAT_MODEL_IDX_0 "sim-flash"
#define DT_N_S_sim_flash_controller_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_sim_flash_controller_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_sim_flash_controller_P_erase_value 0
#define DT_N_S_sim_flash_controller_P_erase_value_IDX_0_ENUM_IDX 1
#define DT_N_S_sim_flash_controller_P_erase_value_IDX_0_EXISTS 1
#define DT_N_S_sim_flash_controller_P_erase_value_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_sim_flash_controller_P_erase_value_ENUM_VAL_0_EXISTS 1
#define DT_N_S_sim_flash_controller_P_erase_value_EXISTS 1
#define DT_N_S_sim_flash_controller_P_compatible {"zephyr,sim-flash"}
#define DT_N_S_sim_flash_controller_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_sim_flash_controller_P_compatible_IDX_0 "zephyr,sim-flash"
#define DT_N_S_sim_flash_controller_P_compatible_IDX_0_STRING_UNQUOTED zephyr,sim-flash
#define DT_N_S_sim_flash_controller_P_compatible_IDX_0_STRING_TOKEN zephyr_sim_flash
#define DT_N_S_sim_flash_controller_P_compatible_IDX_0_STRING_UPPER_TOKEN ZEPHYR_SIM_FLASH
#define DT_N_S_sim_flash_controller_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_sim_flash_controller, compatible, 0)
#define DT_N_S_sim_flash_controller_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_sim_flash_controller, compatible, 0)
#define DT_N_S_sim_flash_controller_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_sim_flash_controller, compatible, 0, __VA_ARGS__)
#define DT_N_S_sim_flash_controller_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_sim_flash_controller, compatible, 0, __VA_ARGS__)
#define DT_N_S_sim_flash_controller_P_compatible_LEN 1
#define DT_N_S_sim_flash_controller_P_compatible_EXISTS 1
#define DT_N_S_sim_flash_controller_P_zephyr_deferred_init 0
#define DT_N_S_sim_flash_controller_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_sim_flash_controller_P_wakeup_source 0
#define DT_N_S_sim_flash_controller_P_wakeup_source_EXISTS 1
#define DT_N_S_sim_flash_controller_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_sim_flash_controller_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /sim_flash_controller/flash_sim@0
 *
 * Node identifier: DT_N_S_sim_flash_controller_S_flash_sim_0
 *
 * Binding (compatible = soc-nv-flash):
 *   $ZEPHYR_BASE/dts/bindings/mtd/soc-nv-flash.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_sim_flash_controller_S_flash_sim_0_PATH "/sim_flash_controller/flash_sim@0"

/* Node's name with unit-address: */
#define DT_N_S_sim_flash_controller_S_flash_sim_0_FULL_NAME "flash_sim@0"
#define DT_N_S_sim_flash_controller_S_flash_sim_0_FULL_NAME_UNQUOTED flash_sim@0
#define DT_N_S_sim_flash_controller_S_flash_sim_0_FULL_NAME_TOKEN flash_sim_0
#define DT_N_S_sim_flash_controller_S_flash_sim_0_FULL_NAME_UPPER_TOKEN FLASH_SIM_0

/* Node parent (/sim_flash_controller) identifier: */
#define DT_N_S_sim_flash_controller_S_flash_sim_0_PARENT DT_N_S_sim_flash_controller

/* Node's index in its parent's list of children: */
#define DT_N_S_sim_flash_controller_S_flash_sim_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_sim_flash_controller_S_flash_sim_0_NODELABEL_NUM 1
#define DT_N_S_sim_flash_controller_S_flash_sim_0_FOREACH_NODELABEL(fn) fn(flash_sim0)
#define DT_N_S_sim_flash_controller_S_flash_sim_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(flash_sim0, __VA_ARGS__)
#define DT_N_S_sim_flash_controller_S_flash_sim_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_sim_flash_controller) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_sim_flash_controller_S_flash_sim_0_CHILD_NUM 1
#define DT_N_S_sim_flash_controller_S_flash_sim_0_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_sim_flash_controller_S_flash_sim_0_FOREACH_CHILD(fn) fn(DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions)
#define DT_N_S_sim_flash_controller_S_flash_sim_0_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions)
#define DT_N_S_sim_flash_controller_S_flash_sim_0_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions, __VA_ARGS__)
#define DT_N_S_sim_flash_controller_S_flash_sim_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions, __VA_ARGS__)
#define DT_N_S_sim_flash_controller_S_flash_sim_0_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions)
#define DT_N_S_sim_flash_controller_S_flash_sim_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions)
#define DT_N_S_sim_flash_controller_S_flash_sim_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions, __VA_ARGS__)
#define DT_N_S_sim_flash_controller_S_flash_sim_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_sim_flash_controller_S_flash_sim_0_HASH ShEILBV4eYSfUPeq6hOo3FHCxD3rBfXU4To_Os0xznE

/* Node's dependency ordinal: */
#define DT_N_S_sim_flash_controller_S_flash_sim_0_ORD 27
#define DT_N_S_sim_flash_controller_S_flash_sim_0_ORD_STR_SORTABLE 00027

/* Ordinals for what this node depends on directly: */
#define DT_N_S_sim_flash_controller_S_flash_sim_0_REQUIRES_ORDS \
	26, /* /sim_flash_controller */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_sim_flash_controller_S_flash_sim_0_SUPPORTS_ORDS \
	28, /* /sim_flash_controller/flash_sim@0/partitions */

/* Existence and alternate IDs: */
#define DT_N_S_sim_flash_controller_S_flash_sim_0_EXISTS 1
#define DT_N_INST_1_soc_nv_flash  DT_N_S_sim_flash_controller_S_flash_sim_0
#define DT_N_NODELABEL_flash_sim0 DT_N_S_sim_flash_controller_S_flash_sim_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_sim_flash_controller_S_flash_sim_0_REG_NUM 1
#define DT_N_S_sim_flash_controller_S_flash_sim_0_REG_IDX_0_EXISTS 1
#define DT_N_S_sim_flash_controller_S_flash_sim_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_sim_flash_controller_S_flash_sim_0_REG_IDX_0_VAL_SIZE 32768 /* 0x8000 */
#define DT_N_S_sim_flash_controller_S_flash_sim_0_RANGES_NUM 0
#define DT_N_S_sim_flash_controller_S_flash_sim_0_FOREACH_RANGE(fn) 
#define DT_N_S_sim_flash_controller_S_flash_sim_0_IRQ_NUM 0
#define DT_N_S_sim_flash_controller_S_flash_sim_0_IRQ_LEVEL 0
#define DT_N_S_sim_flash_controller_S_flash_sim_0_COMPAT_MATCHES_soc_nv_flash 1
#define DT_N_S_sim_flash_controller_S_flash_sim_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_sim_flash_controller_S_flash_sim_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_sim_flash_controller_S_flash_sim_0_P_erase_block_size 1024
#define DT_N_S_sim_flash_controller_S_flash_sim_0_P_erase_block_size_EXISTS 1
#define DT_N_S_sim_flash_controller_S_flash_sim_0_P_write_block_size 4
#define DT_N_S_sim_flash_controller_S_flash_sim_0_P_write_block_size_EXISTS 1
#define DT_N_S_sim_flash_controller_S_flash_sim_0_P_compatible {"soc-nv-flash"}
#define DT_N_S_sim_flash_controller_S_flash_sim_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_sim_flash_controller_S_flash_sim_0_P_compatible_IDX_0 "soc-nv-flash"
#define DT_N_S_sim_flash_controller_S_flash_sim_0_P_compatible_IDX_0_STRING_UNQUOTED soc-nv-flash
#define DT_N_S_sim_flash_controller_S_flash_sim_0_P_compatible_IDX_0_STRING_TOKEN soc_nv_flash
#define DT_N_S_sim_flash_controller_S_flash_sim_0_P_compatible_IDX_0_STRING_UPPER_TOKEN SOC_NV_FLASH
#define DT_N_S_sim_flash_controller_S_flash_sim_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_sim_flash_controller_S_flash_sim_0, compatible, 0)
#define DT_N_S_sim_flash_controller_S_flash_sim_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_sim_flash_controller_S_flash_sim_0, compatible, 0)
#define DT_N_S_sim_flash_controller_S_flash_sim_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_sim_flash_controller_S_flash_sim_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_sim_flash_controller_S_flash_sim_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_sim_flash_controller_S_flash_sim_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_sim_flash_controller_S_flash_sim_0_P_compatible_LEN 1
#define DT_N_S_sim_flash_controller_S_flash_sim_0_P_compatible_EXISTS 1
#define DT_N_S_sim_flash_controller_S_flash_sim_0_P_reg {0 /* 0x0 */, 32768 /* 0x8000 */}
#define DT_N_S_sim_flash_controller_S_flash_sim_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_sim_flash_controller_S_flash_sim_0_P_reg_IDX_0 0
#define DT_N_S_sim_flash_controller_S_flash_sim_0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_sim_flash_controller_S_flash_sim_0_P_reg_IDX_1 32768
#define DT_N_S_sim_flash_controller_S_flash_sim_0_P_reg_EXISTS 1
#define DT_N_S_sim_flash_controller_S_flash_sim_0_P_zephyr_deferred_init 0
#define DT_N_S_sim_flash_controller_S_flash_sim_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_sim_flash_controller_S_flash_sim_0_P_wakeup_source 0
#define DT_N_S_sim_flash_controller_S_flash_sim_0_P_wakeup_source_EXISTS 1
#define DT_N_S_sim_flash_controller_S_flash_sim_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_sim_flash_controller_S_flash_sim_0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /sim_flash_controller/flash_sim@0/partitions
 *
 * Node identifier: DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions
 *
 * Binding (compatible = fixed-partitions):
 *   $ZEPHYR_BASE/dts/bindings/mtd/fixed-partitions.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_PATH "/sim_flash_controller/flash_sim@0/partitions"

/* Node's name with unit-address: */
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_FULL_NAME "partitions"
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_FULL_NAME_UNQUOTED partitions
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_FULL_NAME_TOKEN partitions
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_FULL_NAME_UPPER_TOKEN PARTITIONS

/* Node parent (/sim_flash_controller/flash_sim@0) identifier: */
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_PARENT DT_N_S_sim_flash_controller_S_flash_sim_0

/* Node's index in its parent's list of children: */
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_NODELABEL_NUM 0
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_FOREACH_NODELABEL(fn) 
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_FOREACH_ANCESTOR(fn) fn(DT_N_S_sim_flash_controller_S_flash_sim_0) fn(DT_N_S_sim_flash_controller) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_CHILD_NUM 1
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_FOREACH_CHILD(fn) fn(DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0)
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0)
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0, __VA_ARGS__)
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0, __VA_ARGS__)
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0)
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0)
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0, __VA_ARGS__)
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0, __VA_ARGS__)

/* Node's hash: */
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_HASH 3GheHSFmCQeyvQq0mPgcWdXEDUtTvTNurIqjBZJFdQ8

/* Node's dependency ordinal: */
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_ORD 28
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_ORD_STR_SORTABLE 00028

/* Ordinals for what this node depends on directly: */
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_REQUIRES_ORDS \
	27, /* /sim_flash_controller/flash_sim@0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_SUPPORTS_ORDS \
	29, /* /sim_flash_controller/flash_sim@0/partitions/partition@0 */

/* Existence and alternate IDs: */
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_EXISTS 1
#define DT_N_INST_0_fixed_partitions DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions

/* Macros for properties that are special in the specification: */
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_REG_NUM 0
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_RANGES_NUM 0
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_FOREACH_RANGE(fn) 
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_IRQ_NUM 0
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_IRQ_LEVEL 0
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_COMPAT_MATCHES_fixed_partitions 1
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /sim_flash_controller/flash_sim@0/partitions/partition@0
 *
 * Node identifier: DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0_PATH "/sim_flash_controller/flash_sim@0/partitions/partition@0"

/* Node's name with unit-address: */
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0_FULL_NAME "partition@0"
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0_FULL_NAME_UNQUOTED partition@0
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0_FULL_NAME_TOKEN partition_0
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0_FULL_NAME_UPPER_TOKEN PARTITION_0

/* Node parent (/sim_flash_controller/flash_sim@0/partitions) identifier: */
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0_PARENT DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions

/* Node's index in its parent's list of children: */
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0_NODELABEL_NUM 1
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0_FOREACH_NODELABEL(fn) fn(storage_partition)
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(storage_partition, __VA_ARGS__)
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions) fn(DT_N_S_sim_flash_controller_S_flash_sim_0) fn(DT_N_S_sim_flash_controller) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0_CHILD_NUM 0
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0_FOREACH_CHILD(fn) 
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0_HASH 7sO66jZlf5BCGce0F7sNlRKDiqOA8gPWTj_pFs2cdEU

/* Node's dependency ordinal: */
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0_ORD 29
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0_ORD_STR_SORTABLE 00029

/* Ordinals for what this node depends on directly: */
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0_REQUIRES_ORDS \
	28, /* /sim_flash_controller/flash_sim@0/partitions */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0_EXISTS 1
#define DT_N_NODELABEL_storage_partition DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0_REG_NUM 1
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0_REG_IDX_0_EXISTS 1
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0_REG_IDX_0_VAL_SIZE 32768 /* 0x8000 */
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0_RANGES_NUM 0
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0_FOREACH_RANGE(fn) 
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0_IRQ_NUM 0
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0_IRQ_LEVEL 0
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0_PINCTRL_NUM 0

/* fixed-partitions identifier: */
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0_PARTITION_ID 0

/* Generic property macros: */
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0_P_label "storage_partition"
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0_P_label_STRING_UNQUOTED storage_partition
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0_P_label_STRING_TOKEN storage_partition
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0_P_label_STRING_UPPER_TOKEN STORAGE_PARTITION
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0_P_label_IDX_0 "storage_partition"
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0_P_label_IDX_0_EXISTS 1
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0, label, 0)
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0, label, 0)
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0, label, 0, __VA_ARGS__)
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0, label, 0, __VA_ARGS__)
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0_P_label_LEN 1
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0_P_label_EXISTS 1
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0_P_read_only 0
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0_P_read_only_EXISTS 1
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0_P_reg {0 /* 0x0 */, 32768 /* 0x8000 */}
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0_P_reg_IDX_0 0
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0_P_reg_IDX_1_EXISTS 1
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0_P_reg_IDX_1 32768
#define DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0_P_reg_EXISTS 1

/*
 * Devicetree node: /soc/dtimer@40002000
 *
 * Node identifier: DT_N_S_soc_S_dtimer_40002000
 *
 * Binding (compatible = arm,cmsdk-dtimer):
 *   $ZEPHYR_BASE/dts/bindings/counter/arm,cmsdk-dtimer.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_dtimer_40002000_PATH "/soc/dtimer@40002000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_dtimer_40002000_FULL_NAME "dtimer@40002000"
#define DT_N_S_soc_S_dtimer_40002000_FULL_NAME_UNQUOTED dtimer@40002000
#define DT_N_S_soc_S_dtimer_40002000_FULL_NAME_TOKEN dtimer_40002000
#define DT_N_S_soc_S_dtimer_40002000_FULL_NAME_UPPER_TOKEN DTIMER_40002000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_dtimer_40002000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_dtimer_40002000_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_dtimer_40002000_NODELABEL_NUM 1
#define DT_N_S_soc_S_dtimer_40002000_FOREACH_NODELABEL(fn) fn(dtimer0)
#define DT_N_S_soc_S_dtimer_40002000_FOREACH_NODELABEL_VARGS(fn, ...) fn(dtimer0, __VA_ARGS__)
#define DT_N_S_soc_S_dtimer_40002000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_dtimer_40002000_CHILD_NUM 0
#define DT_N_S_soc_S_dtimer_40002000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_dtimer_40002000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_dtimer_40002000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_dtimer_40002000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_dtimer_40002000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_dtimer_40002000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_dtimer_40002000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_dtimer_40002000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_dtimer_40002000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_dtimer_40002000_HASH t6zG0vJ8VtdQLj0xA6J4dUgiFm4N4ldsd8Suh25bQcQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_dtimer_40002000_ORD 30
#define DT_N_S_soc_S_dtimer_40002000_ORD_STR_SORTABLE 00030

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_dtimer_40002000_REQUIRES_ORDS \
	7, /* /soc */ \
	12, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_dtimer_40002000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_dtimer_40002000_EXISTS 1
#define DT_N_INST_0_arm_cmsdk_dtimer DT_N_S_soc_S_dtimer_40002000
#define DT_N_NODELABEL_dtimer0       DT_N_S_soc_S_dtimer_40002000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_dtimer_40002000_REG_NUM 1
#define DT_N_S_soc_S_dtimer_40002000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dtimer_40002000_REG_IDX_0_VAL_ADDRESS 1073750016 /* 0x40002000 */
#define DT_N_S_soc_S_dtimer_40002000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_dtimer_40002000_RANGES_NUM 0
#define DT_N_S_soc_S_dtimer_40002000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_dtimer_40002000_IRQ_NUM 1
#define DT_N_S_soc_S_dtimer_40002000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dtimer_40002000_IRQ_IDX_0_VAL_irq 10
#define DT_N_S_soc_S_dtimer_40002000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dtimer_40002000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dtimer_40002000_IRQ_IDX_0_VAL_priority 3
#define DT_N_S_soc_S_dtimer_40002000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dtimer_40002000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_dtimer_40002000_IRQ_LEVEL 1
#define DT_N_S_soc_S_dtimer_40002000_COMPAT_MATCHES_arm_cmsdk_dtimer 1
#define DT_N_S_soc_S_dtimer_40002000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dtimer_40002000_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_soc_S_dtimer_40002000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dtimer_40002000_COMPAT_MODEL_IDX_0 "cmsdk-dtimer"
#define DT_N_S_soc_S_dtimer_40002000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_dtimer_40002000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_dtimer_40002000_P_reg {1073750016 /* 0x40002000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_dtimer_40002000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dtimer_40002000_P_reg_IDX_0 1073750016
#define DT_N_S_soc_S_dtimer_40002000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dtimer_40002000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_dtimer_40002000_P_reg_EXISTS 1
#define DT_N_S_soc_S_dtimer_40002000_P_interrupts {10 /* 0xa */, 3 /* 0x3 */}
#define DT_N_S_soc_S_dtimer_40002000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dtimer_40002000_P_interrupts_IDX_0 10
#define DT_N_S_soc_S_dtimer_40002000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dtimer_40002000_P_interrupts_IDX_1 3
#define DT_N_S_soc_S_dtimer_40002000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_dtimer_40002000_P_compatible {"arm,cmsdk-dtimer"}
#define DT_N_S_soc_S_dtimer_40002000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dtimer_40002000_P_compatible_IDX_0 "arm,cmsdk-dtimer"
#define DT_N_S_soc_S_dtimer_40002000_P_compatible_IDX_0_STRING_UNQUOTED arm,cmsdk-dtimer
#define DT_N_S_soc_S_dtimer_40002000_P_compatible_IDX_0_STRING_TOKEN arm_cmsdk_dtimer
#define DT_N_S_soc_S_dtimer_40002000_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_CMSDK_DTIMER
#define DT_N_S_soc_S_dtimer_40002000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dtimer_40002000, compatible, 0)
#define DT_N_S_soc_S_dtimer_40002000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dtimer_40002000, compatible, 0)
#define DT_N_S_soc_S_dtimer_40002000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dtimer_40002000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dtimer_40002000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dtimer_40002000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dtimer_40002000_P_compatible_LEN 1
#define DT_N_S_soc_S_dtimer_40002000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_dtimer_40002000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_dtimer_40002000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_dtimer_40002000_P_wakeup_source 0
#define DT_N_S_soc_S_dtimer_40002000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_dtimer_40002000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_dtimer_40002000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/eth@40200000
 *
 * Node identifier: DT_N_S_soc_S_eth_40200000
 *
 * Binding (compatible = smsc,lan9220):
 *   $ZEPHYR_BASE/dts/bindings/ethernet/smsc,lan9220.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_eth_40200000_PATH "/soc/eth@40200000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_eth_40200000_FULL_NAME "eth@40200000"
#define DT_N_S_soc_S_eth_40200000_FULL_NAME_UNQUOTED eth@40200000
#define DT_N_S_soc_S_eth_40200000_FULL_NAME_TOKEN eth_40200000
#define DT_N_S_soc_S_eth_40200000_FULL_NAME_UPPER_TOKEN ETH_40200000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_eth_40200000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_eth_40200000_CHILD_IDX 13

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_eth_40200000_NODELABEL_NUM 1
#define DT_N_S_soc_S_eth_40200000_FOREACH_NODELABEL(fn) fn(eth0)
#define DT_N_S_soc_S_eth_40200000_FOREACH_NODELABEL_VARGS(fn, ...) fn(eth0, __VA_ARGS__)
#define DT_N_S_soc_S_eth_40200000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_eth_40200000_CHILD_NUM 0
#define DT_N_S_soc_S_eth_40200000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_eth_40200000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_eth_40200000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_eth_40200000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_eth_40200000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_eth_40200000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_eth_40200000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_eth_40200000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_eth_40200000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_eth_40200000_HASH 0ii4CMk7WzMpaaYoYQkS5tiWZFlmufx6B9s_5QHKFts

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_eth_40200000_ORD 31
#define DT_N_S_soc_S_eth_40200000_ORD_STR_SORTABLE 00031

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_eth_40200000_REQUIRES_ORDS \
	7, /* /soc */ \
	12, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_eth_40200000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_eth_40200000_EXISTS 1
#define DT_N_INST_0_smsc_lan9220 DT_N_S_soc_S_eth_40200000
#define DT_N_NODELABEL_eth0      DT_N_S_soc_S_eth_40200000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_eth_40200000_REG_NUM 1
#define DT_N_S_soc_S_eth_40200000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eth_40200000_REG_IDX_0_VAL_ADDRESS 1075838976 /* 0x40200000 */
#define DT_N_S_soc_S_eth_40200000_REG_IDX_0_VAL_SIZE 1048576 /* 0x100000 */
#define DT_N_S_soc_S_eth_40200000_RANGES_NUM 0
#define DT_N_S_soc_S_eth_40200000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_eth_40200000_IRQ_NUM 1
#define DT_N_S_soc_S_eth_40200000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eth_40200000_IRQ_IDX_0_VAL_irq 13
#define DT_N_S_soc_S_eth_40200000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_eth_40200000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eth_40200000_IRQ_IDX_0_VAL_priority 3
#define DT_N_S_soc_S_eth_40200000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_eth_40200000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_eth_40200000_IRQ_LEVEL 1
#define DT_N_S_soc_S_eth_40200000_COMPAT_MATCHES_smsc_lan9220 1
#define DT_N_S_soc_S_eth_40200000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eth_40200000_COMPAT_VENDOR_IDX_0 "Standard Microsystems Corporation"
#define DT_N_S_soc_S_eth_40200000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eth_40200000_COMPAT_MODEL_IDX_0 "lan9220"
#define DT_N_S_soc_S_eth_40200000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_eth_40200000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_eth_40200000_P_reg {1075838976 /* 0x40200000 */, 1048576 /* 0x100000 */}
#define DT_N_S_soc_S_eth_40200000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eth_40200000_P_reg_IDX_0 1075838976
#define DT_N_S_soc_S_eth_40200000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_eth_40200000_P_reg_IDX_1 1048576
#define DT_N_S_soc_S_eth_40200000_P_reg_EXISTS 1
#define DT_N_S_soc_S_eth_40200000_P_interrupts {13 /* 0xd */, 3 /* 0x3 */}
#define DT_N_S_soc_S_eth_40200000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eth_40200000_P_interrupts_IDX_0 13
#define DT_N_S_soc_S_eth_40200000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_eth_40200000_P_interrupts_IDX_1 3
#define DT_N_S_soc_S_eth_40200000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_eth_40200000_P_compatible {"smsc,lan9220"}
#define DT_N_S_soc_S_eth_40200000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_eth_40200000_P_compatible_IDX_0 "smsc,lan9220"
#define DT_N_S_soc_S_eth_40200000_P_compatible_IDX_0_STRING_UNQUOTED smsc,lan9220
#define DT_N_S_soc_S_eth_40200000_P_compatible_IDX_0_STRING_TOKEN smsc_lan9220
#define DT_N_S_soc_S_eth_40200000_P_compatible_IDX_0_STRING_UPPER_TOKEN SMSC_LAN9220
#define DT_N_S_soc_S_eth_40200000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_eth_40200000, compatible, 0)
#define DT_N_S_soc_S_eth_40200000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_eth_40200000, compatible, 0)
#define DT_N_S_soc_S_eth_40200000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_eth_40200000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_eth_40200000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_eth_40200000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_eth_40200000_P_compatible_LEN 1
#define DT_N_S_soc_S_eth_40200000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_eth_40200000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_eth_40200000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_eth_40200000_P_wakeup_source 0
#define DT_N_S_soc_S_eth_40200000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_eth_40200000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_eth_40200000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/gpio@40011000
 *
 * Node identifier: DT_N_S_soc_S_gpio_40011000
 *
 * Binding (compatible = arm,cmsdk-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/arm,cmsdk-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_40011000_PATH "/soc/gpio@40011000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_40011000_FULL_NAME "gpio@40011000"
#define DT_N_S_soc_S_gpio_40011000_FULL_NAME_UNQUOTED gpio@40011000
#define DT_N_S_soc_S_gpio_40011000_FULL_NAME_TOKEN gpio_40011000
#define DT_N_S_soc_S_gpio_40011000_FULL_NAME_UPPER_TOKEN GPIO_40011000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_40011000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_40011000_CHILD_IDX 10

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_40011000_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_40011000_FOREACH_NODELABEL(fn) fn(gpio1)
#define DT_N_S_soc_S_gpio_40011000_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpio1, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40011000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_40011000_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_40011000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_40011000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_40011000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40011000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40011000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_40011000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_40011000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40011000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40011000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_gpio_40011000_HASH eDfnG7tCZbQPQkasUZ0ThNugDf4R0ZHWfFavc0Bu4c4

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_40011000_ORD 32
#define DT_N_S_soc_S_gpio_40011000_ORD_STR_SORTABLE 00032

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_40011000_REQUIRES_ORDS \
	7, /* /soc */ \
	12, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_40011000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_40011000_EXISTS 1
#define DT_N_INST_1_arm_cmsdk_gpio DT_N_S_soc_S_gpio_40011000
#define DT_N_NODELABEL_gpio1       DT_N_S_soc_S_gpio_40011000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_40011000_REG_NUM 1
#define DT_N_S_soc_S_gpio_40011000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40011000_REG_IDX_0_VAL_ADDRESS 1073811456 /* 0x40011000 */
#define DT_N_S_soc_S_gpio_40011000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_gpio_40011000_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_40011000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_40011000_IRQ_NUM 1
#define DT_N_S_soc_S_gpio_40011000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40011000_IRQ_IDX_0_VAL_irq 7
#define DT_N_S_soc_S_gpio_40011000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_gpio_40011000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40011000_IRQ_IDX_0_VAL_priority 3
#define DT_N_S_soc_S_gpio_40011000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_gpio_40011000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_gpio_40011000_IRQ_LEVEL 1
#define DT_N_S_soc_S_gpio_40011000_COMPAT_MATCHES_arm_cmsdk_gpio 1
#define DT_N_S_soc_S_gpio_40011000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40011000_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_soc_S_gpio_40011000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40011000_COMPAT_MODEL_IDX_0 "cmsdk-gpio"
#define DT_N_S_soc_S_gpio_40011000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_40011000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_40011000_P_reg {1073811456 /* 0x40011000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_gpio_40011000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40011000_P_reg_IDX_0 1073811456
#define DT_N_S_soc_S_gpio_40011000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40011000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_gpio_40011000_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_40011000_P_interrupts {7 /* 0x7 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_gpio_40011000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40011000_P_interrupts_IDX_0 7
#define DT_N_S_soc_S_gpio_40011000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40011000_P_interrupts_IDX_1 3
#define DT_N_S_soc_S_gpio_40011000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_gpio_40011000_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_40011000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_40011000_P_ngpios 32
#define DT_N_S_soc_S_gpio_40011000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_40011000_P_compatible {"arm,cmsdk-gpio"}
#define DT_N_S_soc_S_gpio_40011000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40011000_P_compatible_IDX_0 "arm,cmsdk-gpio"
#define DT_N_S_soc_S_gpio_40011000_P_compatible_IDX_0_STRING_UNQUOTED arm,cmsdk-gpio
#define DT_N_S_soc_S_gpio_40011000_P_compatible_IDX_0_STRING_TOKEN arm_cmsdk_gpio
#define DT_N_S_soc_S_gpio_40011000_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_CMSDK_GPIO
#define DT_N_S_soc_S_gpio_40011000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40011000, compatible, 0)
#define DT_N_S_soc_S_gpio_40011000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40011000, compatible, 0)
#define DT_N_S_soc_S_gpio_40011000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40011000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40011000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40011000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40011000_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_40011000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_40011000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_40011000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_40011000_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_40011000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40011000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_40011000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/gpio@40012000
 *
 * Node identifier: DT_N_S_soc_S_gpio_40012000
 *
 * Binding (compatible = arm,cmsdk-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/arm,cmsdk-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_40012000_PATH "/soc/gpio@40012000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_40012000_FULL_NAME "gpio@40012000"
#define DT_N_S_soc_S_gpio_40012000_FULL_NAME_UNQUOTED gpio@40012000
#define DT_N_S_soc_S_gpio_40012000_FULL_NAME_TOKEN gpio_40012000
#define DT_N_S_soc_S_gpio_40012000_FULL_NAME_UPPER_TOKEN GPIO_40012000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_40012000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_40012000_CHILD_IDX 11

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_40012000_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_40012000_FOREACH_NODELABEL(fn) fn(gpio2)
#define DT_N_S_soc_S_gpio_40012000_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpio2, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40012000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_40012000_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_40012000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_40012000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_40012000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40012000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40012000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_40012000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_40012000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40012000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40012000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_gpio_40012000_HASH 7jBOD_T2CWBDoxYU2ETQTv5jO4fSyafrS9t1xW6F5gA

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_40012000_ORD 33
#define DT_N_S_soc_S_gpio_40012000_ORD_STR_SORTABLE 00033

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_40012000_REQUIRES_ORDS \
	7, /* /soc */ \
	12, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_40012000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_40012000_EXISTS 1
#define DT_N_INST_2_arm_cmsdk_gpio DT_N_S_soc_S_gpio_40012000
#define DT_N_NODELABEL_gpio2       DT_N_S_soc_S_gpio_40012000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_40012000_REG_NUM 1
#define DT_N_S_soc_S_gpio_40012000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40012000_REG_IDX_0_VAL_ADDRESS 1073815552 /* 0x40012000 */
#define DT_N_S_soc_S_gpio_40012000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_gpio_40012000_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_40012000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_40012000_IRQ_NUM 1
#define DT_N_S_soc_S_gpio_40012000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40012000_IRQ_IDX_0_VAL_irq 16
#define DT_N_S_soc_S_gpio_40012000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_gpio_40012000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40012000_IRQ_IDX_0_VAL_priority 3
#define DT_N_S_soc_S_gpio_40012000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_gpio_40012000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_gpio_40012000_IRQ_LEVEL 1
#define DT_N_S_soc_S_gpio_40012000_COMPAT_MATCHES_arm_cmsdk_gpio 1
#define DT_N_S_soc_S_gpio_40012000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40012000_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_soc_S_gpio_40012000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40012000_COMPAT_MODEL_IDX_0 "cmsdk-gpio"
#define DT_N_S_soc_S_gpio_40012000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_40012000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_40012000_P_reg {1073815552 /* 0x40012000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_gpio_40012000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40012000_P_reg_IDX_0 1073815552
#define DT_N_S_soc_S_gpio_40012000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40012000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_gpio_40012000_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_40012000_P_interrupts {16 /* 0x10 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_gpio_40012000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40012000_P_interrupts_IDX_0 16
#define DT_N_S_soc_S_gpio_40012000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40012000_P_interrupts_IDX_1 3
#define DT_N_S_soc_S_gpio_40012000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_gpio_40012000_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_40012000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_40012000_P_ngpios 32
#define DT_N_S_soc_S_gpio_40012000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_40012000_P_compatible {"arm,cmsdk-gpio"}
#define DT_N_S_soc_S_gpio_40012000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40012000_P_compatible_IDX_0 "arm,cmsdk-gpio"
#define DT_N_S_soc_S_gpio_40012000_P_compatible_IDX_0_STRING_UNQUOTED arm,cmsdk-gpio
#define DT_N_S_soc_S_gpio_40012000_P_compatible_IDX_0_STRING_TOKEN arm_cmsdk_gpio
#define DT_N_S_soc_S_gpio_40012000_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_CMSDK_GPIO
#define DT_N_S_soc_S_gpio_40012000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40012000, compatible, 0)
#define DT_N_S_soc_S_gpio_40012000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40012000, compatible, 0)
#define DT_N_S_soc_S_gpio_40012000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40012000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40012000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40012000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40012000_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_40012000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_40012000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_40012000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_40012000_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_40012000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40012000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_40012000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/gpio@40013000
 *
 * Node identifier: DT_N_S_soc_S_gpio_40013000
 *
 * Binding (compatible = arm,cmsdk-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/arm,cmsdk-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_gpio_40013000_PATH "/soc/gpio@40013000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_gpio_40013000_FULL_NAME "gpio@40013000"
#define DT_N_S_soc_S_gpio_40013000_FULL_NAME_UNQUOTED gpio@40013000
#define DT_N_S_soc_S_gpio_40013000_FULL_NAME_TOKEN gpio_40013000
#define DT_N_S_soc_S_gpio_40013000_FULL_NAME_UPPER_TOKEN GPIO_40013000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_gpio_40013000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_gpio_40013000_CHILD_IDX 12

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_gpio_40013000_NODELABEL_NUM 1
#define DT_N_S_soc_S_gpio_40013000_FOREACH_NODELABEL(fn) fn(gpio3)
#define DT_N_S_soc_S_gpio_40013000_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpio3, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40013000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_gpio_40013000_CHILD_NUM 0
#define DT_N_S_soc_S_gpio_40013000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_gpio_40013000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_gpio_40013000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40013000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40013000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_gpio_40013000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_gpio_40013000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_gpio_40013000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_gpio_40013000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_gpio_40013000_HASH 7HLGxCJFZAxHOOrLys2k53iNEtZBvFanrB0PRFnjT3w

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_gpio_40013000_ORD 34
#define DT_N_S_soc_S_gpio_40013000_ORD_STR_SORTABLE 00034

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_gpio_40013000_REQUIRES_ORDS \
	7, /* /soc */ \
	12, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_gpio_40013000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_gpio_40013000_EXISTS 1
#define DT_N_INST_3_arm_cmsdk_gpio DT_N_S_soc_S_gpio_40013000
#define DT_N_NODELABEL_gpio3       DT_N_S_soc_S_gpio_40013000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_gpio_40013000_REG_NUM 1
#define DT_N_S_soc_S_gpio_40013000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40013000_REG_IDX_0_VAL_ADDRESS 1073819648 /* 0x40013000 */
#define DT_N_S_soc_S_gpio_40013000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_gpio_40013000_RANGES_NUM 0
#define DT_N_S_soc_S_gpio_40013000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_gpio_40013000_IRQ_NUM 1
#define DT_N_S_soc_S_gpio_40013000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40013000_IRQ_IDX_0_VAL_irq 17
#define DT_N_S_soc_S_gpio_40013000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_gpio_40013000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40013000_IRQ_IDX_0_VAL_priority 3
#define DT_N_S_soc_S_gpio_40013000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_gpio_40013000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_gpio_40013000_IRQ_LEVEL 1
#define DT_N_S_soc_S_gpio_40013000_COMPAT_MATCHES_arm_cmsdk_gpio 1
#define DT_N_S_soc_S_gpio_40013000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40013000_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_soc_S_gpio_40013000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40013000_COMPAT_MODEL_IDX_0 "cmsdk-gpio"
#define DT_N_S_soc_S_gpio_40013000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_gpio_40013000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_gpio_40013000_P_reg {1073819648 /* 0x40013000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_gpio_40013000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40013000_P_reg_IDX_0 1073819648
#define DT_N_S_soc_S_gpio_40013000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40013000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_gpio_40013000_P_reg_EXISTS 1
#define DT_N_S_soc_S_gpio_40013000_P_interrupts {17 /* 0x11 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_gpio_40013000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40013000_P_interrupts_IDX_0 17
#define DT_N_S_soc_S_gpio_40013000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_gpio_40013000_P_interrupts_IDX_1 3
#define DT_N_S_soc_S_gpio_40013000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_gpio_40013000_P_gpio_controller 1
#define DT_N_S_soc_S_gpio_40013000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_gpio_40013000_P_ngpios 32
#define DT_N_S_soc_S_gpio_40013000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_gpio_40013000_P_compatible {"arm,cmsdk-gpio"}
#define DT_N_S_soc_S_gpio_40013000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_gpio_40013000_P_compatible_IDX_0 "arm,cmsdk-gpio"
#define DT_N_S_soc_S_gpio_40013000_P_compatible_IDX_0_STRING_UNQUOTED arm,cmsdk-gpio
#define DT_N_S_soc_S_gpio_40013000_P_compatible_IDX_0_STRING_TOKEN arm_cmsdk_gpio
#define DT_N_S_soc_S_gpio_40013000_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_CMSDK_GPIO
#define DT_N_S_soc_S_gpio_40013000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_gpio_40013000, compatible, 0)
#define DT_N_S_soc_S_gpio_40013000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_gpio_40013000, compatible, 0)
#define DT_N_S_soc_S_gpio_40013000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_gpio_40013000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40013000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_gpio_40013000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_gpio_40013000_P_compatible_LEN 1
#define DT_N_S_soc_S_gpio_40013000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_gpio_40013000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_gpio_40013000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_gpio_40013000_P_wakeup_source 0
#define DT_N_S_soc_S_gpio_40013000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_gpio_40013000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_gpio_40013000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/i2c@40022000
 *
 * Node identifier: DT_N_S_soc_S_i2c_40022000
 *
 * Binding (compatible = arm,versatile-i2c):
 *   $ZEPHYR_BASE/dts/bindings/i2c/arm,versatile-i2c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_40022000_PATH "/soc/i2c@40022000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_40022000_FULL_NAME "i2c@40022000"
#define DT_N_S_soc_S_i2c_40022000_FULL_NAME_UNQUOTED i2c@40022000
#define DT_N_S_soc_S_i2c_40022000_FULL_NAME_TOKEN i2c_40022000
#define DT_N_S_soc_S_i2c_40022000_FULL_NAME_UPPER_TOKEN I2C_40022000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_40022000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_i2c_40022000_CHILD_IDX 14

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_i2c_40022000_NODELABEL_NUM 1
#define DT_N_S_soc_S_i2c_40022000_FOREACH_NODELABEL(fn) fn(i2c_touch)
#define DT_N_S_soc_S_i2c_40022000_FOREACH_NODELABEL_VARGS(fn, ...) fn(i2c_touch, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40022000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_i2c_40022000_CHILD_NUM 0
#define DT_N_S_soc_S_i2c_40022000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_i2c_40022000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2c_40022000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_40022000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_40022000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_i2c_40022000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_i2c_40022000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_40022000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_40022000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_i2c_40022000_HASH r4qTS1Jq_ikk2LKOmJw6ZWF6lDvL7Vny1tOtZ5FKmpM

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_40022000_ORD 35
#define DT_N_S_soc_S_i2c_40022000_ORD_STR_SORTABLE 00035

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_40022000_REQUIRES_ORDS \
	7, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_40022000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_40022000_EXISTS 1
#define DT_N_INST_0_arm_versatile_i2c DT_N_S_soc_S_i2c_40022000
#define DT_N_NODELABEL_i2c_touch      DT_N_S_soc_S_i2c_40022000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_i2c_40022000_REG_NUM 1
#define DT_N_S_soc_S_i2c_40022000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40022000_REG_IDX_0_VAL_ADDRESS 1073881088 /* 0x40022000 */
#define DT_N_S_soc_S_i2c_40022000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_i2c_40022000_RANGES_NUM 0
#define DT_N_S_soc_S_i2c_40022000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_i2c_40022000_IRQ_NUM 0
#define DT_N_S_soc_S_i2c_40022000_IRQ_LEVEL 0
#define DT_N_S_soc_S_i2c_40022000_COMPAT_MATCHES_arm_versatile_i2c 1
#define DT_N_S_soc_S_i2c_40022000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40022000_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_soc_S_i2c_40022000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40022000_COMPAT_MODEL_IDX_0 "versatile-i2c"
#define DT_N_S_soc_S_i2c_40022000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_i2c_40022000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_40022000_P_reg {1073881088 /* 0x40022000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_i2c_40022000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40022000_P_reg_IDX_0 1073881088
#define DT_N_S_soc_S_i2c_40022000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40022000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_i2c_40022000_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_40022000_P_clock_frequency 100000
#define DT_N_S_soc_S_i2c_40022000_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c_40022000_P_sq_size 4
#define DT_N_S_soc_S_i2c_40022000_P_sq_size_EXISTS 1
#define DT_N_S_soc_S_i2c_40022000_P_cq_size 4
#define DT_N_S_soc_S_i2c_40022000_P_cq_size_EXISTS 1
#define DT_N_S_soc_S_i2c_40022000_P_compatible {"arm,versatile-i2c"}
#define DT_N_S_soc_S_i2c_40022000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40022000_P_compatible_IDX_0 "arm,versatile-i2c"
#define DT_N_S_soc_S_i2c_40022000_P_compatible_IDX_0_STRING_UNQUOTED arm,versatile-i2c
#define DT_N_S_soc_S_i2c_40022000_P_compatible_IDX_0_STRING_TOKEN arm_versatile_i2c
#define DT_N_S_soc_S_i2c_40022000_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_VERSATILE_I2C
#define DT_N_S_soc_S_i2c_40022000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40022000, compatible, 0)
#define DT_N_S_soc_S_i2c_40022000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40022000, compatible, 0)
#define DT_N_S_soc_S_i2c_40022000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40022000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40022000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40022000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40022000_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_40022000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_40022000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_i2c_40022000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_i2c_40022000_P_wakeup_source 0
#define DT_N_S_soc_S_i2c_40022000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_i2c_40022000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_i2c_40022000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/i2c@40023000
 *
 * Node identifier: DT_N_S_soc_S_i2c_40023000
 *
 * Binding (compatible = arm,versatile-i2c):
 *   $ZEPHYR_BASE/dts/bindings/i2c/arm,versatile-i2c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_40023000_PATH "/soc/i2c@40023000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_40023000_FULL_NAME "i2c@40023000"
#define DT_N_S_soc_S_i2c_40023000_FULL_NAME_UNQUOTED i2c@40023000
#define DT_N_S_soc_S_i2c_40023000_FULL_NAME_TOKEN i2c_40023000
#define DT_N_S_soc_S_i2c_40023000_FULL_NAME_UPPER_TOKEN I2C_40023000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_40023000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_i2c_40023000_CHILD_IDX 15

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_i2c_40023000_NODELABEL_NUM 1
#define DT_N_S_soc_S_i2c_40023000_FOREACH_NODELABEL(fn) fn(i2c_audio_conf)
#define DT_N_S_soc_S_i2c_40023000_FOREACH_NODELABEL_VARGS(fn, ...) fn(i2c_audio_conf, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40023000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_i2c_40023000_CHILD_NUM 0
#define DT_N_S_soc_S_i2c_40023000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_i2c_40023000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2c_40023000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_40023000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_40023000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_i2c_40023000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_i2c_40023000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_40023000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_40023000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_i2c_40023000_HASH r6yNUitCzpNR5Xck4ZykvksGvECLlLj45JVa2v9wdmQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_40023000_ORD 36
#define DT_N_S_soc_S_i2c_40023000_ORD_STR_SORTABLE 00036

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_40023000_REQUIRES_ORDS \
	7, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_40023000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_40023000_EXISTS 1
#define DT_N_INST_1_arm_versatile_i2c DT_N_S_soc_S_i2c_40023000
#define DT_N_NODELABEL_i2c_audio_conf DT_N_S_soc_S_i2c_40023000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_i2c_40023000_REG_NUM 1
#define DT_N_S_soc_S_i2c_40023000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40023000_REG_IDX_0_VAL_ADDRESS 1073885184 /* 0x40023000 */
#define DT_N_S_soc_S_i2c_40023000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_i2c_40023000_RANGES_NUM 0
#define DT_N_S_soc_S_i2c_40023000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_i2c_40023000_IRQ_NUM 0
#define DT_N_S_soc_S_i2c_40023000_IRQ_LEVEL 0
#define DT_N_S_soc_S_i2c_40023000_COMPAT_MATCHES_arm_versatile_i2c 1
#define DT_N_S_soc_S_i2c_40023000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40023000_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_soc_S_i2c_40023000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40023000_COMPAT_MODEL_IDX_0 "versatile-i2c"
#define DT_N_S_soc_S_i2c_40023000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_i2c_40023000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_40023000_P_reg {1073885184 /* 0x40023000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_i2c_40023000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40023000_P_reg_IDX_0 1073885184
#define DT_N_S_soc_S_i2c_40023000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40023000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_i2c_40023000_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_40023000_P_clock_frequency 100000
#define DT_N_S_soc_S_i2c_40023000_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c_40023000_P_sq_size 4
#define DT_N_S_soc_S_i2c_40023000_P_sq_size_EXISTS 1
#define DT_N_S_soc_S_i2c_40023000_P_cq_size 4
#define DT_N_S_soc_S_i2c_40023000_P_cq_size_EXISTS 1
#define DT_N_S_soc_S_i2c_40023000_P_compatible {"arm,versatile-i2c"}
#define DT_N_S_soc_S_i2c_40023000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40023000_P_compatible_IDX_0 "arm,versatile-i2c"
#define DT_N_S_soc_S_i2c_40023000_P_compatible_IDX_0_STRING_UNQUOTED arm,versatile-i2c
#define DT_N_S_soc_S_i2c_40023000_P_compatible_IDX_0_STRING_TOKEN arm_versatile_i2c
#define DT_N_S_soc_S_i2c_40023000_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_VERSATILE_I2C
#define DT_N_S_soc_S_i2c_40023000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40023000, compatible, 0)
#define DT_N_S_soc_S_i2c_40023000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40023000, compatible, 0)
#define DT_N_S_soc_S_i2c_40023000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40023000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40023000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40023000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40023000_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_40023000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_40023000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_i2c_40023000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_i2c_40023000_P_wakeup_source 0
#define DT_N_S_soc_S_i2c_40023000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_i2c_40023000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_i2c_40023000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/i2c@40029000
 *
 * Node identifier: DT_N_S_soc_S_i2c_40029000
 *
 * Binding (compatible = arm,versatile-i2c):
 *   $ZEPHYR_BASE/dts/bindings/i2c/arm,versatile-i2c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_40029000_PATH "/soc/i2c@40029000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_40029000_FULL_NAME "i2c@40029000"
#define DT_N_S_soc_S_i2c_40029000_FULL_NAME_UNQUOTED i2c@40029000
#define DT_N_S_soc_S_i2c_40029000_FULL_NAME_TOKEN i2c_40029000
#define DT_N_S_soc_S_i2c_40029000_FULL_NAME_UPPER_TOKEN I2C_40029000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_40029000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_i2c_40029000_CHILD_IDX 16

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_i2c_40029000_NODELABEL_NUM 1
#define DT_N_S_soc_S_i2c_40029000_FOREACH_NODELABEL(fn) fn(i2c_shield0)
#define DT_N_S_soc_S_i2c_40029000_FOREACH_NODELABEL_VARGS(fn, ...) fn(i2c_shield0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40029000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_i2c_40029000_CHILD_NUM 0
#define DT_N_S_soc_S_i2c_40029000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_i2c_40029000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2c_40029000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_40029000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_40029000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_i2c_40029000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_i2c_40029000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_40029000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_40029000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_i2c_40029000_HASH RHd0MqMpulnPo1EFteFDOe05S5hvkgaJ9sAdLDaq78g

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_40029000_ORD 37
#define DT_N_S_soc_S_i2c_40029000_ORD_STR_SORTABLE 00037

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_40029000_REQUIRES_ORDS \
	7, /* /soc */ \
	22, /* /pinctrl/sbcon0_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_40029000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_40029000_EXISTS 1
#define DT_N_INST_2_arm_versatile_i2c DT_N_S_soc_S_i2c_40029000
#define DT_N_NODELABEL_i2c_shield0    DT_N_S_soc_S_i2c_40029000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_i2c_40029000_REG_NUM 1
#define DT_N_S_soc_S_i2c_40029000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40029000_REG_IDX_0_VAL_ADDRESS 1073909760 /* 0x40029000 */
#define DT_N_S_soc_S_i2c_40029000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_i2c_40029000_RANGES_NUM 0
#define DT_N_S_soc_S_i2c_40029000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_i2c_40029000_IRQ_NUM 0
#define DT_N_S_soc_S_i2c_40029000_IRQ_LEVEL 0
#define DT_N_S_soc_S_i2c_40029000_COMPAT_MATCHES_arm_versatile_i2c 1
#define DT_N_S_soc_S_i2c_40029000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40029000_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_soc_S_i2c_40029000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40029000_COMPAT_MODEL_IDX_0 "versatile-i2c"
#define DT_N_S_soc_S_i2c_40029000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_i2c_40029000_PINCTRL_NUM 1
#define DT_N_S_soc_S_i2c_40029000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40029000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_i2c_40029000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_i2c_40029000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_i2c_40029000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_i2c_40029000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_pinctrl_S_sbcon0_default

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_40029000_P_reg {1073909760 /* 0x40029000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_i2c_40029000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40029000_P_reg_IDX_0 1073909760
#define DT_N_S_soc_S_i2c_40029000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_40029000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_i2c_40029000_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_40029000_P_clock_frequency 100000
#define DT_N_S_soc_S_i2c_40029000_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c_40029000_P_sq_size 4
#define DT_N_S_soc_S_i2c_40029000_P_sq_size_EXISTS 1
#define DT_N_S_soc_S_i2c_40029000_P_cq_size 4
#define DT_N_S_soc_S_i2c_40029000_P_cq_size_EXISTS 1
#define DT_N_S_soc_S_i2c_40029000_P_compatible {"arm,versatile-i2c"}
#define DT_N_S_soc_S_i2c_40029000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40029000_P_compatible_IDX_0 "arm,versatile-i2c"
#define DT_N_S_soc_S_i2c_40029000_P_compatible_IDX_0_STRING_UNQUOTED arm,versatile-i2c
#define DT_N_S_soc_S_i2c_40029000_P_compatible_IDX_0_STRING_TOKEN arm_versatile_i2c
#define DT_N_S_soc_S_i2c_40029000_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_VERSATILE_I2C
#define DT_N_S_soc_S_i2c_40029000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40029000, compatible, 0)
#define DT_N_S_soc_S_i2c_40029000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40029000, compatible, 0)
#define DT_N_S_soc_S_i2c_40029000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40029000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40029000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40029000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40029000_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_40029000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_40029000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_i2c_40029000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_i2c_40029000_P_wakeup_source 0
#define DT_N_S_soc_S_i2c_40029000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_i2c_40029000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_i2c_40029000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_i2c_40029000_P_pinctrl_0_IDX_0 DT_N_S_pinctrl_S_sbcon0_default
#define DT_N_S_soc_S_i2c_40029000_P_pinctrl_0_IDX_0_PH DT_N_S_pinctrl_S_sbcon0_default
#define DT_N_S_soc_S_i2c_40029000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40029000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40029000, pinctrl_0, 0)
#define DT_N_S_soc_S_i2c_40029000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40029000, pinctrl_0, 0)
#define DT_N_S_soc_S_i2c_40029000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40029000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40029000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40029000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40029000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_i2c_40029000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40029000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_i2c_40029000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_40029000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_i2c_40029000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_i2c_40029000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_i2c_40029000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_i2c_40029000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_40029000, pinctrl_names, 0)
#define DT_N_S_soc_S_i2c_40029000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_40029000, pinctrl_names, 0)
#define DT_N_S_soc_S_i2c_40029000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_40029000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40029000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_40029000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_40029000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_i2c_40029000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/i2c@4002a000
 *
 * Node identifier: DT_N_S_soc_S_i2c_4002a000
 *
 * Binding (compatible = arm,versatile-i2c):
 *   $ZEPHYR_BASE/dts/bindings/i2c/arm,versatile-i2c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c_4002a000_PATH "/soc/i2c@4002a000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c_4002a000_FULL_NAME "i2c@4002a000"
#define DT_N_S_soc_S_i2c_4002a000_FULL_NAME_UNQUOTED i2c@4002a000
#define DT_N_S_soc_S_i2c_4002a000_FULL_NAME_TOKEN i2c_4002a000
#define DT_N_S_soc_S_i2c_4002a000_FULL_NAME_UPPER_TOKEN I2C_4002A000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c_4002a000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_i2c_4002a000_CHILD_IDX 17

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_i2c_4002a000_NODELABEL_NUM 1
#define DT_N_S_soc_S_i2c_4002a000_FOREACH_NODELABEL(fn) fn(i2c_shield1)
#define DT_N_S_soc_S_i2c_4002a000_FOREACH_NODELABEL_VARGS(fn, ...) fn(i2c_shield1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_4002a000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_i2c_4002a000_CHILD_NUM 0
#define DT_N_S_soc_S_i2c_4002a000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_i2c_4002a000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2c_4002a000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_4002a000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_4002a000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_i2c_4002a000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_i2c_4002a000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c_4002a000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c_4002a000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_i2c_4002a000_HASH AJ1Zb5RdFIslcL8_8VU0erZVZgqciON_CZf_1IL2FKo

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c_4002a000_ORD 38
#define DT_N_S_soc_S_i2c_4002a000_ORD_STR_SORTABLE 00038

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c_4002a000_REQUIRES_ORDS \
	7, /* /soc */ \
	24, /* /pinctrl/sbcon1_default */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c_4002a000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c_4002a000_EXISTS 1
#define DT_N_INST_3_arm_versatile_i2c DT_N_S_soc_S_i2c_4002a000
#define DT_N_NODELABEL_i2c_shield1    DT_N_S_soc_S_i2c_4002a000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_i2c_4002a000_REG_NUM 1
#define DT_N_S_soc_S_i2c_4002a000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_4002a000_REG_IDX_0_VAL_ADDRESS 1073913856 /* 0x4002a000 */
#define DT_N_S_soc_S_i2c_4002a000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_i2c_4002a000_RANGES_NUM 0
#define DT_N_S_soc_S_i2c_4002a000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_i2c_4002a000_IRQ_NUM 0
#define DT_N_S_soc_S_i2c_4002a000_IRQ_LEVEL 0
#define DT_N_S_soc_S_i2c_4002a000_COMPAT_MATCHES_arm_versatile_i2c 1
#define DT_N_S_soc_S_i2c_4002a000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_4002a000_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_soc_S_i2c_4002a000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_4002a000_COMPAT_MODEL_IDX_0 "versatile-i2c"
#define DT_N_S_soc_S_i2c_4002a000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_i2c_4002a000_PINCTRL_NUM 1
#define DT_N_S_soc_S_i2c_4002a000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_4002a000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_i2c_4002a000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_i2c_4002a000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_i2c_4002a000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_i2c_4002a000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_pinctrl_S_sbcon1_default

/* Generic property macros: */
#define DT_N_S_soc_S_i2c_4002a000_P_reg {1073913856 /* 0x4002a000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_i2c_4002a000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_4002a000_P_reg_IDX_0 1073913856
#define DT_N_S_soc_S_i2c_4002a000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c_4002a000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_i2c_4002a000_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c_4002a000_P_clock_frequency 100000
#define DT_N_S_soc_S_i2c_4002a000_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c_4002a000_P_sq_size 4
#define DT_N_S_soc_S_i2c_4002a000_P_sq_size_EXISTS 1
#define DT_N_S_soc_S_i2c_4002a000_P_cq_size 4
#define DT_N_S_soc_S_i2c_4002a000_P_cq_size_EXISTS 1
#define DT_N_S_soc_S_i2c_4002a000_P_compatible {"arm,versatile-i2c"}
#define DT_N_S_soc_S_i2c_4002a000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_4002a000_P_compatible_IDX_0 "arm,versatile-i2c"
#define DT_N_S_soc_S_i2c_4002a000_P_compatible_IDX_0_STRING_UNQUOTED arm,versatile-i2c
#define DT_N_S_soc_S_i2c_4002a000_P_compatible_IDX_0_STRING_TOKEN arm_versatile_i2c
#define DT_N_S_soc_S_i2c_4002a000_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_VERSATILE_I2C
#define DT_N_S_soc_S_i2c_4002a000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_4002a000, compatible, 0)
#define DT_N_S_soc_S_i2c_4002a000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_4002a000, compatible, 0)
#define DT_N_S_soc_S_i2c_4002a000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_4002a000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_4002a000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_4002a000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_4002a000_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c_4002a000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c_4002a000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_i2c_4002a000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_i2c_4002a000_P_wakeup_source 0
#define DT_N_S_soc_S_i2c_4002a000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_i2c_4002a000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_i2c_4002a000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_i2c_4002a000_P_pinctrl_0_IDX_0 DT_N_S_pinctrl_S_sbcon1_default
#define DT_N_S_soc_S_i2c_4002a000_P_pinctrl_0_IDX_0_PH DT_N_S_pinctrl_S_sbcon1_default
#define DT_N_S_soc_S_i2c_4002a000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_4002a000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_4002a000, pinctrl_0, 0)
#define DT_N_S_soc_S_i2c_4002a000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_4002a000, pinctrl_0, 0)
#define DT_N_S_soc_S_i2c_4002a000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_4002a000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_4002a000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_4002a000, pinctrl_0, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_4002a000_P_pinctrl_0_LEN 1
#define DT_N_S_soc_S_i2c_4002a000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_i2c_4002a000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_i2c_4002a000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_4002a000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_i2c_4002a000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_i2c_4002a000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_i2c_4002a000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_i2c_4002a000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c_4002a000, pinctrl_names, 0)
#define DT_N_S_soc_S_i2c_4002a000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_4002a000, pinctrl_names, 0)
#define DT_N_S_soc_S_i2c_4002a000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_4002a000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_4002a000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_4002a000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_4002a000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_i2c_4002a000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/mps2_fpgaio@4002804c
 *
 * Node identifier: DT_N_S_soc_S_mps2_fpgaio_4002804c
 *
 * Binding (compatible = arm,mmio32-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/arm,mmio32-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_PATH "/soc/mps2_fpgaio@4002804c"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_FULL_NAME "mps2_fpgaio@4002804c"
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_FULL_NAME_UNQUOTED mps2_fpgaio@4002804c
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_FULL_NAME_TOKEN mps2_fpgaio_4002804c
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_FULL_NAME_UPPER_TOKEN MPS2_FPGAIO_4002804C

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_CHILD_IDX 20

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_NODELABEL_NUM 1
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_FOREACH_NODELABEL(fn) fn(gpio_misc)
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpio_misc, __VA_ARGS__)
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_CHILD_NUM 0
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_HASH 7RnqWWRiEz6EaWlUZENLMBq06yUWylK05QzvuCO1F3M

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_ORD 39
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_ORD_STR_SORTABLE 00039

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_REQUIRES_ORDS \
	7, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_EXISTS 1
#define DT_N_INST_2_arm_mmio32_gpio DT_N_S_soc_S_mps2_fpgaio_4002804c
#define DT_N_NODELABEL_gpio_misc    DT_N_S_soc_S_mps2_fpgaio_4002804c

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_REG_NUM 1
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_REG_IDX_0_VAL_ADDRESS 1073905740 /* 0x4002804c */
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_REG_IDX_0_VAL_SIZE 4 /* 0x4 */
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_RANGES_NUM 0
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_IRQ_NUM 0
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_IRQ_LEVEL 0
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_COMPAT_MATCHES_arm_mmio32_gpio 1
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_COMPAT_MODEL_IDX_0 "mmio32-gpio"
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_P_reg {1073905740 /* 0x4002804c */, 4 /* 0x4 */}
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_P_reg_IDX_0 1073905740
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_P_reg_IDX_1 4
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_P_reg_EXISTS 1
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_P_ngpios 10
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_P_direction_input 0
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_P_direction_input_EXISTS 1
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_P_gpio_controller 1
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_P_compatible {"arm,mmio32-gpio"}
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_P_compatible_IDX_0 "arm,mmio32-gpio"
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_P_compatible_IDX_0_STRING_UNQUOTED arm,mmio32-gpio
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_P_compatible_IDX_0_STRING_TOKEN arm_mmio32_gpio
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_MMIO32_GPIO
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_mps2_fpgaio_4002804c, compatible, 0)
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_mps2_fpgaio_4002804c, compatible, 0)
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_mps2_fpgaio_4002804c, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_mps2_fpgaio_4002804c, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_P_compatible_LEN 1
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_P_compatible_EXISTS 1
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_P_wakeup_source 0
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_mps2_fpgaio_4002804c_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timer@40000000
 *
 * Node identifier: DT_N_S_soc_S_timer_40000000
 *
 * Binding (compatible = arm,cmsdk-timer):
 *   $ZEPHYR_BASE/dts/bindings/counter/arm,cmsdk-timer.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timer_40000000_PATH "/soc/timer@40000000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timer_40000000_FULL_NAME "timer@40000000"
#define DT_N_S_soc_S_timer_40000000_FULL_NAME_UNQUOTED timer@40000000
#define DT_N_S_soc_S_timer_40000000_FULL_NAME_TOKEN timer_40000000
#define DT_N_S_soc_S_timer_40000000_FULL_NAME_UPPER_TOKEN TIMER_40000000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timer_40000000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timer_40000000_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timer_40000000_NODELABEL_NUM 1
#define DT_N_S_soc_S_timer_40000000_FOREACH_NODELABEL(fn) fn(timer0)
#define DT_N_S_soc_S_timer_40000000_FOREACH_NODELABEL_VARGS(fn, ...) fn(timer0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40000000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timer_40000000_CHILD_NUM 0
#define DT_N_S_soc_S_timer_40000000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timer_40000000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timer_40000000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_40000000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_40000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timer_40000000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timer_40000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_40000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_40000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timer_40000000_HASH fxQ1MHuU6X3oLagM1pi_ic6tNDqVC0DmBk_q_iUIm9E

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timer_40000000_ORD 40
#define DT_N_S_soc_S_timer_40000000_ORD_STR_SORTABLE 00040

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timer_40000000_REQUIRES_ORDS \
	7, /* /soc */ \
	12, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timer_40000000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timer_40000000_EXISTS 1
#define DT_N_INST_0_arm_cmsdk_timer DT_N_S_soc_S_timer_40000000
#define DT_N_NODELABEL_timer0       DT_N_S_soc_S_timer_40000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timer_40000000_REG_NUM 1
#define DT_N_S_soc_S_timer_40000000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40000000_REG_IDX_0_VAL_ADDRESS 1073741824 /* 0x40000000 */
#define DT_N_S_soc_S_timer_40000000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_timer_40000000_RANGES_NUM 0
#define DT_N_S_soc_S_timer_40000000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timer_40000000_IRQ_NUM 1
#define DT_N_S_soc_S_timer_40000000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40000000_IRQ_IDX_0_VAL_irq 8
#define DT_N_S_soc_S_timer_40000000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timer_40000000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40000000_IRQ_IDX_0_VAL_priority 3
#define DT_N_S_soc_S_timer_40000000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timer_40000000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_timer_40000000_IRQ_LEVEL 1
#define DT_N_S_soc_S_timer_40000000_COMPAT_MATCHES_arm_cmsdk_timer 1
#define DT_N_S_soc_S_timer_40000000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40000000_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_soc_S_timer_40000000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40000000_COMPAT_MODEL_IDX_0 "cmsdk-timer"
#define DT_N_S_soc_S_timer_40000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timer_40000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timer_40000000_P_reg {1073741824 /* 0x40000000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_timer_40000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40000000_P_reg_IDX_0 1073741824
#define DT_N_S_soc_S_timer_40000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timer_40000000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_timer_40000000_P_reg_EXISTS 1
#define DT_N_S_soc_S_timer_40000000_P_interrupts {8 /* 0x8 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_timer_40000000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40000000_P_interrupts_IDX_0 8
#define DT_N_S_soc_S_timer_40000000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timer_40000000_P_interrupts_IDX_1 3
#define DT_N_S_soc_S_timer_40000000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timer_40000000_P_compatible {"arm,cmsdk-timer"}
#define DT_N_S_soc_S_timer_40000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40000000_P_compatible_IDX_0 "arm,cmsdk-timer"
#define DT_N_S_soc_S_timer_40000000_P_compatible_IDX_0_STRING_UNQUOTED arm,cmsdk-timer
#define DT_N_S_soc_S_timer_40000000_P_compatible_IDX_0_STRING_TOKEN arm_cmsdk_timer
#define DT_N_S_soc_S_timer_40000000_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_CMSDK_TIMER
#define DT_N_S_soc_S_timer_40000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_40000000, compatible, 0)
#define DT_N_S_soc_S_timer_40000000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_40000000, compatible, 0)
#define DT_N_S_soc_S_timer_40000000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_40000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40000000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_40000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40000000_P_compatible_LEN 1
#define DT_N_S_soc_S_timer_40000000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timer_40000000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timer_40000000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timer_40000000_P_wakeup_source 0
#define DT_N_S_soc_S_timer_40000000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timer_40000000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timer_40000000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timer@40001000
 *
 * Node identifier: DT_N_S_soc_S_timer_40001000
 *
 * Binding (compatible = arm,cmsdk-timer):
 *   $ZEPHYR_BASE/dts/bindings/counter/arm,cmsdk-timer.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timer_40001000_PATH "/soc/timer@40001000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timer_40001000_FULL_NAME "timer@40001000"
#define DT_N_S_soc_S_timer_40001000_FULL_NAME_UNQUOTED timer@40001000
#define DT_N_S_soc_S_timer_40001000_FULL_NAME_TOKEN timer_40001000
#define DT_N_S_soc_S_timer_40001000_FULL_NAME_UPPER_TOKEN TIMER_40001000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timer_40001000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timer_40001000_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timer_40001000_NODELABEL_NUM 1
#define DT_N_S_soc_S_timer_40001000_FOREACH_NODELABEL(fn) fn(timer1)
#define DT_N_S_soc_S_timer_40001000_FOREACH_NODELABEL_VARGS(fn, ...) fn(timer1, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40001000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timer_40001000_CHILD_NUM 0
#define DT_N_S_soc_S_timer_40001000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timer_40001000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timer_40001000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_40001000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_40001000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timer_40001000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timer_40001000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_40001000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_40001000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timer_40001000_HASH JzFEWHee5QRnT_KSkHnXHLY9QAkrJG_Hju1FYMk1dFw

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timer_40001000_ORD 41
#define DT_N_S_soc_S_timer_40001000_ORD_STR_SORTABLE 00041

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timer_40001000_REQUIRES_ORDS \
	7, /* /soc */ \
	12, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timer_40001000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timer_40001000_EXISTS 1
#define DT_N_INST_1_arm_cmsdk_timer DT_N_S_soc_S_timer_40001000
#define DT_N_NODELABEL_timer1       DT_N_S_soc_S_timer_40001000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timer_40001000_REG_NUM 1
#define DT_N_S_soc_S_timer_40001000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40001000_REG_IDX_0_VAL_ADDRESS 1073745920 /* 0x40001000 */
#define DT_N_S_soc_S_timer_40001000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_timer_40001000_RANGES_NUM 0
#define DT_N_S_soc_S_timer_40001000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timer_40001000_IRQ_NUM 1
#define DT_N_S_soc_S_timer_40001000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40001000_IRQ_IDX_0_VAL_irq 9
#define DT_N_S_soc_S_timer_40001000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timer_40001000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40001000_IRQ_IDX_0_VAL_priority 3
#define DT_N_S_soc_S_timer_40001000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timer_40001000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_timer_40001000_IRQ_LEVEL 1
#define DT_N_S_soc_S_timer_40001000_COMPAT_MATCHES_arm_cmsdk_timer 1
#define DT_N_S_soc_S_timer_40001000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40001000_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_soc_S_timer_40001000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40001000_COMPAT_MODEL_IDX_0 "cmsdk-timer"
#define DT_N_S_soc_S_timer_40001000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timer_40001000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timer_40001000_P_reg {1073745920 /* 0x40001000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_timer_40001000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40001000_P_reg_IDX_0 1073745920
#define DT_N_S_soc_S_timer_40001000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timer_40001000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_timer_40001000_P_reg_EXISTS 1
#define DT_N_S_soc_S_timer_40001000_P_interrupts {9 /* 0x9 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_timer_40001000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40001000_P_interrupts_IDX_0 9
#define DT_N_S_soc_S_timer_40001000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timer_40001000_P_interrupts_IDX_1 3
#define DT_N_S_soc_S_timer_40001000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timer_40001000_P_compatible {"arm,cmsdk-timer"}
#define DT_N_S_soc_S_timer_40001000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40001000_P_compatible_IDX_0 "arm,cmsdk-timer"
#define DT_N_S_soc_S_timer_40001000_P_compatible_IDX_0_STRING_UNQUOTED arm,cmsdk-timer
#define DT_N_S_soc_S_timer_40001000_P_compatible_IDX_0_STRING_TOKEN arm_cmsdk_timer
#define DT_N_S_soc_S_timer_40001000_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_CMSDK_TIMER
#define DT_N_S_soc_S_timer_40001000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_40001000, compatible, 0)
#define DT_N_S_soc_S_timer_40001000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_40001000, compatible, 0)
#define DT_N_S_soc_S_timer_40001000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_40001000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40001000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_40001000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40001000_P_compatible_LEN 1
#define DT_N_S_soc_S_timer_40001000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timer_40001000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timer_40001000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timer_40001000_P_wakeup_source 0
#define DT_N_S_soc_S_timer_40001000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timer_40001000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timer_40001000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timer@e000e010
 *
 * Node identifier: DT_N_S_soc_S_timer_e000e010
 *
 * Binding (compatible = arm,armv7m-systick):
 *   $ZEPHYR_BASE/dts/bindings/timer/arm,armv7m-systick.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timer_e000e010_PATH "/soc/timer@e000e010"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME "timer@e000e010"
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME_UNQUOTED timer@e000e010
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME_TOKEN timer_e000e010
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME_UPPER_TOKEN TIMER_E000E010

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timer_e000e010_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timer_e000e010_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timer_e000e010_NODELABEL_NUM 1
#define DT_N_S_soc_S_timer_e000e010_FOREACH_NODELABEL(fn) fn(systick)
#define DT_N_S_soc_S_timer_e000e010_FOREACH_NODELABEL_VARGS(fn, ...) fn(systick, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timer_e000e010_CHILD_NUM 0
#define DT_N_S_soc_S_timer_e000e010_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_timer_e000e010_HASH aZrzPLAIRgEwRZJIvTCzJONA6gPgc4QlhkiU5oWGArA

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timer_e000e010_ORD 42
#define DT_N_S_soc_S_timer_e000e010_ORD_STR_SORTABLE 00042

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timer_e000e010_REQUIRES_ORDS \
	7, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timer_e000e010_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timer_e000e010_EXISTS 1
#define DT_N_INST_0_arm_armv7m_systick DT_N_S_soc_S_timer_e000e010
#define DT_N_NODELABEL_systick         DT_N_S_soc_S_timer_e000e010

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timer_e000e010_REG_NUM 1
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_VAL_ADDRESS 3758153744 /* 0xe000e010 */
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_VAL_SIZE 16 /* 0x10 */
#define DT_N_S_soc_S_timer_e000e010_RANGES_NUM 0
#define DT_N_S_soc_S_timer_e000e010_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timer_e000e010_IRQ_NUM 0
#define DT_N_S_soc_S_timer_e000e010_IRQ_LEVEL 0
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MATCHES_arm_armv7m_systick 1
#define DT_N_S_soc_S_timer_e000e010_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MODEL_IDX_0 "armv7m-systick"
#define DT_N_S_soc_S_timer_e000e010_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timer_e000e010_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timer_e000e010_P_reg {3758153744 /* 0xe000e010 */, 16 /* 0x10 */}
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_0 3758153744
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_1 16
#define DT_N_S_soc_S_timer_e000e010_P_reg_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible {"arm,armv7m-systick"}
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0 "arm,armv7m-systick"
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_STRING_UNQUOTED arm,armv7m-systick
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_STRING_TOKEN arm_armv7m_systick
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_ARMV7M_SYSTICK
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_LEN 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_wakeup_source 0
#define DT_N_S_soc_S_timer_e000e010_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /system-clock
 *
 * Node identifier: DT_N_S_system_clock
 *
 * Binding (compatible = fixed-clock):
 *   $ZEPHYR_BASE/dts/bindings/clock/fixed-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_system_clock_PATH "/system-clock"

/* Node's name with unit-address: */
#define DT_N_S_system_clock_FULL_NAME "system-clock"
#define DT_N_S_system_clock_FULL_NAME_UNQUOTED system-clock
#define DT_N_S_system_clock_FULL_NAME_TOKEN system_clock
#define DT_N_S_system_clock_FULL_NAME_UPPER_TOKEN SYSTEM_CLOCK

/* Node parent (/) identifier: */
#define DT_N_S_system_clock_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_system_clock_CHILD_IDX 8

/* Helpers for dealing with node labels: */
#define DT_N_S_system_clock_NODELABEL_NUM 1
#define DT_N_S_system_clock_FOREACH_NODELABEL(fn) fn(sysclk)
#define DT_N_S_system_clock_FOREACH_NODELABEL_VARGS(fn, ...) fn(sysclk, __VA_ARGS__)
#define DT_N_S_system_clock_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_system_clock_CHILD_NUM 0
#define DT_N_S_system_clock_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_system_clock_FOREACH_CHILD(fn) 
#define DT_N_S_system_clock_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_system_clock_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_system_clock_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_system_clock_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_system_clock_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_system_clock_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_system_clock_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_system_clock_HASH lAhq874bK5OGd53v0YdRWUH8C4M_yVxoewZAdRFX5Uo

/* Node's dependency ordinal: */
#define DT_N_S_system_clock_ORD 43
#define DT_N_S_system_clock_ORD_STR_SORTABLE 00043

/* Ordinals for what this node depends on directly: */
#define DT_N_S_system_clock_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_system_clock_SUPPORTS_ORDS \
	44, /* /soc/uart@40004000 */ \
	45, /* /soc/uart@40005000 */ \
	46, /* /soc/uart@40006000 */ \
	47, /* /soc/wdog@40008000 */

/* Existence and alternate IDs: */
#define DT_N_S_system_clock_EXISTS 1
#define DT_N_INST_0_fixed_clock DT_N_S_system_clock
#define DT_N_NODELABEL_sysclk   DT_N_S_system_clock

/* Macros for properties that are special in the specification: */
#define DT_N_S_system_clock_REG_NUM 0
#define DT_N_S_system_clock_RANGES_NUM 0
#define DT_N_S_system_clock_FOREACH_RANGE(fn) 
#define DT_N_S_system_clock_IRQ_NUM 0
#define DT_N_S_system_clock_IRQ_LEVEL 0
#define DT_N_S_system_clock_COMPAT_MATCHES_fixed_clock 1
#define DT_N_S_system_clock_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_system_clock_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_system_clock_P_clock_frequency 25000000
#define DT_N_S_system_clock_P_clock_frequency_EXISTS 1
#define DT_N_S_system_clock_P_compatible {"fixed-clock"}
#define DT_N_S_system_clock_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_system_clock_P_compatible_IDX_0 "fixed-clock"
#define DT_N_S_system_clock_P_compatible_IDX_0_STRING_UNQUOTED fixed-clock
#define DT_N_S_system_clock_P_compatible_IDX_0_STRING_TOKEN fixed_clock
#define DT_N_S_system_clock_P_compatible_IDX_0_STRING_UPPER_TOKEN FIXED_CLOCK
#define DT_N_S_system_clock_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_system_clock, compatible, 0)
#define DT_N_S_system_clock_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_system_clock, compatible, 0)
#define DT_N_S_system_clock_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_system_clock, compatible, 0, __VA_ARGS__)
#define DT_N_S_system_clock_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_system_clock, compatible, 0, __VA_ARGS__)
#define DT_N_S_system_clock_P_compatible_LEN 1
#define DT_N_S_system_clock_P_compatible_EXISTS 1
#define DT_N_S_system_clock_P_zephyr_deferred_init 0
#define DT_N_S_system_clock_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_system_clock_P_wakeup_source 0
#define DT_N_S_system_clock_P_wakeup_source_EXISTS 1
#define DT_N_S_system_clock_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_system_clock_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/uart@40004000
 *
 * Node identifier: DT_N_S_soc_S_uart_40004000
 *
 * Binding (compatible = arm,cmsdk-uart):
 *   $ZEPHYR_BASE/dts/bindings/serial/arm,cmsdk-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_uart_40004000_PATH "/soc/uart@40004000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_uart_40004000_FULL_NAME "uart@40004000"
#define DT_N_S_soc_S_uart_40004000_FULL_NAME_UNQUOTED uart@40004000
#define DT_N_S_soc_S_uart_40004000_FULL_NAME_TOKEN uart_40004000
#define DT_N_S_soc_S_uart_40004000_FULL_NAME_UPPER_TOKEN UART_40004000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_uart_40004000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_uart_40004000_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_uart_40004000_NODELABEL_NUM 1
#define DT_N_S_soc_S_uart_40004000_FOREACH_NODELABEL(fn) fn(uart0)
#define DT_N_S_soc_S_uart_40004000_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_40004000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_uart_40004000_CHILD_NUM 0
#define DT_N_S_soc_S_uart_40004000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_uart_40004000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_uart_40004000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_uart_40004000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_uart_40004000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_uart_40004000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_uart_40004000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_uart_40004000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_uart_40004000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_uart_40004000_HASH moUf2Oxb1dN35hIIE9cYmEwvKwVvLSYI04ArSew7Q88

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_uart_40004000_ORD 44
#define DT_N_S_soc_S_uart_40004000_ORD_STR_SORTABLE 00044

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_uart_40004000_REQUIRES_ORDS \
	7, /* /soc */ \
	12, /* /soc/interrupt-controller@e000e100 */ \
	43, /* /system-clock */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_uart_40004000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_uart_40004000_EXISTS 1
#define DT_N_INST_0_arm_cmsdk_uart DT_N_S_soc_S_uart_40004000
#define DT_N_NODELABEL_uart0       DT_N_S_soc_S_uart_40004000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_uart_40004000_REG_NUM 1
#define DT_N_S_soc_S_uart_40004000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_REG_IDX_0_VAL_ADDRESS 1073758208 /* 0x40004000 */
#define DT_N_S_soc_S_uart_40004000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_uart_40004000_RANGES_NUM 0
#define DT_N_S_soc_S_uart_40004000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_uart_40004000_IRQ_NUM 2
#define DT_N_S_soc_S_uart_40004000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_IRQ_IDX_0_VAL_irq 1
#define DT_N_S_soc_S_uart_40004000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_IRQ_IDX_0_VAL_priority 3
#define DT_N_S_soc_S_uart_40004000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_uart_40004000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_IRQ_IDX_1_VAL_irq 0
#define DT_N_S_soc_S_uart_40004000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_IRQ_IDX_1_VAL_priority 3
#define DT_N_S_soc_S_uart_40004000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_uart_40004000_IRQ_LEVEL 1
#define DT_N_S_soc_S_uart_40004000_IRQ_NAME_tx_VAL_irq DT_N_S_soc_S_uart_40004000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_uart_40004000_IRQ_NAME_tx_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_IRQ_NAME_tx_VAL_priority DT_N_S_soc_S_uart_40004000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_uart_40004000_IRQ_NAME_tx_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_IRQ_NAME_tx_CONTROLLER DT_N_S_soc_S_uart_40004000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_uart_40004000_IRQ_NAME_rx_VAL_irq DT_N_S_soc_S_uart_40004000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_uart_40004000_IRQ_NAME_rx_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_IRQ_NAME_rx_VAL_priority DT_N_S_soc_S_uart_40004000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_uart_40004000_IRQ_NAME_rx_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_IRQ_NAME_rx_CONTROLLER DT_N_S_soc_S_uart_40004000_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_uart_40004000_COMPAT_MATCHES_arm_cmsdk_uart 1
#define DT_N_S_soc_S_uart_40004000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_soc_S_uart_40004000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_COMPAT_MODEL_IDX_0 "cmsdk-uart"
#define DT_N_S_soc_S_uart_40004000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_uart_40004000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_uart_40004000_P_reg {1073758208 /* 0x40004000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_uart_40004000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_P_reg_IDX_0 1073758208
#define DT_N_S_soc_S_uart_40004000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_uart_40004000_P_reg_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_P_interrupts {1 /* 0x1 */, 3 /* 0x3 */, 0 /* 0x0 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_uart_40004000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_P_interrupts_IDX_0 1
#define DT_N_S_soc_S_uart_40004000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_P_interrupts_IDX_1 3
#define DT_N_S_soc_S_uart_40004000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_P_interrupts_IDX_2 0
#define DT_N_S_soc_S_uart_40004000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_P_interrupts_IDX_3 3
#define DT_N_S_soc_S_uart_40004000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_P_current_speed 115200
#define DT_N_S_soc_S_uart_40004000_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_P_hw_flow_control 0
#define DT_N_S_soc_S_uart_40004000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_P_parity "none"
#define DT_N_S_soc_S_uart_40004000_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_uart_40004000_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_uart_40004000_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_uart_40004000_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_uart_40004000_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_uart_40004000_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_P_parity_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_40004000, parity, 0)
#define DT_N_S_soc_S_uart_40004000_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_40004000, parity, 0)
#define DT_N_S_soc_S_uart_40004000_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_40004000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_40004000_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_40004000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_40004000_P_parity_LEN 1
#define DT_N_S_soc_S_uart_40004000_P_parity_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_P_compatible {"arm,cmsdk-uart"}
#define DT_N_S_soc_S_uart_40004000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_P_compatible_IDX_0 "arm,cmsdk-uart"
#define DT_N_S_soc_S_uart_40004000_P_compatible_IDX_0_STRING_UNQUOTED arm,cmsdk-uart
#define DT_N_S_soc_S_uart_40004000_P_compatible_IDX_0_STRING_TOKEN arm_cmsdk_uart
#define DT_N_S_soc_S_uart_40004000_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_CMSDK_UART
#define DT_N_S_soc_S_uart_40004000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_40004000, compatible, 0)
#define DT_N_S_soc_S_uart_40004000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_40004000, compatible, 0)
#define DT_N_S_soc_S_uart_40004000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_40004000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_40004000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_40004000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_40004000_P_compatible_LEN 1
#define DT_N_S_soc_S_uart_40004000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_P_interrupt_names {"tx", "rx"}
#define DT_N_S_soc_S_uart_40004000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_P_interrupt_names_IDX_0 "tx"
#define DT_N_S_soc_S_uart_40004000_P_interrupt_names_IDX_0_STRING_UNQUOTED tx
#define DT_N_S_soc_S_uart_40004000_P_interrupt_names_IDX_0_STRING_TOKEN tx
#define DT_N_S_soc_S_uart_40004000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN TX
#define DT_N_S_soc_S_uart_40004000_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_P_interrupt_names_IDX_1 "rx"
#define DT_N_S_soc_S_uart_40004000_P_interrupt_names_IDX_1_STRING_UNQUOTED rx
#define DT_N_S_soc_S_uart_40004000_P_interrupt_names_IDX_1_STRING_TOKEN rx
#define DT_N_S_soc_S_uart_40004000_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN RX
#define DT_N_S_soc_S_uart_40004000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_40004000, interrupt_names, 0) \
	fn(DT_N_S_soc_S_uart_40004000, interrupt_names, 1)
#define DT_N_S_soc_S_uart_40004000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_40004000, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_40004000, interrupt_names, 1)
#define DT_N_S_soc_S_uart_40004000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_40004000, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_40004000, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_40004000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_40004000, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_40004000, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_40004000_P_interrupt_names_LEN 2
#define DT_N_S_soc_S_uart_40004000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_P_clocks_IDX_0_PH DT_N_S_system_clock
#define DT_N_S_soc_S_uart_40004000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_40004000, clocks, 0)
#define DT_N_S_soc_S_uart_40004000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_40004000, clocks, 0)
#define DT_N_S_soc_S_uart_40004000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_40004000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_40004000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_40004000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_40004000_P_clocks_LEN 1
#define DT_N_S_soc_S_uart_40004000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_uart_40004000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_P_wakeup_source 0
#define DT_N_S_soc_S_uart_40004000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_uart_40004000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_uart_40004000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/uart@40005000
 *
 * Node identifier: DT_N_S_soc_S_uart_40005000
 *
 * Binding (compatible = arm,cmsdk-uart):
 *   $ZEPHYR_BASE/dts/bindings/serial/arm,cmsdk-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_uart_40005000_PATH "/soc/uart@40005000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_uart_40005000_FULL_NAME "uart@40005000"
#define DT_N_S_soc_S_uart_40005000_FULL_NAME_UNQUOTED uart@40005000
#define DT_N_S_soc_S_uart_40005000_FULL_NAME_TOKEN uart_40005000
#define DT_N_S_soc_S_uart_40005000_FULL_NAME_UPPER_TOKEN UART_40005000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_uart_40005000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_uart_40005000_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_uart_40005000_NODELABEL_NUM 1
#define DT_N_S_soc_S_uart_40005000_FOREACH_NODELABEL(fn) fn(uart1)
#define DT_N_S_soc_S_uart_40005000_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_40005000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_uart_40005000_CHILD_NUM 0
#define DT_N_S_soc_S_uart_40005000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_uart_40005000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_uart_40005000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_uart_40005000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_uart_40005000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_uart_40005000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_uart_40005000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_uart_40005000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_uart_40005000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_uart_40005000_HASH fZ66LWZW1jRUhlKK010s3jQEWKSLQBwi5ecveMKSk5c

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_uart_40005000_ORD 45
#define DT_N_S_soc_S_uart_40005000_ORD_STR_SORTABLE 00045

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_uart_40005000_REQUIRES_ORDS \
	7, /* /soc */ \
	12, /* /soc/interrupt-controller@e000e100 */ \
	43, /* /system-clock */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_uart_40005000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_uart_40005000_EXISTS 1
#define DT_N_INST_1_arm_cmsdk_uart DT_N_S_soc_S_uart_40005000
#define DT_N_NODELABEL_uart1       DT_N_S_soc_S_uart_40005000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_uart_40005000_REG_NUM 1
#define DT_N_S_soc_S_uart_40005000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_REG_IDX_0_VAL_ADDRESS 1073762304 /* 0x40005000 */
#define DT_N_S_soc_S_uart_40005000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_uart_40005000_RANGES_NUM 0
#define DT_N_S_soc_S_uart_40005000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_uart_40005000_IRQ_NUM 2
#define DT_N_S_soc_S_uart_40005000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_IRQ_IDX_0_VAL_irq 3
#define DT_N_S_soc_S_uart_40005000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_IRQ_IDX_0_VAL_priority 3
#define DT_N_S_soc_S_uart_40005000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_uart_40005000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_IRQ_IDX_1_VAL_irq 2
#define DT_N_S_soc_S_uart_40005000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_IRQ_IDX_1_VAL_priority 3
#define DT_N_S_soc_S_uart_40005000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_uart_40005000_IRQ_LEVEL 1
#define DT_N_S_soc_S_uart_40005000_IRQ_NAME_tx_VAL_irq DT_N_S_soc_S_uart_40005000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_uart_40005000_IRQ_NAME_tx_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_IRQ_NAME_tx_VAL_priority DT_N_S_soc_S_uart_40005000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_uart_40005000_IRQ_NAME_tx_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_IRQ_NAME_tx_CONTROLLER DT_N_S_soc_S_uart_40005000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_uart_40005000_IRQ_NAME_rx_VAL_irq DT_N_S_soc_S_uart_40005000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_uart_40005000_IRQ_NAME_rx_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_IRQ_NAME_rx_VAL_priority DT_N_S_soc_S_uart_40005000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_uart_40005000_IRQ_NAME_rx_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_IRQ_NAME_rx_CONTROLLER DT_N_S_soc_S_uart_40005000_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_uart_40005000_COMPAT_MATCHES_arm_cmsdk_uart 1
#define DT_N_S_soc_S_uart_40005000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_soc_S_uart_40005000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_COMPAT_MODEL_IDX_0 "cmsdk-uart"
#define DT_N_S_soc_S_uart_40005000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_uart_40005000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_uart_40005000_P_reg {1073762304 /* 0x40005000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_uart_40005000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_P_reg_IDX_0 1073762304
#define DT_N_S_soc_S_uart_40005000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_uart_40005000_P_reg_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_P_interrupts {3 /* 0x3 */, 3 /* 0x3 */, 2 /* 0x2 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_uart_40005000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_P_interrupts_IDX_0 3
#define DT_N_S_soc_S_uart_40005000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_P_interrupts_IDX_1 3
#define DT_N_S_soc_S_uart_40005000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_P_interrupts_IDX_2 2
#define DT_N_S_soc_S_uart_40005000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_P_interrupts_IDX_3 3
#define DT_N_S_soc_S_uart_40005000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_P_current_speed 115200
#define DT_N_S_soc_S_uart_40005000_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_P_hw_flow_control 0
#define DT_N_S_soc_S_uart_40005000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_P_parity "none"
#define DT_N_S_soc_S_uart_40005000_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_uart_40005000_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_uart_40005000_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_uart_40005000_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_uart_40005000_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_uart_40005000_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_P_parity_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_40005000, parity, 0)
#define DT_N_S_soc_S_uart_40005000_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_40005000, parity, 0)
#define DT_N_S_soc_S_uart_40005000_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_40005000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_40005000_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_40005000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_40005000_P_parity_LEN 1
#define DT_N_S_soc_S_uart_40005000_P_parity_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_P_compatible {"arm,cmsdk-uart"}
#define DT_N_S_soc_S_uart_40005000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_P_compatible_IDX_0 "arm,cmsdk-uart"
#define DT_N_S_soc_S_uart_40005000_P_compatible_IDX_0_STRING_UNQUOTED arm,cmsdk-uart
#define DT_N_S_soc_S_uart_40005000_P_compatible_IDX_0_STRING_TOKEN arm_cmsdk_uart
#define DT_N_S_soc_S_uart_40005000_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_CMSDK_UART
#define DT_N_S_soc_S_uart_40005000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_40005000, compatible, 0)
#define DT_N_S_soc_S_uart_40005000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_40005000, compatible, 0)
#define DT_N_S_soc_S_uart_40005000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_40005000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_40005000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_40005000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_40005000_P_compatible_LEN 1
#define DT_N_S_soc_S_uart_40005000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_P_interrupt_names {"tx", "rx"}
#define DT_N_S_soc_S_uart_40005000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_P_interrupt_names_IDX_0 "tx"
#define DT_N_S_soc_S_uart_40005000_P_interrupt_names_IDX_0_STRING_UNQUOTED tx
#define DT_N_S_soc_S_uart_40005000_P_interrupt_names_IDX_0_STRING_TOKEN tx
#define DT_N_S_soc_S_uart_40005000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN TX
#define DT_N_S_soc_S_uart_40005000_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_P_interrupt_names_IDX_1 "rx"
#define DT_N_S_soc_S_uart_40005000_P_interrupt_names_IDX_1_STRING_UNQUOTED rx
#define DT_N_S_soc_S_uart_40005000_P_interrupt_names_IDX_1_STRING_TOKEN rx
#define DT_N_S_soc_S_uart_40005000_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN RX
#define DT_N_S_soc_S_uart_40005000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_40005000, interrupt_names, 0) \
	fn(DT_N_S_soc_S_uart_40005000, interrupt_names, 1)
#define DT_N_S_soc_S_uart_40005000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_40005000, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_40005000, interrupt_names, 1)
#define DT_N_S_soc_S_uart_40005000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_40005000, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_40005000, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_40005000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_40005000, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_40005000, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_40005000_P_interrupt_names_LEN 2
#define DT_N_S_soc_S_uart_40005000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_P_clocks_IDX_0_PH DT_N_S_system_clock
#define DT_N_S_soc_S_uart_40005000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_40005000, clocks, 0)
#define DT_N_S_soc_S_uart_40005000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_40005000, clocks, 0)
#define DT_N_S_soc_S_uart_40005000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_40005000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_40005000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_40005000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_40005000_P_clocks_LEN 1
#define DT_N_S_soc_S_uart_40005000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_uart_40005000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_P_wakeup_source 0
#define DT_N_S_soc_S_uart_40005000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_uart_40005000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_uart_40005000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/uart@40006000
 *
 * Node identifier: DT_N_S_soc_S_uart_40006000
 *
 * Binding (compatible = arm,cmsdk-uart):
 *   $ZEPHYR_BASE/dts/bindings/serial/arm,cmsdk-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_uart_40006000_PATH "/soc/uart@40006000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_uart_40006000_FULL_NAME "uart@40006000"
#define DT_N_S_soc_S_uart_40006000_FULL_NAME_UNQUOTED uart@40006000
#define DT_N_S_soc_S_uart_40006000_FULL_NAME_TOKEN uart_40006000
#define DT_N_S_soc_S_uart_40006000_FULL_NAME_UPPER_TOKEN UART_40006000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_uart_40006000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_uart_40006000_CHILD_IDX 7

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_uart_40006000_NODELABEL_NUM 1
#define DT_N_S_soc_S_uart_40006000_FOREACH_NODELABEL(fn) fn(uart2)
#define DT_N_S_soc_S_uart_40006000_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart2, __VA_ARGS__)
#define DT_N_S_soc_S_uart_40006000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_uart_40006000_CHILD_NUM 0
#define DT_N_S_soc_S_uart_40006000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_uart_40006000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_uart_40006000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_uart_40006000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_uart_40006000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_uart_40006000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_uart_40006000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_uart_40006000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_uart_40006000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_uart_40006000_HASH TE5v3lsh1LAH3_ZghjWLzFHLfk8PADABo93rLULKsVQ

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_uart_40006000_ORD 46
#define DT_N_S_soc_S_uart_40006000_ORD_STR_SORTABLE 00046

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_uart_40006000_REQUIRES_ORDS \
	7, /* /soc */ \
	12, /* /soc/interrupt-controller@e000e100 */ \
	43, /* /system-clock */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_uart_40006000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_uart_40006000_EXISTS 1
#define DT_N_INST_2_arm_cmsdk_uart DT_N_S_soc_S_uart_40006000
#define DT_N_NODELABEL_uart2       DT_N_S_soc_S_uart_40006000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_uart_40006000_REG_NUM 1
#define DT_N_S_soc_S_uart_40006000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_REG_IDX_0_VAL_ADDRESS 1073766400 /* 0x40006000 */
#define DT_N_S_soc_S_uart_40006000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_uart_40006000_RANGES_NUM 0
#define DT_N_S_soc_S_uart_40006000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_uart_40006000_IRQ_NUM 2
#define DT_N_S_soc_S_uart_40006000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_IRQ_IDX_0_VAL_irq 5
#define DT_N_S_soc_S_uart_40006000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_IRQ_IDX_0_VAL_priority 3
#define DT_N_S_soc_S_uart_40006000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_uart_40006000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_IRQ_IDX_1_VAL_irq 4
#define DT_N_S_soc_S_uart_40006000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_IRQ_IDX_1_VAL_priority 3
#define DT_N_S_soc_S_uart_40006000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_uart_40006000_IRQ_LEVEL 1
#define DT_N_S_soc_S_uart_40006000_IRQ_NAME_tx_VAL_irq DT_N_S_soc_S_uart_40006000_IRQ_IDX_0_VAL_irq
#define DT_N_S_soc_S_uart_40006000_IRQ_NAME_tx_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_IRQ_NAME_tx_VAL_priority DT_N_S_soc_S_uart_40006000_IRQ_IDX_0_VAL_priority
#define DT_N_S_soc_S_uart_40006000_IRQ_NAME_tx_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_IRQ_NAME_tx_CONTROLLER DT_N_S_soc_S_uart_40006000_IRQ_IDX_0_CONTROLLER
#define DT_N_S_soc_S_uart_40006000_IRQ_NAME_rx_VAL_irq DT_N_S_soc_S_uart_40006000_IRQ_IDX_1_VAL_irq
#define DT_N_S_soc_S_uart_40006000_IRQ_NAME_rx_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_IRQ_NAME_rx_VAL_priority DT_N_S_soc_S_uart_40006000_IRQ_IDX_1_VAL_priority
#define DT_N_S_soc_S_uart_40006000_IRQ_NAME_rx_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_IRQ_NAME_rx_CONTROLLER DT_N_S_soc_S_uart_40006000_IRQ_IDX_1_CONTROLLER
#define DT_N_S_soc_S_uart_40006000_COMPAT_MATCHES_arm_cmsdk_uart 1
#define DT_N_S_soc_S_uart_40006000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_soc_S_uart_40006000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_COMPAT_MODEL_IDX_0 "cmsdk-uart"
#define DT_N_S_soc_S_uart_40006000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_uart_40006000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_uart_40006000_P_reg {1073766400 /* 0x40006000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_uart_40006000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_P_reg_IDX_0 1073766400
#define DT_N_S_soc_S_uart_40006000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_uart_40006000_P_reg_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_P_interrupts {5 /* 0x5 */, 3 /* 0x3 */, 4 /* 0x4 */, 3 /* 0x3 */}
#define DT_N_S_soc_S_uart_40006000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_P_interrupts_IDX_0 5
#define DT_N_S_soc_S_uart_40006000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_P_interrupts_IDX_1 3
#define DT_N_S_soc_S_uart_40006000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_P_interrupts_IDX_2 4
#define DT_N_S_soc_S_uart_40006000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_P_interrupts_IDX_3 3
#define DT_N_S_soc_S_uart_40006000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_P_current_speed 115200
#define DT_N_S_soc_S_uart_40006000_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_P_hw_flow_control 0
#define DT_N_S_soc_S_uart_40006000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_P_parity "none"
#define DT_N_S_soc_S_uart_40006000_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_uart_40006000_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_uart_40006000_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_uart_40006000_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_uart_40006000_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_uart_40006000_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_P_parity_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_40006000, parity, 0)
#define DT_N_S_soc_S_uart_40006000_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_40006000, parity, 0)
#define DT_N_S_soc_S_uart_40006000_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_40006000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_40006000_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_40006000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_40006000_P_parity_LEN 1
#define DT_N_S_soc_S_uart_40006000_P_parity_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_P_compatible {"arm,cmsdk-uart"}
#define DT_N_S_soc_S_uart_40006000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_P_compatible_IDX_0 "arm,cmsdk-uart"
#define DT_N_S_soc_S_uart_40006000_P_compatible_IDX_0_STRING_UNQUOTED arm,cmsdk-uart
#define DT_N_S_soc_S_uart_40006000_P_compatible_IDX_0_STRING_TOKEN arm_cmsdk_uart
#define DT_N_S_soc_S_uart_40006000_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_CMSDK_UART
#define DT_N_S_soc_S_uart_40006000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_40006000, compatible, 0)
#define DT_N_S_soc_S_uart_40006000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_40006000, compatible, 0)
#define DT_N_S_soc_S_uart_40006000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_40006000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_40006000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_40006000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_40006000_P_compatible_LEN 1
#define DT_N_S_soc_S_uart_40006000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_P_interrupt_names {"tx", "rx"}
#define DT_N_S_soc_S_uart_40006000_P_interrupt_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_P_interrupt_names_IDX_0 "tx"
#define DT_N_S_soc_S_uart_40006000_P_interrupt_names_IDX_0_STRING_UNQUOTED tx
#define DT_N_S_soc_S_uart_40006000_P_interrupt_names_IDX_0_STRING_TOKEN tx
#define DT_N_S_soc_S_uart_40006000_P_interrupt_names_IDX_0_STRING_UPPER_TOKEN TX
#define DT_N_S_soc_S_uart_40006000_P_interrupt_names_IDX_1_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_P_interrupt_names_IDX_1 "rx"
#define DT_N_S_soc_S_uart_40006000_P_interrupt_names_IDX_1_STRING_UNQUOTED rx
#define DT_N_S_soc_S_uart_40006000_P_interrupt_names_IDX_1_STRING_TOKEN rx
#define DT_N_S_soc_S_uart_40006000_P_interrupt_names_IDX_1_STRING_UPPER_TOKEN RX
#define DT_N_S_soc_S_uart_40006000_P_interrupt_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_40006000, interrupt_names, 0) \
	fn(DT_N_S_soc_S_uart_40006000, interrupt_names, 1)
#define DT_N_S_soc_S_uart_40006000_P_interrupt_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_40006000, interrupt_names, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_40006000, interrupt_names, 1)
#define DT_N_S_soc_S_uart_40006000_P_interrupt_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_40006000, interrupt_names, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_uart_40006000, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_40006000_P_interrupt_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_40006000, interrupt_names, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_uart_40006000, interrupt_names, 1, __VA_ARGS__)
#define DT_N_S_soc_S_uart_40006000_P_interrupt_names_LEN 2
#define DT_N_S_soc_S_uart_40006000_P_interrupt_names_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_P_clocks_IDX_0_PH DT_N_S_system_clock
#define DT_N_S_soc_S_uart_40006000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_uart_40006000, clocks, 0)
#define DT_N_S_soc_S_uart_40006000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_uart_40006000, clocks, 0)
#define DT_N_S_soc_S_uart_40006000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_uart_40006000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_40006000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_uart_40006000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_uart_40006000_P_clocks_LEN 1
#define DT_N_S_soc_S_uart_40006000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_uart_40006000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_P_wakeup_source 0
#define DT_N_S_soc_S_uart_40006000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_uart_40006000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_uart_40006000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/wdog@40008000
 *
 * Node identifier: DT_N_S_soc_S_wdog_40008000
 *
 * Binding (compatible = arm,cmsdk-watchdog):
 *   $ZEPHYR_BASE/dts/bindings/watchdog/arm,cmsdk-watchdog.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_wdog_40008000_PATH "/soc/wdog@40008000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_wdog_40008000_FULL_NAME "wdog@40008000"
#define DT_N_S_soc_S_wdog_40008000_FULL_NAME_UNQUOTED wdog@40008000
#define DT_N_S_soc_S_wdog_40008000_FULL_NAME_TOKEN wdog_40008000
#define DT_N_S_soc_S_wdog_40008000_FULL_NAME_UPPER_TOKEN WDOG_40008000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_wdog_40008000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_wdog_40008000_CHILD_IDX 8

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_wdog_40008000_NODELABEL_NUM 1
#define DT_N_S_soc_S_wdog_40008000_FOREACH_NODELABEL(fn) fn(wdog0)
#define DT_N_S_soc_S_wdog_40008000_FOREACH_NODELABEL_VARGS(fn, ...) fn(wdog0, __VA_ARGS__)
#define DT_N_S_soc_S_wdog_40008000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_wdog_40008000_CHILD_NUM 0
#define DT_N_S_soc_S_wdog_40008000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_wdog_40008000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_wdog_40008000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_wdog_40008000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_wdog_40008000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_wdog_40008000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_wdog_40008000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_wdog_40008000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_wdog_40008000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's hash: */
#define DT_N_S_soc_S_wdog_40008000_HASH 1vmVbWRprbfNKJ36emhCUfIvcBVSkcivR2r21aJ1iP8

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_wdog_40008000_ORD 47
#define DT_N_S_soc_S_wdog_40008000_ORD_STR_SORTABLE 00047

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_wdog_40008000_REQUIRES_ORDS \
	7, /* /soc */ \
	43, /* /system-clock */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_wdog_40008000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_wdog_40008000_EXISTS 1
#define DT_N_ALIAS_watchdog0           DT_N_S_soc_S_wdog_40008000
#define DT_N_INST_0_arm_cmsdk_watchdog DT_N_S_soc_S_wdog_40008000
#define DT_N_NODELABEL_wdog0           DT_N_S_soc_S_wdog_40008000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_wdog_40008000_REG_NUM 1
#define DT_N_S_soc_S_wdog_40008000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_wdog_40008000_REG_IDX_0_VAL_ADDRESS 1073774592 /* 0x40008000 */
#define DT_N_S_soc_S_wdog_40008000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_wdog_40008000_RANGES_NUM 0
#define DT_N_S_soc_S_wdog_40008000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_wdog_40008000_IRQ_NUM 0
#define DT_N_S_soc_S_wdog_40008000_IRQ_LEVEL 0
#define DT_N_S_soc_S_wdog_40008000_COMPAT_MATCHES_arm_cmsdk_watchdog 1
#define DT_N_S_soc_S_wdog_40008000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_wdog_40008000_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_soc_S_wdog_40008000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_wdog_40008000_COMPAT_MODEL_IDX_0 "cmsdk-watchdog"
#define DT_N_S_soc_S_wdog_40008000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_wdog_40008000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_wdog_40008000_P_reg {1073774592 /* 0x40008000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_wdog_40008000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_wdog_40008000_P_reg_IDX_0 1073774592
#define DT_N_S_soc_S_wdog_40008000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_wdog_40008000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_wdog_40008000_P_reg_EXISTS 1
#define DT_N_S_soc_S_wdog_40008000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_wdog_40008000_P_clocks_IDX_0_PH DT_N_S_system_clock
#define DT_N_S_soc_S_wdog_40008000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_wdog_40008000, clocks, 0)
#define DT_N_S_soc_S_wdog_40008000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_wdog_40008000, clocks, 0)
#define DT_N_S_soc_S_wdog_40008000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_wdog_40008000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_wdog_40008000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_wdog_40008000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_wdog_40008000_P_clocks_LEN 1
#define DT_N_S_soc_S_wdog_40008000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_wdog_40008000_P_compatible {"arm,cmsdk-watchdog"}
#define DT_N_S_soc_S_wdog_40008000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_wdog_40008000_P_compatible_IDX_0 "arm,cmsdk-watchdog"
#define DT_N_S_soc_S_wdog_40008000_P_compatible_IDX_0_STRING_UNQUOTED arm,cmsdk-watchdog
#define DT_N_S_soc_S_wdog_40008000_P_compatible_IDX_0_STRING_TOKEN arm_cmsdk_watchdog
#define DT_N_S_soc_S_wdog_40008000_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_CMSDK_WATCHDOG
#define DT_N_S_soc_S_wdog_40008000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_wdog_40008000, compatible, 0)
#define DT_N_S_soc_S_wdog_40008000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_wdog_40008000, compatible, 0)
#define DT_N_S_soc_S_wdog_40008000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_wdog_40008000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_wdog_40008000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_wdog_40008000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_wdog_40008000_P_compatible_LEN 1
#define DT_N_S_soc_S_wdog_40008000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_wdog_40008000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_wdog_40008000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_wdog_40008000_P_wakeup_source 0
#define DT_N_S_soc_S_wdog_40008000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_wdog_40008000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_wdog_40008000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Chosen nodes
 */
#define DT_CHOSEN_zephyr_console                 DT_N_S_soc_S_uart_40004000
#define DT_CHOSEN_zephyr_console_EXISTS          1
#define DT_CHOSEN_zephyr_shell_uart              DT_N_S_soc_S_uart_40004000
#define DT_CHOSEN_zephyr_shell_uart_EXISTS       1
#define DT_CHOSEN_zephyr_uart_pipe               DT_N_S_soc_S_uart_40005000
#define DT_CHOSEN_zephyr_uart_pipe_EXISTS        1
#define DT_CHOSEN_zephyr_sram                    DT_N_S_memory_20000000
#define DT_CHOSEN_zephyr_sram_EXISTS             1
#define DT_CHOSEN_zephyr_flash                   DT_N_S_flash_0
#define DT_CHOSEN_zephyr_flash_EXISTS            1
#define DT_CHOSEN_zephyr_flash_controller        DT_N_S_sim_flash_controller
#define DT_CHOSEN_zephyr_flash_controller_EXISTS 1

/* Macros for iterating over all nodes and enabled nodes */
#define DT_FOREACH_HELPER(fn) fn(DT_N) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_timer_40000000) fn(DT_N_S_soc_S_timer_40001000) fn(DT_N_S_soc_S_dtimer_40002000) fn(DT_N_S_soc_S_uart_40004000) fn(DT_N_S_soc_S_uart_40005000) fn(DT_N_S_soc_S_uart_40006000) fn(DT_N_S_soc_S_wdog_40008000) fn(DT_N_S_soc_S_gpio_40010000) fn(DT_N_S_soc_S_gpio_40011000) fn(DT_N_S_soc_S_gpio_40012000) fn(DT_N_S_soc_S_gpio_40013000) fn(DT_N_S_soc_S_eth_40200000) fn(DT_N_S_soc_S_i2c_40022000) fn(DT_N_S_soc_S_i2c_40023000) fn(DT_N_S_soc_S_i2c_40029000) fn(DT_N_S_soc_S_i2c_4002a000) fn(DT_N_S_soc_S_mps2_fpgaio_40028000) fn(DT_N_S_soc_S_mps2_fpgaio_40028008) fn(DT_N_S_soc_S_mps2_fpgaio_4002804c) fn(DT_N_S_leds) fn(DT_N_S_leds_S_led_0) fn(DT_N_S_leds_S_led_1) fn(DT_N_S_gpio_keys) fn(DT_N_S_gpio_keys_S_button_0) fn(DT_N_S_gpio_keys_S_button_1) fn(DT_N_S_memory_20000000) fn(DT_N_S_flash_0) fn(DT_N_S_sim_flash_controller) fn(DT_N_S_sim_flash_controller_S_flash_sim_0) fn(DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions) fn(DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0) fn(DT_N_S_system_clock) fn(DT_N_S_pinctrl) fn(DT_N_S_pinctrl_S_sbcon0_default) fn(DT_N_S_pinctrl_S_sbcon0_default_S_group1) fn(DT_N_S_pinctrl_S_sbcon1_default) fn(DT_N_S_pinctrl_S_sbcon1_default_S_group1) fn(DT_N_S_cpus) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_gpios_entries) fn(DT_N_S_gpios_entries_S_d5) fn(DT_N_S_gpios_entries_S_d6)
#define DT_FOREACH_OKAY_HELPER(fn) fn(DT_N) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_timer_40000000) fn(DT_N_S_soc_S_timer_40001000) fn(DT_N_S_soc_S_dtimer_40002000) fn(DT_N_S_soc_S_uart_40004000) fn(DT_N_S_soc_S_uart_40005000) fn(DT_N_S_soc_S_uart_40006000) fn(DT_N_S_soc_S_wdog_40008000) fn(DT_N_S_soc_S_gpio_40010000) fn(DT_N_S_soc_S_gpio_40011000) fn(DT_N_S_soc_S_gpio_40012000) fn(DT_N_S_soc_S_gpio_40013000) fn(DT_N_S_soc_S_eth_40200000) fn(DT_N_S_soc_S_i2c_40022000) fn(DT_N_S_soc_S_i2c_40023000) fn(DT_N_S_soc_S_i2c_40029000) fn(DT_N_S_soc_S_i2c_4002a000) fn(DT_N_S_soc_S_mps2_fpgaio_40028000) fn(DT_N_S_soc_S_mps2_fpgaio_40028008) fn(DT_N_S_soc_S_mps2_fpgaio_4002804c) fn(DT_N_S_leds) fn(DT_N_S_leds_S_led_0) fn(DT_N_S_leds_S_led_1) fn(DT_N_S_gpio_keys) fn(DT_N_S_gpio_keys_S_button_0) fn(DT_N_S_gpio_keys_S_button_1) fn(DT_N_S_memory_20000000) fn(DT_N_S_flash_0) fn(DT_N_S_sim_flash_controller) fn(DT_N_S_sim_flash_controller_S_flash_sim_0) fn(DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions) fn(DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0) fn(DT_N_S_system_clock) fn(DT_N_S_pinctrl) fn(DT_N_S_pinctrl_S_sbcon0_default) fn(DT_N_S_pinctrl_S_sbcon0_default_S_group1) fn(DT_N_S_pinctrl_S_sbcon1_default) fn(DT_N_S_pinctrl_S_sbcon1_default_S_group1) fn(DT_N_S_cpus) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_gpios_entries) fn(DT_N_S_gpios_entries_S_d5) fn(DT_N_S_gpios_entries_S_d6)
#define DT_FOREACH_VARGS_HELPER(fn, ...) fn(DT_N, __VA_ARGS__) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_timer_40000000, __VA_ARGS__) fn(DT_N_S_soc_S_timer_40001000, __VA_ARGS__) fn(DT_N_S_soc_S_dtimer_40002000, __VA_ARGS__) fn(DT_N_S_soc_S_uart_40004000, __VA_ARGS__) fn(DT_N_S_soc_S_uart_40005000, __VA_ARGS__) fn(DT_N_S_soc_S_uart_40006000, __VA_ARGS__) fn(DT_N_S_soc_S_wdog_40008000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40010000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40011000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40012000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40013000, __VA_ARGS__) fn(DT_N_S_soc_S_eth_40200000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40022000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40023000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40029000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_4002a000, __VA_ARGS__) fn(DT_N_S_soc_S_mps2_fpgaio_40028000, __VA_ARGS__) fn(DT_N_S_soc_S_mps2_fpgaio_40028008, __VA_ARGS__) fn(DT_N_S_soc_S_mps2_fpgaio_4002804c, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_leds_S_led_0, __VA_ARGS__) fn(DT_N_S_leds_S_led_1, __VA_ARGS__) fn(DT_N_S_gpio_keys, __VA_ARGS__) fn(DT_N_S_gpio_keys_S_button_0, __VA_ARGS__) fn(DT_N_S_gpio_keys_S_button_1, __VA_ARGS__) fn(DT_N_S_memory_20000000, __VA_ARGS__) fn(DT_N_S_flash_0, __VA_ARGS__) fn(DT_N_S_sim_flash_controller, __VA_ARGS__) fn(DT_N_S_sim_flash_controller_S_flash_sim_0, __VA_ARGS__) fn(DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions, __VA_ARGS__) fn(DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_system_clock, __VA_ARGS__) fn(DT_N_S_pinctrl, __VA_ARGS__) fn(DT_N_S_pinctrl_S_sbcon0_default, __VA_ARGS__) fn(DT_N_S_pinctrl_S_sbcon0_default_S_group1, __VA_ARGS__) fn(DT_N_S_pinctrl_S_sbcon1_default, __VA_ARGS__) fn(DT_N_S_pinctrl_S_sbcon1_default_S_group1, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) fn(DT_N_S_gpios_entries, __VA_ARGS__) fn(DT_N_S_gpios_entries_S_d5, __VA_ARGS__) fn(DT_N_S_gpios_entries_S_d6, __VA_ARGS__)
#define DT_FOREACH_OKAY_VARGS_HELPER(fn, ...) fn(DT_N, __VA_ARGS__) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_timer_40000000, __VA_ARGS__) fn(DT_N_S_soc_S_timer_40001000, __VA_ARGS__) fn(DT_N_S_soc_S_dtimer_40002000, __VA_ARGS__) fn(DT_N_S_soc_S_uart_40004000, __VA_ARGS__) fn(DT_N_S_soc_S_uart_40005000, __VA_ARGS__) fn(DT_N_S_soc_S_uart_40006000, __VA_ARGS__) fn(DT_N_S_soc_S_wdog_40008000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40010000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40011000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40012000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40013000, __VA_ARGS__) fn(DT_N_S_soc_S_eth_40200000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40022000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40023000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40029000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_4002a000, __VA_ARGS__) fn(DT_N_S_soc_S_mps2_fpgaio_40028000, __VA_ARGS__) fn(DT_N_S_soc_S_mps2_fpgaio_40028008, __VA_ARGS__) fn(DT_N_S_soc_S_mps2_fpgaio_4002804c, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_leds_S_led_0, __VA_ARGS__) fn(DT_N_S_leds_S_led_1, __VA_ARGS__) fn(DT_N_S_gpio_keys, __VA_ARGS__) fn(DT_N_S_gpio_keys_S_button_0, __VA_ARGS__) fn(DT_N_S_gpio_keys_S_button_1, __VA_ARGS__) fn(DT_N_S_memory_20000000, __VA_ARGS__) fn(DT_N_S_flash_0, __VA_ARGS__) fn(DT_N_S_sim_flash_controller, __VA_ARGS__) fn(DT_N_S_sim_flash_controller_S_flash_sim_0, __VA_ARGS__) fn(DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions, __VA_ARGS__) fn(DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0, __VA_ARGS__) fn(DT_N_S_system_clock, __VA_ARGS__) fn(DT_N_S_pinctrl, __VA_ARGS__) fn(DT_N_S_pinctrl_S_sbcon0_default, __VA_ARGS__) fn(DT_N_S_pinctrl_S_sbcon0_default_S_group1, __VA_ARGS__) fn(DT_N_S_pinctrl_S_sbcon1_default, __VA_ARGS__) fn(DT_N_S_pinctrl_S_sbcon1_default_S_group1, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) fn(DT_N_S_gpios_entries, __VA_ARGS__) fn(DT_N_S_gpios_entries_S_d5, __VA_ARGS__) fn(DT_N_S_gpios_entries_S_d6, __VA_ARGS__)
#define DT_COMPAT_fixed_partitions_LABEL_storage_partition DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions_S_partition_0
#define DT_COMPAT_fixed_partitions_LABEL_storage_partition_EXISTS 1

/*
 * Macros for compatibles with status "okay" nodes
 */
#define DT_COMPAT_HAS_OKAY_arm_mps2 1
#define DT_COMPAT_HAS_OKAY_simple_bus 1
#define DT_COMPAT_HAS_OKAY_arm_v7m_nvic 1
#define DT_COMPAT_HAS_OKAY_arm_armv7m_systick 1
#define DT_COMPAT_HAS_OKAY_arm_cmsdk_timer 1
#define DT_COMPAT_HAS_OKAY_arm_cmsdk_dtimer 1
#define DT_COMPAT_HAS_OKAY_arm_cmsdk_uart 1
#define DT_COMPAT_HAS_OKAY_arm_cmsdk_watchdog 1
#define DT_COMPAT_HAS_OKAY_arm_cmsdk_gpio 1
#define DT_COMPAT_HAS_OKAY_smsc_lan9220 1
#define DT_COMPAT_HAS_OKAY_arm_versatile_i2c 1
#define DT_COMPAT_HAS_OKAY_arm_mmio32_gpio 1
#define DT_COMPAT_HAS_OKAY_gpio_leds 1
#define DT_COMPAT_HAS_OKAY_gpio_keys 1
#define DT_COMPAT_HAS_OKAY_mmio_sram 1
#define DT_COMPAT_HAS_OKAY_soc_nv_flash 1
#define DT_COMPAT_HAS_OKAY_zephyr_sim_flash 1
#define DT_COMPAT_HAS_OKAY_fixed_partitions 1
#define DT_COMPAT_HAS_OKAY_fixed_clock 1
#define DT_COMPAT_HAS_OKAY_arm_mps2_pinctrl 1
#define DT_COMPAT_HAS_OKAY_arm_cortex_m3 1

/*
 * Macros for status "okay" instances of each compatible
 */
#define DT_N_INST_arm_mps2_NUM_OKAY 1
#define DT_N_INST_simple_bus_NUM_OKAY 1
#define DT_N_INST_arm_v7m_nvic_NUM_OKAY 1
#define DT_N_INST_arm_armv7m_systick_NUM_OKAY 1
#define DT_N_INST_arm_cmsdk_timer_NUM_OKAY 2
#define DT_N_INST_arm_cmsdk_dtimer_NUM_OKAY 1
#define DT_N_INST_arm_cmsdk_uart_NUM_OKAY 3
#define DT_N_INST_arm_cmsdk_watchdog_NUM_OKAY 1
#define DT_N_INST_arm_cmsdk_gpio_NUM_OKAY 4
#define DT_N_INST_smsc_lan9220_NUM_OKAY 1
#define DT_N_INST_arm_versatile_i2c_NUM_OKAY 4
#define DT_N_INST_arm_mmio32_gpio_NUM_OKAY 3
#define DT_N_INST_gpio_leds_NUM_OKAY 1
#define DT_N_INST_gpio_keys_NUM_OKAY 2
#define DT_N_INST_mmio_sram_NUM_OKAY 1
#define DT_N_INST_soc_nv_flash_NUM_OKAY 2
#define DT_N_INST_zephyr_sim_flash_NUM_OKAY 1
#define DT_N_INST_fixed_partitions_NUM_OKAY 1
#define DT_N_INST_fixed_clock_NUM_OKAY 1
#define DT_N_INST_arm_mps2_pinctrl_NUM_OKAY 1
#define DT_N_INST_arm_cortex_m3_NUM_OKAY 1
#define DT_FOREACH_OKAY_arm_mps2(fn) fn(DT_N)
#define DT_FOREACH_OKAY_VARGS_arm_mps2(fn, ...) fn(DT_N, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_mps2(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_mps2(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_simple_bus(fn) fn(DT_N_S_soc)
#define DT_FOREACH_OKAY_VARGS_simple_bus(fn, ...) fn(DT_N_S_soc, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_simple_bus(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_simple_bus(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_v7m_nvic(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100)
#define DT_FOREACH_OKAY_VARGS_arm_v7m_nvic(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_v7m_nvic(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_v7m_nvic(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_armv7m_systick(fn) fn(DT_N_S_soc_S_timer_e000e010)
#define DT_FOREACH_OKAY_VARGS_arm_armv7m_systick(fn, ...) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_armv7m_systick(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_armv7m_systick(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_cmsdk_timer(fn) fn(DT_N_S_soc_S_timer_40000000) fn(DT_N_S_soc_S_timer_40001000)
#define DT_FOREACH_OKAY_VARGS_arm_cmsdk_timer(fn, ...) fn(DT_N_S_soc_S_timer_40000000, __VA_ARGS__) fn(DT_N_S_soc_S_timer_40001000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_cmsdk_timer(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_arm_cmsdk_timer(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_cmsdk_dtimer(fn) fn(DT_N_S_soc_S_dtimer_40002000)
#define DT_FOREACH_OKAY_VARGS_arm_cmsdk_dtimer(fn, ...) fn(DT_N_S_soc_S_dtimer_40002000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_cmsdk_dtimer(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_cmsdk_dtimer(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_cmsdk_uart(fn) fn(DT_N_S_soc_S_uart_40004000) fn(DT_N_S_soc_S_uart_40005000) fn(DT_N_S_soc_S_uart_40006000)
#define DT_FOREACH_OKAY_VARGS_arm_cmsdk_uart(fn, ...) fn(DT_N_S_soc_S_uart_40004000, __VA_ARGS__) fn(DT_N_S_soc_S_uart_40005000, __VA_ARGS__) fn(DT_N_S_soc_S_uart_40006000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_cmsdk_uart(fn) fn(0) fn(1) fn(2)
#define DT_FOREACH_OKAY_INST_VARGS_arm_cmsdk_uart(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_cmsdk_watchdog(fn) fn(DT_N_S_soc_S_wdog_40008000)
#define DT_FOREACH_OKAY_VARGS_arm_cmsdk_watchdog(fn, ...) fn(DT_N_S_soc_S_wdog_40008000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_cmsdk_watchdog(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_cmsdk_watchdog(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_cmsdk_gpio(fn) fn(DT_N_S_soc_S_gpio_40010000) fn(DT_N_S_soc_S_gpio_40011000) fn(DT_N_S_soc_S_gpio_40012000) fn(DT_N_S_soc_S_gpio_40013000)
#define DT_FOREACH_OKAY_VARGS_arm_cmsdk_gpio(fn, ...) fn(DT_N_S_soc_S_gpio_40010000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40011000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40012000, __VA_ARGS__) fn(DT_N_S_soc_S_gpio_40013000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_cmsdk_gpio(fn) fn(0) fn(1) fn(2) fn(3)
#define DT_FOREACH_OKAY_INST_VARGS_arm_cmsdk_gpio(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__) fn(3, __VA_ARGS__)
#define DT_FOREACH_OKAY_smsc_lan9220(fn) fn(DT_N_S_soc_S_eth_40200000)
#define DT_FOREACH_OKAY_VARGS_smsc_lan9220(fn, ...) fn(DT_N_S_soc_S_eth_40200000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_smsc_lan9220(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_smsc_lan9220(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_versatile_i2c(fn) fn(DT_N_S_soc_S_i2c_40022000) fn(DT_N_S_soc_S_i2c_40023000) fn(DT_N_S_soc_S_i2c_40029000) fn(DT_N_S_soc_S_i2c_4002a000)
#define DT_FOREACH_OKAY_VARGS_arm_versatile_i2c(fn, ...) fn(DT_N_S_soc_S_i2c_40022000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40023000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_40029000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c_4002a000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_versatile_i2c(fn) fn(0) fn(1) fn(2) fn(3)
#define DT_FOREACH_OKAY_INST_VARGS_arm_versatile_i2c(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__) fn(3, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_mmio32_gpio(fn) fn(DT_N_S_soc_S_mps2_fpgaio_40028000) fn(DT_N_S_soc_S_mps2_fpgaio_40028008) fn(DT_N_S_soc_S_mps2_fpgaio_4002804c)
#define DT_FOREACH_OKAY_VARGS_arm_mmio32_gpio(fn, ...) fn(DT_N_S_soc_S_mps2_fpgaio_40028000, __VA_ARGS__) fn(DT_N_S_soc_S_mps2_fpgaio_40028008, __VA_ARGS__) fn(DT_N_S_soc_S_mps2_fpgaio_4002804c, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_mmio32_gpio(fn) fn(0) fn(1) fn(2)
#define DT_FOREACH_OKAY_INST_VARGS_arm_mmio32_gpio(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__)
#define DT_FOREACH_OKAY_gpio_leds(fn) fn(DT_N_S_leds)
#define DT_FOREACH_OKAY_VARGS_gpio_leds(fn, ...) fn(DT_N_S_leds, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_gpio_leds(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_gpio_leds(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_gpio_keys(fn) fn(DT_N_S_gpio_keys) fn(DT_N_S_gpios_entries)
#define DT_FOREACH_OKAY_VARGS_gpio_keys(fn, ...) fn(DT_N_S_gpio_keys, __VA_ARGS__) fn(DT_N_S_gpios_entries, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_gpio_keys(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_gpio_keys(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_mmio_sram(fn) fn(DT_N_S_memory_20000000)
#define DT_FOREACH_OKAY_VARGS_mmio_sram(fn, ...) fn(DT_N_S_memory_20000000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_mmio_sram(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_mmio_sram(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_soc_nv_flash(fn) fn(DT_N_S_flash_0) fn(DT_N_S_sim_flash_controller_S_flash_sim_0)
#define DT_FOREACH_OKAY_VARGS_soc_nv_flash(fn, ...) fn(DT_N_S_flash_0, __VA_ARGS__) fn(DT_N_S_sim_flash_controller_S_flash_sim_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_soc_nv_flash(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_soc_nv_flash(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_zephyr_sim_flash(fn) fn(DT_N_S_sim_flash_controller)
#define DT_FOREACH_OKAY_VARGS_zephyr_sim_flash(fn, ...) fn(DT_N_S_sim_flash_controller, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_zephyr_sim_flash(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_zephyr_sim_flash(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_fixed_partitions(fn) fn(DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions)
#define DT_FOREACH_OKAY_VARGS_fixed_partitions(fn, ...) fn(DT_N_S_sim_flash_controller_S_flash_sim_0_S_partitions, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_fixed_partitions(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_fixed_partitions(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_fixed_clock(fn) fn(DT_N_S_system_clock)
#define DT_FOREACH_OKAY_VARGS_fixed_clock(fn, ...) fn(DT_N_S_system_clock, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_fixed_clock(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_fixed_clock(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_mps2_pinctrl(fn) fn(DT_N_S_pinctrl)
#define DT_FOREACH_OKAY_VARGS_arm_mps2_pinctrl(fn, ...) fn(DT_N_S_pinctrl, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_mps2_pinctrl(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_mps2_pinctrl(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_cortex_m3(fn) fn(DT_N_S_cpus_S_cpu_0)
#define DT_FOREACH_OKAY_VARGS_arm_cortex_m3(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_cortex_m3(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_cortex_m3(fn, ...) fn(0, __VA_ARGS__)

/*
 * Bus information for status "okay" nodes of each compatible
 */
