-- Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.2.2 (lin64) Build 3788238 Tue Feb 21 19:59:23 MST 2023
-- Date        : Fri Jan 17 22:19:23 2025
-- Host        : shakeelarkam00-Latitude-7520 running 64-bit Ubuntu 18.04.5 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /tmp/finn_dev_shakeelarkam00/vivado_zynq_proj_b0y0bmk4/finn_zynq_link.gen/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/top_StreamingDataflowPartition_1_0_sim_netlist.vhdl
-- Design      : top_StreamingDataflowPartition_1_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_MatrixVectorActivation_0_flow_control_loop_pipe_sequential_init is
  port (
    ap_done_cache : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_1270_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_1270_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_state_reg[1]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \i_fu_1274_reg[1]\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[14]\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[13]\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[12]\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[11]\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[10]\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[9]\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[8]\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[7]\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[4]\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[3]\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[2]\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[1]\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[0]\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[6]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[6]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[6]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[6]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[6]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[6]_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[6]_5\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[6]_6\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[6]_7\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[6]_8\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[6]_9\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[6]_10\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[6]_11\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[6]_12\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[6]_13\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[6]_14\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[6]_15\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[6]_16\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[6]_17\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[6]_18\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[6]_19\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[6]_20\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[6]_21\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[6]_22\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[6]_23\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[6]_24\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[6]_25\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[6]_26\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[6]_27\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[6]_28\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[6]_29\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[6]_30\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_exit_ready_pp0_iter2_reg_reg : out STD_LOGIC;
    grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg_0 : out STD_LOGIC;
    \icmp_ln272_reg_20665_reg[0]\ : out STD_LOGIC;
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln290_reg_21981[0]_i_7\ : out STD_LOGIC;
    \sf_fu_1270_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_1270_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_1270_reg[0]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_1270_reg[0]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_1270_reg[0]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_1270_reg[0]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_1270_reg[0]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_1270_reg[0]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_1270_reg[0]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_1270_reg[0]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_1270_reg[0]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_1270_reg[0]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_1270_reg[0]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_1270_reg[0]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_1270_reg[0]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_1270_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_1270_reg[0]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_1270_reg[0]_17\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_1270_reg[0]_18\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_1270_reg[0]_19\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_1270_reg[0]_20\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_1270_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_1270_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_1270_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_1270_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_1270_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_1270_reg[1]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_1270_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_1270_reg[1]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_1270_reg[1]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_1270_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_1270_reg[1]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_1270_reg[1]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_1270_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_1270_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_1270_reg[1]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_1270_reg[5]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_1270_reg[1]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_1270_reg[1]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_1270_reg[0]_21\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_1270_reg[0]_22\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_1270_reg[0]_23\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_1270_reg[0]_24\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_1270_reg[0]_25\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_init_int_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg_4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_iter1_fsm : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_1270_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \icmp_ln272_reg_20665_reg[0]_0\ : out STD_LOGIC;
    \icmp_ln272_reg_20665_reg[0]_1\ : out STD_LOGIC;
    \icmp_ln272_reg_20665_reg[0]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    in0_V_TREADY_int_regslice : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg : in STD_LOGIC;
    out_V_TREADY_int_regslice : in STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_iter1_fsm_reg[1]\ : in STD_LOGIC;
    \ap_CS_iter1_fsm_reg[1]_0\ : in STD_LOGIC;
    ap_CS_iter2_fsm_state3 : in STD_LOGIC;
    \nf_1_fu_1602[31]_i_4_0\ : in STD_LOGIC;
    \nf_1_fu_1602_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \i_fu_1274_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \add_ln840_12_reg_20736_reg[1]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_20736_reg[1]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    B_V_data_1_sel : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 95 downto 0 );
    ap_rst_n : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter2_reg : in STD_LOGIC;
    \icmp_ln272_reg_20665_reg[0]_3\ : in STD_LOGIC;
    in0_V_TVALID_int_regslice : in STD_LOGIC;
    weights_V_TVALID_int_regslice : in STD_LOGIC;
    ap_CS_iter1_fsm_state2 : in STD_LOGIC;
    \icmp_ln290_reg_21981_reg[0]\ : in STD_LOGIC;
    \icmp_ln290_reg_21981_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln290_reg_21981_reg[0]_1\ : in STD_LOGIC;
    \icmp_ln290_reg_21981_reg[0]_2\ : in STD_LOGIC;
    \nf_1_fu_1602_reg[0]\ : in STD_LOGIC;
    \nf_1_fu_1602_reg[0]_0\ : in STD_LOGIC;
    \nf_1_fu_1602_reg[0]_1\ : in STD_LOGIC;
    ap_NS_fsm10_out : in STD_LOGIC;
    \add_ln840_12_reg_20736[1]_i_4_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_20736_reg[1]_i_27_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_20736_reg[1]_i_27_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_20736_reg[1]_i_27_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_20736_reg[1]_i_27_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_20736_reg[1]_i_27_4\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_20736_reg[1]_i_27_5\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_20736_reg[1]_i_27_6\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_20736_reg[1]_i_27_7\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_20736_reg[1]_i_26_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_20736_reg[1]_i_26_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_20736_reg[1]_i_26_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_20736_reg[1]_i_26_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_20736_reg[1]_i_26_4\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_20736_reg[1]_i_26_5\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_20736_reg[1]_i_26_6\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_20736_reg[1]_i_26_7\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_20736_reg[1]_i_29_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_20736_reg[1]_i_29_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_20736_reg[1]_i_29_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_20736_reg[1]_i_29_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_20736_reg[1]_i_29_4\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_20736_reg[1]_i_29_5\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_20736_reg[1]_i_29_6\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_20736_reg[1]_i_29_7\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_20736_reg[1]_i_28_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_20736_reg[1]_i_28_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_20736_reg[1]_i_28_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_20736_reg[1]_i_28_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_20736_reg[1]_i_28_4\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_20736_reg[1]_i_28_5\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_20736_reg[1]_i_28_6\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_20736_reg[1]_i_28_7\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_20736_reg[1]_i_31_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_20736_reg[1]_i_31_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_20736_reg[1]_i_31_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_20736_reg[1]_i_31_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_20736_reg[1]_i_31_4\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_20736_reg[1]_i_31_5\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_20736_reg[1]_i_31_6\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_20736_reg[1]_i_31_7\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_20736_reg[1]_i_30_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_20736_reg[1]_i_30_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_20736_reg[1]_i_30_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_20736_reg[1]_i_30_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_20736_reg[1]_i_30_4\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_20736_reg[1]_i_30_5\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_20736_reg[1]_i_30_6\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_20736_reg[1]_i_30_7\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_MatrixVectorActivation_0_flow_control_loop_pipe_sequential_init : entity is "MatrixVectorActivation_0_flow_control_loop_pipe_sequential_init";
end top_StreamingDataflowPartition_1_0_MatrixVectorActivation_0_flow_control_loop_pipe_sequential_init;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_MatrixVectorActivation_0_flow_control_loop_pipe_sequential_init is
  signal \^b_v_data_1_state_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^b_v_data_1_state_reg[1]\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \add_ln840_12_reg_20736[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_12_reg_20736[1]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_12_reg_20736[1]_i_7_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2_n_3\ : STD_LOGIC;
  signal \^ap_done_cache\ : STD_LOGIC;
  signal \^ap_loop_exit_ready_pp0_iter2_reg_reg\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal ap_loop_init_int_i_1_n_3 : STD_LOGIC;
  signal ap_sig_allocacmp_nf_2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \ap_sig_allocacmp_nf_2__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_sig_allocacmp_sf_1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \ap_sig_allocacmp_sf_1__0\ : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal \^grp_matrix_vector_activate_stream_batch_fu_30_ap_start_reg_reg\ : STD_LOGIC;
  signal \^grp_matrix_vector_activate_stream_batch_fu_30_ap_start_reg_reg_0\ : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_in0_V_TREADY : STD_LOGIC;
  signal \i_fu_1274[5]_i_2_n_3\ : STD_LOGIC;
  signal \i_fu_1274[6]_i_2_n_3\ : STD_LOGIC;
  signal \^i_fu_1274_reg[1]\ : STD_LOGIC;
  signal \icmp_ln272_reg_20665[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_20665[0]_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_20665[0]_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_20665[0]_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_20665[0]_i_6_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_20665[0]_i_7_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_20665[0]_i_8_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_20665[0]_i_9_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_21981[0]_i_10_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_21981[0]_i_11_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_21981[0]_i_12_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_21981[0]_i_13_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_21981[0]_i_18_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_21981[0]_i_19_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_21981[0]_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_21981[0]_i_4_n_3\ : STD_LOGIC;
  signal \^icmp_ln290_reg_21981[0]_i_7\ : STD_LOGIC;
  signal \icmp_ln290_reg_21981[0]_i_8_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_21981[0]_i_9_n_3\ : STD_LOGIC;
  signal \inputBuf_V_16_fu_1470[15]_i_2_n_3\ : STD_LOGIC;
  signal \inputBuf_V_17_fu_1474[15]_i_2_n_3\ : STD_LOGIC;
  signal \inputBuf_V_1_fu_1410[15]_i_2_n_3\ : STD_LOGIC;
  signal \inputBuf_V_25_fu_1506[15]_i_2_n_3\ : STD_LOGIC;
  signal \inputBuf_V_2_fu_1414[15]_i_2_n_3\ : STD_LOGIC;
  signal \inputBuf_V_33_fu_1538[15]_i_2_n_3\ : STD_LOGIC;
  signal \inputBuf_V_41_fu_1570[15]_i_2_n_3\ : STD_LOGIC;
  signal \inputBuf_V_4_fu_1422[15]_i_2_n_3\ : STD_LOGIC;
  signal \inputBuf_V_9_fu_1442[15]_i_2_n_3\ : STD_LOGIC;
  signal \inputBuf_V_fu_1406[15]_i_5_n_3\ : STD_LOGIC;
  signal \mux_496_16_1_1_U1/mux_2_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \mux_496_16_1_1_U1/mux_2_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \mux_496_16_1_1_U1/mux_2_10\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \mux_496_16_1_1_U1/mux_2_11\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \mux_496_16_1_1_U1/mux_2_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \mux_496_16_1_1_U1/mux_2_3\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \mux_496_16_1_1_U1/mux_2_4\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \mux_496_16_1_1_U1/mux_2_5\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \mux_496_16_1_1_U1/mux_2_6\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \mux_496_16_1_1_U1/mux_2_7\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \mux_496_16_1_1_U1/mux_2_8\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \mux_496_16_1_1_U1/mux_2_9\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \mux_496_16_1_1_U1/mux_3_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \mux_496_16_1_1_U1/mux_3_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \mux_496_16_1_1_U1/mux_3_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \mux_496_16_1_1_U1/mux_3_3\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \mux_496_16_1_1_U1/mux_3_4\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \mux_496_16_1_1_U1/mux_3_5\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \mux_496_16_1_1_U1/mux_4_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \mux_496_16_1_1_U1/mux_4_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \mux_496_16_1_1_U1/mux_4_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \nf_1_fu_1602[31]_i_4_n_3\ : STD_LOGIC;
  signal \nf_1_fu_1602[31]_i_8_n_3\ : STD_LOGIC;
  signal \nf_1_fu_1602_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \nf_1_fu_1602_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \nf_1_fu_1602_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \nf_1_fu_1602_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \nf_1_fu_1602_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \nf_1_fu_1602_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \nf_1_fu_1602_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \nf_1_fu_1602_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \nf_1_fu_1602_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \nf_1_fu_1602_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \nf_1_fu_1602_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \nf_1_fu_1602_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \nf_1_fu_1602_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \nf_1_fu_1602_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \nf_1_fu_1602_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \nf_1_fu_1602_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \nf_1_fu_1602_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \nf_1_fu_1602_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \nf_1_fu_1602_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \nf_1_fu_1602_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \nf_1_fu_1602_reg[31]_i_3_n_5\ : STD_LOGIC;
  signal \nf_1_fu_1602_reg[31]_i_3_n_6\ : STD_LOGIC;
  signal \nf_1_fu_1602_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \nf_1_fu_1602_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \nf_1_fu_1602_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \nf_1_fu_1602_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \nf_1_fu_1602_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \nf_1_fu_1602_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \nf_1_fu_1602_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \nf_1_fu_1602_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sf_fu_1270[31]_i_8_n_3\ : STD_LOGIC;
  signal \sf_fu_1270[4]_i_3_n_3\ : STD_LOGIC;
  signal \sf_fu_1270[4]_i_4_n_3\ : STD_LOGIC;
  signal \sf_fu_1270[4]_i_5_n_3\ : STD_LOGIC;
  signal \sf_fu_1270[4]_i_6_n_3\ : STD_LOGIC;
  signal \sf_fu_1270[8]_i_5_n_3\ : STD_LOGIC;
  signal \sf_fu_1270_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \sf_fu_1270_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \sf_fu_1270_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \sf_fu_1270_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \sf_fu_1270_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \sf_fu_1270_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \sf_fu_1270_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \sf_fu_1270_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \sf_fu_1270_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \sf_fu_1270_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \sf_fu_1270_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \sf_fu_1270_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \sf_fu_1270_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \sf_fu_1270_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \sf_fu_1270_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \sf_fu_1270_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \sf_fu_1270_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \sf_fu_1270_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \sf_fu_1270_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \sf_fu_1270_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \^sf_fu_1270_reg[31]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sf_fu_1270_reg[31]_i_3_n_5\ : STD_LOGIC;
  signal \sf_fu_1270_reg[31]_i_3_n_6\ : STD_LOGIC;
  signal \sf_fu_1270_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sf_fu_1270_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \sf_fu_1270_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \sf_fu_1270_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \sf_fu_1270_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sf_fu_1270_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sf_fu_1270_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sf_fu_1270_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal tmp_fu_1972_p51 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_nf_1_fu_1602_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nf_1_fu_1602_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sf_fu_1270_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sf_fu_1270_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_3\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_2\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of ap_loop_init_int_i_1 : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \i_fu_1274[0]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \i_fu_1274[2]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \i_fu_1274[3]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \i_fu_1274[4]_i_2\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \icmp_ln272_reg_20665[0]_i_9\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \inputBuf_V_12_fu_1454[15]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \inputBuf_V_14_fu_1462[15]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \inputBuf_V_17_fu_1474[15]_i_2\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \inputBuf_V_20_fu_1486[15]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \inputBuf_V_22_fu_1494[15]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \inputBuf_V_25_fu_1506[15]_i_2\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \inputBuf_V_28_fu_1518[15]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \inputBuf_V_30_fu_1526[15]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \inputBuf_V_33_fu_1538[15]_i_2\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \inputBuf_V_36_fu_1550[15]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \inputBuf_V_38_fu_1558[15]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \inputBuf_V_41_fu_1570[15]_i_2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \inputBuf_V_44_fu_1582[15]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \inputBuf_V_46_fu_1590[15]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \inputBuf_V_48_fu_1598[15]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \inputBuf_V_4_fu_1422[15]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \inputBuf_V_6_fu_1430[15]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \inputBuf_V_9_fu_1442[15]_i_2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_1406[15]_i_3\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_1406[15]_i_4\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_1406[15]_i_5\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \nf_1_fu_1602[0]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \nf_1_fu_1602[31]_i_2\ : label is "soft_lutpair84";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \nf_1_fu_1602_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_1_fu_1602_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_1_fu_1602_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_1_fu_1602_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_1_fu_1602_reg[28]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_1_fu_1602_reg[31]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_1_fu_1602_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_1_fu_1602_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \sf_fu_1270[0]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \sf_fu_1270[31]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \sf_fu_1270[31]_i_2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \sf_fu_1270[31]_i_4\ : label is "soft_lutpair81";
  attribute ADDER_THRESHOLD of \sf_fu_1270_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_fu_1270_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_fu_1270_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_fu_1270_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_fu_1270_reg[28]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_fu_1270_reg[31]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_fu_1270_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_fu_1270_reg[8]_i_1\ : label is 35;
begin
  \B_V_data_1_state_reg[0]\(0) <= \^b_v_data_1_state_reg[0]\(0);
  \B_V_data_1_state_reg[1]\ <= \^b_v_data_1_state_reg[1]\;
  D(31 downto 0) <= \^d\(31 downto 0);
  ap_done_cache <= \^ap_done_cache\;
  ap_loop_exit_ready_pp0_iter2_reg_reg <= \^ap_loop_exit_ready_pp0_iter2_reg_reg\;
  grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg <= \^grp_matrix_vector_activate_stream_batch_fu_30_ap_start_reg_reg\;
  grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg_0 <= \^grp_matrix_vector_activate_stream_batch_fu_30_ap_start_reg_reg_0\;
  \i_fu_1274_reg[1]\ <= \^i_fu_1274_reg[1]\;
  \icmp_ln290_reg_21981[0]_i_7\ <= \^icmp_ln290_reg_21981[0]_i_7\;
  \sf_fu_1270_reg[31]\(31 downto 0) <= \^sf_fu_1270_reg[31]\(31 downto 0);
\B_V_data_1_state[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[2]\(2),
      I1 => \^b_v_data_1_state_reg[0]\(0),
      I2 => \icmp_ln290_reg_21981[0]_i_3_n_3\,
      O => in0_V_TREADY_int_regslice
    );
\add_ln840_108_reg_20976[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_7_n_3\,
      I1 => weights_V_TDATA_int_regslice(18),
      I2 => \add_ln840_12_reg_20736[1]_i_2_n_3\,
      I3 => weights_V_TDATA_int_regslice(19),
      I4 => \add_ln840_12_reg_20736[1]_i_4_n_3\,
      I5 => weights_V_TDATA_int_regslice(20),
      O => \B_V_data_1_payload_B_reg[6]_24\(0)
    );
\add_ln840_108_reg_20976[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009F99FF99F9009"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_2_n_3\,
      I1 => weights_V_TDATA_int_regslice(19),
      I2 => \add_ln840_12_reg_20736[1]_i_4_n_3\,
      I3 => weights_V_TDATA_int_regslice(20),
      I4 => weights_V_TDATA_int_regslice(18),
      I5 => \add_ln840_12_reg_20736[1]_i_7_n_3\,
      O => \B_V_data_1_payload_B_reg[6]_24\(1)
    );
\add_ln840_10_reg_20731[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F1FF11E0E0EE00"
    )
        port map (
      I0 => \^i_fu_1274_reg[1]\,
      I1 => \icmp_ln290_reg_21981[0]_i_3_n_3\,
      I2 => \add_ln840_12_reg_20736_reg[1]\(4),
      I3 => \add_ln840_12_reg_20736_reg[1]_0\(4),
      I4 => B_V_data_1_sel,
      I5 => tmp_fu_1972_p51(4),
      O => \B_V_data_1_payload_B_reg[4]\
    );
\add_ln840_10_reg_20731[1]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_26_4\(4),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_26_5\(4),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_26_6\(4),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_26_7\(4),
      O => \mux_496_16_1_1_U1/mux_2_8\(4)
    );
\add_ln840_10_reg_20731[1]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_26_0\(4),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_26_1\(4),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_26_2\(4),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_26_3\(4),
      O => \mux_496_16_1_1_U1/mux_2_9\(4)
    );
\add_ln840_10_reg_20731[1]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_27_0\(4),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_27_1\(4),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_27_2\(4),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_27_3\(4),
      O => \mux_496_16_1_1_U1/mux_2_10\(4)
    );
\add_ln840_10_reg_20731[1]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_27_4\(4),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_27_5\(4),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_27_6\(4),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_27_7\(4),
      O => \mux_496_16_1_1_U1/mux_2_11\(4)
    );
\add_ln840_10_reg_20731[1]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_28_4\(4),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_28_5\(4),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_28_6\(4),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_28_7\(4),
      O => \mux_496_16_1_1_U1/mux_2_4\(4)
    );
\add_ln840_10_reg_20731[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F1FF11E0E0EE00"
    )
        port map (
      I0 => \^i_fu_1274_reg[1]\,
      I1 => \icmp_ln290_reg_21981[0]_i_3_n_3\,
      I2 => \add_ln840_12_reg_20736_reg[1]\(3),
      I3 => \add_ln840_12_reg_20736_reg[1]_0\(3),
      I4 => B_V_data_1_sel,
      I5 => tmp_fu_1972_p51(3),
      O => \B_V_data_1_payload_B_reg[3]\
    );
\add_ln840_10_reg_20731[1]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_28_0\(4),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_28_1\(4),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_28_2\(4),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_28_3\(4),
      O => \mux_496_16_1_1_U1/mux_2_5\(4)
    );
\add_ln840_10_reg_20731[1]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_29_4\(4),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_29_5\(4),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_29_6\(4),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_29_7\(4),
      O => \mux_496_16_1_1_U1/mux_2_6\(4)
    );
\add_ln840_10_reg_20731[1]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_29_0\(4),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_29_1\(4),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_29_2\(4),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_29_3\(4),
      O => \mux_496_16_1_1_U1/mux_2_7\(4)
    );
\add_ln840_10_reg_20731[1]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_30_4\(4),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_30_5\(4),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_30_6\(4),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_30_7\(4),
      O => \mux_496_16_1_1_U1/mux_2_0\(4)
    );
\add_ln840_10_reg_20731[1]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_30_0\(4),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_30_1\(4),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_30_2\(4),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_30_3\(4),
      O => \mux_496_16_1_1_U1/mux_2_1\(4)
    );
\add_ln840_10_reg_20731[1]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_31_4\(4),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_31_5\(4),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_31_6\(4),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_31_7\(4),
      O => \mux_496_16_1_1_U1/mux_2_2\(4)
    );
\add_ln840_10_reg_20731[1]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_31_0\(4),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_31_1\(4),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_31_2\(4),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_31_3\(4),
      O => \mux_496_16_1_1_U1/mux_2_3\(4)
    );
\add_ln840_10_reg_20731[1]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_26_4\(3),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_26_5\(3),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_26_6\(3),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_26_7\(3),
      O => \mux_496_16_1_1_U1/mux_2_8\(3)
    );
\add_ln840_10_reg_20731[1]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_26_0\(3),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_26_1\(3),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_26_2\(3),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_26_3\(3),
      O => \mux_496_16_1_1_U1/mux_2_9\(3)
    );
\add_ln840_10_reg_20731[1]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_27_0\(3),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_27_1\(3),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_27_2\(3),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_27_3\(3),
      O => \mux_496_16_1_1_U1/mux_2_10\(3)
    );
\add_ln840_10_reg_20731[1]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_27_4\(3),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_27_5\(3),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_27_6\(3),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_27_7\(3),
      O => \mux_496_16_1_1_U1/mux_2_11\(3)
    );
\add_ln840_10_reg_20731[1]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_28_4\(3),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_28_5\(3),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_28_6\(3),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_28_7\(3),
      O => \mux_496_16_1_1_U1/mux_2_4\(3)
    );
\add_ln840_10_reg_20731[1]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_28_0\(3),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_28_1\(3),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_28_2\(3),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_28_3\(3),
      O => \mux_496_16_1_1_U1/mux_2_5\(3)
    );
\add_ln840_10_reg_20731[1]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_29_4\(3),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_29_5\(3),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_29_6\(3),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_29_7\(3),
      O => \mux_496_16_1_1_U1/mux_2_6\(3)
    );
\add_ln840_10_reg_20731[1]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_29_0\(3),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_29_1\(3),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_29_2\(3),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_29_3\(3),
      O => \mux_496_16_1_1_U1/mux_2_7\(3)
    );
\add_ln840_10_reg_20731[1]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_30_4\(3),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_30_5\(3),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_30_6\(3),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_30_7\(3),
      O => \mux_496_16_1_1_U1/mux_2_0\(3)
    );
\add_ln840_10_reg_20731[1]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_30_0\(3),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_30_1\(3),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_30_2\(3),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_30_3\(3),
      O => \mux_496_16_1_1_U1/mux_2_1\(3)
    );
\add_ln840_10_reg_20731[1]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_31_4\(3),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_31_5\(3),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_31_6\(3),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_31_7\(3),
      O => \mux_496_16_1_1_U1/mux_2_2\(3)
    );
\add_ln840_10_reg_20731[1]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_31_0\(3),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_31_1\(3),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_31_2\(3),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_31_3\(3),
      O => \mux_496_16_1_1_U1/mux_2_3\(3)
    );
\add_ln840_10_reg_20731[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_4_0\(4),
      I1 => \mux_496_16_1_1_U1/mux_4_2\(4),
      I2 => ap_sig_allocacmp_sf_1(5),
      I3 => \mux_496_16_1_1_U1/mux_4_1\(4),
      I4 => ap_sig_allocacmp_sf_1(4),
      I5 => \mux_496_16_1_1_U1/mux_4_0\(4),
      O => tmp_fu_1972_p51(4)
    );
\add_ln840_10_reg_20731[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_4_0\(3),
      I1 => \mux_496_16_1_1_U1/mux_4_2\(3),
      I2 => ap_sig_allocacmp_sf_1(5),
      I3 => \mux_496_16_1_1_U1/mux_4_1\(3),
      I4 => ap_sig_allocacmp_sf_1(4),
      I5 => \mux_496_16_1_1_U1/mux_4_0\(3),
      O => tmp_fu_1972_p51(3)
    );
\add_ln840_10_reg_20731_reg[1]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_496_16_1_1_U1/mux_3_4\(3),
      I1 => \mux_496_16_1_1_U1/mux_3_5\(3),
      O => \mux_496_16_1_1_U1/mux_4_2\(3),
      S => ap_sig_allocacmp_sf_1(3)
    );
\add_ln840_10_reg_20731_reg[1]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_496_16_1_1_U1/mux_3_2\(3),
      I1 => \mux_496_16_1_1_U1/mux_3_3\(3),
      O => \mux_496_16_1_1_U1/mux_4_1\(3),
      S => ap_sig_allocacmp_sf_1(3)
    );
\add_ln840_10_reg_20731_reg[1]_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_496_16_1_1_U1/mux_3_0\(3),
      I1 => \mux_496_16_1_1_U1/mux_3_1\(3),
      O => \mux_496_16_1_1_U1/mux_4_0\(3),
      S => ap_sig_allocacmp_sf_1(3)
    );
\add_ln840_10_reg_20731_reg[1]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_8\(4),
      I1 => \mux_496_16_1_1_U1/mux_2_9\(4),
      O => \mux_496_16_1_1_U1/mux_3_4\(4),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_10_reg_20731_reg[1]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_10\(4),
      I1 => \mux_496_16_1_1_U1/mux_2_11\(4),
      O => \mux_496_16_1_1_U1/mux_3_5\(4),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_10_reg_20731_reg[1]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_4\(4),
      I1 => \mux_496_16_1_1_U1/mux_2_5\(4),
      O => \mux_496_16_1_1_U1/mux_3_2\(4),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_10_reg_20731_reg[1]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_6\(4),
      I1 => \mux_496_16_1_1_U1/mux_2_7\(4),
      O => \mux_496_16_1_1_U1/mux_3_3\(4),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_10_reg_20731_reg[1]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_0\(4),
      I1 => \mux_496_16_1_1_U1/mux_2_1\(4),
      O => \mux_496_16_1_1_U1/mux_3_0\(4),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_10_reg_20731_reg[1]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_2\(4),
      I1 => \mux_496_16_1_1_U1/mux_2_3\(4),
      O => \mux_496_16_1_1_U1/mux_3_1\(4),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_10_reg_20731_reg[1]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_8\(3),
      I1 => \mux_496_16_1_1_U1/mux_2_9\(3),
      O => \mux_496_16_1_1_U1/mux_3_4\(3),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_10_reg_20731_reg[1]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_10\(3),
      I1 => \mux_496_16_1_1_U1/mux_2_11\(3),
      O => \mux_496_16_1_1_U1/mux_3_5\(3),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_10_reg_20731_reg[1]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_4\(3),
      I1 => \mux_496_16_1_1_U1/mux_2_5\(3),
      O => \mux_496_16_1_1_U1/mux_3_2\(3),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_10_reg_20731_reg[1]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_6\(3),
      I1 => \mux_496_16_1_1_U1/mux_2_7\(3),
      O => \mux_496_16_1_1_U1/mux_3_3\(3),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_10_reg_20731_reg[1]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_0\(3),
      I1 => \mux_496_16_1_1_U1/mux_2_1\(3),
      O => \mux_496_16_1_1_U1/mux_3_0\(3),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_10_reg_20731_reg[1]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_2\(3),
      I1 => \mux_496_16_1_1_U1/mux_2_3\(3),
      O => \mux_496_16_1_1_U1/mux_3_1\(3),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_10_reg_20731_reg[1]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_496_16_1_1_U1/mux_3_4\(4),
      I1 => \mux_496_16_1_1_U1/mux_3_5\(4),
      O => \mux_496_16_1_1_U1/mux_4_2\(4),
      S => ap_sig_allocacmp_sf_1(3)
    );
\add_ln840_10_reg_20731_reg[1]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_496_16_1_1_U1/mux_3_2\(4),
      I1 => \mux_496_16_1_1_U1/mux_3_3\(4),
      O => \mux_496_16_1_1_U1/mux_4_1\(4),
      S => ap_sig_allocacmp_sf_1(3)
    );
\add_ln840_10_reg_20731_reg[1]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_496_16_1_1_U1/mux_3_0\(4),
      I1 => \mux_496_16_1_1_U1/mux_3_1\(4),
      O => \mux_496_16_1_1_U1/mux_4_0\(4),
      S => ap_sig_allocacmp_sf_1(3)
    );
\add_ln840_124_reg_21016[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_7_n_3\,
      I1 => weights_V_TDATA_int_regslice(21),
      I2 => \add_ln840_12_reg_20736[1]_i_2_n_3\,
      I3 => weights_V_TDATA_int_regslice(22),
      I4 => \add_ln840_12_reg_20736[1]_i_4_n_3\,
      I5 => weights_V_TDATA_int_regslice(23),
      O => \B_V_data_1_payload_B_reg[6]_23\(0)
    );
\add_ln840_124_reg_21016[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009F99FF99F9009"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_2_n_3\,
      I1 => weights_V_TDATA_int_regslice(22),
      I2 => \add_ln840_12_reg_20736[1]_i_4_n_3\,
      I3 => weights_V_TDATA_int_regslice(23),
      I4 => weights_V_TDATA_int_regslice(21),
      I5 => \add_ln840_12_reg_20736[1]_i_7_n_3\,
      O => \B_V_data_1_payload_B_reg[6]_23\(1)
    );
\add_ln840_12_reg_20736[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_7_n_3\,
      I1 => weights_V_TDATA_int_regslice(0),
      I2 => weights_V_TDATA_int_regslice(2),
      I3 => \add_ln840_12_reg_20736[1]_i_4_n_3\,
      I4 => weights_V_TDATA_int_regslice(1),
      I5 => \add_ln840_12_reg_20736[1]_i_2_n_3\,
      O => \B_V_data_1_payload_B_reg[6]_30\(0)
    );
\add_ln840_12_reg_20736[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009F99FF99F9009"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_2_n_3\,
      I1 => weights_V_TDATA_int_regslice(1),
      I2 => \add_ln840_12_reg_20736[1]_i_4_n_3\,
      I3 => weights_V_TDATA_int_regslice(2),
      I4 => weights_V_TDATA_int_regslice(0),
      I5 => \add_ln840_12_reg_20736[1]_i_7_n_3\,
      O => \B_V_data_1_payload_B_reg[6]_30\(1)
    );
\add_ln840_12_reg_20736[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_4_0\(5),
      I1 => \mux_496_16_1_1_U1/mux_4_2\(5),
      I2 => ap_sig_allocacmp_sf_1(5),
      I3 => \mux_496_16_1_1_U1/mux_4_1\(5),
      I4 => ap_sig_allocacmp_sf_1(4),
      I5 => \mux_496_16_1_1_U1/mux_4_0\(5),
      O => tmp_fu_1972_p51(5)
    );
\add_ln840_12_reg_20736[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F1FF11E0E0EE00"
    )
        port map (
      I0 => \^i_fu_1274_reg[1]\,
      I1 => \icmp_ln290_reg_21981[0]_i_3_n_3\,
      I2 => \add_ln840_12_reg_20736_reg[1]\(6),
      I3 => \add_ln840_12_reg_20736_reg[1]_0\(6),
      I4 => B_V_data_1_sel,
      I5 => tmp_fu_1972_p51(6),
      O => \add_ln840_12_reg_20736[1]_i_2_n_3\
    );
\add_ln840_12_reg_20736[1]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_26_4\(6),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_26_5\(6),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_26_6\(6),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_26_7\(6),
      O => \mux_496_16_1_1_U1/mux_2_8\(6)
    );
\add_ln840_12_reg_20736[1]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_26_0\(6),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_26_1\(6),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_26_2\(6),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_26_3\(6),
      O => \mux_496_16_1_1_U1/mux_2_9\(6)
    );
\add_ln840_12_reg_20736[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F1FF11E0E0EE00"
    )
        port map (
      I0 => \^i_fu_1274_reg[1]\,
      I1 => \icmp_ln290_reg_21981[0]_i_3_n_3\,
      I2 => \add_ln840_12_reg_20736_reg[1]\(15),
      I3 => \add_ln840_12_reg_20736_reg[1]_0\(15),
      I4 => B_V_data_1_sel,
      I5 => tmp_fu_1972_p51(15),
      O => \add_ln840_12_reg_20736[1]_i_4_n_3\
    );
\add_ln840_12_reg_20736[1]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_27_0\(6),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_27_1\(6),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_27_2\(6),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_27_3\(6),
      O => \mux_496_16_1_1_U1/mux_2_10\(6)
    );
\add_ln840_12_reg_20736[1]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_27_4\(6),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_27_5\(6),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_27_6\(6),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_27_7\(6),
      O => \mux_496_16_1_1_U1/mux_2_11\(6)
    );
\add_ln840_12_reg_20736[1]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_28_4\(6),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_28_5\(6),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_28_6\(6),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_28_7\(6),
      O => \mux_496_16_1_1_U1/mux_2_4\(6)
    );
\add_ln840_12_reg_20736[1]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_28_0\(6),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_28_1\(6),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_28_2\(6),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_28_3\(6),
      O => \mux_496_16_1_1_U1/mux_2_5\(6)
    );
\add_ln840_12_reg_20736[1]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_29_4\(6),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_29_5\(6),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_29_6\(6),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_29_7\(6),
      O => \mux_496_16_1_1_U1/mux_2_6\(6)
    );
\add_ln840_12_reg_20736[1]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_29_0\(6),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_29_1\(6),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_29_2\(6),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_29_3\(6),
      O => \mux_496_16_1_1_U1/mux_2_7\(6)
    );
\add_ln840_12_reg_20736[1]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_30_4\(6),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_30_5\(6),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_30_6\(6),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_30_7\(6),
      O => \mux_496_16_1_1_U1/mux_2_0\(6)
    );
\add_ln840_12_reg_20736[1]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_30_0\(6),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_30_1\(6),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_30_2\(6),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_30_3\(6),
      O => \mux_496_16_1_1_U1/mux_2_1\(6)
    );
\add_ln840_12_reg_20736[1]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_31_4\(6),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_31_5\(6),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_31_6\(6),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_31_7\(6),
      O => \mux_496_16_1_1_U1/mux_2_2\(6)
    );
\add_ln840_12_reg_20736[1]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_31_0\(6),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_31_1\(6),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_31_2\(6),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_31_3\(6),
      O => \mux_496_16_1_1_U1/mux_2_3\(6)
    );
\add_ln840_12_reg_20736[1]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_26_4\(15),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_26_5\(15),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_26_6\(15),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_26_7\(15),
      O => \mux_496_16_1_1_U1/mux_2_8\(15)
    );
\add_ln840_12_reg_20736[1]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_26_0\(15),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_26_1\(15),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_26_2\(15),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_26_3\(15),
      O => \mux_496_16_1_1_U1/mux_2_9\(15)
    );
\add_ln840_12_reg_20736[1]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_27_0\(15),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_27_1\(15),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_27_2\(15),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_27_3\(15),
      O => \mux_496_16_1_1_U1/mux_2_10\(15)
    );
\add_ln840_12_reg_20736[1]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_27_4\(15),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_27_5\(15),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_27_6\(15),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_27_7\(15),
      O => \mux_496_16_1_1_U1/mux_2_11\(15)
    );
\add_ln840_12_reg_20736[1]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_28_4\(15),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_28_5\(15),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_28_6\(15),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_28_7\(15),
      O => \mux_496_16_1_1_U1/mux_2_4\(15)
    );
\add_ln840_12_reg_20736[1]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_28_0\(15),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_28_1\(15),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_28_2\(15),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_28_3\(15),
      O => \mux_496_16_1_1_U1/mux_2_5\(15)
    );
\add_ln840_12_reg_20736[1]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_29_4\(15),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_29_5\(15),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_29_6\(15),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_29_7\(15),
      O => \mux_496_16_1_1_U1/mux_2_6\(15)
    );
\add_ln840_12_reg_20736[1]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_29_0\(15),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_29_1\(15),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_29_2\(15),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_29_3\(15),
      O => \mux_496_16_1_1_U1/mux_2_7\(15)
    );
\add_ln840_12_reg_20736[1]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_30_4\(15),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_30_5\(15),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_30_6\(15),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_30_7\(15),
      O => \mux_496_16_1_1_U1/mux_2_0\(15)
    );
\add_ln840_12_reg_20736[1]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_30_0\(15),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_30_1\(15),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_30_2\(15),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_30_3\(15),
      O => \mux_496_16_1_1_U1/mux_2_1\(15)
    );
\add_ln840_12_reg_20736[1]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_31_4\(15),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_31_5\(15),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_31_6\(15),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_31_7\(15),
      O => \mux_496_16_1_1_U1/mux_2_2\(15)
    );
\add_ln840_12_reg_20736[1]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_31_0\(15),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_31_1\(15),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_31_2\(15),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_31_3\(15),
      O => \mux_496_16_1_1_U1/mux_2_3\(15)
    );
\add_ln840_12_reg_20736[1]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_26_4\(5),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_26_5\(5),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_26_6\(5),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_26_7\(5),
      O => \mux_496_16_1_1_U1/mux_2_8\(5)
    );
\add_ln840_12_reg_20736[1]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_26_0\(5),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_26_1\(5),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_26_2\(5),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_26_3\(5),
      O => \mux_496_16_1_1_U1/mux_2_9\(5)
    );
\add_ln840_12_reg_20736[1]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_27_0\(5),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_27_1\(5),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_27_2\(5),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_27_3\(5),
      O => \mux_496_16_1_1_U1/mux_2_10\(5)
    );
\add_ln840_12_reg_20736[1]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_27_4\(5),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_27_5\(5),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_27_6\(5),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_27_7\(5),
      O => \mux_496_16_1_1_U1/mux_2_11\(5)
    );
\add_ln840_12_reg_20736[1]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_28_4\(5),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_28_5\(5),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_28_6\(5),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_28_7\(5),
      O => \mux_496_16_1_1_U1/mux_2_4\(5)
    );
\add_ln840_12_reg_20736[1]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_28_0\(5),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_28_1\(5),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_28_2\(5),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_28_3\(5),
      O => \mux_496_16_1_1_U1/mux_2_5\(5)
    );
\add_ln840_12_reg_20736[1]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_29_4\(5),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_29_5\(5),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_29_6\(5),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_29_7\(5),
      O => \mux_496_16_1_1_U1/mux_2_6\(5)
    );
\add_ln840_12_reg_20736[1]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_29_0\(5),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_29_1\(5),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_29_2\(5),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_29_3\(5),
      O => \mux_496_16_1_1_U1/mux_2_7\(5)
    );
\add_ln840_12_reg_20736[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E0E00EE1F1F11FF"
    )
        port map (
      I0 => \^i_fu_1274_reg[1]\,
      I1 => \icmp_ln290_reg_21981[0]_i_3_n_3\,
      I2 => \add_ln840_12_reg_20736_reg[1]\(5),
      I3 => \add_ln840_12_reg_20736_reg[1]_0\(5),
      I4 => B_V_data_1_sel,
      I5 => tmp_fu_1972_p51(5),
      O => \add_ln840_12_reg_20736[1]_i_7_n_3\
    );
\add_ln840_12_reg_20736[1]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_30_4\(5),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_30_5\(5),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_30_6\(5),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_30_7\(5),
      O => \mux_496_16_1_1_U1/mux_2_0\(5)
    );
\add_ln840_12_reg_20736[1]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_30_0\(5),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_30_1\(5),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_30_2\(5),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_30_3\(5),
      O => \mux_496_16_1_1_U1/mux_2_1\(5)
    );
\add_ln840_12_reg_20736[1]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_31_4\(5),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_31_5\(5),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_31_6\(5),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_31_7\(5),
      O => \mux_496_16_1_1_U1/mux_2_2\(5)
    );
\add_ln840_12_reg_20736[1]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_31_0\(5),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_31_1\(5),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_31_2\(5),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_31_3\(5),
      O => \mux_496_16_1_1_U1/mux_2_3\(5)
    );
\add_ln840_12_reg_20736[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_4_0\(6),
      I1 => \mux_496_16_1_1_U1/mux_4_2\(6),
      I2 => ap_sig_allocacmp_sf_1(5),
      I3 => \mux_496_16_1_1_U1/mux_4_1\(6),
      I4 => ap_sig_allocacmp_sf_1(4),
      I5 => \mux_496_16_1_1_U1/mux_4_0\(6),
      O => tmp_fu_1972_p51(6)
    );
\add_ln840_12_reg_20736[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_4_0\(15),
      I1 => \mux_496_16_1_1_U1/mux_4_2\(15),
      I2 => ap_sig_allocacmp_sf_1(5),
      I3 => \mux_496_16_1_1_U1/mux_4_1\(15),
      I4 => ap_sig_allocacmp_sf_1(4),
      I5 => \mux_496_16_1_1_U1/mux_4_0\(15),
      O => tmp_fu_1972_p51(15)
    );
\add_ln840_12_reg_20736_reg[1]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_496_16_1_1_U1/mux_3_4\(6),
      I1 => \mux_496_16_1_1_U1/mux_3_5\(6),
      O => \mux_496_16_1_1_U1/mux_4_2\(6),
      S => ap_sig_allocacmp_sf_1(3)
    );
\add_ln840_12_reg_20736_reg[1]_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_496_16_1_1_U1/mux_3_2\(6),
      I1 => \mux_496_16_1_1_U1/mux_3_3\(6),
      O => \mux_496_16_1_1_U1/mux_4_1\(6),
      S => ap_sig_allocacmp_sf_1(3)
    );
\add_ln840_12_reg_20736_reg[1]_i_13\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_496_16_1_1_U1/mux_3_0\(6),
      I1 => \mux_496_16_1_1_U1/mux_3_1\(6),
      O => \mux_496_16_1_1_U1/mux_4_0\(6),
      S => ap_sig_allocacmp_sf_1(3)
    );
\add_ln840_12_reg_20736_reg[1]_i_14\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_496_16_1_1_U1/mux_3_4\(15),
      I1 => \mux_496_16_1_1_U1/mux_3_5\(15),
      O => \mux_496_16_1_1_U1/mux_4_2\(15),
      S => ap_sig_allocacmp_sf_1(3)
    );
\add_ln840_12_reg_20736_reg[1]_i_15\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_496_16_1_1_U1/mux_3_2\(15),
      I1 => \mux_496_16_1_1_U1/mux_3_3\(15),
      O => \mux_496_16_1_1_U1/mux_4_1\(15),
      S => ap_sig_allocacmp_sf_1(3)
    );
\add_ln840_12_reg_20736_reg[1]_i_16\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_496_16_1_1_U1/mux_3_0\(15),
      I1 => \mux_496_16_1_1_U1/mux_3_1\(15),
      O => \mux_496_16_1_1_U1/mux_4_0\(15),
      S => ap_sig_allocacmp_sf_1(3)
    );
\add_ln840_12_reg_20736_reg[1]_i_17\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_496_16_1_1_U1/mux_3_4\(5),
      I1 => \mux_496_16_1_1_U1/mux_3_5\(5),
      O => \mux_496_16_1_1_U1/mux_4_2\(5),
      S => ap_sig_allocacmp_sf_1(3)
    );
\add_ln840_12_reg_20736_reg[1]_i_18\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_496_16_1_1_U1/mux_3_2\(5),
      I1 => \mux_496_16_1_1_U1/mux_3_3\(5),
      O => \mux_496_16_1_1_U1/mux_4_1\(5),
      S => ap_sig_allocacmp_sf_1(3)
    );
\add_ln840_12_reg_20736_reg[1]_i_19\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_496_16_1_1_U1/mux_3_0\(5),
      I1 => \mux_496_16_1_1_U1/mux_3_1\(5),
      O => \mux_496_16_1_1_U1/mux_4_0\(5),
      S => ap_sig_allocacmp_sf_1(3)
    );
\add_ln840_12_reg_20736_reg[1]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_8\(6),
      I1 => \mux_496_16_1_1_U1/mux_2_9\(6),
      O => \mux_496_16_1_1_U1/mux_3_4\(6),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_12_reg_20736_reg[1]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_10\(6),
      I1 => \mux_496_16_1_1_U1/mux_2_11\(6),
      O => \mux_496_16_1_1_U1/mux_3_5\(6),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_12_reg_20736_reg[1]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_4\(6),
      I1 => \mux_496_16_1_1_U1/mux_2_5\(6),
      O => \mux_496_16_1_1_U1/mux_3_2\(6),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_12_reg_20736_reg[1]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_6\(6),
      I1 => \mux_496_16_1_1_U1/mux_2_7\(6),
      O => \mux_496_16_1_1_U1/mux_3_3\(6),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_12_reg_20736_reg[1]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_0\(6),
      I1 => \mux_496_16_1_1_U1/mux_2_1\(6),
      O => \mux_496_16_1_1_U1/mux_3_0\(6),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_12_reg_20736_reg[1]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_2\(6),
      I1 => \mux_496_16_1_1_U1/mux_2_3\(6),
      O => \mux_496_16_1_1_U1/mux_3_1\(6),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_12_reg_20736_reg[1]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_8\(15),
      I1 => \mux_496_16_1_1_U1/mux_2_9\(15),
      O => \mux_496_16_1_1_U1/mux_3_4\(15),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_12_reg_20736_reg[1]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_10\(15),
      I1 => \mux_496_16_1_1_U1/mux_2_11\(15),
      O => \mux_496_16_1_1_U1/mux_3_5\(15),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_12_reg_20736_reg[1]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_4\(15),
      I1 => \mux_496_16_1_1_U1/mux_2_5\(15),
      O => \mux_496_16_1_1_U1/mux_3_2\(15),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_12_reg_20736_reg[1]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_6\(15),
      I1 => \mux_496_16_1_1_U1/mux_2_7\(15),
      O => \mux_496_16_1_1_U1/mux_3_3\(15),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_12_reg_20736_reg[1]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_0\(15),
      I1 => \mux_496_16_1_1_U1/mux_2_1\(15),
      O => \mux_496_16_1_1_U1/mux_3_0\(15),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_12_reg_20736_reg[1]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_2\(15),
      I1 => \mux_496_16_1_1_U1/mux_2_3\(15),
      O => \mux_496_16_1_1_U1/mux_3_1\(15),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_12_reg_20736_reg[1]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_8\(5),
      I1 => \mux_496_16_1_1_U1/mux_2_9\(5),
      O => \mux_496_16_1_1_U1/mux_3_4\(5),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_12_reg_20736_reg[1]_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_10\(5),
      I1 => \mux_496_16_1_1_U1/mux_2_11\(5),
      O => \mux_496_16_1_1_U1/mux_3_5\(5),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_12_reg_20736_reg[1]_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_4\(5),
      I1 => \mux_496_16_1_1_U1/mux_2_5\(5),
      O => \mux_496_16_1_1_U1/mux_3_2\(5),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_12_reg_20736_reg[1]_i_35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_6\(5),
      I1 => \mux_496_16_1_1_U1/mux_2_7\(5),
      O => \mux_496_16_1_1_U1/mux_3_3\(5),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_12_reg_20736_reg[1]_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_0\(5),
      I1 => \mux_496_16_1_1_U1/mux_2_1\(5),
      O => \mux_496_16_1_1_U1/mux_3_0\(5),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_12_reg_20736_reg[1]_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_2\(5),
      I1 => \mux_496_16_1_1_U1/mux_2_3\(5),
      O => \mux_496_16_1_1_U1/mux_3_1\(5),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_140_reg_21056[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_7_n_3\,
      I1 => weights_V_TDATA_int_regslice(24),
      I2 => \add_ln840_12_reg_20736[1]_i_2_n_3\,
      I3 => weights_V_TDATA_int_regslice(25),
      I4 => \add_ln840_12_reg_20736[1]_i_4_n_3\,
      I5 => weights_V_TDATA_int_regslice(26),
      O => \B_V_data_1_payload_B_reg[6]_22\(0)
    );
\add_ln840_140_reg_21056[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009F99FF99F9009"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_2_n_3\,
      I1 => weights_V_TDATA_int_regslice(25),
      I2 => \add_ln840_12_reg_20736[1]_i_4_n_3\,
      I3 => weights_V_TDATA_int_regslice(26),
      I4 => weights_V_TDATA_int_regslice(24),
      I5 => \add_ln840_12_reg_20736[1]_i_7_n_3\,
      O => \B_V_data_1_payload_B_reg[6]_22\(1)
    );
\add_ln840_156_reg_21096[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_7_n_3\,
      I1 => weights_V_TDATA_int_regslice(27),
      I2 => \add_ln840_12_reg_20736[1]_i_2_n_3\,
      I3 => weights_V_TDATA_int_regslice(28),
      I4 => \add_ln840_12_reg_20736[1]_i_4_n_3\,
      I5 => weights_V_TDATA_int_regslice(29),
      O => \B_V_data_1_payload_B_reg[6]_21\(0)
    );
\add_ln840_156_reg_21096[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009F99FF99F9009"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_2_n_3\,
      I1 => weights_V_TDATA_int_regslice(28),
      I2 => \add_ln840_12_reg_20736[1]_i_4_n_3\,
      I3 => weights_V_TDATA_int_regslice(29),
      I4 => weights_V_TDATA_int_regslice(27),
      I5 => \add_ln840_12_reg_20736[1]_i_7_n_3\,
      O => \B_V_data_1_payload_B_reg[6]_21\(1)
    );
\add_ln840_172_reg_21136[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_7_n_3\,
      I1 => weights_V_TDATA_int_regslice(30),
      I2 => \add_ln840_12_reg_20736[1]_i_2_n_3\,
      I3 => weights_V_TDATA_int_regslice(31),
      I4 => \add_ln840_12_reg_20736[1]_i_4_n_3\,
      I5 => weights_V_TDATA_int_regslice(32),
      O => \B_V_data_1_payload_B_reg[6]_20\(0)
    );
\add_ln840_172_reg_21136[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009F99FF99F9009"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_2_n_3\,
      I1 => weights_V_TDATA_int_regslice(31),
      I2 => \add_ln840_12_reg_20736[1]_i_4_n_3\,
      I3 => weights_V_TDATA_int_regslice(32),
      I4 => weights_V_TDATA_int_regslice(30),
      I5 => \add_ln840_12_reg_20736[1]_i_7_n_3\,
      O => \B_V_data_1_payload_B_reg[6]_20\(1)
    );
\add_ln840_188_reg_21176[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_7_n_3\,
      I1 => weights_V_TDATA_int_regslice(33),
      I2 => \add_ln840_12_reg_20736[1]_i_2_n_3\,
      I3 => weights_V_TDATA_int_regslice(34),
      I4 => \add_ln840_12_reg_20736[1]_i_4_n_3\,
      I5 => weights_V_TDATA_int_regslice(35),
      O => \B_V_data_1_payload_B_reg[6]_19\(0)
    );
\add_ln840_188_reg_21176[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009F99FF99F9009"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_2_n_3\,
      I1 => weights_V_TDATA_int_regslice(34),
      I2 => \add_ln840_12_reg_20736[1]_i_4_n_3\,
      I3 => weights_V_TDATA_int_regslice(35),
      I4 => weights_V_TDATA_int_regslice(33),
      I5 => \add_ln840_12_reg_20736[1]_i_7_n_3\,
      O => \B_V_data_1_payload_B_reg[6]_19\(1)
    );
\add_ln840_1_reg_20706[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F1FF11E0E0EE00"
    )
        port map (
      I0 => \^i_fu_1274_reg[1]\,
      I1 => \icmp_ln290_reg_21981[0]_i_3_n_3\,
      I2 => \add_ln840_12_reg_20736_reg[1]\(14),
      I3 => \add_ln840_12_reg_20736_reg[1]_0\(14),
      I4 => B_V_data_1_sel,
      I5 => tmp_fu_1972_p51(14),
      O => \B_V_data_1_payload_B_reg[14]\
    );
\add_ln840_1_reg_20706[1]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_26_4\(14),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_26_5\(14),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_26_6\(14),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_26_7\(14),
      O => \mux_496_16_1_1_U1/mux_2_8\(14)
    );
\add_ln840_1_reg_20706[1]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_26_0\(14),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_26_1\(14),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_26_2\(14),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_26_3\(14),
      O => \mux_496_16_1_1_U1/mux_2_9\(14)
    );
\add_ln840_1_reg_20706[1]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_27_0\(14),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_27_1\(14),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_27_2\(14),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_27_3\(14),
      O => \mux_496_16_1_1_U1/mux_2_10\(14)
    );
\add_ln840_1_reg_20706[1]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_27_4\(14),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_27_5\(14),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_27_6\(14),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_27_7\(14),
      O => \mux_496_16_1_1_U1/mux_2_11\(14)
    );
\add_ln840_1_reg_20706[1]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_28_4\(14),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_28_5\(14),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_28_6\(14),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_28_7\(14),
      O => \mux_496_16_1_1_U1/mux_2_4\(14)
    );
\add_ln840_1_reg_20706[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F1FF11E0E0EE00"
    )
        port map (
      I0 => \^i_fu_1274_reg[1]\,
      I1 => \icmp_ln290_reg_21981[0]_i_3_n_3\,
      I2 => \add_ln840_12_reg_20736_reg[1]\(12),
      I3 => \add_ln840_12_reg_20736_reg[1]_0\(12),
      I4 => B_V_data_1_sel,
      I5 => tmp_fu_1972_p51(12),
      O => \B_V_data_1_payload_B_reg[12]\
    );
\add_ln840_1_reg_20706[1]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_28_0\(14),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_28_1\(14),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_28_2\(14),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_28_3\(14),
      O => \mux_496_16_1_1_U1/mux_2_5\(14)
    );
\add_ln840_1_reg_20706[1]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_29_4\(14),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_29_5\(14),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_29_6\(14),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_29_7\(14),
      O => \mux_496_16_1_1_U1/mux_2_6\(14)
    );
\add_ln840_1_reg_20706[1]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_29_0\(14),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_29_1\(14),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_29_2\(14),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_29_3\(14),
      O => \mux_496_16_1_1_U1/mux_2_7\(14)
    );
\add_ln840_1_reg_20706[1]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_30_4\(14),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_30_5\(14),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_30_6\(14),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_30_7\(14),
      O => \mux_496_16_1_1_U1/mux_2_0\(14)
    );
\add_ln840_1_reg_20706[1]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_30_0\(14),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_30_1\(14),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_30_2\(14),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_30_3\(14),
      O => \mux_496_16_1_1_U1/mux_2_1\(14)
    );
\add_ln840_1_reg_20706[1]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_31_4\(14),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_31_5\(14),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_31_6\(14),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_31_7\(14),
      O => \mux_496_16_1_1_U1/mux_2_2\(14)
    );
\add_ln840_1_reg_20706[1]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_31_0\(14),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_31_1\(14),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_31_2\(14),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_31_3\(14),
      O => \mux_496_16_1_1_U1/mux_2_3\(14)
    );
\add_ln840_1_reg_20706[1]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_26_4\(12),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_26_5\(12),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_26_6\(12),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_26_7\(12),
      O => \mux_496_16_1_1_U1/mux_2_8\(12)
    );
\add_ln840_1_reg_20706[1]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_26_0\(12),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_26_1\(12),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_26_2\(12),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_26_3\(12),
      O => \mux_496_16_1_1_U1/mux_2_9\(12)
    );
\add_ln840_1_reg_20706[1]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_27_0\(12),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_27_1\(12),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_27_2\(12),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_27_3\(12),
      O => \mux_496_16_1_1_U1/mux_2_10\(12)
    );
\add_ln840_1_reg_20706[1]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_27_4\(12),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_27_5\(12),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_27_6\(12),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_27_7\(12),
      O => \mux_496_16_1_1_U1/mux_2_11\(12)
    );
\add_ln840_1_reg_20706[1]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_28_4\(12),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_28_5\(12),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_28_6\(12),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_28_7\(12),
      O => \mux_496_16_1_1_U1/mux_2_4\(12)
    );
\add_ln840_1_reg_20706[1]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_28_0\(12),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_28_1\(12),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_28_2\(12),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_28_3\(12),
      O => \mux_496_16_1_1_U1/mux_2_5\(12)
    );
\add_ln840_1_reg_20706[1]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_29_4\(12),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_29_5\(12),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_29_6\(12),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_29_7\(12),
      O => \mux_496_16_1_1_U1/mux_2_6\(12)
    );
\add_ln840_1_reg_20706[1]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_29_0\(12),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_29_1\(12),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_29_2\(12),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_29_3\(12),
      O => \mux_496_16_1_1_U1/mux_2_7\(12)
    );
\add_ln840_1_reg_20706[1]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_30_4\(12),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_30_5\(12),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_30_6\(12),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_30_7\(12),
      O => \mux_496_16_1_1_U1/mux_2_0\(12)
    );
\add_ln840_1_reg_20706[1]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_30_0\(12),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_30_1\(12),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_30_2\(12),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_30_3\(12),
      O => \mux_496_16_1_1_U1/mux_2_1\(12)
    );
\add_ln840_1_reg_20706[1]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_31_4\(12),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_31_5\(12),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_31_6\(12),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_31_7\(12),
      O => \mux_496_16_1_1_U1/mux_2_2\(12)
    );
\add_ln840_1_reg_20706[1]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_31_0\(12),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_31_1\(12),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_31_2\(12),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_31_3\(12),
      O => \mux_496_16_1_1_U1/mux_2_3\(12)
    );
\add_ln840_1_reg_20706[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_4_0\(14),
      I1 => \mux_496_16_1_1_U1/mux_4_2\(14),
      I2 => ap_sig_allocacmp_sf_1(5),
      I3 => \mux_496_16_1_1_U1/mux_4_1\(14),
      I4 => ap_sig_allocacmp_sf_1(4),
      I5 => \mux_496_16_1_1_U1/mux_4_0\(14),
      O => tmp_fu_1972_p51(14)
    );
\add_ln840_1_reg_20706[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_4_0\(12),
      I1 => \mux_496_16_1_1_U1/mux_4_2\(12),
      I2 => ap_sig_allocacmp_sf_1(5),
      I3 => \mux_496_16_1_1_U1/mux_4_1\(12),
      I4 => ap_sig_allocacmp_sf_1(4),
      I5 => \mux_496_16_1_1_U1/mux_4_0\(12),
      O => tmp_fu_1972_p51(12)
    );
\add_ln840_1_reg_20706_reg[1]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_496_16_1_1_U1/mux_3_4\(12),
      I1 => \mux_496_16_1_1_U1/mux_3_5\(12),
      O => \mux_496_16_1_1_U1/mux_4_2\(12),
      S => ap_sig_allocacmp_sf_1(3)
    );
\add_ln840_1_reg_20706_reg[1]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_496_16_1_1_U1/mux_3_2\(12),
      I1 => \mux_496_16_1_1_U1/mux_3_3\(12),
      O => \mux_496_16_1_1_U1/mux_4_1\(12),
      S => ap_sig_allocacmp_sf_1(3)
    );
\add_ln840_1_reg_20706_reg[1]_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_496_16_1_1_U1/mux_3_0\(12),
      I1 => \mux_496_16_1_1_U1/mux_3_1\(12),
      O => \mux_496_16_1_1_U1/mux_4_0\(12),
      S => ap_sig_allocacmp_sf_1(3)
    );
\add_ln840_1_reg_20706_reg[1]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_8\(14),
      I1 => \mux_496_16_1_1_U1/mux_2_9\(14),
      O => \mux_496_16_1_1_U1/mux_3_4\(14),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_1_reg_20706_reg[1]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_10\(14),
      I1 => \mux_496_16_1_1_U1/mux_2_11\(14),
      O => \mux_496_16_1_1_U1/mux_3_5\(14),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_1_reg_20706_reg[1]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_4\(14),
      I1 => \mux_496_16_1_1_U1/mux_2_5\(14),
      O => \mux_496_16_1_1_U1/mux_3_2\(14),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_1_reg_20706_reg[1]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_6\(14),
      I1 => \mux_496_16_1_1_U1/mux_2_7\(14),
      O => \mux_496_16_1_1_U1/mux_3_3\(14),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_1_reg_20706_reg[1]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_0\(14),
      I1 => \mux_496_16_1_1_U1/mux_2_1\(14),
      O => \mux_496_16_1_1_U1/mux_3_0\(14),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_1_reg_20706_reg[1]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_2\(14),
      I1 => \mux_496_16_1_1_U1/mux_2_3\(14),
      O => \mux_496_16_1_1_U1/mux_3_1\(14),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_1_reg_20706_reg[1]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_8\(12),
      I1 => \mux_496_16_1_1_U1/mux_2_9\(12),
      O => \mux_496_16_1_1_U1/mux_3_4\(12),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_1_reg_20706_reg[1]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_10\(12),
      I1 => \mux_496_16_1_1_U1/mux_2_11\(12),
      O => \mux_496_16_1_1_U1/mux_3_5\(12),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_1_reg_20706_reg[1]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_4\(12),
      I1 => \mux_496_16_1_1_U1/mux_2_5\(12),
      O => \mux_496_16_1_1_U1/mux_3_2\(12),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_1_reg_20706_reg[1]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_6\(12),
      I1 => \mux_496_16_1_1_U1/mux_2_7\(12),
      O => \mux_496_16_1_1_U1/mux_3_3\(12),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_1_reg_20706_reg[1]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_0\(12),
      I1 => \mux_496_16_1_1_U1/mux_2_1\(12),
      O => \mux_496_16_1_1_U1/mux_3_0\(12),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_1_reg_20706_reg[1]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_2\(12),
      I1 => \mux_496_16_1_1_U1/mux_2_3\(12),
      O => \mux_496_16_1_1_U1/mux_3_1\(12),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_1_reg_20706_reg[1]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_496_16_1_1_U1/mux_3_4\(14),
      I1 => \mux_496_16_1_1_U1/mux_3_5\(14),
      O => \mux_496_16_1_1_U1/mux_4_2\(14),
      S => ap_sig_allocacmp_sf_1(3)
    );
\add_ln840_1_reg_20706_reg[1]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_496_16_1_1_U1/mux_3_2\(14),
      I1 => \mux_496_16_1_1_U1/mux_3_3\(14),
      O => \mux_496_16_1_1_U1/mux_4_1\(14),
      S => ap_sig_allocacmp_sf_1(3)
    );
\add_ln840_1_reg_20706_reg[1]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_496_16_1_1_U1/mux_3_0\(14),
      I1 => \mux_496_16_1_1_U1/mux_3_1\(14),
      O => \mux_496_16_1_1_U1/mux_4_0\(14),
      S => ap_sig_allocacmp_sf_1(3)
    );
\add_ln840_204_reg_21216[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_7_n_3\,
      I1 => weights_V_TDATA_int_regslice(36),
      I2 => \add_ln840_12_reg_20736[1]_i_2_n_3\,
      I3 => weights_V_TDATA_int_regslice(37),
      I4 => \add_ln840_12_reg_20736[1]_i_4_n_3\,
      I5 => weights_V_TDATA_int_regslice(38),
      O => \B_V_data_1_payload_B_reg[6]_18\(0)
    );
\add_ln840_204_reg_21216[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009F99FF99F9009"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_2_n_3\,
      I1 => weights_V_TDATA_int_regslice(37),
      I2 => \add_ln840_12_reg_20736[1]_i_4_n_3\,
      I3 => weights_V_TDATA_int_regslice(38),
      I4 => weights_V_TDATA_int_regslice(36),
      I5 => \add_ln840_12_reg_20736[1]_i_7_n_3\,
      O => \B_V_data_1_payload_B_reg[6]_18\(1)
    );
\add_ln840_220_reg_21256[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_7_n_3\,
      I1 => weights_V_TDATA_int_regslice(39),
      I2 => \add_ln840_12_reg_20736[1]_i_2_n_3\,
      I3 => weights_V_TDATA_int_regslice(40),
      I4 => \add_ln840_12_reg_20736[1]_i_4_n_3\,
      I5 => weights_V_TDATA_int_regslice(41),
      O => \B_V_data_1_payload_B_reg[6]_17\(0)
    );
\add_ln840_220_reg_21256[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009F99FF99F9009"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_2_n_3\,
      I1 => weights_V_TDATA_int_regslice(40),
      I2 => \add_ln840_12_reg_20736[1]_i_4_n_3\,
      I3 => weights_V_TDATA_int_regslice(41),
      I4 => weights_V_TDATA_int_regslice(39),
      I5 => \add_ln840_12_reg_20736[1]_i_7_n_3\,
      O => \B_V_data_1_payload_B_reg[6]_17\(1)
    );
\add_ln840_236_reg_21296[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_7_n_3\,
      I1 => weights_V_TDATA_int_regslice(42),
      I2 => \add_ln840_12_reg_20736[1]_i_2_n_3\,
      I3 => weights_V_TDATA_int_regslice(43),
      I4 => \add_ln840_12_reg_20736[1]_i_4_n_3\,
      I5 => weights_V_TDATA_int_regslice(44),
      O => \B_V_data_1_payload_B_reg[6]_16\(0)
    );
\add_ln840_236_reg_21296[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009F99FF99F9009"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_2_n_3\,
      I1 => weights_V_TDATA_int_regslice(43),
      I2 => \add_ln840_12_reg_20736[1]_i_4_n_3\,
      I3 => weights_V_TDATA_int_regslice(44),
      I4 => weights_V_TDATA_int_regslice(42),
      I5 => \add_ln840_12_reg_20736[1]_i_7_n_3\,
      O => \B_V_data_1_payload_B_reg[6]_16\(1)
    );
\add_ln840_252_reg_21336[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_7_n_3\,
      I1 => weights_V_TDATA_int_regslice(45),
      I2 => \add_ln840_12_reg_20736[1]_i_2_n_3\,
      I3 => weights_V_TDATA_int_regslice(46),
      I4 => \add_ln840_12_reg_20736[1]_i_4_n_3\,
      I5 => weights_V_TDATA_int_regslice(47),
      O => \B_V_data_1_payload_B_reg[6]_15\(0)
    );
\add_ln840_252_reg_21336[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009F99FF99F9009"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_2_n_3\,
      I1 => weights_V_TDATA_int_regslice(46),
      I2 => \add_ln840_12_reg_20736[1]_i_4_n_3\,
      I3 => weights_V_TDATA_int_regslice(47),
      I4 => weights_V_TDATA_int_regslice(45),
      I5 => \add_ln840_12_reg_20736[1]_i_7_n_3\,
      O => \B_V_data_1_payload_B_reg[6]_15\(1)
    );
\add_ln840_268_reg_21376[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_7_n_3\,
      I1 => weights_V_TDATA_int_regslice(48),
      I2 => \add_ln840_12_reg_20736[1]_i_2_n_3\,
      I3 => weights_V_TDATA_int_regslice(49),
      I4 => \add_ln840_12_reg_20736[1]_i_4_n_3\,
      I5 => weights_V_TDATA_int_regslice(50),
      O => \B_V_data_1_payload_B_reg[6]_14\(0)
    );
\add_ln840_268_reg_21376[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009F99FF99F9009"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_2_n_3\,
      I1 => weights_V_TDATA_int_regslice(49),
      I2 => \add_ln840_12_reg_20736[1]_i_4_n_3\,
      I3 => weights_V_TDATA_int_regslice(50),
      I4 => weights_V_TDATA_int_regslice(48),
      I5 => \add_ln840_12_reg_20736[1]_i_7_n_3\,
      O => \B_V_data_1_payload_B_reg[6]_14\(1)
    );
\add_ln840_284_reg_21416[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_7_n_3\,
      I1 => weights_V_TDATA_int_regslice(51),
      I2 => \add_ln840_12_reg_20736[1]_i_2_n_3\,
      I3 => weights_V_TDATA_int_regslice(52),
      I4 => \add_ln840_12_reg_20736[1]_i_4_n_3\,
      I5 => weights_V_TDATA_int_regslice(53),
      O => \B_V_data_1_payload_B_reg[6]_13\(0)
    );
\add_ln840_284_reg_21416[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009F99FF99F9009"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_2_n_3\,
      I1 => weights_V_TDATA_int_regslice(52),
      I2 => \add_ln840_12_reg_20736[1]_i_4_n_3\,
      I3 => weights_V_TDATA_int_regslice(53),
      I4 => weights_V_TDATA_int_regslice(51),
      I5 => \add_ln840_12_reg_20736[1]_i_7_n_3\,
      O => \B_V_data_1_payload_B_reg[6]_13\(1)
    );
\add_ln840_28_reg_20776[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_7_n_3\,
      I1 => weights_V_TDATA_int_regslice(3),
      I2 => \add_ln840_12_reg_20736[1]_i_2_n_3\,
      I3 => weights_V_TDATA_int_regslice(4),
      I4 => \add_ln840_12_reg_20736[1]_i_4_n_3\,
      I5 => weights_V_TDATA_int_regslice(5),
      O => \B_V_data_1_payload_B_reg[6]_29\(0)
    );
\add_ln840_28_reg_20776[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009F99FF99F9009"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_2_n_3\,
      I1 => weights_V_TDATA_int_regslice(4),
      I2 => \add_ln840_12_reg_20736[1]_i_4_n_3\,
      I3 => weights_V_TDATA_int_regslice(5),
      I4 => weights_V_TDATA_int_regslice(3),
      I5 => \add_ln840_12_reg_20736[1]_i_7_n_3\,
      O => \B_V_data_1_payload_B_reg[6]_29\(1)
    );
\add_ln840_300_reg_21456[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_7_n_3\,
      I1 => weights_V_TDATA_int_regslice(54),
      I2 => \add_ln840_12_reg_20736[1]_i_2_n_3\,
      I3 => weights_V_TDATA_int_regslice(55),
      I4 => \add_ln840_12_reg_20736[1]_i_4_n_3\,
      I5 => weights_V_TDATA_int_regslice(56),
      O => \B_V_data_1_payload_B_reg[6]_12\(0)
    );
\add_ln840_300_reg_21456[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009F99FF99F9009"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_2_n_3\,
      I1 => weights_V_TDATA_int_regslice(55),
      I2 => \add_ln840_12_reg_20736[1]_i_4_n_3\,
      I3 => weights_V_TDATA_int_regslice(56),
      I4 => weights_V_TDATA_int_regslice(54),
      I5 => \add_ln840_12_reg_20736[1]_i_7_n_3\,
      O => \B_V_data_1_payload_B_reg[6]_12\(1)
    );
\add_ln840_316_reg_21496[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_7_n_3\,
      I1 => weights_V_TDATA_int_regslice(57),
      I2 => \add_ln840_12_reg_20736[1]_i_2_n_3\,
      I3 => weights_V_TDATA_int_regslice(58),
      I4 => \add_ln840_12_reg_20736[1]_i_4_n_3\,
      I5 => weights_V_TDATA_int_regslice(59),
      O => \B_V_data_1_payload_B_reg[6]_11\(0)
    );
\add_ln840_316_reg_21496[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009F99FF99F9009"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_2_n_3\,
      I1 => weights_V_TDATA_int_regslice(58),
      I2 => \add_ln840_12_reg_20736[1]_i_4_n_3\,
      I3 => weights_V_TDATA_int_regslice(59),
      I4 => weights_V_TDATA_int_regslice(57),
      I5 => \add_ln840_12_reg_20736[1]_i_7_n_3\,
      O => \B_V_data_1_payload_B_reg[6]_11\(1)
    );
\add_ln840_332_reg_21536[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_7_n_3\,
      I1 => weights_V_TDATA_int_regslice(60),
      I2 => \add_ln840_12_reg_20736[1]_i_2_n_3\,
      I3 => weights_V_TDATA_int_regslice(61),
      I4 => \add_ln840_12_reg_20736[1]_i_4_n_3\,
      I5 => weights_V_TDATA_int_regslice(62),
      O => \B_V_data_1_payload_B_reg[6]_10\(0)
    );
\add_ln840_332_reg_21536[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009F99FF99F9009"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_2_n_3\,
      I1 => weights_V_TDATA_int_regslice(61),
      I2 => \add_ln840_12_reg_20736[1]_i_4_n_3\,
      I3 => weights_V_TDATA_int_regslice(62),
      I4 => weights_V_TDATA_int_regslice(60),
      I5 => \add_ln840_12_reg_20736[1]_i_7_n_3\,
      O => \B_V_data_1_payload_B_reg[6]_10\(1)
    );
\add_ln840_348_reg_21576[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_7_n_3\,
      I1 => weights_V_TDATA_int_regslice(63),
      I2 => \add_ln840_12_reg_20736[1]_i_2_n_3\,
      I3 => weights_V_TDATA_int_regslice(64),
      I4 => \add_ln840_12_reg_20736[1]_i_4_n_3\,
      I5 => weights_V_TDATA_int_regslice(65),
      O => \B_V_data_1_payload_B_reg[6]_9\(0)
    );
\add_ln840_348_reg_21576[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009F99FF99F9009"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_2_n_3\,
      I1 => weights_V_TDATA_int_regslice(64),
      I2 => \add_ln840_12_reg_20736[1]_i_4_n_3\,
      I3 => weights_V_TDATA_int_regslice(65),
      I4 => weights_V_TDATA_int_regslice(63),
      I5 => \add_ln840_12_reg_20736[1]_i_7_n_3\,
      O => \B_V_data_1_payload_B_reg[6]_9\(1)
    );
\add_ln840_364_reg_21616[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_7_n_3\,
      I1 => weights_V_TDATA_int_regslice(66),
      I2 => \add_ln840_12_reg_20736[1]_i_2_n_3\,
      I3 => weights_V_TDATA_int_regslice(67),
      I4 => \add_ln840_12_reg_20736[1]_i_4_n_3\,
      I5 => weights_V_TDATA_int_regslice(68),
      O => \B_V_data_1_payload_B_reg[6]_8\(0)
    );
\add_ln840_364_reg_21616[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009F99FF99F9009"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_2_n_3\,
      I1 => weights_V_TDATA_int_regslice(67),
      I2 => \add_ln840_12_reg_20736[1]_i_4_n_3\,
      I3 => weights_V_TDATA_int_regslice(68),
      I4 => weights_V_TDATA_int_regslice(66),
      I5 => \add_ln840_12_reg_20736[1]_i_7_n_3\,
      O => \B_V_data_1_payload_B_reg[6]_8\(1)
    );
\add_ln840_380_reg_21656[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_7_n_3\,
      I1 => weights_V_TDATA_int_regslice(69),
      I2 => \add_ln840_12_reg_20736[1]_i_2_n_3\,
      I3 => weights_V_TDATA_int_regslice(70),
      I4 => \add_ln840_12_reg_20736[1]_i_4_n_3\,
      I5 => weights_V_TDATA_int_regslice(71),
      O => \B_V_data_1_payload_B_reg[6]_7\(0)
    );
\add_ln840_380_reg_21656[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009F99FF99F9009"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_2_n_3\,
      I1 => weights_V_TDATA_int_regslice(70),
      I2 => \add_ln840_12_reg_20736[1]_i_4_n_3\,
      I3 => weights_V_TDATA_int_regslice(71),
      I4 => weights_V_TDATA_int_regslice(69),
      I5 => \add_ln840_12_reg_20736[1]_i_7_n_3\,
      O => \B_V_data_1_payload_B_reg[6]_7\(1)
    );
\add_ln840_396_reg_21696[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_7_n_3\,
      I1 => weights_V_TDATA_int_regslice(72),
      I2 => \add_ln840_12_reg_20736[1]_i_2_n_3\,
      I3 => weights_V_TDATA_int_regslice(73),
      I4 => \add_ln840_12_reg_20736[1]_i_4_n_3\,
      I5 => weights_V_TDATA_int_regslice(74),
      O => \B_V_data_1_payload_B_reg[6]_6\(0)
    );
\add_ln840_396_reg_21696[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009F99FF99F9009"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_2_n_3\,
      I1 => weights_V_TDATA_int_regslice(73),
      I2 => \add_ln840_12_reg_20736[1]_i_4_n_3\,
      I3 => weights_V_TDATA_int_regslice(74),
      I4 => weights_V_TDATA_int_regslice(72),
      I5 => \add_ln840_12_reg_20736[1]_i_7_n_3\,
      O => \B_V_data_1_payload_B_reg[6]_6\(1)
    );
\add_ln840_3_reg_20711[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F1FF11E0E0EE00"
    )
        port map (
      I0 => \^i_fu_1274_reg[1]\,
      I1 => \icmp_ln290_reg_21981[0]_i_3_n_3\,
      I2 => \add_ln840_12_reg_20736_reg[1]\(11),
      I3 => \add_ln840_12_reg_20736_reg[1]_0\(11),
      I4 => B_V_data_1_sel,
      I5 => tmp_fu_1972_p51(11),
      O => \B_V_data_1_payload_B_reg[11]\
    );
\add_ln840_3_reg_20711[1]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_26_4\(11),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_26_5\(11),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_26_6\(11),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_26_7\(11),
      O => \mux_496_16_1_1_U1/mux_2_8\(11)
    );
\add_ln840_3_reg_20711[1]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_26_0\(11),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_26_1\(11),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_26_2\(11),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_26_3\(11),
      O => \mux_496_16_1_1_U1/mux_2_9\(11)
    );
\add_ln840_3_reg_20711[1]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_27_0\(11),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_27_1\(11),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_27_2\(11),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_27_3\(11),
      O => \mux_496_16_1_1_U1/mux_2_10\(11)
    );
\add_ln840_3_reg_20711[1]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_27_4\(11),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_27_5\(11),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_27_6\(11),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_27_7\(11),
      O => \mux_496_16_1_1_U1/mux_2_11\(11)
    );
\add_ln840_3_reg_20711[1]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_28_4\(11),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_28_5\(11),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_28_6\(11),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_28_7\(11),
      O => \mux_496_16_1_1_U1/mux_2_4\(11)
    );
\add_ln840_3_reg_20711[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F1FF11E0E0EE00"
    )
        port map (
      I0 => \^i_fu_1274_reg[1]\,
      I1 => \icmp_ln290_reg_21981[0]_i_3_n_3\,
      I2 => \add_ln840_12_reg_20736_reg[1]\(8),
      I3 => \add_ln840_12_reg_20736_reg[1]_0\(8),
      I4 => B_V_data_1_sel,
      I5 => tmp_fu_1972_p51(8),
      O => \B_V_data_1_payload_B_reg[8]\
    );
\add_ln840_3_reg_20711[1]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_28_0\(11),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_28_1\(11),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_28_2\(11),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_28_3\(11),
      O => \mux_496_16_1_1_U1/mux_2_5\(11)
    );
\add_ln840_3_reg_20711[1]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_29_4\(11),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_29_5\(11),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_29_6\(11),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_29_7\(11),
      O => \mux_496_16_1_1_U1/mux_2_6\(11)
    );
\add_ln840_3_reg_20711[1]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_29_0\(11),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_29_1\(11),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_29_2\(11),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_29_3\(11),
      O => \mux_496_16_1_1_U1/mux_2_7\(11)
    );
\add_ln840_3_reg_20711[1]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_30_4\(11),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_30_5\(11),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_30_6\(11),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_30_7\(11),
      O => \mux_496_16_1_1_U1/mux_2_0\(11)
    );
\add_ln840_3_reg_20711[1]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_30_0\(11),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_30_1\(11),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_30_2\(11),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_30_3\(11),
      O => \mux_496_16_1_1_U1/mux_2_1\(11)
    );
\add_ln840_3_reg_20711[1]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_31_4\(11),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_31_5\(11),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_31_6\(11),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_31_7\(11),
      O => \mux_496_16_1_1_U1/mux_2_2\(11)
    );
\add_ln840_3_reg_20711[1]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_31_0\(11),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_31_1\(11),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_31_2\(11),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_31_3\(11),
      O => \mux_496_16_1_1_U1/mux_2_3\(11)
    );
\add_ln840_3_reg_20711[1]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_26_4\(8),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_26_5\(8),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_26_6\(8),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_26_7\(8),
      O => \mux_496_16_1_1_U1/mux_2_8\(8)
    );
\add_ln840_3_reg_20711[1]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_26_0\(8),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_26_1\(8),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_26_2\(8),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_26_3\(8),
      O => \mux_496_16_1_1_U1/mux_2_9\(8)
    );
\add_ln840_3_reg_20711[1]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_27_0\(8),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_27_1\(8),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_27_2\(8),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_27_3\(8),
      O => \mux_496_16_1_1_U1/mux_2_10\(8)
    );
\add_ln840_3_reg_20711[1]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_27_4\(8),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_27_5\(8),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_27_6\(8),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_27_7\(8),
      O => \mux_496_16_1_1_U1/mux_2_11\(8)
    );
\add_ln840_3_reg_20711[1]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_28_4\(8),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_28_5\(8),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_28_6\(8),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_28_7\(8),
      O => \mux_496_16_1_1_U1/mux_2_4\(8)
    );
\add_ln840_3_reg_20711[1]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_28_0\(8),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_28_1\(8),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_28_2\(8),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_28_3\(8),
      O => \mux_496_16_1_1_U1/mux_2_5\(8)
    );
\add_ln840_3_reg_20711[1]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_29_4\(8),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_29_5\(8),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_29_6\(8),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_29_7\(8),
      O => \mux_496_16_1_1_U1/mux_2_6\(8)
    );
\add_ln840_3_reg_20711[1]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_29_0\(8),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_29_1\(8),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_29_2\(8),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_29_3\(8),
      O => \mux_496_16_1_1_U1/mux_2_7\(8)
    );
\add_ln840_3_reg_20711[1]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_30_4\(8),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_30_5\(8),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_30_6\(8),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_30_7\(8),
      O => \mux_496_16_1_1_U1/mux_2_0\(8)
    );
\add_ln840_3_reg_20711[1]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_30_0\(8),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_30_1\(8),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_30_2\(8),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_30_3\(8),
      O => \mux_496_16_1_1_U1/mux_2_1\(8)
    );
\add_ln840_3_reg_20711[1]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_31_4\(8),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_31_5\(8),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_31_6\(8),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_31_7\(8),
      O => \mux_496_16_1_1_U1/mux_2_2\(8)
    );
\add_ln840_3_reg_20711[1]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_31_0\(8),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_31_1\(8),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_31_2\(8),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_31_3\(8),
      O => \mux_496_16_1_1_U1/mux_2_3\(8)
    );
\add_ln840_3_reg_20711[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_4_0\(11),
      I1 => \mux_496_16_1_1_U1/mux_4_2\(11),
      I2 => ap_sig_allocacmp_sf_1(5),
      I3 => \mux_496_16_1_1_U1/mux_4_1\(11),
      I4 => ap_sig_allocacmp_sf_1(4),
      I5 => \mux_496_16_1_1_U1/mux_4_0\(11),
      O => tmp_fu_1972_p51(11)
    );
\add_ln840_3_reg_20711[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_4_0\(8),
      I1 => \mux_496_16_1_1_U1/mux_4_2\(8),
      I2 => ap_sig_allocacmp_sf_1(5),
      I3 => \mux_496_16_1_1_U1/mux_4_1\(8),
      I4 => ap_sig_allocacmp_sf_1(4),
      I5 => \mux_496_16_1_1_U1/mux_4_0\(8),
      O => tmp_fu_1972_p51(8)
    );
\add_ln840_3_reg_20711_reg[1]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_496_16_1_1_U1/mux_3_4\(8),
      I1 => \mux_496_16_1_1_U1/mux_3_5\(8),
      O => \mux_496_16_1_1_U1/mux_4_2\(8),
      S => ap_sig_allocacmp_sf_1(3)
    );
\add_ln840_3_reg_20711_reg[1]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_496_16_1_1_U1/mux_3_2\(8),
      I1 => \mux_496_16_1_1_U1/mux_3_3\(8),
      O => \mux_496_16_1_1_U1/mux_4_1\(8),
      S => ap_sig_allocacmp_sf_1(3)
    );
\add_ln840_3_reg_20711_reg[1]_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_496_16_1_1_U1/mux_3_0\(8),
      I1 => \mux_496_16_1_1_U1/mux_3_1\(8),
      O => \mux_496_16_1_1_U1/mux_4_0\(8),
      S => ap_sig_allocacmp_sf_1(3)
    );
\add_ln840_3_reg_20711_reg[1]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_8\(11),
      I1 => \mux_496_16_1_1_U1/mux_2_9\(11),
      O => \mux_496_16_1_1_U1/mux_3_4\(11),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_3_reg_20711_reg[1]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_10\(11),
      I1 => \mux_496_16_1_1_U1/mux_2_11\(11),
      O => \mux_496_16_1_1_U1/mux_3_5\(11),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_3_reg_20711_reg[1]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_4\(11),
      I1 => \mux_496_16_1_1_U1/mux_2_5\(11),
      O => \mux_496_16_1_1_U1/mux_3_2\(11),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_3_reg_20711_reg[1]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_6\(11),
      I1 => \mux_496_16_1_1_U1/mux_2_7\(11),
      O => \mux_496_16_1_1_U1/mux_3_3\(11),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_3_reg_20711_reg[1]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_0\(11),
      I1 => \mux_496_16_1_1_U1/mux_2_1\(11),
      O => \mux_496_16_1_1_U1/mux_3_0\(11),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_3_reg_20711_reg[1]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_2\(11),
      I1 => \mux_496_16_1_1_U1/mux_2_3\(11),
      O => \mux_496_16_1_1_U1/mux_3_1\(11),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_3_reg_20711_reg[1]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_8\(8),
      I1 => \mux_496_16_1_1_U1/mux_2_9\(8),
      O => \mux_496_16_1_1_U1/mux_3_4\(8),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_3_reg_20711_reg[1]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_10\(8),
      I1 => \mux_496_16_1_1_U1/mux_2_11\(8),
      O => \mux_496_16_1_1_U1/mux_3_5\(8),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_3_reg_20711_reg[1]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_4\(8),
      I1 => \mux_496_16_1_1_U1/mux_2_5\(8),
      O => \mux_496_16_1_1_U1/mux_3_2\(8),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_3_reg_20711_reg[1]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_6\(8),
      I1 => \mux_496_16_1_1_U1/mux_2_7\(8),
      O => \mux_496_16_1_1_U1/mux_3_3\(8),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_3_reg_20711_reg[1]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_0\(8),
      I1 => \mux_496_16_1_1_U1/mux_2_1\(8),
      O => \mux_496_16_1_1_U1/mux_3_0\(8),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_3_reg_20711_reg[1]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_2\(8),
      I1 => \mux_496_16_1_1_U1/mux_2_3\(8),
      O => \mux_496_16_1_1_U1/mux_3_1\(8),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_3_reg_20711_reg[1]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_496_16_1_1_U1/mux_3_4\(11),
      I1 => \mux_496_16_1_1_U1/mux_3_5\(11),
      O => \mux_496_16_1_1_U1/mux_4_2\(11),
      S => ap_sig_allocacmp_sf_1(3)
    );
\add_ln840_3_reg_20711_reg[1]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_496_16_1_1_U1/mux_3_2\(11),
      I1 => \mux_496_16_1_1_U1/mux_3_3\(11),
      O => \mux_496_16_1_1_U1/mux_4_1\(11),
      S => ap_sig_allocacmp_sf_1(3)
    );
\add_ln840_3_reg_20711_reg[1]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_496_16_1_1_U1/mux_3_0\(11),
      I1 => \mux_496_16_1_1_U1/mux_3_1\(11),
      O => \mux_496_16_1_1_U1/mux_4_0\(11),
      S => ap_sig_allocacmp_sf_1(3)
    );
\add_ln840_412_reg_21736[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_7_n_3\,
      I1 => weights_V_TDATA_int_regslice(75),
      I2 => \add_ln840_12_reg_20736[1]_i_2_n_3\,
      I3 => weights_V_TDATA_int_regslice(76),
      I4 => \add_ln840_12_reg_20736[1]_i_4_n_3\,
      I5 => weights_V_TDATA_int_regslice(77),
      O => \B_V_data_1_payload_B_reg[6]_5\(0)
    );
\add_ln840_412_reg_21736[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009F99FF99F9009"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_2_n_3\,
      I1 => weights_V_TDATA_int_regslice(76),
      I2 => \add_ln840_12_reg_20736[1]_i_4_n_3\,
      I3 => weights_V_TDATA_int_regslice(77),
      I4 => weights_V_TDATA_int_regslice(75),
      I5 => \add_ln840_12_reg_20736[1]_i_7_n_3\,
      O => \B_V_data_1_payload_B_reg[6]_5\(1)
    );
\add_ln840_428_reg_21776[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_7_n_3\,
      I1 => weights_V_TDATA_int_regslice(78),
      I2 => \add_ln840_12_reg_20736[1]_i_2_n_3\,
      I3 => weights_V_TDATA_int_regslice(79),
      I4 => \add_ln840_12_reg_20736[1]_i_4_n_3\,
      I5 => weights_V_TDATA_int_regslice(80),
      O => \B_V_data_1_payload_B_reg[6]_4\(0)
    );
\add_ln840_428_reg_21776[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009F99FF99F9009"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_2_n_3\,
      I1 => weights_V_TDATA_int_regslice(79),
      I2 => \add_ln840_12_reg_20736[1]_i_4_n_3\,
      I3 => weights_V_TDATA_int_regslice(80),
      I4 => weights_V_TDATA_int_regslice(78),
      I5 => \add_ln840_12_reg_20736[1]_i_7_n_3\,
      O => \B_V_data_1_payload_B_reg[6]_4\(1)
    );
\add_ln840_444_reg_21816[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_7_n_3\,
      I1 => weights_V_TDATA_int_regslice(81),
      I2 => \add_ln840_12_reg_20736[1]_i_2_n_3\,
      I3 => weights_V_TDATA_int_regslice(82),
      I4 => \add_ln840_12_reg_20736[1]_i_4_n_3\,
      I5 => weights_V_TDATA_int_regslice(83),
      O => \B_V_data_1_payload_B_reg[6]_3\(0)
    );
\add_ln840_444_reg_21816[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009F99FF99F9009"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_2_n_3\,
      I1 => weights_V_TDATA_int_regslice(82),
      I2 => \add_ln840_12_reg_20736[1]_i_4_n_3\,
      I3 => weights_V_TDATA_int_regslice(83),
      I4 => weights_V_TDATA_int_regslice(81),
      I5 => \add_ln840_12_reg_20736[1]_i_7_n_3\,
      O => \B_V_data_1_payload_B_reg[6]_3\(1)
    );
\add_ln840_44_reg_20816[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_7_n_3\,
      I1 => weights_V_TDATA_int_regslice(6),
      I2 => \add_ln840_12_reg_20736[1]_i_2_n_3\,
      I3 => weights_V_TDATA_int_regslice(7),
      I4 => \add_ln840_12_reg_20736[1]_i_4_n_3\,
      I5 => weights_V_TDATA_int_regslice(8),
      O => \B_V_data_1_payload_B_reg[6]_28\(0)
    );
\add_ln840_44_reg_20816[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009F99FF99F9009"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_2_n_3\,
      I1 => weights_V_TDATA_int_regslice(7),
      I2 => \add_ln840_12_reg_20736[1]_i_4_n_3\,
      I3 => weights_V_TDATA_int_regslice(8),
      I4 => weights_V_TDATA_int_regslice(6),
      I5 => \add_ln840_12_reg_20736[1]_i_7_n_3\,
      O => \B_V_data_1_payload_B_reg[6]_28\(1)
    );
\add_ln840_460_reg_21856[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_7_n_3\,
      I1 => weights_V_TDATA_int_regslice(84),
      I2 => \add_ln840_12_reg_20736[1]_i_2_n_3\,
      I3 => weights_V_TDATA_int_regslice(85),
      I4 => \add_ln840_12_reg_20736[1]_i_4_n_3\,
      I5 => weights_V_TDATA_int_regslice(86),
      O => \B_V_data_1_payload_B_reg[6]_2\(0)
    );
\add_ln840_460_reg_21856[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009F99FF99F9009"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_2_n_3\,
      I1 => weights_V_TDATA_int_regslice(85),
      I2 => \add_ln840_12_reg_20736[1]_i_4_n_3\,
      I3 => weights_V_TDATA_int_regslice(86),
      I4 => weights_V_TDATA_int_regslice(84),
      I5 => \add_ln840_12_reg_20736[1]_i_7_n_3\,
      O => \B_V_data_1_payload_B_reg[6]_2\(1)
    );
\add_ln840_476_reg_21896[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_7_n_3\,
      I1 => weights_V_TDATA_int_regslice(87),
      I2 => \add_ln840_12_reg_20736[1]_i_2_n_3\,
      I3 => weights_V_TDATA_int_regslice(88),
      I4 => \add_ln840_12_reg_20736[1]_i_4_n_3\,
      I5 => weights_V_TDATA_int_regslice(89),
      O => \B_V_data_1_payload_B_reg[6]_1\(0)
    );
\add_ln840_476_reg_21896[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009F99FF99F9009"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_2_n_3\,
      I1 => weights_V_TDATA_int_regslice(88),
      I2 => \add_ln840_12_reg_20736[1]_i_4_n_3\,
      I3 => weights_V_TDATA_int_regslice(89),
      I4 => weights_V_TDATA_int_regslice(87),
      I5 => \add_ln840_12_reg_20736[1]_i_7_n_3\,
      O => \B_V_data_1_payload_B_reg[6]_1\(1)
    );
\add_ln840_492_reg_21936[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_7_n_3\,
      I1 => weights_V_TDATA_int_regslice(90),
      I2 => \add_ln840_12_reg_20736[1]_i_2_n_3\,
      I3 => weights_V_TDATA_int_regslice(91),
      I4 => \add_ln840_12_reg_20736[1]_i_4_n_3\,
      I5 => weights_V_TDATA_int_regslice(92),
      O => \B_V_data_1_payload_B_reg[6]_0\(0)
    );
\add_ln840_492_reg_21936[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009F99FF99F9009"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_2_n_3\,
      I1 => weights_V_TDATA_int_regslice(91),
      I2 => \add_ln840_12_reg_20736[1]_i_4_n_3\,
      I3 => weights_V_TDATA_int_regslice(92),
      I4 => weights_V_TDATA_int_regslice(90),
      I5 => \add_ln840_12_reg_20736[1]_i_7_n_3\,
      O => \B_V_data_1_payload_B_reg[6]_0\(1)
    );
\add_ln840_4_reg_20716[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F1FF11E0E0EE00"
    )
        port map (
      I0 => \^i_fu_1274_reg[1]\,
      I1 => \icmp_ln290_reg_21981[0]_i_3_n_3\,
      I2 => \add_ln840_12_reg_20736_reg[1]\(7),
      I3 => \add_ln840_12_reg_20736_reg[1]_0\(7),
      I4 => B_V_data_1_sel,
      I5 => tmp_fu_1972_p51(7),
      O => \B_V_data_1_payload_B_reg[7]\
    );
\add_ln840_4_reg_20716[1]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_26_4\(7),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_26_5\(7),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_26_6\(7),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_26_7\(7),
      O => \mux_496_16_1_1_U1/mux_2_8\(7)
    );
\add_ln840_4_reg_20716[1]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_26_0\(7),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_26_1\(7),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_26_2\(7),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_26_3\(7),
      O => \mux_496_16_1_1_U1/mux_2_9\(7)
    );
\add_ln840_4_reg_20716[1]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_27_0\(7),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_27_1\(7),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_27_2\(7),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_27_3\(7),
      O => \mux_496_16_1_1_U1/mux_2_10\(7)
    );
\add_ln840_4_reg_20716[1]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_27_4\(7),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_27_5\(7),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_27_6\(7),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_27_7\(7),
      O => \mux_496_16_1_1_U1/mux_2_11\(7)
    );
\add_ln840_4_reg_20716[1]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_28_4\(7),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_28_5\(7),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_28_6\(7),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_28_7\(7),
      O => \mux_496_16_1_1_U1/mux_2_4\(7)
    );
\add_ln840_4_reg_20716[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F1FF11E0E0EE00"
    )
        port map (
      I0 => \^i_fu_1274_reg[1]\,
      I1 => \icmp_ln290_reg_21981[0]_i_3_n_3\,
      I2 => \add_ln840_12_reg_20736_reg[1]\(10),
      I3 => \add_ln840_12_reg_20736_reg[1]_0\(10),
      I4 => B_V_data_1_sel,
      I5 => tmp_fu_1972_p51(10),
      O => \B_V_data_1_payload_B_reg[10]\
    );
\add_ln840_4_reg_20716[1]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_28_0\(7),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_28_1\(7),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_28_2\(7),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_28_3\(7),
      O => \mux_496_16_1_1_U1/mux_2_5\(7)
    );
\add_ln840_4_reg_20716[1]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_29_4\(7),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_29_5\(7),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_29_6\(7),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_29_7\(7),
      O => \mux_496_16_1_1_U1/mux_2_6\(7)
    );
\add_ln840_4_reg_20716[1]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_29_0\(7),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_29_1\(7),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_29_2\(7),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_29_3\(7),
      O => \mux_496_16_1_1_U1/mux_2_7\(7)
    );
\add_ln840_4_reg_20716[1]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_30_4\(7),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_30_5\(7),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_30_6\(7),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_30_7\(7),
      O => \mux_496_16_1_1_U1/mux_2_0\(7)
    );
\add_ln840_4_reg_20716[1]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_30_0\(7),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_30_1\(7),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_30_2\(7),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_30_3\(7),
      O => \mux_496_16_1_1_U1/mux_2_1\(7)
    );
\add_ln840_4_reg_20716[1]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_31_4\(7),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_31_5\(7),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_31_6\(7),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_31_7\(7),
      O => \mux_496_16_1_1_U1/mux_2_2\(7)
    );
\add_ln840_4_reg_20716[1]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_31_0\(7),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_31_1\(7),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_31_2\(7),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_31_3\(7),
      O => \mux_496_16_1_1_U1/mux_2_3\(7)
    );
\add_ln840_4_reg_20716[1]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_26_4\(10),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_26_5\(10),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_26_6\(10),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_26_7\(10),
      O => \mux_496_16_1_1_U1/mux_2_8\(10)
    );
\add_ln840_4_reg_20716[1]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_26_0\(10),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_26_1\(10),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_26_2\(10),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_26_3\(10),
      O => \mux_496_16_1_1_U1/mux_2_9\(10)
    );
\add_ln840_4_reg_20716[1]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_27_0\(10),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_27_1\(10),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_27_2\(10),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_27_3\(10),
      O => \mux_496_16_1_1_U1/mux_2_10\(10)
    );
\add_ln840_4_reg_20716[1]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_27_4\(10),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_27_5\(10),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_27_6\(10),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_27_7\(10),
      O => \mux_496_16_1_1_U1/mux_2_11\(10)
    );
\add_ln840_4_reg_20716[1]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_28_4\(10),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_28_5\(10),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_28_6\(10),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_28_7\(10),
      O => \mux_496_16_1_1_U1/mux_2_4\(10)
    );
\add_ln840_4_reg_20716[1]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_28_0\(10),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_28_1\(10),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_28_2\(10),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_28_3\(10),
      O => \mux_496_16_1_1_U1/mux_2_5\(10)
    );
\add_ln840_4_reg_20716[1]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_29_4\(10),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_29_5\(10),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_29_6\(10),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_29_7\(10),
      O => \mux_496_16_1_1_U1/mux_2_6\(10)
    );
\add_ln840_4_reg_20716[1]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_29_0\(10),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_29_1\(10),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_29_2\(10),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_29_3\(10),
      O => \mux_496_16_1_1_U1/mux_2_7\(10)
    );
\add_ln840_4_reg_20716[1]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_30_4\(10),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_30_5\(10),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_30_6\(10),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_30_7\(10),
      O => \mux_496_16_1_1_U1/mux_2_0\(10)
    );
\add_ln840_4_reg_20716[1]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_30_0\(10),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_30_1\(10),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_30_2\(10),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_30_3\(10),
      O => \mux_496_16_1_1_U1/mux_2_1\(10)
    );
\add_ln840_4_reg_20716[1]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_31_4\(10),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_31_5\(10),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_31_6\(10),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_31_7\(10),
      O => \mux_496_16_1_1_U1/mux_2_2\(10)
    );
\add_ln840_4_reg_20716[1]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_31_0\(10),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_31_1\(10),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_31_2\(10),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_31_3\(10),
      O => \mux_496_16_1_1_U1/mux_2_3\(10)
    );
\add_ln840_4_reg_20716[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_4_0\(7),
      I1 => \mux_496_16_1_1_U1/mux_4_2\(7),
      I2 => ap_sig_allocacmp_sf_1(5),
      I3 => \mux_496_16_1_1_U1/mux_4_1\(7),
      I4 => ap_sig_allocacmp_sf_1(4),
      I5 => \mux_496_16_1_1_U1/mux_4_0\(7),
      O => tmp_fu_1972_p51(7)
    );
\add_ln840_4_reg_20716[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_4_0\(10),
      I1 => \mux_496_16_1_1_U1/mux_4_2\(10),
      I2 => ap_sig_allocacmp_sf_1(5),
      I3 => \mux_496_16_1_1_U1/mux_4_1\(10),
      I4 => ap_sig_allocacmp_sf_1(4),
      I5 => \mux_496_16_1_1_U1/mux_4_0\(10),
      O => tmp_fu_1972_p51(10)
    );
\add_ln840_4_reg_20716_reg[1]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_496_16_1_1_U1/mux_3_4\(10),
      I1 => \mux_496_16_1_1_U1/mux_3_5\(10),
      O => \mux_496_16_1_1_U1/mux_4_2\(10),
      S => ap_sig_allocacmp_sf_1(3)
    );
\add_ln840_4_reg_20716_reg[1]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_496_16_1_1_U1/mux_3_2\(10),
      I1 => \mux_496_16_1_1_U1/mux_3_3\(10),
      O => \mux_496_16_1_1_U1/mux_4_1\(10),
      S => ap_sig_allocacmp_sf_1(3)
    );
\add_ln840_4_reg_20716_reg[1]_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_496_16_1_1_U1/mux_3_0\(10),
      I1 => \mux_496_16_1_1_U1/mux_3_1\(10),
      O => \mux_496_16_1_1_U1/mux_4_0\(10),
      S => ap_sig_allocacmp_sf_1(3)
    );
\add_ln840_4_reg_20716_reg[1]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_8\(7),
      I1 => \mux_496_16_1_1_U1/mux_2_9\(7),
      O => \mux_496_16_1_1_U1/mux_3_4\(7),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_4_reg_20716_reg[1]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_10\(7),
      I1 => \mux_496_16_1_1_U1/mux_2_11\(7),
      O => \mux_496_16_1_1_U1/mux_3_5\(7),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_4_reg_20716_reg[1]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_4\(7),
      I1 => \mux_496_16_1_1_U1/mux_2_5\(7),
      O => \mux_496_16_1_1_U1/mux_3_2\(7),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_4_reg_20716_reg[1]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_6\(7),
      I1 => \mux_496_16_1_1_U1/mux_2_7\(7),
      O => \mux_496_16_1_1_U1/mux_3_3\(7),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_4_reg_20716_reg[1]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_0\(7),
      I1 => \mux_496_16_1_1_U1/mux_2_1\(7),
      O => \mux_496_16_1_1_U1/mux_3_0\(7),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_4_reg_20716_reg[1]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_2\(7),
      I1 => \mux_496_16_1_1_U1/mux_2_3\(7),
      O => \mux_496_16_1_1_U1/mux_3_1\(7),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_4_reg_20716_reg[1]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_8\(10),
      I1 => \mux_496_16_1_1_U1/mux_2_9\(10),
      O => \mux_496_16_1_1_U1/mux_3_4\(10),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_4_reg_20716_reg[1]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_10\(10),
      I1 => \mux_496_16_1_1_U1/mux_2_11\(10),
      O => \mux_496_16_1_1_U1/mux_3_5\(10),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_4_reg_20716_reg[1]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_4\(10),
      I1 => \mux_496_16_1_1_U1/mux_2_5\(10),
      O => \mux_496_16_1_1_U1/mux_3_2\(10),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_4_reg_20716_reg[1]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_6\(10),
      I1 => \mux_496_16_1_1_U1/mux_2_7\(10),
      O => \mux_496_16_1_1_U1/mux_3_3\(10),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_4_reg_20716_reg[1]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_0\(10),
      I1 => \mux_496_16_1_1_U1/mux_2_1\(10),
      O => \mux_496_16_1_1_U1/mux_3_0\(10),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_4_reg_20716_reg[1]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_2\(10),
      I1 => \mux_496_16_1_1_U1/mux_2_3\(10),
      O => \mux_496_16_1_1_U1/mux_3_1\(10),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_4_reg_20716_reg[1]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_496_16_1_1_U1/mux_3_4\(7),
      I1 => \mux_496_16_1_1_U1/mux_3_5\(7),
      O => \mux_496_16_1_1_U1/mux_4_2\(7),
      S => ap_sig_allocacmp_sf_1(3)
    );
\add_ln840_4_reg_20716_reg[1]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_496_16_1_1_U1/mux_3_2\(7),
      I1 => \mux_496_16_1_1_U1/mux_3_3\(7),
      O => \mux_496_16_1_1_U1/mux_4_1\(7),
      S => ap_sig_allocacmp_sf_1(3)
    );
\add_ln840_4_reg_20716_reg[1]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_496_16_1_1_U1/mux_3_0\(7),
      I1 => \mux_496_16_1_1_U1/mux_3_1\(7),
      O => \mux_496_16_1_1_U1/mux_4_0\(7),
      S => ap_sig_allocacmp_sf_1(3)
    );
\add_ln840_508_reg_21976[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_7_n_3\,
      I1 => weights_V_TDATA_int_regslice(93),
      I2 => \add_ln840_12_reg_20736[1]_i_2_n_3\,
      I3 => weights_V_TDATA_int_regslice(94),
      I4 => \add_ln840_12_reg_20736[1]_i_4_n_3\,
      I5 => weights_V_TDATA_int_regslice(95),
      O => \B_V_data_1_payload_B_reg[6]\(0)
    );
\add_ln840_508_reg_21976[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009F99FF99F9009"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_2_n_3\,
      I1 => weights_V_TDATA_int_regslice(94),
      I2 => \add_ln840_12_reg_20736[1]_i_4_n_3\,
      I3 => weights_V_TDATA_int_regslice(95),
      I4 => weights_V_TDATA_int_regslice(93),
      I5 => \add_ln840_12_reg_20736[1]_i_7_n_3\,
      O => \B_V_data_1_payload_B_reg[6]\(1)
    );
\add_ln840_60_reg_20856[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_7_n_3\,
      I1 => weights_V_TDATA_int_regslice(9),
      I2 => \add_ln840_12_reg_20736[1]_i_2_n_3\,
      I3 => weights_V_TDATA_int_regslice(10),
      I4 => \add_ln840_12_reg_20736[1]_i_4_n_3\,
      I5 => weights_V_TDATA_int_regslice(11),
      O => \B_V_data_1_payload_B_reg[6]_27\(0)
    );
\add_ln840_60_reg_20856[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009F99FF99F9009"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_2_n_3\,
      I1 => weights_V_TDATA_int_regslice(10),
      I2 => \add_ln840_12_reg_20736[1]_i_4_n_3\,
      I3 => weights_V_TDATA_int_regslice(11),
      I4 => weights_V_TDATA_int_regslice(9),
      I5 => \add_ln840_12_reg_20736[1]_i_7_n_3\,
      O => \B_V_data_1_payload_B_reg[6]_27\(1)
    );
\add_ln840_76_reg_20896[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_7_n_3\,
      I1 => weights_V_TDATA_int_regslice(12),
      I2 => \add_ln840_12_reg_20736[1]_i_2_n_3\,
      I3 => weights_V_TDATA_int_regslice(13),
      I4 => \add_ln840_12_reg_20736[1]_i_4_n_3\,
      I5 => weights_V_TDATA_int_regslice(14),
      O => \B_V_data_1_payload_B_reg[6]_26\(0)
    );
\add_ln840_76_reg_20896[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009F99FF99F9009"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_2_n_3\,
      I1 => weights_V_TDATA_int_regslice(13),
      I2 => \add_ln840_12_reg_20736[1]_i_4_n_3\,
      I3 => weights_V_TDATA_int_regslice(14),
      I4 => weights_V_TDATA_int_regslice(12),
      I5 => \add_ln840_12_reg_20736[1]_i_7_n_3\,
      O => \B_V_data_1_payload_B_reg[6]_26\(1)
    );
\add_ln840_7_reg_20721[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F1FF11E0E0EE00"
    )
        port map (
      I0 => \^i_fu_1274_reg[1]\,
      I1 => \icmp_ln290_reg_21981[0]_i_3_n_3\,
      I2 => \add_ln840_12_reg_20736_reg[1]\(9),
      I3 => \add_ln840_12_reg_20736_reg[1]_0\(9),
      I4 => B_V_data_1_sel,
      I5 => tmp_fu_1972_p51(9),
      O => \B_V_data_1_payload_B_reg[9]\
    );
\add_ln840_7_reg_20721[1]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_26_4\(9),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_26_5\(9),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_26_6\(9),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_26_7\(9),
      O => \mux_496_16_1_1_U1/mux_2_8\(9)
    );
\add_ln840_7_reg_20721[1]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_26_0\(9),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_26_1\(9),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_26_2\(9),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_26_3\(9),
      O => \mux_496_16_1_1_U1/mux_2_9\(9)
    );
\add_ln840_7_reg_20721[1]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_27_0\(9),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_27_1\(9),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_27_2\(9),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_27_3\(9),
      O => \mux_496_16_1_1_U1/mux_2_10\(9)
    );
\add_ln840_7_reg_20721[1]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_27_4\(9),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_27_5\(9),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_27_6\(9),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_27_7\(9),
      O => \mux_496_16_1_1_U1/mux_2_11\(9)
    );
\add_ln840_7_reg_20721[1]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_28_4\(9),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_28_5\(9),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_28_6\(9),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_28_7\(9),
      O => \mux_496_16_1_1_U1/mux_2_4\(9)
    );
\add_ln840_7_reg_20721[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F1FF11E0E0EE00"
    )
        port map (
      I0 => \^i_fu_1274_reg[1]\,
      I1 => \icmp_ln290_reg_21981[0]_i_3_n_3\,
      I2 => \add_ln840_12_reg_20736_reg[1]\(0),
      I3 => \add_ln840_12_reg_20736_reg[1]_0\(0),
      I4 => B_V_data_1_sel,
      I5 => tmp_fu_1972_p51(0),
      O => \B_V_data_1_payload_B_reg[0]\
    );
\add_ln840_7_reg_20721[1]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_28_0\(9),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_28_1\(9),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_28_2\(9),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_28_3\(9),
      O => \mux_496_16_1_1_U1/mux_2_5\(9)
    );
\add_ln840_7_reg_20721[1]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_29_4\(9),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_29_5\(9),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_29_6\(9),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_29_7\(9),
      O => \mux_496_16_1_1_U1/mux_2_6\(9)
    );
\add_ln840_7_reg_20721[1]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_29_0\(9),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_29_1\(9),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_29_2\(9),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_29_3\(9),
      O => \mux_496_16_1_1_U1/mux_2_7\(9)
    );
\add_ln840_7_reg_20721[1]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_30_4\(9),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_30_5\(9),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_30_6\(9),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_30_7\(9),
      O => \mux_496_16_1_1_U1/mux_2_0\(9)
    );
\add_ln840_7_reg_20721[1]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_30_0\(9),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_30_1\(9),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_30_2\(9),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_30_3\(9),
      O => \mux_496_16_1_1_U1/mux_2_1\(9)
    );
\add_ln840_7_reg_20721[1]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_31_4\(9),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_31_5\(9),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_31_6\(9),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_31_7\(9),
      O => \mux_496_16_1_1_U1/mux_2_2\(9)
    );
\add_ln840_7_reg_20721[1]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_31_0\(9),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_31_1\(9),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_31_2\(9),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_31_3\(9),
      O => \mux_496_16_1_1_U1/mux_2_3\(9)
    );
\add_ln840_7_reg_20721[1]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_26_4\(0),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_26_5\(0),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_26_6\(0),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_26_7\(0),
      O => \mux_496_16_1_1_U1/mux_2_8\(0)
    );
\add_ln840_7_reg_20721[1]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_26_0\(0),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_26_1\(0),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_26_2\(0),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_26_3\(0),
      O => \mux_496_16_1_1_U1/mux_2_9\(0)
    );
\add_ln840_7_reg_20721[1]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_27_0\(0),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_27_1\(0),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_27_2\(0),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_27_3\(0),
      O => \mux_496_16_1_1_U1/mux_2_10\(0)
    );
\add_ln840_7_reg_20721[1]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_27_4\(0),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_27_5\(0),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_27_6\(0),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_27_7\(0),
      O => \mux_496_16_1_1_U1/mux_2_11\(0)
    );
\add_ln840_7_reg_20721[1]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_28_4\(0),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_28_5\(0),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_28_6\(0),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_28_7\(0),
      O => \mux_496_16_1_1_U1/mux_2_4\(0)
    );
\add_ln840_7_reg_20721[1]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_28_0\(0),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_28_1\(0),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_28_2\(0),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_28_3\(0),
      O => \mux_496_16_1_1_U1/mux_2_5\(0)
    );
\add_ln840_7_reg_20721[1]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_29_4\(0),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_29_5\(0),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_29_6\(0),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_29_7\(0),
      O => \mux_496_16_1_1_U1/mux_2_6\(0)
    );
\add_ln840_7_reg_20721[1]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_29_0\(0),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_29_1\(0),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_29_2\(0),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_29_3\(0),
      O => \mux_496_16_1_1_U1/mux_2_7\(0)
    );
\add_ln840_7_reg_20721[1]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_30_4\(0),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_30_5\(0),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_30_6\(0),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_30_7\(0),
      O => \mux_496_16_1_1_U1/mux_2_0\(0)
    );
\add_ln840_7_reg_20721[1]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_30_0\(0),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_30_1\(0),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_30_2\(0),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_30_3\(0),
      O => \mux_496_16_1_1_U1/mux_2_1\(0)
    );
\add_ln840_7_reg_20721[1]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_31_4\(0),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_31_5\(0),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_31_6\(0),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_31_7\(0),
      O => \mux_496_16_1_1_U1/mux_2_2\(0)
    );
\add_ln840_7_reg_20721[1]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_31_0\(0),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_31_1\(0),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_31_2\(0),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_31_3\(0),
      O => \mux_496_16_1_1_U1/mux_2_3\(0)
    );
\add_ln840_7_reg_20721[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_4_0\(9),
      I1 => \mux_496_16_1_1_U1/mux_4_2\(9),
      I2 => ap_sig_allocacmp_sf_1(5),
      I3 => \mux_496_16_1_1_U1/mux_4_1\(9),
      I4 => ap_sig_allocacmp_sf_1(4),
      I5 => \mux_496_16_1_1_U1/mux_4_0\(9),
      O => tmp_fu_1972_p51(9)
    );
\add_ln840_7_reg_20721[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_4_0\(0),
      I1 => \mux_496_16_1_1_U1/mux_4_2\(0),
      I2 => ap_sig_allocacmp_sf_1(5),
      I3 => \mux_496_16_1_1_U1/mux_4_1\(0),
      I4 => ap_sig_allocacmp_sf_1(4),
      I5 => \mux_496_16_1_1_U1/mux_4_0\(0),
      O => tmp_fu_1972_p51(0)
    );
\add_ln840_7_reg_20721_reg[1]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_496_16_1_1_U1/mux_3_4\(0),
      I1 => \mux_496_16_1_1_U1/mux_3_5\(0),
      O => \mux_496_16_1_1_U1/mux_4_2\(0),
      S => ap_sig_allocacmp_sf_1(3)
    );
\add_ln840_7_reg_20721_reg[1]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_496_16_1_1_U1/mux_3_2\(0),
      I1 => \mux_496_16_1_1_U1/mux_3_3\(0),
      O => \mux_496_16_1_1_U1/mux_4_1\(0),
      S => ap_sig_allocacmp_sf_1(3)
    );
\add_ln840_7_reg_20721_reg[1]_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_496_16_1_1_U1/mux_3_0\(0),
      I1 => \mux_496_16_1_1_U1/mux_3_1\(0),
      O => \mux_496_16_1_1_U1/mux_4_0\(0),
      S => ap_sig_allocacmp_sf_1(3)
    );
\add_ln840_7_reg_20721_reg[1]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_8\(9),
      I1 => \mux_496_16_1_1_U1/mux_2_9\(9),
      O => \mux_496_16_1_1_U1/mux_3_4\(9),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_7_reg_20721_reg[1]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_10\(9),
      I1 => \mux_496_16_1_1_U1/mux_2_11\(9),
      O => \mux_496_16_1_1_U1/mux_3_5\(9),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_7_reg_20721_reg[1]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_4\(9),
      I1 => \mux_496_16_1_1_U1/mux_2_5\(9),
      O => \mux_496_16_1_1_U1/mux_3_2\(9),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_7_reg_20721_reg[1]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_6\(9),
      I1 => \mux_496_16_1_1_U1/mux_2_7\(9),
      O => \mux_496_16_1_1_U1/mux_3_3\(9),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_7_reg_20721_reg[1]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_0\(9),
      I1 => \mux_496_16_1_1_U1/mux_2_1\(9),
      O => \mux_496_16_1_1_U1/mux_3_0\(9),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_7_reg_20721_reg[1]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_2\(9),
      I1 => \mux_496_16_1_1_U1/mux_2_3\(9),
      O => \mux_496_16_1_1_U1/mux_3_1\(9),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_7_reg_20721_reg[1]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_8\(0),
      I1 => \mux_496_16_1_1_U1/mux_2_9\(0),
      O => \mux_496_16_1_1_U1/mux_3_4\(0),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_7_reg_20721_reg[1]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_10\(0),
      I1 => \mux_496_16_1_1_U1/mux_2_11\(0),
      O => \mux_496_16_1_1_U1/mux_3_5\(0),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_7_reg_20721_reg[1]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_4\(0),
      I1 => \mux_496_16_1_1_U1/mux_2_5\(0),
      O => \mux_496_16_1_1_U1/mux_3_2\(0),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_7_reg_20721_reg[1]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_6\(0),
      I1 => \mux_496_16_1_1_U1/mux_2_7\(0),
      O => \mux_496_16_1_1_U1/mux_3_3\(0),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_7_reg_20721_reg[1]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_0\(0),
      I1 => \mux_496_16_1_1_U1/mux_2_1\(0),
      O => \mux_496_16_1_1_U1/mux_3_0\(0),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_7_reg_20721_reg[1]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_2\(0),
      I1 => \mux_496_16_1_1_U1/mux_2_3\(0),
      O => \mux_496_16_1_1_U1/mux_3_1\(0),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_7_reg_20721_reg[1]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_496_16_1_1_U1/mux_3_4\(9),
      I1 => \mux_496_16_1_1_U1/mux_3_5\(9),
      O => \mux_496_16_1_1_U1/mux_4_2\(9),
      S => ap_sig_allocacmp_sf_1(3)
    );
\add_ln840_7_reg_20721_reg[1]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_496_16_1_1_U1/mux_3_2\(9),
      I1 => \mux_496_16_1_1_U1/mux_3_3\(9),
      O => \mux_496_16_1_1_U1/mux_4_1\(9),
      S => ap_sig_allocacmp_sf_1(3)
    );
\add_ln840_7_reg_20721_reg[1]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_496_16_1_1_U1/mux_3_0\(9),
      I1 => \mux_496_16_1_1_U1/mux_3_1\(9),
      O => \mux_496_16_1_1_U1/mux_4_0\(9),
      S => ap_sig_allocacmp_sf_1(3)
    );
\add_ln840_8_reg_20726[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F1FF11E0E0EE00"
    )
        port map (
      I0 => \^i_fu_1274_reg[1]\,
      I1 => \icmp_ln290_reg_21981[0]_i_3_n_3\,
      I2 => \add_ln840_12_reg_20736_reg[1]\(2),
      I3 => \add_ln840_12_reg_20736_reg[1]_0\(2),
      I4 => B_V_data_1_sel,
      I5 => tmp_fu_1972_p51(2),
      O => \B_V_data_1_payload_B_reg[2]\
    );
\add_ln840_8_reg_20726[1]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_26_4\(2),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_26_5\(2),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_26_6\(2),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_26_7\(2),
      O => \mux_496_16_1_1_U1/mux_2_8\(2)
    );
\add_ln840_8_reg_20726[1]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_26_0\(2),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_26_1\(2),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_26_2\(2),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_26_3\(2),
      O => \mux_496_16_1_1_U1/mux_2_9\(2)
    );
\add_ln840_8_reg_20726[1]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_27_0\(2),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_27_1\(2),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_27_2\(2),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_27_3\(2),
      O => \mux_496_16_1_1_U1/mux_2_10\(2)
    );
\add_ln840_8_reg_20726[1]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_27_4\(2),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_27_5\(2),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_27_6\(2),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_27_7\(2),
      O => \mux_496_16_1_1_U1/mux_2_11\(2)
    );
\add_ln840_8_reg_20726[1]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_28_4\(2),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_28_5\(2),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_28_6\(2),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_28_7\(2),
      O => \mux_496_16_1_1_U1/mux_2_4\(2)
    );
\add_ln840_8_reg_20726[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F1FF11E0E0EE00"
    )
        port map (
      I0 => \^i_fu_1274_reg[1]\,
      I1 => \icmp_ln290_reg_21981[0]_i_3_n_3\,
      I2 => \add_ln840_12_reg_20736_reg[1]\(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_0\(1),
      I4 => B_V_data_1_sel,
      I5 => tmp_fu_1972_p51(1),
      O => \B_V_data_1_payload_B_reg[1]\
    );
\add_ln840_8_reg_20726[1]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_28_0\(2),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_28_1\(2),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_28_2\(2),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_28_3\(2),
      O => \mux_496_16_1_1_U1/mux_2_5\(2)
    );
\add_ln840_8_reg_20726[1]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_29_4\(2),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_29_5\(2),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_29_6\(2),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_29_7\(2),
      O => \mux_496_16_1_1_U1/mux_2_6\(2)
    );
\add_ln840_8_reg_20726[1]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_29_0\(2),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_29_1\(2),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_29_2\(2),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_29_3\(2),
      O => \mux_496_16_1_1_U1/mux_2_7\(2)
    );
\add_ln840_8_reg_20726[1]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_30_4\(2),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_30_5\(2),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_30_6\(2),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_30_7\(2),
      O => \mux_496_16_1_1_U1/mux_2_0\(2)
    );
\add_ln840_8_reg_20726[1]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_30_0\(2),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_30_1\(2),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_30_2\(2),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_30_3\(2),
      O => \mux_496_16_1_1_U1/mux_2_1\(2)
    );
\add_ln840_8_reg_20726[1]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_31_4\(2),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_31_5\(2),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_31_6\(2),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_31_7\(2),
      O => \mux_496_16_1_1_U1/mux_2_2\(2)
    );
\add_ln840_8_reg_20726[1]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_31_0\(2),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_31_1\(2),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_31_2\(2),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_31_3\(2),
      O => \mux_496_16_1_1_U1/mux_2_3\(2)
    );
\add_ln840_8_reg_20726[1]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_26_4\(1),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_26_5\(1),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_26_6\(1),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_26_7\(1),
      O => \mux_496_16_1_1_U1/mux_2_8\(1)
    );
\add_ln840_8_reg_20726[1]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_26_0\(1),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_26_1\(1),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_26_2\(1),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_26_3\(1),
      O => \mux_496_16_1_1_U1/mux_2_9\(1)
    );
\add_ln840_8_reg_20726[1]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_27_0\(1),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_27_1\(1),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_27_2\(1),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_27_3\(1),
      O => \mux_496_16_1_1_U1/mux_2_10\(1)
    );
\add_ln840_8_reg_20726[1]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_27_4\(1),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_27_5\(1),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_27_6\(1),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_27_7\(1),
      O => \mux_496_16_1_1_U1/mux_2_11\(1)
    );
\add_ln840_8_reg_20726[1]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_28_4\(1),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_28_5\(1),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_28_6\(1),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_28_7\(1),
      O => \mux_496_16_1_1_U1/mux_2_4\(1)
    );
\add_ln840_8_reg_20726[1]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_28_0\(1),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_28_1\(1),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_28_2\(1),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_28_3\(1),
      O => \mux_496_16_1_1_U1/mux_2_5\(1)
    );
\add_ln840_8_reg_20726[1]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_29_4\(1),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_29_5\(1),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_29_6\(1),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_29_7\(1),
      O => \mux_496_16_1_1_U1/mux_2_6\(1)
    );
\add_ln840_8_reg_20726[1]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_29_0\(1),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_29_1\(1),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_29_2\(1),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_29_3\(1),
      O => \mux_496_16_1_1_U1/mux_2_7\(1)
    );
\add_ln840_8_reg_20726[1]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_30_4\(1),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_30_5\(1),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_30_6\(1),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_30_7\(1),
      O => \mux_496_16_1_1_U1/mux_2_0\(1)
    );
\add_ln840_8_reg_20726[1]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_30_0\(1),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_30_1\(1),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_30_2\(1),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_30_3\(1),
      O => \mux_496_16_1_1_U1/mux_2_1\(1)
    );
\add_ln840_8_reg_20726[1]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_31_4\(1),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_31_5\(1),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_31_6\(1),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_31_7\(1),
      O => \mux_496_16_1_1_U1/mux_2_2\(1)
    );
\add_ln840_8_reg_20726[1]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_31_0\(1),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_31_1\(1),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_31_2\(1),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_31_3\(1),
      O => \mux_496_16_1_1_U1/mux_2_3\(1)
    );
\add_ln840_8_reg_20726[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_4_0\(2),
      I1 => \mux_496_16_1_1_U1/mux_4_2\(2),
      I2 => ap_sig_allocacmp_sf_1(5),
      I3 => \mux_496_16_1_1_U1/mux_4_1\(2),
      I4 => ap_sig_allocacmp_sf_1(4),
      I5 => \mux_496_16_1_1_U1/mux_4_0\(2),
      O => tmp_fu_1972_p51(2)
    );
\add_ln840_8_reg_20726[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_4_0\(1),
      I1 => \mux_496_16_1_1_U1/mux_4_2\(1),
      I2 => ap_sig_allocacmp_sf_1(5),
      I3 => \mux_496_16_1_1_U1/mux_4_1\(1),
      I4 => ap_sig_allocacmp_sf_1(4),
      I5 => \mux_496_16_1_1_U1/mux_4_0\(1),
      O => tmp_fu_1972_p51(1)
    );
\add_ln840_8_reg_20726_reg[1]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_496_16_1_1_U1/mux_3_4\(1),
      I1 => \mux_496_16_1_1_U1/mux_3_5\(1),
      O => \mux_496_16_1_1_U1/mux_4_2\(1),
      S => ap_sig_allocacmp_sf_1(3)
    );
\add_ln840_8_reg_20726_reg[1]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_496_16_1_1_U1/mux_3_2\(1),
      I1 => \mux_496_16_1_1_U1/mux_3_3\(1),
      O => \mux_496_16_1_1_U1/mux_4_1\(1),
      S => ap_sig_allocacmp_sf_1(3)
    );
\add_ln840_8_reg_20726_reg[1]_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_496_16_1_1_U1/mux_3_0\(1),
      I1 => \mux_496_16_1_1_U1/mux_3_1\(1),
      O => \mux_496_16_1_1_U1/mux_4_0\(1),
      S => ap_sig_allocacmp_sf_1(3)
    );
\add_ln840_8_reg_20726_reg[1]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_8\(2),
      I1 => \mux_496_16_1_1_U1/mux_2_9\(2),
      O => \mux_496_16_1_1_U1/mux_3_4\(2),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_8_reg_20726_reg[1]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_10\(2),
      I1 => \mux_496_16_1_1_U1/mux_2_11\(2),
      O => \mux_496_16_1_1_U1/mux_3_5\(2),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_8_reg_20726_reg[1]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_4\(2),
      I1 => \mux_496_16_1_1_U1/mux_2_5\(2),
      O => \mux_496_16_1_1_U1/mux_3_2\(2),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_8_reg_20726_reg[1]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_6\(2),
      I1 => \mux_496_16_1_1_U1/mux_2_7\(2),
      O => \mux_496_16_1_1_U1/mux_3_3\(2),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_8_reg_20726_reg[1]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_0\(2),
      I1 => \mux_496_16_1_1_U1/mux_2_1\(2),
      O => \mux_496_16_1_1_U1/mux_3_0\(2),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_8_reg_20726_reg[1]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_2\(2),
      I1 => \mux_496_16_1_1_U1/mux_2_3\(2),
      O => \mux_496_16_1_1_U1/mux_3_1\(2),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_8_reg_20726_reg[1]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_8\(1),
      I1 => \mux_496_16_1_1_U1/mux_2_9\(1),
      O => \mux_496_16_1_1_U1/mux_3_4\(1),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_8_reg_20726_reg[1]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_10\(1),
      I1 => \mux_496_16_1_1_U1/mux_2_11\(1),
      O => \mux_496_16_1_1_U1/mux_3_5\(1),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_8_reg_20726_reg[1]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_4\(1),
      I1 => \mux_496_16_1_1_U1/mux_2_5\(1),
      O => \mux_496_16_1_1_U1/mux_3_2\(1),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_8_reg_20726_reg[1]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_6\(1),
      I1 => \mux_496_16_1_1_U1/mux_2_7\(1),
      O => \mux_496_16_1_1_U1/mux_3_3\(1),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_8_reg_20726_reg[1]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_0\(1),
      I1 => \mux_496_16_1_1_U1/mux_2_1\(1),
      O => \mux_496_16_1_1_U1/mux_3_0\(1),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_8_reg_20726_reg[1]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_2\(1),
      I1 => \mux_496_16_1_1_U1/mux_2_3\(1),
      O => \mux_496_16_1_1_U1/mux_3_1\(1),
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_8_reg_20726_reg[1]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_496_16_1_1_U1/mux_3_4\(2),
      I1 => \mux_496_16_1_1_U1/mux_3_5\(2),
      O => \mux_496_16_1_1_U1/mux_4_2\(2),
      S => ap_sig_allocacmp_sf_1(3)
    );
\add_ln840_8_reg_20726_reg[1]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_496_16_1_1_U1/mux_3_2\(2),
      I1 => \mux_496_16_1_1_U1/mux_3_3\(2),
      O => \mux_496_16_1_1_U1/mux_4_1\(2),
      S => ap_sig_allocacmp_sf_1(3)
    );
\add_ln840_8_reg_20726_reg[1]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_496_16_1_1_U1/mux_3_0\(2),
      I1 => \mux_496_16_1_1_U1/mux_3_1\(2),
      O => \mux_496_16_1_1_U1/mux_4_0\(2),
      S => ap_sig_allocacmp_sf_1(3)
    );
\add_ln840_92_reg_20936[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_7_n_3\,
      I1 => weights_V_TDATA_int_regslice(15),
      I2 => \add_ln840_12_reg_20736[1]_i_2_n_3\,
      I3 => weights_V_TDATA_int_regslice(16),
      I4 => \add_ln840_12_reg_20736[1]_i_4_n_3\,
      I5 => weights_V_TDATA_int_regslice(17),
      O => \B_V_data_1_payload_B_reg[6]_25\(0)
    );
\add_ln840_92_reg_20936[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009F99FF99F9009"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_2_n_3\,
      I1 => weights_V_TDATA_int_regslice(16),
      I2 => \add_ln840_12_reg_20736[1]_i_4_n_3\,
      I3 => weights_V_TDATA_int_regslice(17),
      I4 => weights_V_TDATA_int_regslice(15),
      I5 => \add_ln840_12_reg_20736[1]_i_7_n_3\,
      O => \B_V_data_1_payload_B_reg[6]_25\(1)
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0D00"
    )
        port map (
      I0 => \^ap_done_cache\,
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I2 => \^ap_loop_exit_ready_pp0_iter2_reg_reg\,
      I3 => \ap_CS_fsm_reg[2]\(2),
      I4 => \ap_CS_fsm_reg[2]\(1),
      O => \ap_CS_fsm_reg[0]\(0)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001101"
    )
        port map (
      I0 => \ap_CS_fsm_reg[2]\(0),
      I1 => \ap_CS_fsm_reg[2]\(1),
      I2 => \ap_CS_fsm_reg[2]\(2),
      I3 => \ap_CS_fsm[3]_i_2_n_3\,
      I4 => ap_NS_fsm10_out,
      O => \ap_CS_fsm_reg[0]\(1)
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => \^ap_done_cache\,
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I2 => \^ap_loop_exit_ready_pp0_iter2_reg_reg\,
      I3 => \ap_CS_fsm_reg[2]\(2),
      O => \ap_CS_fsm[3]_i_2_n_3\
    );
\ap_CS_iter1_fsm[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^grp_matrix_vector_activate_stream_batch_fu_30_ap_start_reg_reg_0\,
      I1 => \^b_v_data_1_state_reg[1]\,
      I2 => ap_CS_iter1_fsm_state2,
      O => ap_NS_iter1_fsm(0)
    );
\ap_CS_iter1_fsm[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222220002020"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I1 => \^b_v_data_1_state_reg[1]\,
      I2 => weights_V_TVALID_int_regslice,
      I3 => in0_V_TVALID_int_regslice,
      I4 => \icmp_ln290_reg_21981[0]_i_3_n_3\,
      I5 => \^i_fu_1274_reg[1]\,
      O => \^grp_matrix_vector_activate_stream_batch_fu_30_ap_start_reg_reg_0\
    );
\ap_CS_iter1_fsm[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00700000"
    )
        port map (
      I0 => out_V_TREADY_int_regslice,
      I1 => \ap_CS_fsm_reg[2]\(2),
      I2 => \ap_CS_iter1_fsm_reg[1]\,
      I3 => \ap_CS_iter1_fsm_reg[1]_0\,
      I4 => ap_CS_iter2_fsm_state3,
      O => \^b_v_data_1_state_reg[1]\
    );
ap_done_cache_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888808880888088"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter2_reg,
      I1 => ap_CS_iter2_fsm_state3,
      I2 => \ap_CS_iter1_fsm_reg[1]_0\,
      I3 => \ap_CS_iter1_fsm_reg[1]\,
      I4 => \ap_CS_fsm_reg[2]\(2),
      I5 => out_V_TREADY_int_regslice,
      O => \^ap_loop_exit_ready_pp0_iter2_reg_reg\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_reg_0,
      Q => \^ap_done_cache\,
      R => ap_rst_n_inv
    );
ap_loop_init_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => \^ap_loop_exit_ready_pp0_iter2_reg_reg\,
      I1 => ap_rst_n,
      I2 => ap_loop_init_int,
      I3 => \^grp_matrix_vector_activate_stream_batch_fu_30_ap_start_reg_reg_0\,
      O => ap_loop_init_int_i_1_n_3
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_int_i_1_n_3,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAFA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[2]\(1),
      I1 => \^b_v_data_1_state_reg[1]\,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I3 => \^i_fu_1274_reg[1]\,
      O => \ap_CS_fsm_reg[1]\
    );
\i_fu_1274[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \i_fu_1274_reg[6]\(0),
      O => ap_loop_init_int_reg_0(0)
    );
\i_fu_1274[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \i_fu_1274_reg[6]\(0),
      I1 => ap_loop_init_int,
      I2 => \i_fu_1274_reg[6]\(1),
      O => ap_loop_init_int_reg_0(1)
    );
\i_fu_1274[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
        port map (
      I0 => \i_fu_1274_reg[6]\(2),
      I1 => \i_fu_1274_reg[6]\(1),
      I2 => \i_fu_1274_reg[6]\(0),
      I3 => ap_loop_init_int,
      O => ap_loop_init_int_reg_0(2)
    );
\i_fu_1274[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"12222222"
    )
        port map (
      I0 => \i_fu_1274_reg[6]\(3),
      I1 => ap_loop_init_int,
      I2 => \i_fu_1274_reg[6]\(0),
      I3 => \i_fu_1274_reg[6]\(1),
      I4 => \i_fu_1274_reg[6]\(2),
      O => ap_loop_init_int_reg_0(3)
    );
\i_fu_1274[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00006AAA0000AAAA"
    )
        port map (
      I0 => \i_fu_1274_reg[6]\(4),
      I1 => \i_fu_1274_reg[6]\(2),
      I2 => \i_fu_1274_reg[6]\(1),
      I3 => \i_fu_1274_reg[6]\(0),
      I4 => \^grp_matrix_vector_activate_stream_batch_fu_30_ap_start_reg_reg\,
      I5 => \i_fu_1274_reg[6]\(3),
      O => ap_loop_init_int_reg_0(4)
    );
\i_fu_1274[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \^grp_matrix_vector_activate_stream_batch_fu_30_ap_start_reg_reg\
    );
\i_fu_1274[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8878"
    )
        port map (
      I0 => \i_fu_1274_reg[6]\(4),
      I1 => \i_fu_1274[5]_i_2_n_3\,
      I2 => \i_fu_1274_reg[6]\(5),
      I3 => ap_loop_init_int,
      O => ap_loop_init_int_reg_0(5)
    );
\i_fu_1274[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A00000000000000"
    )
        port map (
      I0 => \i_fu_1274_reg[6]\(3),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \i_fu_1274_reg[6]\(0),
      I4 => \i_fu_1274_reg[6]\(1),
      I5 => \i_fu_1274_reg[6]\(2),
      O => \i_fu_1274[5]_i_2_n_3\
    );
\i_fu_1274[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1320"
    )
        port map (
      I0 => \i_fu_1274[6]_i_2_n_3\,
      I1 => ap_loop_init_int,
      I2 => \i_fu_1274_reg[6]\(5),
      I3 => \i_fu_1274_reg[6]\(6),
      O => ap_loop_init_int_reg_0(6)
    );
\i_fu_1274[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \i_fu_1274_reg[6]\(4),
      I1 => \i_fu_1274_reg[6]\(2),
      I2 => \i_fu_1274_reg[6]\(1),
      I3 => \i_fu_1274_reg[6]\(0),
      I4 => \^grp_matrix_vector_activate_stream_batch_fu_30_ap_start_reg_reg\,
      I5 => \i_fu_1274_reg[6]\(3),
      O => \i_fu_1274[6]_i_2_n_3\
    );
\icmp_ln272_reg_20665[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000003AAAAAAAA"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_3\,
      I1 => \icmp_ln272_reg_20665[0]_i_2_n_3\,
      I2 => \icmp_ln272_reg_20665[0]_i_3_n_3\,
      I3 => \icmp_ln272_reg_20665[0]_i_4_n_3\,
      I4 => \icmp_ln272_reg_20665[0]_i_5_n_3\,
      I5 => \^b_v_data_1_state_reg[0]\(0),
      O => \icmp_ln272_reg_20665_reg[0]\
    );
\icmp_ln272_reg_20665[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFFFFEEEEFFFE"
    )
        port map (
      I0 => \inputBuf_V_1_fu_1410[15]_i_2_n_3\,
      I1 => \icmp_ln272_reg_20665[0]_i_6_n_3\,
      I2 => Q(13),
      I3 => Q(29),
      I4 => \^grp_matrix_vector_activate_stream_batch_fu_30_ap_start_reg_reg\,
      I5 => Q(27),
      O => \icmp_ln272_reg_20665[0]_i_2_n_3\
    );
\icmp_ln272_reg_20665[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF33FF32"
    )
        port map (
      I0 => Q(20),
      I1 => \^grp_matrix_vector_activate_stream_batch_fu_30_ap_start_reg_reg\,
      I2 => Q(10),
      I3 => ap_sig_allocacmp_sf_1(0),
      I4 => Q(6),
      I5 => \icmp_ln272_reg_20665[0]_i_7_n_3\,
      O => \icmp_ln272_reg_20665[0]_i_3_n_3\
    );
\icmp_ln272_reg_20665[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => Q(12),
      I1 => \^grp_matrix_vector_activate_stream_batch_fu_30_ap_start_reg_reg\,
      I2 => Q(21),
      I3 => Q(11),
      I4 => Q(9),
      I5 => \icmp_ln272_reg_20665[0]_i_8_n_3\,
      O => \icmp_ln272_reg_20665[0]_i_4_n_3\
    );
\icmp_ln272_reg_20665[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFAFAFAFAFAFAE"
    )
        port map (
      I0 => \icmp_ln272_reg_20665[0]_i_9_n_3\,
      I1 => Q(17),
      I2 => \^grp_matrix_vector_activate_stream_batch_fu_30_ap_start_reg_reg\,
      I3 => Q(14),
      I4 => Q(19),
      I5 => Q(22),
      O => \icmp_ln272_reg_20665[0]_i_5_n_3\
    );
\icmp_ln272_reg_20665[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => Q(26),
      I1 => Q(7),
      I2 => Q(28),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I5 => Q(31),
      O => \icmp_ln272_reg_20665[0]_i_6_n_3\
    );
\icmp_ln272_reg_20665[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => Q(24),
      I1 => Q(18),
      I2 => Q(8),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I5 => Q(16),
      O => \icmp_ln272_reg_20665[0]_i_7_n_3\
    );
\icmp_ln272_reg_20665[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => Q(23),
      I1 => Q(25),
      I2 => Q(30),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I5 => Q(15),
      O => \icmp_ln272_reg_20665[0]_i_8_n_3\
    );
\icmp_ln272_reg_20665[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => Q(3),
      I3 => Q(4),
      O => \icmp_ln272_reg_20665[0]_i_9_n_3\
    );
\icmp_ln272_reg_20665[0]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000003AAAAAAAA"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_3\,
      I1 => \icmp_ln272_reg_20665[0]_i_2_n_3\,
      I2 => \icmp_ln272_reg_20665[0]_i_3_n_3\,
      I3 => \icmp_ln272_reg_20665[0]_i_4_n_3\,
      I4 => \icmp_ln272_reg_20665[0]_i_5_n_3\,
      I5 => \^b_v_data_1_state_reg[0]\(0),
      O => \icmp_ln272_reg_20665_reg[0]_0\
    );
\icmp_ln272_reg_20665[0]_rep_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000003AAAAAAAA"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_3\,
      I1 => \icmp_ln272_reg_20665[0]_i_2_n_3\,
      I2 => \icmp_ln272_reg_20665[0]_i_3_n_3\,
      I3 => \icmp_ln272_reg_20665[0]_i_4_n_3\,
      I4 => \icmp_ln272_reg_20665[0]_i_5_n_3\,
      I5 => \^b_v_data_1_state_reg[0]\(0),
      O => \icmp_ln272_reg_20665_reg[0]_1\
    );
\icmp_ln272_reg_20665[0]_rep_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000003AAAAAAAA"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_3\,
      I1 => \icmp_ln272_reg_20665[0]_i_2_n_3\,
      I2 => \icmp_ln272_reg_20665[0]_i_3_n_3\,
      I3 => \icmp_ln272_reg_20665[0]_i_4_n_3\,
      I4 => \icmp_ln272_reg_20665[0]_i_5_n_3\,
      I5 => \^b_v_data_1_state_reg[0]\(0),
      O => \icmp_ln272_reg_20665_reg[0]_2\
    );
\icmp_ln290_reg_21981[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000D00000"
    )
        port map (
      I0 => \icmp_ln290_reg_21981[0]_i_3_n_3\,
      I1 => in0_V_TVALID_int_regslice,
      I2 => weights_V_TVALID_int_regslice,
      I3 => \^b_v_data_1_state_reg[1]\,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I5 => \^i_fu_1274_reg[1]\,
      O => \^b_v_data_1_state_reg[0]\(0)
    );
\icmp_ln290_reg_21981[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000FF010101"
    )
        port map (
      I0 => \nf_1_fu_1602_reg[31]\(10),
      I1 => \nf_1_fu_1602_reg[31]\(8),
      I2 => \nf_1_fu_1602_reg[31]\(17),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I5 => \nf_1_fu_1602_reg[31]\(15),
      O => \icmp_ln290_reg_21981[0]_i_10_n_3\
    );
\icmp_ln290_reg_21981[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \nf_1_fu_1602_reg[31]\(0),
      I1 => \nf_1_fu_1602_reg[31]\(1),
      I2 => \nf_1_fu_1602_reg[31]\(24),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I5 => \nf_1_fu_1602_reg[31]\(25),
      O => \icmp_ln290_reg_21981[0]_i_11_n_3\
    );
\icmp_ln290_reg_21981[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => \nf_1_fu_1602_reg[31]\(21),
      I1 => \^grp_matrix_vector_activate_stream_batch_fu_30_ap_start_reg_reg\,
      I2 => \nf_1_fu_1602_reg[31]\(23),
      I3 => \nf_1_fu_1602_reg[31]\(14),
      I4 => \nf_1_fu_1602_reg[31]\(16),
      I5 => \icmp_ln290_reg_21981[0]_i_18_n_3\,
      O => \icmp_ln290_reg_21981[0]_i_12_n_3\
    );
\icmp_ln290_reg_21981[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => \nf_1_fu_1602_reg[31]\(27),
      I1 => \^grp_matrix_vector_activate_stream_batch_fu_30_ap_start_reg_reg\,
      I2 => \nf_1_fu_1602_reg[31]\(29),
      I3 => \nf_1_fu_1602_reg[31]\(4),
      I4 => \nf_1_fu_1602_reg[31]\(5),
      I5 => \icmp_ln290_reg_21981[0]_i_19_n_3\,
      O => \icmp_ln290_reg_21981[0]_i_13_n_3\
    );
\icmp_ln290_reg_21981[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \nf_1_fu_1602_reg[31]\(6),
      I1 => \nf_1_fu_1602_reg[31]\(7),
      I2 => \nf_1_fu_1602_reg[31]\(31),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I5 => \nf_1_fu_1602_reg[31]\(30),
      O => \icmp_ln290_reg_21981[0]_i_18_n_3\
    );
\icmp_ln290_reg_21981[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \nf_1_fu_1602_reg[31]\(12),
      I1 => \nf_1_fu_1602_reg[31]\(13),
      I2 => \nf_1_fu_1602_reg[31]\(22),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I5 => \nf_1_fu_1602_reg[31]\(20),
      O => \icmp_ln290_reg_21981[0]_i_19_n_3\
    );
\icmp_ln290_reg_21981[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \icmp_ln290_reg_21981[0]_i_4_n_3\,
      I1 => \icmp_ln290_reg_21981_reg[0]\,
      I2 => \icmp_ln290_reg_21981_reg[0]_0\,
      I3 => \icmp_ln290_reg_21981_reg[0]_1\,
      O => \^icmp_ln290_reg_21981[0]_i_7\
    );
\icmp_ln290_reg_21981[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \icmp_ln290_reg_21981[0]_i_8_n_3\,
      I1 => \icmp_ln290_reg_21981[0]_i_9_n_3\,
      I2 => \icmp_ln290_reg_21981[0]_i_10_n_3\,
      I3 => \icmp_ln290_reg_21981[0]_i_11_n_3\,
      I4 => \icmp_ln290_reg_21981[0]_i_12_n_3\,
      I5 => \icmp_ln290_reg_21981[0]_i_13_n_3\,
      O => \icmp_ln290_reg_21981[0]_i_3_n_3\
    );
\icmp_ln290_reg_21981[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => ap_sig_allocacmp_sf_1(0),
      I1 => \icmp_ln290_reg_21981_reg[0]_2\,
      I2 => \^sf_fu_1270_reg[31]\(26),
      I3 => \^sf_fu_1270_reg[31]\(24),
      I4 => \^sf_fu_1270_reg[31]\(9),
      O => \icmp_ln290_reg_21981[0]_i_4_n_3\
    );
\icmp_ln290_reg_21981[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \nf_1_fu_1602_reg[31]\(3),
      I1 => \nf_1_fu_1602_reg[31]\(2),
      I2 => \nf_1_fu_1602_reg[31]\(28),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I5 => \nf_1_fu_1602_reg[31]\(26),
      O => \icmp_ln290_reg_21981[0]_i_8_n_3\
    );
\icmp_ln290_reg_21981[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \nf_1_fu_1602_reg[31]\(11),
      I1 => \nf_1_fu_1602_reg[31]\(9),
      I2 => \nf_1_fu_1602_reg[31]\(18),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I5 => \nf_1_fu_1602_reg[31]\(19),
      O => \icmp_ln290_reg_21981[0]_i_9_n_3\
    );
\inputBuf_V_10_fu_1446[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => Q(0),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_in0_V_TREADY,
      I2 => Q(5),
      I3 => Q(4),
      I4 => ap_sig_allocacmp_sf_1(3),
      I5 => \inputBuf_V_2_fu_1414[15]_i_2_n_3\,
      O => \sf_fu_1270_reg[0]_25\(0)
    );
\inputBuf_V_11_fu_1450[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_in0_V_TREADY,
      I1 => Q(0),
      I2 => Q(5),
      I3 => Q(4),
      I4 => ap_sig_allocacmp_sf_1(3),
      I5 => \inputBuf_V_2_fu_1414[15]_i_2_n_3\,
      O => \sf_fu_1270_reg[0]_16\(0)
    );
\inputBuf_V_12_fu_1454[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => ap_sig_allocacmp_sf_1(0),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_in0_V_TREADY,
      I2 => \inputBuf_V_9_fu_1442[15]_i_2_n_3\,
      I3 => ap_sig_allocacmp_sf_1(2),
      I4 => Q(1),
      O => \sf_fu_1270_reg[1]_1\(0)
    );
\inputBuf_V_12_fu_1454[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(2),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_sf_1(2)
    );
\inputBuf_V_13_fu_1458[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => Q(0),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_in0_V_TREADY,
      I2 => \inputBuf_V_9_fu_1442[15]_i_2_n_3\,
      I3 => \^grp_matrix_vector_activate_stream_batch_fu_30_ap_start_reg_reg\,
      I4 => Q(2),
      I5 => Q(1),
      O => \sf_fu_1270_reg[0]_14\(0)
    );
\inputBuf_V_14_fu_1462[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => ap_sig_allocacmp_sf_1(0),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_in0_V_TREADY,
      I2 => Q(1),
      I3 => \inputBuf_V_9_fu_1442[15]_i_2_n_3\,
      I4 => ap_sig_allocacmp_sf_1(2),
      O => \sf_fu_1270_reg[1]_2\(0)
    );
\inputBuf_V_15_fu_1466[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => Q(0),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_in0_V_TREADY,
      I2 => Q(1),
      I3 => \inputBuf_V_9_fu_1442[15]_i_2_n_3\,
      I4 => \^grp_matrix_vector_activate_stream_batch_fu_30_ap_start_reg_reg\,
      I5 => Q(2),
      O => \sf_fu_1270_reg[0]_13\(0)
    );
\inputBuf_V_16_fu_1470[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_in0_V_TREADY,
      I2 => Q(3),
      I3 => ap_sig_allocacmp_sf_1(4),
      I4 => Q(5),
      I5 => \inputBuf_V_fu_1406[15]_i_5_n_3\,
      O => \sf_fu_1270_reg[3]_0\(0)
    );
\inputBuf_V_16_fu_1470[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(0),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \inputBuf_V_16_fu_1470[15]_i_2_n_3\
    );
\inputBuf_V_17_fu_1474[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => Q(0),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_in0_V_TREADY,
      I2 => \inputBuf_V_17_fu_1474[15]_i_2_n_3\,
      I3 => ap_sig_allocacmp_sf_1(1),
      I4 => \^grp_matrix_vector_activate_stream_batch_fu_30_ap_start_reg_reg\,
      I5 => Q(2),
      O => \sf_fu_1270_reg[0]_12\(0)
    );
\inputBuf_V_17_fu_1474[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBBB"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      I2 => ap_loop_init_int,
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I4 => Q(5),
      O => \inputBuf_V_17_fu_1474[15]_i_2_n_3\
    );
\inputBuf_V_18_fu_1478[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => Q(0),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_in0_V_TREADY,
      I2 => Q(3),
      I3 => ap_sig_allocacmp_sf_1(4),
      I4 => Q(5),
      I5 => \inputBuf_V_2_fu_1414[15]_i_2_n_3\,
      O => \sf_fu_1270_reg[0]_24\(0)
    );
\inputBuf_V_19_fu_1482[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_in0_V_TREADY,
      I1 => Q(0),
      I2 => Q(3),
      I3 => ap_sig_allocacmp_sf_1(4),
      I4 => Q(5),
      I5 => \inputBuf_V_2_fu_1414[15]_i_2_n_3\,
      O => \sf_fu_1270_reg[0]_17\(0)
    );
\inputBuf_V_1_fu_1410[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111000000000000"
    )
        port map (
      I0 => \inputBuf_V_1_fu_1410[15]_i_2_n_3\,
      I1 => Q(3),
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => Q(0),
      I5 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_in0_V_TREADY,
      O => \sf_fu_1270_reg[3]\(0)
    );
\inputBuf_V_1_fu_1410[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00FEFEFE"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => Q(2),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I5 => ap_sig_allocacmp_sf_1(1),
      O => \inputBuf_V_1_fu_1410[15]_i_2_n_3\
    );
\inputBuf_V_20_fu_1486[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_in0_V_TREADY,
      I2 => \inputBuf_V_17_fu_1474[15]_i_2_n_3\,
      I3 => ap_sig_allocacmp_sf_1(2),
      I4 => Q(1),
      O => \sf_fu_1270_reg[1]_3\(0)
    );
\inputBuf_V_21_fu_1490[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => Q(0),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_in0_V_TREADY,
      I2 => \inputBuf_V_17_fu_1474[15]_i_2_n_3\,
      I3 => \^grp_matrix_vector_activate_stream_batch_fu_30_ap_start_reg_reg\,
      I4 => Q(2),
      I5 => Q(1),
      O => \sf_fu_1270_reg[0]_11\(0)
    );
\inputBuf_V_22_fu_1494[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_in0_V_TREADY,
      I2 => Q(1),
      I3 => \inputBuf_V_17_fu_1474[15]_i_2_n_3\,
      I4 => ap_sig_allocacmp_sf_1(2),
      O => \sf_fu_1270_reg[1]_4\(0)
    );
\inputBuf_V_23_fu_1498[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => Q(0),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_in0_V_TREADY,
      I2 => Q(1),
      I3 => \inputBuf_V_17_fu_1474[15]_i_2_n_3\,
      I4 => \^grp_matrix_vector_activate_stream_batch_fu_30_ap_start_reg_reg\,
      I5 => Q(2),
      O => \sf_fu_1270_reg[0]_10\(0)
    );
\inputBuf_V_24_fu_1502[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_in0_V_TREADY,
      I2 => ap_sig_allocacmp_sf_1(4),
      I3 => Q(5),
      I4 => Q(3),
      I5 => \inputBuf_V_fu_1406[15]_i_5_n_3\,
      O => \sf_fu_1270_reg[5]_0\(0)
    );
\inputBuf_V_25_fu_1506[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => Q(0),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_in0_V_TREADY,
      I2 => \inputBuf_V_25_fu_1506[15]_i_2_n_3\,
      I3 => ap_sig_allocacmp_sf_1(1),
      I4 => \^grp_matrix_vector_activate_stream_batch_fu_30_ap_start_reg_reg\,
      I5 => Q(2),
      O => \sf_fu_1270_reg[0]_9\(0)
    );
\inputBuf_V_25_fu_1506[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD5FFFF"
    )
        port map (
      I0 => Q(4),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I3 => Q(5),
      I4 => Q(3),
      O => \inputBuf_V_25_fu_1506[15]_i_2_n_3\
    );
\inputBuf_V_26_fu_1510[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => Q(0),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_in0_V_TREADY,
      I2 => ap_sig_allocacmp_sf_1(4),
      I3 => Q(5),
      I4 => Q(3),
      I5 => \inputBuf_V_2_fu_1414[15]_i_2_n_3\,
      O => \sf_fu_1270_reg[0]_23\(0)
    );
\inputBuf_V_27_fu_1514[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_in0_V_TREADY,
      I1 => Q(0),
      I2 => ap_sig_allocacmp_sf_1(4),
      I3 => Q(5),
      I4 => Q(3),
      I5 => \inputBuf_V_2_fu_1414[15]_i_2_n_3\,
      O => \sf_fu_1270_reg[0]_18\(0)
    );
\inputBuf_V_28_fu_1518[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_in0_V_TREADY,
      I2 => \inputBuf_V_25_fu_1506[15]_i_2_n_3\,
      I3 => ap_sig_allocacmp_sf_1(2),
      I4 => Q(1),
      O => \sf_fu_1270_reg[1]_5\(0)
    );
\inputBuf_V_29_fu_1522[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => Q(0),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_in0_V_TREADY,
      I2 => \inputBuf_V_25_fu_1506[15]_i_2_n_3\,
      I3 => \^grp_matrix_vector_activate_stream_batch_fu_30_ap_start_reg_reg\,
      I4 => Q(2),
      I5 => Q(1),
      O => \sf_fu_1270_reg[0]_8\(0)
    );
\inputBuf_V_2_fu_1414[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => Q(0),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_in0_V_TREADY,
      I2 => \inputBuf_V_2_fu_1414[15]_i_2_n_3\,
      I3 => ap_sig_allocacmp_sf_1(3),
      I4 => ap_sig_allocacmp_sf_1(4),
      I5 => ap_sig_allocacmp_sf_1(5),
      O => \sf_fu_1270_reg[0]_0\(0)
    );
\inputBuf_V_2_fu_1414[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Q(2),
      I1 => ap_sig_allocacmp_sf_1(1),
      O => \inputBuf_V_2_fu_1414[15]_i_2_n_3\
    );
\inputBuf_V_30_fu_1526[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_in0_V_TREADY,
      I2 => Q(1),
      I3 => \inputBuf_V_25_fu_1506[15]_i_2_n_3\,
      I4 => ap_sig_allocacmp_sf_1(2),
      O => \sf_fu_1270_reg[1]_6\(0)
    );
\inputBuf_V_31_fu_1530[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => Q(0),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_in0_V_TREADY,
      I2 => Q(1),
      I3 => \inputBuf_V_25_fu_1506[15]_i_2_n_3\,
      I4 => \^grp_matrix_vector_activate_stream_batch_fu_30_ap_start_reg_reg\,
      I5 => Q(2),
      O => \sf_fu_1270_reg[0]_7\(0)
    );
\inputBuf_V_32_fu_1534[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => ap_sig_allocacmp_sf_1(0),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_in0_V_TREADY,
      I2 => ap_sig_allocacmp_sf_1(5),
      I3 => Q(4),
      I4 => Q(3),
      I5 => \inputBuf_V_fu_1406[15]_i_5_n_3\,
      O => \sf_fu_1270_reg[4]_0\(0)
    );
\inputBuf_V_33_fu_1538[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => Q(0),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_in0_V_TREADY,
      I2 => \inputBuf_V_33_fu_1538[15]_i_2_n_3\,
      I3 => ap_sig_allocacmp_sf_1(1),
      I4 => \^grp_matrix_vector_activate_stream_batch_fu_30_ap_start_reg_reg\,
      I5 => Q(2),
      O => \sf_fu_1270_reg[0]_6\(0)
    );
\inputBuf_V_33_fu_1538[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF8F"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => Q(5),
      I3 => Q(4),
      I4 => Q(3),
      O => \inputBuf_V_33_fu_1538[15]_i_2_n_3\
    );
\inputBuf_V_34_fu_1542[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => Q(0),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_in0_V_TREADY,
      I2 => ap_sig_allocacmp_sf_1(5),
      I3 => Q(4),
      I4 => Q(3),
      I5 => \inputBuf_V_2_fu_1414[15]_i_2_n_3\,
      O => \sf_fu_1270_reg[0]_22\(0)
    );
\inputBuf_V_35_fu_1546[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_in0_V_TREADY,
      I1 => Q(0),
      I2 => ap_sig_allocacmp_sf_1(5),
      I3 => Q(4),
      I4 => Q(3),
      I5 => \inputBuf_V_2_fu_1414[15]_i_2_n_3\,
      O => \sf_fu_1270_reg[0]_19\(0)
    );
\inputBuf_V_36_fu_1550[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => ap_sig_allocacmp_sf_1(0),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_in0_V_TREADY,
      I2 => \inputBuf_V_33_fu_1538[15]_i_2_n_3\,
      I3 => Q(2),
      I4 => Q(1),
      O => \sf_fu_1270_reg[2]\(0)
    );
\inputBuf_V_37_fu_1554[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \^grp_matrix_vector_activate_stream_batch_fu_30_ap_start_reg_reg\,
      I1 => Q(0),
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_in0_V_TREADY,
      I3 => \inputBuf_V_33_fu_1538[15]_i_2_n_3\,
      I4 => Q(2),
      I5 => Q(1),
      O => \sf_fu_1270_reg[0]_5\(0)
    );
\inputBuf_V_38_fu_1558[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => ap_sig_allocacmp_sf_1(0),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_in0_V_TREADY,
      I2 => Q(1),
      I3 => \inputBuf_V_33_fu_1538[15]_i_2_n_3\,
      I4 => Q(2),
      O => \sf_fu_1270_reg[1]_7\(0)
    );
\inputBuf_V_39_fu_1562[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \^grp_matrix_vector_activate_stream_batch_fu_30_ap_start_reg_reg\,
      I1 => Q(0),
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_in0_V_TREADY,
      I3 => Q(1),
      I4 => \inputBuf_V_33_fu_1538[15]_i_2_n_3\,
      I5 => Q(2),
      O => \sf_fu_1270_reg[0]_4\(0)
    );
\inputBuf_V_3_fu_1418[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_in0_V_TREADY,
      I1 => Q(0),
      I2 => \inputBuf_V_2_fu_1414[15]_i_2_n_3\,
      I3 => ap_sig_allocacmp_sf_1(3),
      I4 => ap_sig_allocacmp_sf_1(4),
      I5 => ap_sig_allocacmp_sf_1(5),
      O => \sf_fu_1270_reg[0]\(0)
    );
\inputBuf_V_40_fu_1566[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => ap_sig_allocacmp_sf_1(0),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_in0_V_TREADY,
      I2 => Q(5),
      I3 => Q(4),
      I4 => ap_sig_allocacmp_sf_1(3),
      I5 => \inputBuf_V_fu_1406[15]_i_5_n_3\,
      O => \sf_fu_1270_reg[5]_1\(0)
    );
\inputBuf_V_41_fu_1570[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => Q(0),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_in0_V_TREADY,
      I2 => \inputBuf_V_41_fu_1570[15]_i_2_n_3\,
      I3 => ap_sig_allocacmp_sf_1(1),
      I4 => \^grp_matrix_vector_activate_stream_batch_fu_30_ap_start_reg_reg\,
      I5 => Q(2),
      O => \sf_fu_1270_reg[0]_3\(0)
    );
\inputBuf_V_41_fu_1570[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFDFDF"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \inputBuf_V_41_fu_1570[15]_i_2_n_3\
    );
\inputBuf_V_42_fu_1574[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => Q(0),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_in0_V_TREADY,
      I2 => Q(5),
      I3 => Q(4),
      I4 => ap_sig_allocacmp_sf_1(3),
      I5 => \inputBuf_V_2_fu_1414[15]_i_2_n_3\,
      O => \sf_fu_1270_reg[0]_21\(0)
    );
\inputBuf_V_43_fu_1578[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_in0_V_TREADY,
      I1 => Q(0),
      I2 => Q(5),
      I3 => Q(4),
      I4 => ap_sig_allocacmp_sf_1(3),
      I5 => \inputBuf_V_2_fu_1414[15]_i_2_n_3\,
      O => \sf_fu_1270_reg[0]_20\(0)
    );
\inputBuf_V_44_fu_1582[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => ap_sig_allocacmp_sf_1(0),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_in0_V_TREADY,
      I2 => \inputBuf_V_41_fu_1570[15]_i_2_n_3\,
      I3 => ap_sig_allocacmp_sf_1(2),
      I4 => Q(1),
      O => \sf_fu_1270_reg[1]_8\(0)
    );
\inputBuf_V_45_fu_1586[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => Q(0),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_in0_V_TREADY,
      I2 => \inputBuf_V_41_fu_1570[15]_i_2_n_3\,
      I3 => \^grp_matrix_vector_activate_stream_batch_fu_30_ap_start_reg_reg\,
      I4 => Q(2),
      I5 => Q(1),
      O => \sf_fu_1270_reg[0]_2\(0)
    );
\inputBuf_V_46_fu_1590[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => ap_sig_allocacmp_sf_1(0),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_in0_V_TREADY,
      I2 => Q(1),
      I3 => \inputBuf_V_41_fu_1570[15]_i_2_n_3\,
      I4 => ap_sig_allocacmp_sf_1(2),
      O => \sf_fu_1270_reg[1]_9\(0)
    );
\inputBuf_V_47_fu_1594[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => Q(0),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_in0_V_TREADY,
      I2 => Q(1),
      I3 => \inputBuf_V_41_fu_1570[15]_i_2_n_3\,
      I4 => \^grp_matrix_vector_activate_stream_batch_fu_30_ap_start_reg_reg\,
      I5 => Q(2),
      O => \sf_fu_1270_reg[0]_1\(0)
    );
\inputBuf_V_48_fu_1598[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08880000"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_in0_V_TREADY,
      I1 => Q(5),
      I2 => ap_loop_init_int,
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I4 => Q(4),
      O => E(0)
    );
\inputBuf_V_4_fu_1422[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => ap_sig_allocacmp_sf_1(0),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_in0_V_TREADY,
      I2 => \inputBuf_V_4_fu_1422[15]_i_2_n_3\,
      I3 => Q(1),
      O => \sf_fu_1270_reg[1]\(0)
    );
\inputBuf_V_4_fu_1422[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDDD"
    )
        port map (
      I0 => Q(2),
      I1 => Q(5),
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => Q(4),
      I5 => Q(3),
      O => \inputBuf_V_4_fu_1422[15]_i_2_n_3\
    );
\inputBuf_V_5_fu_1426[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000007000"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => Q(0),
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_in0_V_TREADY,
      I4 => \inputBuf_V_4_fu_1422[15]_i_2_n_3\,
      I5 => Q(1),
      O => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg_2(0)
    );
\inputBuf_V_6_fu_1430[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => ap_sig_allocacmp_sf_1(0),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_in0_V_TREADY,
      I2 => Q(1),
      I3 => \inputBuf_V_4_fu_1422[15]_i_2_n_3\,
      O => \sf_fu_1270_reg[1]_0\(0)
    );
\inputBuf_V_7_fu_1434[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000070000000"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => Q(0),
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_in0_V_TREADY,
      I4 => Q(1),
      I5 => \inputBuf_V_4_fu_1422[15]_i_2_n_3\,
      O => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg_1(0)
    );
\inputBuf_V_8_fu_1438[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => ap_sig_allocacmp_sf_1(0),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_in0_V_TREADY,
      I2 => Q(5),
      I3 => Q(4),
      I4 => ap_sig_allocacmp_sf_1(3),
      I5 => \inputBuf_V_fu_1406[15]_i_5_n_3\,
      O => \sf_fu_1270_reg[5]\(0)
    );
\inputBuf_V_9_fu_1442[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => Q(0),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_in0_V_TREADY,
      I2 => \inputBuf_V_9_fu_1442[15]_i_2_n_3\,
      I3 => ap_sig_allocacmp_sf_1(1),
      I4 => \^grp_matrix_vector_activate_stream_batch_fu_30_ap_start_reg_reg\,
      I5 => Q(2),
      O => \sf_fu_1270_reg[0]_15\(0)
    );
\inputBuf_V_9_fu_1442[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFEFEF"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \inputBuf_V_9_fu_1442[15]_i_2_n_3\
    );
\inputBuf_V_9_fu_1442[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(1),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_sf_1(1)
    );
\inputBuf_V_fu_1406[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => ap_sig_allocacmp_sf_1(4),
      I1 => ap_sig_allocacmp_sf_1(5),
      I2 => \inputBuf_V_fu_1406[15]_i_5_n_3\,
      I3 => ap_sig_allocacmp_sf_1(3),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_in0_V_TREADY,
      O => \sf_fu_1270_reg[4]\(0)
    );
\inputBuf_V_fu_1406[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(4),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_sf_1(4)
    );
\inputBuf_V_fu_1406[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(5),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_sf_1(5)
    );
\inputBuf_V_fu_1406[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => ap_sig_allocacmp_sf_1(1),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(2),
      O => \inputBuf_V_fu_1406[15]_i_5_n_3\
    );
\inputBuf_V_fu_1406[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(3),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_sf_1(3)
    );
\inputBuf_V_fu_1406[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln290_reg_21981[0]_i_3_n_3\,
      I1 => \^b_v_data_1_state_reg[0]\(0),
      O => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_in0_V_TREADY
    );
\nf_1_fu_1602[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \nf_1_fu_1602_reg[31]\(0),
      O => \^d\(0)
    );
\nf_1_fu_1602[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_1602_reg[31]\(12),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(12)
    );
\nf_1_fu_1602[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_1602_reg[31]\(11),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(11)
    );
\nf_1_fu_1602[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_1602_reg[31]\(10),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(10)
    );
\nf_1_fu_1602[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_1602_reg[31]\(9),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(9)
    );
\nf_1_fu_1602[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_1602_reg[31]\(16),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(16)
    );
\nf_1_fu_1602[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_1602_reg[31]\(15),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(15)
    );
\nf_1_fu_1602[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_1602_reg[31]\(14),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(14)
    );
\nf_1_fu_1602[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_1602_reg[31]\(13),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(13)
    );
\nf_1_fu_1602[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_1602_reg[31]\(20),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(20)
    );
\nf_1_fu_1602[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_1602_reg[31]\(19),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(19)
    );
\nf_1_fu_1602[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_1602_reg[31]\(18),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(18)
    );
\nf_1_fu_1602[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_1602_reg[31]\(17),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(17)
    );
\nf_1_fu_1602[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_1602_reg[31]\(24),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(24)
    );
\nf_1_fu_1602[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_1602_reg[31]\(23),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(23)
    );
\nf_1_fu_1602[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_1602_reg[31]\(22),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(22)
    );
\nf_1_fu_1602[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_1602_reg[31]\(21),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(21)
    );
\nf_1_fu_1602[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_1602_reg[31]\(28),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(28)
    );
\nf_1_fu_1602[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_1602_reg[31]\(27),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(27)
    );
\nf_1_fu_1602[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_1602_reg[31]\(26),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(26)
    );
\nf_1_fu_1602[28]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_1602_reg[31]\(25),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(25)
    );
\nf_1_fu_1602[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A2A002000200020"
    )
        port map (
      I0 => \^grp_matrix_vector_activate_stream_batch_fu_30_ap_start_reg_reg_0\,
      I1 => \^i_fu_1274_reg[1]\,
      I2 => \^icmp_ln290_reg_21981[0]_i_7\,
      I3 => \nf_1_fu_1602[31]_i_4_n_3\,
      I4 => ap_loop_init_int,
      I5 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_loop_init_int_reg_1(0)
    );
\nf_1_fu_1602[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^grp_matrix_vector_activate_stream_batch_fu_30_ap_start_reg_reg_0\,
      I1 => \^i_fu_1274_reg[1]\,
      I2 => \^icmp_ln290_reg_21981[0]_i_7\,
      O => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg_4(0)
    );
\nf_1_fu_1602[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \nf_1_fu_1602[31]_i_8_n_3\,
      I1 => \nf_1_fu_1602_reg[0]\,
      I2 => \nf_1_fu_1602_reg[0]_0\,
      I3 => \nf_1_fu_1602_reg[0]_1\,
      O => \nf_1_fu_1602[31]_i_4_n_3\
    );
\nf_1_fu_1602[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_1602_reg[31]\(31),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(31)
    );
\nf_1_fu_1602[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_1602_reg[31]\(30),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(30)
    );
\nf_1_fu_1602[31]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_1602_reg[31]\(29),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(29)
    );
\nf_1_fu_1602[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \nf_1_fu_1602[31]_i_4_0\,
      I1 => \^d\(3),
      I2 => \^d\(5),
      I3 => \^d\(2),
      I4 => \^grp_matrix_vector_activate_stream_batch_fu_30_ap_start_reg_reg\,
      I5 => \nf_1_fu_1602_reg[31]\(0),
      O => \nf_1_fu_1602[31]_i_8_n_3\
    );
\nf_1_fu_1602[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_1602_reg[31]\(0),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(0)
    );
\nf_1_fu_1602[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_1602_reg[31]\(4),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(4)
    );
\nf_1_fu_1602[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_1602_reg[31]\(3),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(3)
    );
\nf_1_fu_1602[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_1602_reg[31]\(2),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(2)
    );
\nf_1_fu_1602[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_1602_reg[31]\(1),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(1)
    );
\nf_1_fu_1602[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_1602_reg[31]\(8),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(8)
    );
\nf_1_fu_1602[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_1602_reg[31]\(7),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(7)
    );
\nf_1_fu_1602[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_1602_reg[31]\(6),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(6)
    );
\nf_1_fu_1602[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_1602_reg[31]\(5),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(5)
    );
\nf_1_fu_1602_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_1602_reg[8]_i_1_n_3\,
      CO(3) => \nf_1_fu_1602_reg[12]_i_1_n_3\,
      CO(2) => \nf_1_fu_1602_reg[12]_i_1_n_4\,
      CO(1) => \nf_1_fu_1602_reg[12]_i_1_n_5\,
      CO(0) => \nf_1_fu_1602_reg[12]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(12 downto 9),
      S(3 downto 0) => ap_sig_allocacmp_nf_2(12 downto 9)
    );
\nf_1_fu_1602_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_1602_reg[12]_i_1_n_3\,
      CO(3) => \nf_1_fu_1602_reg[16]_i_1_n_3\,
      CO(2) => \nf_1_fu_1602_reg[16]_i_1_n_4\,
      CO(1) => \nf_1_fu_1602_reg[16]_i_1_n_5\,
      CO(0) => \nf_1_fu_1602_reg[16]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(16 downto 13),
      S(3 downto 0) => ap_sig_allocacmp_nf_2(16 downto 13)
    );
\nf_1_fu_1602_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_1602_reg[16]_i_1_n_3\,
      CO(3) => \nf_1_fu_1602_reg[20]_i_1_n_3\,
      CO(2) => \nf_1_fu_1602_reg[20]_i_1_n_4\,
      CO(1) => \nf_1_fu_1602_reg[20]_i_1_n_5\,
      CO(0) => \nf_1_fu_1602_reg[20]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(20 downto 17),
      S(3 downto 0) => ap_sig_allocacmp_nf_2(20 downto 17)
    );
\nf_1_fu_1602_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_1602_reg[20]_i_1_n_3\,
      CO(3) => \nf_1_fu_1602_reg[24]_i_1_n_3\,
      CO(2) => \nf_1_fu_1602_reg[24]_i_1_n_4\,
      CO(1) => \nf_1_fu_1602_reg[24]_i_1_n_5\,
      CO(0) => \nf_1_fu_1602_reg[24]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(24 downto 21),
      S(3 downto 0) => ap_sig_allocacmp_nf_2(24 downto 21)
    );
\nf_1_fu_1602_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_1602_reg[24]_i_1_n_3\,
      CO(3) => \nf_1_fu_1602_reg[28]_i_1_n_3\,
      CO(2) => \nf_1_fu_1602_reg[28]_i_1_n_4\,
      CO(1) => \nf_1_fu_1602_reg[28]_i_1_n_5\,
      CO(0) => \nf_1_fu_1602_reg[28]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(28 downto 25),
      S(3 downto 0) => ap_sig_allocacmp_nf_2(28 downto 25)
    );
\nf_1_fu_1602_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_1602_reg[28]_i_1_n_3\,
      CO(3 downto 2) => \NLW_nf_1_fu_1602_reg[31]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \nf_1_fu_1602_reg[31]_i_3_n_5\,
      CO(0) => \nf_1_fu_1602_reg[31]_i_3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_nf_1_fu_1602_reg[31]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => \^d\(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => ap_sig_allocacmp_nf_2(31 downto 29)
    );
\nf_1_fu_1602_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \nf_1_fu_1602_reg[4]_i_1_n_3\,
      CO(2) => \nf_1_fu_1602_reg[4]_i_1_n_4\,
      CO(1) => \nf_1_fu_1602_reg[4]_i_1_n_5\,
      CO(0) => \nf_1_fu_1602_reg[4]_i_1_n_6\,
      CYINIT => \ap_sig_allocacmp_nf_2__0\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(4 downto 1),
      S(3 downto 0) => ap_sig_allocacmp_nf_2(4 downto 1)
    );
\nf_1_fu_1602_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_1602_reg[4]_i_1_n_3\,
      CO(3) => \nf_1_fu_1602_reg[8]_i_1_n_3\,
      CO(2) => \nf_1_fu_1602_reg[8]_i_1_n_4\,
      CO(1) => \nf_1_fu_1602_reg[8]_i_1_n_5\,
      CO(0) => \nf_1_fu_1602_reg[8]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(8 downto 5),
      S(3 downto 0) => ap_sig_allocacmp_nf_2(8 downto 5)
    );
\sf_fu_1270[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => Q(0),
      O => \^sf_fu_1270_reg[31]\(0)
    );
\sf_fu_1270[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(12),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(12)
    );
\sf_fu_1270[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(11),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(11)
    );
\sf_fu_1270[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(10),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(10)
    );
\sf_fu_1270[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(9),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(9)
    );
\sf_fu_1270[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(16),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(16)
    );
\sf_fu_1270[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(15),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(15)
    );
\sf_fu_1270[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(14),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(14)
    );
\sf_fu_1270[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(13),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(13)
    );
\sf_fu_1270[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(20),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(20)
    );
\sf_fu_1270[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(19),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(19)
    );
\sf_fu_1270[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(18),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(18)
    );
\sf_fu_1270[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(17),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(17)
    );
\sf_fu_1270[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(24),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(24)
    );
\sf_fu_1270[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(23),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(23)
    );
\sf_fu_1270[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(22),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(22)
    );
\sf_fu_1270[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(21),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(21)
    );
\sf_fu_1270[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(28),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(28)
    );
\sf_fu_1270[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(27),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(27)
    );
\sf_fu_1270[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(26),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(26)
    );
\sf_fu_1270[28]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(25),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(25)
    );
\sf_fu_1270[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]\(0),
      I1 => \^icmp_ln290_reg_21981[0]_i_7\,
      I2 => \^i_fu_1274_reg[1]\,
      O => SR(0)
    );
\sf_fu_1270[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^grp_matrix_vector_activate_stream_batch_fu_30_ap_start_reg_reg_0\,
      I1 => \^icmp_ln290_reg_21981[0]_i_7\,
      I2 => \^i_fu_1274_reg[1]\,
      O => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg_3(0)
    );
\sf_fu_1270[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => \i_fu_1274_reg[6]\(1),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \sf_fu_1270[31]_i_8_n_3\,
      O => \^i_fu_1274_reg[1]\
    );
\sf_fu_1270[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(31),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(31)
    );
\sf_fu_1270[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(30),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(30)
    );
\sf_fu_1270[31]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(29),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(29)
    );
\sf_fu_1270[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
        port map (
      I0 => \i_fu_1274_reg[6]\(6),
      I1 => \i_fu_1274_reg[6]\(4),
      I2 => \i_fu_1274_reg[6]\(2),
      I3 => \i_fu_1274_reg[6]\(3),
      I4 => \i_fu_1274_reg[6]\(0),
      I5 => \i_fu_1274_reg[6]\(5),
      O => \sf_fu_1270[31]_i_8_n_3\
    );
\sf_fu_1270[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(0),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_sf_1(0)
    );
\sf_fu_1270[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(4),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_1270[4]_i_3_n_3\
    );
\sf_fu_1270[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(3),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_1270[4]_i_4_n_3\
    );
\sf_fu_1270[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(2),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_1270[4]_i_5_n_3\
    );
\sf_fu_1270[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(1),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_1270[4]_i_6_n_3\
    );
\sf_fu_1270[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(8),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(8)
    );
\sf_fu_1270[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(7),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(7)
    );
\sf_fu_1270[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(6),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \ap_sig_allocacmp_sf_1__0\(6)
    );
\sf_fu_1270[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(5),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_1270[8]_i_5_n_3\
    );
\sf_fu_1270_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_fu_1270_reg[8]_i_1_n_3\,
      CO(3) => \sf_fu_1270_reg[12]_i_1_n_3\,
      CO(2) => \sf_fu_1270_reg[12]_i_1_n_4\,
      CO(1) => \sf_fu_1270_reg[12]_i_1_n_5\,
      CO(0) => \sf_fu_1270_reg[12]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^sf_fu_1270_reg[31]\(12 downto 9),
      S(3 downto 0) => \ap_sig_allocacmp_sf_1__0\(12 downto 9)
    );
\sf_fu_1270_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_fu_1270_reg[12]_i_1_n_3\,
      CO(3) => \sf_fu_1270_reg[16]_i_1_n_3\,
      CO(2) => \sf_fu_1270_reg[16]_i_1_n_4\,
      CO(1) => \sf_fu_1270_reg[16]_i_1_n_5\,
      CO(0) => \sf_fu_1270_reg[16]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^sf_fu_1270_reg[31]\(16 downto 13),
      S(3 downto 0) => \ap_sig_allocacmp_sf_1__0\(16 downto 13)
    );
\sf_fu_1270_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_fu_1270_reg[16]_i_1_n_3\,
      CO(3) => \sf_fu_1270_reg[20]_i_1_n_3\,
      CO(2) => \sf_fu_1270_reg[20]_i_1_n_4\,
      CO(1) => \sf_fu_1270_reg[20]_i_1_n_5\,
      CO(0) => \sf_fu_1270_reg[20]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^sf_fu_1270_reg[31]\(20 downto 17),
      S(3 downto 0) => \ap_sig_allocacmp_sf_1__0\(20 downto 17)
    );
\sf_fu_1270_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_fu_1270_reg[20]_i_1_n_3\,
      CO(3) => \sf_fu_1270_reg[24]_i_1_n_3\,
      CO(2) => \sf_fu_1270_reg[24]_i_1_n_4\,
      CO(1) => \sf_fu_1270_reg[24]_i_1_n_5\,
      CO(0) => \sf_fu_1270_reg[24]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^sf_fu_1270_reg[31]\(24 downto 21),
      S(3 downto 0) => \ap_sig_allocacmp_sf_1__0\(24 downto 21)
    );
\sf_fu_1270_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_fu_1270_reg[24]_i_1_n_3\,
      CO(3) => \sf_fu_1270_reg[28]_i_1_n_3\,
      CO(2) => \sf_fu_1270_reg[28]_i_1_n_4\,
      CO(1) => \sf_fu_1270_reg[28]_i_1_n_5\,
      CO(0) => \sf_fu_1270_reg[28]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^sf_fu_1270_reg[31]\(28 downto 25),
      S(3 downto 0) => \ap_sig_allocacmp_sf_1__0\(28 downto 25)
    );
\sf_fu_1270_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_fu_1270_reg[28]_i_1_n_3\,
      CO(3 downto 2) => \NLW_sf_fu_1270_reg[31]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sf_fu_1270_reg[31]_i_3_n_5\,
      CO(0) => \sf_fu_1270_reg[31]_i_3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sf_fu_1270_reg[31]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => \^sf_fu_1270_reg[31]\(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => \ap_sig_allocacmp_sf_1__0\(31 downto 29)
    );
\sf_fu_1270_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sf_fu_1270_reg[4]_i_1_n_3\,
      CO(2) => \sf_fu_1270_reg[4]_i_1_n_4\,
      CO(1) => \sf_fu_1270_reg[4]_i_1_n_5\,
      CO(0) => \sf_fu_1270_reg[4]_i_1_n_6\,
      CYINIT => ap_sig_allocacmp_sf_1(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^sf_fu_1270_reg[31]\(4 downto 1),
      S(3) => \sf_fu_1270[4]_i_3_n_3\,
      S(2) => \sf_fu_1270[4]_i_4_n_3\,
      S(1) => \sf_fu_1270[4]_i_5_n_3\,
      S(0) => \sf_fu_1270[4]_i_6_n_3\
    );
\sf_fu_1270_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_fu_1270_reg[4]_i_1_n_3\,
      CO(3) => \sf_fu_1270_reg[8]_i_1_n_3\,
      CO(2) => \sf_fu_1270_reg[8]_i_1_n_4\,
      CO(1) => \sf_fu_1270_reg[8]_i_1_n_5\,
      CO(0) => \sf_fu_1270_reg[8]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^sf_fu_1270_reg[31]\(8 downto 5),
      S(3 downto 1) => \ap_sig_allocacmp_sf_1__0\(8 downto 6),
      S(0) => \sf_fu_1270[8]_i_5_n_3\
    );
\xor_ln1019_27_reg_20701[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_26_4\(13),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_26_5\(13),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_26_6\(13),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_26_7\(13),
      O => \mux_496_16_1_1_U1/mux_2_8\(13)
    );
\xor_ln1019_27_reg_20701[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_26_0\(13),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_26_1\(13),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_26_2\(13),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_26_3\(13),
      O => \mux_496_16_1_1_U1/mux_2_9\(13)
    );
\xor_ln1019_27_reg_20701[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_27_0\(13),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_27_1\(13),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_27_2\(13),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_27_3\(13),
      O => \mux_496_16_1_1_U1/mux_2_10\(13)
    );
\xor_ln1019_27_reg_20701[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_27_4\(13),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_27_5\(13),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_27_6\(13),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_20736_reg[1]_i_27_7\(13),
      O => \mux_496_16_1_1_U1/mux_2_11\(13)
    );
\xor_ln1019_27_reg_20701[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_28_4\(13),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_28_5\(13),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_28_6\(13),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_28_7\(13),
      O => \mux_496_16_1_1_U1/mux_2_4\(13)
    );
\xor_ln1019_27_reg_20701[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_28_0\(13),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_28_1\(13),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_28_2\(13),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_28_3\(13),
      O => \mux_496_16_1_1_U1/mux_2_5\(13)
    );
\xor_ln1019_27_reg_20701[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_29_4\(13),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_29_5\(13),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_29_6\(13),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_29_7\(13),
      O => \mux_496_16_1_1_U1/mux_2_6\(13)
    );
\xor_ln1019_27_reg_20701[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E0E00EE1F1F11FF"
    )
        port map (
      I0 => \^i_fu_1274_reg[1]\,
      I1 => \icmp_ln290_reg_21981[0]_i_3_n_3\,
      I2 => \add_ln840_12_reg_20736_reg[1]\(13),
      I3 => \add_ln840_12_reg_20736_reg[1]_0\(13),
      I4 => B_V_data_1_sel,
      I5 => tmp_fu_1972_p51(13),
      O => \B_V_data_1_payload_B_reg[13]\
    );
\xor_ln1019_27_reg_20701[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_29_0\(13),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_29_1\(13),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_29_2\(13),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_29_3\(13),
      O => \mux_496_16_1_1_U1/mux_2_7\(13)
    );
\xor_ln1019_27_reg_20701[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_30_4\(13),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_30_5\(13),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_30_6\(13),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_30_7\(13),
      O => \mux_496_16_1_1_U1/mux_2_0\(13)
    );
\xor_ln1019_27_reg_20701[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_30_0\(13),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_30_1\(13),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_30_2\(13),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_30_3\(13),
      O => \mux_496_16_1_1_U1/mux_2_1\(13)
    );
\xor_ln1019_27_reg_20701[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_31_4\(13),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_31_5\(13),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_31_6\(13),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_31_7\(13),
      O => \mux_496_16_1_1_U1/mux_2_2\(13)
    );
\xor_ln1019_27_reg_20701[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736_reg[1]_i_31_0\(13),
      I1 => \add_ln840_12_reg_20736_reg[1]_i_31_1\(13),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_20736_reg[1]_i_31_2\(13),
      I4 => \inputBuf_V_16_fu_1470[15]_i_2_n_3\,
      I5 => \add_ln840_12_reg_20736_reg[1]_i_31_3\(13),
      O => \mux_496_16_1_1_U1/mux_2_3\(13)
    );
\xor_ln1019_27_reg_20701[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_20736[1]_i_4_0\(13),
      I1 => \mux_496_16_1_1_U1/mux_4_2\(13),
      I2 => ap_sig_allocacmp_sf_1(5),
      I3 => \mux_496_16_1_1_U1/mux_4_1\(13),
      I4 => ap_sig_allocacmp_sf_1(4),
      I5 => \mux_496_16_1_1_U1/mux_4_0\(13),
      O => tmp_fu_1972_p51(13)
    );
\xor_ln1019_27_reg_20701_reg[0]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_6\(13),
      I1 => \mux_496_16_1_1_U1/mux_2_7\(13),
      O => \mux_496_16_1_1_U1/mux_3_3\(13),
      S => ap_sig_allocacmp_sf_1(2)
    );
\xor_ln1019_27_reg_20701_reg[0]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_0\(13),
      I1 => \mux_496_16_1_1_U1/mux_2_1\(13),
      O => \mux_496_16_1_1_U1/mux_3_0\(13),
      S => ap_sig_allocacmp_sf_1(2)
    );
\xor_ln1019_27_reg_20701_reg[0]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_2\(13),
      I1 => \mux_496_16_1_1_U1/mux_2_3\(13),
      O => \mux_496_16_1_1_U1/mux_3_1\(13),
      S => ap_sig_allocacmp_sf_1(2)
    );
\xor_ln1019_27_reg_20701_reg[0]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_496_16_1_1_U1/mux_3_4\(13),
      I1 => \mux_496_16_1_1_U1/mux_3_5\(13),
      O => \mux_496_16_1_1_U1/mux_4_2\(13),
      S => ap_sig_allocacmp_sf_1(3)
    );
\xor_ln1019_27_reg_20701_reg[0]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_496_16_1_1_U1/mux_3_2\(13),
      I1 => \mux_496_16_1_1_U1/mux_3_3\(13),
      O => \mux_496_16_1_1_U1/mux_4_1\(13),
      S => ap_sig_allocacmp_sf_1(3)
    );
\xor_ln1019_27_reg_20701_reg[0]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \mux_496_16_1_1_U1/mux_3_0\(13),
      I1 => \mux_496_16_1_1_U1/mux_3_1\(13),
      O => \mux_496_16_1_1_U1/mux_4_0\(13),
      S => ap_sig_allocacmp_sf_1(3)
    );
\xor_ln1019_27_reg_20701_reg[0]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_8\(13),
      I1 => \mux_496_16_1_1_U1/mux_2_9\(13),
      O => \mux_496_16_1_1_U1/mux_3_4\(13),
      S => ap_sig_allocacmp_sf_1(2)
    );
\xor_ln1019_27_reg_20701_reg[0]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_10\(13),
      I1 => \mux_496_16_1_1_U1/mux_2_11\(13),
      O => \mux_496_16_1_1_U1/mux_3_5\(13),
      S => ap_sig_allocacmp_sf_1(2)
    );
\xor_ln1019_27_reg_20701_reg[0]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mux_496_16_1_1_U1/mux_2_4\(13),
      I1 => \mux_496_16_1_1_U1/mux_2_5\(13),
      O => \mux_496_16_1_1_U1/mux_3_2\(13),
      S => ap_sig_allocacmp_sf_1(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_MatrixVectorActivation_0_regslice_both is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    in0_V_TVALID_int_regslice : out STD_LOGIC;
    B_V_data_1_sel : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \B_V_data_1_payload_B_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \B_V_data_1_payload_B_reg[15]_1\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    in0_V_TREADY_int_regslice : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_MatrixVectorActivation_0_regslice_both : entity is "MatrixVectorActivation_0_regslice_both";
end top_StreamingDataflowPartition_1_0_MatrixVectorActivation_0_regslice_both;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_MatrixVectorActivation_0_regslice_both is
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_1_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^b_v_data_1_sel\ : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__0_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__0_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_2_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^in0_v_tvalid_int_regslice\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_2\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_1406[0]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_1406[10]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_1406[11]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_1406[12]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_1406[13]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_1406[14]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_1406[15]_i_2\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_1406[1]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_1406[2]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_1406[3]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_1406[4]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_1406[5]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_1406[6]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_1406[7]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_1406[8]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_1406[9]_i_1\ : label is "soft_lutpair125";
begin
  \B_V_data_1_payload_B_reg[15]_0\(15 downto 0) <= \^b_v_data_1_payload_b_reg[15]_0\(15 downto 0);
  B_V_data_1_sel <= \^b_v_data_1_sel\;
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  Q(15 downto 0) <= \^q\(15 downto 0);
  in0_V_TVALID_int_regslice <= \^in0_v_tvalid_int_regslice\;
\B_V_data_1_payload_A[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^in0_v_tvalid_int_regslice\,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_payload_A[15]_i_1_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[15]_i_1_n_3\,
      D => in0_V_TDATA(0),
      Q => \^q\(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[15]_i_1_n_3\,
      D => in0_V_TDATA(10),
      Q => \^q\(10),
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[15]_i_1_n_3\,
      D => in0_V_TDATA(11),
      Q => \^q\(11),
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[15]_i_1_n_3\,
      D => in0_V_TDATA(12),
      Q => \^q\(12),
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[15]_i_1_n_3\,
      D => in0_V_TDATA(13),
      Q => \^q\(13),
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[15]_i_1_n_3\,
      D => in0_V_TDATA(14),
      Q => \^q\(14),
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[15]_i_1_n_3\,
      D => in0_V_TDATA(15),
      Q => \^q\(15),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[15]_i_1_n_3\,
      D => in0_V_TDATA(1),
      Q => \^q\(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[15]_i_1_n_3\,
      D => in0_V_TDATA(2),
      Q => \^q\(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[15]_i_1_n_3\,
      D => in0_V_TDATA(3),
      Q => \^q\(3),
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[15]_i_1_n_3\,
      D => in0_V_TDATA(4),
      Q => \^q\(4),
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[15]_i_1_n_3\,
      D => in0_V_TDATA(5),
      Q => \^q\(5),
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[15]_i_1_n_3\,
      D => in0_V_TDATA(6),
      Q => \^q\(6),
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[15]_i_1_n_3\,
      D => in0_V_TDATA(7),
      Q => \^q\(7),
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[15]_i_1_n_3\,
      D => in0_V_TDATA(8),
      Q => \^q\(8),
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[15]_i_1_n_3\,
      D => in0_V_TDATA(9),
      Q => \^q\(9),
      R => '0'
    );
\B_V_data_1_payload_B[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^in0_v_tvalid_int_regslice\,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(0),
      Q => \^b_v_data_1_payload_b_reg[15]_0\(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(10),
      Q => \^b_v_data_1_payload_b_reg[15]_0\(10),
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(11),
      Q => \^b_v_data_1_payload_b_reg[15]_0\(11),
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(12),
      Q => \^b_v_data_1_payload_b_reg[15]_0\(12),
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(13),
      Q => \^b_v_data_1_payload_b_reg[15]_0\(13),
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(14),
      Q => \^b_v_data_1_payload_b_reg[15]_0\(14),
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(15),
      Q => \^b_v_data_1_payload_b_reg[15]_0\(15),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(1),
      Q => \^b_v_data_1_payload_b_reg[15]_0\(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(2),
      Q => \^b_v_data_1_payload_b_reg[15]_0\(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(3),
      Q => \^b_v_data_1_payload_b_reg[15]_0\(3),
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(4),
      Q => \^b_v_data_1_payload_b_reg[15]_0\(4),
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(5),
      Q => \^b_v_data_1_payload_b_reg[15]_0\(5),
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(6),
      Q => \^b_v_data_1_payload_b_reg[15]_0\(6),
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(7),
      Q => \^b_v_data_1_payload_b_reg[15]_0\(7),
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(8),
      Q => \^b_v_data_1_payload_b_reg[15]_0\(8),
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(9),
      Q => \^b_v_data_1_payload_b_reg[15]_0\(9),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => in0_V_TREADY_int_regslice,
      I1 => \^in0_v_tvalid_int_regslice\,
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_sel_rd_i_1__0_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__0_n_3\,
      Q => \^b_v_data_1_sel\,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => in0_V_TVALID,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__0_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__0_n_3\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => in0_V_TREADY_int_regslice,
      I2 => in0_V_TVALID,
      I3 => \^b_v_data_1_state_reg[1]_0\,
      I4 => \^in0_v_tvalid_int_regslice\,
      O => \B_V_data_1_state[0]_i_1__1_n_3\
    );
\B_V_data_1_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => in0_V_TREADY_int_regslice,
      I1 => \^in0_v_tvalid_int_regslice\,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => in0_V_TVALID,
      O => \B_V_data_1_state[1]_i_2_n_3\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__1_n_3\,
      Q => \^in0_v_tvalid_int_regslice\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_2_n_3\,
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => ap_rst_n_inv
    );
\inputBuf_V_fu_1406[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[15]_0\(0),
      I1 => \^q\(0),
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[15]_1\(0)
    );
\inputBuf_V_fu_1406[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[15]_0\(10),
      I1 => \^q\(10),
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[15]_1\(10)
    );
\inputBuf_V_fu_1406[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[15]_0\(11),
      I1 => \^q\(11),
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[15]_1\(11)
    );
\inputBuf_V_fu_1406[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[15]_0\(12),
      I1 => \^q\(12),
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[15]_1\(12)
    );
\inputBuf_V_fu_1406[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[15]_0\(13),
      I1 => \^q\(13),
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[15]_1\(13)
    );
\inputBuf_V_fu_1406[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[15]_0\(14),
      I1 => \^q\(14),
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[15]_1\(14)
    );
\inputBuf_V_fu_1406[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[15]_0\(15),
      I1 => \^q\(15),
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[15]_1\(15)
    );
\inputBuf_V_fu_1406[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[15]_0\(1),
      I1 => \^q\(1),
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[15]_1\(1)
    );
\inputBuf_V_fu_1406[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[15]_0\(2),
      I1 => \^q\(2),
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[15]_1\(2)
    );
\inputBuf_V_fu_1406[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[15]_0\(3),
      I1 => \^q\(3),
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[15]_1\(3)
    );
\inputBuf_V_fu_1406[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[15]_0\(4),
      I1 => \^q\(4),
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[15]_1\(4)
    );
\inputBuf_V_fu_1406[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[15]_0\(5),
      I1 => \^q\(5),
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[15]_1\(5)
    );
\inputBuf_V_fu_1406[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[15]_0\(6),
      I1 => \^q\(6),
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[15]_1\(6)
    );
\inputBuf_V_fu_1406[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[15]_0\(7),
      I1 => \^q\(7),
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[15]_1\(7)
    );
\inputBuf_V_fu_1406[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[15]_0\(8),
      I1 => \^q\(8),
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[15]_1\(8)
    );
\inputBuf_V_fu_1406[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[15]_0\(9),
      I1 => \^q\(9),
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[15]_1\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_StreamingDataflowPartition_1_0_MatrixVectorActivation_0_regslice_both__parameterized0\ is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    ap_rst_n_inv : out STD_LOGIC;
    weights_V_TVALID_int_regslice : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[505]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[511]_0\ : out STD_LOGIC_VECTOR ( 95 downto 0 );
    \B_V_data_1_payload_B_reg[489]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[473]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[457]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[441]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[425]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[409]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[393]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[377]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[361]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[345]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[329]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[313]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[297]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[281]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[265]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[249]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[233]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[217]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[201]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[185]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[169]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[153]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[137]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[121]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[105]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[89]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[73]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[57]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[41]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[25]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[9]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[498]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[482]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[466]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[450]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[434]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[418]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[402]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[386]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[370]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[354]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[338]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[322]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[306]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[290]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[274]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[258]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[242]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[226]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[210]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[194]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[178]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[162]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[146]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[130]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[114]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[98]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[82]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[66]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[50]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[34]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[18]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[500]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[484]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[468]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[452]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[436]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[420]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[404]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[388]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[372]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[356]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[340]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[324]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[308]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[292]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[276]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[260]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[244]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[228]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[212]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[196]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[180]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[164]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[148]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[132]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[116]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[100]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[84]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[68]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[52]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[36]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[20]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[503]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[487]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[471]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[455]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[439]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[423]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[407]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[391]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[375]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[359]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[343]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[327]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[311]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[295]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[279]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[263]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[247]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[231]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[215]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[199]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[183]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[167]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[151]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[135]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[119]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[103]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[87]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[71]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[55]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[39]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[23]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[7]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[507]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[491]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[475]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[459]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[443]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[427]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[411]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[395]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[379]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[363]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[347]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[331]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[315]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[299]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[283]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[267]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[251]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[235]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[219]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[203]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[187]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[171]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[155]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[139]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[123]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[107]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[91]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[75]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[59]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[43]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[27]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[11]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[510]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[494]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[478]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[462]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[446]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[430]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[414]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[398]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[382]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[366]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[350]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[334]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[318]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[302]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[286]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[270]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[254]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[238]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[222]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[206]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[190]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[174]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[158]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[142]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[126]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[110]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[94]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[78]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[62]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[46]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[30]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[14]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    xor_ln1019_1019_fu_16062_p2 : out STD_LOGIC;
    xor_ln1019_987_fu_15634_p2 : out STD_LOGIC;
    xor_ln1019_955_fu_15206_p2 : out STD_LOGIC;
    xor_ln1019_923_fu_14778_p2 : out STD_LOGIC;
    xor_ln1019_891_fu_14350_p2 : out STD_LOGIC;
    xor_ln1019_859_fu_13922_p2 : out STD_LOGIC;
    xor_ln1019_827_fu_13494_p2 : out STD_LOGIC;
    xor_ln1019_795_fu_13066_p2 : out STD_LOGIC;
    xor_ln1019_763_fu_12638_p2 : out STD_LOGIC;
    xor_ln1019_731_fu_12210_p2 : out STD_LOGIC;
    xor_ln1019_699_fu_11782_p2 : out STD_LOGIC;
    xor_ln1019_667_fu_11354_p2 : out STD_LOGIC;
    xor_ln1019_635_fu_10926_p2 : out STD_LOGIC;
    xor_ln1019_603_fu_10498_p2 : out STD_LOGIC;
    xor_ln1019_571_fu_10070_p2 : out STD_LOGIC;
    xor_ln1019_539_fu_9642_p2 : out STD_LOGIC;
    xor_ln1019_507_fu_9214_p2 : out STD_LOGIC;
    xor_ln1019_475_fu_8786_p2 : out STD_LOGIC;
    xor_ln1019_443_fu_8358_p2 : out STD_LOGIC;
    xor_ln1019_411_fu_7930_p2 : out STD_LOGIC;
    xor_ln1019_379_fu_7502_p2 : out STD_LOGIC;
    xor_ln1019_347_fu_7074_p2 : out STD_LOGIC;
    xor_ln1019_315_fu_6646_p2 : out STD_LOGIC;
    xor_ln1019_283_fu_6218_p2 : out STD_LOGIC;
    xor_ln1019_251_fu_5790_p2 : out STD_LOGIC;
    xor_ln1019_219_fu_5362_p2 : out STD_LOGIC;
    xor_ln1019_187_fu_4934_p2 : out STD_LOGIC;
    xor_ln1019_155_fu_4506_p2 : out STD_LOGIC;
    xor_ln1019_123_fu_4078_p2 : out STD_LOGIC;
    xor_ln1019_91_fu_3650_p2 : out STD_LOGIC;
    xor_ln1019_59_fu_3222_p2 : out STD_LOGIC;
    xor_ln1019_27_fu_2778_p2 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_fu_1274 : in STD_LOGIC;
    weights_V_TVALID : in STD_LOGIC;
    \add_ln840_503_reg_21961_reg[0]\ : in STD_LOGIC;
    \add_ln840_503_reg_21961_reg[0]_0\ : in STD_LOGIC;
    \add_ln840_504_reg_21966_reg[0]\ : in STD_LOGIC;
    \add_ln840_504_reg_21966_reg[0]_0\ : in STD_LOGIC;
    \add_ln840_506_reg_21971_reg[0]\ : in STD_LOGIC;
    \add_ln840_506_reg_21971_reg[0]_0\ : in STD_LOGIC;
    \add_ln840_500_reg_21956_reg[0]\ : in STD_LOGIC;
    \add_ln840_500_reg_21956_reg[0]_0\ : in STD_LOGIC;
    \add_ln840_499_reg_21951_reg[0]\ : in STD_LOGIC;
    \add_ln840_499_reg_21951_reg[0]_0\ : in STD_LOGIC;
    \add_ln840_497_reg_21946_reg[0]\ : in STD_LOGIC;
    \add_ln840_497_reg_21946_reg[0]_0\ : in STD_LOGIC;
    \xor_ln1019_1019_reg_21941_reg[0]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 511 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_StreamingDataflowPartition_1_0_MatrixVectorActivation_0_regslice_both__parameterized0\ : entity is "MatrixVectorActivation_0_regslice_both";
end \top_StreamingDataflowPartition_1_0_MatrixVectorActivation_0_regslice_both__parameterized0\;

architecture STRUCTURE of \top_StreamingDataflowPartition_1_0_MatrixVectorActivation_0_regslice_both__parameterized0\ is
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A[511]_i_1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[100]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[101]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[102]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[103]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[104]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[105]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[106]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[107]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[108]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[109]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[110]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[111]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[112]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[113]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[114]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[115]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[116]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[117]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[118]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[119]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[120]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[121]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[122]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[123]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[124]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[125]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[126]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[127]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[128]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[129]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[130]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[131]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[132]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[133]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[134]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[135]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[136]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[137]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[138]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[139]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[140]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[141]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[142]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[143]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[144]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[145]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[146]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[147]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[148]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[149]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[150]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[151]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[152]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[153]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[154]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[155]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[156]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[157]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[158]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[159]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[160]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[161]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[162]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[163]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[164]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[165]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[166]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[167]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[168]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[169]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[170]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[171]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[172]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[173]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[174]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[175]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[176]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[177]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[178]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[179]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[180]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[181]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[182]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[183]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[184]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[185]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[186]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[187]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[188]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[189]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[190]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[191]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[192]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[193]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[194]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[195]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[196]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[197]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[198]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[199]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[200]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[201]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[202]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[203]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[204]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[205]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[206]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[207]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[208]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[209]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[210]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[211]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[212]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[213]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[214]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[215]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[216]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[217]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[218]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[219]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[220]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[221]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[222]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[223]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[224]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[225]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[226]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[227]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[228]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[229]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[230]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[231]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[232]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[233]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[234]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[235]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[236]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[237]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[238]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[239]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[240]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[241]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[242]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[243]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[244]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[245]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[246]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[247]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[248]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[249]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[24]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[250]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[251]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[252]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[253]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[254]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[255]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[256]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[257]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[258]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[259]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[25]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[260]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[261]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[262]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[263]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[264]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[265]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[266]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[267]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[268]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[269]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[26]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[270]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[271]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[272]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[273]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[274]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[275]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[276]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[277]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[278]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[279]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[27]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[280]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[281]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[282]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[283]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[284]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[285]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[286]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[287]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[288]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[289]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[28]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[290]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[291]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[292]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[293]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[294]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[295]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[296]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[297]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[298]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[299]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[29]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[300]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[301]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[302]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[303]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[304]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[305]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[306]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[307]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[308]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[309]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[30]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[310]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[311]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[312]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[313]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[314]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[315]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[316]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[317]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[318]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[319]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[31]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[320]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[321]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[322]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[323]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[324]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[325]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[326]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[327]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[328]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[329]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[32]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[330]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[331]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[332]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[333]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[334]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[335]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[336]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[337]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[338]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[339]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[33]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[340]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[341]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[342]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[343]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[344]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[345]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[346]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[347]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[348]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[349]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[34]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[350]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[351]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[352]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[353]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[354]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[355]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[356]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[357]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[358]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[359]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[35]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[360]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[361]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[362]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[363]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[364]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[365]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[366]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[367]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[368]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[369]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[36]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[370]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[371]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[372]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[373]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[374]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[375]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[376]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[377]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[378]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[379]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[37]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[380]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[381]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[382]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[383]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[384]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[385]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[386]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[387]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[388]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[389]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[38]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[390]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[391]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[392]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[393]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[394]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[395]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[396]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[397]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[398]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[399]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[39]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[400]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[401]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[402]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[403]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[404]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[405]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[406]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[407]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[408]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[409]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[40]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[410]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[411]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[412]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[413]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[414]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[415]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[416]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[417]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[418]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[419]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[41]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[420]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[421]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[422]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[423]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[424]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[425]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[426]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[427]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[428]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[429]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[42]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[430]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[431]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[432]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[433]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[434]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[435]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[436]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[437]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[438]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[439]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[43]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[440]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[441]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[442]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[443]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[444]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[445]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[446]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[447]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[448]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[449]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[44]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[450]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[451]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[452]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[453]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[454]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[455]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[456]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[457]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[458]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[459]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[45]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[460]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[461]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[462]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[463]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[464]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[465]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[466]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[467]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[468]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[469]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[46]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[470]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[471]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[472]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[473]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[474]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[475]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[476]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[477]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[478]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[479]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[47]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[480]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[481]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[482]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[483]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[484]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[485]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[486]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[487]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[488]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[489]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[48]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[490]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[491]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[492]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[493]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[494]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[495]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[496]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[497]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[498]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[499]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[49]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[500]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[501]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[502]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[503]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[504]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[505]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[506]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[507]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[508]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[509]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[50]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[510]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[511]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[51]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[52]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[53]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[54]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[55]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[56]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[57]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[58]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[59]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[60]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[61]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[62]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[63]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[64]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[65]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[66]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[67]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[68]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[69]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[70]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[71]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[72]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[73]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[74]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[75]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[76]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[77]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[78]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[79]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[80]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[81]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[82]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[83]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[84]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[85]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[86]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[87]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[88]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[89]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[90]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[91]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[92]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[93]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[94]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[95]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[96]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[97]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[98]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[99]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[9]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[100]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[101]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[102]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[103]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[104]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[105]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[106]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[107]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[108]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[109]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[110]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[111]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[112]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[113]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[114]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[115]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[116]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[117]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[118]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[119]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[120]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[121]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[122]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[123]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[124]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[125]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[126]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[127]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[128]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[129]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[130]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[131]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[132]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[133]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[134]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[135]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[136]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[137]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[138]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[139]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[140]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[141]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[142]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[143]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[144]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[145]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[146]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[147]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[148]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[149]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[150]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[151]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[152]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[153]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[154]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[155]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[156]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[157]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[158]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[159]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[160]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[161]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[162]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[163]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[164]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[165]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[166]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[167]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[168]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[169]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[170]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[171]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[172]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[173]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[174]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[175]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[176]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[177]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[178]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[179]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[180]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[181]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[182]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[183]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[184]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[185]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[186]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[187]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[188]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[189]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[190]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[191]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[192]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[193]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[194]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[195]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[196]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[197]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[198]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[199]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[200]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[201]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[202]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[203]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[204]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[205]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[206]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[207]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[208]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[209]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[210]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[211]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[212]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[213]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[214]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[215]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[216]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[217]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[218]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[219]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[220]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[221]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[222]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[223]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[224]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[225]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[226]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[227]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[228]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[229]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[230]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[231]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[232]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[233]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[234]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[235]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[236]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[237]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[238]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[239]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[240]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[241]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[242]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[243]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[244]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[245]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[246]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[247]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[248]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[249]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[24]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[250]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[251]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[252]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[253]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[254]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[255]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[256]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[257]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[258]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[259]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[25]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[260]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[261]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[262]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[263]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[264]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[265]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[266]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[267]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[268]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[269]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[26]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[270]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[271]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[272]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[273]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[274]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[275]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[276]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[277]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[278]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[279]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[27]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[280]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[281]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[282]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[283]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[284]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[285]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[286]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[287]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[288]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[289]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[28]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[290]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[291]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[292]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[293]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[294]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[295]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[296]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[297]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[298]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[299]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[29]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[300]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[301]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[302]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[303]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[304]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[305]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[306]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[307]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[308]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[309]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[30]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[310]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[311]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[312]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[313]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[314]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[315]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[316]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[317]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[318]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[319]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[31]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[320]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[321]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[322]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[323]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[324]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[325]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[326]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[327]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[328]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[329]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[32]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[330]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[331]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[332]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[333]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[334]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[335]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[336]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[337]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[338]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[339]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[33]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[340]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[341]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[342]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[343]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[344]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[345]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[346]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[347]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[348]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[349]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[34]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[350]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[351]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[352]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[353]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[354]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[355]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[356]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[357]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[358]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[359]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[35]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[360]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[361]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[362]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[363]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[364]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[365]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[366]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[367]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[368]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[369]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[36]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[370]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[371]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[372]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[373]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[374]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[375]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[376]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[377]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[378]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[379]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[37]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[380]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[381]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[382]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[383]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[384]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[385]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[386]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[387]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[388]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[389]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[38]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[390]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[391]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[392]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[393]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[394]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[395]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[396]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[397]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[398]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[399]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[39]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[400]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[401]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[402]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[403]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[404]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[405]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[406]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[407]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[408]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[409]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[40]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[410]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[411]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[412]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[413]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[414]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[415]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[416]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[417]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[418]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[419]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[41]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[420]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[421]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[422]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[423]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[424]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[425]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[426]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[427]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[428]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[429]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[42]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[430]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[431]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[432]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[433]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[434]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[435]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[436]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[437]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[438]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[439]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[43]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[440]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[441]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[442]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[443]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[444]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[445]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[446]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[447]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[448]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[449]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[44]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[450]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[451]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[452]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[453]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[454]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[455]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[456]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[457]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[458]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[459]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[45]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[460]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[461]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[462]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[463]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[464]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[465]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[466]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[467]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[468]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[469]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[46]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[470]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[471]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[472]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[473]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[474]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[475]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[476]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[477]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[478]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[479]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[47]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[480]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[481]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[482]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[483]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[484]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[485]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[486]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[487]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[488]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[489]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[48]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[490]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[491]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[492]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[493]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[494]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[495]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[496]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[497]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[498]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[499]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[49]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[500]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[501]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[502]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[503]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[504]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[505]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[506]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[507]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[508]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[509]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[50]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[510]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[511]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[51]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[52]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[53]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[54]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[55]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[56]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[57]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[58]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[59]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[60]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[61]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[62]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[63]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[64]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[65]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[66]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[67]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[68]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[69]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[70]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[71]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[72]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[73]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[74]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[75]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[76]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[77]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[78]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[79]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[80]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[81]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[82]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[83]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[84]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[85]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[86]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[87]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[88]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[89]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[90]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[91]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[92]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[93]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[94]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[95]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[96]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[97]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[98]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[99]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[9]\ : STD_LOGIC;
  signal B_V_data_1_sel_rd_i_1_n_3 : STD_LOGIC;
  signal B_V_data_1_sel_rd_reg_n_3 : STD_LOGIC;
  signal \B_V_data_1_sel_rd_reg_rep__0_n_3\ : STD_LOGIC;
  signal \B_V_data_1_sel_rd_reg_rep__1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_sel_rd_reg_rep__2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_sel_rd_reg_rep__3_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_rd_reg_rep_n_3 : STD_LOGIC;
  signal \B_V_data_1_sel_rd_rep_i_1__0_n_3\ : STD_LOGIC;
  signal \B_V_data_1_sel_rd_rep_i_1__1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_sel_rd_rep_i_1__2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_sel_rd_rep_i_1__3_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_rd_rep_i_1_n_3 : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1__1_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal weights_V_TDATA_int_regslice : STD_LOGIC_VECTOR ( 508 downto 0 );
  signal \^weights_v_tvalid_int_regslice\ : STD_LOGIC;
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of B_V_data_1_sel_rd_reg : label is "B_V_data_1_sel_rd_reg";
  attribute ORIG_CELL_NAME of B_V_data_1_sel_rd_reg_rep : label is "B_V_data_1_sel_rd_reg";
  attribute ORIG_CELL_NAME of \B_V_data_1_sel_rd_reg_rep__0\ : label is "B_V_data_1_sel_rd_reg";
  attribute ORIG_CELL_NAME of \B_V_data_1_sel_rd_reg_rep__1\ : label is "B_V_data_1_sel_rd_reg";
  attribute ORIG_CELL_NAME of \B_V_data_1_sel_rd_reg_rep__2\ : label is "B_V_data_1_sel_rd_reg";
  attribute ORIG_CELL_NAME of \B_V_data_1_sel_rd_reg_rep__3\ : label is "B_V_data_1_sel_rd_reg";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln840_100_reg_20956[1]_i_2\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \add_ln840_103_reg_20961[1]_i_2\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \add_ln840_104_reg_20966[1]_i_2\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \add_ln840_106_reg_20971[1]_i_2\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \add_ln840_108_reg_20976[1]_i_2\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \add_ln840_108_reg_20976[1]_i_3\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \add_ln840_108_reg_20976[1]_i_4\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \add_ln840_10_reg_20731[1]_i_4\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \add_ln840_113_reg_20986[1]_i_2\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \add_ln840_115_reg_20991[1]_i_2\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \add_ln840_116_reg_20996[1]_i_2\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \add_ln840_119_reg_21001[1]_i_2\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \add_ln840_120_reg_21006[1]_i_2\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \add_ln840_122_reg_21011[1]_i_2\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \add_ln840_124_reg_21016[1]_i_2\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \add_ln840_124_reg_21016[1]_i_3\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \add_ln840_124_reg_21016[1]_i_4\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \add_ln840_129_reg_21026[1]_i_2\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \add_ln840_12_reg_20736[1]_i_3\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \add_ln840_12_reg_20736[1]_i_5\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \add_ln840_12_reg_20736[1]_i_6\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \add_ln840_131_reg_21031[1]_i_2\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \add_ln840_132_reg_21036[1]_i_2\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \add_ln840_135_reg_21041[1]_i_2\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \add_ln840_136_reg_21046[1]_i_2\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \add_ln840_138_reg_21051[1]_i_2\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \add_ln840_140_reg_21056[1]_i_2\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \add_ln840_140_reg_21056[1]_i_3\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \add_ln840_140_reg_21056[1]_i_4\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \add_ln840_145_reg_21066[1]_i_2\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \add_ln840_147_reg_21071[1]_i_2\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \add_ln840_148_reg_21076[1]_i_2\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \add_ln840_151_reg_21081[1]_i_2\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \add_ln840_152_reg_21086[1]_i_2\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \add_ln840_154_reg_21091[1]_i_2\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \add_ln840_156_reg_21096[1]_i_2\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \add_ln840_156_reg_21096[1]_i_3\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \add_ln840_156_reg_21096[1]_i_4\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \add_ln840_161_reg_21106[1]_i_2\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \add_ln840_163_reg_21111[1]_i_2\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \add_ln840_164_reg_21116[1]_i_2\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \add_ln840_167_reg_21121[1]_i_2\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \add_ln840_168_reg_21126[1]_i_2\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \add_ln840_170_reg_21131[1]_i_2\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \add_ln840_172_reg_21136[1]_i_2\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \add_ln840_172_reg_21136[1]_i_3\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \add_ln840_172_reg_21136[1]_i_4\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \add_ln840_177_reg_21146[1]_i_2\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \add_ln840_179_reg_21151[1]_i_2\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \add_ln840_17_reg_20746[1]_i_2\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \add_ln840_180_reg_21156[1]_i_2\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \add_ln840_183_reg_21161[1]_i_2\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \add_ln840_184_reg_21166[1]_i_2\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \add_ln840_186_reg_21171[1]_i_2\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \add_ln840_188_reg_21176[1]_i_2\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \add_ln840_188_reg_21176[1]_i_3\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \add_ln840_188_reg_21176[1]_i_4\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \add_ln840_193_reg_21186[1]_i_2\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \add_ln840_195_reg_21191[1]_i_2\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \add_ln840_196_reg_21196[1]_i_2\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \add_ln840_199_reg_21201[1]_i_2\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \add_ln840_19_reg_20751[1]_i_2\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \add_ln840_1_reg_20706[1]_i_4\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \add_ln840_200_reg_21206[1]_i_2\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \add_ln840_202_reg_21211[1]_i_2\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \add_ln840_204_reg_21216[1]_i_2\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \add_ln840_204_reg_21216[1]_i_3\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \add_ln840_204_reg_21216[1]_i_4\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \add_ln840_209_reg_21226[1]_i_2\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \add_ln840_20_reg_20756[1]_i_2\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \add_ln840_211_reg_21231[1]_i_2\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \add_ln840_212_reg_21236[1]_i_2\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \add_ln840_215_reg_21241[1]_i_2\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \add_ln840_216_reg_21246[1]_i_2\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \add_ln840_218_reg_21251[1]_i_2\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \add_ln840_220_reg_21256[1]_i_2\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \add_ln840_220_reg_21256[1]_i_3\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \add_ln840_220_reg_21256[1]_i_4\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \add_ln840_225_reg_21266[1]_i_2\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \add_ln840_227_reg_21271[1]_i_2\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \add_ln840_228_reg_21276[1]_i_2\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \add_ln840_231_reg_21281[1]_i_2\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \add_ln840_232_reg_21286[1]_i_2\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \add_ln840_234_reg_21291[1]_i_2\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \add_ln840_236_reg_21296[1]_i_2\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \add_ln840_236_reg_21296[1]_i_3\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \add_ln840_236_reg_21296[1]_i_4\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \add_ln840_23_reg_20761[1]_i_2\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \add_ln840_241_reg_21306[1]_i_2\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \add_ln840_243_reg_21311[1]_i_2\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \add_ln840_244_reg_21316[1]_i_2\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \add_ln840_247_reg_21321[1]_i_2\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \add_ln840_248_reg_21326[1]_i_2\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \add_ln840_24_reg_20766[1]_i_2\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \add_ln840_250_reg_21331[1]_i_2\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \add_ln840_252_reg_21336[1]_i_2\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \add_ln840_252_reg_21336[1]_i_3\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \add_ln840_252_reg_21336[1]_i_4\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \add_ln840_257_reg_21346[1]_i_2\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \add_ln840_259_reg_21351[1]_i_2\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \add_ln840_260_reg_21356[1]_i_2\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \add_ln840_263_reg_21361[1]_i_2\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \add_ln840_264_reg_21366[1]_i_2\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \add_ln840_266_reg_21371[1]_i_2\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \add_ln840_268_reg_21376[1]_i_2\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \add_ln840_268_reg_21376[1]_i_3\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \add_ln840_268_reg_21376[1]_i_4\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \add_ln840_26_reg_20771[1]_i_2\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \add_ln840_273_reg_21386[1]_i_2\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \add_ln840_275_reg_21391[1]_i_2\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \add_ln840_276_reg_21396[1]_i_2\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \add_ln840_279_reg_21401[1]_i_2\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \add_ln840_280_reg_21406[1]_i_2\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \add_ln840_282_reg_21411[1]_i_2\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \add_ln840_284_reg_21416[1]_i_2\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \add_ln840_284_reg_21416[1]_i_3\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \add_ln840_284_reg_21416[1]_i_4\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \add_ln840_289_reg_21426[1]_i_2\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \add_ln840_28_reg_20776[1]_i_2\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \add_ln840_28_reg_20776[1]_i_3\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \add_ln840_28_reg_20776[1]_i_4\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \add_ln840_291_reg_21431[1]_i_2\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \add_ln840_292_reg_21436[1]_i_2\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \add_ln840_295_reg_21441[1]_i_2\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \add_ln840_296_reg_21446[1]_i_2\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \add_ln840_298_reg_21451[1]_i_2\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \add_ln840_300_reg_21456[1]_i_2\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \add_ln840_300_reg_21456[1]_i_3\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \add_ln840_300_reg_21456[1]_i_4\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \add_ln840_305_reg_21466[1]_i_2\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \add_ln840_307_reg_21471[1]_i_2\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \add_ln840_308_reg_21476[1]_i_2\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \add_ln840_311_reg_21481[1]_i_2\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \add_ln840_312_reg_21486[1]_i_2\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \add_ln840_314_reg_21491[1]_i_2\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \add_ln840_316_reg_21496[1]_i_2\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \add_ln840_316_reg_21496[1]_i_3\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \add_ln840_316_reg_21496[1]_i_4\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \add_ln840_321_reg_21506[1]_i_2\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \add_ln840_323_reg_21511[1]_i_2\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \add_ln840_324_reg_21516[1]_i_2\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \add_ln840_327_reg_21521[1]_i_2\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \add_ln840_328_reg_21526[1]_i_2\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \add_ln840_330_reg_21531[1]_i_2\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \add_ln840_332_reg_21536[1]_i_2\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \add_ln840_332_reg_21536[1]_i_3\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \add_ln840_332_reg_21536[1]_i_4\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \add_ln840_337_reg_21546[1]_i_2\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \add_ln840_339_reg_21551[1]_i_2\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \add_ln840_33_reg_20786[1]_i_2\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \add_ln840_340_reg_21556[1]_i_2\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \add_ln840_343_reg_21561[1]_i_2\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \add_ln840_344_reg_21566[1]_i_2\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \add_ln840_346_reg_21571[1]_i_2\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \add_ln840_348_reg_21576[1]_i_2\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \add_ln840_348_reg_21576[1]_i_3\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \add_ln840_348_reg_21576[1]_i_4\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \add_ln840_353_reg_21586[1]_i_2\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \add_ln840_355_reg_21591[1]_i_2\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \add_ln840_356_reg_21596[1]_i_2\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \add_ln840_359_reg_21601[1]_i_2\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \add_ln840_35_reg_20791[1]_i_2\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \add_ln840_360_reg_21606[1]_i_2\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \add_ln840_362_reg_21611[1]_i_2\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \add_ln840_364_reg_21616[1]_i_2\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \add_ln840_364_reg_21616[1]_i_3\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \add_ln840_364_reg_21616[1]_i_4\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \add_ln840_369_reg_21626[1]_i_2\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \add_ln840_36_reg_20796[1]_i_2\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \add_ln840_371_reg_21631[1]_i_2\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \add_ln840_372_reg_21636[1]_i_2\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \add_ln840_375_reg_21641[1]_i_2\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \add_ln840_376_reg_21646[1]_i_2\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \add_ln840_378_reg_21651[1]_i_2\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \add_ln840_380_reg_21656[1]_i_2\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \add_ln840_380_reg_21656[1]_i_3\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \add_ln840_380_reg_21656[1]_i_4\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \add_ln840_385_reg_21666[1]_i_2\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \add_ln840_387_reg_21671[1]_i_2\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \add_ln840_388_reg_21676[1]_i_2\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \add_ln840_391_reg_21681[1]_i_2\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \add_ln840_392_reg_21686[1]_i_2\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \add_ln840_394_reg_21691[1]_i_2\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \add_ln840_396_reg_21696[1]_i_2\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \add_ln840_396_reg_21696[1]_i_3\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \add_ln840_396_reg_21696[1]_i_4\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \add_ln840_39_reg_20801[1]_i_2\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \add_ln840_3_reg_20711[1]_i_4\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \add_ln840_401_reg_21706[1]_i_2\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \add_ln840_403_reg_21711[1]_i_2\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \add_ln840_404_reg_21716[1]_i_2\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \add_ln840_407_reg_21721[1]_i_2\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \add_ln840_408_reg_21726[1]_i_2\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \add_ln840_40_reg_20806[1]_i_2\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \add_ln840_410_reg_21731[1]_i_2\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \add_ln840_412_reg_21736[1]_i_2\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \add_ln840_412_reg_21736[1]_i_3\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \add_ln840_412_reg_21736[1]_i_4\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \add_ln840_417_reg_21746[1]_i_2\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \add_ln840_419_reg_21751[1]_i_2\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \add_ln840_420_reg_21756[1]_i_2\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \add_ln840_423_reg_21761[1]_i_2\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \add_ln840_424_reg_21766[1]_i_2\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \add_ln840_426_reg_21771[1]_i_2\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \add_ln840_428_reg_21776[1]_i_2\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \add_ln840_428_reg_21776[1]_i_3\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \add_ln840_428_reg_21776[1]_i_4\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \add_ln840_42_reg_20811[1]_i_2\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \add_ln840_433_reg_21786[1]_i_2\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \add_ln840_435_reg_21791[1]_i_2\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \add_ln840_436_reg_21796[1]_i_2\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \add_ln840_439_reg_21801[1]_i_2\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \add_ln840_440_reg_21806[1]_i_2\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \add_ln840_442_reg_21811[1]_i_2\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \add_ln840_444_reg_21816[1]_i_2\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \add_ln840_444_reg_21816[1]_i_3\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \add_ln840_444_reg_21816[1]_i_4\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \add_ln840_449_reg_21826[1]_i_2\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \add_ln840_44_reg_20816[1]_i_2\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \add_ln840_44_reg_20816[1]_i_3\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \add_ln840_44_reg_20816[1]_i_4\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \add_ln840_451_reg_21831[1]_i_2\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \add_ln840_452_reg_21836[1]_i_2\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \add_ln840_455_reg_21841[1]_i_2\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \add_ln840_456_reg_21846[1]_i_2\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \add_ln840_458_reg_21851[1]_i_2\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \add_ln840_460_reg_21856[1]_i_2\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \add_ln840_460_reg_21856[1]_i_3\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \add_ln840_460_reg_21856[1]_i_4\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \add_ln840_465_reg_21866[1]_i_2\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \add_ln840_467_reg_21871[1]_i_2\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \add_ln840_468_reg_21876[1]_i_2\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \add_ln840_471_reg_21881[1]_i_2\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \add_ln840_472_reg_21886[1]_i_2\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \add_ln840_474_reg_21891[1]_i_2\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \add_ln840_476_reg_21896[1]_i_2\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \add_ln840_476_reg_21896[1]_i_3\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \add_ln840_476_reg_21896[1]_i_4\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \add_ln840_481_reg_21906[1]_i_2\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \add_ln840_483_reg_21911[1]_i_2\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \add_ln840_484_reg_21916[1]_i_2\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \add_ln840_487_reg_21921[1]_i_2\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \add_ln840_488_reg_21926[1]_i_2\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \add_ln840_490_reg_21931[1]_i_2\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \add_ln840_492_reg_21936[1]_i_2\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \add_ln840_492_reg_21936[1]_i_3\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \add_ln840_492_reg_21936[1]_i_4\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \add_ln840_497_reg_21946[1]_i_2\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \add_ln840_499_reg_21951[1]_i_2\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \add_ln840_49_reg_20826[1]_i_2\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \add_ln840_4_reg_20716[1]_i_4\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \add_ln840_500_reg_21956[1]_i_2\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \add_ln840_503_reg_21961[1]_i_2\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \add_ln840_504_reg_21966[1]_i_2\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \add_ln840_506_reg_21971[1]_i_2\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \add_ln840_508_reg_21976[1]_i_2\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \add_ln840_508_reg_21976[1]_i_3\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \add_ln840_508_reg_21976[1]_i_4\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \add_ln840_51_reg_20831[1]_i_2\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \add_ln840_52_reg_20836[1]_i_2\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \add_ln840_55_reg_20841[1]_i_2\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \add_ln840_56_reg_20846[1]_i_2\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \add_ln840_58_reg_20851[1]_i_2\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \add_ln840_60_reg_20856[1]_i_2\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \add_ln840_60_reg_20856[1]_i_3\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \add_ln840_60_reg_20856[1]_i_4\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \add_ln840_65_reg_20866[1]_i_2\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \add_ln840_67_reg_20871[1]_i_2\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \add_ln840_68_reg_20876[1]_i_2\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \add_ln840_71_reg_20881[1]_i_2\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \add_ln840_72_reg_20886[1]_i_2\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \add_ln840_74_reg_20891[1]_i_2\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \add_ln840_76_reg_20896[1]_i_2\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \add_ln840_76_reg_20896[1]_i_3\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \add_ln840_76_reg_20896[1]_i_4\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \add_ln840_7_reg_20721[1]_i_4\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \add_ln840_81_reg_20906[1]_i_2\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \add_ln840_83_reg_20911[1]_i_2\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \add_ln840_84_reg_20916[1]_i_2\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \add_ln840_87_reg_20921[1]_i_2\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \add_ln840_88_reg_20926[1]_i_2\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \add_ln840_8_reg_20726[1]_i_4\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \add_ln840_90_reg_20931[1]_i_2\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \add_ln840_92_reg_20936[1]_i_2\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \add_ln840_92_reg_20936[1]_i_3\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \add_ln840_92_reg_20936[1]_i_4\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \add_ln840_97_reg_20946[1]_i_2\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \add_ln840_99_reg_20951[1]_i_2\ : label is "soft_lutpair176";
begin
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  weights_V_TVALID_int_regslice <= \^weights_v_tvalid_int_regslice\;
\B_V_data_1_payload_A[511]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^weights_v_tvalid_int_regslice\,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_payload_A[511]_i_1_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(0),
      Q => \B_V_data_1_payload_A_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(100),
      Q => \B_V_data_1_payload_A_reg_n_3_[100]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(101),
      Q => \B_V_data_1_payload_A_reg_n_3_[101]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(102),
      Q => \B_V_data_1_payload_A_reg_n_3_[102]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(103),
      Q => \B_V_data_1_payload_A_reg_n_3_[103]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(104),
      Q => \B_V_data_1_payload_A_reg_n_3_[104]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(105),
      Q => \B_V_data_1_payload_A_reg_n_3_[105]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(106),
      Q => \B_V_data_1_payload_A_reg_n_3_[106]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(107),
      Q => \B_V_data_1_payload_A_reg_n_3_[107]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(108),
      Q => \B_V_data_1_payload_A_reg_n_3_[108]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(109),
      Q => \B_V_data_1_payload_A_reg_n_3_[109]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(10),
      Q => \B_V_data_1_payload_A_reg_n_3_[10]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(110),
      Q => \B_V_data_1_payload_A_reg_n_3_[110]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(111),
      Q => \B_V_data_1_payload_A_reg_n_3_[111]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(112),
      Q => \B_V_data_1_payload_A_reg_n_3_[112]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(113),
      Q => \B_V_data_1_payload_A_reg_n_3_[113]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(114),
      Q => \B_V_data_1_payload_A_reg_n_3_[114]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(115),
      Q => \B_V_data_1_payload_A_reg_n_3_[115]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(116),
      Q => \B_V_data_1_payload_A_reg_n_3_[116]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(117),
      Q => \B_V_data_1_payload_A_reg_n_3_[117]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(118),
      Q => \B_V_data_1_payload_A_reg_n_3_[118]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(119),
      Q => \B_V_data_1_payload_A_reg_n_3_[119]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(11),
      Q => \B_V_data_1_payload_A_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[120]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(120),
      Q => \B_V_data_1_payload_A_reg_n_3_[120]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[121]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(121),
      Q => \B_V_data_1_payload_A_reg_n_3_[121]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[122]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(122),
      Q => \B_V_data_1_payload_A_reg_n_3_[122]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[123]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(123),
      Q => \B_V_data_1_payload_A_reg_n_3_[123]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[124]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(124),
      Q => \B_V_data_1_payload_A_reg_n_3_[124]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[125]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(125),
      Q => \B_V_data_1_payload_A_reg_n_3_[125]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[126]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(126),
      Q => \B_V_data_1_payload_A_reg_n_3_[126]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[127]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(127),
      Q => \B_V_data_1_payload_A_reg_n_3_[127]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[128]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(128),
      Q => \B_V_data_1_payload_A_reg_n_3_[128]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[129]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(129),
      Q => \B_V_data_1_payload_A_reg_n_3_[129]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(12),
      Q => \B_V_data_1_payload_A_reg_n_3_[12]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[130]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(130),
      Q => \B_V_data_1_payload_A_reg_n_3_[130]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[131]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(131),
      Q => \B_V_data_1_payload_A_reg_n_3_[131]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[132]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(132),
      Q => \B_V_data_1_payload_A_reg_n_3_[132]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[133]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(133),
      Q => \B_V_data_1_payload_A_reg_n_3_[133]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[134]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(134),
      Q => \B_V_data_1_payload_A_reg_n_3_[134]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[135]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(135),
      Q => \B_V_data_1_payload_A_reg_n_3_[135]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[136]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(136),
      Q => \B_V_data_1_payload_A_reg_n_3_[136]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[137]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(137),
      Q => \B_V_data_1_payload_A_reg_n_3_[137]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[138]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(138),
      Q => \B_V_data_1_payload_A_reg_n_3_[138]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[139]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(139),
      Q => \B_V_data_1_payload_A_reg_n_3_[139]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(13),
      Q => \B_V_data_1_payload_A_reg_n_3_[13]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[140]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(140),
      Q => \B_V_data_1_payload_A_reg_n_3_[140]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[141]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(141),
      Q => \B_V_data_1_payload_A_reg_n_3_[141]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[142]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(142),
      Q => \B_V_data_1_payload_A_reg_n_3_[142]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[143]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(143),
      Q => \B_V_data_1_payload_A_reg_n_3_[143]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[144]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(144),
      Q => \B_V_data_1_payload_A_reg_n_3_[144]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[145]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(145),
      Q => \B_V_data_1_payload_A_reg_n_3_[145]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[146]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(146),
      Q => \B_V_data_1_payload_A_reg_n_3_[146]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[147]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(147),
      Q => \B_V_data_1_payload_A_reg_n_3_[147]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[148]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(148),
      Q => \B_V_data_1_payload_A_reg_n_3_[148]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[149]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(149),
      Q => \B_V_data_1_payload_A_reg_n_3_[149]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(14),
      Q => \B_V_data_1_payload_A_reg_n_3_[14]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[150]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(150),
      Q => \B_V_data_1_payload_A_reg_n_3_[150]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[151]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(151),
      Q => \B_V_data_1_payload_A_reg_n_3_[151]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[152]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(152),
      Q => \B_V_data_1_payload_A_reg_n_3_[152]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[153]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(153),
      Q => \B_V_data_1_payload_A_reg_n_3_[153]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[154]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(154),
      Q => \B_V_data_1_payload_A_reg_n_3_[154]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[155]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(155),
      Q => \B_V_data_1_payload_A_reg_n_3_[155]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[156]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(156),
      Q => \B_V_data_1_payload_A_reg_n_3_[156]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[157]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(157),
      Q => \B_V_data_1_payload_A_reg_n_3_[157]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[158]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(158),
      Q => \B_V_data_1_payload_A_reg_n_3_[158]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[159]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(159),
      Q => \B_V_data_1_payload_A_reg_n_3_[159]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(15),
      Q => \B_V_data_1_payload_A_reg_n_3_[15]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[160]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(160),
      Q => \B_V_data_1_payload_A_reg_n_3_[160]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[161]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(161),
      Q => \B_V_data_1_payload_A_reg_n_3_[161]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[162]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(162),
      Q => \B_V_data_1_payload_A_reg_n_3_[162]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[163]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(163),
      Q => \B_V_data_1_payload_A_reg_n_3_[163]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[164]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(164),
      Q => \B_V_data_1_payload_A_reg_n_3_[164]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[165]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(165),
      Q => \B_V_data_1_payload_A_reg_n_3_[165]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[166]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(166),
      Q => \B_V_data_1_payload_A_reg_n_3_[166]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[167]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(167),
      Q => \B_V_data_1_payload_A_reg_n_3_[167]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[168]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(168),
      Q => \B_V_data_1_payload_A_reg_n_3_[168]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[169]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(169),
      Q => \B_V_data_1_payload_A_reg_n_3_[169]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(16),
      Q => \B_V_data_1_payload_A_reg_n_3_[16]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[170]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(170),
      Q => \B_V_data_1_payload_A_reg_n_3_[170]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[171]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(171),
      Q => \B_V_data_1_payload_A_reg_n_3_[171]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[172]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(172),
      Q => \B_V_data_1_payload_A_reg_n_3_[172]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[173]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(173),
      Q => \B_V_data_1_payload_A_reg_n_3_[173]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[174]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(174),
      Q => \B_V_data_1_payload_A_reg_n_3_[174]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[175]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(175),
      Q => \B_V_data_1_payload_A_reg_n_3_[175]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[176]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(176),
      Q => \B_V_data_1_payload_A_reg_n_3_[176]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[177]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(177),
      Q => \B_V_data_1_payload_A_reg_n_3_[177]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[178]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(178),
      Q => \B_V_data_1_payload_A_reg_n_3_[178]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[179]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(179),
      Q => \B_V_data_1_payload_A_reg_n_3_[179]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(17),
      Q => \B_V_data_1_payload_A_reg_n_3_[17]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[180]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(180),
      Q => \B_V_data_1_payload_A_reg_n_3_[180]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[181]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(181),
      Q => \B_V_data_1_payload_A_reg_n_3_[181]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[182]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(182),
      Q => \B_V_data_1_payload_A_reg_n_3_[182]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[183]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(183),
      Q => \B_V_data_1_payload_A_reg_n_3_[183]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[184]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(184),
      Q => \B_V_data_1_payload_A_reg_n_3_[184]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[185]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(185),
      Q => \B_V_data_1_payload_A_reg_n_3_[185]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[186]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(186),
      Q => \B_V_data_1_payload_A_reg_n_3_[186]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[187]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(187),
      Q => \B_V_data_1_payload_A_reg_n_3_[187]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[188]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(188),
      Q => \B_V_data_1_payload_A_reg_n_3_[188]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[189]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(189),
      Q => \B_V_data_1_payload_A_reg_n_3_[189]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(18),
      Q => \B_V_data_1_payload_A_reg_n_3_[18]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[190]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(190),
      Q => \B_V_data_1_payload_A_reg_n_3_[190]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[191]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(191),
      Q => \B_V_data_1_payload_A_reg_n_3_[191]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[192]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(192),
      Q => \B_V_data_1_payload_A_reg_n_3_[192]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[193]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(193),
      Q => \B_V_data_1_payload_A_reg_n_3_[193]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[194]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(194),
      Q => \B_V_data_1_payload_A_reg_n_3_[194]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[195]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(195),
      Q => \B_V_data_1_payload_A_reg_n_3_[195]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[196]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(196),
      Q => \B_V_data_1_payload_A_reg_n_3_[196]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[197]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(197),
      Q => \B_V_data_1_payload_A_reg_n_3_[197]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[198]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(198),
      Q => \B_V_data_1_payload_A_reg_n_3_[198]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[199]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(199),
      Q => \B_V_data_1_payload_A_reg_n_3_[199]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(19),
      Q => \B_V_data_1_payload_A_reg_n_3_[19]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(1),
      Q => \B_V_data_1_payload_A_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[200]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(200),
      Q => \B_V_data_1_payload_A_reg_n_3_[200]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[201]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(201),
      Q => \B_V_data_1_payload_A_reg_n_3_[201]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[202]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(202),
      Q => \B_V_data_1_payload_A_reg_n_3_[202]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[203]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(203),
      Q => \B_V_data_1_payload_A_reg_n_3_[203]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[204]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(204),
      Q => \B_V_data_1_payload_A_reg_n_3_[204]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[205]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(205),
      Q => \B_V_data_1_payload_A_reg_n_3_[205]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[206]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(206),
      Q => \B_V_data_1_payload_A_reg_n_3_[206]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[207]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(207),
      Q => \B_V_data_1_payload_A_reg_n_3_[207]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[208]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(208),
      Q => \B_V_data_1_payload_A_reg_n_3_[208]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[209]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(209),
      Q => \B_V_data_1_payload_A_reg_n_3_[209]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(20),
      Q => \B_V_data_1_payload_A_reg_n_3_[20]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[210]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(210),
      Q => \B_V_data_1_payload_A_reg_n_3_[210]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[211]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(211),
      Q => \B_V_data_1_payload_A_reg_n_3_[211]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[212]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(212),
      Q => \B_V_data_1_payload_A_reg_n_3_[212]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[213]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(213),
      Q => \B_V_data_1_payload_A_reg_n_3_[213]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[214]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(214),
      Q => \B_V_data_1_payload_A_reg_n_3_[214]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[215]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(215),
      Q => \B_V_data_1_payload_A_reg_n_3_[215]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[216]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(216),
      Q => \B_V_data_1_payload_A_reg_n_3_[216]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[217]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(217),
      Q => \B_V_data_1_payload_A_reg_n_3_[217]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[218]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(218),
      Q => \B_V_data_1_payload_A_reg_n_3_[218]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[219]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(219),
      Q => \B_V_data_1_payload_A_reg_n_3_[219]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(21),
      Q => \B_V_data_1_payload_A_reg_n_3_[21]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[220]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(220),
      Q => \B_V_data_1_payload_A_reg_n_3_[220]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[221]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(221),
      Q => \B_V_data_1_payload_A_reg_n_3_[221]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[222]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(222),
      Q => \B_V_data_1_payload_A_reg_n_3_[222]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[223]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(223),
      Q => \B_V_data_1_payload_A_reg_n_3_[223]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[224]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(224),
      Q => \B_V_data_1_payload_A_reg_n_3_[224]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[225]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(225),
      Q => \B_V_data_1_payload_A_reg_n_3_[225]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[226]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(226),
      Q => \B_V_data_1_payload_A_reg_n_3_[226]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[227]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(227),
      Q => \B_V_data_1_payload_A_reg_n_3_[227]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[228]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(228),
      Q => \B_V_data_1_payload_A_reg_n_3_[228]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[229]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(229),
      Q => \B_V_data_1_payload_A_reg_n_3_[229]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(22),
      Q => \B_V_data_1_payload_A_reg_n_3_[22]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[230]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(230),
      Q => \B_V_data_1_payload_A_reg_n_3_[230]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[231]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(231),
      Q => \B_V_data_1_payload_A_reg_n_3_[231]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[232]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(232),
      Q => \B_V_data_1_payload_A_reg_n_3_[232]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[233]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(233),
      Q => \B_V_data_1_payload_A_reg_n_3_[233]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[234]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(234),
      Q => \B_V_data_1_payload_A_reg_n_3_[234]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[235]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(235),
      Q => \B_V_data_1_payload_A_reg_n_3_[235]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[236]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(236),
      Q => \B_V_data_1_payload_A_reg_n_3_[236]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[237]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(237),
      Q => \B_V_data_1_payload_A_reg_n_3_[237]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[238]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(238),
      Q => \B_V_data_1_payload_A_reg_n_3_[238]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[239]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(239),
      Q => \B_V_data_1_payload_A_reg_n_3_[239]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(23),
      Q => \B_V_data_1_payload_A_reg_n_3_[23]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[240]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(240),
      Q => \B_V_data_1_payload_A_reg_n_3_[240]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[241]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(241),
      Q => \B_V_data_1_payload_A_reg_n_3_[241]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[242]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(242),
      Q => \B_V_data_1_payload_A_reg_n_3_[242]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[243]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(243),
      Q => \B_V_data_1_payload_A_reg_n_3_[243]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[244]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(244),
      Q => \B_V_data_1_payload_A_reg_n_3_[244]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[245]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(245),
      Q => \B_V_data_1_payload_A_reg_n_3_[245]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[246]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(246),
      Q => \B_V_data_1_payload_A_reg_n_3_[246]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[247]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(247),
      Q => \B_V_data_1_payload_A_reg_n_3_[247]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[248]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(248),
      Q => \B_V_data_1_payload_A_reg_n_3_[248]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[249]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(249),
      Q => \B_V_data_1_payload_A_reg_n_3_[249]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(24),
      Q => \B_V_data_1_payload_A_reg_n_3_[24]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[250]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(250),
      Q => \B_V_data_1_payload_A_reg_n_3_[250]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[251]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(251),
      Q => \B_V_data_1_payload_A_reg_n_3_[251]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[252]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(252),
      Q => \B_V_data_1_payload_A_reg_n_3_[252]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[253]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(253),
      Q => \B_V_data_1_payload_A_reg_n_3_[253]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[254]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(254),
      Q => \B_V_data_1_payload_A_reg_n_3_[254]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[255]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(255),
      Q => \B_V_data_1_payload_A_reg_n_3_[255]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[256]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(256),
      Q => \B_V_data_1_payload_A_reg_n_3_[256]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[257]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(257),
      Q => \B_V_data_1_payload_A_reg_n_3_[257]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[258]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(258),
      Q => \B_V_data_1_payload_A_reg_n_3_[258]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[259]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(259),
      Q => \B_V_data_1_payload_A_reg_n_3_[259]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(25),
      Q => \B_V_data_1_payload_A_reg_n_3_[25]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[260]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(260),
      Q => \B_V_data_1_payload_A_reg_n_3_[260]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[261]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(261),
      Q => \B_V_data_1_payload_A_reg_n_3_[261]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[262]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(262),
      Q => \B_V_data_1_payload_A_reg_n_3_[262]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[263]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(263),
      Q => \B_V_data_1_payload_A_reg_n_3_[263]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[264]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(264),
      Q => \B_V_data_1_payload_A_reg_n_3_[264]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[265]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(265),
      Q => \B_V_data_1_payload_A_reg_n_3_[265]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[266]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(266),
      Q => \B_V_data_1_payload_A_reg_n_3_[266]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[267]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(267),
      Q => \B_V_data_1_payload_A_reg_n_3_[267]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[268]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(268),
      Q => \B_V_data_1_payload_A_reg_n_3_[268]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[269]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(269),
      Q => \B_V_data_1_payload_A_reg_n_3_[269]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(26),
      Q => \B_V_data_1_payload_A_reg_n_3_[26]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[270]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(270),
      Q => \B_V_data_1_payload_A_reg_n_3_[270]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[271]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(271),
      Q => \B_V_data_1_payload_A_reg_n_3_[271]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[272]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(272),
      Q => \B_V_data_1_payload_A_reg_n_3_[272]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[273]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(273),
      Q => \B_V_data_1_payload_A_reg_n_3_[273]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[274]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(274),
      Q => \B_V_data_1_payload_A_reg_n_3_[274]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[275]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(275),
      Q => \B_V_data_1_payload_A_reg_n_3_[275]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[276]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(276),
      Q => \B_V_data_1_payload_A_reg_n_3_[276]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[277]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(277),
      Q => \B_V_data_1_payload_A_reg_n_3_[277]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[278]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(278),
      Q => \B_V_data_1_payload_A_reg_n_3_[278]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[279]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(279),
      Q => \B_V_data_1_payload_A_reg_n_3_[279]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(27),
      Q => \B_V_data_1_payload_A_reg_n_3_[27]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[280]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(280),
      Q => \B_V_data_1_payload_A_reg_n_3_[280]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[281]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(281),
      Q => \B_V_data_1_payload_A_reg_n_3_[281]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[282]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(282),
      Q => \B_V_data_1_payload_A_reg_n_3_[282]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[283]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(283),
      Q => \B_V_data_1_payload_A_reg_n_3_[283]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[284]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(284),
      Q => \B_V_data_1_payload_A_reg_n_3_[284]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[285]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(285),
      Q => \B_V_data_1_payload_A_reg_n_3_[285]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[286]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(286),
      Q => \B_V_data_1_payload_A_reg_n_3_[286]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[287]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(287),
      Q => \B_V_data_1_payload_A_reg_n_3_[287]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[288]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(288),
      Q => \B_V_data_1_payload_A_reg_n_3_[288]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[289]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(289),
      Q => \B_V_data_1_payload_A_reg_n_3_[289]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(28),
      Q => \B_V_data_1_payload_A_reg_n_3_[28]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[290]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(290),
      Q => \B_V_data_1_payload_A_reg_n_3_[290]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[291]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(291),
      Q => \B_V_data_1_payload_A_reg_n_3_[291]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[292]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(292),
      Q => \B_V_data_1_payload_A_reg_n_3_[292]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[293]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(293),
      Q => \B_V_data_1_payload_A_reg_n_3_[293]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[294]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(294),
      Q => \B_V_data_1_payload_A_reg_n_3_[294]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[295]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(295),
      Q => \B_V_data_1_payload_A_reg_n_3_[295]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[296]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(296),
      Q => \B_V_data_1_payload_A_reg_n_3_[296]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[297]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(297),
      Q => \B_V_data_1_payload_A_reg_n_3_[297]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[298]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(298),
      Q => \B_V_data_1_payload_A_reg_n_3_[298]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[299]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(299),
      Q => \B_V_data_1_payload_A_reg_n_3_[299]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(29),
      Q => \B_V_data_1_payload_A_reg_n_3_[29]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(2),
      Q => \B_V_data_1_payload_A_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[300]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(300),
      Q => \B_V_data_1_payload_A_reg_n_3_[300]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[301]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(301),
      Q => \B_V_data_1_payload_A_reg_n_3_[301]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[302]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(302),
      Q => \B_V_data_1_payload_A_reg_n_3_[302]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[303]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(303),
      Q => \B_V_data_1_payload_A_reg_n_3_[303]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[304]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(304),
      Q => \B_V_data_1_payload_A_reg_n_3_[304]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[305]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(305),
      Q => \B_V_data_1_payload_A_reg_n_3_[305]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[306]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(306),
      Q => \B_V_data_1_payload_A_reg_n_3_[306]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[307]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(307),
      Q => \B_V_data_1_payload_A_reg_n_3_[307]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[308]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(308),
      Q => \B_V_data_1_payload_A_reg_n_3_[308]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[309]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(309),
      Q => \B_V_data_1_payload_A_reg_n_3_[309]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(30),
      Q => \B_V_data_1_payload_A_reg_n_3_[30]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[310]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(310),
      Q => \B_V_data_1_payload_A_reg_n_3_[310]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[311]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(311),
      Q => \B_V_data_1_payload_A_reg_n_3_[311]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[312]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(312),
      Q => \B_V_data_1_payload_A_reg_n_3_[312]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[313]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(313),
      Q => \B_V_data_1_payload_A_reg_n_3_[313]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[314]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(314),
      Q => \B_V_data_1_payload_A_reg_n_3_[314]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[315]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(315),
      Q => \B_V_data_1_payload_A_reg_n_3_[315]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[316]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(316),
      Q => \B_V_data_1_payload_A_reg_n_3_[316]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[317]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(317),
      Q => \B_V_data_1_payload_A_reg_n_3_[317]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[318]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(318),
      Q => \B_V_data_1_payload_A_reg_n_3_[318]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[319]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(319),
      Q => \B_V_data_1_payload_A_reg_n_3_[319]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(31),
      Q => \B_V_data_1_payload_A_reg_n_3_[31]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[320]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(320),
      Q => \B_V_data_1_payload_A_reg_n_3_[320]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[321]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(321),
      Q => \B_V_data_1_payload_A_reg_n_3_[321]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[322]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(322),
      Q => \B_V_data_1_payload_A_reg_n_3_[322]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[323]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(323),
      Q => \B_V_data_1_payload_A_reg_n_3_[323]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[324]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(324),
      Q => \B_V_data_1_payload_A_reg_n_3_[324]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[325]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(325),
      Q => \B_V_data_1_payload_A_reg_n_3_[325]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[326]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(326),
      Q => \B_V_data_1_payload_A_reg_n_3_[326]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[327]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(327),
      Q => \B_V_data_1_payload_A_reg_n_3_[327]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[328]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(328),
      Q => \B_V_data_1_payload_A_reg_n_3_[328]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[329]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(329),
      Q => \B_V_data_1_payload_A_reg_n_3_[329]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(32),
      Q => \B_V_data_1_payload_A_reg_n_3_[32]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[330]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(330),
      Q => \B_V_data_1_payload_A_reg_n_3_[330]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[331]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(331),
      Q => \B_V_data_1_payload_A_reg_n_3_[331]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[332]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(332),
      Q => \B_V_data_1_payload_A_reg_n_3_[332]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[333]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(333),
      Q => \B_V_data_1_payload_A_reg_n_3_[333]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[334]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(334),
      Q => \B_V_data_1_payload_A_reg_n_3_[334]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[335]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(335),
      Q => \B_V_data_1_payload_A_reg_n_3_[335]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[336]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(336),
      Q => \B_V_data_1_payload_A_reg_n_3_[336]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[337]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(337),
      Q => \B_V_data_1_payload_A_reg_n_3_[337]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[338]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(338),
      Q => \B_V_data_1_payload_A_reg_n_3_[338]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[339]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(339),
      Q => \B_V_data_1_payload_A_reg_n_3_[339]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(33),
      Q => \B_V_data_1_payload_A_reg_n_3_[33]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[340]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(340),
      Q => \B_V_data_1_payload_A_reg_n_3_[340]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[341]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(341),
      Q => \B_V_data_1_payload_A_reg_n_3_[341]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[342]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(342),
      Q => \B_V_data_1_payload_A_reg_n_3_[342]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[343]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(343),
      Q => \B_V_data_1_payload_A_reg_n_3_[343]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[344]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(344),
      Q => \B_V_data_1_payload_A_reg_n_3_[344]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[345]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(345),
      Q => \B_V_data_1_payload_A_reg_n_3_[345]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[346]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(346),
      Q => \B_V_data_1_payload_A_reg_n_3_[346]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[347]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(347),
      Q => \B_V_data_1_payload_A_reg_n_3_[347]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[348]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(348),
      Q => \B_V_data_1_payload_A_reg_n_3_[348]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[349]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(349),
      Q => \B_V_data_1_payload_A_reg_n_3_[349]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(34),
      Q => \B_V_data_1_payload_A_reg_n_3_[34]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[350]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(350),
      Q => \B_V_data_1_payload_A_reg_n_3_[350]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[351]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(351),
      Q => \B_V_data_1_payload_A_reg_n_3_[351]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[352]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(352),
      Q => \B_V_data_1_payload_A_reg_n_3_[352]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[353]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(353),
      Q => \B_V_data_1_payload_A_reg_n_3_[353]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[354]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(354),
      Q => \B_V_data_1_payload_A_reg_n_3_[354]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[355]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(355),
      Q => \B_V_data_1_payload_A_reg_n_3_[355]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[356]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(356),
      Q => \B_V_data_1_payload_A_reg_n_3_[356]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[357]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(357),
      Q => \B_V_data_1_payload_A_reg_n_3_[357]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[358]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(358),
      Q => \B_V_data_1_payload_A_reg_n_3_[358]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[359]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(359),
      Q => \B_V_data_1_payload_A_reg_n_3_[359]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(35),
      Q => \B_V_data_1_payload_A_reg_n_3_[35]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[360]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(360),
      Q => \B_V_data_1_payload_A_reg_n_3_[360]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[361]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(361),
      Q => \B_V_data_1_payload_A_reg_n_3_[361]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[362]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(362),
      Q => \B_V_data_1_payload_A_reg_n_3_[362]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[363]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(363),
      Q => \B_V_data_1_payload_A_reg_n_3_[363]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[364]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(364),
      Q => \B_V_data_1_payload_A_reg_n_3_[364]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[365]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(365),
      Q => \B_V_data_1_payload_A_reg_n_3_[365]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[366]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(366),
      Q => \B_V_data_1_payload_A_reg_n_3_[366]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[367]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(367),
      Q => \B_V_data_1_payload_A_reg_n_3_[367]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[368]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(368),
      Q => \B_V_data_1_payload_A_reg_n_3_[368]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[369]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(369),
      Q => \B_V_data_1_payload_A_reg_n_3_[369]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(36),
      Q => \B_V_data_1_payload_A_reg_n_3_[36]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[370]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(370),
      Q => \B_V_data_1_payload_A_reg_n_3_[370]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[371]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(371),
      Q => \B_V_data_1_payload_A_reg_n_3_[371]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[372]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(372),
      Q => \B_V_data_1_payload_A_reg_n_3_[372]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[373]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(373),
      Q => \B_V_data_1_payload_A_reg_n_3_[373]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[374]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(374),
      Q => \B_V_data_1_payload_A_reg_n_3_[374]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[375]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(375),
      Q => \B_V_data_1_payload_A_reg_n_3_[375]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[376]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(376),
      Q => \B_V_data_1_payload_A_reg_n_3_[376]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[377]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(377),
      Q => \B_V_data_1_payload_A_reg_n_3_[377]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[378]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(378),
      Q => \B_V_data_1_payload_A_reg_n_3_[378]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[379]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(379),
      Q => \B_V_data_1_payload_A_reg_n_3_[379]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(37),
      Q => \B_V_data_1_payload_A_reg_n_3_[37]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[380]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(380),
      Q => \B_V_data_1_payload_A_reg_n_3_[380]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[381]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(381),
      Q => \B_V_data_1_payload_A_reg_n_3_[381]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[382]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(382),
      Q => \B_V_data_1_payload_A_reg_n_3_[382]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[383]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(383),
      Q => \B_V_data_1_payload_A_reg_n_3_[383]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[384]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(384),
      Q => \B_V_data_1_payload_A_reg_n_3_[384]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[385]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(385),
      Q => \B_V_data_1_payload_A_reg_n_3_[385]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[386]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(386),
      Q => \B_V_data_1_payload_A_reg_n_3_[386]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[387]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(387),
      Q => \B_V_data_1_payload_A_reg_n_3_[387]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[388]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(388),
      Q => \B_V_data_1_payload_A_reg_n_3_[388]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[389]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(389),
      Q => \B_V_data_1_payload_A_reg_n_3_[389]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(38),
      Q => \B_V_data_1_payload_A_reg_n_3_[38]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[390]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(390),
      Q => \B_V_data_1_payload_A_reg_n_3_[390]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[391]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(391),
      Q => \B_V_data_1_payload_A_reg_n_3_[391]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[392]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(392),
      Q => \B_V_data_1_payload_A_reg_n_3_[392]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[393]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(393),
      Q => \B_V_data_1_payload_A_reg_n_3_[393]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[394]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(394),
      Q => \B_V_data_1_payload_A_reg_n_3_[394]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[395]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(395),
      Q => \B_V_data_1_payload_A_reg_n_3_[395]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[396]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(396),
      Q => \B_V_data_1_payload_A_reg_n_3_[396]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[397]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(397),
      Q => \B_V_data_1_payload_A_reg_n_3_[397]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[398]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(398),
      Q => \B_V_data_1_payload_A_reg_n_3_[398]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[399]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(399),
      Q => \B_V_data_1_payload_A_reg_n_3_[399]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(39),
      Q => \B_V_data_1_payload_A_reg_n_3_[39]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(3),
      Q => \B_V_data_1_payload_A_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[400]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(400),
      Q => \B_V_data_1_payload_A_reg_n_3_[400]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[401]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(401),
      Q => \B_V_data_1_payload_A_reg_n_3_[401]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[402]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(402),
      Q => \B_V_data_1_payload_A_reg_n_3_[402]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[403]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(403),
      Q => \B_V_data_1_payload_A_reg_n_3_[403]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[404]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(404),
      Q => \B_V_data_1_payload_A_reg_n_3_[404]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[405]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(405),
      Q => \B_V_data_1_payload_A_reg_n_3_[405]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[406]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(406),
      Q => \B_V_data_1_payload_A_reg_n_3_[406]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[407]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(407),
      Q => \B_V_data_1_payload_A_reg_n_3_[407]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[408]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(408),
      Q => \B_V_data_1_payload_A_reg_n_3_[408]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[409]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(409),
      Q => \B_V_data_1_payload_A_reg_n_3_[409]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(40),
      Q => \B_V_data_1_payload_A_reg_n_3_[40]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[410]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(410),
      Q => \B_V_data_1_payload_A_reg_n_3_[410]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[411]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(411),
      Q => \B_V_data_1_payload_A_reg_n_3_[411]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[412]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(412),
      Q => \B_V_data_1_payload_A_reg_n_3_[412]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[413]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(413),
      Q => \B_V_data_1_payload_A_reg_n_3_[413]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[414]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(414),
      Q => \B_V_data_1_payload_A_reg_n_3_[414]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[415]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(415),
      Q => \B_V_data_1_payload_A_reg_n_3_[415]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[416]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(416),
      Q => \B_V_data_1_payload_A_reg_n_3_[416]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[417]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(417),
      Q => \B_V_data_1_payload_A_reg_n_3_[417]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[418]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(418),
      Q => \B_V_data_1_payload_A_reg_n_3_[418]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[419]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(419),
      Q => \B_V_data_1_payload_A_reg_n_3_[419]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(41),
      Q => \B_V_data_1_payload_A_reg_n_3_[41]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[420]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(420),
      Q => \B_V_data_1_payload_A_reg_n_3_[420]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[421]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(421),
      Q => \B_V_data_1_payload_A_reg_n_3_[421]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[422]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(422),
      Q => \B_V_data_1_payload_A_reg_n_3_[422]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[423]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(423),
      Q => \B_V_data_1_payload_A_reg_n_3_[423]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[424]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(424),
      Q => \B_V_data_1_payload_A_reg_n_3_[424]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[425]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(425),
      Q => \B_V_data_1_payload_A_reg_n_3_[425]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[426]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(426),
      Q => \B_V_data_1_payload_A_reg_n_3_[426]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[427]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(427),
      Q => \B_V_data_1_payload_A_reg_n_3_[427]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[428]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(428),
      Q => \B_V_data_1_payload_A_reg_n_3_[428]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[429]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(429),
      Q => \B_V_data_1_payload_A_reg_n_3_[429]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(42),
      Q => \B_V_data_1_payload_A_reg_n_3_[42]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[430]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(430),
      Q => \B_V_data_1_payload_A_reg_n_3_[430]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[431]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(431),
      Q => \B_V_data_1_payload_A_reg_n_3_[431]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[432]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(432),
      Q => \B_V_data_1_payload_A_reg_n_3_[432]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[433]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(433),
      Q => \B_V_data_1_payload_A_reg_n_3_[433]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[434]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(434),
      Q => \B_V_data_1_payload_A_reg_n_3_[434]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[435]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(435),
      Q => \B_V_data_1_payload_A_reg_n_3_[435]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[436]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(436),
      Q => \B_V_data_1_payload_A_reg_n_3_[436]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[437]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(437),
      Q => \B_V_data_1_payload_A_reg_n_3_[437]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[438]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(438),
      Q => \B_V_data_1_payload_A_reg_n_3_[438]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[439]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(439),
      Q => \B_V_data_1_payload_A_reg_n_3_[439]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(43),
      Q => \B_V_data_1_payload_A_reg_n_3_[43]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[440]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(440),
      Q => \B_V_data_1_payload_A_reg_n_3_[440]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[441]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(441),
      Q => \B_V_data_1_payload_A_reg_n_3_[441]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[442]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(442),
      Q => \B_V_data_1_payload_A_reg_n_3_[442]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[443]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(443),
      Q => \B_V_data_1_payload_A_reg_n_3_[443]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[444]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(444),
      Q => \B_V_data_1_payload_A_reg_n_3_[444]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[445]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(445),
      Q => \B_V_data_1_payload_A_reg_n_3_[445]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[446]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(446),
      Q => \B_V_data_1_payload_A_reg_n_3_[446]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[447]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(447),
      Q => \B_V_data_1_payload_A_reg_n_3_[447]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[448]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(448),
      Q => \B_V_data_1_payload_A_reg_n_3_[448]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[449]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(449),
      Q => \B_V_data_1_payload_A_reg_n_3_[449]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(44),
      Q => \B_V_data_1_payload_A_reg_n_3_[44]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[450]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(450),
      Q => \B_V_data_1_payload_A_reg_n_3_[450]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[451]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(451),
      Q => \B_V_data_1_payload_A_reg_n_3_[451]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[452]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(452),
      Q => \B_V_data_1_payload_A_reg_n_3_[452]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[453]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(453),
      Q => \B_V_data_1_payload_A_reg_n_3_[453]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[454]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(454),
      Q => \B_V_data_1_payload_A_reg_n_3_[454]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[455]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(455),
      Q => \B_V_data_1_payload_A_reg_n_3_[455]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[456]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(456),
      Q => \B_V_data_1_payload_A_reg_n_3_[456]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[457]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(457),
      Q => \B_V_data_1_payload_A_reg_n_3_[457]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[458]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(458),
      Q => \B_V_data_1_payload_A_reg_n_3_[458]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[459]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(459),
      Q => \B_V_data_1_payload_A_reg_n_3_[459]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(45),
      Q => \B_V_data_1_payload_A_reg_n_3_[45]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[460]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(460),
      Q => \B_V_data_1_payload_A_reg_n_3_[460]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[461]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(461),
      Q => \B_V_data_1_payload_A_reg_n_3_[461]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[462]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(462),
      Q => \B_V_data_1_payload_A_reg_n_3_[462]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[463]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(463),
      Q => \B_V_data_1_payload_A_reg_n_3_[463]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[464]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(464),
      Q => \B_V_data_1_payload_A_reg_n_3_[464]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[465]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(465),
      Q => \B_V_data_1_payload_A_reg_n_3_[465]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[466]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(466),
      Q => \B_V_data_1_payload_A_reg_n_3_[466]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[467]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(467),
      Q => \B_V_data_1_payload_A_reg_n_3_[467]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[468]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(468),
      Q => \B_V_data_1_payload_A_reg_n_3_[468]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[469]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(469),
      Q => \B_V_data_1_payload_A_reg_n_3_[469]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(46),
      Q => \B_V_data_1_payload_A_reg_n_3_[46]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[470]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(470),
      Q => \B_V_data_1_payload_A_reg_n_3_[470]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[471]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(471),
      Q => \B_V_data_1_payload_A_reg_n_3_[471]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[472]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(472),
      Q => \B_V_data_1_payload_A_reg_n_3_[472]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[473]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(473),
      Q => \B_V_data_1_payload_A_reg_n_3_[473]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[474]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(474),
      Q => \B_V_data_1_payload_A_reg_n_3_[474]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[475]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(475),
      Q => \B_V_data_1_payload_A_reg_n_3_[475]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[476]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(476),
      Q => \B_V_data_1_payload_A_reg_n_3_[476]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[477]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(477),
      Q => \B_V_data_1_payload_A_reg_n_3_[477]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[478]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(478),
      Q => \B_V_data_1_payload_A_reg_n_3_[478]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[479]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(479),
      Q => \B_V_data_1_payload_A_reg_n_3_[479]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(47),
      Q => \B_V_data_1_payload_A_reg_n_3_[47]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[480]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(480),
      Q => \B_V_data_1_payload_A_reg_n_3_[480]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[481]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(481),
      Q => \B_V_data_1_payload_A_reg_n_3_[481]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[482]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(482),
      Q => \B_V_data_1_payload_A_reg_n_3_[482]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[483]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(483),
      Q => \B_V_data_1_payload_A_reg_n_3_[483]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[484]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(484),
      Q => \B_V_data_1_payload_A_reg_n_3_[484]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[485]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(485),
      Q => \B_V_data_1_payload_A_reg_n_3_[485]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[486]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(486),
      Q => \B_V_data_1_payload_A_reg_n_3_[486]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[487]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(487),
      Q => \B_V_data_1_payload_A_reg_n_3_[487]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[488]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(488),
      Q => \B_V_data_1_payload_A_reg_n_3_[488]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[489]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(489),
      Q => \B_V_data_1_payload_A_reg_n_3_[489]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(48),
      Q => \B_V_data_1_payload_A_reg_n_3_[48]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[490]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(490),
      Q => \B_V_data_1_payload_A_reg_n_3_[490]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[491]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(491),
      Q => \B_V_data_1_payload_A_reg_n_3_[491]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[492]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(492),
      Q => \B_V_data_1_payload_A_reg_n_3_[492]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[493]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(493),
      Q => \B_V_data_1_payload_A_reg_n_3_[493]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[494]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(494),
      Q => \B_V_data_1_payload_A_reg_n_3_[494]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[495]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(495),
      Q => \B_V_data_1_payload_A_reg_n_3_[495]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[496]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(496),
      Q => \B_V_data_1_payload_A_reg_n_3_[496]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[497]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(497),
      Q => \B_V_data_1_payload_A_reg_n_3_[497]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[498]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(498),
      Q => \B_V_data_1_payload_A_reg_n_3_[498]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[499]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(499),
      Q => \B_V_data_1_payload_A_reg_n_3_[499]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(49),
      Q => \B_V_data_1_payload_A_reg_n_3_[49]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(4),
      Q => \B_V_data_1_payload_A_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[500]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(500),
      Q => \B_V_data_1_payload_A_reg_n_3_[500]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[501]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(501),
      Q => \B_V_data_1_payload_A_reg_n_3_[501]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[502]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(502),
      Q => \B_V_data_1_payload_A_reg_n_3_[502]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[503]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(503),
      Q => \B_V_data_1_payload_A_reg_n_3_[503]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[504]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(504),
      Q => \B_V_data_1_payload_A_reg_n_3_[504]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[505]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(505),
      Q => \B_V_data_1_payload_A_reg_n_3_[505]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[506]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(506),
      Q => \B_V_data_1_payload_A_reg_n_3_[506]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[507]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(507),
      Q => \B_V_data_1_payload_A_reg_n_3_[507]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[508]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(508),
      Q => \B_V_data_1_payload_A_reg_n_3_[508]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[509]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(509),
      Q => \B_V_data_1_payload_A_reg_n_3_[509]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(50),
      Q => \B_V_data_1_payload_A_reg_n_3_[50]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[510]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(510),
      Q => \B_V_data_1_payload_A_reg_n_3_[510]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[511]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(511),
      Q => \B_V_data_1_payload_A_reg_n_3_[511]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(51),
      Q => \B_V_data_1_payload_A_reg_n_3_[51]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(52),
      Q => \B_V_data_1_payload_A_reg_n_3_[52]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(53),
      Q => \B_V_data_1_payload_A_reg_n_3_[53]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(54),
      Q => \B_V_data_1_payload_A_reg_n_3_[54]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(55),
      Q => \B_V_data_1_payload_A_reg_n_3_[55]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(56),
      Q => \B_V_data_1_payload_A_reg_n_3_[56]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(57),
      Q => \B_V_data_1_payload_A_reg_n_3_[57]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(58),
      Q => \B_V_data_1_payload_A_reg_n_3_[58]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(59),
      Q => \B_V_data_1_payload_A_reg_n_3_[59]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(5),
      Q => \B_V_data_1_payload_A_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(60),
      Q => \B_V_data_1_payload_A_reg_n_3_[60]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(61),
      Q => \B_V_data_1_payload_A_reg_n_3_[61]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(62),
      Q => \B_V_data_1_payload_A_reg_n_3_[62]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(63),
      Q => \B_V_data_1_payload_A_reg_n_3_[63]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(64),
      Q => \B_V_data_1_payload_A_reg_n_3_[64]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(65),
      Q => \B_V_data_1_payload_A_reg_n_3_[65]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(66),
      Q => \B_V_data_1_payload_A_reg_n_3_[66]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(67),
      Q => \B_V_data_1_payload_A_reg_n_3_[67]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(68),
      Q => \B_V_data_1_payload_A_reg_n_3_[68]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(69),
      Q => \B_V_data_1_payload_A_reg_n_3_[69]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(6),
      Q => \B_V_data_1_payload_A_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(70),
      Q => \B_V_data_1_payload_A_reg_n_3_[70]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(71),
      Q => \B_V_data_1_payload_A_reg_n_3_[71]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(72),
      Q => \B_V_data_1_payload_A_reg_n_3_[72]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(73),
      Q => \B_V_data_1_payload_A_reg_n_3_[73]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(74),
      Q => \B_V_data_1_payload_A_reg_n_3_[74]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(75),
      Q => \B_V_data_1_payload_A_reg_n_3_[75]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(76),
      Q => \B_V_data_1_payload_A_reg_n_3_[76]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(77),
      Q => \B_V_data_1_payload_A_reg_n_3_[77]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(78),
      Q => \B_V_data_1_payload_A_reg_n_3_[78]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(79),
      Q => \B_V_data_1_payload_A_reg_n_3_[79]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(7),
      Q => \B_V_data_1_payload_A_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(80),
      Q => \B_V_data_1_payload_A_reg_n_3_[80]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(81),
      Q => \B_V_data_1_payload_A_reg_n_3_[81]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(82),
      Q => \B_V_data_1_payload_A_reg_n_3_[82]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(83),
      Q => \B_V_data_1_payload_A_reg_n_3_[83]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(84),
      Q => \B_V_data_1_payload_A_reg_n_3_[84]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(85),
      Q => \B_V_data_1_payload_A_reg_n_3_[85]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(86),
      Q => \B_V_data_1_payload_A_reg_n_3_[86]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(87),
      Q => \B_V_data_1_payload_A_reg_n_3_[87]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(88),
      Q => \B_V_data_1_payload_A_reg_n_3_[88]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(89),
      Q => \B_V_data_1_payload_A_reg_n_3_[89]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(8),
      Q => \B_V_data_1_payload_A_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(90),
      Q => \B_V_data_1_payload_A_reg_n_3_[90]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(91),
      Q => \B_V_data_1_payload_A_reg_n_3_[91]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(92),
      Q => \B_V_data_1_payload_A_reg_n_3_[92]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(93),
      Q => \B_V_data_1_payload_A_reg_n_3_[93]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(94),
      Q => \B_V_data_1_payload_A_reg_n_3_[94]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(95),
      Q => \B_V_data_1_payload_A_reg_n_3_[95]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(96),
      Q => \B_V_data_1_payload_A_reg_n_3_[96]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(97),
      Q => \B_V_data_1_payload_A_reg_n_3_[97]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(98),
      Q => \B_V_data_1_payload_A_reg_n_3_[98]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(99),
      Q => \B_V_data_1_payload_A_reg_n_3_[99]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[511]_i_1_n_3\,
      D => weights_V_TDATA(9),
      Q => \B_V_data_1_payload_A_reg_n_3_[9]\,
      R => '0'
    );
\B_V_data_1_payload_B[511]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^weights_v_tvalid_int_regslice\,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(0),
      Q => \B_V_data_1_payload_B_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(100),
      Q => \B_V_data_1_payload_B_reg_n_3_[100]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(101),
      Q => \B_V_data_1_payload_B_reg_n_3_[101]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(102),
      Q => \B_V_data_1_payload_B_reg_n_3_[102]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(103),
      Q => \B_V_data_1_payload_B_reg_n_3_[103]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(104),
      Q => \B_V_data_1_payload_B_reg_n_3_[104]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(105),
      Q => \B_V_data_1_payload_B_reg_n_3_[105]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(106),
      Q => \B_V_data_1_payload_B_reg_n_3_[106]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(107),
      Q => \B_V_data_1_payload_B_reg_n_3_[107]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(108),
      Q => \B_V_data_1_payload_B_reg_n_3_[108]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(109),
      Q => \B_V_data_1_payload_B_reg_n_3_[109]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(10),
      Q => \B_V_data_1_payload_B_reg_n_3_[10]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(110),
      Q => \B_V_data_1_payload_B_reg_n_3_[110]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(111),
      Q => \B_V_data_1_payload_B_reg_n_3_[111]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(112),
      Q => \B_V_data_1_payload_B_reg_n_3_[112]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(113),
      Q => \B_V_data_1_payload_B_reg_n_3_[113]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(114),
      Q => \B_V_data_1_payload_B_reg_n_3_[114]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(115),
      Q => \B_V_data_1_payload_B_reg_n_3_[115]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(116),
      Q => \B_V_data_1_payload_B_reg_n_3_[116]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(117),
      Q => \B_V_data_1_payload_B_reg_n_3_[117]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(118),
      Q => \B_V_data_1_payload_B_reg_n_3_[118]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(119),
      Q => \B_V_data_1_payload_B_reg_n_3_[119]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(11),
      Q => \B_V_data_1_payload_B_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[120]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(120),
      Q => \B_V_data_1_payload_B_reg_n_3_[120]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[121]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(121),
      Q => \B_V_data_1_payload_B_reg_n_3_[121]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[122]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(122),
      Q => \B_V_data_1_payload_B_reg_n_3_[122]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[123]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(123),
      Q => \B_V_data_1_payload_B_reg_n_3_[123]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[124]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(124),
      Q => \B_V_data_1_payload_B_reg_n_3_[124]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[125]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(125),
      Q => \B_V_data_1_payload_B_reg_n_3_[125]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[126]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(126),
      Q => \B_V_data_1_payload_B_reg_n_3_[126]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[127]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(127),
      Q => \B_V_data_1_payload_B_reg_n_3_[127]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[128]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(128),
      Q => \B_V_data_1_payload_B_reg_n_3_[128]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[129]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(129),
      Q => \B_V_data_1_payload_B_reg_n_3_[129]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(12),
      Q => \B_V_data_1_payload_B_reg_n_3_[12]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[130]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(130),
      Q => \B_V_data_1_payload_B_reg_n_3_[130]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[131]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(131),
      Q => \B_V_data_1_payload_B_reg_n_3_[131]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[132]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(132),
      Q => \B_V_data_1_payload_B_reg_n_3_[132]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[133]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(133),
      Q => \B_V_data_1_payload_B_reg_n_3_[133]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[134]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(134),
      Q => \B_V_data_1_payload_B_reg_n_3_[134]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[135]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(135),
      Q => \B_V_data_1_payload_B_reg_n_3_[135]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[136]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(136),
      Q => \B_V_data_1_payload_B_reg_n_3_[136]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[137]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(137),
      Q => \B_V_data_1_payload_B_reg_n_3_[137]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[138]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(138),
      Q => \B_V_data_1_payload_B_reg_n_3_[138]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[139]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(139),
      Q => \B_V_data_1_payload_B_reg_n_3_[139]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(13),
      Q => \B_V_data_1_payload_B_reg_n_3_[13]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[140]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(140),
      Q => \B_V_data_1_payload_B_reg_n_3_[140]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[141]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(141),
      Q => \B_V_data_1_payload_B_reg_n_3_[141]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[142]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(142),
      Q => \B_V_data_1_payload_B_reg_n_3_[142]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[143]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(143),
      Q => \B_V_data_1_payload_B_reg_n_3_[143]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[144]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(144),
      Q => \B_V_data_1_payload_B_reg_n_3_[144]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[145]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(145),
      Q => \B_V_data_1_payload_B_reg_n_3_[145]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[146]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(146),
      Q => \B_V_data_1_payload_B_reg_n_3_[146]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[147]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(147),
      Q => \B_V_data_1_payload_B_reg_n_3_[147]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[148]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(148),
      Q => \B_V_data_1_payload_B_reg_n_3_[148]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[149]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(149),
      Q => \B_V_data_1_payload_B_reg_n_3_[149]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(14),
      Q => \B_V_data_1_payload_B_reg_n_3_[14]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[150]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(150),
      Q => \B_V_data_1_payload_B_reg_n_3_[150]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[151]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(151),
      Q => \B_V_data_1_payload_B_reg_n_3_[151]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[152]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(152),
      Q => \B_V_data_1_payload_B_reg_n_3_[152]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[153]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(153),
      Q => \B_V_data_1_payload_B_reg_n_3_[153]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[154]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(154),
      Q => \B_V_data_1_payload_B_reg_n_3_[154]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[155]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(155),
      Q => \B_V_data_1_payload_B_reg_n_3_[155]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[156]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(156),
      Q => \B_V_data_1_payload_B_reg_n_3_[156]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[157]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(157),
      Q => \B_V_data_1_payload_B_reg_n_3_[157]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[158]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(158),
      Q => \B_V_data_1_payload_B_reg_n_3_[158]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[159]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(159),
      Q => \B_V_data_1_payload_B_reg_n_3_[159]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(15),
      Q => \B_V_data_1_payload_B_reg_n_3_[15]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[160]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(160),
      Q => \B_V_data_1_payload_B_reg_n_3_[160]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[161]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(161),
      Q => \B_V_data_1_payload_B_reg_n_3_[161]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[162]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(162),
      Q => \B_V_data_1_payload_B_reg_n_3_[162]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[163]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(163),
      Q => \B_V_data_1_payload_B_reg_n_3_[163]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[164]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(164),
      Q => \B_V_data_1_payload_B_reg_n_3_[164]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[165]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(165),
      Q => \B_V_data_1_payload_B_reg_n_3_[165]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[166]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(166),
      Q => \B_V_data_1_payload_B_reg_n_3_[166]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[167]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(167),
      Q => \B_V_data_1_payload_B_reg_n_3_[167]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[168]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(168),
      Q => \B_V_data_1_payload_B_reg_n_3_[168]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[169]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(169),
      Q => \B_V_data_1_payload_B_reg_n_3_[169]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(16),
      Q => \B_V_data_1_payload_B_reg_n_3_[16]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[170]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(170),
      Q => \B_V_data_1_payload_B_reg_n_3_[170]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[171]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(171),
      Q => \B_V_data_1_payload_B_reg_n_3_[171]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[172]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(172),
      Q => \B_V_data_1_payload_B_reg_n_3_[172]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[173]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(173),
      Q => \B_V_data_1_payload_B_reg_n_3_[173]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[174]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(174),
      Q => \B_V_data_1_payload_B_reg_n_3_[174]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[175]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(175),
      Q => \B_V_data_1_payload_B_reg_n_3_[175]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[176]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(176),
      Q => \B_V_data_1_payload_B_reg_n_3_[176]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[177]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(177),
      Q => \B_V_data_1_payload_B_reg_n_3_[177]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[178]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(178),
      Q => \B_V_data_1_payload_B_reg_n_3_[178]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[179]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(179),
      Q => \B_V_data_1_payload_B_reg_n_3_[179]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(17),
      Q => \B_V_data_1_payload_B_reg_n_3_[17]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[180]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(180),
      Q => \B_V_data_1_payload_B_reg_n_3_[180]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[181]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(181),
      Q => \B_V_data_1_payload_B_reg_n_3_[181]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[182]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(182),
      Q => \B_V_data_1_payload_B_reg_n_3_[182]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[183]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(183),
      Q => \B_V_data_1_payload_B_reg_n_3_[183]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[184]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(184),
      Q => \B_V_data_1_payload_B_reg_n_3_[184]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[185]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(185),
      Q => \B_V_data_1_payload_B_reg_n_3_[185]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[186]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(186),
      Q => \B_V_data_1_payload_B_reg_n_3_[186]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[187]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(187),
      Q => \B_V_data_1_payload_B_reg_n_3_[187]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[188]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(188),
      Q => \B_V_data_1_payload_B_reg_n_3_[188]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[189]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(189),
      Q => \B_V_data_1_payload_B_reg_n_3_[189]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(18),
      Q => \B_V_data_1_payload_B_reg_n_3_[18]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[190]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(190),
      Q => \B_V_data_1_payload_B_reg_n_3_[190]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[191]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(191),
      Q => \B_V_data_1_payload_B_reg_n_3_[191]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[192]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(192),
      Q => \B_V_data_1_payload_B_reg_n_3_[192]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[193]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(193),
      Q => \B_V_data_1_payload_B_reg_n_3_[193]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[194]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(194),
      Q => \B_V_data_1_payload_B_reg_n_3_[194]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[195]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(195),
      Q => \B_V_data_1_payload_B_reg_n_3_[195]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[196]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(196),
      Q => \B_V_data_1_payload_B_reg_n_3_[196]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[197]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(197),
      Q => \B_V_data_1_payload_B_reg_n_3_[197]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[198]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(198),
      Q => \B_V_data_1_payload_B_reg_n_3_[198]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[199]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(199),
      Q => \B_V_data_1_payload_B_reg_n_3_[199]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(19),
      Q => \B_V_data_1_payload_B_reg_n_3_[19]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(1),
      Q => \B_V_data_1_payload_B_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[200]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(200),
      Q => \B_V_data_1_payload_B_reg_n_3_[200]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[201]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(201),
      Q => \B_V_data_1_payload_B_reg_n_3_[201]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[202]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(202),
      Q => \B_V_data_1_payload_B_reg_n_3_[202]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[203]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(203),
      Q => \B_V_data_1_payload_B_reg_n_3_[203]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[204]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(204),
      Q => \B_V_data_1_payload_B_reg_n_3_[204]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[205]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(205),
      Q => \B_V_data_1_payload_B_reg_n_3_[205]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[206]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(206),
      Q => \B_V_data_1_payload_B_reg_n_3_[206]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[207]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(207),
      Q => \B_V_data_1_payload_B_reg_n_3_[207]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[208]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(208),
      Q => \B_V_data_1_payload_B_reg_n_3_[208]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[209]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(209),
      Q => \B_V_data_1_payload_B_reg_n_3_[209]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(20),
      Q => \B_V_data_1_payload_B_reg_n_3_[20]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[210]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(210),
      Q => \B_V_data_1_payload_B_reg_n_3_[210]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[211]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(211),
      Q => \B_V_data_1_payload_B_reg_n_3_[211]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[212]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(212),
      Q => \B_V_data_1_payload_B_reg_n_3_[212]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[213]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(213),
      Q => \B_V_data_1_payload_B_reg_n_3_[213]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[214]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(214),
      Q => \B_V_data_1_payload_B_reg_n_3_[214]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[215]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(215),
      Q => \B_V_data_1_payload_B_reg_n_3_[215]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[216]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(216),
      Q => \B_V_data_1_payload_B_reg_n_3_[216]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[217]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(217),
      Q => \B_V_data_1_payload_B_reg_n_3_[217]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[218]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(218),
      Q => \B_V_data_1_payload_B_reg_n_3_[218]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[219]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(219),
      Q => \B_V_data_1_payload_B_reg_n_3_[219]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(21),
      Q => \B_V_data_1_payload_B_reg_n_3_[21]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[220]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(220),
      Q => \B_V_data_1_payload_B_reg_n_3_[220]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[221]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(221),
      Q => \B_V_data_1_payload_B_reg_n_3_[221]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[222]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(222),
      Q => \B_V_data_1_payload_B_reg_n_3_[222]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[223]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(223),
      Q => \B_V_data_1_payload_B_reg_n_3_[223]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[224]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(224),
      Q => \B_V_data_1_payload_B_reg_n_3_[224]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[225]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(225),
      Q => \B_V_data_1_payload_B_reg_n_3_[225]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[226]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(226),
      Q => \B_V_data_1_payload_B_reg_n_3_[226]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[227]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(227),
      Q => \B_V_data_1_payload_B_reg_n_3_[227]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[228]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(228),
      Q => \B_V_data_1_payload_B_reg_n_3_[228]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[229]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(229),
      Q => \B_V_data_1_payload_B_reg_n_3_[229]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(22),
      Q => \B_V_data_1_payload_B_reg_n_3_[22]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[230]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(230),
      Q => \B_V_data_1_payload_B_reg_n_3_[230]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[231]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(231),
      Q => \B_V_data_1_payload_B_reg_n_3_[231]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[232]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(232),
      Q => \B_V_data_1_payload_B_reg_n_3_[232]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[233]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(233),
      Q => \B_V_data_1_payload_B_reg_n_3_[233]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[234]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(234),
      Q => \B_V_data_1_payload_B_reg_n_3_[234]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[235]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(235),
      Q => \B_V_data_1_payload_B_reg_n_3_[235]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[236]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(236),
      Q => \B_V_data_1_payload_B_reg_n_3_[236]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[237]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(237),
      Q => \B_V_data_1_payload_B_reg_n_3_[237]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[238]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(238),
      Q => \B_V_data_1_payload_B_reg_n_3_[238]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[239]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(239),
      Q => \B_V_data_1_payload_B_reg_n_3_[239]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(23),
      Q => \B_V_data_1_payload_B_reg_n_3_[23]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[240]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(240),
      Q => \B_V_data_1_payload_B_reg_n_3_[240]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[241]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(241),
      Q => \B_V_data_1_payload_B_reg_n_3_[241]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[242]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(242),
      Q => \B_V_data_1_payload_B_reg_n_3_[242]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[243]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(243),
      Q => \B_V_data_1_payload_B_reg_n_3_[243]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[244]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(244),
      Q => \B_V_data_1_payload_B_reg_n_3_[244]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[245]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(245),
      Q => \B_V_data_1_payload_B_reg_n_3_[245]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[246]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(246),
      Q => \B_V_data_1_payload_B_reg_n_3_[246]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[247]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(247),
      Q => \B_V_data_1_payload_B_reg_n_3_[247]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[248]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(248),
      Q => \B_V_data_1_payload_B_reg_n_3_[248]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[249]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(249),
      Q => \B_V_data_1_payload_B_reg_n_3_[249]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(24),
      Q => \B_V_data_1_payload_B_reg_n_3_[24]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[250]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(250),
      Q => \B_V_data_1_payload_B_reg_n_3_[250]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[251]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(251),
      Q => \B_V_data_1_payload_B_reg_n_3_[251]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[252]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(252),
      Q => \B_V_data_1_payload_B_reg_n_3_[252]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[253]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(253),
      Q => \B_V_data_1_payload_B_reg_n_3_[253]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[254]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(254),
      Q => \B_V_data_1_payload_B_reg_n_3_[254]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[255]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(255),
      Q => \B_V_data_1_payload_B_reg_n_3_[255]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[256]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(256),
      Q => \B_V_data_1_payload_B_reg_n_3_[256]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[257]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(257),
      Q => \B_V_data_1_payload_B_reg_n_3_[257]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[258]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(258),
      Q => \B_V_data_1_payload_B_reg_n_3_[258]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[259]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(259),
      Q => \B_V_data_1_payload_B_reg_n_3_[259]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(25),
      Q => \B_V_data_1_payload_B_reg_n_3_[25]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[260]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(260),
      Q => \B_V_data_1_payload_B_reg_n_3_[260]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[261]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(261),
      Q => \B_V_data_1_payload_B_reg_n_3_[261]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[262]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(262),
      Q => \B_V_data_1_payload_B_reg_n_3_[262]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[263]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(263),
      Q => \B_V_data_1_payload_B_reg_n_3_[263]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[264]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(264),
      Q => \B_V_data_1_payload_B_reg_n_3_[264]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[265]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(265),
      Q => \B_V_data_1_payload_B_reg_n_3_[265]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[266]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(266),
      Q => \B_V_data_1_payload_B_reg_n_3_[266]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[267]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(267),
      Q => \B_V_data_1_payload_B_reg_n_3_[267]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[268]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(268),
      Q => \B_V_data_1_payload_B_reg_n_3_[268]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[269]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(269),
      Q => \B_V_data_1_payload_B_reg_n_3_[269]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(26),
      Q => \B_V_data_1_payload_B_reg_n_3_[26]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[270]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(270),
      Q => \B_V_data_1_payload_B_reg_n_3_[270]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[271]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(271),
      Q => \B_V_data_1_payload_B_reg_n_3_[271]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[272]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(272),
      Q => \B_V_data_1_payload_B_reg_n_3_[272]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[273]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(273),
      Q => \B_V_data_1_payload_B_reg_n_3_[273]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[274]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(274),
      Q => \B_V_data_1_payload_B_reg_n_3_[274]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[275]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(275),
      Q => \B_V_data_1_payload_B_reg_n_3_[275]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[276]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(276),
      Q => \B_V_data_1_payload_B_reg_n_3_[276]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[277]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(277),
      Q => \B_V_data_1_payload_B_reg_n_3_[277]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[278]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(278),
      Q => \B_V_data_1_payload_B_reg_n_3_[278]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[279]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(279),
      Q => \B_V_data_1_payload_B_reg_n_3_[279]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(27),
      Q => \B_V_data_1_payload_B_reg_n_3_[27]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[280]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(280),
      Q => \B_V_data_1_payload_B_reg_n_3_[280]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[281]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(281),
      Q => \B_V_data_1_payload_B_reg_n_3_[281]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[282]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(282),
      Q => \B_V_data_1_payload_B_reg_n_3_[282]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[283]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(283),
      Q => \B_V_data_1_payload_B_reg_n_3_[283]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[284]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(284),
      Q => \B_V_data_1_payload_B_reg_n_3_[284]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[285]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(285),
      Q => \B_V_data_1_payload_B_reg_n_3_[285]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[286]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(286),
      Q => \B_V_data_1_payload_B_reg_n_3_[286]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[287]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(287),
      Q => \B_V_data_1_payload_B_reg_n_3_[287]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[288]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(288),
      Q => \B_V_data_1_payload_B_reg_n_3_[288]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[289]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(289),
      Q => \B_V_data_1_payload_B_reg_n_3_[289]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(28),
      Q => \B_V_data_1_payload_B_reg_n_3_[28]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[290]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(290),
      Q => \B_V_data_1_payload_B_reg_n_3_[290]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[291]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(291),
      Q => \B_V_data_1_payload_B_reg_n_3_[291]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[292]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(292),
      Q => \B_V_data_1_payload_B_reg_n_3_[292]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[293]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(293),
      Q => \B_V_data_1_payload_B_reg_n_3_[293]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[294]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(294),
      Q => \B_V_data_1_payload_B_reg_n_3_[294]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[295]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(295),
      Q => \B_V_data_1_payload_B_reg_n_3_[295]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[296]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(296),
      Q => \B_V_data_1_payload_B_reg_n_3_[296]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[297]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(297),
      Q => \B_V_data_1_payload_B_reg_n_3_[297]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[298]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(298),
      Q => \B_V_data_1_payload_B_reg_n_3_[298]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[299]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(299),
      Q => \B_V_data_1_payload_B_reg_n_3_[299]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(29),
      Q => \B_V_data_1_payload_B_reg_n_3_[29]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(2),
      Q => \B_V_data_1_payload_B_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[300]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(300),
      Q => \B_V_data_1_payload_B_reg_n_3_[300]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[301]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(301),
      Q => \B_V_data_1_payload_B_reg_n_3_[301]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[302]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(302),
      Q => \B_V_data_1_payload_B_reg_n_3_[302]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[303]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(303),
      Q => \B_V_data_1_payload_B_reg_n_3_[303]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[304]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(304),
      Q => \B_V_data_1_payload_B_reg_n_3_[304]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[305]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(305),
      Q => \B_V_data_1_payload_B_reg_n_3_[305]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[306]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(306),
      Q => \B_V_data_1_payload_B_reg_n_3_[306]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[307]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(307),
      Q => \B_V_data_1_payload_B_reg_n_3_[307]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[308]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(308),
      Q => \B_V_data_1_payload_B_reg_n_3_[308]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[309]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(309),
      Q => \B_V_data_1_payload_B_reg_n_3_[309]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(30),
      Q => \B_V_data_1_payload_B_reg_n_3_[30]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[310]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(310),
      Q => \B_V_data_1_payload_B_reg_n_3_[310]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[311]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(311),
      Q => \B_V_data_1_payload_B_reg_n_3_[311]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[312]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(312),
      Q => \B_V_data_1_payload_B_reg_n_3_[312]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[313]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(313),
      Q => \B_V_data_1_payload_B_reg_n_3_[313]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[314]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(314),
      Q => \B_V_data_1_payload_B_reg_n_3_[314]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[315]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(315),
      Q => \B_V_data_1_payload_B_reg_n_3_[315]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[316]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(316),
      Q => \B_V_data_1_payload_B_reg_n_3_[316]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[317]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(317),
      Q => \B_V_data_1_payload_B_reg_n_3_[317]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[318]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(318),
      Q => \B_V_data_1_payload_B_reg_n_3_[318]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[319]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(319),
      Q => \B_V_data_1_payload_B_reg_n_3_[319]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(31),
      Q => \B_V_data_1_payload_B_reg_n_3_[31]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[320]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(320),
      Q => \B_V_data_1_payload_B_reg_n_3_[320]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[321]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(321),
      Q => \B_V_data_1_payload_B_reg_n_3_[321]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[322]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(322),
      Q => \B_V_data_1_payload_B_reg_n_3_[322]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[323]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(323),
      Q => \B_V_data_1_payload_B_reg_n_3_[323]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[324]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(324),
      Q => \B_V_data_1_payload_B_reg_n_3_[324]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[325]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(325),
      Q => \B_V_data_1_payload_B_reg_n_3_[325]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[326]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(326),
      Q => \B_V_data_1_payload_B_reg_n_3_[326]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[327]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(327),
      Q => \B_V_data_1_payload_B_reg_n_3_[327]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[328]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(328),
      Q => \B_V_data_1_payload_B_reg_n_3_[328]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[329]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(329),
      Q => \B_V_data_1_payload_B_reg_n_3_[329]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(32),
      Q => \B_V_data_1_payload_B_reg_n_3_[32]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[330]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(330),
      Q => \B_V_data_1_payload_B_reg_n_3_[330]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[331]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(331),
      Q => \B_V_data_1_payload_B_reg_n_3_[331]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[332]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(332),
      Q => \B_V_data_1_payload_B_reg_n_3_[332]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[333]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(333),
      Q => \B_V_data_1_payload_B_reg_n_3_[333]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[334]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(334),
      Q => \B_V_data_1_payload_B_reg_n_3_[334]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[335]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(335),
      Q => \B_V_data_1_payload_B_reg_n_3_[335]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[336]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(336),
      Q => \B_V_data_1_payload_B_reg_n_3_[336]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[337]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(337),
      Q => \B_V_data_1_payload_B_reg_n_3_[337]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[338]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(338),
      Q => \B_V_data_1_payload_B_reg_n_3_[338]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[339]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(339),
      Q => \B_V_data_1_payload_B_reg_n_3_[339]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(33),
      Q => \B_V_data_1_payload_B_reg_n_3_[33]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[340]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(340),
      Q => \B_V_data_1_payload_B_reg_n_3_[340]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[341]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(341),
      Q => \B_V_data_1_payload_B_reg_n_3_[341]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[342]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(342),
      Q => \B_V_data_1_payload_B_reg_n_3_[342]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[343]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(343),
      Q => \B_V_data_1_payload_B_reg_n_3_[343]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[344]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(344),
      Q => \B_V_data_1_payload_B_reg_n_3_[344]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[345]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(345),
      Q => \B_V_data_1_payload_B_reg_n_3_[345]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[346]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(346),
      Q => \B_V_data_1_payload_B_reg_n_3_[346]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[347]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(347),
      Q => \B_V_data_1_payload_B_reg_n_3_[347]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[348]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(348),
      Q => \B_V_data_1_payload_B_reg_n_3_[348]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[349]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(349),
      Q => \B_V_data_1_payload_B_reg_n_3_[349]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(34),
      Q => \B_V_data_1_payload_B_reg_n_3_[34]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[350]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(350),
      Q => \B_V_data_1_payload_B_reg_n_3_[350]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[351]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(351),
      Q => \B_V_data_1_payload_B_reg_n_3_[351]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[352]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(352),
      Q => \B_V_data_1_payload_B_reg_n_3_[352]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[353]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(353),
      Q => \B_V_data_1_payload_B_reg_n_3_[353]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[354]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(354),
      Q => \B_V_data_1_payload_B_reg_n_3_[354]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[355]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(355),
      Q => \B_V_data_1_payload_B_reg_n_3_[355]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[356]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(356),
      Q => \B_V_data_1_payload_B_reg_n_3_[356]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[357]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(357),
      Q => \B_V_data_1_payload_B_reg_n_3_[357]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[358]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(358),
      Q => \B_V_data_1_payload_B_reg_n_3_[358]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[359]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(359),
      Q => \B_V_data_1_payload_B_reg_n_3_[359]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(35),
      Q => \B_V_data_1_payload_B_reg_n_3_[35]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[360]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(360),
      Q => \B_V_data_1_payload_B_reg_n_3_[360]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[361]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(361),
      Q => \B_V_data_1_payload_B_reg_n_3_[361]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[362]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(362),
      Q => \B_V_data_1_payload_B_reg_n_3_[362]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[363]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(363),
      Q => \B_V_data_1_payload_B_reg_n_3_[363]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[364]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(364),
      Q => \B_V_data_1_payload_B_reg_n_3_[364]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[365]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(365),
      Q => \B_V_data_1_payload_B_reg_n_3_[365]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[366]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(366),
      Q => \B_V_data_1_payload_B_reg_n_3_[366]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[367]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(367),
      Q => \B_V_data_1_payload_B_reg_n_3_[367]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[368]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(368),
      Q => \B_V_data_1_payload_B_reg_n_3_[368]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[369]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(369),
      Q => \B_V_data_1_payload_B_reg_n_3_[369]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(36),
      Q => \B_V_data_1_payload_B_reg_n_3_[36]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[370]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(370),
      Q => \B_V_data_1_payload_B_reg_n_3_[370]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[371]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(371),
      Q => \B_V_data_1_payload_B_reg_n_3_[371]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[372]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(372),
      Q => \B_V_data_1_payload_B_reg_n_3_[372]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[373]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(373),
      Q => \B_V_data_1_payload_B_reg_n_3_[373]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[374]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(374),
      Q => \B_V_data_1_payload_B_reg_n_3_[374]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[375]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(375),
      Q => \B_V_data_1_payload_B_reg_n_3_[375]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[376]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(376),
      Q => \B_V_data_1_payload_B_reg_n_3_[376]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[377]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(377),
      Q => \B_V_data_1_payload_B_reg_n_3_[377]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[378]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(378),
      Q => \B_V_data_1_payload_B_reg_n_3_[378]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[379]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(379),
      Q => \B_V_data_1_payload_B_reg_n_3_[379]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(37),
      Q => \B_V_data_1_payload_B_reg_n_3_[37]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[380]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(380),
      Q => \B_V_data_1_payload_B_reg_n_3_[380]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[381]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(381),
      Q => \B_V_data_1_payload_B_reg_n_3_[381]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[382]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(382),
      Q => \B_V_data_1_payload_B_reg_n_3_[382]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[383]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(383),
      Q => \B_V_data_1_payload_B_reg_n_3_[383]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[384]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(384),
      Q => \B_V_data_1_payload_B_reg_n_3_[384]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[385]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(385),
      Q => \B_V_data_1_payload_B_reg_n_3_[385]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[386]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(386),
      Q => \B_V_data_1_payload_B_reg_n_3_[386]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[387]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(387),
      Q => \B_V_data_1_payload_B_reg_n_3_[387]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[388]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(388),
      Q => \B_V_data_1_payload_B_reg_n_3_[388]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[389]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(389),
      Q => \B_V_data_1_payload_B_reg_n_3_[389]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(38),
      Q => \B_V_data_1_payload_B_reg_n_3_[38]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[390]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(390),
      Q => \B_V_data_1_payload_B_reg_n_3_[390]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[391]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(391),
      Q => \B_V_data_1_payload_B_reg_n_3_[391]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[392]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(392),
      Q => \B_V_data_1_payload_B_reg_n_3_[392]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[393]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(393),
      Q => \B_V_data_1_payload_B_reg_n_3_[393]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[394]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(394),
      Q => \B_V_data_1_payload_B_reg_n_3_[394]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[395]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(395),
      Q => \B_V_data_1_payload_B_reg_n_3_[395]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[396]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(396),
      Q => \B_V_data_1_payload_B_reg_n_3_[396]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[397]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(397),
      Q => \B_V_data_1_payload_B_reg_n_3_[397]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[398]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(398),
      Q => \B_V_data_1_payload_B_reg_n_3_[398]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[399]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(399),
      Q => \B_V_data_1_payload_B_reg_n_3_[399]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(39),
      Q => \B_V_data_1_payload_B_reg_n_3_[39]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(3),
      Q => \B_V_data_1_payload_B_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[400]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(400),
      Q => \B_V_data_1_payload_B_reg_n_3_[400]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[401]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(401),
      Q => \B_V_data_1_payload_B_reg_n_3_[401]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[402]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(402),
      Q => \B_V_data_1_payload_B_reg_n_3_[402]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[403]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(403),
      Q => \B_V_data_1_payload_B_reg_n_3_[403]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[404]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(404),
      Q => \B_V_data_1_payload_B_reg_n_3_[404]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[405]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(405),
      Q => \B_V_data_1_payload_B_reg_n_3_[405]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[406]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(406),
      Q => \B_V_data_1_payload_B_reg_n_3_[406]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[407]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(407),
      Q => \B_V_data_1_payload_B_reg_n_3_[407]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[408]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(408),
      Q => \B_V_data_1_payload_B_reg_n_3_[408]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[409]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(409),
      Q => \B_V_data_1_payload_B_reg_n_3_[409]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(40),
      Q => \B_V_data_1_payload_B_reg_n_3_[40]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[410]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(410),
      Q => \B_V_data_1_payload_B_reg_n_3_[410]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[411]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(411),
      Q => \B_V_data_1_payload_B_reg_n_3_[411]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[412]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(412),
      Q => \B_V_data_1_payload_B_reg_n_3_[412]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[413]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(413),
      Q => \B_V_data_1_payload_B_reg_n_3_[413]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[414]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(414),
      Q => \B_V_data_1_payload_B_reg_n_3_[414]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[415]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(415),
      Q => \B_V_data_1_payload_B_reg_n_3_[415]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[416]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(416),
      Q => \B_V_data_1_payload_B_reg_n_3_[416]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[417]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(417),
      Q => \B_V_data_1_payload_B_reg_n_3_[417]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[418]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(418),
      Q => \B_V_data_1_payload_B_reg_n_3_[418]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[419]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(419),
      Q => \B_V_data_1_payload_B_reg_n_3_[419]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(41),
      Q => \B_V_data_1_payload_B_reg_n_3_[41]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[420]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(420),
      Q => \B_V_data_1_payload_B_reg_n_3_[420]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[421]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(421),
      Q => \B_V_data_1_payload_B_reg_n_3_[421]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[422]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(422),
      Q => \B_V_data_1_payload_B_reg_n_3_[422]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[423]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(423),
      Q => \B_V_data_1_payload_B_reg_n_3_[423]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[424]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(424),
      Q => \B_V_data_1_payload_B_reg_n_3_[424]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[425]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(425),
      Q => \B_V_data_1_payload_B_reg_n_3_[425]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[426]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(426),
      Q => \B_V_data_1_payload_B_reg_n_3_[426]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[427]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(427),
      Q => \B_V_data_1_payload_B_reg_n_3_[427]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[428]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(428),
      Q => \B_V_data_1_payload_B_reg_n_3_[428]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[429]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(429),
      Q => \B_V_data_1_payload_B_reg_n_3_[429]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(42),
      Q => \B_V_data_1_payload_B_reg_n_3_[42]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[430]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(430),
      Q => \B_V_data_1_payload_B_reg_n_3_[430]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[431]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(431),
      Q => \B_V_data_1_payload_B_reg_n_3_[431]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[432]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(432),
      Q => \B_V_data_1_payload_B_reg_n_3_[432]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[433]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(433),
      Q => \B_V_data_1_payload_B_reg_n_3_[433]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[434]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(434),
      Q => \B_V_data_1_payload_B_reg_n_3_[434]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[435]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(435),
      Q => \B_V_data_1_payload_B_reg_n_3_[435]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[436]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(436),
      Q => \B_V_data_1_payload_B_reg_n_3_[436]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[437]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(437),
      Q => \B_V_data_1_payload_B_reg_n_3_[437]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[438]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(438),
      Q => \B_V_data_1_payload_B_reg_n_3_[438]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[439]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(439),
      Q => \B_V_data_1_payload_B_reg_n_3_[439]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(43),
      Q => \B_V_data_1_payload_B_reg_n_3_[43]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[440]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(440),
      Q => \B_V_data_1_payload_B_reg_n_3_[440]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[441]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(441),
      Q => \B_V_data_1_payload_B_reg_n_3_[441]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[442]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(442),
      Q => \B_V_data_1_payload_B_reg_n_3_[442]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[443]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(443),
      Q => \B_V_data_1_payload_B_reg_n_3_[443]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[444]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(444),
      Q => \B_V_data_1_payload_B_reg_n_3_[444]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[445]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(445),
      Q => \B_V_data_1_payload_B_reg_n_3_[445]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[446]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(446),
      Q => \B_V_data_1_payload_B_reg_n_3_[446]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[447]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(447),
      Q => \B_V_data_1_payload_B_reg_n_3_[447]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[448]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(448),
      Q => \B_V_data_1_payload_B_reg_n_3_[448]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[449]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(449),
      Q => \B_V_data_1_payload_B_reg_n_3_[449]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(44),
      Q => \B_V_data_1_payload_B_reg_n_3_[44]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[450]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(450),
      Q => \B_V_data_1_payload_B_reg_n_3_[450]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[451]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(451),
      Q => \B_V_data_1_payload_B_reg_n_3_[451]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[452]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(452),
      Q => \B_V_data_1_payload_B_reg_n_3_[452]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[453]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(453),
      Q => \B_V_data_1_payload_B_reg_n_3_[453]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[454]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(454),
      Q => \B_V_data_1_payload_B_reg_n_3_[454]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[455]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(455),
      Q => \B_V_data_1_payload_B_reg_n_3_[455]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[456]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(456),
      Q => \B_V_data_1_payload_B_reg_n_3_[456]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[457]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(457),
      Q => \B_V_data_1_payload_B_reg_n_3_[457]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[458]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(458),
      Q => \B_V_data_1_payload_B_reg_n_3_[458]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[459]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(459),
      Q => \B_V_data_1_payload_B_reg_n_3_[459]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(45),
      Q => \B_V_data_1_payload_B_reg_n_3_[45]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[460]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(460),
      Q => \B_V_data_1_payload_B_reg_n_3_[460]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[461]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(461),
      Q => \B_V_data_1_payload_B_reg_n_3_[461]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[462]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(462),
      Q => \B_V_data_1_payload_B_reg_n_3_[462]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[463]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(463),
      Q => \B_V_data_1_payload_B_reg_n_3_[463]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[464]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(464),
      Q => \B_V_data_1_payload_B_reg_n_3_[464]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[465]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(465),
      Q => \B_V_data_1_payload_B_reg_n_3_[465]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[466]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(466),
      Q => \B_V_data_1_payload_B_reg_n_3_[466]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[467]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(467),
      Q => \B_V_data_1_payload_B_reg_n_3_[467]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[468]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(468),
      Q => \B_V_data_1_payload_B_reg_n_3_[468]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[469]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(469),
      Q => \B_V_data_1_payload_B_reg_n_3_[469]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(46),
      Q => \B_V_data_1_payload_B_reg_n_3_[46]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[470]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(470),
      Q => \B_V_data_1_payload_B_reg_n_3_[470]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[471]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(471),
      Q => \B_V_data_1_payload_B_reg_n_3_[471]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[472]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(472),
      Q => \B_V_data_1_payload_B_reg_n_3_[472]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[473]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(473),
      Q => \B_V_data_1_payload_B_reg_n_3_[473]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[474]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(474),
      Q => \B_V_data_1_payload_B_reg_n_3_[474]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[475]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(475),
      Q => \B_V_data_1_payload_B_reg_n_3_[475]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[476]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(476),
      Q => \B_V_data_1_payload_B_reg_n_3_[476]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[477]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(477),
      Q => \B_V_data_1_payload_B_reg_n_3_[477]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[478]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(478),
      Q => \B_V_data_1_payload_B_reg_n_3_[478]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[479]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(479),
      Q => \B_V_data_1_payload_B_reg_n_3_[479]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(47),
      Q => \B_V_data_1_payload_B_reg_n_3_[47]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[480]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(480),
      Q => \B_V_data_1_payload_B_reg_n_3_[480]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[481]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(481),
      Q => \B_V_data_1_payload_B_reg_n_3_[481]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[482]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(482),
      Q => \B_V_data_1_payload_B_reg_n_3_[482]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[483]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(483),
      Q => \B_V_data_1_payload_B_reg_n_3_[483]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[484]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(484),
      Q => \B_V_data_1_payload_B_reg_n_3_[484]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[485]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(485),
      Q => \B_V_data_1_payload_B_reg_n_3_[485]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[486]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(486),
      Q => \B_V_data_1_payload_B_reg_n_3_[486]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[487]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(487),
      Q => \B_V_data_1_payload_B_reg_n_3_[487]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[488]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(488),
      Q => \B_V_data_1_payload_B_reg_n_3_[488]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[489]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(489),
      Q => \B_V_data_1_payload_B_reg_n_3_[489]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(48),
      Q => \B_V_data_1_payload_B_reg_n_3_[48]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[490]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(490),
      Q => \B_V_data_1_payload_B_reg_n_3_[490]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[491]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(491),
      Q => \B_V_data_1_payload_B_reg_n_3_[491]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[492]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(492),
      Q => \B_V_data_1_payload_B_reg_n_3_[492]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[493]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(493),
      Q => \B_V_data_1_payload_B_reg_n_3_[493]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[494]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(494),
      Q => \B_V_data_1_payload_B_reg_n_3_[494]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[495]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(495),
      Q => \B_V_data_1_payload_B_reg_n_3_[495]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[496]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(496),
      Q => \B_V_data_1_payload_B_reg_n_3_[496]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[497]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(497),
      Q => \B_V_data_1_payload_B_reg_n_3_[497]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[498]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(498),
      Q => \B_V_data_1_payload_B_reg_n_3_[498]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[499]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(499),
      Q => \B_V_data_1_payload_B_reg_n_3_[499]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(49),
      Q => \B_V_data_1_payload_B_reg_n_3_[49]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(4),
      Q => \B_V_data_1_payload_B_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[500]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(500),
      Q => \B_V_data_1_payload_B_reg_n_3_[500]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[501]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(501),
      Q => \B_V_data_1_payload_B_reg_n_3_[501]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[502]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(502),
      Q => \B_V_data_1_payload_B_reg_n_3_[502]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[503]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(503),
      Q => \B_V_data_1_payload_B_reg_n_3_[503]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[504]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(504),
      Q => \B_V_data_1_payload_B_reg_n_3_[504]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[505]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(505),
      Q => \B_V_data_1_payload_B_reg_n_3_[505]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[506]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(506),
      Q => \B_V_data_1_payload_B_reg_n_3_[506]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[507]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(507),
      Q => \B_V_data_1_payload_B_reg_n_3_[507]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[508]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(508),
      Q => \B_V_data_1_payload_B_reg_n_3_[508]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[509]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(509),
      Q => \B_V_data_1_payload_B_reg_n_3_[509]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(50),
      Q => \B_V_data_1_payload_B_reg_n_3_[50]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[510]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(510),
      Q => \B_V_data_1_payload_B_reg_n_3_[510]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[511]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(511),
      Q => \B_V_data_1_payload_B_reg_n_3_[511]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(51),
      Q => \B_V_data_1_payload_B_reg_n_3_[51]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(52),
      Q => \B_V_data_1_payload_B_reg_n_3_[52]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(53),
      Q => \B_V_data_1_payload_B_reg_n_3_[53]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(54),
      Q => \B_V_data_1_payload_B_reg_n_3_[54]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(55),
      Q => \B_V_data_1_payload_B_reg_n_3_[55]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(56),
      Q => \B_V_data_1_payload_B_reg_n_3_[56]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(57),
      Q => \B_V_data_1_payload_B_reg_n_3_[57]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(58),
      Q => \B_V_data_1_payload_B_reg_n_3_[58]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(59),
      Q => \B_V_data_1_payload_B_reg_n_3_[59]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(5),
      Q => \B_V_data_1_payload_B_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(60),
      Q => \B_V_data_1_payload_B_reg_n_3_[60]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(61),
      Q => \B_V_data_1_payload_B_reg_n_3_[61]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(62),
      Q => \B_V_data_1_payload_B_reg_n_3_[62]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(63),
      Q => \B_V_data_1_payload_B_reg_n_3_[63]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(64),
      Q => \B_V_data_1_payload_B_reg_n_3_[64]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(65),
      Q => \B_V_data_1_payload_B_reg_n_3_[65]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(66),
      Q => \B_V_data_1_payload_B_reg_n_3_[66]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(67),
      Q => \B_V_data_1_payload_B_reg_n_3_[67]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(68),
      Q => \B_V_data_1_payload_B_reg_n_3_[68]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(69),
      Q => \B_V_data_1_payload_B_reg_n_3_[69]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(6),
      Q => \B_V_data_1_payload_B_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(70),
      Q => \B_V_data_1_payload_B_reg_n_3_[70]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(71),
      Q => \B_V_data_1_payload_B_reg_n_3_[71]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(72),
      Q => \B_V_data_1_payload_B_reg_n_3_[72]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(73),
      Q => \B_V_data_1_payload_B_reg_n_3_[73]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(74),
      Q => \B_V_data_1_payload_B_reg_n_3_[74]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(75),
      Q => \B_V_data_1_payload_B_reg_n_3_[75]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(76),
      Q => \B_V_data_1_payload_B_reg_n_3_[76]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(77),
      Q => \B_V_data_1_payload_B_reg_n_3_[77]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(78),
      Q => \B_V_data_1_payload_B_reg_n_3_[78]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(79),
      Q => \B_V_data_1_payload_B_reg_n_3_[79]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(7),
      Q => \B_V_data_1_payload_B_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(80),
      Q => \B_V_data_1_payload_B_reg_n_3_[80]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(81),
      Q => \B_V_data_1_payload_B_reg_n_3_[81]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(82),
      Q => \B_V_data_1_payload_B_reg_n_3_[82]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(83),
      Q => \B_V_data_1_payload_B_reg_n_3_[83]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(84),
      Q => \B_V_data_1_payload_B_reg_n_3_[84]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(85),
      Q => \B_V_data_1_payload_B_reg_n_3_[85]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(86),
      Q => \B_V_data_1_payload_B_reg_n_3_[86]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(87),
      Q => \B_V_data_1_payload_B_reg_n_3_[87]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(88),
      Q => \B_V_data_1_payload_B_reg_n_3_[88]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(89),
      Q => \B_V_data_1_payload_B_reg_n_3_[89]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(8),
      Q => \B_V_data_1_payload_B_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(90),
      Q => \B_V_data_1_payload_B_reg_n_3_[90]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(91),
      Q => \B_V_data_1_payload_B_reg_n_3_[91]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(92),
      Q => \B_V_data_1_payload_B_reg_n_3_[92]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(93),
      Q => \B_V_data_1_payload_B_reg_n_3_[93]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(94),
      Q => \B_V_data_1_payload_B_reg_n_3_[94]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(95),
      Q => \B_V_data_1_payload_B_reg_n_3_[95]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(96),
      Q => \B_V_data_1_payload_B_reg_n_3_[96]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(97),
      Q => \B_V_data_1_payload_B_reg_n_3_[97]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(98),
      Q => \B_V_data_1_payload_B_reg_n_3_[98]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(99),
      Q => \B_V_data_1_payload_B_reg_n_3_[99]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(9),
      Q => \B_V_data_1_payload_B_reg_n_3_[9]\,
      R => '0'
    );
B_V_data_1_sel_rd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => Q(0),
      I1 => i_fu_1274,
      I2 => \^weights_v_tvalid_int_regslice\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      O => B_V_data_1_sel_rd_i_1_n_3
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_i_1_n_3,
      Q => B_V_data_1_sel_rd_reg_n_3,
      R => \^ap_rst_n_inv\
    );
B_V_data_1_sel_rd_reg_rep: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_rep_i_1_n_3,
      Q => B_V_data_1_sel_rd_reg_rep_n_3,
      R => \^ap_rst_n_inv\
    );
\B_V_data_1_sel_rd_reg_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_rep_i_1__0_n_3\,
      Q => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      R => \^ap_rst_n_inv\
    );
\B_V_data_1_sel_rd_reg_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_rep_i_1__1_n_3\,
      Q => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      R => \^ap_rst_n_inv\
    );
\B_V_data_1_sel_rd_reg_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_rep_i_1__2_n_3\,
      Q => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      R => \^ap_rst_n_inv\
    );
\B_V_data_1_sel_rd_reg_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_rep_i_1__3_n_3\,
      Q => \B_V_data_1_sel_rd_reg_rep__3_n_3\,
      R => \^ap_rst_n_inv\
    );
B_V_data_1_sel_rd_rep_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => Q(0),
      I1 => i_fu_1274,
      I2 => \^weights_v_tvalid_int_regslice\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      O => B_V_data_1_sel_rd_rep_i_1_n_3
    );
\B_V_data_1_sel_rd_rep_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => Q(0),
      I1 => i_fu_1274,
      I2 => \^weights_v_tvalid_int_regslice\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_sel_rd_rep_i_1__0_n_3\
    );
\B_V_data_1_sel_rd_rep_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => Q(0),
      I1 => i_fu_1274,
      I2 => \^weights_v_tvalid_int_regslice\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_sel_rd_rep_i_1__1_n_3\
    );
\B_V_data_1_sel_rd_rep_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => Q(0),
      I1 => i_fu_1274,
      I2 => \^weights_v_tvalid_int_regslice\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_sel_rd_rep_i_1__2_n_3\
    );
\B_V_data_1_sel_rd_rep_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => Q(0),
      I1 => i_fu_1274,
      I2 => \^weights_v_tvalid_int_regslice\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_sel_rd_rep_i_1__3_n_3\
    );
\B_V_data_1_sel_wr_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => weights_V_TVALID,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__1_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__1_n_3\,
      Q => B_V_data_1_sel_wr,
      R => \^ap_rst_n_inv\
    );
\B_V_data_1_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAAAA000000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => i_fu_1274,
      I2 => Q(0),
      I3 => weights_V_TVALID,
      I4 => \^b_v_data_1_state_reg[1]_0\,
      I5 => \^weights_v_tvalid_int_regslice\,
      O => \B_V_data_1_state[0]_i_1__0_n_3\
    );
\B_V_data_1_state[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_inv\
    );
\B_V_data_1_state[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F8FFF8F"
    )
        port map (
      I0 => Q(0),
      I1 => i_fu_1274,
      I2 => \^weights_v_tvalid_int_regslice\,
      I3 => \^b_v_data_1_state_reg[1]_0\,
      I4 => weights_V_TVALID,
      O => \B_V_data_1_state[1]_i_1__1_n_3\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__0_n_3\,
      Q => \^weights_v_tvalid_int_regslice\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1__1_n_3\,
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => \^ap_rst_n_inv\
    );
\add_ln840_100_reg_20956[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_500_reg_21956_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[103]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[103]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_500_reg_21956_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(106),
      O => \B_V_data_1_payload_B_reg[103]_0\(0)
    );
\add_ln840_100_reg_20956[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_500_reg_21956_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[103]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[103]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_500_reg_21956_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(106),
      O => \B_V_data_1_payload_B_reg[103]_0\(1)
    );
\add_ln840_100_reg_20956[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[106]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[106]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      O => weights_V_TDATA_int_regslice(106)
    );
\add_ln840_103_reg_20961[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_503_reg_21961_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[105]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[105]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_503_reg_21961_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(96),
      O => \B_V_data_1_payload_B_reg[105]_0\(0)
    );
\add_ln840_103_reg_20961[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_503_reg_21961_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[105]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[105]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_503_reg_21961_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(96),
      O => \B_V_data_1_payload_B_reg[105]_0\(1)
    );
\add_ln840_103_reg_20961[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[96]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[96]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      O => weights_V_TDATA_int_regslice(96)
    );
\add_ln840_104_reg_20966[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_504_reg_21966_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[98]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[98]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_504_reg_21966_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(97),
      O => \B_V_data_1_payload_B_reg[98]_0\(0)
    );
\add_ln840_104_reg_20966[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_504_reg_21966_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[98]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[98]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_504_reg_21966_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(97),
      O => \B_V_data_1_payload_B_reg[98]_0\(1)
    );
\add_ln840_104_reg_20966[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[97]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[97]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      O => weights_V_TDATA_int_regslice(97)
    );
\add_ln840_106_reg_20971[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_506_reg_21971_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[100]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[100]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_506_reg_21971_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(99),
      O => \B_V_data_1_payload_B_reg[100]_0\(0)
    );
\add_ln840_106_reg_20971[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_506_reg_21971_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[100]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[100]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_506_reg_21971_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(99),
      O => \B_V_data_1_payload_B_reg[100]_0\(1)
    );
\add_ln840_106_reg_20971[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[99]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[99]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      O => weights_V_TDATA_int_regslice(99)
    );
\add_ln840_108_reg_20976[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[102]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[102]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      O => \B_V_data_1_payload_B_reg[511]_0\(19)
    );
\add_ln840_108_reg_20976[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[111]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[111]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      O => \B_V_data_1_payload_B_reg[511]_0\(20)
    );
\add_ln840_108_reg_20976[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[101]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[101]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      O => \B_V_data_1_payload_B_reg[511]_0\(18)
    );
\add_ln840_10_reg_20731[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_506_reg_21971_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[4]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[4]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__3_n_3\,
      I4 => \add_ln840_506_reg_21971_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(3),
      O => \B_V_data_1_payload_B_reg[4]_0\(0)
    );
\add_ln840_10_reg_20731[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_506_reg_21971_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[4]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[4]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__3_n_3\,
      I4 => \add_ln840_506_reg_21971_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(3),
      O => \B_V_data_1_payload_B_reg[4]_0\(1)
    );
\add_ln840_10_reg_20731[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[3]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[3]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__3_n_3\,
      O => weights_V_TDATA_int_regslice(3)
    );
\add_ln840_113_reg_20986[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_497_reg_21946_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[126]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[126]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_497_reg_21946_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(124),
      O => \B_V_data_1_payload_B_reg[126]_0\(0)
    );
\add_ln840_113_reg_20986[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_497_reg_21946_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[126]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[126]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_497_reg_21946_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(124),
      O => \B_V_data_1_payload_B_reg[126]_0\(1)
    );
\add_ln840_113_reg_20986[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[124]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[124]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      O => weights_V_TDATA_int_regslice(124)
    );
\add_ln840_115_reg_20991[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_499_reg_21951_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[123]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[123]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_499_reg_21951_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(120),
      O => \B_V_data_1_payload_B_reg[123]_0\(0)
    );
\add_ln840_115_reg_20991[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_499_reg_21951_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[123]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[123]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_499_reg_21951_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(120),
      O => \B_V_data_1_payload_B_reg[123]_0\(1)
    );
\add_ln840_115_reg_20991[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[120]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[120]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      O => weights_V_TDATA_int_regslice(120)
    );
\add_ln840_116_reg_20996[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_500_reg_21956_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[119]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[119]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_500_reg_21956_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(122),
      O => \B_V_data_1_payload_B_reg[119]_0\(0)
    );
\add_ln840_116_reg_20996[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_500_reg_21956_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[119]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[119]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_500_reg_21956_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(122),
      O => \B_V_data_1_payload_B_reg[119]_0\(1)
    );
\add_ln840_116_reg_20996[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[122]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[122]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      O => weights_V_TDATA_int_regslice(122)
    );
\add_ln840_119_reg_21001[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_503_reg_21961_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[121]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[121]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_503_reg_21961_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(112),
      O => \B_V_data_1_payload_B_reg[121]_0\(0)
    );
\add_ln840_119_reg_21001[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_503_reg_21961_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[121]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[121]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_503_reg_21961_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(112),
      O => \B_V_data_1_payload_B_reg[121]_0\(1)
    );
\add_ln840_119_reg_21001[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[112]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[112]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      O => weights_V_TDATA_int_regslice(112)
    );
\add_ln840_120_reg_21006[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_504_reg_21966_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[114]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[114]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_504_reg_21966_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(113),
      O => \B_V_data_1_payload_B_reg[114]_0\(0)
    );
\add_ln840_120_reg_21006[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_504_reg_21966_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[114]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[114]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_504_reg_21966_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(113),
      O => \B_V_data_1_payload_B_reg[114]_0\(1)
    );
\add_ln840_120_reg_21006[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[113]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[113]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      O => weights_V_TDATA_int_regslice(113)
    );
\add_ln840_122_reg_21011[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_506_reg_21971_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[116]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[116]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_506_reg_21971_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(115),
      O => \B_V_data_1_payload_B_reg[116]_0\(0)
    );
\add_ln840_122_reg_21011[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_506_reg_21971_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[116]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[116]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_506_reg_21971_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(115),
      O => \B_V_data_1_payload_B_reg[116]_0\(1)
    );
\add_ln840_122_reg_21011[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[115]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[115]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      O => weights_V_TDATA_int_regslice(115)
    );
\add_ln840_124_reg_21016[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[118]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[118]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      O => \B_V_data_1_payload_B_reg[511]_0\(22)
    );
\add_ln840_124_reg_21016[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[127]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[127]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      O => \B_V_data_1_payload_B_reg[511]_0\(23)
    );
\add_ln840_124_reg_21016[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[117]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[117]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      O => \B_V_data_1_payload_B_reg[511]_0\(21)
    );
\add_ln840_129_reg_21026[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_497_reg_21946_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[142]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[142]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_497_reg_21946_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(140),
      O => \B_V_data_1_payload_B_reg[142]_0\(0)
    );
\add_ln840_129_reg_21026[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_497_reg_21946_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[142]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[142]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_497_reg_21946_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(140),
      O => \B_V_data_1_payload_B_reg[142]_0\(1)
    );
\add_ln840_129_reg_21026[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[140]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[140]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(140)
    );
\add_ln840_12_reg_20736[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[6]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[6]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__3_n_3\,
      O => \B_V_data_1_payload_B_reg[511]_0\(1)
    );
\add_ln840_12_reg_20736[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[15]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[15]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__3_n_3\,
      O => \B_V_data_1_payload_B_reg[511]_0\(2)
    );
\add_ln840_12_reg_20736[1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[5]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[5]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__3_n_3\,
      O => \B_V_data_1_payload_B_reg[511]_0\(0)
    );
\add_ln840_131_reg_21031[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_499_reg_21951_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[139]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[139]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_499_reg_21951_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(136),
      O => \B_V_data_1_payload_B_reg[139]_0\(0)
    );
\add_ln840_131_reg_21031[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_499_reg_21951_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[139]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[139]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_499_reg_21951_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(136),
      O => \B_V_data_1_payload_B_reg[139]_0\(1)
    );
\add_ln840_131_reg_21031[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[136]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[136]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(136)
    );
\add_ln840_132_reg_21036[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_500_reg_21956_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[135]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[135]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_500_reg_21956_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(138),
      O => \B_V_data_1_payload_B_reg[135]_0\(0)
    );
\add_ln840_132_reg_21036[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_500_reg_21956_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[135]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[135]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_500_reg_21956_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(138),
      O => \B_V_data_1_payload_B_reg[135]_0\(1)
    );
\add_ln840_132_reg_21036[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[138]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[138]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(138)
    );
\add_ln840_135_reg_21041[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_503_reg_21961_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[137]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[137]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_503_reg_21961_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(128),
      O => \B_V_data_1_payload_B_reg[137]_0\(0)
    );
\add_ln840_135_reg_21041[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_503_reg_21961_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[137]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[137]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_503_reg_21961_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(128),
      O => \B_V_data_1_payload_B_reg[137]_0\(1)
    );
\add_ln840_135_reg_21041[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[128]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[128]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(128)
    );
\add_ln840_136_reg_21046[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_504_reg_21966_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[130]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[130]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_504_reg_21966_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(129),
      O => \B_V_data_1_payload_B_reg[130]_0\(0)
    );
\add_ln840_136_reg_21046[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_504_reg_21966_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[130]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[130]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_504_reg_21966_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(129),
      O => \B_V_data_1_payload_B_reg[130]_0\(1)
    );
\add_ln840_136_reg_21046[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[129]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[129]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(129)
    );
\add_ln840_138_reg_21051[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_506_reg_21971_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[132]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[132]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_506_reg_21971_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(131),
      O => \B_V_data_1_payload_B_reg[132]_0\(0)
    );
\add_ln840_138_reg_21051[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_506_reg_21971_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[132]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[132]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_506_reg_21971_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(131),
      O => \B_V_data_1_payload_B_reg[132]_0\(1)
    );
\add_ln840_138_reg_21051[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[131]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[131]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(131)
    );
\add_ln840_140_reg_21056[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[134]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[134]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[511]_0\(25)
    );
\add_ln840_140_reg_21056[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[143]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[143]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[511]_0\(26)
    );
\add_ln840_140_reg_21056[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[133]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[133]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[511]_0\(24)
    );
\add_ln840_145_reg_21066[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_497_reg_21946_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[158]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[158]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_497_reg_21946_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(156),
      O => \B_V_data_1_payload_B_reg[158]_0\(0)
    );
\add_ln840_145_reg_21066[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_497_reg_21946_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[158]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[158]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_497_reg_21946_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(156),
      O => \B_V_data_1_payload_B_reg[158]_0\(1)
    );
\add_ln840_145_reg_21066[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[156]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[156]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(156)
    );
\add_ln840_147_reg_21071[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_499_reg_21951_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[155]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[155]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_499_reg_21951_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(152),
      O => \B_V_data_1_payload_B_reg[155]_0\(0)
    );
\add_ln840_147_reg_21071[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_499_reg_21951_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[155]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[155]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_499_reg_21951_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(152),
      O => \B_V_data_1_payload_B_reg[155]_0\(1)
    );
\add_ln840_147_reg_21071[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[152]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[152]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(152)
    );
\add_ln840_148_reg_21076[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_500_reg_21956_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[151]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[151]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_500_reg_21956_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(154),
      O => \B_V_data_1_payload_B_reg[151]_0\(0)
    );
\add_ln840_148_reg_21076[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_500_reg_21956_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[151]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[151]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_500_reg_21956_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(154),
      O => \B_V_data_1_payload_B_reg[151]_0\(1)
    );
\add_ln840_148_reg_21076[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[154]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[154]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(154)
    );
\add_ln840_151_reg_21081[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_503_reg_21961_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[153]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[153]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_503_reg_21961_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(144),
      O => \B_V_data_1_payload_B_reg[153]_0\(0)
    );
\add_ln840_151_reg_21081[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_503_reg_21961_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[153]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[153]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_503_reg_21961_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(144),
      O => \B_V_data_1_payload_B_reg[153]_0\(1)
    );
\add_ln840_151_reg_21081[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[144]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[144]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(144)
    );
\add_ln840_152_reg_21086[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_504_reg_21966_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[146]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[146]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_504_reg_21966_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(145),
      O => \B_V_data_1_payload_B_reg[146]_0\(0)
    );
\add_ln840_152_reg_21086[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_504_reg_21966_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[146]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[146]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_504_reg_21966_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(145),
      O => \B_V_data_1_payload_B_reg[146]_0\(1)
    );
\add_ln840_152_reg_21086[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[145]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[145]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(145)
    );
\add_ln840_154_reg_21091[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_506_reg_21971_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[148]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[148]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_506_reg_21971_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(147),
      O => \B_V_data_1_payload_B_reg[148]_0\(0)
    );
\add_ln840_154_reg_21091[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_506_reg_21971_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[148]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[148]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_506_reg_21971_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(147),
      O => \B_V_data_1_payload_B_reg[148]_0\(1)
    );
\add_ln840_154_reg_21091[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[147]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[147]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(147)
    );
\add_ln840_156_reg_21096[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[150]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[150]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[511]_0\(28)
    );
\add_ln840_156_reg_21096[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[159]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[159]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[511]_0\(29)
    );
\add_ln840_156_reg_21096[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[149]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[149]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[511]_0\(27)
    );
\add_ln840_161_reg_21106[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_497_reg_21946_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[174]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[174]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_497_reg_21946_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(172),
      O => \B_V_data_1_payload_B_reg[174]_0\(0)
    );
\add_ln840_161_reg_21106[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_497_reg_21946_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[174]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[174]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_497_reg_21946_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(172),
      O => \B_V_data_1_payload_B_reg[174]_0\(1)
    );
\add_ln840_161_reg_21106[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[172]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[172]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(172)
    );
\add_ln840_163_reg_21111[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_499_reg_21951_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[171]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[171]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_499_reg_21951_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(168),
      O => \B_V_data_1_payload_B_reg[171]_0\(0)
    );
\add_ln840_163_reg_21111[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_499_reg_21951_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[171]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[171]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_499_reg_21951_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(168),
      O => \B_V_data_1_payload_B_reg[171]_0\(1)
    );
\add_ln840_163_reg_21111[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[168]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[168]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(168)
    );
\add_ln840_164_reg_21116[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_500_reg_21956_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[167]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[167]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_500_reg_21956_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(170),
      O => \B_V_data_1_payload_B_reg[167]_0\(0)
    );
\add_ln840_164_reg_21116[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_500_reg_21956_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[167]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[167]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_500_reg_21956_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(170),
      O => \B_V_data_1_payload_B_reg[167]_0\(1)
    );
\add_ln840_164_reg_21116[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[170]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[170]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(170)
    );
\add_ln840_167_reg_21121[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_503_reg_21961_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[169]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[169]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_503_reg_21961_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(160),
      O => \B_V_data_1_payload_B_reg[169]_0\(0)
    );
\add_ln840_167_reg_21121[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_503_reg_21961_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[169]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[169]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_503_reg_21961_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(160),
      O => \B_V_data_1_payload_B_reg[169]_0\(1)
    );
\add_ln840_167_reg_21121[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[160]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[160]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(160)
    );
\add_ln840_168_reg_21126[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_504_reg_21966_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[162]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[162]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_504_reg_21966_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(161),
      O => \B_V_data_1_payload_B_reg[162]_0\(0)
    );
\add_ln840_168_reg_21126[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_504_reg_21966_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[162]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[162]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_504_reg_21966_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(161),
      O => \B_V_data_1_payload_B_reg[162]_0\(1)
    );
\add_ln840_168_reg_21126[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[161]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[161]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(161)
    );
\add_ln840_170_reg_21131[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_506_reg_21971_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[164]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[164]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_506_reg_21971_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(163),
      O => \B_V_data_1_payload_B_reg[164]_0\(0)
    );
\add_ln840_170_reg_21131[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_506_reg_21971_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[164]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[164]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_506_reg_21971_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(163),
      O => \B_V_data_1_payload_B_reg[164]_0\(1)
    );
\add_ln840_170_reg_21131[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[163]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[163]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(163)
    );
\add_ln840_172_reg_21136[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[166]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[166]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[511]_0\(31)
    );
\add_ln840_172_reg_21136[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[175]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[175]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[511]_0\(32)
    );
\add_ln840_172_reg_21136[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[165]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[165]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[511]_0\(30)
    );
\add_ln840_177_reg_21146[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_497_reg_21946_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[190]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[190]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_497_reg_21946_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(188),
      O => \B_V_data_1_payload_B_reg[190]_0\(0)
    );
\add_ln840_177_reg_21146[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_497_reg_21946_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[190]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[190]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_497_reg_21946_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(188),
      O => \B_V_data_1_payload_B_reg[190]_0\(1)
    );
\add_ln840_177_reg_21146[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[188]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[188]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(188)
    );
\add_ln840_179_reg_21151[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_499_reg_21951_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[187]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[187]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_499_reg_21951_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(184),
      O => \B_V_data_1_payload_B_reg[187]_0\(0)
    );
\add_ln840_179_reg_21151[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_499_reg_21951_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[187]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[187]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_499_reg_21951_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(184),
      O => \B_V_data_1_payload_B_reg[187]_0\(1)
    );
\add_ln840_179_reg_21151[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[184]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[184]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(184)
    );
\add_ln840_17_reg_20746[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_497_reg_21946_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[30]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[30]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__3_n_3\,
      I4 => \add_ln840_497_reg_21946_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(28),
      O => \B_V_data_1_payload_B_reg[30]_0\(0)
    );
\add_ln840_17_reg_20746[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_497_reg_21946_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[30]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[30]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__3_n_3\,
      I4 => \add_ln840_497_reg_21946_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(28),
      O => \B_V_data_1_payload_B_reg[30]_0\(1)
    );
\add_ln840_17_reg_20746[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[28]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[28]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__3_n_3\,
      O => weights_V_TDATA_int_regslice(28)
    );
\add_ln840_180_reg_21156[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_500_reg_21956_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[183]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[183]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_500_reg_21956_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(186),
      O => \B_V_data_1_payload_B_reg[183]_0\(0)
    );
\add_ln840_180_reg_21156[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_500_reg_21956_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[183]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[183]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_500_reg_21956_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(186),
      O => \B_V_data_1_payload_B_reg[183]_0\(1)
    );
\add_ln840_180_reg_21156[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[186]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[186]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(186)
    );
\add_ln840_183_reg_21161[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_503_reg_21961_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[185]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[185]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_503_reg_21961_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(176),
      O => \B_V_data_1_payload_B_reg[185]_0\(0)
    );
\add_ln840_183_reg_21161[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_503_reg_21961_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[185]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[185]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_503_reg_21961_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(176),
      O => \B_V_data_1_payload_B_reg[185]_0\(1)
    );
\add_ln840_183_reg_21161[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[176]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[176]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(176)
    );
\add_ln840_184_reg_21166[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_504_reg_21966_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[178]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[178]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_504_reg_21966_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(177),
      O => \B_V_data_1_payload_B_reg[178]_0\(0)
    );
\add_ln840_184_reg_21166[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_504_reg_21966_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[178]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[178]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_504_reg_21966_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(177),
      O => \B_V_data_1_payload_B_reg[178]_0\(1)
    );
\add_ln840_184_reg_21166[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[177]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[177]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(177)
    );
\add_ln840_186_reg_21171[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_506_reg_21971_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[180]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[180]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_506_reg_21971_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(179),
      O => \B_V_data_1_payload_B_reg[180]_0\(0)
    );
\add_ln840_186_reg_21171[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_506_reg_21971_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[180]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[180]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_506_reg_21971_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(179),
      O => \B_V_data_1_payload_B_reg[180]_0\(1)
    );
\add_ln840_186_reg_21171[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[179]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[179]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(179)
    );
\add_ln840_188_reg_21176[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[182]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[182]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[511]_0\(34)
    );
\add_ln840_188_reg_21176[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[191]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[191]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[511]_0\(35)
    );
\add_ln840_188_reg_21176[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[181]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[181]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[511]_0\(33)
    );
\add_ln840_193_reg_21186[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_497_reg_21946_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[206]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[206]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_497_reg_21946_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(204),
      O => \B_V_data_1_payload_B_reg[206]_0\(0)
    );
\add_ln840_193_reg_21186[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_497_reg_21946_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[206]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[206]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_497_reg_21946_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(204),
      O => \B_V_data_1_payload_B_reg[206]_0\(1)
    );
\add_ln840_193_reg_21186[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[204]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[204]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(204)
    );
\add_ln840_195_reg_21191[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_499_reg_21951_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[203]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[203]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_499_reg_21951_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(200),
      O => \B_V_data_1_payload_B_reg[203]_0\(0)
    );
\add_ln840_195_reg_21191[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_499_reg_21951_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[203]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[203]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_499_reg_21951_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(200),
      O => \B_V_data_1_payload_B_reg[203]_0\(1)
    );
\add_ln840_195_reg_21191[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[200]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[200]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(200)
    );
\add_ln840_196_reg_21196[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_500_reg_21956_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[199]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[199]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_500_reg_21956_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(202),
      O => \B_V_data_1_payload_B_reg[199]_0\(0)
    );
\add_ln840_196_reg_21196[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_500_reg_21956_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[199]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[199]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_500_reg_21956_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(202),
      O => \B_V_data_1_payload_B_reg[199]_0\(1)
    );
\add_ln840_196_reg_21196[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[202]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[202]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(202)
    );
\add_ln840_199_reg_21201[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_503_reg_21961_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[201]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[201]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_503_reg_21961_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(192),
      O => \B_V_data_1_payload_B_reg[201]_0\(0)
    );
\add_ln840_199_reg_21201[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_503_reg_21961_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[201]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[201]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_503_reg_21961_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(192),
      O => \B_V_data_1_payload_B_reg[201]_0\(1)
    );
\add_ln840_199_reg_21201[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[192]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[192]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(192)
    );
\add_ln840_19_reg_20751[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_499_reg_21951_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[27]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[27]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__3_n_3\,
      I4 => \add_ln840_499_reg_21951_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(24),
      O => \B_V_data_1_payload_B_reg[27]_0\(0)
    );
\add_ln840_19_reg_20751[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_499_reg_21951_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[27]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[27]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__3_n_3\,
      I4 => \add_ln840_499_reg_21951_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(24),
      O => \B_V_data_1_payload_B_reg[27]_0\(1)
    );
\add_ln840_19_reg_20751[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[24]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[24]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__3_n_3\,
      O => weights_V_TDATA_int_regslice(24)
    );
\add_ln840_1_reg_20706[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_497_reg_21946_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[14]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[14]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__3_n_3\,
      I4 => \add_ln840_497_reg_21946_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(12),
      O => \B_V_data_1_payload_B_reg[14]_0\(0)
    );
\add_ln840_1_reg_20706[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_497_reg_21946_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[14]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[14]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__3_n_3\,
      I4 => \add_ln840_497_reg_21946_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(12),
      O => \B_V_data_1_payload_B_reg[14]_0\(1)
    );
\add_ln840_1_reg_20706[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[12]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[12]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__3_n_3\,
      O => weights_V_TDATA_int_regslice(12)
    );
\add_ln840_200_reg_21206[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_504_reg_21966_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[194]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[194]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_504_reg_21966_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(193),
      O => \B_V_data_1_payload_B_reg[194]_0\(0)
    );
\add_ln840_200_reg_21206[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_504_reg_21966_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[194]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[194]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_504_reg_21966_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(193),
      O => \B_V_data_1_payload_B_reg[194]_0\(1)
    );
\add_ln840_200_reg_21206[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[193]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[193]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(193)
    );
\add_ln840_202_reg_21211[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_506_reg_21971_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[196]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[196]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_506_reg_21971_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(195),
      O => \B_V_data_1_payload_B_reg[196]_0\(0)
    );
\add_ln840_202_reg_21211[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_506_reg_21971_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[196]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[196]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_506_reg_21971_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(195),
      O => \B_V_data_1_payload_B_reg[196]_0\(1)
    );
\add_ln840_202_reg_21211[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[195]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[195]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(195)
    );
\add_ln840_204_reg_21216[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[198]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[198]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[511]_0\(37)
    );
\add_ln840_204_reg_21216[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[207]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[207]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[511]_0\(38)
    );
\add_ln840_204_reg_21216[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[197]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[197]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[511]_0\(36)
    );
\add_ln840_209_reg_21226[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_497_reg_21946_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[222]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[222]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_497_reg_21946_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(220),
      O => \B_V_data_1_payload_B_reg[222]_0\(0)
    );
\add_ln840_209_reg_21226[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_497_reg_21946_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[222]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[222]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_497_reg_21946_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(220),
      O => \B_V_data_1_payload_B_reg[222]_0\(1)
    );
\add_ln840_209_reg_21226[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[220]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[220]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(220)
    );
\add_ln840_20_reg_20756[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_500_reg_21956_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[23]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[23]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__3_n_3\,
      I4 => \add_ln840_500_reg_21956_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(26),
      O => \B_V_data_1_payload_B_reg[23]_0\(0)
    );
\add_ln840_20_reg_20756[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_500_reg_21956_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[23]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[23]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__3_n_3\,
      I4 => \add_ln840_500_reg_21956_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(26),
      O => \B_V_data_1_payload_B_reg[23]_0\(1)
    );
\add_ln840_20_reg_20756[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[26]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[26]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__3_n_3\,
      O => weights_V_TDATA_int_regslice(26)
    );
\add_ln840_211_reg_21231[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_499_reg_21951_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[219]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[219]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_499_reg_21951_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(216),
      O => \B_V_data_1_payload_B_reg[219]_0\(0)
    );
\add_ln840_211_reg_21231[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_499_reg_21951_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[219]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[219]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_499_reg_21951_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(216),
      O => \B_V_data_1_payload_B_reg[219]_0\(1)
    );
\add_ln840_211_reg_21231[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[216]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[216]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(216)
    );
\add_ln840_212_reg_21236[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_500_reg_21956_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[215]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[215]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_500_reg_21956_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(218),
      O => \B_V_data_1_payload_B_reg[215]_0\(0)
    );
\add_ln840_212_reg_21236[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_500_reg_21956_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[215]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[215]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_500_reg_21956_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(218),
      O => \B_V_data_1_payload_B_reg[215]_0\(1)
    );
\add_ln840_212_reg_21236[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[218]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[218]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(218)
    );
\add_ln840_215_reg_21241[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_503_reg_21961_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[217]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[217]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_503_reg_21961_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(208),
      O => \B_V_data_1_payload_B_reg[217]_0\(0)
    );
\add_ln840_215_reg_21241[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_503_reg_21961_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[217]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[217]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_503_reg_21961_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(208),
      O => \B_V_data_1_payload_B_reg[217]_0\(1)
    );
\add_ln840_215_reg_21241[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[208]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[208]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(208)
    );
\add_ln840_216_reg_21246[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_504_reg_21966_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[210]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[210]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_504_reg_21966_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(209),
      O => \B_V_data_1_payload_B_reg[210]_0\(0)
    );
\add_ln840_216_reg_21246[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_504_reg_21966_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[210]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[210]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_504_reg_21966_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(209),
      O => \B_V_data_1_payload_B_reg[210]_0\(1)
    );
\add_ln840_216_reg_21246[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[209]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[209]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(209)
    );
\add_ln840_218_reg_21251[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_506_reg_21971_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[212]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[212]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_506_reg_21971_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(211),
      O => \B_V_data_1_payload_B_reg[212]_0\(0)
    );
\add_ln840_218_reg_21251[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_506_reg_21971_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[212]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[212]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I4 => \add_ln840_506_reg_21971_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(211),
      O => \B_V_data_1_payload_B_reg[212]_0\(1)
    );
\add_ln840_218_reg_21251[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[211]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[211]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => weights_V_TDATA_int_regslice(211)
    );
\add_ln840_220_reg_21256[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[214]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[214]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[511]_0\(40)
    );
\add_ln840_220_reg_21256[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[223]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[223]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[511]_0\(41)
    );
\add_ln840_220_reg_21256[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[213]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[213]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      O => \B_V_data_1_payload_B_reg[511]_0\(39)
    );
\add_ln840_225_reg_21266[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_497_reg_21946_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[238]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[238]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_497_reg_21946_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(236),
      O => \B_V_data_1_payload_B_reg[238]_0\(0)
    );
\add_ln840_225_reg_21266[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_497_reg_21946_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[238]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[238]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_497_reg_21946_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(236),
      O => \B_V_data_1_payload_B_reg[238]_0\(1)
    );
\add_ln840_225_reg_21266[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[236]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[236]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(236)
    );
\add_ln840_227_reg_21271[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_499_reg_21951_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[235]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[235]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_499_reg_21951_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(232),
      O => \B_V_data_1_payload_B_reg[235]_0\(0)
    );
\add_ln840_227_reg_21271[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_499_reg_21951_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[235]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[235]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_499_reg_21951_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(232),
      O => \B_V_data_1_payload_B_reg[235]_0\(1)
    );
\add_ln840_227_reg_21271[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[232]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[232]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(232)
    );
\add_ln840_228_reg_21276[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_500_reg_21956_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[231]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[231]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_500_reg_21956_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(234),
      O => \B_V_data_1_payload_B_reg[231]_0\(0)
    );
\add_ln840_228_reg_21276[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_500_reg_21956_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[231]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[231]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_500_reg_21956_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(234),
      O => \B_V_data_1_payload_B_reg[231]_0\(1)
    );
\add_ln840_228_reg_21276[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[234]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[234]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(234)
    );
\add_ln840_231_reg_21281[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_503_reg_21961_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[233]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[233]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_503_reg_21961_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(224),
      O => \B_V_data_1_payload_B_reg[233]_0\(0)
    );
\add_ln840_231_reg_21281[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_503_reg_21961_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[233]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[233]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_503_reg_21961_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(224),
      O => \B_V_data_1_payload_B_reg[233]_0\(1)
    );
\add_ln840_231_reg_21281[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[224]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[224]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(224)
    );
\add_ln840_232_reg_21286[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_504_reg_21966_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[226]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[226]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_504_reg_21966_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(225),
      O => \B_V_data_1_payload_B_reg[226]_0\(0)
    );
\add_ln840_232_reg_21286[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_504_reg_21966_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[226]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[226]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_504_reg_21966_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(225),
      O => \B_V_data_1_payload_B_reg[226]_0\(1)
    );
\add_ln840_232_reg_21286[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[225]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[225]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(225)
    );
\add_ln840_234_reg_21291[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_506_reg_21971_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[228]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[228]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_506_reg_21971_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(227),
      O => \B_V_data_1_payload_B_reg[228]_0\(0)
    );
\add_ln840_234_reg_21291[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_506_reg_21971_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[228]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[228]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_506_reg_21971_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(227),
      O => \B_V_data_1_payload_B_reg[228]_0\(1)
    );
\add_ln840_234_reg_21291[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[227]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[227]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(227)
    );
\add_ln840_236_reg_21296[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[230]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[230]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[511]_0\(43)
    );
\add_ln840_236_reg_21296[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[239]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[239]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[511]_0\(44)
    );
\add_ln840_236_reg_21296[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[229]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[229]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[511]_0\(42)
    );
\add_ln840_23_reg_20761[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_503_reg_21961_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[25]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[25]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__3_n_3\,
      I4 => \add_ln840_503_reg_21961_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(16),
      O => \B_V_data_1_payload_B_reg[25]_0\(0)
    );
\add_ln840_23_reg_20761[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_503_reg_21961_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[25]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[25]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__3_n_3\,
      I4 => \add_ln840_503_reg_21961_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(16),
      O => \B_V_data_1_payload_B_reg[25]_0\(1)
    );
\add_ln840_23_reg_20761[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[16]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[16]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__3_n_3\,
      O => weights_V_TDATA_int_regslice(16)
    );
\add_ln840_241_reg_21306[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_497_reg_21946_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[254]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[254]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_497_reg_21946_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(252),
      O => \B_V_data_1_payload_B_reg[254]_0\(0)
    );
\add_ln840_241_reg_21306[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_497_reg_21946_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[254]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[254]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_497_reg_21946_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(252),
      O => \B_V_data_1_payload_B_reg[254]_0\(1)
    );
\add_ln840_241_reg_21306[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[252]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[252]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(252)
    );
\add_ln840_243_reg_21311[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_499_reg_21951_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[251]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[251]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_499_reg_21951_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(248),
      O => \B_V_data_1_payload_B_reg[251]_0\(0)
    );
\add_ln840_243_reg_21311[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_499_reg_21951_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[251]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[251]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_499_reg_21951_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(248),
      O => \B_V_data_1_payload_B_reg[251]_0\(1)
    );
\add_ln840_243_reg_21311[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[248]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[248]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(248)
    );
\add_ln840_244_reg_21316[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_500_reg_21956_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[247]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[247]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_500_reg_21956_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(250),
      O => \B_V_data_1_payload_B_reg[247]_0\(0)
    );
\add_ln840_244_reg_21316[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_500_reg_21956_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[247]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[247]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_500_reg_21956_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(250),
      O => \B_V_data_1_payload_B_reg[247]_0\(1)
    );
\add_ln840_244_reg_21316[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[250]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[250]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(250)
    );
\add_ln840_247_reg_21321[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_503_reg_21961_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[249]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[249]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_503_reg_21961_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(240),
      O => \B_V_data_1_payload_B_reg[249]_0\(0)
    );
\add_ln840_247_reg_21321[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_503_reg_21961_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[249]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[249]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_503_reg_21961_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(240),
      O => \B_V_data_1_payload_B_reg[249]_0\(1)
    );
\add_ln840_247_reg_21321[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[240]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[240]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(240)
    );
\add_ln840_248_reg_21326[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_504_reg_21966_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[242]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[242]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_504_reg_21966_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(241),
      O => \B_V_data_1_payload_B_reg[242]_0\(0)
    );
\add_ln840_248_reg_21326[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_504_reg_21966_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[242]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[242]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_504_reg_21966_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(241),
      O => \B_V_data_1_payload_B_reg[242]_0\(1)
    );
\add_ln840_248_reg_21326[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[241]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[241]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(241)
    );
\add_ln840_24_reg_20766[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_504_reg_21966_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[18]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[18]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__3_n_3\,
      I4 => \add_ln840_504_reg_21966_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(17),
      O => \B_V_data_1_payload_B_reg[18]_0\(0)
    );
\add_ln840_24_reg_20766[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_504_reg_21966_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[18]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[18]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__3_n_3\,
      I4 => \add_ln840_504_reg_21966_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(17),
      O => \B_V_data_1_payload_B_reg[18]_0\(1)
    );
\add_ln840_24_reg_20766[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[17]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[17]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__3_n_3\,
      O => weights_V_TDATA_int_regslice(17)
    );
\add_ln840_250_reg_21331[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_506_reg_21971_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[244]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[244]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_506_reg_21971_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(243),
      O => \B_V_data_1_payload_B_reg[244]_0\(0)
    );
\add_ln840_250_reg_21331[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_506_reg_21971_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[244]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[244]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_506_reg_21971_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(243),
      O => \B_V_data_1_payload_B_reg[244]_0\(1)
    );
\add_ln840_250_reg_21331[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[243]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[243]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(243)
    );
\add_ln840_252_reg_21336[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[246]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[246]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[511]_0\(46)
    );
\add_ln840_252_reg_21336[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[255]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[255]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[511]_0\(47)
    );
\add_ln840_252_reg_21336[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[245]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[245]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[511]_0\(45)
    );
\add_ln840_257_reg_21346[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_497_reg_21946_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[270]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[270]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_497_reg_21946_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(268),
      O => \B_V_data_1_payload_B_reg[270]_0\(0)
    );
\add_ln840_257_reg_21346[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_497_reg_21946_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[270]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[270]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_497_reg_21946_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(268),
      O => \B_V_data_1_payload_B_reg[270]_0\(1)
    );
\add_ln840_257_reg_21346[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[268]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[268]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(268)
    );
\add_ln840_259_reg_21351[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_499_reg_21951_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[267]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[267]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_499_reg_21951_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(264),
      O => \B_V_data_1_payload_B_reg[267]_0\(0)
    );
\add_ln840_259_reg_21351[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_499_reg_21951_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[267]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[267]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_499_reg_21951_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(264),
      O => \B_V_data_1_payload_B_reg[267]_0\(1)
    );
\add_ln840_259_reg_21351[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[264]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[264]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(264)
    );
\add_ln840_260_reg_21356[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_500_reg_21956_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[263]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[263]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_500_reg_21956_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(266),
      O => \B_V_data_1_payload_B_reg[263]_0\(0)
    );
\add_ln840_260_reg_21356[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_500_reg_21956_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[263]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[263]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_500_reg_21956_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(266),
      O => \B_V_data_1_payload_B_reg[263]_0\(1)
    );
\add_ln840_260_reg_21356[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[266]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[266]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(266)
    );
\add_ln840_263_reg_21361[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_503_reg_21961_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[265]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[265]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_503_reg_21961_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(256),
      O => \B_V_data_1_payload_B_reg[265]_0\(0)
    );
\add_ln840_263_reg_21361[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_503_reg_21961_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[265]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[265]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_503_reg_21961_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(256),
      O => \B_V_data_1_payload_B_reg[265]_0\(1)
    );
\add_ln840_263_reg_21361[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[256]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[256]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(256)
    );
\add_ln840_264_reg_21366[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_504_reg_21966_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[258]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[258]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_504_reg_21966_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(257),
      O => \B_V_data_1_payload_B_reg[258]_0\(0)
    );
\add_ln840_264_reg_21366[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_504_reg_21966_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[258]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[258]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_504_reg_21966_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(257),
      O => \B_V_data_1_payload_B_reg[258]_0\(1)
    );
\add_ln840_264_reg_21366[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[257]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[257]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(257)
    );
\add_ln840_266_reg_21371[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_506_reg_21971_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[260]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[260]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_506_reg_21971_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(259),
      O => \B_V_data_1_payload_B_reg[260]_0\(0)
    );
\add_ln840_266_reg_21371[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_506_reg_21971_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[260]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[260]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_506_reg_21971_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(259),
      O => \B_V_data_1_payload_B_reg[260]_0\(1)
    );
\add_ln840_266_reg_21371[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[259]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[259]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(259)
    );
\add_ln840_268_reg_21376[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[262]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[262]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[511]_0\(49)
    );
\add_ln840_268_reg_21376[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[271]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[271]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[511]_0\(50)
    );
\add_ln840_268_reg_21376[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[261]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[261]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[511]_0\(48)
    );
\add_ln840_26_reg_20771[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_506_reg_21971_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[20]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[20]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__3_n_3\,
      I4 => \add_ln840_506_reg_21971_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(19),
      O => \B_V_data_1_payload_B_reg[20]_0\(0)
    );
\add_ln840_26_reg_20771[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_506_reg_21971_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[20]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[20]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__3_n_3\,
      I4 => \add_ln840_506_reg_21971_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(19),
      O => \B_V_data_1_payload_B_reg[20]_0\(1)
    );
\add_ln840_26_reg_20771[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[19]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[19]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__3_n_3\,
      O => weights_V_TDATA_int_regslice(19)
    );
\add_ln840_273_reg_21386[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_497_reg_21946_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[286]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[286]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_497_reg_21946_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(284),
      O => \B_V_data_1_payload_B_reg[286]_0\(0)
    );
\add_ln840_273_reg_21386[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_497_reg_21946_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[286]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[286]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_497_reg_21946_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(284),
      O => \B_V_data_1_payload_B_reg[286]_0\(1)
    );
\add_ln840_273_reg_21386[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[284]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[284]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(284)
    );
\add_ln840_275_reg_21391[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_499_reg_21951_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[283]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[283]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_499_reg_21951_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(280),
      O => \B_V_data_1_payload_B_reg[283]_0\(0)
    );
\add_ln840_275_reg_21391[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_499_reg_21951_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[283]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[283]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_499_reg_21951_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(280),
      O => \B_V_data_1_payload_B_reg[283]_0\(1)
    );
\add_ln840_275_reg_21391[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[280]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[280]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(280)
    );
\add_ln840_276_reg_21396[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_500_reg_21956_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[279]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[279]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_500_reg_21956_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(282),
      O => \B_V_data_1_payload_B_reg[279]_0\(0)
    );
\add_ln840_276_reg_21396[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_500_reg_21956_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[279]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[279]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_500_reg_21956_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(282),
      O => \B_V_data_1_payload_B_reg[279]_0\(1)
    );
\add_ln840_276_reg_21396[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[282]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[282]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(282)
    );
\add_ln840_279_reg_21401[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_503_reg_21961_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[281]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[281]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_503_reg_21961_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(272),
      O => \B_V_data_1_payload_B_reg[281]_0\(0)
    );
\add_ln840_279_reg_21401[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_503_reg_21961_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[281]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[281]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_503_reg_21961_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(272),
      O => \B_V_data_1_payload_B_reg[281]_0\(1)
    );
\add_ln840_279_reg_21401[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[272]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[272]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(272)
    );
\add_ln840_280_reg_21406[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_504_reg_21966_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[274]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[274]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_504_reg_21966_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(273),
      O => \B_V_data_1_payload_B_reg[274]_0\(0)
    );
\add_ln840_280_reg_21406[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_504_reg_21966_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[274]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[274]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_504_reg_21966_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(273),
      O => \B_V_data_1_payload_B_reg[274]_0\(1)
    );
\add_ln840_280_reg_21406[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[273]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[273]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(273)
    );
\add_ln840_282_reg_21411[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_506_reg_21971_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[276]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[276]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_506_reg_21971_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(275),
      O => \B_V_data_1_payload_B_reg[276]_0\(0)
    );
\add_ln840_282_reg_21411[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_506_reg_21971_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[276]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[276]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_506_reg_21971_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(275),
      O => \B_V_data_1_payload_B_reg[276]_0\(1)
    );
\add_ln840_282_reg_21411[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[275]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[275]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(275)
    );
\add_ln840_284_reg_21416[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[278]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[278]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[511]_0\(52)
    );
\add_ln840_284_reg_21416[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[287]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[287]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[511]_0\(53)
    );
\add_ln840_284_reg_21416[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[277]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[277]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[511]_0\(51)
    );
\add_ln840_289_reg_21426[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_497_reg_21946_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[302]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[302]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_497_reg_21946_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(300),
      O => \B_V_data_1_payload_B_reg[302]_0\(0)
    );
\add_ln840_289_reg_21426[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_497_reg_21946_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[302]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[302]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_497_reg_21946_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(300),
      O => \B_V_data_1_payload_B_reg[302]_0\(1)
    );
\add_ln840_289_reg_21426[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[300]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[300]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(300)
    );
\add_ln840_28_reg_20776[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[22]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[22]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__3_n_3\,
      O => \B_V_data_1_payload_B_reg[511]_0\(4)
    );
\add_ln840_28_reg_20776[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[31]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[31]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__3_n_3\,
      O => \B_V_data_1_payload_B_reg[511]_0\(5)
    );
\add_ln840_28_reg_20776[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[21]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[21]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__3_n_3\,
      O => \B_V_data_1_payload_B_reg[511]_0\(3)
    );
\add_ln840_291_reg_21431[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_499_reg_21951_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[299]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[299]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_499_reg_21951_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(296),
      O => \B_V_data_1_payload_B_reg[299]_0\(0)
    );
\add_ln840_291_reg_21431[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_499_reg_21951_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[299]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[299]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_499_reg_21951_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(296),
      O => \B_V_data_1_payload_B_reg[299]_0\(1)
    );
\add_ln840_291_reg_21431[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[296]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[296]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(296)
    );
\add_ln840_292_reg_21436[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_500_reg_21956_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[295]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[295]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_500_reg_21956_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(298),
      O => \B_V_data_1_payload_B_reg[295]_0\(0)
    );
\add_ln840_292_reg_21436[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_500_reg_21956_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[295]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[295]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_500_reg_21956_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(298),
      O => \B_V_data_1_payload_B_reg[295]_0\(1)
    );
\add_ln840_292_reg_21436[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[298]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[298]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(298)
    );
\add_ln840_295_reg_21441[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_503_reg_21961_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[297]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[297]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_503_reg_21961_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(288),
      O => \B_V_data_1_payload_B_reg[297]_0\(0)
    );
\add_ln840_295_reg_21441[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_503_reg_21961_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[297]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[297]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_503_reg_21961_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(288),
      O => \B_V_data_1_payload_B_reg[297]_0\(1)
    );
\add_ln840_295_reg_21441[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[288]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[288]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(288)
    );
\add_ln840_296_reg_21446[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_504_reg_21966_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[290]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[290]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_504_reg_21966_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(289),
      O => \B_V_data_1_payload_B_reg[290]_0\(0)
    );
\add_ln840_296_reg_21446[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_504_reg_21966_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[290]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[290]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_504_reg_21966_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(289),
      O => \B_V_data_1_payload_B_reg[290]_0\(1)
    );
\add_ln840_296_reg_21446[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[289]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[289]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(289)
    );
\add_ln840_298_reg_21451[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_506_reg_21971_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[292]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[292]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_506_reg_21971_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(291),
      O => \B_V_data_1_payload_B_reg[292]_0\(0)
    );
\add_ln840_298_reg_21451[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_506_reg_21971_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[292]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[292]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_506_reg_21971_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(291),
      O => \B_V_data_1_payload_B_reg[292]_0\(1)
    );
\add_ln840_298_reg_21451[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[291]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[291]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(291)
    );
\add_ln840_300_reg_21456[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[294]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[294]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[511]_0\(55)
    );
\add_ln840_300_reg_21456[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[303]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[303]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[511]_0\(56)
    );
\add_ln840_300_reg_21456[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[293]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[293]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[511]_0\(54)
    );
\add_ln840_305_reg_21466[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_497_reg_21946_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[318]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[318]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_497_reg_21946_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(316),
      O => \B_V_data_1_payload_B_reg[318]_0\(0)
    );
\add_ln840_305_reg_21466[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_497_reg_21946_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[318]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[318]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_497_reg_21946_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(316),
      O => \B_V_data_1_payload_B_reg[318]_0\(1)
    );
\add_ln840_305_reg_21466[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[316]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[316]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(316)
    );
\add_ln840_307_reg_21471[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_499_reg_21951_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[315]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[315]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_499_reg_21951_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(312),
      O => \B_V_data_1_payload_B_reg[315]_0\(0)
    );
\add_ln840_307_reg_21471[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_499_reg_21951_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[315]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[315]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_499_reg_21951_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(312),
      O => \B_V_data_1_payload_B_reg[315]_0\(1)
    );
\add_ln840_307_reg_21471[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[312]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[312]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(312)
    );
\add_ln840_308_reg_21476[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_500_reg_21956_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[311]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[311]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_500_reg_21956_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(314),
      O => \B_V_data_1_payload_B_reg[311]_0\(0)
    );
\add_ln840_308_reg_21476[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_500_reg_21956_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[311]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[311]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_500_reg_21956_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(314),
      O => \B_V_data_1_payload_B_reg[311]_0\(1)
    );
\add_ln840_308_reg_21476[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[314]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[314]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(314)
    );
\add_ln840_311_reg_21481[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_503_reg_21961_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[313]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[313]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_503_reg_21961_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(304),
      O => \B_V_data_1_payload_B_reg[313]_0\(0)
    );
\add_ln840_311_reg_21481[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_503_reg_21961_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[313]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[313]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_503_reg_21961_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(304),
      O => \B_V_data_1_payload_B_reg[313]_0\(1)
    );
\add_ln840_311_reg_21481[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[304]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[304]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(304)
    );
\add_ln840_312_reg_21486[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_504_reg_21966_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[306]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[306]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_504_reg_21966_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(305),
      O => \B_V_data_1_payload_B_reg[306]_0\(0)
    );
\add_ln840_312_reg_21486[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_504_reg_21966_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[306]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[306]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_504_reg_21966_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(305),
      O => \B_V_data_1_payload_B_reg[306]_0\(1)
    );
\add_ln840_312_reg_21486[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[305]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[305]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(305)
    );
\add_ln840_314_reg_21491[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_506_reg_21971_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[308]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[308]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_506_reg_21971_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(307),
      O => \B_V_data_1_payload_B_reg[308]_0\(0)
    );
\add_ln840_314_reg_21491[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_506_reg_21971_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[308]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[308]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_506_reg_21971_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(307),
      O => \B_V_data_1_payload_B_reg[308]_0\(1)
    );
\add_ln840_314_reg_21491[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[307]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[307]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(307)
    );
\add_ln840_316_reg_21496[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[310]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[310]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[511]_0\(58)
    );
\add_ln840_316_reg_21496[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[319]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[319]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[511]_0\(59)
    );
\add_ln840_316_reg_21496[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[309]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[309]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => \B_V_data_1_payload_B_reg[511]_0\(57)
    );
\add_ln840_321_reg_21506[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_497_reg_21946_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[334]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[334]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_497_reg_21946_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(332),
      O => \B_V_data_1_payload_B_reg[334]_0\(0)
    );
\add_ln840_321_reg_21506[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_497_reg_21946_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[334]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[334]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_497_reg_21946_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(332),
      O => \B_V_data_1_payload_B_reg[334]_0\(1)
    );
\add_ln840_321_reg_21506[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[332]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[332]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(332)
    );
\add_ln840_323_reg_21511[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_499_reg_21951_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[331]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[331]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_499_reg_21951_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(328),
      O => \B_V_data_1_payload_B_reg[331]_0\(0)
    );
\add_ln840_323_reg_21511[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_499_reg_21951_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[331]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[331]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_499_reg_21951_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(328),
      O => \B_V_data_1_payload_B_reg[331]_0\(1)
    );
\add_ln840_323_reg_21511[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[328]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[328]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(328)
    );
\add_ln840_324_reg_21516[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_500_reg_21956_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[327]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[327]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_500_reg_21956_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(330),
      O => \B_V_data_1_payload_B_reg[327]_0\(0)
    );
\add_ln840_324_reg_21516[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_500_reg_21956_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[327]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[327]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_500_reg_21956_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(330),
      O => \B_V_data_1_payload_B_reg[327]_0\(1)
    );
\add_ln840_324_reg_21516[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[330]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[330]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(330)
    );
\add_ln840_327_reg_21521[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_503_reg_21961_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[329]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[329]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_503_reg_21961_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(320),
      O => \B_V_data_1_payload_B_reg[329]_0\(0)
    );
\add_ln840_327_reg_21521[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_503_reg_21961_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[329]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[329]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_503_reg_21961_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(320),
      O => \B_V_data_1_payload_B_reg[329]_0\(1)
    );
\add_ln840_327_reg_21521[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[320]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[320]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(320)
    );
\add_ln840_328_reg_21526[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_504_reg_21966_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[322]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[322]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_504_reg_21966_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(321),
      O => \B_V_data_1_payload_B_reg[322]_0\(0)
    );
\add_ln840_328_reg_21526[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_504_reg_21966_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[322]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[322]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_504_reg_21966_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(321),
      O => \B_V_data_1_payload_B_reg[322]_0\(1)
    );
\add_ln840_328_reg_21526[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[321]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[321]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(321)
    );
\add_ln840_330_reg_21531[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_506_reg_21971_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[324]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[324]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_506_reg_21971_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(323),
      O => \B_V_data_1_payload_B_reg[324]_0\(0)
    );
\add_ln840_330_reg_21531[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_506_reg_21971_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[324]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[324]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_506_reg_21971_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(323),
      O => \B_V_data_1_payload_B_reg[324]_0\(1)
    );
\add_ln840_330_reg_21531[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[323]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[323]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(323)
    );
\add_ln840_332_reg_21536[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[326]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[326]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[511]_0\(61)
    );
\add_ln840_332_reg_21536[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[335]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[335]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[511]_0\(62)
    );
\add_ln840_332_reg_21536[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[325]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[325]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[511]_0\(60)
    );
\add_ln840_337_reg_21546[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_497_reg_21946_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[350]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[350]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_497_reg_21946_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(348),
      O => \B_V_data_1_payload_B_reg[350]_0\(0)
    );
\add_ln840_337_reg_21546[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_497_reg_21946_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[350]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[350]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_497_reg_21946_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(348),
      O => \B_V_data_1_payload_B_reg[350]_0\(1)
    );
\add_ln840_337_reg_21546[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[348]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[348]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(348)
    );
\add_ln840_339_reg_21551[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_499_reg_21951_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[347]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[347]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_499_reg_21951_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(344),
      O => \B_V_data_1_payload_B_reg[347]_0\(0)
    );
\add_ln840_339_reg_21551[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_499_reg_21951_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[347]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[347]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_499_reg_21951_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(344),
      O => \B_V_data_1_payload_B_reg[347]_0\(1)
    );
\add_ln840_339_reg_21551[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[344]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[344]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(344)
    );
\add_ln840_33_reg_20786[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_497_reg_21946_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[46]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[46]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_497_reg_21946_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(44),
      O => \B_V_data_1_payload_B_reg[46]_0\(0)
    );
\add_ln840_33_reg_20786[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_497_reg_21946_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[46]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[46]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_497_reg_21946_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(44),
      O => \B_V_data_1_payload_B_reg[46]_0\(1)
    );
\add_ln840_33_reg_20786[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[44]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[44]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      O => weights_V_TDATA_int_regslice(44)
    );
\add_ln840_340_reg_21556[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_500_reg_21956_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[343]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[343]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_500_reg_21956_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(346),
      O => \B_V_data_1_payload_B_reg[343]_0\(0)
    );
\add_ln840_340_reg_21556[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_500_reg_21956_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[343]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[343]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_500_reg_21956_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(346),
      O => \B_V_data_1_payload_B_reg[343]_0\(1)
    );
\add_ln840_340_reg_21556[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[346]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[346]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(346)
    );
\add_ln840_343_reg_21561[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_503_reg_21961_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[345]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[345]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_503_reg_21961_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(336),
      O => \B_V_data_1_payload_B_reg[345]_0\(0)
    );
\add_ln840_343_reg_21561[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_503_reg_21961_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[345]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[345]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_503_reg_21961_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(336),
      O => \B_V_data_1_payload_B_reg[345]_0\(1)
    );
\add_ln840_343_reg_21561[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[336]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[336]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(336)
    );
\add_ln840_344_reg_21566[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_504_reg_21966_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[338]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[338]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_504_reg_21966_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(337),
      O => \B_V_data_1_payload_B_reg[338]_0\(0)
    );
\add_ln840_344_reg_21566[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_504_reg_21966_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[338]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[338]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_504_reg_21966_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(337),
      O => \B_V_data_1_payload_B_reg[338]_0\(1)
    );
\add_ln840_344_reg_21566[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[337]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[337]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(337)
    );
\add_ln840_346_reg_21571[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_506_reg_21971_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[340]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[340]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_506_reg_21971_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(339),
      O => \B_V_data_1_payload_B_reg[340]_0\(0)
    );
\add_ln840_346_reg_21571[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_506_reg_21971_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[340]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[340]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_506_reg_21971_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(339),
      O => \B_V_data_1_payload_B_reg[340]_0\(1)
    );
\add_ln840_346_reg_21571[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[339]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[339]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(339)
    );
\add_ln840_348_reg_21576[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[342]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[342]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[511]_0\(64)
    );
\add_ln840_348_reg_21576[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[351]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[351]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[511]_0\(65)
    );
\add_ln840_348_reg_21576[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[341]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[341]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[511]_0\(63)
    );
\add_ln840_353_reg_21586[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_497_reg_21946_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[366]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[366]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_497_reg_21946_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(364),
      O => \B_V_data_1_payload_B_reg[366]_0\(0)
    );
\add_ln840_353_reg_21586[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_497_reg_21946_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[366]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[366]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_497_reg_21946_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(364),
      O => \B_V_data_1_payload_B_reg[366]_0\(1)
    );
\add_ln840_353_reg_21586[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[364]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[364]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(364)
    );
\add_ln840_355_reg_21591[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_499_reg_21951_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[363]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[363]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_499_reg_21951_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(360),
      O => \B_V_data_1_payload_B_reg[363]_0\(0)
    );
\add_ln840_355_reg_21591[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_499_reg_21951_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[363]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[363]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_499_reg_21951_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(360),
      O => \B_V_data_1_payload_B_reg[363]_0\(1)
    );
\add_ln840_355_reg_21591[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[360]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[360]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(360)
    );
\add_ln840_356_reg_21596[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_500_reg_21956_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[359]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[359]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_500_reg_21956_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(362),
      O => \B_V_data_1_payload_B_reg[359]_0\(0)
    );
\add_ln840_356_reg_21596[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_500_reg_21956_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[359]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[359]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_500_reg_21956_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(362),
      O => \B_V_data_1_payload_B_reg[359]_0\(1)
    );
\add_ln840_356_reg_21596[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[362]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[362]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(362)
    );
\add_ln840_359_reg_21601[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_503_reg_21961_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[361]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[361]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_503_reg_21961_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(352),
      O => \B_V_data_1_payload_B_reg[361]_0\(0)
    );
\add_ln840_359_reg_21601[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_503_reg_21961_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[361]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[361]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_503_reg_21961_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(352),
      O => \B_V_data_1_payload_B_reg[361]_0\(1)
    );
\add_ln840_359_reg_21601[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[352]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[352]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(352)
    );
\add_ln840_35_reg_20791[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_499_reg_21951_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[43]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[43]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_499_reg_21951_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(40),
      O => \B_V_data_1_payload_B_reg[43]_0\(0)
    );
\add_ln840_35_reg_20791[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_499_reg_21951_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[43]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[43]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_499_reg_21951_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(40),
      O => \B_V_data_1_payload_B_reg[43]_0\(1)
    );
\add_ln840_35_reg_20791[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[40]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[40]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      O => weights_V_TDATA_int_regslice(40)
    );
\add_ln840_360_reg_21606[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_504_reg_21966_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[354]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[354]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_504_reg_21966_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(353),
      O => \B_V_data_1_payload_B_reg[354]_0\(0)
    );
\add_ln840_360_reg_21606[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_504_reg_21966_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[354]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[354]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_504_reg_21966_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(353),
      O => \B_V_data_1_payload_B_reg[354]_0\(1)
    );
\add_ln840_360_reg_21606[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[353]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[353]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(353)
    );
\add_ln840_362_reg_21611[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_506_reg_21971_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[356]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[356]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_506_reg_21971_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(355),
      O => \B_V_data_1_payload_B_reg[356]_0\(0)
    );
\add_ln840_362_reg_21611[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_506_reg_21971_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[356]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[356]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_506_reg_21971_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(355),
      O => \B_V_data_1_payload_B_reg[356]_0\(1)
    );
\add_ln840_362_reg_21611[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[355]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[355]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(355)
    );
\add_ln840_364_reg_21616[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[358]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[358]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[511]_0\(67)
    );
\add_ln840_364_reg_21616[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[367]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[367]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[511]_0\(68)
    );
\add_ln840_364_reg_21616[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[357]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[357]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[511]_0\(66)
    );
\add_ln840_369_reg_21626[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_497_reg_21946_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[382]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[382]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_497_reg_21946_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(380),
      O => \B_V_data_1_payload_B_reg[382]_0\(0)
    );
\add_ln840_369_reg_21626[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_497_reg_21946_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[382]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[382]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_497_reg_21946_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(380),
      O => \B_V_data_1_payload_B_reg[382]_0\(1)
    );
\add_ln840_369_reg_21626[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[380]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[380]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(380)
    );
\add_ln840_36_reg_20796[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_500_reg_21956_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[39]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[39]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_500_reg_21956_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(42),
      O => \B_V_data_1_payload_B_reg[39]_0\(0)
    );
\add_ln840_36_reg_20796[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_500_reg_21956_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[39]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[39]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_500_reg_21956_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(42),
      O => \B_V_data_1_payload_B_reg[39]_0\(1)
    );
\add_ln840_36_reg_20796[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[42]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[42]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      O => weights_V_TDATA_int_regslice(42)
    );
\add_ln840_371_reg_21631[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_499_reg_21951_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[379]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[379]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_499_reg_21951_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(376),
      O => \B_V_data_1_payload_B_reg[379]_0\(0)
    );
\add_ln840_371_reg_21631[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_499_reg_21951_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[379]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[379]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_499_reg_21951_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(376),
      O => \B_V_data_1_payload_B_reg[379]_0\(1)
    );
\add_ln840_371_reg_21631[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[376]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[376]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(376)
    );
\add_ln840_372_reg_21636[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_500_reg_21956_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[375]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[375]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_500_reg_21956_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(378),
      O => \B_V_data_1_payload_B_reg[375]_0\(0)
    );
\add_ln840_372_reg_21636[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_500_reg_21956_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[375]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[375]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_500_reg_21956_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(378),
      O => \B_V_data_1_payload_B_reg[375]_0\(1)
    );
\add_ln840_372_reg_21636[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[378]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[378]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(378)
    );
\add_ln840_375_reg_21641[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_503_reg_21961_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[377]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[377]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_503_reg_21961_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(368),
      O => \B_V_data_1_payload_B_reg[377]_0\(0)
    );
\add_ln840_375_reg_21641[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_503_reg_21961_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[377]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[377]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_503_reg_21961_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(368),
      O => \B_V_data_1_payload_B_reg[377]_0\(1)
    );
\add_ln840_375_reg_21641[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[368]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[368]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(368)
    );
\add_ln840_376_reg_21646[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_504_reg_21966_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[370]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[370]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_504_reg_21966_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(369),
      O => \B_V_data_1_payload_B_reg[370]_0\(0)
    );
\add_ln840_376_reg_21646[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_504_reg_21966_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[370]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[370]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_504_reg_21966_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(369),
      O => \B_V_data_1_payload_B_reg[370]_0\(1)
    );
\add_ln840_376_reg_21646[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[369]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[369]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(369)
    );
\add_ln840_378_reg_21651[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_506_reg_21971_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[372]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[372]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_506_reg_21971_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(371),
      O => \B_V_data_1_payload_B_reg[372]_0\(0)
    );
\add_ln840_378_reg_21651[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_506_reg_21971_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[372]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[372]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_506_reg_21971_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(371),
      O => \B_V_data_1_payload_B_reg[372]_0\(1)
    );
\add_ln840_378_reg_21651[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[371]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[371]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(371)
    );
\add_ln840_380_reg_21656[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[374]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[374]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[511]_0\(70)
    );
\add_ln840_380_reg_21656[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[383]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[383]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[511]_0\(71)
    );
\add_ln840_380_reg_21656[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[373]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[373]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[511]_0\(69)
    );
\add_ln840_385_reg_21666[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_497_reg_21946_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[398]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[398]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_497_reg_21946_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(396),
      O => \B_V_data_1_payload_B_reg[398]_0\(0)
    );
\add_ln840_385_reg_21666[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_497_reg_21946_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[398]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[398]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_497_reg_21946_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(396),
      O => \B_V_data_1_payload_B_reg[398]_0\(1)
    );
\add_ln840_385_reg_21666[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[396]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[396]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(396)
    );
\add_ln840_387_reg_21671[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_499_reg_21951_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[395]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[395]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_499_reg_21951_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(392),
      O => \B_V_data_1_payload_B_reg[395]_0\(0)
    );
\add_ln840_387_reg_21671[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_499_reg_21951_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[395]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[395]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_499_reg_21951_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(392),
      O => \B_V_data_1_payload_B_reg[395]_0\(1)
    );
\add_ln840_387_reg_21671[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[392]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[392]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(392)
    );
\add_ln840_388_reg_21676[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_500_reg_21956_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[391]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[391]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_500_reg_21956_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(394),
      O => \B_V_data_1_payload_B_reg[391]_0\(0)
    );
\add_ln840_388_reg_21676[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_500_reg_21956_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[391]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[391]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_500_reg_21956_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(394),
      O => \B_V_data_1_payload_B_reg[391]_0\(1)
    );
\add_ln840_388_reg_21676[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[394]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[394]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(394)
    );
\add_ln840_391_reg_21681[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_503_reg_21961_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[393]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[393]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_503_reg_21961_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(384),
      O => \B_V_data_1_payload_B_reg[393]_0\(0)
    );
\add_ln840_391_reg_21681[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_503_reg_21961_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[393]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[393]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_503_reg_21961_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(384),
      O => \B_V_data_1_payload_B_reg[393]_0\(1)
    );
\add_ln840_391_reg_21681[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[384]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[384]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(384)
    );
\add_ln840_392_reg_21686[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_504_reg_21966_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[386]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[386]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_504_reg_21966_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(385),
      O => \B_V_data_1_payload_B_reg[386]_0\(0)
    );
\add_ln840_392_reg_21686[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_504_reg_21966_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[386]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[386]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_504_reg_21966_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(385),
      O => \B_V_data_1_payload_B_reg[386]_0\(1)
    );
\add_ln840_392_reg_21686[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[385]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[385]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(385)
    );
\add_ln840_394_reg_21691[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_506_reg_21971_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[388]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[388]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_506_reg_21971_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(387),
      O => \B_V_data_1_payload_B_reg[388]_0\(0)
    );
\add_ln840_394_reg_21691[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_506_reg_21971_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[388]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[388]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_506_reg_21971_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(387),
      O => \B_V_data_1_payload_B_reg[388]_0\(1)
    );
\add_ln840_394_reg_21691[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[387]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[387]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(387)
    );
\add_ln840_396_reg_21696[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[390]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[390]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[511]_0\(73)
    );
\add_ln840_396_reg_21696[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[399]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[399]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[511]_0\(74)
    );
\add_ln840_396_reg_21696[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[389]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[389]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[511]_0\(72)
    );
\add_ln840_39_reg_20801[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_503_reg_21961_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[41]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[41]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_503_reg_21961_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(32),
      O => \B_V_data_1_payload_B_reg[41]_0\(0)
    );
\add_ln840_39_reg_20801[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_503_reg_21961_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[41]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[41]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_503_reg_21961_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(32),
      O => \B_V_data_1_payload_B_reg[41]_0\(1)
    );
\add_ln840_39_reg_20801[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[32]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[32]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      O => weights_V_TDATA_int_regslice(32)
    );
\add_ln840_3_reg_20711[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_499_reg_21951_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[11]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[11]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__3_n_3\,
      I4 => \add_ln840_499_reg_21951_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(8),
      O => \B_V_data_1_payload_B_reg[11]_0\(0)
    );
\add_ln840_3_reg_20711[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_499_reg_21951_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[11]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[11]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__3_n_3\,
      I4 => \add_ln840_499_reg_21951_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(8),
      O => \B_V_data_1_payload_B_reg[11]_0\(1)
    );
\add_ln840_3_reg_20711[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[8]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[8]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__3_n_3\,
      O => weights_V_TDATA_int_regslice(8)
    );
\add_ln840_401_reg_21706[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_497_reg_21946_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[414]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[414]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_497_reg_21946_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(412),
      O => \B_V_data_1_payload_B_reg[414]_0\(0)
    );
\add_ln840_401_reg_21706[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_497_reg_21946_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[414]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[414]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_497_reg_21946_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(412),
      O => \B_V_data_1_payload_B_reg[414]_0\(1)
    );
\add_ln840_401_reg_21706[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[412]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[412]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(412)
    );
\add_ln840_403_reg_21711[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_499_reg_21951_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[411]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[411]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_499_reg_21951_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(408),
      O => \B_V_data_1_payload_B_reg[411]_0\(0)
    );
\add_ln840_403_reg_21711[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_499_reg_21951_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[411]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[411]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_499_reg_21951_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(408),
      O => \B_V_data_1_payload_B_reg[411]_0\(1)
    );
\add_ln840_403_reg_21711[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[408]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[408]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(408)
    );
\add_ln840_404_reg_21716[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_500_reg_21956_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[407]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[407]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_500_reg_21956_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(410),
      O => \B_V_data_1_payload_B_reg[407]_0\(0)
    );
\add_ln840_404_reg_21716[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_500_reg_21956_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[407]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[407]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_500_reg_21956_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(410),
      O => \B_V_data_1_payload_B_reg[407]_0\(1)
    );
\add_ln840_404_reg_21716[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[410]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[410]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(410)
    );
\add_ln840_407_reg_21721[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_503_reg_21961_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[409]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[409]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_503_reg_21961_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(400),
      O => \B_V_data_1_payload_B_reg[409]_0\(0)
    );
\add_ln840_407_reg_21721[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_503_reg_21961_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[409]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[409]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_503_reg_21961_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(400),
      O => \B_V_data_1_payload_B_reg[409]_0\(1)
    );
\add_ln840_407_reg_21721[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[400]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[400]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(400)
    );
\add_ln840_408_reg_21726[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_504_reg_21966_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[402]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[402]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_504_reg_21966_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(401),
      O => \B_V_data_1_payload_B_reg[402]_0\(0)
    );
\add_ln840_408_reg_21726[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_504_reg_21966_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[402]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[402]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_504_reg_21966_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(401),
      O => \B_V_data_1_payload_B_reg[402]_0\(1)
    );
\add_ln840_408_reg_21726[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[401]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[401]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(401)
    );
\add_ln840_40_reg_20806[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_504_reg_21966_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[34]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[34]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_504_reg_21966_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(33),
      O => \B_V_data_1_payload_B_reg[34]_0\(0)
    );
\add_ln840_40_reg_20806[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_504_reg_21966_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[34]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[34]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_504_reg_21966_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(33),
      O => \B_V_data_1_payload_B_reg[34]_0\(1)
    );
\add_ln840_40_reg_20806[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[33]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[33]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      O => weights_V_TDATA_int_regslice(33)
    );
\add_ln840_410_reg_21731[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_506_reg_21971_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[404]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[404]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_506_reg_21971_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(403),
      O => \B_V_data_1_payload_B_reg[404]_0\(0)
    );
\add_ln840_410_reg_21731[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_506_reg_21971_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[404]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[404]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_506_reg_21971_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(403),
      O => \B_V_data_1_payload_B_reg[404]_0\(1)
    );
\add_ln840_410_reg_21731[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[403]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[403]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(403)
    );
\add_ln840_412_reg_21736[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[406]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[406]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[511]_0\(76)
    );
\add_ln840_412_reg_21736[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[415]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[415]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[511]_0\(77)
    );
\add_ln840_412_reg_21736[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[405]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[405]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => \B_V_data_1_payload_B_reg[511]_0\(75)
    );
\add_ln840_417_reg_21746[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_497_reg_21946_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[430]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[430]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_497_reg_21946_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(428),
      O => \B_V_data_1_payload_B_reg[430]_0\(0)
    );
\add_ln840_417_reg_21746[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_497_reg_21946_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[430]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[430]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_497_reg_21946_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(428),
      O => \B_V_data_1_payload_B_reg[430]_0\(1)
    );
\add_ln840_417_reg_21746[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[428]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[428]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(428)
    );
\add_ln840_419_reg_21751[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_499_reg_21951_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[427]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[427]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_499_reg_21951_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(424),
      O => \B_V_data_1_payload_B_reg[427]_0\(0)
    );
\add_ln840_419_reg_21751[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_499_reg_21951_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[427]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[427]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_499_reg_21951_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(424),
      O => \B_V_data_1_payload_B_reg[427]_0\(1)
    );
\add_ln840_419_reg_21751[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[424]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[424]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(424)
    );
\add_ln840_420_reg_21756[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_500_reg_21956_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[423]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[423]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_500_reg_21956_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(426),
      O => \B_V_data_1_payload_B_reg[423]_0\(0)
    );
\add_ln840_420_reg_21756[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_500_reg_21956_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[423]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[423]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_500_reg_21956_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(426),
      O => \B_V_data_1_payload_B_reg[423]_0\(1)
    );
\add_ln840_420_reg_21756[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[426]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[426]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(426)
    );
\add_ln840_423_reg_21761[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_503_reg_21961_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[425]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[425]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_503_reg_21961_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(416),
      O => \B_V_data_1_payload_B_reg[425]_0\(0)
    );
\add_ln840_423_reg_21761[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_503_reg_21961_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[425]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[425]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_503_reg_21961_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(416),
      O => \B_V_data_1_payload_B_reg[425]_0\(1)
    );
\add_ln840_423_reg_21761[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[416]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[416]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(416)
    );
\add_ln840_424_reg_21766[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_504_reg_21966_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[418]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[418]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_504_reg_21966_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(417),
      O => \B_V_data_1_payload_B_reg[418]_0\(0)
    );
\add_ln840_424_reg_21766[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_504_reg_21966_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[418]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[418]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_504_reg_21966_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(417),
      O => \B_V_data_1_payload_B_reg[418]_0\(1)
    );
\add_ln840_424_reg_21766[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[417]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[417]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(417)
    );
\add_ln840_426_reg_21771[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_506_reg_21971_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[420]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[420]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_506_reg_21971_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(419),
      O => \B_V_data_1_payload_B_reg[420]_0\(0)
    );
\add_ln840_426_reg_21771[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_506_reg_21971_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[420]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[420]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_506_reg_21971_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(419),
      O => \B_V_data_1_payload_B_reg[420]_0\(1)
    );
\add_ln840_426_reg_21771[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[419]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[419]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(419)
    );
\add_ln840_428_reg_21776[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[422]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[422]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[511]_0\(79)
    );
\add_ln840_428_reg_21776[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[431]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[431]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[511]_0\(80)
    );
\add_ln840_428_reg_21776[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[421]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[421]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[511]_0\(78)
    );
\add_ln840_42_reg_20811[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_506_reg_21971_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[36]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[36]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_506_reg_21971_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(35),
      O => \B_V_data_1_payload_B_reg[36]_0\(0)
    );
\add_ln840_42_reg_20811[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_506_reg_21971_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[36]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[36]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_506_reg_21971_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(35),
      O => \B_V_data_1_payload_B_reg[36]_0\(1)
    );
\add_ln840_42_reg_20811[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[35]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[35]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      O => weights_V_TDATA_int_regslice(35)
    );
\add_ln840_433_reg_21786[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_497_reg_21946_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[446]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[446]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_497_reg_21946_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(444),
      O => \B_V_data_1_payload_B_reg[446]_0\(0)
    );
\add_ln840_433_reg_21786[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_497_reg_21946_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[446]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[446]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_497_reg_21946_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(444),
      O => \B_V_data_1_payload_B_reg[446]_0\(1)
    );
\add_ln840_433_reg_21786[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[444]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[444]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(444)
    );
\add_ln840_435_reg_21791[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_499_reg_21951_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[443]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[443]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_499_reg_21951_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(440),
      O => \B_V_data_1_payload_B_reg[443]_0\(0)
    );
\add_ln840_435_reg_21791[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_499_reg_21951_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[443]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[443]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_499_reg_21951_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(440),
      O => \B_V_data_1_payload_B_reg[443]_0\(1)
    );
\add_ln840_435_reg_21791[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[440]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[440]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(440)
    );
\add_ln840_436_reg_21796[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_500_reg_21956_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[439]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[439]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_500_reg_21956_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(442),
      O => \B_V_data_1_payload_B_reg[439]_0\(0)
    );
\add_ln840_436_reg_21796[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_500_reg_21956_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[439]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[439]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_500_reg_21956_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(442),
      O => \B_V_data_1_payload_B_reg[439]_0\(1)
    );
\add_ln840_436_reg_21796[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[442]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[442]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(442)
    );
\add_ln840_439_reg_21801[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_503_reg_21961_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[441]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[441]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_503_reg_21961_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(432),
      O => \B_V_data_1_payload_B_reg[441]_0\(0)
    );
\add_ln840_439_reg_21801[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_503_reg_21961_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[441]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[441]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_503_reg_21961_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(432),
      O => \B_V_data_1_payload_B_reg[441]_0\(1)
    );
\add_ln840_439_reg_21801[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[432]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[432]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(432)
    );
\add_ln840_440_reg_21806[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_504_reg_21966_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[434]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[434]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_504_reg_21966_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(433),
      O => \B_V_data_1_payload_B_reg[434]_0\(0)
    );
\add_ln840_440_reg_21806[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_504_reg_21966_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[434]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[434]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_504_reg_21966_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(433),
      O => \B_V_data_1_payload_B_reg[434]_0\(1)
    );
\add_ln840_440_reg_21806[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[433]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[433]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(433)
    );
\add_ln840_442_reg_21811[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_506_reg_21971_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[436]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[436]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_506_reg_21971_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(435),
      O => \B_V_data_1_payload_B_reg[436]_0\(0)
    );
\add_ln840_442_reg_21811[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_506_reg_21971_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[436]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[436]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_506_reg_21971_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(435),
      O => \B_V_data_1_payload_B_reg[436]_0\(1)
    );
\add_ln840_442_reg_21811[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[435]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[435]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(435)
    );
\add_ln840_444_reg_21816[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[438]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[438]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[511]_0\(82)
    );
\add_ln840_444_reg_21816[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[447]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[447]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[511]_0\(83)
    );
\add_ln840_444_reg_21816[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[437]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[437]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[511]_0\(81)
    );
\add_ln840_449_reg_21826[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_497_reg_21946_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[462]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[462]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_497_reg_21946_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(460),
      O => \B_V_data_1_payload_B_reg[462]_0\(0)
    );
\add_ln840_449_reg_21826[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_497_reg_21946_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[462]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[462]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_497_reg_21946_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(460),
      O => \B_V_data_1_payload_B_reg[462]_0\(1)
    );
\add_ln840_449_reg_21826[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[460]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[460]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(460)
    );
\add_ln840_44_reg_20816[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[38]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[38]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      O => \B_V_data_1_payload_B_reg[511]_0\(7)
    );
\add_ln840_44_reg_20816[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[47]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[47]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      O => \B_V_data_1_payload_B_reg[511]_0\(8)
    );
\add_ln840_44_reg_20816[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[37]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[37]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      O => \B_V_data_1_payload_B_reg[511]_0\(6)
    );
\add_ln840_451_reg_21831[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_499_reg_21951_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[459]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[459]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_499_reg_21951_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(456),
      O => \B_V_data_1_payload_B_reg[459]_0\(0)
    );
\add_ln840_451_reg_21831[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_499_reg_21951_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[459]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[459]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_499_reg_21951_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(456),
      O => \B_V_data_1_payload_B_reg[459]_0\(1)
    );
\add_ln840_451_reg_21831[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[456]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[456]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(456)
    );
\add_ln840_452_reg_21836[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_500_reg_21956_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[455]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[455]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_500_reg_21956_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(458),
      O => \B_V_data_1_payload_B_reg[455]_0\(0)
    );
\add_ln840_452_reg_21836[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_500_reg_21956_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[455]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[455]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_500_reg_21956_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(458),
      O => \B_V_data_1_payload_B_reg[455]_0\(1)
    );
\add_ln840_452_reg_21836[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[458]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[458]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(458)
    );
\add_ln840_455_reg_21841[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_503_reg_21961_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[457]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[457]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_503_reg_21961_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(448),
      O => \B_V_data_1_payload_B_reg[457]_0\(0)
    );
\add_ln840_455_reg_21841[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_503_reg_21961_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[457]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[457]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_503_reg_21961_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(448),
      O => \B_V_data_1_payload_B_reg[457]_0\(1)
    );
\add_ln840_455_reg_21841[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[448]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[448]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(448)
    );
\add_ln840_456_reg_21846[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_504_reg_21966_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[450]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[450]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_504_reg_21966_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(449),
      O => \B_V_data_1_payload_B_reg[450]_0\(0)
    );
\add_ln840_456_reg_21846[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_504_reg_21966_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[450]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[450]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_504_reg_21966_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(449),
      O => \B_V_data_1_payload_B_reg[450]_0\(1)
    );
\add_ln840_456_reg_21846[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[449]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[449]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(449)
    );
\add_ln840_458_reg_21851[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_506_reg_21971_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[452]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[452]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_506_reg_21971_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(451),
      O => \B_V_data_1_payload_B_reg[452]_0\(0)
    );
\add_ln840_458_reg_21851[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_506_reg_21971_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[452]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[452]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_506_reg_21971_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(451),
      O => \B_V_data_1_payload_B_reg[452]_0\(1)
    );
\add_ln840_458_reg_21851[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[451]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[451]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(451)
    );
\add_ln840_460_reg_21856[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[454]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[454]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[511]_0\(85)
    );
\add_ln840_460_reg_21856[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[463]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[463]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[511]_0\(86)
    );
\add_ln840_460_reg_21856[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[453]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[453]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[511]_0\(84)
    );
\add_ln840_465_reg_21866[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_497_reg_21946_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[478]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[478]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_497_reg_21946_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(476),
      O => \B_V_data_1_payload_B_reg[478]_0\(0)
    );
\add_ln840_465_reg_21866[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_497_reg_21946_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[478]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[478]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_497_reg_21946_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(476),
      O => \B_V_data_1_payload_B_reg[478]_0\(1)
    );
\add_ln840_465_reg_21866[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[476]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[476]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(476)
    );
\add_ln840_467_reg_21871[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_499_reg_21951_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[475]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[475]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_499_reg_21951_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(472),
      O => \B_V_data_1_payload_B_reg[475]_0\(0)
    );
\add_ln840_467_reg_21871[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_499_reg_21951_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[475]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[475]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_499_reg_21951_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(472),
      O => \B_V_data_1_payload_B_reg[475]_0\(1)
    );
\add_ln840_467_reg_21871[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[472]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[472]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(472)
    );
\add_ln840_468_reg_21876[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_500_reg_21956_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[471]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[471]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_500_reg_21956_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(474),
      O => \B_V_data_1_payload_B_reg[471]_0\(0)
    );
\add_ln840_468_reg_21876[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_500_reg_21956_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[471]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[471]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_500_reg_21956_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(474),
      O => \B_V_data_1_payload_B_reg[471]_0\(1)
    );
\add_ln840_468_reg_21876[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[474]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[474]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(474)
    );
\add_ln840_471_reg_21881[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_503_reg_21961_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[473]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[473]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_503_reg_21961_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(464),
      O => \B_V_data_1_payload_B_reg[473]_0\(0)
    );
\add_ln840_471_reg_21881[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_503_reg_21961_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[473]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[473]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_503_reg_21961_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(464),
      O => \B_V_data_1_payload_B_reg[473]_0\(1)
    );
\add_ln840_471_reg_21881[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[464]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[464]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(464)
    );
\add_ln840_472_reg_21886[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_504_reg_21966_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[466]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[466]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_504_reg_21966_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(465),
      O => \B_V_data_1_payload_B_reg[466]_0\(0)
    );
\add_ln840_472_reg_21886[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_504_reg_21966_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[466]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[466]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_504_reg_21966_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(465),
      O => \B_V_data_1_payload_B_reg[466]_0\(1)
    );
\add_ln840_472_reg_21886[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[465]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[465]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(465)
    );
\add_ln840_474_reg_21891[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_506_reg_21971_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[468]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[468]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_506_reg_21971_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(467),
      O => \B_V_data_1_payload_B_reg[468]_0\(0)
    );
\add_ln840_474_reg_21891[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_506_reg_21971_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[468]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[468]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_506_reg_21971_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(467),
      O => \B_V_data_1_payload_B_reg[468]_0\(1)
    );
\add_ln840_474_reg_21891[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[467]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[467]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(467)
    );
\add_ln840_476_reg_21896[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[470]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[470]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[511]_0\(88)
    );
\add_ln840_476_reg_21896[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[479]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[479]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[511]_0\(89)
    );
\add_ln840_476_reg_21896[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[469]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[469]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[511]_0\(87)
    );
\add_ln840_481_reg_21906[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_497_reg_21946_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[494]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[494]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_497_reg_21946_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(492),
      O => \B_V_data_1_payload_B_reg[494]_0\(0)
    );
\add_ln840_481_reg_21906[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_497_reg_21946_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[494]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[494]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_497_reg_21946_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(492),
      O => \B_V_data_1_payload_B_reg[494]_0\(1)
    );
\add_ln840_481_reg_21906[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[492]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[492]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(492)
    );
\add_ln840_483_reg_21911[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_499_reg_21951_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[491]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[491]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_499_reg_21951_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(488),
      O => \B_V_data_1_payload_B_reg[491]_0\(0)
    );
\add_ln840_483_reg_21911[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_499_reg_21951_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[491]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[491]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_499_reg_21951_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(488),
      O => \B_V_data_1_payload_B_reg[491]_0\(1)
    );
\add_ln840_483_reg_21911[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[488]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[488]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(488)
    );
\add_ln840_484_reg_21916[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_500_reg_21956_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[487]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[487]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_500_reg_21956_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(490),
      O => \B_V_data_1_payload_B_reg[487]_0\(0)
    );
\add_ln840_484_reg_21916[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_500_reg_21956_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[487]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[487]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_500_reg_21956_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(490),
      O => \B_V_data_1_payload_B_reg[487]_0\(1)
    );
\add_ln840_484_reg_21916[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[490]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[490]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(490)
    );
\add_ln840_487_reg_21921[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_503_reg_21961_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[489]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[489]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_503_reg_21961_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(480),
      O => \B_V_data_1_payload_B_reg[489]_0\(0)
    );
\add_ln840_487_reg_21921[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_503_reg_21961_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[489]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[489]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_503_reg_21961_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(480),
      O => \B_V_data_1_payload_B_reg[489]_0\(1)
    );
\add_ln840_487_reg_21921[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[480]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[480]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(480)
    );
\add_ln840_488_reg_21926[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_504_reg_21966_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[482]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[482]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_504_reg_21966_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(481),
      O => \B_V_data_1_payload_B_reg[482]_0\(0)
    );
\add_ln840_488_reg_21926[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_504_reg_21966_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[482]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[482]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_504_reg_21966_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(481),
      O => \B_V_data_1_payload_B_reg[482]_0\(1)
    );
\add_ln840_488_reg_21926[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[481]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[481]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(481)
    );
\add_ln840_490_reg_21931[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_506_reg_21971_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[484]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[484]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_506_reg_21971_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(483),
      O => \B_V_data_1_payload_B_reg[484]_0\(0)
    );
\add_ln840_490_reg_21931[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_506_reg_21971_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[484]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[484]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_506_reg_21971_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(483),
      O => \B_V_data_1_payload_B_reg[484]_0\(1)
    );
\add_ln840_490_reg_21931[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[483]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[483]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(483)
    );
\add_ln840_492_reg_21936[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[486]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[486]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[511]_0\(91)
    );
\add_ln840_492_reg_21936[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[495]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[495]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[511]_0\(92)
    );
\add_ln840_492_reg_21936[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[485]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[485]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[511]_0\(90)
    );
\add_ln840_497_reg_21946[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_497_reg_21946_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[510]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[510]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_497_reg_21946_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(508),
      O => \B_V_data_1_payload_B_reg[510]_0\(0)
    );
\add_ln840_497_reg_21946[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_497_reg_21946_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[510]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[510]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_497_reg_21946_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(508),
      O => \B_V_data_1_payload_B_reg[510]_0\(1)
    );
\add_ln840_497_reg_21946[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[508]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[508]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(508)
    );
\add_ln840_499_reg_21951[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_499_reg_21951_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[507]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[507]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_499_reg_21951_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(504),
      O => \B_V_data_1_payload_B_reg[507]_0\(0)
    );
\add_ln840_499_reg_21951[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_499_reg_21951_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[507]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[507]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_499_reg_21951_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(504),
      O => \B_V_data_1_payload_B_reg[507]_0\(1)
    );
\add_ln840_499_reg_21951[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[504]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[504]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(504)
    );
\add_ln840_49_reg_20826[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_497_reg_21946_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[62]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[62]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_497_reg_21946_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(60),
      O => \B_V_data_1_payload_B_reg[62]_0\(0)
    );
\add_ln840_49_reg_20826[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_497_reg_21946_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[62]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[62]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_497_reg_21946_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(60),
      O => \B_V_data_1_payload_B_reg[62]_0\(1)
    );
\add_ln840_49_reg_20826[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[60]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[60]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      O => weights_V_TDATA_int_regslice(60)
    );
\add_ln840_4_reg_20716[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_500_reg_21956_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[7]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[7]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__3_n_3\,
      I4 => \add_ln840_500_reg_21956_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(10),
      O => \B_V_data_1_payload_B_reg[7]_0\(0)
    );
\add_ln840_4_reg_20716[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_500_reg_21956_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[7]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[7]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__3_n_3\,
      I4 => \add_ln840_500_reg_21956_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(10),
      O => \B_V_data_1_payload_B_reg[7]_0\(1)
    );
\add_ln840_4_reg_20716[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[10]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[10]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__3_n_3\,
      O => weights_V_TDATA_int_regslice(10)
    );
\add_ln840_500_reg_21956[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_500_reg_21956_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[503]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[503]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_500_reg_21956_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(506),
      O => \B_V_data_1_payload_B_reg[503]_0\(0)
    );
\add_ln840_500_reg_21956[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_500_reg_21956_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[503]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[503]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_500_reg_21956_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(506),
      O => \B_V_data_1_payload_B_reg[503]_0\(1)
    );
\add_ln840_500_reg_21956[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[506]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[506]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(506)
    );
\add_ln840_503_reg_21961[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_503_reg_21961_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[505]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[505]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_503_reg_21961_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(496),
      O => \B_V_data_1_payload_B_reg[505]_0\(0)
    );
\add_ln840_503_reg_21961[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_503_reg_21961_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[505]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[505]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_503_reg_21961_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(496),
      O => \B_V_data_1_payload_B_reg[505]_0\(1)
    );
\add_ln840_503_reg_21961[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[496]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[496]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(496)
    );
\add_ln840_504_reg_21966[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_504_reg_21966_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[498]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[498]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_504_reg_21966_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(497),
      O => \B_V_data_1_payload_B_reg[498]_0\(0)
    );
\add_ln840_504_reg_21966[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_504_reg_21966_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[498]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[498]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_504_reg_21966_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(497),
      O => \B_V_data_1_payload_B_reg[498]_0\(1)
    );
\add_ln840_504_reg_21966[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[497]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[497]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(497)
    );
\add_ln840_506_reg_21971[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_506_reg_21971_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[500]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[500]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_506_reg_21971_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(499),
      O => \B_V_data_1_payload_B_reg[500]_0\(0)
    );
\add_ln840_506_reg_21971[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_506_reg_21971_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[500]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[500]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_506_reg_21971_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(499),
      O => \B_V_data_1_payload_B_reg[500]_0\(1)
    );
\add_ln840_506_reg_21971[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[499]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[499]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(499)
    );
\add_ln840_508_reg_21976[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[502]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[502]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[511]_0\(94)
    );
\add_ln840_508_reg_21976[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[511]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[511]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[511]_0\(95)
    );
\add_ln840_508_reg_21976[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[501]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[501]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_payload_B_reg[511]_0\(93)
    );
\add_ln840_51_reg_20831[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_499_reg_21951_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[59]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[59]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_499_reg_21951_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(56),
      O => \B_V_data_1_payload_B_reg[59]_0\(0)
    );
\add_ln840_51_reg_20831[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_499_reg_21951_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[59]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[59]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_499_reg_21951_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(56),
      O => \B_V_data_1_payload_B_reg[59]_0\(1)
    );
\add_ln840_51_reg_20831[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[56]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[56]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      O => weights_V_TDATA_int_regslice(56)
    );
\add_ln840_52_reg_20836[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_500_reg_21956_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[55]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[55]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_500_reg_21956_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(58),
      O => \B_V_data_1_payload_B_reg[55]_0\(0)
    );
\add_ln840_52_reg_20836[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_500_reg_21956_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[55]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[55]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_500_reg_21956_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(58),
      O => \B_V_data_1_payload_B_reg[55]_0\(1)
    );
\add_ln840_52_reg_20836[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[58]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[58]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      O => weights_V_TDATA_int_regslice(58)
    );
\add_ln840_55_reg_20841[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_503_reg_21961_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[57]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[57]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_503_reg_21961_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(48),
      O => \B_V_data_1_payload_B_reg[57]_0\(0)
    );
\add_ln840_55_reg_20841[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_503_reg_21961_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[57]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[57]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_503_reg_21961_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(48),
      O => \B_V_data_1_payload_B_reg[57]_0\(1)
    );
\add_ln840_55_reg_20841[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[48]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[48]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      O => weights_V_TDATA_int_regslice(48)
    );
\add_ln840_56_reg_20846[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_504_reg_21966_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[50]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[50]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_504_reg_21966_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(49),
      O => \B_V_data_1_payload_B_reg[50]_0\(0)
    );
\add_ln840_56_reg_20846[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_504_reg_21966_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[50]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[50]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_504_reg_21966_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(49),
      O => \B_V_data_1_payload_B_reg[50]_0\(1)
    );
\add_ln840_56_reg_20846[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[49]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[49]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      O => weights_V_TDATA_int_regslice(49)
    );
\add_ln840_58_reg_20851[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_506_reg_21971_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[52]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[52]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_506_reg_21971_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(51),
      O => \B_V_data_1_payload_B_reg[52]_0\(0)
    );
\add_ln840_58_reg_20851[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_506_reg_21971_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[52]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[52]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_506_reg_21971_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(51),
      O => \B_V_data_1_payload_B_reg[52]_0\(1)
    );
\add_ln840_58_reg_20851[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[51]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[51]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      O => weights_V_TDATA_int_regslice(51)
    );
\add_ln840_60_reg_20856[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[54]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[54]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      O => \B_V_data_1_payload_B_reg[511]_0\(10)
    );
\add_ln840_60_reg_20856[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[63]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[63]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      O => \B_V_data_1_payload_B_reg[511]_0\(11)
    );
\add_ln840_60_reg_20856[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[53]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[53]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      O => \B_V_data_1_payload_B_reg[511]_0\(9)
    );
\add_ln840_65_reg_20866[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_497_reg_21946_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[78]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[78]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_497_reg_21946_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(76),
      O => \B_V_data_1_payload_B_reg[78]_0\(0)
    );
\add_ln840_65_reg_20866[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_497_reg_21946_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[78]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[78]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_497_reg_21946_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(76),
      O => \B_V_data_1_payload_B_reg[78]_0\(1)
    );
\add_ln840_65_reg_20866[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[76]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[76]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      O => weights_V_TDATA_int_regslice(76)
    );
\add_ln840_67_reg_20871[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_499_reg_21951_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[75]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[75]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_499_reg_21951_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(72),
      O => \B_V_data_1_payload_B_reg[75]_0\(0)
    );
\add_ln840_67_reg_20871[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_499_reg_21951_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[75]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[75]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_499_reg_21951_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(72),
      O => \B_V_data_1_payload_B_reg[75]_0\(1)
    );
\add_ln840_67_reg_20871[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[72]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[72]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      O => weights_V_TDATA_int_regslice(72)
    );
\add_ln840_68_reg_20876[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_500_reg_21956_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[71]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[71]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_500_reg_21956_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(74),
      O => \B_V_data_1_payload_B_reg[71]_0\(0)
    );
\add_ln840_68_reg_20876[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_500_reg_21956_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[71]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[71]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_500_reg_21956_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(74),
      O => \B_V_data_1_payload_B_reg[71]_0\(1)
    );
\add_ln840_68_reg_20876[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[74]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[74]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      O => weights_V_TDATA_int_regslice(74)
    );
\add_ln840_71_reg_20881[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_503_reg_21961_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[73]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[73]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_503_reg_21961_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(64),
      O => \B_V_data_1_payload_B_reg[73]_0\(0)
    );
\add_ln840_71_reg_20881[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_503_reg_21961_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[73]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[73]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_503_reg_21961_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(64),
      O => \B_V_data_1_payload_B_reg[73]_0\(1)
    );
\add_ln840_71_reg_20881[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[64]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[64]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      O => weights_V_TDATA_int_regslice(64)
    );
\add_ln840_72_reg_20886[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_504_reg_21966_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[66]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[66]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_504_reg_21966_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(65),
      O => \B_V_data_1_payload_B_reg[66]_0\(0)
    );
\add_ln840_72_reg_20886[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_504_reg_21966_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[66]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[66]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_504_reg_21966_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(65),
      O => \B_V_data_1_payload_B_reg[66]_0\(1)
    );
\add_ln840_72_reg_20886[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[65]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[65]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      O => weights_V_TDATA_int_regslice(65)
    );
\add_ln840_74_reg_20891[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_506_reg_21971_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[68]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[68]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_506_reg_21971_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(67),
      O => \B_V_data_1_payload_B_reg[68]_0\(0)
    );
\add_ln840_74_reg_20891[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_506_reg_21971_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[68]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[68]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_506_reg_21971_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(67),
      O => \B_V_data_1_payload_B_reg[68]_0\(1)
    );
\add_ln840_74_reg_20891[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[67]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[67]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      O => weights_V_TDATA_int_regslice(67)
    );
\add_ln840_76_reg_20896[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[70]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[70]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      O => \B_V_data_1_payload_B_reg[511]_0\(13)
    );
\add_ln840_76_reg_20896[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[79]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[79]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      O => \B_V_data_1_payload_B_reg[511]_0\(14)
    );
\add_ln840_76_reg_20896[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[69]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[69]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      O => \B_V_data_1_payload_B_reg[511]_0\(12)
    );
\add_ln840_7_reg_20721[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_503_reg_21961_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[9]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[9]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__3_n_3\,
      I4 => \add_ln840_503_reg_21961_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(0),
      O => \B_V_data_1_payload_B_reg[9]_0\(0)
    );
\add_ln840_7_reg_20721[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_503_reg_21961_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[9]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[9]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__3_n_3\,
      I4 => \add_ln840_503_reg_21961_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(0),
      O => \B_V_data_1_payload_B_reg[9]_0\(1)
    );
\add_ln840_7_reg_20721[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[0]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__3_n_3\,
      O => weights_V_TDATA_int_regslice(0)
    );
\add_ln840_81_reg_20906[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_497_reg_21946_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[94]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[94]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_497_reg_21946_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(92),
      O => \B_V_data_1_payload_B_reg[94]_0\(0)
    );
\add_ln840_81_reg_20906[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_497_reg_21946_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[94]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[94]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_497_reg_21946_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(92),
      O => \B_V_data_1_payload_B_reg[94]_0\(1)
    );
\add_ln840_81_reg_20906[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[92]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[92]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      O => weights_V_TDATA_int_regslice(92)
    );
\add_ln840_83_reg_20911[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_499_reg_21951_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[91]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[91]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_499_reg_21951_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(88),
      O => \B_V_data_1_payload_B_reg[91]_0\(0)
    );
\add_ln840_83_reg_20911[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_499_reg_21951_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[91]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[91]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_499_reg_21951_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(88),
      O => \B_V_data_1_payload_B_reg[91]_0\(1)
    );
\add_ln840_83_reg_20911[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[88]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[88]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      O => weights_V_TDATA_int_regslice(88)
    );
\add_ln840_84_reg_20916[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_500_reg_21956_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[87]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[87]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_500_reg_21956_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(90),
      O => \B_V_data_1_payload_B_reg[87]_0\(0)
    );
\add_ln840_84_reg_20916[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_500_reg_21956_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[87]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[87]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_500_reg_21956_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(90),
      O => \B_V_data_1_payload_B_reg[87]_0\(1)
    );
\add_ln840_84_reg_20916[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[90]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[90]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      O => weights_V_TDATA_int_regslice(90)
    );
\add_ln840_87_reg_20921[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_503_reg_21961_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[89]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[89]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_503_reg_21961_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(80),
      O => \B_V_data_1_payload_B_reg[89]_0\(0)
    );
\add_ln840_87_reg_20921[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_503_reg_21961_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[89]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[89]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_503_reg_21961_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(80),
      O => \B_V_data_1_payload_B_reg[89]_0\(1)
    );
\add_ln840_87_reg_20921[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[80]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[80]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      O => weights_V_TDATA_int_regslice(80)
    );
\add_ln840_88_reg_20926[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_504_reg_21966_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[82]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[82]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_504_reg_21966_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(81),
      O => \B_V_data_1_payload_B_reg[82]_0\(0)
    );
\add_ln840_88_reg_20926[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_504_reg_21966_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[82]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[82]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_504_reg_21966_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(81),
      O => \B_V_data_1_payload_B_reg[82]_0\(1)
    );
\add_ln840_88_reg_20926[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[81]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[81]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      O => weights_V_TDATA_int_regslice(81)
    );
\add_ln840_8_reg_20726[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_504_reg_21966_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[2]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[2]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__3_n_3\,
      I4 => \add_ln840_504_reg_21966_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(1),
      O => \B_V_data_1_payload_B_reg[2]_0\(0)
    );
\add_ln840_8_reg_20726[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_504_reg_21966_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[2]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[2]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__3_n_3\,
      I4 => \add_ln840_504_reg_21966_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(1),
      O => \B_V_data_1_payload_B_reg[2]_0\(1)
    );
\add_ln840_8_reg_20726[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[1]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[1]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__3_n_3\,
      O => weights_V_TDATA_int_regslice(1)
    );
\add_ln840_90_reg_20931[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_506_reg_21971_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[84]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[84]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_506_reg_21971_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(83),
      O => \B_V_data_1_payload_B_reg[84]_0\(0)
    );
\add_ln840_90_reg_20931[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_506_reg_21971_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[84]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[84]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_506_reg_21971_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(83),
      O => \B_V_data_1_payload_B_reg[84]_0\(1)
    );
\add_ln840_90_reg_20931[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[83]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[83]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      O => weights_V_TDATA_int_regslice(83)
    );
\add_ln840_92_reg_20936[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[86]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[86]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      O => \B_V_data_1_payload_B_reg[511]_0\(16)
    );
\add_ln840_92_reg_20936[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[95]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[95]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      O => \B_V_data_1_payload_B_reg[511]_0\(17)
    );
\add_ln840_92_reg_20936[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[85]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[85]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      O => \B_V_data_1_payload_B_reg[511]_0\(15)
    );
\add_ln840_97_reg_20946[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_497_reg_21946_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[110]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[110]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_497_reg_21946_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(108),
      O => \B_V_data_1_payload_B_reg[110]_0\(0)
    );
\add_ln840_97_reg_20946[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_497_reg_21946_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[110]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[110]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_497_reg_21946_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(108),
      O => \B_V_data_1_payload_B_reg[110]_0\(1)
    );
\add_ln840_97_reg_20946[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[108]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[108]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      O => weights_V_TDATA_int_regslice(108)
    );
\add_ln840_99_reg_20951[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_499_reg_21951_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[107]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[107]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_499_reg_21951_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(104),
      O => \B_V_data_1_payload_B_reg[107]_0\(0)
    );
\add_ln840_99_reg_20951[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_499_reg_21951_reg[0]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[107]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[107]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I4 => \add_ln840_499_reg_21951_reg[0]_0\,
      I5 => weights_V_TDATA_int_regslice(104),
      O => \B_V_data_1_payload_B_reg[107]_0\(1)
    );
\add_ln840_99_reg_20951[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[104]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[104]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      O => weights_V_TDATA_int_regslice(104)
    );
\xor_ln1019_1019_reg_21941[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => B_V_data_1_sel_rd_reg_n_3,
      I1 => \B_V_data_1_payload_A_reg_n_3_[509]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[509]\,
      I3 => \xor_ln1019_1019_reg_21941_reg[0]\,
      O => xor_ln1019_1019_fu_16062_p2
    );
\xor_ln1019_123_reg_20821[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[61]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[61]\,
      I3 => \xor_ln1019_1019_reg_21941_reg[0]\,
      O => xor_ln1019_123_fu_4078_p2
    );
\xor_ln1019_155_reg_20861[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[77]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[77]\,
      I3 => \xor_ln1019_1019_reg_21941_reg[0]\,
      O => xor_ln1019_155_fu_4506_p2
    );
\xor_ln1019_187_reg_20901[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[93]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[93]\,
      I3 => \xor_ln1019_1019_reg_21941_reg[0]\,
      O => xor_ln1019_187_fu_4934_p2
    );
\xor_ln1019_219_reg_20941[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[109]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[109]\,
      I3 => \xor_ln1019_1019_reg_21941_reg[0]\,
      O => xor_ln1019_219_fu_5362_p2
    );
\xor_ln1019_251_reg_20981[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[125]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[125]\,
      I3 => \xor_ln1019_1019_reg_21941_reg[0]\,
      O => xor_ln1019_251_fu_5790_p2
    );
\xor_ln1019_27_reg_20701[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => \B_V_data_1_sel_rd_reg_rep__3_n_3\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[13]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[13]\,
      I3 => \xor_ln1019_1019_reg_21941_reg[0]\,
      O => xor_ln1019_27_fu_2778_p2
    );
\xor_ln1019_283_reg_21021[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[141]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[141]\,
      I3 => \xor_ln1019_1019_reg_21941_reg[0]\,
      O => xor_ln1019_283_fu_6218_p2
    );
\xor_ln1019_315_reg_21061[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[157]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[157]\,
      I3 => \xor_ln1019_1019_reg_21941_reg[0]\,
      O => xor_ln1019_315_fu_6646_p2
    );
\xor_ln1019_347_reg_21101[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[173]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[173]\,
      I3 => \xor_ln1019_1019_reg_21941_reg[0]\,
      O => xor_ln1019_347_fu_7074_p2
    );
\xor_ln1019_379_reg_21141[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[189]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[189]\,
      I3 => \xor_ln1019_1019_reg_21941_reg[0]\,
      O => xor_ln1019_379_fu_7502_p2
    );
\xor_ln1019_411_reg_21181[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[205]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[205]\,
      I3 => \xor_ln1019_1019_reg_21941_reg[0]\,
      O => xor_ln1019_411_fu_7930_p2
    );
\xor_ln1019_443_reg_21221[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => \B_V_data_1_sel_rd_reg_rep__1_n_3\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[221]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[221]\,
      I3 => \xor_ln1019_1019_reg_21941_reg[0]\,
      O => xor_ln1019_443_fu_8358_p2
    );
\xor_ln1019_475_reg_21261[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[237]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[237]\,
      I3 => \xor_ln1019_1019_reg_21941_reg[0]\,
      O => xor_ln1019_475_fu_8786_p2
    );
\xor_ln1019_507_reg_21301[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[253]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[253]\,
      I3 => \xor_ln1019_1019_reg_21941_reg[0]\,
      O => xor_ln1019_507_fu_9214_p2
    );
\xor_ln1019_539_reg_21341[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[269]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[269]\,
      I3 => \xor_ln1019_1019_reg_21941_reg[0]\,
      O => xor_ln1019_539_fu_9642_p2
    );
\xor_ln1019_571_reg_21381[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[285]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[285]\,
      I3 => \xor_ln1019_1019_reg_21941_reg[0]\,
      O => xor_ln1019_571_fu_10070_p2
    );
\xor_ln1019_59_reg_20741[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => \B_V_data_1_sel_rd_reg_rep__3_n_3\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[29]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[29]\,
      I3 => \xor_ln1019_1019_reg_21941_reg[0]\,
      O => xor_ln1019_59_fu_3222_p2
    );
\xor_ln1019_603_reg_21421[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[301]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[301]\,
      I3 => \xor_ln1019_1019_reg_21941_reg[0]\,
      O => xor_ln1019_603_fu_10498_p2
    );
\xor_ln1019_635_reg_21461[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[317]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[317]\,
      I3 => \xor_ln1019_1019_reg_21941_reg[0]\,
      O => xor_ln1019_635_fu_10926_p2
    );
\xor_ln1019_667_reg_21501[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => B_V_data_1_sel_rd_reg_rep_n_3,
      I1 => \B_V_data_1_payload_A_reg_n_3_[333]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[333]\,
      I3 => \xor_ln1019_1019_reg_21941_reg[0]\,
      O => xor_ln1019_667_fu_11354_p2
    );
\xor_ln1019_699_reg_21541[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => B_V_data_1_sel_rd_reg_rep_n_3,
      I1 => \B_V_data_1_payload_A_reg_n_3_[349]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[349]\,
      I3 => \xor_ln1019_1019_reg_21941_reg[0]\,
      O => xor_ln1019_699_fu_11782_p2
    );
\xor_ln1019_731_reg_21581[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => B_V_data_1_sel_rd_reg_rep_n_3,
      I1 => \B_V_data_1_payload_A_reg_n_3_[365]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[365]\,
      I3 => \xor_ln1019_1019_reg_21941_reg[0]\,
      O => xor_ln1019_731_fu_12210_p2
    );
\xor_ln1019_763_reg_21621[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => B_V_data_1_sel_rd_reg_rep_n_3,
      I1 => \B_V_data_1_payload_A_reg_n_3_[381]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[381]\,
      I3 => \xor_ln1019_1019_reg_21941_reg[0]\,
      O => xor_ln1019_763_fu_12638_p2
    );
\xor_ln1019_795_reg_21661[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => B_V_data_1_sel_rd_reg_rep_n_3,
      I1 => \B_V_data_1_payload_A_reg_n_3_[397]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[397]\,
      I3 => \xor_ln1019_1019_reg_21941_reg[0]\,
      O => xor_ln1019_795_fu_13066_p2
    );
\xor_ln1019_827_reg_21701[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => B_V_data_1_sel_rd_reg_rep_n_3,
      I1 => \B_V_data_1_payload_A_reg_n_3_[413]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[413]\,
      I3 => \xor_ln1019_1019_reg_21941_reg[0]\,
      O => xor_ln1019_827_fu_13494_p2
    );
\xor_ln1019_859_reg_21741[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => B_V_data_1_sel_rd_reg_n_3,
      I1 => \B_V_data_1_payload_A_reg_n_3_[429]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[429]\,
      I3 => \xor_ln1019_1019_reg_21941_reg[0]\,
      O => xor_ln1019_859_fu_13922_p2
    );
\xor_ln1019_891_reg_21781[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => B_V_data_1_sel_rd_reg_n_3,
      I1 => \B_V_data_1_payload_A_reg_n_3_[445]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[445]\,
      I3 => \xor_ln1019_1019_reg_21941_reg[0]\,
      O => xor_ln1019_891_fu_14350_p2
    );
\xor_ln1019_91_reg_20781[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => \B_V_data_1_sel_rd_reg_rep__2_n_3\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[45]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[45]\,
      I3 => \xor_ln1019_1019_reg_21941_reg[0]\,
      O => xor_ln1019_91_fu_3650_p2
    );
\xor_ln1019_923_reg_21821[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => B_V_data_1_sel_rd_reg_n_3,
      I1 => \B_V_data_1_payload_A_reg_n_3_[461]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[461]\,
      I3 => \xor_ln1019_1019_reg_21941_reg[0]\,
      O => xor_ln1019_923_fu_14778_p2
    );
\xor_ln1019_955_reg_21861[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => B_V_data_1_sel_rd_reg_n_3,
      I1 => \B_V_data_1_payload_A_reg_n_3_[477]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[477]\,
      I3 => \xor_ln1019_1019_reg_21941_reg[0]\,
      O => xor_ln1019_955_fu_15206_p2
    );
\xor_ln1019_987_reg_21901[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => B_V_data_1_sel_rd_reg_n_3,
      I1 => \B_V_data_1_payload_A_reg_n_3_[493]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[493]\,
      I3 => \xor_ln1019_1019_reg_21941_reg[0]\,
      O => xor_ln1019_987_fu_15634_p2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_StreamingDataflowPartition_1_0_MatrixVectorActivation_0_regslice_both__parameterized1\ is
  port (
    out_V_TREADY_int_regslice : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    B_V_data_1_sel_wr : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_fsm10_out : out STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_wr_reg_0 : in STD_LOGIC;
    out_V_TREADY : in STD_LOGIC;
    grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_A_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_StreamingDataflowPartition_1_0_MatrixVectorActivation_0_regslice_both__parameterized1\ : entity is "MatrixVectorActivation_0_regslice_both";
end \top_StreamingDataflowPartition_1_0_MatrixVectorActivation_0_regslice_both__parameterized1\;

architecture STRUCTURE of \top_StreamingDataflowPartition_1_0_MatrixVectorActivation_0_regslice_both__parameterized1\ is
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A[31]_i_1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[24]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[25]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[26]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[27]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[28]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[29]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[30]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[31]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[9]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[24]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[25]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[26]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[27]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[28]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[29]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[30]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[31]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[9]\ : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__1_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_rd_reg_n_3 : STD_LOGIC;
  signal \^b_v_data_1_sel_wr\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1__0_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \^out_v_tready_int_regslice\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_3\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \out_V_TDATA[0]_INST_0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \out_V_TDATA[10]_INST_0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \out_V_TDATA[11]_INST_0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \out_V_TDATA[12]_INST_0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \out_V_TDATA[13]_INST_0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \out_V_TDATA[14]_INST_0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \out_V_TDATA[15]_INST_0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \out_V_TDATA[16]_INST_0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \out_V_TDATA[17]_INST_0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \out_V_TDATA[18]_INST_0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \out_V_TDATA[19]_INST_0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \out_V_TDATA[1]_INST_0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \out_V_TDATA[20]_INST_0\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \out_V_TDATA[21]_INST_0\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \out_V_TDATA[22]_INST_0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \out_V_TDATA[23]_INST_0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \out_V_TDATA[24]_INST_0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \out_V_TDATA[25]_INST_0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \out_V_TDATA[26]_INST_0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \out_V_TDATA[27]_INST_0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \out_V_TDATA[28]_INST_0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \out_V_TDATA[29]_INST_0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \out_V_TDATA[2]_INST_0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \out_V_TDATA[30]_INST_0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \out_V_TDATA[31]_INST_0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \out_V_TDATA[3]_INST_0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \out_V_TDATA[4]_INST_0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \out_V_TDATA[5]_INST_0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \out_V_TDATA[6]_INST_0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \out_V_TDATA[7]_INST_0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \out_V_TDATA[8]_INST_0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \out_V_TDATA[9]_INST_0\ : label is "soft_lutpair135";
begin
  B_V_data_1_sel_wr <= \^b_v_data_1_sel_wr\;
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  out_V_TREADY_int_regslice <= \^out_v_tready_int_regslice\;
\B_V_data_1_payload_A[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => \^out_v_tready_int_regslice\,
      I2 => \^b_v_data_1_sel_wr\,
      O => \B_V_data_1_payload_A[31]_i_1_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(0),
      Q => \B_V_data_1_payload_A_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(10),
      Q => \B_V_data_1_payload_A_reg_n_3_[10]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(11),
      Q => \B_V_data_1_payload_A_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(12),
      Q => \B_V_data_1_payload_A_reg_n_3_[12]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(13),
      Q => \B_V_data_1_payload_A_reg_n_3_[13]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(14),
      Q => \B_V_data_1_payload_A_reg_n_3_[14]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(15),
      Q => \B_V_data_1_payload_A_reg_n_3_[15]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(16),
      Q => \B_V_data_1_payload_A_reg_n_3_[16]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(17),
      Q => \B_V_data_1_payload_A_reg_n_3_[17]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(18),
      Q => \B_V_data_1_payload_A_reg_n_3_[18]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(19),
      Q => \B_V_data_1_payload_A_reg_n_3_[19]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(1),
      Q => \B_V_data_1_payload_A_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(20),
      Q => \B_V_data_1_payload_A_reg_n_3_[20]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(21),
      Q => \B_V_data_1_payload_A_reg_n_3_[21]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(22),
      Q => \B_V_data_1_payload_A_reg_n_3_[22]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(23),
      Q => \B_V_data_1_payload_A_reg_n_3_[23]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(24),
      Q => \B_V_data_1_payload_A_reg_n_3_[24]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(25),
      Q => \B_V_data_1_payload_A_reg_n_3_[25]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(26),
      Q => \B_V_data_1_payload_A_reg_n_3_[26]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(27),
      Q => \B_V_data_1_payload_A_reg_n_3_[27]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(28),
      Q => \B_V_data_1_payload_A_reg_n_3_[28]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(29),
      Q => \B_V_data_1_payload_A_reg_n_3_[29]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(2),
      Q => \B_V_data_1_payload_A_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(30),
      Q => \B_V_data_1_payload_A_reg_n_3_[30]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(31),
      Q => \B_V_data_1_payload_A_reg_n_3_[31]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(3),
      Q => \B_V_data_1_payload_A_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(4),
      Q => \B_V_data_1_payload_A_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(5),
      Q => \B_V_data_1_payload_A_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(6),
      Q => \B_V_data_1_payload_A_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(7),
      Q => \B_V_data_1_payload_A_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(8),
      Q => \B_V_data_1_payload_A_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => \B_V_data_1_payload_A_reg[31]_0\(9),
      Q => \B_V_data_1_payload_A_reg_n_3_[9]\,
      R => '0'
    );
\B_V_data_1_payload_B[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => \^b_v_data_1_sel_wr\,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \^out_v_tready_int_regslice\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(0),
      Q => \B_V_data_1_payload_B_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(10),
      Q => \B_V_data_1_payload_B_reg_n_3_[10]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(11),
      Q => \B_V_data_1_payload_B_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(12),
      Q => \B_V_data_1_payload_B_reg_n_3_[12]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(13),
      Q => \B_V_data_1_payload_B_reg_n_3_[13]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(14),
      Q => \B_V_data_1_payload_B_reg_n_3_[14]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(15),
      Q => \B_V_data_1_payload_B_reg_n_3_[15]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(16),
      Q => \B_V_data_1_payload_B_reg_n_3_[16]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(17),
      Q => \B_V_data_1_payload_B_reg_n_3_[17]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(18),
      Q => \B_V_data_1_payload_B_reg_n_3_[18]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(19),
      Q => \B_V_data_1_payload_B_reg_n_3_[19]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(1),
      Q => \B_V_data_1_payload_B_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(20),
      Q => \B_V_data_1_payload_B_reg_n_3_[20]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(21),
      Q => \B_V_data_1_payload_B_reg_n_3_[21]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(22),
      Q => \B_V_data_1_payload_B_reg_n_3_[22]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(23),
      Q => \B_V_data_1_payload_B_reg_n_3_[23]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(24),
      Q => \B_V_data_1_payload_B_reg_n_3_[24]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(25),
      Q => \B_V_data_1_payload_B_reg_n_3_[25]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(26),
      Q => \B_V_data_1_payload_B_reg_n_3_[26]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(27),
      Q => \B_V_data_1_payload_B_reg_n_3_[27]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(28),
      Q => \B_V_data_1_payload_B_reg_n_3_[28]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(29),
      Q => \B_V_data_1_payload_B_reg_n_3_[29]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(2),
      Q => \B_V_data_1_payload_B_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(30),
      Q => \B_V_data_1_payload_B_reg_n_3_[30]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(31),
      Q => \B_V_data_1_payload_B_reg_n_3_[31]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(3),
      Q => \B_V_data_1_payload_B_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(4),
      Q => \B_V_data_1_payload_B_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(5),
      Q => \B_V_data_1_payload_B_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(6),
      Q => \B_V_data_1_payload_B_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(7),
      Q => \B_V_data_1_payload_B_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(8),
      Q => \B_V_data_1_payload_B_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(9),
      Q => \B_V_data_1_payload_B_reg_n_3_[9]\,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_sel_rd_i_1__1_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__1_n_3\,
      Q => B_V_data_1_sel_rd_reg_n_3,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_reg_0,
      Q => \^b_v_data_1_sel_wr\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => out_V_TREADY,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TVALID,
      I3 => \^out_v_tready_int_regslice\,
      I4 => \^b_v_data_1_state_reg[0]_0\,
      O => \B_V_data_1_state[0]_i_1_n_3\
    );
\B_V_data_1_state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \^out_v_tready_int_regslice\,
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TVALID,
      O => \B_V_data_1_state[1]_i_1__0_n_3\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1_n_3\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1__0_n_3\,
      Q => \^out_v_tready_int_regslice\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F00"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => \^out_v_tready_int_regslice\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => Q(0),
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \^out_v_tready_int_regslice\,
      I3 => out_V_TREADY,
      O => ap_NS_fsm10_out
    );
\out_V_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[0]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(0)
    );
\out_V_TDATA[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[10]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[10]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(10)
    );
\out_V_TDATA[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[11]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[11]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(11)
    );
\out_V_TDATA[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[12]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[12]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(12)
    );
\out_V_TDATA[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[13]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[13]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(13)
    );
\out_V_TDATA[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[14]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[14]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(14)
    );
\out_V_TDATA[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[15]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[15]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(15)
    );
\out_V_TDATA[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[16]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[16]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(16)
    );
\out_V_TDATA[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[17]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[17]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(17)
    );
\out_V_TDATA[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[18]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[18]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(18)
    );
\out_V_TDATA[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[19]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[19]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(19)
    );
\out_V_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[1]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(1)
    );
\out_V_TDATA[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[20]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[20]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(20)
    );
\out_V_TDATA[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[21]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[21]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(21)
    );
\out_V_TDATA[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[22]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[22]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(22)
    );
\out_V_TDATA[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[23]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[23]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(23)
    );
\out_V_TDATA[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[24]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[24]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(24)
    );
\out_V_TDATA[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[25]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[25]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(25)
    );
\out_V_TDATA[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[26]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[26]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(26)
    );
\out_V_TDATA[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[27]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[27]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(27)
    );
\out_V_TDATA[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[28]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[28]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(28)
    );
\out_V_TDATA[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[29]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[29]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(29)
    );
\out_V_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[2]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(2)
    );
\out_V_TDATA[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[30]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[30]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(30)
    );
\out_V_TDATA[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[31]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[31]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(31)
    );
\out_V_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[3]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[3]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(3)
    );
\out_V_TDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[4]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[4]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(4)
    );
\out_V_TDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[5]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[5]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(5)
    );
\out_V_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[6]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[6]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(6)
    );
\out_V_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[7]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[7]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(7)
    );
\out_V_TDATA[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[8]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[8]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(8)
    );
\out_V_TDATA[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[9]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[9]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R is
  port (
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R : entity is "MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R";
end top_StreamingDataflowPartition_1_0_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R is
  signal q0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \q0[0]_i_1_n_3\ : STD_LOGIC;
  signal \q0[1]_i_1_n_3\ : STD_LOGIC;
  signal \q0[2]_i_1_n_3\ : STD_LOGIC;
  signal \q0[3]_i_1_n_3\ : STD_LOGIC;
  signal \q0[4]_i_1_n_3\ : STD_LOGIC;
  signal \q0[5]_i_1_n_3\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[0]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \q0[1]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \q0[2]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \q0[3]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \q0[4]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \q0[5]_i_1\ : label is "soft_lutpair312";
begin
icmp_ln1039_fu_2746_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => q0(5),
      I1 => Q(5),
      I2 => q0(4),
      I3 => Q(4),
      O => DI(2)
    );
icmp_ln1039_fu_2746_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => q0(3),
      I1 => Q(3),
      I2 => q0(2),
      I3 => Q(2),
      O => DI(1)
    );
icmp_ln1039_fu_2746_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => q0(1),
      I1 => Q(1),
      I2 => q0(0),
      I3 => Q(0),
      O => DI(0)
    );
icmp_ln1039_fu_2746_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(5),
      I1 => q0(5),
      I2 => Q(4),
      I3 => q0(4),
      O => S(2)
    );
icmp_ln1039_fu_2746_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(3),
      I1 => q0(3),
      I2 => Q(2),
      I3 => q0(2),
      O => S(1)
    );
icmp_ln1039_fu_2746_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(1),
      I1 => q0(1),
      I2 => Q(0),
      I3 => q0(0),
      O => S(0)
    );
\q0[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DA7B"
    )
        port map (
      I0 => \q0_reg[0]_0\(3),
      I1 => \q0_reg[0]_0\(2),
      I2 => \q0_reg[0]_0\(1),
      I3 => \q0_reg[0]_0\(0),
      O => \q0[0]_i_1_n_3\
    );
\q0[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"67F8"
    )
        port map (
      I0 => \q0_reg[0]_0\(3),
      I1 => \q0_reg[0]_0\(2),
      I2 => \q0_reg[0]_0\(1),
      I3 => \q0_reg[0]_0\(0),
      O => \q0[1]_i_1_n_3\
    );
\q0[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4DB0"
    )
        port map (
      I0 => \q0_reg[0]_0\(3),
      I1 => \q0_reg[0]_0\(1),
      I2 => \q0_reg[0]_0\(2),
      I3 => \q0_reg[0]_0\(0),
      O => \q0[2]_i_1_n_3\
    );
\q0[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5BDD"
    )
        port map (
      I0 => \q0_reg[0]_0\(3),
      I1 => \q0_reg[0]_0\(1),
      I2 => \q0_reg[0]_0\(0),
      I3 => \q0_reg[0]_0\(2),
      O => \q0[3]_i_1_n_3\
    );
\q0[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4ADD"
    )
        port map (
      I0 => \q0_reg[0]_0\(3),
      I1 => \q0_reg[0]_0\(1),
      I2 => \q0_reg[0]_0\(0),
      I3 => \q0_reg[0]_0\(2),
      O => \q0[4]_i_1_n_3\
    );
\q0[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"84E6"
    )
        port map (
      I0 => \q0_reg[0]_0\(3),
      I1 => \q0_reg[0]_0\(2),
      I2 => \q0_reg[0]_0\(0),
      I3 => \q0_reg[0]_0\(1),
      O => \q0[5]_i_1_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1_n_3\,
      Q => q0(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1_n_3\,
      Q => q0(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1_n_3\,
      Q => q0(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1_n_3\,
      Q => q0(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1_n_3\,
      Q => q0(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1_n_3\,
      Q => q0(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R is
  port (
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[4]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R : entity is "MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R";
end top_StreamingDataflowPartition_1_0_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R is
  signal \q0[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[1]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[2]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[5]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0_reg_n_3_[0]\ : STD_LOGIC;
  signal \q0_reg_n_3_[1]\ : STD_LOGIC;
  signal \q0_reg_n_3_[2]\ : STD_LOGIC;
  signal \q0_reg_n_3_[3]\ : STD_LOGIC;
  signal \q0_reg_n_3_[4]\ : STD_LOGIC;
  signal \q0_reg_n_3_[5]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[0]_i_1__0\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \q0[1]_i_1__0\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \q0[2]_i_1__0\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \q0[3]_i_1__0\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \q0[4]_i_1__0\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \q0[5]_i_1__0\ : label is "soft_lutpair315";
begin
icmp_ln1039_1_fu_2761_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \q0_reg_n_3_[5]\,
      I1 => Q(5),
      I2 => \q0_reg_n_3_[4]\,
      I3 => Q(4),
      O => DI(2)
    );
icmp_ln1039_1_fu_2761_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \q0_reg_n_3_[3]\,
      I1 => Q(3),
      I2 => \q0_reg_n_3_[2]\,
      I3 => Q(2),
      O => DI(1)
    );
icmp_ln1039_1_fu_2761_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \q0_reg_n_3_[1]\,
      I1 => Q(1),
      I2 => \q0_reg_n_3_[0]\,
      I3 => Q(0),
      O => DI(0)
    );
icmp_ln1039_1_fu_2761_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(5),
      I1 => \q0_reg_n_3_[5]\,
      I2 => Q(4),
      I3 => \q0_reg_n_3_[4]\,
      O => S(2)
    );
icmp_ln1039_1_fu_2761_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(3),
      I1 => \q0_reg_n_3_[3]\,
      I2 => Q(2),
      I3 => \q0_reg_n_3_[2]\,
      O => S(1)
    );
icmp_ln1039_1_fu_2761_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(1),
      I1 => \q0_reg_n_3_[1]\,
      I2 => Q(0),
      I3 => \q0_reg_n_3_[0]\,
      O => S(0)
    );
\q0[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC81"
    )
        port map (
      I0 => \q0_reg[4]_0\(3),
      I1 => \q0_reg[4]_0\(2),
      I2 => \q0_reg[4]_0\(1),
      I3 => \q0_reg[4]_0\(0),
      O => \q0[0]_i_1__0_n_3\
    );
\q0[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C73C"
    )
        port map (
      I0 => \q0_reg[4]_0\(2),
      I1 => \q0_reg[4]_0\(3),
      I2 => \q0_reg[4]_0\(1),
      I3 => \q0_reg[4]_0\(0),
      O => \q0[1]_i_1__0_n_3\
    );
\q0[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FAF9"
    )
        port map (
      I0 => \q0_reg[4]_0\(3),
      I1 => \q0_reg[4]_0\(2),
      I2 => \q0_reg[4]_0\(1),
      I3 => \q0_reg[4]_0\(0),
      O => \q0[2]_i_1__0_n_3\
    );
\q0[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAE1"
    )
        port map (
      I0 => \q0_reg[4]_0\(3),
      I1 => \q0_reg[4]_0\(2),
      I2 => \q0_reg[4]_0\(1),
      I3 => \q0_reg[4]_0\(0),
      O => \q0[3]_i_1__0_n_3\
    );
\q0[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACD"
    )
        port map (
      I0 => \q0_reg[4]_0\(3),
      I1 => \q0_reg[4]_0\(1),
      I2 => \q0_reg[4]_0\(2),
      I3 => \q0_reg[4]_0\(0),
      O => \q0[4]_i_1__0_n_3\
    );
\q0[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5532"
    )
        port map (
      I0 => \q0_reg[4]_0\(3),
      I1 => \q0_reg[4]_0\(1),
      I2 => \q0_reg[4]_0\(2),
      I3 => \q0_reg[4]_0\(0),
      O => \q0[5]_i_1__0_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__0_n_3\,
      Q => \q0_reg_n_3_[0]\,
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__0_n_3\,
      Q => \q0_reg_n_3_[1]\,
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__0_n_3\,
      Q => \q0_reg_n_3_[2]\,
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__0_n_3\,
      Q => \q0_reg_n_3_[3]\,
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__0_n_3\,
      Q => \q0_reg_n_3_[4]\,
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__0_n_3\,
      Q => \q0_reg_n_3_[5]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R is
  port (
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R : entity is "MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R";
end top_StreamingDataflowPartition_1_0_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R is
  signal \q0[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[1]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[2]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[3]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[4]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[5]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0_reg_n_3_[0]\ : STD_LOGIC;
  signal \q0_reg_n_3_[1]\ : STD_LOGIC;
  signal \q0_reg_n_3_[2]\ : STD_LOGIC;
  signal \q0_reg_n_3_[3]\ : STD_LOGIC;
  signal \q0_reg_n_3_[4]\ : STD_LOGIC;
  signal \q0_reg_n_3_[5]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[0]_i_1__1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \q0[1]_i_1__1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \q0[2]_i_1__1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \q0[3]_i_1__1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \q0[4]_i_1__1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \q0[5]_i_1__1\ : label is "soft_lutpair318";
begin
icmp_ln1039_2_fu_2776_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \q0_reg_n_3_[5]\,
      I1 => Q(5),
      I2 => \q0_reg_n_3_[4]\,
      I3 => Q(4),
      O => DI(2)
    );
icmp_ln1039_2_fu_2776_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \q0_reg_n_3_[3]\,
      I1 => Q(3),
      I2 => \q0_reg_n_3_[2]\,
      I3 => Q(2),
      O => DI(1)
    );
icmp_ln1039_2_fu_2776_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \q0_reg_n_3_[1]\,
      I1 => Q(1),
      I2 => \q0_reg_n_3_[0]\,
      I3 => Q(0),
      O => DI(0)
    );
icmp_ln1039_2_fu_2776_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(5),
      I1 => \q0_reg_n_3_[5]\,
      I2 => Q(4),
      I3 => \q0_reg_n_3_[4]\,
      O => S(2)
    );
icmp_ln1039_2_fu_2776_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(3),
      I1 => \q0_reg_n_3_[3]\,
      I2 => Q(2),
      I3 => \q0_reg_n_3_[2]\,
      O => S(1)
    );
icmp_ln1039_2_fu_2776_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(1),
      I1 => \q0_reg_n_3_[1]\,
      I2 => Q(0),
      I3 => \q0_reg_n_3_[0]\,
      O => S(0)
    );
\q0[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B45F"
    )
        port map (
      I0 => \q0_reg[2]_0\(3),
      I1 => \q0_reg[2]_0\(2),
      I2 => \q0_reg[2]_0\(0),
      I3 => \q0_reg[2]_0\(1),
      O => \q0[0]_i_1__1_n_3\
    );
\q0[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F6CB"
    )
        port map (
      I0 => \q0_reg[2]_0\(3),
      I1 => \q0_reg[2]_0\(2),
      I2 => \q0_reg[2]_0\(0),
      I3 => \q0_reg[2]_0\(1),
      O => \q0[1]_i_1__1_n_3\
    );
\q0[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"803C"
    )
        port map (
      I0 => \q0_reg[2]_0\(1),
      I1 => \q0_reg[2]_0\(3),
      I2 => \q0_reg[2]_0\(0),
      I3 => \q0_reg[2]_0\(2),
      O => \q0[2]_i_1__1_n_3\
    );
\q0[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CA34"
    )
        port map (
      I0 => \q0_reg[2]_0\(3),
      I1 => \q0_reg[2]_0\(2),
      I2 => \q0_reg[2]_0\(1),
      I3 => \q0_reg[2]_0\(0),
      O => \q0[3]_i_1__1_n_3\
    );
\q0[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C826"
    )
        port map (
      I0 => \q0_reg[2]_0\(3),
      I1 => \q0_reg[2]_0\(2),
      I2 => \q0_reg[2]_0\(1),
      I3 => \q0_reg[2]_0\(0),
      O => \q0[4]_i_1__1_n_3\
    );
\q0[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"36DD"
    )
        port map (
      I0 => \q0_reg[2]_0\(3),
      I1 => \q0_reg[2]_0\(0),
      I2 => \q0_reg[2]_0\(1),
      I3 => \q0_reg[2]_0\(2),
      O => \q0[5]_i_1__1_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__1_n_3\,
      Q => \q0_reg_n_3_[0]\,
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__1_n_3\,
      Q => \q0_reg_n_3_[1]\,
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__1_n_3\,
      Q => \q0_reg_n_3_[2]\,
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[3]_i_1__1_n_3\,
      Q => \q0_reg_n_3_[3]\,
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__1_n_3\,
      Q => \q0_reg_n_3_[4]\,
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__1_n_3\,
      Q => \q0_reg_n_3_[5]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_CS_iter1_fsm_state2 : in STD_LOGIC;
    ap_CS_iter2_fsm_state3 : in STD_LOGIC;
    icmp_ln249_reg_2894_pp0_iter1_reg : in STD_LOGIC;
    icmp_ln290_reg_3034_pp0_iter1_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    out_V_TREADY_int_regslice : in STD_LOGIC;
    icmp_ln1039_3_fu_2791_p2_carry : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R : entity is "MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R";
end top_StreamingDataflowPartition_1_0_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \q0[0]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[1]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[2]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[3]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[4]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[5]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0_reg_n_3_[0]\ : STD_LOGIC;
  signal \q0_reg_n_3_[1]\ : STD_LOGIC;
  signal \q0_reg_n_3_[2]\ : STD_LOGIC;
  signal \q0_reg_n_3_[3]\ : STD_LOGIC;
  signal \q0_reg_n_3_[4]\ : STD_LOGIC;
  signal \q0_reg_n_3_[5]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[0]_i_1__2\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \q0[1]_i_1__2\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \q0[2]_i_1__2\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \q0[3]_i_1__2\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \q0[4]_i_1__2\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \q0[5]_i_1__2\ : label is "soft_lutpair321";
begin
  E(0) <= \^e\(0);
icmp_ln1039_3_fu_2791_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \q0_reg_n_3_[5]\,
      I1 => icmp_ln1039_3_fu_2791_p2_carry(5),
      I2 => \q0_reg_n_3_[4]\,
      I3 => icmp_ln1039_3_fu_2791_p2_carry(4),
      O => DI(2)
    );
icmp_ln1039_3_fu_2791_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \q0_reg_n_3_[3]\,
      I1 => icmp_ln1039_3_fu_2791_p2_carry(3),
      I2 => \q0_reg_n_3_[2]\,
      I3 => icmp_ln1039_3_fu_2791_p2_carry(2),
      O => DI(1)
    );
icmp_ln1039_3_fu_2791_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \q0_reg_n_3_[1]\,
      I1 => icmp_ln1039_3_fu_2791_p2_carry(1),
      I2 => \q0_reg_n_3_[0]\,
      I3 => icmp_ln1039_3_fu_2791_p2_carry(0),
      O => DI(0)
    );
icmp_ln1039_3_fu_2791_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => icmp_ln1039_3_fu_2791_p2_carry(5),
      I1 => \q0_reg_n_3_[5]\,
      I2 => icmp_ln1039_3_fu_2791_p2_carry(4),
      I3 => \q0_reg_n_3_[4]\,
      O => S(2)
    );
icmp_ln1039_3_fu_2791_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => icmp_ln1039_3_fu_2791_p2_carry(3),
      I1 => \q0_reg_n_3_[3]\,
      I2 => icmp_ln1039_3_fu_2791_p2_carry(2),
      I3 => \q0_reg_n_3_[2]\,
      O => S(1)
    );
icmp_ln1039_3_fu_2791_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => icmp_ln1039_3_fu_2791_p2_carry(1),
      I1 => \q0_reg_n_3_[1]\,
      I2 => icmp_ln1039_3_fu_2791_p2_carry(0),
      I3 => \q0_reg_n_3_[0]\,
      O => S(0)
    );
\icmp_ln249_reg_2894_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2AAA2AAA2AA"
    )
        port map (
      I0 => ap_CS_iter1_fsm_state2,
      I1 => ap_CS_iter2_fsm_state3,
      I2 => icmp_ln249_reg_2894_pp0_iter1_reg,
      I3 => icmp_ln290_reg_3034_pp0_iter1_reg,
      I4 => Q(0),
      I5 => out_V_TREADY_int_regslice,
      O => \^e\(0)
    );
\q0[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"30B3"
    )
        port map (
      I0 => \q0_reg[2]_0\(2),
      I1 => \q0_reg[2]_0\(3),
      I2 => \q0_reg[2]_0\(1),
      I3 => \q0_reg[2]_0\(0),
      O => \q0[0]_i_1__2_n_3\
    );
\q0[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FEA"
    )
        port map (
      I0 => \q0_reg[2]_0\(3),
      I1 => \q0_reg[2]_0\(1),
      I2 => \q0_reg[2]_0\(2),
      I3 => \q0_reg[2]_0\(0),
      O => \q0[1]_i_1__2_n_3\
    );
\q0[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A3D5"
    )
        port map (
      I0 => \q0_reg[2]_0\(3),
      I1 => \q0_reg[2]_0\(2),
      I2 => \q0_reg[2]_0\(1),
      I3 => \q0_reg[2]_0\(0),
      O => \q0[2]_i_1__2_n_3\
    );
\q0[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABDB"
    )
        port map (
      I0 => \q0_reg[2]_0\(3),
      I1 => \q0_reg[2]_0\(2),
      I2 => \q0_reg[2]_0\(1),
      I3 => \q0_reg[2]_0\(0),
      O => \q0[3]_i_1__2_n_3\
    );
\q0[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABD3"
    )
        port map (
      I0 => \q0_reg[2]_0\(3),
      I1 => \q0_reg[2]_0\(2),
      I2 => \q0_reg[2]_0\(1),
      I3 => \q0_reg[2]_0\(0),
      O => \q0[4]_i_1__2_n_3\
    );
\q0[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"524C"
    )
        port map (
      I0 => \q0_reg[2]_0\(3),
      I1 => \q0_reg[2]_0\(2),
      I2 => \q0_reg[2]_0\(0),
      I3 => \q0_reg[2]_0\(1),
      O => \q0[5]_i_1__2_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[0]_i_1__2_n_3\,
      Q => \q0_reg_n_3_[0]\,
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[1]_i_1__2_n_3\,
      Q => \q0_reg_n_3_[1]\,
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[2]_i_1__2_n_3\,
      Q => \q0_reg_n_3_[2]\,
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[3]_i_1__2_n_3\,
      Q => \q0_reg_n_3_[3]\,
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[4]_i_1__2_n_3\,
      Q => \q0_reg_n_3_[4]\,
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[5]_i_1__2_n_3\,
      Q => \q0_reg_n_3_[5]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_MatrixVectorActivation_1_flow_control_loop_pipe_sequential_init is
  port (
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    icmp_ln249_fu_352_p2 : out STD_LOGIC;
    grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg_reg : out STD_LOGIC;
    grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_ready : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln290_fu_2381_p2 : out STD_LOGIC;
    grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln272_reg_2906_reg[0]\ : out STD_LOGIC;
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_194_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_194_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_194_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_194_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_iter1_fsm : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[13]\ : out STD_LOGIC;
    \i_fu_198_reg[4]\ : out STD_LOGIC;
    \sf_fu_194_reg[31]\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \inputBuf_V_3_fu_230_reg[3]\ : out STD_LOGIC;
    \inputBuf_V_3_fu_230_reg[4]\ : out STD_LOGIC;
    \inputBuf_V_3_fu_230_reg[12]\ : out STD_LOGIC;
    \inputBuf_V_3_fu_230_reg[14]\ : out STD_LOGIC;
    \inputBuf_V_3_fu_230_reg[9]\ : out STD_LOGIC;
    \inputBuf_V_3_fu_230_reg[0]\ : out STD_LOGIC;
    \inputBuf_V_3_fu_230_reg[1]\ : out STD_LOGIC;
    \inputBuf_V_3_fu_230_reg[2]\ : out STD_LOGIC;
    \inputBuf_V_3_fu_230_reg[10]\ : out STD_LOGIC;
    \inputBuf_V_3_fu_230_reg[11]\ : out STD_LOGIC;
    \inputBuf_V_3_fu_230_reg[8]\ : out STD_LOGIC;
    \inputBuf_V_3_fu_230_reg[7]\ : out STD_LOGIC;
    \inputBuf_V_3_fu_230_reg[15]\ : out STD_LOGIC;
    \inputBuf_V_3_fu_230_reg[5]\ : out STD_LOGIC;
    \inputBuf_V_3_fu_230_reg[6]\ : out STD_LOGIC;
    grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg_reg_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_sig_allocacmp_nf_2__0\ : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \nf_1_fu_234_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg_reg_4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \nf_1_fu_234_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_1\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    out_V_TREADY_int_regslice : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    icmp_ln290_reg_3034_pp0_iter1_reg : in STD_LOGIC;
    icmp_ln249_reg_2894_pp0_iter1_reg : in STD_LOGIC;
    ap_CS_iter2_fsm_state3 : in STD_LOGIC;
    grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg : in STD_LOGIC;
    \i_fu_198_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \icmp_ln272_reg_2906_reg[0]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \icmp_ln290_reg_3034_reg[0]\ : in STD_LOGIC;
    \icmp_ln290_reg_3034_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    weights_V_TVALID_int_regslice : in STD_LOGIC;
    in0_V_TVALID_int_regslice : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_exit_ready_pp0_iter2_reg : in STD_LOGIC;
    \icmp_ln272_reg_2906_reg[0]_1\ : in STD_LOGIC;
    ap_CS_iter1_fsm_state2 : in STD_LOGIC;
    \xor_ln1019_123_reg_3004_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    B_V_data_1_sel : in STD_LOGIC;
    \xor_ln1019_123_reg_3004_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln840_12_reg_2939[1]_i_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_2939[1]_i_3_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_2939[1]_i_3_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_2939[1]_i_3_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \icmp_ln290_reg_3034_reg[0]_1\ : in STD_LOGIC;
    \icmp_ln290_reg_3034_reg[0]_2\ : in STD_LOGIC;
    \icmp_ln290_reg_3034_reg[0]_3\ : in STD_LOGIC;
    \nf_1_fu_234_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \nf_1_fu_234_reg[0]\ : in STD_LOGIC;
    \nf_1_fu_234_reg[0]_0\ : in STD_LOGIC;
    \nf_1_fu_234_reg[0]_1\ : in STD_LOGIC;
    \nf_1_fu_234[31]_i_2_0\ : in STD_LOGIC;
    \nf_1_fu_234[31]_i_2_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    B_V_data_1_sel_rd_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_MatrixVectorActivation_1_flow_control_loop_pipe_sequential_init : entity is "MatrixVectorActivation_1_flow_control_loop_pipe_sequential_init";
end top_StreamingDataflowPartition_1_0_MatrixVectorActivation_1_flow_control_loop_pipe_sequential_init;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_MatrixVectorActivation_1_flow_control_loop_pipe_sequential_init is
  signal \B_V_data_1_state[1]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_9_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2_n_3\ : STD_LOGIC;
  signal \ap_CS_iter1_fsm[1]_i_2_n_3\ : STD_LOGIC;
  signal \ap_CS_iter1_fsm[1]_i_3_n_3\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal ap_done_cache_i_1_n_3 : STD_LOGIC;
  signal ap_done_reg1 : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal ap_loop_init_int_i_1_n_3 : STD_LOGIC;
  signal ap_sig_allocacmp_sf_1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^grp_matrix_vector_activate_stream_batch_fu_38_ap_start_reg_reg\ : STD_LOGIC;
  signal \^grp_matrix_vector_activate_stream_batch_fu_38_ap_start_reg_reg_0\ : STD_LOGIC;
  signal \i_fu_198[4]_i_2_n_3\ : STD_LOGIC;
  signal \i_fu_198[5]_i_2_n_3\ : STD_LOGIC;
  signal \i_fu_198[6]_i_2_n_3\ : STD_LOGIC;
  signal \^i_fu_198_reg[4]\ : STD_LOGIC;
  signal \^icmp_ln249_fu_352_p2\ : STD_LOGIC;
  signal \icmp_ln249_reg_2894[0]_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_2906[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_2906[0]_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_2906[0]_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_2906[0]_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_2906[0]_i_6_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_2906[0]_i_7_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_2906[0]_i_8_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_2906[0]_i_9_n_3\ : STD_LOGIC;
  signal \^icmp_ln290_fu_2381_p2\ : STD_LOGIC;
  signal \icmp_ln290_reg_3034[0]_i_3_n_3\ : STD_LOGIC;
  signal \nf_1_fu_234[31]_i_2_n_3\ : STD_LOGIC;
  signal \nf_1_fu_234[31]_i_3_n_3\ : STD_LOGIC;
  signal \^sf_fu_194_reg[31]\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \xor_ln1019_27_reg_2914[0]_i_3_n_3\ : STD_LOGIC;
  signal \xor_ln1019_27_reg_2914[0]_i_4_n_3\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of B_V_data_1_sel_rd_i_1 : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \add_ln840_10_reg_2934[1]_i_8\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_2\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of ap_done_cache_i_1 : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter1_reg_i_1 : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of ap_loop_init_int_i_1 : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg_i_1 : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \i_fu_198[0]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \i_fu_198[1]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \i_fu_198[2]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \i_fu_198[4]_i_2\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \i_fu_198[5]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \icmp_ln249_reg_2894[0]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \icmp_ln290_reg_3034[0]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \inputBuf_V_1_fu_222[15]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \inputBuf_V_2_fu_226[15]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \inputBuf_V_3_fu_230[15]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_218[15]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \nf_1_fu_234[0]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \nf_2_reg_2889[1]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \nf_2_reg_2889[2]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \nf_2_reg_2889[3]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \sf_fu_194[0]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \sf_fu_194[31]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \sf_fu_194[31]_i_2\ : label is "soft_lutpair309";
begin
  grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg_reg <= \^grp_matrix_vector_activate_stream_batch_fu_38_ap_start_reg_reg\;
  grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg_reg_0 <= \^grp_matrix_vector_activate_stream_batch_fu_38_ap_start_reg_reg_0\;
  \i_fu_198_reg[4]\ <= \^i_fu_198_reg[4]\;
  icmp_ln249_fu_352_p2 <= \^icmp_ln249_fu_352_p2\;
  icmp_ln290_fu_2381_p2 <= \^icmp_ln290_fu_2381_p2\;
  \sf_fu_194_reg[31]\(30 downto 0) <= \^sf_fu_194_reg[31]\(30 downto 0);
B_V_data_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \^grp_matrix_vector_activate_stream_batch_fu_38_ap_start_reg_reg_0\,
      I1 => Q(2),
      I2 => B_V_data_1_sel_rd_reg,
      O => \ap_CS_fsm_reg[2]_0\
    );
\B_V_data_1_sel_rd_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \^grp_matrix_vector_activate_stream_batch_fu_38_ap_start_reg_reg\,
      I1 => Q(2),
      I2 => B_V_data_1_sel,
      O => \ap_CS_fsm_reg[2]_1\
    );
\B_V_data_1_state[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(27),
      I1 => \i_fu_198[4]_i_2_n_3\,
      I2 => \nf_1_fu_234_reg[31]\(29),
      I3 => \nf_1_fu_234_reg[31]\(4),
      I4 => \nf_1_fu_234_reg[31]\(5),
      I5 => \B_V_data_1_state[1]_i_12_n_3\,
      O => \B_V_data_1_state[1]_i_10_n_3\
    );
\B_V_data_1_state[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(6),
      I1 => \nf_1_fu_234_reg[31]\(7),
      I2 => \nf_1_fu_234_reg[31]\(31),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I5 => \nf_1_fu_234_reg[31]\(30),
      O => \B_V_data_1_state[1]_i_11_n_3\
    );
\B_V_data_1_state[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(12),
      I1 => \nf_1_fu_234_reg[31]\(13),
      I2 => \nf_1_fu_234_reg[31]\(22),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I5 => \nf_1_fu_234_reg[31]\(20),
      O => \B_V_data_1_state[1]_i_12_n_3\
    );
\B_V_data_1_state[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFFEFFFFFFFFFF"
    )
        port map (
      I0 => \^icmp_ln249_fu_352_p2\,
      I1 => \B_V_data_1_state[1]_i_4_n_3\,
      I2 => \ap_CS_iter1_fsm[1]_i_3_n_3\,
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I4 => in0_V_TVALID_int_regslice,
      I5 => weights_V_TVALID_int_regslice,
      O => \^grp_matrix_vector_activate_stream_batch_fu_38_ap_start_reg_reg_0\
    );
\B_V_data_1_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^icmp_ln249_fu_352_p2\,
      I1 => \B_V_data_1_state[1]_i_4_n_3\,
      I2 => \ap_CS_iter1_fsm[1]_i_3_n_3\,
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I4 => in0_V_TVALID_int_regslice,
      I5 => weights_V_TVALID_int_regslice,
      O => \^grp_matrix_vector_activate_stream_batch_fu_38_ap_start_reg_reg\
    );
\B_V_data_1_state[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \B_V_data_1_state[1]_i_5_n_3\,
      I1 => \B_V_data_1_state[1]_i_6_n_3\,
      I2 => \B_V_data_1_state[1]_i_7_n_3\,
      I3 => \B_V_data_1_state[1]_i_8_n_3\,
      I4 => \B_V_data_1_state[1]_i_9_n_3\,
      I5 => \B_V_data_1_state[1]_i_10_n_3\,
      O => \B_V_data_1_state[1]_i_4_n_3\
    );
\B_V_data_1_state[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(3),
      I1 => \nf_1_fu_234_reg[31]\(2),
      I2 => \nf_1_fu_234_reg[31]\(28),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I5 => \nf_1_fu_234_reg[31]\(26),
      O => \B_V_data_1_state[1]_i_5_n_3\
    );
\B_V_data_1_state[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(11),
      I1 => \nf_1_fu_234_reg[31]\(9),
      I2 => \nf_1_fu_234_reg[31]\(18),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I5 => \nf_1_fu_234_reg[31]\(19),
      O => \B_V_data_1_state[1]_i_6_n_3\
    );
\B_V_data_1_state[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000FF010101"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(10),
      I1 => \nf_1_fu_234_reg[31]\(8),
      I2 => \nf_1_fu_234_reg[31]\(17),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I5 => \nf_1_fu_234_reg[31]\(15),
      O => \B_V_data_1_state[1]_i_7_n_3\
    );
\B_V_data_1_state[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(0),
      I1 => \nf_1_fu_234_reg[31]\(1),
      I2 => \nf_1_fu_234_reg[31]\(24),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I5 => \nf_1_fu_234_reg[31]\(25),
      O => \B_V_data_1_state[1]_i_8_n_3\
    );
\B_V_data_1_state[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(21),
      I1 => \i_fu_198[4]_i_2_n_3\,
      I2 => \nf_1_fu_234_reg[31]\(23),
      I3 => \nf_1_fu_234_reg[31]\(14),
      I4 => \nf_1_fu_234_reg[31]\(16),
      I5 => \B_V_data_1_state[1]_i_11_n_3\,
      O => \B_V_data_1_state[1]_i_9_n_3\
    );
\add_ln840_10_reg_2934[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^icmp_ln249_fu_352_p2\,
      I1 => \B_V_data_1_state[1]_i_4_n_3\,
      O => \^i_fu_198_reg[4]\
    );
\add_ln840_10_reg_2934[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_2939[1]_i_3_2\(4),
      I1 => \add_ln840_12_reg_2939[1]_i_3_0\(4),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_2939[1]_i_3\(4),
      I4 => \^sf_fu_194_reg[31]\(0),
      I5 => \add_ln840_12_reg_2939[1]_i_3_1\(4),
      O => \inputBuf_V_3_fu_230_reg[4]\
    );
\add_ln840_10_reg_2934[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_2939[1]_i_3_2\(3),
      I1 => \add_ln840_12_reg_2939[1]_i_3_0\(3),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_2939[1]_i_3\(3),
      I4 => \^sf_fu_194_reg[31]\(0),
      I5 => \add_ln840_12_reg_2939[1]_i_3_1\(3),
      O => \inputBuf_V_3_fu_230_reg[3]\
    );
\add_ln840_10_reg_2934[1]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(1),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => ap_sig_allocacmp_sf_1(1)
    );
\add_ln840_12_reg_2939[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_2939[1]_i_3_2\(5),
      I1 => \add_ln840_12_reg_2939[1]_i_3_0\(5),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_2939[1]_i_3\(5),
      I4 => \^sf_fu_194_reg[31]\(0),
      I5 => \add_ln840_12_reg_2939[1]_i_3_1\(5),
      O => \inputBuf_V_3_fu_230_reg[5]\
    );
\add_ln840_12_reg_2939[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_2939[1]_i_3_2\(15),
      I1 => \add_ln840_12_reg_2939[1]_i_3_0\(15),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_2939[1]_i_3\(15),
      I4 => \^sf_fu_194_reg[31]\(0),
      I5 => \add_ln840_12_reg_2939[1]_i_3_1\(15),
      O => \inputBuf_V_3_fu_230_reg[15]\
    );
\add_ln840_12_reg_2939[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_2939[1]_i_3_2\(6),
      I1 => \add_ln840_12_reg_2939[1]_i_3_0\(6),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_2939[1]_i_3\(6),
      I4 => \^sf_fu_194_reg[31]\(0),
      I5 => \add_ln840_12_reg_2939[1]_i_3_1\(6),
      O => \inputBuf_V_3_fu_230_reg[6]\
    );
\add_ln840_1_reg_2919[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_2939[1]_i_3_2\(14),
      I1 => \add_ln840_12_reg_2939[1]_i_3_0\(14),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_2939[1]_i_3\(14),
      I4 => \^sf_fu_194_reg[31]\(0),
      I5 => \add_ln840_12_reg_2939[1]_i_3_1\(14),
      O => \inputBuf_V_3_fu_230_reg[14]\
    );
\add_ln840_1_reg_2919[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_2939[1]_i_3_2\(12),
      I1 => \add_ln840_12_reg_2939[1]_i_3_0\(12),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_2939[1]_i_3\(12),
      I4 => \^sf_fu_194_reg[31]\(0),
      I5 => \add_ln840_12_reg_2939[1]_i_3_1\(12),
      O => \inputBuf_V_3_fu_230_reg[12]\
    );
\add_ln840_5_reg_2924[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_2939[1]_i_3_2\(8),
      I1 => \add_ln840_12_reg_2939[1]_i_3_0\(8),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_2939[1]_i_3\(8),
      I4 => \^sf_fu_194_reg[31]\(0),
      I5 => \add_ln840_12_reg_2939[1]_i_3_1\(8),
      O => \inputBuf_V_3_fu_230_reg[8]\
    );
\add_ln840_5_reg_2924[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_2939[1]_i_3_2\(10),
      I1 => \add_ln840_12_reg_2939[1]_i_3_0\(10),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_2939[1]_i_3\(10),
      I4 => \^sf_fu_194_reg[31]\(0),
      I5 => \add_ln840_12_reg_2939[1]_i_3_1\(10),
      O => \inputBuf_V_3_fu_230_reg[10]\
    );
\add_ln840_5_reg_2924[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_2939[1]_i_3_2\(7),
      I1 => \add_ln840_12_reg_2939[1]_i_3_0\(7),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_2939[1]_i_3\(7),
      I4 => \^sf_fu_194_reg[31]\(0),
      I5 => \add_ln840_12_reg_2939[1]_i_3_1\(7),
      O => \inputBuf_V_3_fu_230_reg[7]\
    );
\add_ln840_5_reg_2924[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_2939[1]_i_3_2\(11),
      I1 => \add_ln840_12_reg_2939[1]_i_3_0\(11),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_2939[1]_i_3\(11),
      I4 => \^sf_fu_194_reg[31]\(0),
      I5 => \add_ln840_12_reg_2939[1]_i_3_1\(11),
      O => \inputBuf_V_3_fu_230_reg[11]\
    );
\add_ln840_9_reg_2929[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_2939[1]_i_3_2\(9),
      I1 => \add_ln840_12_reg_2939[1]_i_3_0\(9),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_2939[1]_i_3\(9),
      I4 => \^sf_fu_194_reg[31]\(0),
      I5 => \add_ln840_12_reg_2939[1]_i_3_1\(9),
      O => \inputBuf_V_3_fu_230_reg[9]\
    );
\add_ln840_9_reg_2929[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_2939[1]_i_3_2\(0),
      I1 => \add_ln840_12_reg_2939[1]_i_3_0\(0),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_2939[1]_i_3\(0),
      I4 => \^sf_fu_194_reg[31]\(0),
      I5 => \add_ln840_12_reg_2939[1]_i_3_1\(0),
      O => \inputBuf_V_3_fu_230_reg[0]\
    );
\add_ln840_9_reg_2929[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_2939[1]_i_3_2\(2),
      I1 => \add_ln840_12_reg_2939[1]_i_3_0\(2),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_2939[1]_i_3\(2),
      I4 => \^sf_fu_194_reg[31]\(0),
      I5 => \add_ln840_12_reg_2939[1]_i_3_1\(2),
      O => \inputBuf_V_3_fu_230_reg[2]\
    );
\add_ln840_9_reg_2929[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_2939[1]_i_3_2\(1),
      I1 => \add_ln840_12_reg_2939[1]_i_3_0\(1),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_2939[1]_i_3\(1),
      I4 => \^sf_fu_194_reg[31]\(0),
      I5 => \add_ln840_12_reg_2939[1]_i_3_1\(1),
      O => \inputBuf_V_3_fu_230_reg[1]\
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF00D0"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I2 => Q(2),
      I3 => ap_done_reg1,
      I4 => Q(1),
      O => \ap_CS_fsm_reg[2]\(0)
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888808880888088"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter2_reg,
      I1 => ap_CS_iter2_fsm_state3,
      I2 => icmp_ln249_reg_2894_pp0_iter1_reg,
      I3 => icmp_ln290_reg_3034_pp0_iter1_reg,
      I4 => Q(2),
      I5 => out_V_TREADY_int_regslice,
      O => ap_done_reg1
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A2"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2_n_3\,
      I1 => \ap_CS_fsm_reg[3]\(0),
      I2 => Q(2),
      I3 => Q(0),
      O => \ap_CS_fsm_reg[2]\(1)
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45554545"
    )
        port map (
      I0 => Q(1),
      I1 => ap_done_reg1,
      I2 => Q(2),
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I4 => ap_done_cache,
      O => \ap_CS_fsm[3]_i_2_n_3\
    );
\ap_CS_iter1_fsm[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => \ap_CS_iter1_fsm[1]_i_2_n_3\,
      I1 => \ap_CS_iter1_fsm[1]_i_3_n_3\,
      I2 => ap_CS_iter1_fsm_state2,
      O => ap_NS_iter1_fsm(0)
    );
\ap_CS_iter1_fsm[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0545FFFF"
    )
        port map (
      I0 => \^icmp_ln249_fu_352_p2\,
      I1 => \B_V_data_1_state[1]_i_4_n_3\,
      I2 => weights_V_TVALID_int_regslice,
      I3 => in0_V_TVALID_int_regslice,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I5 => \ap_CS_iter1_fsm[1]_i_3_n_3\,
      O => \ap_CS_iter1_fsm[1]_i_2_n_3\
    );
\ap_CS_iter1_fsm[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00700000"
    )
        port map (
      I0 => out_V_TREADY_int_regslice,
      I1 => Q(2),
      I2 => icmp_ln290_reg_3034_pp0_iter1_reg,
      I3 => icmp_ln249_reg_2894_pp0_iter1_reg,
      I4 => ap_CS_iter2_fsm_state3,
      O => \ap_CS_iter1_fsm[1]_i_3_n_3\
    );
ap_done_cache_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I1 => ap_done_reg1,
      I2 => ap_done_cache,
      O => ap_done_cache_i_1_n_3
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_i_1_n_3,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^icmp_ln249_fu_352_p2\,
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I2 => \ap_CS_iter1_fsm[1]_i_3_n_3\,
      O => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_ready
    );
ap_loop_init_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBBB"
    )
        port map (
      I0 => ap_done_reg1,
      I1 => ap_rst_n,
      I2 => \ap_CS_iter1_fsm[1]_i_2_n_3\,
      I3 => ap_loop_init_int,
      O => ap_loop_init_int_i_1_n_3
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_int_i_1_n_3,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAFA"
    )
        port map (
      I0 => Q(1),
      I1 => \ap_CS_iter1_fsm[1]_i_3_n_3\,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I3 => \^icmp_ln249_fu_352_p2\,
      O => \ap_CS_fsm_reg[1]\
    );
\i_fu_198[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"008F"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \i_fu_198_reg[6]\(0),
      I3 => \^icmp_ln249_fu_352_p2\,
      O => D(0)
    );
\i_fu_198[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"152A"
    )
        port map (
      I0 => \i_fu_198_reg[6]\(1),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \i_fu_198_reg[6]\(0),
      O => D(1)
    );
\i_fu_198[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A6A6A"
    )
        port map (
      I0 => \i_fu_198_reg[6]\(2),
      I1 => \i_fu_198_reg[6]\(1),
      I2 => \i_fu_198_reg[6]\(0),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => D(2)
    );
\i_fu_198[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"152A2A2A2A2A2A2A"
    )
        port map (
      I0 => \i_fu_198_reg[6]\(3),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \i_fu_198_reg[6]\(0),
      I4 => \i_fu_198_reg[6]\(1),
      I5 => \i_fu_198_reg[6]\(2),
      O => D(3)
    );
\i_fu_198[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00006AAA0000AAAA"
    )
        port map (
      I0 => \i_fu_198_reg[6]\(4),
      I1 => \i_fu_198_reg[6]\(2),
      I2 => \i_fu_198_reg[6]\(1),
      I3 => \i_fu_198_reg[6]\(0),
      I4 => \i_fu_198[4]_i_2_n_3\,
      I5 => \i_fu_198_reg[6]\(3),
      O => D(4)
    );
\i_fu_198[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \i_fu_198[4]_i_2_n_3\
    );
\i_fu_198[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F707070"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \i_fu_198_reg[6]\(5),
      I3 => \i_fu_198[5]_i_2_n_3\,
      I4 => \i_fu_198_reg[6]\(4),
      O => D(5)
    );
\i_fu_198[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A00000000000000"
    )
        port map (
      I0 => \i_fu_198_reg[6]\(3),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \i_fu_198_reg[6]\(0),
      I4 => \i_fu_198_reg[6]\(1),
      I5 => \i_fu_198_reg[6]\(2),
      O => \i_fu_198[5]_i_2_n_3\
    );
\i_fu_198[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015151515000000"
    )
        port map (
      I0 => \^icmp_ln249_fu_352_p2\,
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \i_fu_198_reg[6]\(5),
      I4 => \i_fu_198[6]_i_2_n_3\,
      I5 => \i_fu_198_reg[6]\(6),
      O => D(6)
    );
\i_fu_198[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \i_fu_198_reg[6]\(4),
      I1 => \i_fu_198_reg[6]\(2),
      I2 => \i_fu_198_reg[6]\(1),
      I3 => \i_fu_198_reg[6]\(0),
      I4 => \i_fu_198[4]_i_2_n_3\,
      I5 => \i_fu_198_reg[6]\(3),
      O => \i_fu_198[6]_i_2_n_3\
    );
\icmp_ln249_reg_2894[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_CS_iter1_fsm[1]_i_2_n_3\,
      O => \B_V_data_1_state_reg[0]\(0)
    );
\icmp_ln249_reg_2894[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202000200020002"
    )
        port map (
      I0 => \icmp_ln249_reg_2894[0]_i_3_n_3\,
      I1 => \i_fu_198_reg[6]\(4),
      I2 => \i_fu_198_reg[6]\(5),
      I3 => \i_fu_198_reg[6]\(3),
      I4 => ap_loop_init_int,
      I5 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \^icmp_ln249_fu_352_p2\
    );
\icmp_ln249_reg_2894[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001010100000000"
    )
        port map (
      I0 => \i_fu_198_reg[6]\(2),
      I1 => \i_fu_198_reg[6]\(1),
      I2 => \i_fu_198_reg[6]\(0),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I5 => \i_fu_198_reg[6]\(6),
      O => \icmp_ln249_reg_2894[0]_i_3_n_3\
    );
\icmp_ln272_reg_2906[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888888B"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_1\,
      I1 => \^grp_matrix_vector_activate_stream_batch_fu_38_ap_start_reg_reg_0\,
      I2 => \icmp_ln272_reg_2906[0]_i_2_n_3\,
      I3 => \icmp_ln272_reg_2906[0]_i_3_n_3\,
      I4 => \icmp_ln272_reg_2906[0]_i_4_n_3\,
      I5 => \icmp_ln272_reg_2906[0]_i_5_n_3\,
      O => \icmp_ln272_reg_2906_reg[0]\
    );
\icmp_ln272_reg_2906[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(13),
      I1 => \i_fu_198[4]_i_2_n_3\,
      I2 => \icmp_ln272_reg_2906_reg[0]_0\(30),
      I3 => \icmp_ln272_reg_2906_reg[0]_0\(4),
      I4 => \icmp_ln272_reg_2906_reg[0]_0\(2),
      I5 => \icmp_ln272_reg_2906[0]_i_6_n_3\,
      O => \icmp_ln272_reg_2906[0]_i_2_n_3\
    );
\icmp_ln272_reg_2906[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(18),
      I1 => \i_fu_198[4]_i_2_n_3\,
      I2 => \icmp_ln272_reg_2906_reg[0]_0\(21),
      I3 => \icmp_ln272_reg_2906_reg[0]_0\(28),
      I4 => \icmp_ln272_reg_2906_reg[0]_0\(31),
      I5 => \icmp_ln272_reg_2906[0]_i_7_n_3\,
      O => \icmp_ln272_reg_2906[0]_i_3_n_3\
    );
\icmp_ln272_reg_2906[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(24),
      I1 => \i_fu_198[4]_i_2_n_3\,
      I2 => \icmp_ln272_reg_2906_reg[0]_0\(8),
      I3 => \icmp_ln272_reg_2906_reg[0]_0\(6),
      I4 => \icmp_ln272_reg_2906_reg[0]_0\(10),
      I5 => \icmp_ln272_reg_2906[0]_i_8_n_3\,
      O => \icmp_ln272_reg_2906[0]_i_4_n_3\
    );
\icmp_ln272_reg_2906[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(9),
      I1 => \i_fu_198[4]_i_2_n_3\,
      I2 => \icmp_ln272_reg_2906_reg[0]_0\(12),
      I3 => \icmp_ln272_reg_2906_reg[0]_0\(5),
      I4 => \icmp_ln272_reg_2906_reg[0]_0\(3),
      I5 => \icmp_ln272_reg_2906[0]_i_9_n_3\,
      O => \icmp_ln272_reg_2906[0]_i_5_n_3\
    );
\icmp_ln272_reg_2906[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(14),
      I1 => \icmp_ln272_reg_2906_reg[0]_0\(25),
      I2 => \icmp_ln272_reg_2906_reg[0]_0\(20),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I5 => \icmp_ln272_reg_2906_reg[0]_0\(22),
      O => \icmp_ln272_reg_2906[0]_i_6_n_3\
    );
\icmp_ln272_reg_2906[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(27),
      I1 => \icmp_ln272_reg_2906_reg[0]_0\(7),
      I2 => \icmp_ln272_reg_2906_reg[0]_0\(29),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I5 => \icmp_ln272_reg_2906_reg[0]_0\(26),
      O => \icmp_ln272_reg_2906[0]_i_7_n_3\
    );
\icmp_ln272_reg_2906[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(16),
      I1 => \icmp_ln272_reg_2906_reg[0]_0\(11),
      I2 => \icmp_ln272_reg_2906_reg[0]_0\(23),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I5 => \icmp_ln272_reg_2906_reg[0]_0\(19),
      O => \icmp_ln272_reg_2906[0]_i_8_n_3\
    );
\icmp_ln272_reg_2906[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(1),
      I1 => \icmp_ln272_reg_2906_reg[0]_0\(0),
      I2 => \icmp_ln272_reg_2906_reg[0]_0\(17),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I5 => \icmp_ln272_reg_2906_reg[0]_0\(15),
      O => \icmp_ln272_reg_2906[0]_i_9_n_3\
    );
\icmp_ln290_reg_3034[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^grp_matrix_vector_activate_stream_batch_fu_38_ap_start_reg_reg_0\,
      O => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg_reg_2(0)
    );
\icmp_ln290_reg_3034[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \icmp_ln290_reg_3034[0]_i_3_n_3\,
      I1 => \icmp_ln290_reg_3034_reg[0]_1\,
      I2 => \icmp_ln290_reg_3034_reg[0]_2\,
      I3 => \icmp_ln290_reg_3034_reg[0]_3\,
      O => \^icmp_ln290_fu_2381_p2\
    );
\icmp_ln290_reg_3034[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \i_fu_198[4]_i_2_n_3\,
      I1 => \icmp_ln272_reg_2906_reg[0]_0\(0),
      I2 => \icmp_ln290_reg_3034_reg[0]\,
      I3 => \icmp_ln290_reg_3034_reg[0]_0\(2),
      I4 => \icmp_ln290_reg_3034_reg[0]_0\(1),
      I5 => \icmp_ln290_reg_3034_reg[0]_0\(0),
      O => \icmp_ln290_reg_3034[0]_i_3_n_3\
    );
\inputBuf_V_1_fu_222[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000444"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(1),
      I1 => \icmp_ln272_reg_2906_reg[0]_0\(0),
      I2 => ap_loop_init_int,
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I4 => \^grp_matrix_vector_activate_stream_batch_fu_38_ap_start_reg_reg\,
      O => \sf_fu_194_reg[1]\(0)
    );
\inputBuf_V_2_fu_226[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000444"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(0),
      I1 => \icmp_ln272_reg_2906_reg[0]_0\(1),
      I2 => ap_loop_init_int,
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I4 => \^grp_matrix_vector_activate_stream_batch_fu_38_ap_start_reg_reg\,
      O => \sf_fu_194_reg[0]_0\(0)
    );
\inputBuf_V_3_fu_230[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002A00"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(0),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I3 => \icmp_ln272_reg_2906_reg[0]_0\(1),
      I4 => \^grp_matrix_vector_activate_stream_batch_fu_38_ap_start_reg_reg\,
      O => \sf_fu_194_reg[0]\(0)
    );
\inputBuf_V_fu_218[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C0D5"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(1),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I3 => \icmp_ln272_reg_2906_reg[0]_0\(0),
      I4 => \^grp_matrix_vector_activate_stream_batch_fu_38_ap_start_reg_reg\,
      O => \sf_fu_194_reg[1]_0\(0)
    );
\nf_1_fu_234[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \nf_1_fu_234_reg[31]\(0),
      O => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg_reg_4(0)
    );
\nf_1_fu_234[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080F080008080808"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I2 => \ap_CS_iter1_fsm[1]_i_2_n_3\,
      I3 => \^icmp_ln249_fu_352_p2\,
      I4 => \nf_1_fu_234[31]_i_2_n_3\,
      I5 => \^icmp_ln290_fu_2381_p2\,
      O => SR(0)
    );
\nf_1_fu_234[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \nf_1_fu_234[31]_i_3_n_3\,
      I1 => \nf_1_fu_234_reg[0]\,
      I2 => \nf_1_fu_234_reg[0]_0\,
      I3 => \nf_1_fu_234_reg[0]_1\,
      O => \nf_1_fu_234[31]_i_2_n_3\
    );
\nf_1_fu_234[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \i_fu_198[4]_i_2_n_3\,
      I1 => \nf_1_fu_234_reg[31]\(0),
      I2 => \nf_1_fu_234[31]_i_2_0\,
      I3 => \nf_1_fu_234[31]_i_2_1\(1),
      I4 => \nf_1_fu_234[31]_i_2_1\(2),
      I5 => \nf_1_fu_234[31]_i_2_1\(0),
      O => \nf_1_fu_234[31]_i_3_n_3\
    );
\nf_2_reg_2889[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(0),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \nf_1_fu_234_reg[3]\(0)
    );
\nf_2_reg_2889[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(1),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \nf_1_fu_234_reg[3]\(1)
    );
\nf_2_reg_2889[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(2),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \nf_1_fu_234_reg[3]\(2)
    );
\nf_2_reg_2889[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(3),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \nf_1_fu_234_reg[3]\(3)
    );
\nf_fu_2392_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(8),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \ap_sig_allocacmp_nf_2__0\(4)
    );
\nf_fu_2392_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(7),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(3)
    );
\nf_fu_2392_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(6),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(2)
    );
\nf_fu_2392_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(5),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(1)
    );
\nf_fu_2392_p2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(12),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(8)
    );
\nf_fu_2392_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(11),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(7)
    );
\nf_fu_2392_p2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(10),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(6)
    );
\nf_fu_2392_p2_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(9),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(5)
    );
\nf_fu_2392_p2_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(16),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(12)
    );
\nf_fu_2392_p2_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(15),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(11)
    );
\nf_fu_2392_p2_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(14),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(10)
    );
\nf_fu_2392_p2_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(13),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(9)
    );
\nf_fu_2392_p2_carry__3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(20),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(16)
    );
\nf_fu_2392_p2_carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(19),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(15)
    );
\nf_fu_2392_p2_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(18),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(14)
    );
\nf_fu_2392_p2_carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(17),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(13)
    );
\nf_fu_2392_p2_carry__4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(24),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(20)
    );
\nf_fu_2392_p2_carry__4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(23),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(19)
    );
\nf_fu_2392_p2_carry__4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(22),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(18)
    );
\nf_fu_2392_p2_carry__4_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(21),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(17)
    );
\nf_fu_2392_p2_carry__5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(28),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(24)
    );
\nf_fu_2392_p2_carry__5_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(27),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(23)
    );
\nf_fu_2392_p2_carry__5_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(26),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(22)
    );
\nf_fu_2392_p2_carry__5_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(25),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(21)
    );
\nf_fu_2392_p2_carry__6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(31),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(27)
    );
\nf_fu_2392_p2_carry__6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(30),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(26)
    );
\nf_fu_2392_p2_carry__6_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(29),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(25)
    );
nf_fu_2392_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(4),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(0)
    );
nf_fu_2392_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(3),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \nf_1_fu_234_reg[3]_0\(2)
    );
nf_fu_2392_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(2),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \nf_1_fu_234_reg[3]_0\(1)
    );
nf_fu_2392_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(1),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \nf_1_fu_234_reg[3]_0\(0)
    );
\sf_2_fu_2375_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(8),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \^sf_fu_194_reg[31]\(7)
    );
\sf_2_fu_2375_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(7),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \^sf_fu_194_reg[31]\(6)
    );
\sf_2_fu_2375_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(6),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \^sf_fu_194_reg[31]\(5)
    );
\sf_2_fu_2375_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(5),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \^sf_fu_194_reg[31]\(4)
    );
\sf_2_fu_2375_p2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(12),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \^sf_fu_194_reg[31]\(11)
    );
\sf_2_fu_2375_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(11),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \^sf_fu_194_reg[31]\(10)
    );
\sf_2_fu_2375_p2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(10),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \^sf_fu_194_reg[31]\(9)
    );
\sf_2_fu_2375_p2_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(9),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \^sf_fu_194_reg[31]\(8)
    );
\sf_2_fu_2375_p2_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(16),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \^sf_fu_194_reg[31]\(15)
    );
\sf_2_fu_2375_p2_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(15),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \^sf_fu_194_reg[31]\(14)
    );
\sf_2_fu_2375_p2_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(14),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \^sf_fu_194_reg[31]\(13)
    );
\sf_2_fu_2375_p2_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(13),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \^sf_fu_194_reg[31]\(12)
    );
\sf_2_fu_2375_p2_carry__3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(20),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \^sf_fu_194_reg[31]\(19)
    );
\sf_2_fu_2375_p2_carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(19),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \^sf_fu_194_reg[31]\(18)
    );
\sf_2_fu_2375_p2_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(18),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \^sf_fu_194_reg[31]\(17)
    );
\sf_2_fu_2375_p2_carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(17),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \^sf_fu_194_reg[31]\(16)
    );
\sf_2_fu_2375_p2_carry__4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(24),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \^sf_fu_194_reg[31]\(23)
    );
\sf_2_fu_2375_p2_carry__4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(23),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \^sf_fu_194_reg[31]\(22)
    );
\sf_2_fu_2375_p2_carry__4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(22),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \^sf_fu_194_reg[31]\(21)
    );
\sf_2_fu_2375_p2_carry__4_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(21),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \^sf_fu_194_reg[31]\(20)
    );
\sf_2_fu_2375_p2_carry__5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(28),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \^sf_fu_194_reg[31]\(27)
    );
\sf_2_fu_2375_p2_carry__5_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(27),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \^sf_fu_194_reg[31]\(26)
    );
\sf_2_fu_2375_p2_carry__5_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(26),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \^sf_fu_194_reg[31]\(25)
    );
\sf_2_fu_2375_p2_carry__5_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(25),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \^sf_fu_194_reg[31]\(24)
    );
\sf_2_fu_2375_p2_carry__6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(31),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \^sf_fu_194_reg[31]\(30)
    );
\sf_2_fu_2375_p2_carry__6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(30),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \^sf_fu_194_reg[31]\(29)
    );
\sf_2_fu_2375_p2_carry__6_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(29),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \^sf_fu_194_reg[31]\(28)
    );
sf_2_fu_2375_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(0),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \^sf_fu_194_reg[31]\(0)
    );
sf_2_fu_2375_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(4),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \^sf_fu_194_reg[31]\(3)
    );
sf_2_fu_2375_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(3),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \^sf_fu_194_reg[31]\(2)
    );
sf_2_fu_2375_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(2),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \^sf_fu_194_reg[31]\(1)
    );
sf_2_fu_2375_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(1),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => S(0)
    );
\sf_fu_194[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \icmp_ln272_reg_2906_reg[0]_0\(0),
      O => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg_reg_3(0)
    );
\sf_fu_194[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^icmp_ln290_fu_2381_p2\,
      I1 => \^grp_matrix_vector_activate_stream_batch_fu_38_ap_start_reg_reg_0\,
      O => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg_reg_1(0)
    );
\sf_fu_194[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^grp_matrix_vector_activate_stream_batch_fu_38_ap_start_reg_reg_0\,
      I1 => \^icmp_ln290_fu_2381_p2\,
      O => E(0)
    );
\xor_ln1019_27_reg_2914[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF22222222"
    )
        port map (
      I0 => \xor_ln1019_27_reg_2914[0]_i_3_n_3\,
      I1 => \xor_ln1019_27_reg_2914[0]_i_4_n_3\,
      I2 => \xor_ln1019_123_reg_3004_reg[0]\(0),
      I3 => B_V_data_1_sel,
      I4 => \xor_ln1019_123_reg_3004_reg[0]_0\(0),
      I5 => \^i_fu_198_reg[4]\,
      O => \B_V_data_1_payload_B_reg[13]\
    );
\xor_ln1019_27_reg_2914[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"53335DDD5FFF5DDD"
    )
        port map (
      I0 => \add_ln840_12_reg_2939[1]_i_3_1\(13),
      I1 => \icmp_ln272_reg_2906_reg[0]_0\(1),
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \icmp_ln272_reg_2906_reg[0]_0\(0),
      I5 => \add_ln840_12_reg_2939[1]_i_3_2\(13),
      O => \xor_ln1019_27_reg_2914[0]_i_3_n_3\
    );
\xor_ln1019_27_reg_2914[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002A3F00002A0000"
    )
        port map (
      I0 => \add_ln840_12_reg_2939[1]_i_3\(13),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln272_reg_2906_reg[0]_0\(1),
      I4 => \icmp_ln272_reg_2906_reg[0]_0\(0),
      I5 => \add_ln840_12_reg_2939[1]_i_3_0\(13),
      O => \xor_ln1019_27_reg_2914[0]_i_4_n_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_MatrixVectorActivation_1_regslice_both is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    ap_rst_n_inv : out STD_LOGIC;
    B_V_data_1_sel : out STD_LOGIC;
    in0_V_TVALID_int_regslice : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[5]_1\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[6]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[15]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[5]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[5]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[15]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[13]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_A_reg[13]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[7]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[10]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[2]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[1]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[14]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[12]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[4]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[3]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[15]_2\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln840_60_reg_3029_reg[1]\ : in STD_LOGIC;
    \add_ln840_60_reg_3029_reg[1]_0\ : in STD_LOGIC;
    \add_ln840_60_reg_3029_reg[1]_1\ : in STD_LOGIC;
    \add_ln840_44_reg_2999_reg[1]\ : in STD_LOGIC;
    \add_ln840_44_reg_2999_reg[1]_0\ : in STD_LOGIC;
    \add_ln840_44_reg_2999_reg[1]_1\ : in STD_LOGIC;
    \add_ln840_28_reg_2969_reg[1]\ : in STD_LOGIC;
    \add_ln840_28_reg_2969_reg[1]_0\ : in STD_LOGIC;
    \add_ln840_28_reg_2969_reg[1]_1\ : in STD_LOGIC;
    \add_ln840_12_reg_2939_reg[0]\ : in STD_LOGIC;
    \add_ln840_12_reg_2939_reg[0]_0\ : in STD_LOGIC;
    \add_ln840_12_reg_2939_reg[0]_1\ : in STD_LOGIC;
    \add_ln840_60_reg_3029_reg[1]_2\ : in STD_LOGIC;
    \add_ln840_60_reg_3029_reg[1]_3\ : in STD_LOGIC;
    \add_ln840_60_reg_3029_reg[1]_4\ : in STD_LOGIC;
    \add_ln840_60_reg_3029_reg[1]_5\ : in STD_LOGIC;
    \add_ln840_53_reg_3014_reg[0]\ : in STD_LOGIC;
    \add_ln840_53_reg_3014_reg[0]_0\ : in STD_LOGIC;
    \add_ln840_57_reg_3019_reg[0]\ : in STD_LOGIC;
    \add_ln840_57_reg_3019_reg[0]_0\ : in STD_LOGIC;
    \add_ln840_49_reg_3009_reg[0]\ : in STD_LOGIC;
    \add_ln840_49_reg_3009_reg[0]_0\ : in STD_LOGIC;
    \add_ln840_58_reg_3024_reg[0]\ : in STD_LOGIC;
    \add_ln840_58_reg_3024_reg[0]_0\ : in STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_MatrixVectorActivation_1_regslice_both : entity is "MatrixVectorActivation_1_regslice_both";
end top_StreamingDataflowPartition_1_0_MatrixVectorActivation_1_regslice_both;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_MatrixVectorActivation_1_regslice_both is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^b_v_data_1_payload_a_reg[13]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^b_v_data_1_payload_b_reg[13]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^b_v_data_1_payload_b_reg[15]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[5]_1\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[6]_0\ : STD_LOGIC;
  signal \^b_v_data_1_sel\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__0_n_3\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal \^in0_v_tvalid_int_regslice\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln840_10_reg_2934[1]_i_2\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \add_ln840_10_reg_2934[1]_i_4\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \add_ln840_12_reg_2939[1]_i_3\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \add_ln840_12_reg_2939[1]_i_5\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \add_ln840_12_reg_2939[1]_i_6\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \add_ln840_1_reg_2919[1]_i_2\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \add_ln840_1_reg_2919[1]_i_4\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \add_ln840_5_reg_2924[2]_i_2\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \add_ln840_5_reg_2924[2]_i_7\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \add_ln840_9_reg_2929[2]_i_2\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \add_ln840_9_reg_2929[2]_i_5\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \inputBuf_V_3_fu_230[0]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \inputBuf_V_3_fu_230[10]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \inputBuf_V_3_fu_230[11]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \inputBuf_V_3_fu_230[12]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \inputBuf_V_3_fu_230[14]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \inputBuf_V_3_fu_230[15]_i_2\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \inputBuf_V_3_fu_230[1]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \inputBuf_V_3_fu_230[2]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \inputBuf_V_3_fu_230[3]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \inputBuf_V_3_fu_230[4]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \inputBuf_V_3_fu_230[5]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \inputBuf_V_3_fu_230[6]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \inputBuf_V_3_fu_230[7]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \inputBuf_V_3_fu_230[8]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \inputBuf_V_3_fu_230[9]_i_1\ : label is "soft_lutpair338";
begin
  \B_V_data_1_payload_A_reg[13]_0\(0) <= \^b_v_data_1_payload_a_reg[13]_0\(0);
  \B_V_data_1_payload_B_reg[13]_0\(0) <= \^b_v_data_1_payload_b_reg[13]_0\(0);
  \B_V_data_1_payload_B_reg[15]_0\ <= \^b_v_data_1_payload_b_reg[15]_0\;
  \B_V_data_1_payload_B_reg[5]_1\ <= \^b_v_data_1_payload_b_reg[5]_1\;
  \B_V_data_1_payload_B_reg[6]_0\ <= \^b_v_data_1_payload_b_reg[6]_0\;
  B_V_data_1_sel <= \^b_v_data_1_sel\;
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  in0_V_TVALID_int_regslice <= \^in0_v_tvalid_int_regslice\;
\B_V_data_1_payload_A[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^in0_v_tvalid_int_regslice\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(10),
      Q => B_V_data_1_payload_A(10),
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(11),
      Q => B_V_data_1_payload_A(11),
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(12),
      Q => B_V_data_1_payload_A(12),
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(13),
      Q => \^b_v_data_1_payload_a_reg[13]_0\(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(14),
      Q => B_V_data_1_payload_A(14),
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(15),
      Q => B_V_data_1_payload_A(15),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(4),
      Q => B_V_data_1_payload_A(4),
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(5),
      Q => B_V_data_1_payload_A(5),
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(6),
      Q => B_V_data_1_payload_A(6),
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(7),
      Q => B_V_data_1_payload_A(7),
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(8),
      Q => B_V_data_1_payload_A(8),
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(9),
      Q => B_V_data_1_payload_A(9),
      R => '0'
    );
\B_V_data_1_payload_B[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^in0_v_tvalid_int_regslice\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(10),
      Q => B_V_data_1_payload_B(10),
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(11),
      Q => B_V_data_1_payload_B(11),
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(12),
      Q => B_V_data_1_payload_B(12),
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(13),
      Q => \^b_v_data_1_payload_b_reg[13]_0\(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(14),
      Q => B_V_data_1_payload_B(14),
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(15),
      Q => B_V_data_1_payload_B(15),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(4),
      Q => B_V_data_1_payload_B(4),
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(5),
      Q => B_V_data_1_payload_B(5),
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(6),
      Q => B_V_data_1_payload_B(6),
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(7),
      Q => B_V_data_1_payload_B(7),
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(8),
      Q => B_V_data_1_payload_B(8),
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(9),
      Q => B_V_data_1_payload_B(9),
      R => '0'
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_reg_0,
      Q => \^b_v_data_1_sel\,
      R => \^ap_rst_n_inv\
    );
\B_V_data_1_sel_wr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[1]_0\,
      I1 => in0_V_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__0_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__0_n_3\,
      Q => B_V_data_1_sel_wr,
      R => \^ap_rst_n_inv\
    );
\B_V_data_1_state[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA808A80AA80AA80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => in0_V_TVALID,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => \^in0_v_tvalid_int_regslice\,
      I4 => \B_V_data_1_state_reg[0]_0\,
      I5 => Q(0),
      O => \B_V_data_1_state[0]_i_1__1_n_3\
    );
\B_V_data_1_state[1]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_inv\
    );
\B_V_data_1_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5DFF5D5D"
    )
        port map (
      I0 => \^in0_v_tvalid_int_regslice\,
      I1 => Q(0),
      I2 => \B_V_data_1_state_reg[0]_0\,
      I3 => in0_V_TVALID,
      I4 => \^b_v_data_1_state_reg[1]_0\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__1_n_3\,
      Q => \^in0_v_tvalid_int_regslice\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => \^ap_rst_n_inv\
    );
\add_ln840_10_reg_2934[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(4),
      I3 => \add_ln840_60_reg_3029_reg[1]_2\,
      I4 => \add_ln840_58_reg_3024_reg[0]\,
      O => \B_V_data_1_payload_B_reg[4]_0\
    );
\add_ln840_10_reg_2934[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(3),
      I3 => \add_ln840_60_reg_3029_reg[1]_2\,
      I4 => \add_ln840_58_reg_3024_reg[0]_0\,
      O => \B_V_data_1_payload_B_reg[3]_0\
    );
\add_ln840_12_reg_2939[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[15]_0\,
      I1 => \add_ln840_12_reg_2939_reg[0]\,
      I2 => \add_ln840_12_reg_2939_reg[0]_0\,
      I3 => \^b_v_data_1_payload_b_reg[6]_0\,
      I4 => \^b_v_data_1_payload_b_reg[5]_1\,
      I5 => \add_ln840_12_reg_2939_reg[0]_1\,
      O => \B_V_data_1_payload_B_reg[15]_1\(0)
    );
\add_ln840_12_reg_2939[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => B_V_data_1_payload_B(15),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(15),
      I3 => \add_ln840_60_reg_3029_reg[1]_2\,
      I4 => \add_ln840_60_reg_3029_reg[1]_5\,
      O => \^b_v_data_1_payload_b_reg[15]_0\
    );
\add_ln840_12_reg_2939[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => B_V_data_1_payload_B(6),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(6),
      I3 => \add_ln840_60_reg_3029_reg[1]_2\,
      I4 => \add_ln840_60_reg_3029_reg[1]_3\,
      O => \^b_v_data_1_payload_b_reg[6]_0\
    );
\add_ln840_12_reg_2939[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => B_V_data_1_payload_B(5),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(5),
      I3 => \add_ln840_60_reg_3029_reg[1]_2\,
      I4 => \add_ln840_60_reg_3029_reg[1]_4\,
      O => \^b_v_data_1_payload_b_reg[5]_1\
    );
\add_ln840_1_reg_2919[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => B_V_data_1_payload_B(14),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(14),
      I3 => \add_ln840_60_reg_3029_reg[1]_2\,
      I4 => \add_ln840_49_reg_3009_reg[0]\,
      O => \B_V_data_1_payload_B_reg[14]_0\
    );
\add_ln840_1_reg_2919[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => B_V_data_1_payload_B(12),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(12),
      I3 => \add_ln840_60_reg_3029_reg[1]_2\,
      I4 => \add_ln840_49_reg_3009_reg[0]_0\,
      O => \B_V_data_1_payload_B_reg[12]_0\
    );
\add_ln840_28_reg_2969[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F99F90099009F99F"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[5]_1\,
      I1 => \add_ln840_28_reg_2969_reg[1]\,
      I2 => \add_ln840_28_reg_2969_reg[1]_0\,
      I3 => \^b_v_data_1_payload_b_reg[6]_0\,
      I4 => \add_ln840_28_reg_2969_reg[1]_1\,
      I5 => \^b_v_data_1_payload_b_reg[15]_0\,
      O => \B_V_data_1_payload_B_reg[5]_3\(0)
    );
\add_ln840_44_reg_2999[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F99F90099009F99F"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[5]_1\,
      I1 => \add_ln840_44_reg_2999_reg[1]\,
      I2 => \add_ln840_44_reg_2999_reg[1]_0\,
      I3 => \^b_v_data_1_payload_b_reg[6]_0\,
      I4 => \add_ln840_44_reg_2999_reg[1]_1\,
      I5 => \^b_v_data_1_payload_b_reg[15]_0\,
      O => \B_V_data_1_payload_B_reg[5]_2\(0)
    );
\add_ln840_5_reg_2924[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => B_V_data_1_payload_B(7),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(7),
      I3 => \add_ln840_60_reg_3029_reg[1]_2\,
      I4 => \add_ln840_53_reg_3014_reg[0]\,
      O => \B_V_data_1_payload_B_reg[7]_0\
    );
\add_ln840_5_reg_2924[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => B_V_data_1_payload_B(10),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(10),
      I3 => \add_ln840_60_reg_3029_reg[1]_2\,
      I4 => \add_ln840_53_reg_3014_reg[0]_0\,
      O => \B_V_data_1_payload_B_reg[10]_0\
    );
\add_ln840_60_reg_3029[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F99F90099009F99F"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[5]_1\,
      I1 => \add_ln840_60_reg_3029_reg[1]\,
      I2 => \add_ln840_60_reg_3029_reg[1]_0\,
      I3 => \^b_v_data_1_payload_b_reg[6]_0\,
      I4 => \add_ln840_60_reg_3029_reg[1]_1\,
      I5 => \^b_v_data_1_payload_b_reg[15]_0\,
      O => \B_V_data_1_payload_B_reg[5]_0\(0)
    );
\add_ln840_9_reg_2929[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(2),
      I3 => \add_ln840_60_reg_3029_reg[1]_2\,
      I4 => \add_ln840_57_reg_3019_reg[0]\,
      O => \B_V_data_1_payload_B_reg[2]_0\
    );
\add_ln840_9_reg_2929[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(1),
      I3 => \add_ln840_60_reg_3029_reg[1]_2\,
      I4 => \add_ln840_57_reg_3019_reg[0]_0\,
      O => \B_V_data_1_payload_B_reg[1]_0\
    );
\inputBuf_V_3_fu_230[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(0),
      O => \B_V_data_1_payload_B_reg[15]_2\(0)
    );
\inputBuf_V_3_fu_230[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(10),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(10),
      O => \B_V_data_1_payload_B_reg[15]_2\(10)
    );
\inputBuf_V_3_fu_230[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(11),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(11),
      O => \B_V_data_1_payload_B_reg[15]_2\(11)
    );
\inputBuf_V_3_fu_230[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(12),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(12),
      O => \B_V_data_1_payload_B_reg[15]_2\(12)
    );
\inputBuf_V_3_fu_230[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[13]_0\(0),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_a_reg[13]_0\(0),
      O => \B_V_data_1_payload_B_reg[15]_2\(13)
    );
\inputBuf_V_3_fu_230[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(14),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(14),
      O => \B_V_data_1_payload_B_reg[15]_2\(14)
    );
\inputBuf_V_3_fu_230[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(15),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(15),
      O => \B_V_data_1_payload_B_reg[15]_2\(15)
    );
\inputBuf_V_3_fu_230[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(1),
      O => \B_V_data_1_payload_B_reg[15]_2\(1)
    );
\inputBuf_V_3_fu_230[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(2),
      O => \B_V_data_1_payload_B_reg[15]_2\(2)
    );
\inputBuf_V_3_fu_230[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(3),
      O => \B_V_data_1_payload_B_reg[15]_2\(3)
    );
\inputBuf_V_3_fu_230[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(4),
      O => \B_V_data_1_payload_B_reg[15]_2\(4)
    );
\inputBuf_V_3_fu_230[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(5),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(5),
      O => \B_V_data_1_payload_B_reg[15]_2\(5)
    );
\inputBuf_V_3_fu_230[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(6),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(6),
      O => \B_V_data_1_payload_B_reg[15]_2\(6)
    );
\inputBuf_V_3_fu_230[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(7),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(7),
      O => \B_V_data_1_payload_B_reg[15]_2\(7)
    );
\inputBuf_V_3_fu_230[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(8),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(8),
      O => \B_V_data_1_payload_B_reg[15]_2\(8)
    );
\inputBuf_V_3_fu_230[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(9),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(9),
      O => \B_V_data_1_payload_B_reg[15]_2\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_StreamingDataflowPartition_1_0_MatrixVectorActivation_1_regslice_both__parameterized0\ is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    weights_V_TVALID_int_regslice : out STD_LOGIC;
    B_V_data_1_sel_rd_reg_0 : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[53]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[53]_1\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[54]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[63]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[37]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[37]_1\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[38]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[47]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[21]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[21]_1\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[22]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[31]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[15]_1\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[6]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[5]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[7]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[7]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[7]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[2]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[2]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[2]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[62]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[46]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[30]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[14]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[52]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[36]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[20]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    xor_ln1019_123_fu_2261_p2 : out STD_LOGIC;
    xor_ln1019_91_fu_1805_p2 : out STD_LOGIC;
    xor_ln1019_59_fu_1349_p2 : out STD_LOGIC;
    xor_ln1019_27_fu_877_p2 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    weights_V_TVALID : in STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln840_60_reg_3029_reg[0]\ : in STD_LOGIC;
    \add_ln840_60_reg_3029_reg[0]_0\ : in STD_LOGIC;
    \add_ln840_60_reg_3029_reg[0]_1\ : in STD_LOGIC;
    \add_ln840_53_reg_3014_reg[0]\ : in STD_LOGIC;
    \add_ln840_53_reg_3014_reg[0]_0\ : in STD_LOGIC;
    \add_ln840_53_reg_3014_reg[2]\ : in STD_LOGIC;
    \add_ln840_53_reg_3014_reg[2]_0\ : in STD_LOGIC;
    \add_ln840_53_reg_3014_reg[2]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln840_53_reg_3014_reg[2]_2\ : in STD_LOGIC;
    \add_ln840_57_reg_3019_reg[0]\ : in STD_LOGIC;
    \add_ln840_57_reg_3019_reg[0]_0\ : in STD_LOGIC;
    \add_ln840_57_reg_3019_reg[2]\ : in STD_LOGIC;
    \add_ln840_57_reg_3019_reg[2]_0\ : in STD_LOGIC;
    \add_ln840_49_reg_3009_reg[0]\ : in STD_LOGIC;
    \add_ln840_49_reg_3009_reg[0]_0\ : in STD_LOGIC;
    \add_ln840_58_reg_3024_reg[0]\ : in STD_LOGIC;
    \add_ln840_58_reg_3024_reg[0]_0\ : in STD_LOGIC;
    \xor_ln1019_123_reg_3004_reg[0]\ : in STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_StreamingDataflowPartition_1_0_MatrixVectorActivation_1_regslice_both__parameterized0\ : entity is "MatrixVectorActivation_1_regslice_both";
end \top_StreamingDataflowPartition_1_0_MatrixVectorActivation_1_regslice_both__parameterized0\;

architecture STRUCTURE of \top_StreamingDataflowPartition_1_0_MatrixVectorActivation_1_regslice_both__parameterized0\ is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[24]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[25]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[26]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[27]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[28]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[29]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[30]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[31]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[32]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[33]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[34]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[35]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[36]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[37]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[38]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[39]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[40]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[41]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[42]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[43]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[44]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[45]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[46]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[47]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[48]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[49]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[50]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[51]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[52]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[53]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[54]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[55]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[56]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[57]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[58]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[59]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[60]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[61]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[62]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[63]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[9]\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[15]_1\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[21]_1\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[22]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[31]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[37]_1\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[38]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[47]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[53]_1\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[54]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[5]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[63]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[6]_0\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[24]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[25]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[26]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[27]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[28]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[29]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[30]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[31]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[32]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[33]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[34]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[35]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[36]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[37]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[38]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[39]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[40]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[41]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[42]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[43]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[44]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[45]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[46]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[47]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[48]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[49]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[50]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[51]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[52]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[53]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[54]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[55]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[56]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[57]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[58]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[59]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[60]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[61]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[62]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[63]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[9]\ : STD_LOGIC;
  signal \^b_v_data_1_sel_rd_reg_0\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__1_n_3\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \add_ln840_10_reg_2934[1]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_17_reg_2949[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_1_reg_2919[1]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_21_reg_2954[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_21_reg_2954[2]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_21_reg_2954[2]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_21_reg_2954[2]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_2959[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_2959[2]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_2959[2]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_2959[2]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_26_reg_2964[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_33_reg_2979[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_37_reg_2984[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_37_reg_2984[2]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_37_reg_2984[2]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_37_reg_2984[2]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_41_reg_2989[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_41_reg_2989[2]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_41_reg_2989[2]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_41_reg_2989[2]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_42_reg_2994[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_49_reg_3009[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_53_reg_3014[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_53_reg_3014[2]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_53_reg_3014[2]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_53_reg_3014[2]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_57_reg_3019[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_57_reg_3019[2]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_57_reg_3019[2]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_57_reg_3019[2]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_58_reg_3024[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_5_reg_2924[2]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_5_reg_2924[2]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_5_reg_2924[2]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_5_reg_2924[2]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln840_9_reg_2929[2]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_9_reg_2929[2]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_9_reg_2929[2]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln840_9_reg_2929[2]_i_7_n_3\ : STD_LOGIC;
  signal \^weights_v_tvalid_int_regslice\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln840_10_reg_2934[1]_i_3\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \add_ln840_12_reg_2939[1]_i_2\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \add_ln840_12_reg_2939[1]_i_4\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \add_ln840_12_reg_2939[1]_i_7\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \add_ln840_17_reg_2949[1]_i_2\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \add_ln840_1_reg_2919[1]_i_3\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \add_ln840_21_reg_2954[2]_i_2\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \add_ln840_21_reg_2954[2]_i_5\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \add_ln840_25_reg_2959[2]_i_2\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \add_ln840_25_reg_2959[2]_i_3\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \add_ln840_26_reg_2964[1]_i_2\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \add_ln840_28_reg_2969[1]_i_2\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \add_ln840_28_reg_2969[1]_i_3\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \add_ln840_28_reg_2969[1]_i_4\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \add_ln840_33_reg_2979[1]_i_2\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \add_ln840_37_reg_2984[2]_i_2\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \add_ln840_37_reg_2984[2]_i_3\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \add_ln840_41_reg_2989[2]_i_2\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \add_ln840_41_reg_2989[2]_i_3\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \add_ln840_42_reg_2994[1]_i_2\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \add_ln840_44_reg_2999[1]_i_2\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \add_ln840_44_reg_2999[1]_i_3\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \add_ln840_44_reg_2999[1]_i_4\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \add_ln840_49_reg_3009[1]_i_2\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \add_ln840_53_reg_3014[2]_i_2\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \add_ln840_53_reg_3014[2]_i_5\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \add_ln840_57_reg_3019[2]_i_2\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \add_ln840_57_reg_3019[2]_i_3\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \add_ln840_58_reg_3024[1]_i_2\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \add_ln840_5_reg_2924[2]_i_3\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \add_ln840_5_reg_2924[2]_i_6\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \add_ln840_60_reg_3029[1]_i_2\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \add_ln840_60_reg_3029[1]_i_3\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \add_ln840_60_reg_3029[1]_i_4\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \add_ln840_9_reg_2929[2]_i_3\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \add_ln840_9_reg_2929[2]_i_4\ : label is "soft_lutpair344";
begin
  \B_V_data_1_payload_B_reg[15]_1\ <= \^b_v_data_1_payload_b_reg[15]_1\;
  \B_V_data_1_payload_B_reg[21]_1\ <= \^b_v_data_1_payload_b_reg[21]_1\;
  \B_V_data_1_payload_B_reg[22]_0\ <= \^b_v_data_1_payload_b_reg[22]_0\;
  \B_V_data_1_payload_B_reg[31]_0\ <= \^b_v_data_1_payload_b_reg[31]_0\;
  \B_V_data_1_payload_B_reg[37]_1\ <= \^b_v_data_1_payload_b_reg[37]_1\;
  \B_V_data_1_payload_B_reg[38]_0\ <= \^b_v_data_1_payload_b_reg[38]_0\;
  \B_V_data_1_payload_B_reg[47]_0\ <= \^b_v_data_1_payload_b_reg[47]_0\;
  \B_V_data_1_payload_B_reg[53]_1\ <= \^b_v_data_1_payload_b_reg[53]_1\;
  \B_V_data_1_payload_B_reg[54]_0\ <= \^b_v_data_1_payload_b_reg[54]_0\;
  \B_V_data_1_payload_B_reg[5]_0\ <= \^b_v_data_1_payload_b_reg[5]_0\;
  \B_V_data_1_payload_B_reg[63]_0\ <= \^b_v_data_1_payload_b_reg[63]_0\;
  \B_V_data_1_payload_B_reg[6]_0\ <= \^b_v_data_1_payload_b_reg[6]_0\;
  B_V_data_1_sel_rd_reg_0 <= \^b_v_data_1_sel_rd_reg_0\;
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  weights_V_TVALID_int_regslice <= \^weights_v_tvalid_int_regslice\;
\B_V_data_1_payload_A[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^weights_v_tvalid_int_regslice\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(0),
      Q => \B_V_data_1_payload_A_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(10),
      Q => \B_V_data_1_payload_A_reg_n_3_[10]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(11),
      Q => \B_V_data_1_payload_A_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(12),
      Q => \B_V_data_1_payload_A_reg_n_3_[12]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(13),
      Q => \B_V_data_1_payload_A_reg_n_3_[13]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(14),
      Q => \B_V_data_1_payload_A_reg_n_3_[14]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(15),
      Q => \B_V_data_1_payload_A_reg_n_3_[15]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(16),
      Q => \B_V_data_1_payload_A_reg_n_3_[16]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(17),
      Q => \B_V_data_1_payload_A_reg_n_3_[17]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(18),
      Q => \B_V_data_1_payload_A_reg_n_3_[18]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(19),
      Q => \B_V_data_1_payload_A_reg_n_3_[19]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(1),
      Q => \B_V_data_1_payload_A_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(20),
      Q => \B_V_data_1_payload_A_reg_n_3_[20]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(21),
      Q => \B_V_data_1_payload_A_reg_n_3_[21]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(22),
      Q => \B_V_data_1_payload_A_reg_n_3_[22]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(23),
      Q => \B_V_data_1_payload_A_reg_n_3_[23]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(24),
      Q => \B_V_data_1_payload_A_reg_n_3_[24]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(25),
      Q => \B_V_data_1_payload_A_reg_n_3_[25]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(26),
      Q => \B_V_data_1_payload_A_reg_n_3_[26]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(27),
      Q => \B_V_data_1_payload_A_reg_n_3_[27]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(28),
      Q => \B_V_data_1_payload_A_reg_n_3_[28]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(29),
      Q => \B_V_data_1_payload_A_reg_n_3_[29]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(2),
      Q => \B_V_data_1_payload_A_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(30),
      Q => \B_V_data_1_payload_A_reg_n_3_[30]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(31),
      Q => \B_V_data_1_payload_A_reg_n_3_[31]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(32),
      Q => \B_V_data_1_payload_A_reg_n_3_[32]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(33),
      Q => \B_V_data_1_payload_A_reg_n_3_[33]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(34),
      Q => \B_V_data_1_payload_A_reg_n_3_[34]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(35),
      Q => \B_V_data_1_payload_A_reg_n_3_[35]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(36),
      Q => \B_V_data_1_payload_A_reg_n_3_[36]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(37),
      Q => \B_V_data_1_payload_A_reg_n_3_[37]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(38),
      Q => \B_V_data_1_payload_A_reg_n_3_[38]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(39),
      Q => \B_V_data_1_payload_A_reg_n_3_[39]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(3),
      Q => \B_V_data_1_payload_A_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(40),
      Q => \B_V_data_1_payload_A_reg_n_3_[40]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(41),
      Q => \B_V_data_1_payload_A_reg_n_3_[41]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(42),
      Q => \B_V_data_1_payload_A_reg_n_3_[42]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(43),
      Q => \B_V_data_1_payload_A_reg_n_3_[43]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(44),
      Q => \B_V_data_1_payload_A_reg_n_3_[44]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(45),
      Q => \B_V_data_1_payload_A_reg_n_3_[45]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(46),
      Q => \B_V_data_1_payload_A_reg_n_3_[46]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(47),
      Q => \B_V_data_1_payload_A_reg_n_3_[47]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(48),
      Q => \B_V_data_1_payload_A_reg_n_3_[48]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(49),
      Q => \B_V_data_1_payload_A_reg_n_3_[49]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(4),
      Q => \B_V_data_1_payload_A_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(50),
      Q => \B_V_data_1_payload_A_reg_n_3_[50]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(51),
      Q => \B_V_data_1_payload_A_reg_n_3_[51]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(52),
      Q => \B_V_data_1_payload_A_reg_n_3_[52]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(53),
      Q => \B_V_data_1_payload_A_reg_n_3_[53]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(54),
      Q => \B_V_data_1_payload_A_reg_n_3_[54]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(55),
      Q => \B_V_data_1_payload_A_reg_n_3_[55]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(56),
      Q => \B_V_data_1_payload_A_reg_n_3_[56]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(57),
      Q => \B_V_data_1_payload_A_reg_n_3_[57]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(58),
      Q => \B_V_data_1_payload_A_reg_n_3_[58]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(59),
      Q => \B_V_data_1_payload_A_reg_n_3_[59]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(5),
      Q => \B_V_data_1_payload_A_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(60),
      Q => \B_V_data_1_payload_A_reg_n_3_[60]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(61),
      Q => \B_V_data_1_payload_A_reg_n_3_[61]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(62),
      Q => \B_V_data_1_payload_A_reg_n_3_[62]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(63),
      Q => \B_V_data_1_payload_A_reg_n_3_[63]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(6),
      Q => \B_V_data_1_payload_A_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(7),
      Q => \B_V_data_1_payload_A_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(8),
      Q => \B_V_data_1_payload_A_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(9),
      Q => \B_V_data_1_payload_A_reg_n_3_[9]\,
      R => '0'
    );
\B_V_data_1_payload_B[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^weights_v_tvalid_int_regslice\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(0),
      Q => \B_V_data_1_payload_B_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(10),
      Q => \B_V_data_1_payload_B_reg_n_3_[10]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(11),
      Q => \B_V_data_1_payload_B_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(12),
      Q => \B_V_data_1_payload_B_reg_n_3_[12]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(13),
      Q => \B_V_data_1_payload_B_reg_n_3_[13]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(14),
      Q => \B_V_data_1_payload_B_reg_n_3_[14]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(15),
      Q => \B_V_data_1_payload_B_reg_n_3_[15]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(16),
      Q => \B_V_data_1_payload_B_reg_n_3_[16]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(17),
      Q => \B_V_data_1_payload_B_reg_n_3_[17]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(18),
      Q => \B_V_data_1_payload_B_reg_n_3_[18]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(19),
      Q => \B_V_data_1_payload_B_reg_n_3_[19]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(1),
      Q => \B_V_data_1_payload_B_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(20),
      Q => \B_V_data_1_payload_B_reg_n_3_[20]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(21),
      Q => \B_V_data_1_payload_B_reg_n_3_[21]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(22),
      Q => \B_V_data_1_payload_B_reg_n_3_[22]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(23),
      Q => \B_V_data_1_payload_B_reg_n_3_[23]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(24),
      Q => \B_V_data_1_payload_B_reg_n_3_[24]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(25),
      Q => \B_V_data_1_payload_B_reg_n_3_[25]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(26),
      Q => \B_V_data_1_payload_B_reg_n_3_[26]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(27),
      Q => \B_V_data_1_payload_B_reg_n_3_[27]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(28),
      Q => \B_V_data_1_payload_B_reg_n_3_[28]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(29),
      Q => \B_V_data_1_payload_B_reg_n_3_[29]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(2),
      Q => \B_V_data_1_payload_B_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(30),
      Q => \B_V_data_1_payload_B_reg_n_3_[30]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(31),
      Q => \B_V_data_1_payload_B_reg_n_3_[31]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(32),
      Q => \B_V_data_1_payload_B_reg_n_3_[32]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(33),
      Q => \B_V_data_1_payload_B_reg_n_3_[33]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(34),
      Q => \B_V_data_1_payload_B_reg_n_3_[34]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(35),
      Q => \B_V_data_1_payload_B_reg_n_3_[35]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(36),
      Q => \B_V_data_1_payload_B_reg_n_3_[36]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(37),
      Q => \B_V_data_1_payload_B_reg_n_3_[37]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(38),
      Q => \B_V_data_1_payload_B_reg_n_3_[38]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(39),
      Q => \B_V_data_1_payload_B_reg_n_3_[39]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(3),
      Q => \B_V_data_1_payload_B_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(40),
      Q => \B_V_data_1_payload_B_reg_n_3_[40]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(41),
      Q => \B_V_data_1_payload_B_reg_n_3_[41]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(42),
      Q => \B_V_data_1_payload_B_reg_n_3_[42]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(43),
      Q => \B_V_data_1_payload_B_reg_n_3_[43]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(44),
      Q => \B_V_data_1_payload_B_reg_n_3_[44]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(45),
      Q => \B_V_data_1_payload_B_reg_n_3_[45]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(46),
      Q => \B_V_data_1_payload_B_reg_n_3_[46]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(47),
      Q => \B_V_data_1_payload_B_reg_n_3_[47]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(48),
      Q => \B_V_data_1_payload_B_reg_n_3_[48]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(49),
      Q => \B_V_data_1_payload_B_reg_n_3_[49]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(4),
      Q => \B_V_data_1_payload_B_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(50),
      Q => \B_V_data_1_payload_B_reg_n_3_[50]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(51),
      Q => \B_V_data_1_payload_B_reg_n_3_[51]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(52),
      Q => \B_V_data_1_payload_B_reg_n_3_[52]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(53),
      Q => \B_V_data_1_payload_B_reg_n_3_[53]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(54),
      Q => \B_V_data_1_payload_B_reg_n_3_[54]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(55),
      Q => \B_V_data_1_payload_B_reg_n_3_[55]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(56),
      Q => \B_V_data_1_payload_B_reg_n_3_[56]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(57),
      Q => \B_V_data_1_payload_B_reg_n_3_[57]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(58),
      Q => \B_V_data_1_payload_B_reg_n_3_[58]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(59),
      Q => \B_V_data_1_payload_B_reg_n_3_[59]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(5),
      Q => \B_V_data_1_payload_B_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(60),
      Q => \B_V_data_1_payload_B_reg_n_3_[60]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(61),
      Q => \B_V_data_1_payload_B_reg_n_3_[61]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(62),
      Q => \B_V_data_1_payload_B_reg_n_3_[62]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(63),
      Q => \B_V_data_1_payload_B_reg_n_3_[63]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(6),
      Q => \B_V_data_1_payload_B_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(7),
      Q => \B_V_data_1_payload_B_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(8),
      Q => \B_V_data_1_payload_B_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(9),
      Q => \B_V_data_1_payload_B_reg_n_3_[9]\,
      R => '0'
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_reg_1,
      Q => \^b_v_data_1_sel_rd_reg_0\,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[1]_0\,
      I1 => weights_V_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__1_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__1_n_3\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA808A80AA80AA80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => weights_V_TVALID,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => \^weights_v_tvalid_int_regslice\,
      I4 => \B_V_data_1_state_reg[0]_0\,
      I5 => Q(0),
      O => \B_V_data_1_state[0]_i_1__0_n_3\
    );
\B_V_data_1_state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5DFF5D5D"
    )
        port map (
      I0 => \^weights_v_tvalid_int_regslice\,
      I1 => Q(0),
      I2 => \B_V_data_1_state_reg[0]_0\,
      I3 => weights_V_TVALID,
      I4 => \^b_v_data_1_state_reg[1]_0\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__0_n_3\,
      Q => \^weights_v_tvalid_int_regslice\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => ap_rst_n_inv
    );
\add_ln840_10_reg_2934[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8B847B84747B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[4]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[4]\,
      I3 => \add_ln840_58_reg_3024_reg[0]\,
      I4 => \add_ln840_10_reg_2934[1]_i_3_n_3\,
      I5 => \add_ln840_58_reg_3024_reg[0]_0\,
      O => \B_V_data_1_payload_B_reg[4]_0\(0)
    );
\add_ln840_10_reg_2934[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[4]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[4]\,
      I3 => \add_ln840_58_reg_3024_reg[0]\,
      I4 => \add_ln840_10_reg_2934[1]_i_3_n_3\,
      I5 => \add_ln840_58_reg_3024_reg[0]_0\,
      O => \B_V_data_1_payload_B_reg[4]_0\(1)
    );
\add_ln840_10_reg_2934[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[3]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[3]\,
      O => \add_ln840_10_reg_2934[1]_i_3_n_3\
    );
\add_ln840_12_reg_2939[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F99F90099009F99F"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[15]_1\,
      I1 => \add_ln840_60_reg_3029_reg[0]_1\,
      I2 => \^b_v_data_1_payload_b_reg[6]_0\,
      I3 => \add_ln840_60_reg_3029_reg[0]_0\,
      I4 => \add_ln840_60_reg_3029_reg[0]\,
      I5 => \^b_v_data_1_payload_b_reg[5]_0\,
      O => \B_V_data_1_payload_B_reg[15]_0\(0)
    );
\add_ln840_12_reg_2939[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[15]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[15]\,
      O => \^b_v_data_1_payload_b_reg[15]_1\
    );
\add_ln840_12_reg_2939[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[6]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[6]\,
      O => \^b_v_data_1_payload_b_reg[6]_0\
    );
\add_ln840_12_reg_2939[1]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[5]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[5]\,
      O => \^b_v_data_1_payload_b_reg[5]_0\
    );
\add_ln840_17_reg_2949[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8B847B84747B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[30]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[30]\,
      I3 => \add_ln840_49_reg_3009_reg[0]\,
      I4 => \add_ln840_17_reg_2949[1]_i_2_n_3\,
      I5 => \add_ln840_49_reg_3009_reg[0]_0\,
      O => \B_V_data_1_payload_B_reg[30]_0\(0)
    );
\add_ln840_17_reg_2949[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[30]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[30]\,
      I3 => \add_ln840_49_reg_3009_reg[0]\,
      I4 => \add_ln840_17_reg_2949[1]_i_2_n_3\,
      I5 => \add_ln840_49_reg_3009_reg[0]_0\,
      O => \B_V_data_1_payload_B_reg[30]_0\(1)
    );
\add_ln840_17_reg_2949[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[28]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[28]\,
      O => \add_ln840_17_reg_2949[1]_i_2_n_3\
    );
\add_ln840_1_reg_2919[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8B847B84747B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[14]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[14]\,
      I3 => \add_ln840_49_reg_3009_reg[0]\,
      I4 => \add_ln840_1_reg_2919[1]_i_3_n_3\,
      I5 => \add_ln840_49_reg_3009_reg[0]_0\,
      O => \B_V_data_1_payload_B_reg[14]_0\(0)
    );
\add_ln840_1_reg_2919[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[14]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[14]\,
      I3 => \add_ln840_49_reg_3009_reg[0]\,
      I4 => \add_ln840_1_reg_2919[1]_i_3_n_3\,
      I5 => \add_ln840_49_reg_3009_reg[0]_0\,
      O => \B_V_data_1_payload_B_reg[14]_0\(1)
    );
\add_ln840_1_reg_2919[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[12]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[12]\,
      O => \add_ln840_1_reg_2919[1]_i_3_n_3\
    );
\add_ln840_21_reg_2954[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln840_53_reg_3014_reg[0]\,
      I1 => \add_ln840_21_reg_2954[2]_i_5_n_3\,
      I2 => \add_ln840_21_reg_2954[2]_i_4_n_3\,
      I3 => \add_ln840_21_reg_2954[2]_i_3_n_3\,
      I4 => \add_ln840_21_reg_2954[2]_i_2_n_3\,
      I5 => \add_ln840_53_reg_3014_reg[0]_0\,
      O => \B_V_data_1_payload_B_reg[7]_2\(0)
    );
\add_ln840_21_reg_2954[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9FF6099F099F9FF6"
    )
        port map (
      I0 => \add_ln840_53_reg_3014_reg[0]_0\,
      I1 => \add_ln840_21_reg_2954[2]_i_2_n_3\,
      I2 => \add_ln840_21_reg_2954[2]_i_3_n_3\,
      I3 => \add_ln840_21_reg_2954[2]_i_4_n_3\,
      I4 => \add_ln840_21_reg_2954[2]_i_5_n_3\,
      I5 => \add_ln840_53_reg_3014_reg[0]\,
      O => \B_V_data_1_payload_B_reg[7]_2\(1)
    );
\add_ln840_21_reg_2954[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0009000000000009"
    )
        port map (
      I0 => \add_ln840_53_reg_3014_reg[0]_0\,
      I1 => \add_ln840_21_reg_2954[2]_i_2_n_3\,
      I2 => \add_ln840_21_reg_2954[2]_i_3_n_3\,
      I3 => \add_ln840_21_reg_2954[2]_i_4_n_3\,
      I4 => \add_ln840_21_reg_2954[2]_i_5_n_3\,
      I5 => \add_ln840_53_reg_3014_reg[0]\,
      O => \B_V_data_1_payload_B_reg[7]_2\(2)
    );
\add_ln840_21_reg_2954[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[23]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[23]\,
      O => \add_ln840_21_reg_2954[2]_i_2_n_3\
    );
\add_ln840_21_reg_2954[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \add_ln840_53_reg_3014_reg[2]_2\,
      I1 => \add_ln840_53_reg_3014_reg[2]_0\,
      I2 => \add_ln840_53_reg_3014_reg[2]_1\(3),
      I3 => \B_V_data_1_payload_A_reg_n_3_[27]\,
      I4 => \^b_v_data_1_sel_rd_reg_0\,
      I5 => \B_V_data_1_payload_B_reg_n_3_[27]\,
      O => \add_ln840_21_reg_2954[2]_i_3_n_3\
    );
\add_ln840_21_reg_2954[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \add_ln840_53_reg_3014_reg[2]\,
      I1 => \add_ln840_53_reg_3014_reg[2]_0\,
      I2 => \add_ln840_53_reg_3014_reg[2]_1\(1),
      I3 => \B_V_data_1_payload_A_reg_n_3_[24]\,
      I4 => \^b_v_data_1_sel_rd_reg_0\,
      I5 => \B_V_data_1_payload_B_reg_n_3_[24]\,
      O => \add_ln840_21_reg_2954[2]_i_4_n_3\
    );
\add_ln840_21_reg_2954[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[26]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[26]\,
      O => \add_ln840_21_reg_2954[2]_i_5_n_3\
    );
\add_ln840_25_reg_2959[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln840_57_reg_3019_reg[0]\,
      I1 => \add_ln840_25_reg_2959[2]_i_3_n_3\,
      I2 => \add_ln840_25_reg_2959[2]_i_5_n_3\,
      I3 => \add_ln840_25_reg_2959[2]_i_4_n_3\,
      I4 => \add_ln840_25_reg_2959[2]_i_2_n_3\,
      I5 => \add_ln840_57_reg_3019_reg[0]_0\,
      O => \B_V_data_1_payload_B_reg[2]_2\(0)
    );
\add_ln840_25_reg_2959[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009F99FF99F6FF6"
    )
        port map (
      I0 => \add_ln840_57_reg_3019_reg[0]_0\,
      I1 => \add_ln840_25_reg_2959[2]_i_2_n_3\,
      I2 => \add_ln840_25_reg_2959[2]_i_3_n_3\,
      I3 => \add_ln840_57_reg_3019_reg[0]\,
      I4 => \add_ln840_25_reg_2959[2]_i_4_n_3\,
      I5 => \add_ln840_25_reg_2959[2]_i_5_n_3\,
      O => \B_V_data_1_payload_B_reg[2]_2\(1)
    );
\add_ln840_25_reg_2959[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \add_ln840_57_reg_3019_reg[0]_0\,
      I1 => \add_ln840_25_reg_2959[2]_i_2_n_3\,
      I2 => \add_ln840_25_reg_2959[2]_i_3_n_3\,
      I3 => \add_ln840_57_reg_3019_reg[0]\,
      I4 => \add_ln840_25_reg_2959[2]_i_4_n_3\,
      I5 => \add_ln840_25_reg_2959[2]_i_5_n_3\,
      O => \B_V_data_1_payload_B_reg[2]_2\(2)
    );
\add_ln840_25_reg_2959[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[18]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[18]\,
      O => \add_ln840_25_reg_2959[2]_i_2_n_3\
    );
\add_ln840_25_reg_2959[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[17]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[17]\,
      O => \add_ln840_25_reg_2959[2]_i_3_n_3\
    );
\add_ln840_25_reg_2959[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \add_ln840_57_reg_3019_reg[2]_0\,
      I1 => \add_ln840_53_reg_3014_reg[2]_0\,
      I2 => \add_ln840_53_reg_3014_reg[2]_1\(2),
      I3 => \B_V_data_1_payload_A_reg_n_3_[25]\,
      I4 => \^b_v_data_1_sel_rd_reg_0\,
      I5 => \B_V_data_1_payload_B_reg_n_3_[25]\,
      O => \add_ln840_25_reg_2959[2]_i_4_n_3\
    );
\add_ln840_25_reg_2959[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \add_ln840_57_reg_3019_reg[2]\,
      I1 => \add_ln840_53_reg_3014_reg[2]_0\,
      I2 => \add_ln840_53_reg_3014_reg[2]_1\(0),
      I3 => \B_V_data_1_payload_A_reg_n_3_[16]\,
      I4 => \^b_v_data_1_sel_rd_reg_0\,
      I5 => \B_V_data_1_payload_B_reg_n_3_[16]\,
      O => \add_ln840_25_reg_2959[2]_i_5_n_3\
    );
\add_ln840_26_reg_2964[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8B847B84747B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[20]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[20]\,
      I3 => \add_ln840_58_reg_3024_reg[0]\,
      I4 => \add_ln840_26_reg_2964[1]_i_2_n_3\,
      I5 => \add_ln840_58_reg_3024_reg[0]_0\,
      O => \B_V_data_1_payload_B_reg[20]_0\(0)
    );
\add_ln840_26_reg_2964[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[20]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[20]\,
      I3 => \add_ln840_58_reg_3024_reg[0]\,
      I4 => \add_ln840_26_reg_2964[1]_i_2_n_3\,
      I5 => \add_ln840_58_reg_3024_reg[0]_0\,
      O => \B_V_data_1_payload_B_reg[20]_0\(1)
    );
\add_ln840_26_reg_2964[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[19]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[19]\,
      O => \add_ln840_26_reg_2964[1]_i_2_n_3\
    );
\add_ln840_28_reg_2969[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[21]_1\,
      I1 => \add_ln840_60_reg_3029_reg[0]\,
      I2 => \^b_v_data_1_payload_b_reg[22]_0\,
      I3 => \add_ln840_60_reg_3029_reg[0]_0\,
      I4 => \^b_v_data_1_payload_b_reg[31]_0\,
      I5 => \add_ln840_60_reg_3029_reg[0]_1\,
      O => \B_V_data_1_payload_B_reg[21]_0\(0)
    );
\add_ln840_28_reg_2969[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[21]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[21]\,
      O => \^b_v_data_1_payload_b_reg[21]_1\
    );
\add_ln840_28_reg_2969[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[22]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[22]\,
      O => \^b_v_data_1_payload_b_reg[22]_0\
    );
\add_ln840_28_reg_2969[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[31]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[31]\,
      O => \^b_v_data_1_payload_b_reg[31]_0\
    );
\add_ln840_33_reg_2979[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8B847B84747B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[46]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[46]\,
      I3 => \add_ln840_49_reg_3009_reg[0]\,
      I4 => \add_ln840_33_reg_2979[1]_i_2_n_3\,
      I5 => \add_ln840_49_reg_3009_reg[0]_0\,
      O => \B_V_data_1_payload_B_reg[46]_0\(0)
    );
\add_ln840_33_reg_2979[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[46]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[46]\,
      I3 => \add_ln840_49_reg_3009_reg[0]\,
      I4 => \add_ln840_33_reg_2979[1]_i_2_n_3\,
      I5 => \add_ln840_49_reg_3009_reg[0]_0\,
      O => \B_V_data_1_payload_B_reg[46]_0\(1)
    );
\add_ln840_33_reg_2979[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[44]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[44]\,
      O => \add_ln840_33_reg_2979[1]_i_2_n_3\
    );
\add_ln840_37_reg_2984[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln840_37_reg_2984[2]_i_5_n_3\,
      I1 => \add_ln840_37_reg_2984[2]_i_4_n_3\,
      I2 => \add_ln840_53_reg_3014_reg[0]\,
      I3 => \add_ln840_37_reg_2984[2]_i_3_n_3\,
      I4 => \add_ln840_37_reg_2984[2]_i_2_n_3\,
      I5 => \add_ln840_53_reg_3014_reg[0]_0\,
      O => \B_V_data_1_payload_B_reg[7]_1\(0)
    );
\add_ln840_37_reg_2984[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009F99FF99F6FF6"
    )
        port map (
      I0 => \add_ln840_53_reg_3014_reg[0]_0\,
      I1 => \add_ln840_37_reg_2984[2]_i_2_n_3\,
      I2 => \add_ln840_37_reg_2984[2]_i_3_n_3\,
      I3 => \add_ln840_53_reg_3014_reg[0]\,
      I4 => \add_ln840_37_reg_2984[2]_i_4_n_3\,
      I5 => \add_ln840_37_reg_2984[2]_i_5_n_3\,
      O => \B_V_data_1_payload_B_reg[7]_1\(1)
    );
\add_ln840_37_reg_2984[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \add_ln840_53_reg_3014_reg[0]_0\,
      I1 => \add_ln840_37_reg_2984[2]_i_2_n_3\,
      I2 => \add_ln840_37_reg_2984[2]_i_3_n_3\,
      I3 => \add_ln840_53_reg_3014_reg[0]\,
      I4 => \add_ln840_37_reg_2984[2]_i_4_n_3\,
      I5 => \add_ln840_37_reg_2984[2]_i_5_n_3\,
      O => \B_V_data_1_payload_B_reg[7]_1\(2)
    );
\add_ln840_37_reg_2984[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[39]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[39]\,
      O => \add_ln840_37_reg_2984[2]_i_2_n_3\
    );
\add_ln840_37_reg_2984[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[42]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[42]\,
      O => \add_ln840_37_reg_2984[2]_i_3_n_3\
    );
\add_ln840_37_reg_2984[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \add_ln840_53_reg_3014_reg[2]\,
      I1 => \add_ln840_53_reg_3014_reg[2]_0\,
      I2 => \add_ln840_53_reg_3014_reg[2]_1\(1),
      I3 => \B_V_data_1_payload_A_reg_n_3_[40]\,
      I4 => \^b_v_data_1_sel_rd_reg_0\,
      I5 => \B_V_data_1_payload_B_reg_n_3_[40]\,
      O => \add_ln840_37_reg_2984[2]_i_4_n_3\
    );
\add_ln840_37_reg_2984[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \add_ln840_53_reg_3014_reg[2]_2\,
      I1 => \add_ln840_53_reg_3014_reg[2]_0\,
      I2 => \add_ln840_53_reg_3014_reg[2]_1\(3),
      I3 => \B_V_data_1_payload_A_reg_n_3_[43]\,
      I4 => \^b_v_data_1_sel_rd_reg_0\,
      I5 => \B_V_data_1_payload_B_reg_n_3_[43]\,
      O => \add_ln840_37_reg_2984[2]_i_5_n_3\
    );
\add_ln840_41_reg_2989[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln840_41_reg_2989[2]_i_5_n_3\,
      I1 => \add_ln840_41_reg_2989[2]_i_4_n_3\,
      I2 => \add_ln840_57_reg_3019_reg[0]\,
      I3 => \add_ln840_41_reg_2989[2]_i_3_n_3\,
      I4 => \add_ln840_41_reg_2989[2]_i_2_n_3\,
      I5 => \add_ln840_57_reg_3019_reg[0]_0\,
      O => \B_V_data_1_payload_B_reg[2]_1\(0)
    );
\add_ln840_41_reg_2989[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009F99FF99F6FF6"
    )
        port map (
      I0 => \add_ln840_57_reg_3019_reg[0]_0\,
      I1 => \add_ln840_41_reg_2989[2]_i_2_n_3\,
      I2 => \add_ln840_41_reg_2989[2]_i_3_n_3\,
      I3 => \add_ln840_57_reg_3019_reg[0]\,
      I4 => \add_ln840_41_reg_2989[2]_i_4_n_3\,
      I5 => \add_ln840_41_reg_2989[2]_i_5_n_3\,
      O => \B_V_data_1_payload_B_reg[2]_1\(1)
    );
\add_ln840_41_reg_2989[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \add_ln840_57_reg_3019_reg[0]_0\,
      I1 => \add_ln840_41_reg_2989[2]_i_2_n_3\,
      I2 => \add_ln840_41_reg_2989[2]_i_3_n_3\,
      I3 => \add_ln840_57_reg_3019_reg[0]\,
      I4 => \add_ln840_41_reg_2989[2]_i_4_n_3\,
      I5 => \add_ln840_41_reg_2989[2]_i_5_n_3\,
      O => \B_V_data_1_payload_B_reg[2]_1\(2)
    );
\add_ln840_41_reg_2989[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[34]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[34]\,
      O => \add_ln840_41_reg_2989[2]_i_2_n_3\
    );
\add_ln840_41_reg_2989[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[33]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[33]\,
      O => \add_ln840_41_reg_2989[2]_i_3_n_3\
    );
\add_ln840_41_reg_2989[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \add_ln840_57_reg_3019_reg[2]\,
      I1 => \add_ln840_53_reg_3014_reg[2]_0\,
      I2 => \add_ln840_53_reg_3014_reg[2]_1\(0),
      I3 => \B_V_data_1_payload_A_reg_n_3_[32]\,
      I4 => \^b_v_data_1_sel_rd_reg_0\,
      I5 => \B_V_data_1_payload_B_reg_n_3_[32]\,
      O => \add_ln840_41_reg_2989[2]_i_4_n_3\
    );
\add_ln840_41_reg_2989[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \add_ln840_57_reg_3019_reg[2]_0\,
      I1 => \add_ln840_53_reg_3014_reg[2]_0\,
      I2 => \add_ln840_53_reg_3014_reg[2]_1\(2),
      I3 => \B_V_data_1_payload_A_reg_n_3_[41]\,
      I4 => \^b_v_data_1_sel_rd_reg_0\,
      I5 => \B_V_data_1_payload_B_reg_n_3_[41]\,
      O => \add_ln840_41_reg_2989[2]_i_5_n_3\
    );
\add_ln840_42_reg_2994[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8B847B84747B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[36]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[36]\,
      I3 => \add_ln840_58_reg_3024_reg[0]\,
      I4 => \add_ln840_42_reg_2994[1]_i_2_n_3\,
      I5 => \add_ln840_58_reg_3024_reg[0]_0\,
      O => \B_V_data_1_payload_B_reg[36]_0\(0)
    );
\add_ln840_42_reg_2994[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[36]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[36]\,
      I3 => \add_ln840_58_reg_3024_reg[0]\,
      I4 => \add_ln840_42_reg_2994[1]_i_2_n_3\,
      I5 => \add_ln840_58_reg_3024_reg[0]_0\,
      O => \B_V_data_1_payload_B_reg[36]_0\(1)
    );
\add_ln840_42_reg_2994[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[35]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[35]\,
      O => \add_ln840_42_reg_2994[1]_i_2_n_3\
    );
\add_ln840_44_reg_2999[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[37]_1\,
      I1 => \add_ln840_60_reg_3029_reg[0]\,
      I2 => \^b_v_data_1_payload_b_reg[38]_0\,
      I3 => \add_ln840_60_reg_3029_reg[0]_0\,
      I4 => \^b_v_data_1_payload_b_reg[47]_0\,
      I5 => \add_ln840_60_reg_3029_reg[0]_1\,
      O => \B_V_data_1_payload_B_reg[37]_0\(0)
    );
\add_ln840_44_reg_2999[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[37]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[37]\,
      O => \^b_v_data_1_payload_b_reg[37]_1\
    );
\add_ln840_44_reg_2999[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[38]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[38]\,
      O => \^b_v_data_1_payload_b_reg[38]_0\
    );
\add_ln840_44_reg_2999[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[47]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[47]\,
      O => \^b_v_data_1_payload_b_reg[47]_0\
    );
\add_ln840_49_reg_3009[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8B847B84747B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[62]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[62]\,
      I3 => \add_ln840_49_reg_3009_reg[0]\,
      I4 => \add_ln840_49_reg_3009[1]_i_2_n_3\,
      I5 => \add_ln840_49_reg_3009_reg[0]_0\,
      O => \B_V_data_1_payload_B_reg[62]_0\(0)
    );
\add_ln840_49_reg_3009[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[62]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[62]\,
      I3 => \add_ln840_49_reg_3009_reg[0]\,
      I4 => \add_ln840_49_reg_3009[1]_i_2_n_3\,
      I5 => \add_ln840_49_reg_3009_reg[0]_0\,
      O => \B_V_data_1_payload_B_reg[62]_0\(1)
    );
\add_ln840_49_reg_3009[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[60]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[60]\,
      O => \add_ln840_49_reg_3009[1]_i_2_n_3\
    );
\add_ln840_53_reg_3014[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln840_53_reg_3014_reg[0]\,
      I1 => \add_ln840_53_reg_3014[2]_i_5_n_3\,
      I2 => \add_ln840_53_reg_3014[2]_i_4_n_3\,
      I3 => \add_ln840_53_reg_3014[2]_i_3_n_3\,
      I4 => \add_ln840_53_reg_3014[2]_i_2_n_3\,
      I5 => \add_ln840_53_reg_3014_reg[0]_0\,
      O => \B_V_data_1_payload_B_reg[7]_0\(0)
    );
\add_ln840_53_reg_3014[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9FF6099F099F9FF6"
    )
        port map (
      I0 => \add_ln840_53_reg_3014_reg[0]_0\,
      I1 => \add_ln840_53_reg_3014[2]_i_2_n_3\,
      I2 => \add_ln840_53_reg_3014[2]_i_3_n_3\,
      I3 => \add_ln840_53_reg_3014[2]_i_4_n_3\,
      I4 => \add_ln840_53_reg_3014[2]_i_5_n_3\,
      I5 => \add_ln840_53_reg_3014_reg[0]\,
      O => \B_V_data_1_payload_B_reg[7]_0\(1)
    );
\add_ln840_53_reg_3014[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0009000000000009"
    )
        port map (
      I0 => \add_ln840_53_reg_3014_reg[0]_0\,
      I1 => \add_ln840_53_reg_3014[2]_i_2_n_3\,
      I2 => \add_ln840_53_reg_3014[2]_i_3_n_3\,
      I3 => \add_ln840_53_reg_3014[2]_i_4_n_3\,
      I4 => \add_ln840_53_reg_3014[2]_i_5_n_3\,
      I5 => \add_ln840_53_reg_3014_reg[0]\,
      O => \B_V_data_1_payload_B_reg[7]_0\(2)
    );
\add_ln840_53_reg_3014[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[55]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[55]\,
      O => \add_ln840_53_reg_3014[2]_i_2_n_3\
    );
\add_ln840_53_reg_3014[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \add_ln840_53_reg_3014_reg[2]_2\,
      I1 => \add_ln840_53_reg_3014_reg[2]_0\,
      I2 => \add_ln840_53_reg_3014_reg[2]_1\(3),
      I3 => \B_V_data_1_payload_A_reg_n_3_[59]\,
      I4 => \^b_v_data_1_sel_rd_reg_0\,
      I5 => \B_V_data_1_payload_B_reg_n_3_[59]\,
      O => \add_ln840_53_reg_3014[2]_i_3_n_3\
    );
\add_ln840_53_reg_3014[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \add_ln840_53_reg_3014_reg[2]\,
      I1 => \add_ln840_53_reg_3014_reg[2]_0\,
      I2 => \add_ln840_53_reg_3014_reg[2]_1\(1),
      I3 => \B_V_data_1_payload_A_reg_n_3_[56]\,
      I4 => \^b_v_data_1_sel_rd_reg_0\,
      I5 => \B_V_data_1_payload_B_reg_n_3_[56]\,
      O => \add_ln840_53_reg_3014[2]_i_4_n_3\
    );
\add_ln840_53_reg_3014[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[58]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[58]\,
      O => \add_ln840_53_reg_3014[2]_i_5_n_3\
    );
\add_ln840_57_reg_3019[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln840_57_reg_3019[2]_i_5_n_3\,
      I1 => \add_ln840_57_reg_3019[2]_i_4_n_3\,
      I2 => \add_ln840_57_reg_3019_reg[0]\,
      I3 => \add_ln840_57_reg_3019[2]_i_3_n_3\,
      I4 => \add_ln840_57_reg_3019[2]_i_2_n_3\,
      I5 => \add_ln840_57_reg_3019_reg[0]_0\,
      O => \B_V_data_1_payload_B_reg[2]_0\(0)
    );
\add_ln840_57_reg_3019[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009F99FF99F6FF6"
    )
        port map (
      I0 => \add_ln840_57_reg_3019_reg[0]_0\,
      I1 => \add_ln840_57_reg_3019[2]_i_2_n_3\,
      I2 => \add_ln840_57_reg_3019[2]_i_3_n_3\,
      I3 => \add_ln840_57_reg_3019_reg[0]\,
      I4 => \add_ln840_57_reg_3019[2]_i_4_n_3\,
      I5 => \add_ln840_57_reg_3019[2]_i_5_n_3\,
      O => \B_V_data_1_payload_B_reg[2]_0\(1)
    );
\add_ln840_57_reg_3019[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \add_ln840_57_reg_3019_reg[0]_0\,
      I1 => \add_ln840_57_reg_3019[2]_i_2_n_3\,
      I2 => \add_ln840_57_reg_3019[2]_i_3_n_3\,
      I3 => \add_ln840_57_reg_3019_reg[0]\,
      I4 => \add_ln840_57_reg_3019[2]_i_4_n_3\,
      I5 => \add_ln840_57_reg_3019[2]_i_5_n_3\,
      O => \B_V_data_1_payload_B_reg[2]_0\(2)
    );
\add_ln840_57_reg_3019[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[50]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[50]\,
      O => \add_ln840_57_reg_3019[2]_i_2_n_3\
    );
\add_ln840_57_reg_3019[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[49]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[49]\,
      O => \add_ln840_57_reg_3019[2]_i_3_n_3\
    );
\add_ln840_57_reg_3019[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \add_ln840_57_reg_3019_reg[2]\,
      I1 => \add_ln840_53_reg_3014_reg[2]_0\,
      I2 => \add_ln840_53_reg_3014_reg[2]_1\(0),
      I3 => \B_V_data_1_payload_A_reg_n_3_[48]\,
      I4 => \^b_v_data_1_sel_rd_reg_0\,
      I5 => \B_V_data_1_payload_B_reg_n_3_[48]\,
      O => \add_ln840_57_reg_3019[2]_i_4_n_3\
    );
\add_ln840_57_reg_3019[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \add_ln840_57_reg_3019_reg[2]_0\,
      I1 => \add_ln840_53_reg_3014_reg[2]_0\,
      I2 => \add_ln840_53_reg_3014_reg[2]_1\(2),
      I3 => \B_V_data_1_payload_A_reg_n_3_[57]\,
      I4 => \^b_v_data_1_sel_rd_reg_0\,
      I5 => \B_V_data_1_payload_B_reg_n_3_[57]\,
      O => \add_ln840_57_reg_3019[2]_i_5_n_3\
    );
\add_ln840_58_reg_3024[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8B847B84747B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[52]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[52]\,
      I3 => \add_ln840_58_reg_3024_reg[0]\,
      I4 => \add_ln840_58_reg_3024[1]_i_2_n_3\,
      I5 => \add_ln840_58_reg_3024_reg[0]_0\,
      O => \B_V_data_1_payload_B_reg[52]_0\(0)
    );
\add_ln840_58_reg_3024[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[52]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[52]\,
      I3 => \add_ln840_58_reg_3024_reg[0]\,
      I4 => \add_ln840_58_reg_3024[1]_i_2_n_3\,
      I5 => \add_ln840_58_reg_3024_reg[0]_0\,
      O => \B_V_data_1_payload_B_reg[52]_0\(1)
    );
\add_ln840_58_reg_3024[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[51]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[51]\,
      O => \add_ln840_58_reg_3024[1]_i_2_n_3\
    );
\add_ln840_5_reg_2924[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln840_53_reg_3014_reg[0]\,
      I1 => \add_ln840_5_reg_2924[2]_i_6_n_3\,
      I2 => \add_ln840_5_reg_2924[2]_i_5_n_3\,
      I3 => \add_ln840_5_reg_2924[2]_i_4_n_3\,
      I4 => \add_ln840_5_reg_2924[2]_i_3_n_3\,
      I5 => \add_ln840_53_reg_3014_reg[0]_0\,
      O => \B_V_data_1_payload_B_reg[7]_3\(0)
    );
\add_ln840_5_reg_2924[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9FF6099F099F9FF6"
    )
        port map (
      I0 => \add_ln840_53_reg_3014_reg[0]_0\,
      I1 => \add_ln840_5_reg_2924[2]_i_3_n_3\,
      I2 => \add_ln840_5_reg_2924[2]_i_4_n_3\,
      I3 => \add_ln840_5_reg_2924[2]_i_5_n_3\,
      I4 => \add_ln840_5_reg_2924[2]_i_6_n_3\,
      I5 => \add_ln840_53_reg_3014_reg[0]\,
      O => \B_V_data_1_payload_B_reg[7]_3\(1)
    );
\add_ln840_5_reg_2924[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0009000000000009"
    )
        port map (
      I0 => \add_ln840_53_reg_3014_reg[0]_0\,
      I1 => \add_ln840_5_reg_2924[2]_i_3_n_3\,
      I2 => \add_ln840_5_reg_2924[2]_i_4_n_3\,
      I3 => \add_ln840_5_reg_2924[2]_i_5_n_3\,
      I4 => \add_ln840_5_reg_2924[2]_i_6_n_3\,
      I5 => \add_ln840_53_reg_3014_reg[0]\,
      O => \B_V_data_1_payload_B_reg[7]_3\(2)
    );
\add_ln840_5_reg_2924[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[7]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[7]\,
      O => \add_ln840_5_reg_2924[2]_i_3_n_3\
    );
\add_ln840_5_reg_2924[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \add_ln840_53_reg_3014_reg[2]_2\,
      I1 => \add_ln840_53_reg_3014_reg[2]_0\,
      I2 => \add_ln840_53_reg_3014_reg[2]_1\(3),
      I3 => \B_V_data_1_payload_A_reg_n_3_[11]\,
      I4 => \^b_v_data_1_sel_rd_reg_0\,
      I5 => \B_V_data_1_payload_B_reg_n_3_[11]\,
      O => \add_ln840_5_reg_2924[2]_i_4_n_3\
    );
\add_ln840_5_reg_2924[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \add_ln840_53_reg_3014_reg[2]\,
      I1 => \add_ln840_53_reg_3014_reg[2]_0\,
      I2 => \add_ln840_53_reg_3014_reg[2]_1\(1),
      I3 => \B_V_data_1_payload_A_reg_n_3_[8]\,
      I4 => \^b_v_data_1_sel_rd_reg_0\,
      I5 => \B_V_data_1_payload_B_reg_n_3_[8]\,
      O => \add_ln840_5_reg_2924[2]_i_5_n_3\
    );
\add_ln840_5_reg_2924[2]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[10]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[10]\,
      O => \add_ln840_5_reg_2924[2]_i_6_n_3\
    );
\add_ln840_60_reg_3029[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[53]_1\,
      I1 => \add_ln840_60_reg_3029_reg[0]\,
      I2 => \^b_v_data_1_payload_b_reg[54]_0\,
      I3 => \add_ln840_60_reg_3029_reg[0]_0\,
      I4 => \^b_v_data_1_payload_b_reg[63]_0\,
      I5 => \add_ln840_60_reg_3029_reg[0]_1\,
      O => \B_V_data_1_payload_B_reg[53]_0\(0)
    );
\add_ln840_60_reg_3029[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[53]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[53]\,
      O => \^b_v_data_1_payload_b_reg[53]_1\
    );
\add_ln840_60_reg_3029[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[54]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[54]\,
      O => \^b_v_data_1_payload_b_reg[54]_0\
    );
\add_ln840_60_reg_3029[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[63]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[63]\,
      O => \^b_v_data_1_payload_b_reg[63]_0\
    );
\add_ln840_9_reg_2929[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln840_57_reg_3019_reg[0]\,
      I1 => \add_ln840_9_reg_2929[2]_i_4_n_3\,
      I2 => \add_ln840_9_reg_2929[2]_i_7_n_3\,
      I3 => \add_ln840_9_reg_2929[2]_i_6_n_3\,
      I4 => \add_ln840_9_reg_2929[2]_i_3_n_3\,
      I5 => \add_ln840_57_reg_3019_reg[0]_0\,
      O => \B_V_data_1_payload_B_reg[2]_3\(0)
    );
\add_ln840_9_reg_2929[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009F99FF99F6FF6"
    )
        port map (
      I0 => \add_ln840_57_reg_3019_reg[0]_0\,
      I1 => \add_ln840_9_reg_2929[2]_i_3_n_3\,
      I2 => \add_ln840_9_reg_2929[2]_i_4_n_3\,
      I3 => \add_ln840_57_reg_3019_reg[0]\,
      I4 => \add_ln840_9_reg_2929[2]_i_6_n_3\,
      I5 => \add_ln840_9_reg_2929[2]_i_7_n_3\,
      O => \B_V_data_1_payload_B_reg[2]_3\(1)
    );
\add_ln840_9_reg_2929[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \add_ln840_57_reg_3019_reg[0]_0\,
      I1 => \add_ln840_9_reg_2929[2]_i_3_n_3\,
      I2 => \add_ln840_9_reg_2929[2]_i_4_n_3\,
      I3 => \add_ln840_57_reg_3019_reg[0]\,
      I4 => \add_ln840_9_reg_2929[2]_i_6_n_3\,
      I5 => \add_ln840_9_reg_2929[2]_i_7_n_3\,
      O => \B_V_data_1_payload_B_reg[2]_3\(2)
    );
\add_ln840_9_reg_2929[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[2]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[2]\,
      O => \add_ln840_9_reg_2929[2]_i_3_n_3\
    );
\add_ln840_9_reg_2929[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[1]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[1]\,
      O => \add_ln840_9_reg_2929[2]_i_4_n_3\
    );
\add_ln840_9_reg_2929[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \add_ln840_57_reg_3019_reg[2]_0\,
      I1 => \add_ln840_53_reg_3014_reg[2]_0\,
      I2 => \add_ln840_53_reg_3014_reg[2]_1\(2),
      I3 => \B_V_data_1_payload_A_reg_n_3_[9]\,
      I4 => \^b_v_data_1_sel_rd_reg_0\,
      I5 => \B_V_data_1_payload_B_reg_n_3_[9]\,
      O => \add_ln840_9_reg_2929[2]_i_6_n_3\
    );
\add_ln840_9_reg_2929[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg_n_3_[0]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[0]\,
      I3 => \add_ln840_57_reg_3019_reg[2]\,
      I4 => \add_ln840_53_reg_3014_reg[2]_0\,
      I5 => \add_ln840_53_reg_3014_reg[2]_1\(0),
      O => \add_ln840_9_reg_2929[2]_i_7_n_3\
    );
\xor_ln1019_123_reg_3004[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \xor_ln1019_123_reg_3004_reg[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[61]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      I3 => \B_V_data_1_payload_B_reg_n_3_[61]\,
      O => xor_ln1019_123_fu_2261_p2
    );
\xor_ln1019_27_reg_2914[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \xor_ln1019_123_reg_3004_reg[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[13]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      I3 => \B_V_data_1_payload_B_reg_n_3_[13]\,
      O => xor_ln1019_27_fu_877_p2
    );
\xor_ln1019_59_reg_2944[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \xor_ln1019_123_reg_3004_reg[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[29]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      I3 => \B_V_data_1_payload_B_reg_n_3_[29]\,
      O => xor_ln1019_59_fu_1349_p2
    );
\xor_ln1019_91_reg_2974[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \xor_ln1019_123_reg_3004_reg[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[45]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      I3 => \B_V_data_1_payload_B_reg_n_3_[45]\,
      O => xor_ln1019_91_fu_1805_p2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_StreamingDataflowPartition_1_0_MatrixVectorActivation_1_regslice_both__parameterized1\ is
  port (
    out_V_TREADY_int_regslice : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    B_V_data_1_sel_wr : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_V_TDATA : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_wr_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_V_TREADY : in STD_LOGIC;
    B_V_data_1_sel_wr01_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_A_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_StreamingDataflowPartition_1_0_MatrixVectorActivation_1_regslice_both__parameterized1\ : entity is "MatrixVectorActivation_1_regslice_both";
end \top_StreamingDataflowPartition_1_0_MatrixVectorActivation_1_regslice_both__parameterized1\;

architecture STRUCTURE of \top_StreamingDataflowPartition_1_0_MatrixVectorActivation_1_regslice_both__parameterized1\ is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__1_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_rd_reg_n_3 : STD_LOGIC;
  signal \^b_v_data_1_sel_wr\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \^out_v_tready_int_regslice\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \out_V_TDATA[0]_INST_0\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \out_V_TDATA[1]_INST_0\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \out_V_TDATA[2]_INST_0\ : label is "soft_lutpair342";
begin
  B_V_data_1_sel_wr <= \^b_v_data_1_sel_wr\;
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  out_V_TREADY_int_regslice <= \^out_v_tready_int_regslice\;
\B_V_data_1_payload_A[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^b_v_data_1_sel_wr\,
      I1 => \^out_v_tready_int_regslice\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[3]_0\(0),
      Q => \B_V_data_1_payload_A_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[3]_0\(1),
      Q => \B_V_data_1_payload_A_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[3]_0\(2),
      Q => \B_V_data_1_payload_A_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[3]_0\(3),
      Q => \B_V_data_1_payload_A_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^b_v_data_1_sel_wr\,
      I1 => \^out_v_tready_int_regslice\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[3]_0\(0),
      Q => \B_V_data_1_payload_B_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[3]_0\(1),
      Q => \B_V_data_1_payload_B_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[3]_0\(2),
      Q => \B_V_data_1_payload_B_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[3]_0\(3),
      Q => \B_V_data_1_payload_B_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => out_V_TREADY,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_sel_rd_i_1__1_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__1_n_3\,
      Q => B_V_data_1_sel_rd_reg_n_3,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_reg_0,
      Q => \^b_v_data_1_sel_wr\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA2A00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^out_v_tready_int_regslice\,
      I2 => out_V_TREADY,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => B_V_data_1_sel_wr01_out,
      O => \B_V_data_1_state[0]_i_1_n_3\
    );
\B_V_data_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \^out_v_tready_int_regslice\,
      I3 => B_V_data_1_sel_wr01_out,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1_n_3\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^out_v_tready_int_regslice\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => Q(0),
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => out_V_TREADY,
      I3 => \^out_v_tready_int_regslice\,
      O => D(0)
    );
\out_V_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[0]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(0)
    );
\out_V_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[1]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(1)
    );
\out_V_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[2]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(2)
    );
\out_V_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[3]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[3]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_CS_iter1_fsm_state2 : in STD_LOGIC;
    ap_CS_iter2_fsm_state3 : in STD_LOGIC;
    icmp_ln249_reg_2894_pp0_iter1_reg : in STD_LOGIC;
    icmp_ln290_reg_3034_pp0_iter1_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    out_V_TREADY_int_regslice : in STD_LOGIC;
    icmp_ln1039_fu_2746_p2_carry : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R : entity is "MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R";
end top_StreamingDataflowPartition_1_0_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal q0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \q0[0]_i_1_n_3\ : STD_LOGIC;
  signal \q0[1]_i_1_n_3\ : STD_LOGIC;
  signal \q0[3]_i_1_n_3\ : STD_LOGIC;
  signal \q0[4]_i_1_n_3\ : STD_LOGIC;
  signal \q0[5]_i_1_n_3\ : STD_LOGIC;
  signal \q0[6]_i_1_n_3\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[0]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \q0[1]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \q0[3]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \q0[4]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \q0[5]_i_1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \q0[6]_i_1\ : label is "soft_lutpair379";
begin
  E(0) <= \^e\(0);
icmp_ln1039_fu_2746_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => icmp_ln1039_fu_2746_p2_carry(7),
      I1 => icmp_ln1039_fu_2746_p2_carry(6),
      I2 => q0(6),
      O => DI(3)
    );
icmp_ln1039_fu_2746_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => q0(5),
      I1 => icmp_ln1039_fu_2746_p2_carry(5),
      I2 => q0(4),
      I3 => icmp_ln1039_fu_2746_p2_carry(4),
      O => DI(2)
    );
icmp_ln1039_fu_2746_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => q0(3),
      I1 => icmp_ln1039_fu_2746_p2_carry(3),
      I2 => icmp_ln1039_fu_2746_p2_carry(2),
      O => DI(1)
    );
icmp_ln1039_fu_2746_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => q0(1),
      I1 => icmp_ln1039_fu_2746_p2_carry(1),
      I2 => q0(0),
      I3 => icmp_ln1039_fu_2746_p2_carry(0),
      O => DI(0)
    );
icmp_ln1039_fu_2746_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => icmp_ln1039_fu_2746_p2_carry(7),
      I1 => icmp_ln1039_fu_2746_p2_carry(6),
      I2 => q0(6),
      O => S(3)
    );
icmp_ln1039_fu_2746_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => icmp_ln1039_fu_2746_p2_carry(5),
      I1 => q0(5),
      I2 => icmp_ln1039_fu_2746_p2_carry(4),
      I3 => q0(4),
      O => S(2)
    );
icmp_ln1039_fu_2746_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => icmp_ln1039_fu_2746_p2_carry(3),
      I1 => icmp_ln1039_fu_2746_p2_carry(2),
      I2 => q0(3),
      O => S(1)
    );
icmp_ln1039_fu_2746_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => icmp_ln1039_fu_2746_p2_carry(1),
      I1 => q0(1),
      I2 => icmp_ln1039_fu_2746_p2_carry(0),
      I3 => q0(0),
      O => S(0)
    );
\icmp_ln249_reg_2894_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2AAA2AAA2AA"
    )
        port map (
      I0 => ap_CS_iter1_fsm_state2,
      I1 => ap_CS_iter2_fsm_state3,
      I2 => icmp_ln249_reg_2894_pp0_iter1_reg,
      I3 => icmp_ln290_reg_3034_pp0_iter1_reg,
      I4 => Q(0),
      I5 => out_V_TREADY_int_regslice,
      O => \^e\(0)
    );
\q0[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5711"
    )
        port map (
      I0 => \q0_reg[0]_0\(3),
      I1 => \q0_reg[0]_0\(1),
      I2 => \q0_reg[0]_0\(2),
      I3 => \q0_reg[0]_0\(0),
      O => \q0[0]_i_1_n_3\
    );
\q0[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A7C4"
    )
        port map (
      I0 => \q0_reg[0]_0\(2),
      I1 => \q0_reg[0]_0\(3),
      I2 => \q0_reg[0]_0\(1),
      I3 => \q0_reg[0]_0\(0),
      O => \q0[1]_i_1_n_3\
    );
\q0[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D38C"
    )
        port map (
      I0 => \q0_reg[0]_0\(3),
      I1 => \q0_reg[0]_0\(1),
      I2 => \q0_reg[0]_0\(2),
      I3 => \q0_reg[0]_0\(0),
      O => \q0[3]_i_1_n_3\
    );
\q0[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B84C"
    )
        port map (
      I0 => \q0_reg[0]_0\(2),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_0\(3),
      I3 => \q0_reg[0]_0\(1),
      O => \q0[4]_i_1_n_3\
    );
\q0[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DA3"
    )
        port map (
      I0 => \q0_reg[0]_0\(3),
      I1 => \q0_reg[0]_0\(0),
      I2 => \q0_reg[0]_0\(2),
      I3 => \q0_reg[0]_0\(1),
      O => \q0[5]_i_1_n_3\
    );
\q0[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \q0_reg[0]_0\(1),
      I1 => \q0_reg[0]_0\(2),
      I2 => \q0_reg[0]_0\(0),
      I3 => \q0_reg[0]_0\(3),
      O => \q0[6]_i_1_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[0]_i_1_n_3\,
      Q => q0(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[1]_i_1_n_3\,
      Q => q0(1),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[3]_i_1_n_3\,
      Q => q0(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[4]_i_1_n_3\,
      Q => q0(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[5]_i_1_n_3\,
      Q => q0(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[6]_i_1_n_3\,
      Q => q0(6),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R is
  port (
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R : entity is "MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R";
end top_StreamingDataflowPartition_1_0_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R is
  signal \q0[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[2]_i_1_n_3\ : STD_LOGIC;
  signal \q0[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[5]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0_reg_n_3_[0]\ : STD_LOGIC;
  signal \q0_reg_n_3_[2]\ : STD_LOGIC;
  signal \q0_reg_n_3_[4]\ : STD_LOGIC;
  signal \q0_reg_n_3_[5]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[0]_i_1__0\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \q0[2]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \q0[4]_i_1__0\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \q0[5]_i_1__0\ : label is "soft_lutpair381";
begin
icmp_ln1039_1_fu_2761_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \q0_reg_n_3_[5]\,
      I1 => Q(5),
      I2 => \q0_reg_n_3_[4]\,
      I3 => Q(4),
      O => DI(2)
    );
icmp_ln1039_1_fu_2761_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \q0_reg_n_3_[4]\,
      I1 => Q(3),
      I2 => \q0_reg_n_3_[2]\,
      I3 => Q(2),
      O => DI(1)
    );
icmp_ln1039_1_fu_2761_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \q0_reg_n_3_[2]\,
      I1 => Q(1),
      I2 => \q0_reg_n_3_[0]\,
      I3 => Q(0),
      O => DI(0)
    );
icmp_ln1039_1_fu_2761_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(5),
      I1 => \q0_reg_n_3_[5]\,
      I2 => Q(4),
      I3 => \q0_reg_n_3_[4]\,
      O => S(2)
    );
icmp_ln1039_1_fu_2761_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(3),
      I1 => \q0_reg_n_3_[4]\,
      I2 => Q(2),
      I3 => \q0_reg_n_3_[2]\,
      O => S(1)
    );
icmp_ln1039_1_fu_2761_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(1),
      I1 => \q0_reg_n_3_[2]\,
      I2 => Q(0),
      I3 => \q0_reg_n_3_[0]\,
      O => S(0)
    );
\q0[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"472B"
    )
        port map (
      I0 => \q0_reg[2]_0\(2),
      I1 => \q0_reg[2]_0\(0),
      I2 => \q0_reg[2]_0\(1),
      I3 => \q0_reg[2]_0\(3),
      O => \q0[0]_i_1__0_n_3\
    );
\q0[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DE67"
    )
        port map (
      I0 => \q0_reg[2]_0\(2),
      I1 => \q0_reg[2]_0\(3),
      I2 => \q0_reg[2]_0\(1),
      I3 => \q0_reg[2]_0\(0),
      O => \q0[2]_i_1_n_3\
    );
\q0[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9E67"
    )
        port map (
      I0 => \q0_reg[2]_0\(2),
      I1 => \q0_reg[2]_0\(3),
      I2 => \q0_reg[2]_0\(1),
      I3 => \q0_reg[2]_0\(0),
      O => \q0[4]_i_1__0_n_3\
    );
\q0[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4492"
    )
        port map (
      I0 => \q0_reg[2]_0\(0),
      I1 => \q0_reg[2]_0\(2),
      I2 => \q0_reg[2]_0\(1),
      I3 => \q0_reg[2]_0\(3),
      O => \q0[5]_i_1__0_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__0_n_3\,
      Q => \q0_reg_n_3_[0]\,
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1_n_3\,
      Q => \q0_reg_n_3_[2]\,
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__0_n_3\,
      Q => \q0_reg_n_3_[4]\,
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__0_n_3\,
      Q => \q0_reg_n_3_[5]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[5]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R : entity is "MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R";
end top_StreamingDataflowPartition_1_0_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R is
  signal \q0[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[1]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[4]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[5]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[6]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0_reg_n_3_[0]\ : STD_LOGIC;
  signal \q0_reg_n_3_[1]\ : STD_LOGIC;
  signal \q0_reg_n_3_[4]\ : STD_LOGIC;
  signal \q0_reg_n_3_[5]\ : STD_LOGIC;
  signal \q0_reg_n_3_[6]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[0]_i_1__1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \q0[1]_i_1__0\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \q0[4]_i_1__1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \q0[5]_i_1__1\ : label is "soft_lutpair382";
begin
icmp_ln1039_2_fu_2776_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \q0_reg_n_3_[6]\,
      O => DI(3)
    );
icmp_ln1039_2_fu_2776_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \q0_reg_n_3_[5]\,
      I1 => Q(5),
      I2 => \q0_reg_n_3_[4]\,
      I3 => Q(4),
      O => DI(2)
    );
icmp_ln1039_2_fu_2776_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \q0_reg_n_3_[4]\,
      I1 => Q(3),
      I2 => Q(2),
      O => DI(1)
    );
icmp_ln1039_2_fu_2776_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \q0_reg_n_3_[1]\,
      I1 => Q(1),
      I2 => \q0_reg_n_3_[0]\,
      I3 => Q(0),
      O => DI(0)
    );
icmp_ln1039_2_fu_2776_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \q0_reg_n_3_[6]\,
      O => S(3)
    );
icmp_ln1039_2_fu_2776_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(5),
      I1 => \q0_reg_n_3_[5]\,
      I2 => Q(4),
      I3 => \q0_reg_n_3_[4]\,
      O => S(2)
    );
icmp_ln1039_2_fu_2776_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \q0_reg_n_3_[4]\,
      O => S(1)
    );
icmp_ln1039_2_fu_2776_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(1),
      I1 => \q0_reg_n_3_[1]\,
      I2 => Q(0),
      I3 => \q0_reg_n_3_[0]\,
      O => S(0)
    );
\q0[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A9BA"
    )
        port map (
      I0 => \q0_reg[5]_0\(0),
      I1 => \q0_reg[5]_0\(2),
      I2 => \q0_reg[5]_0\(3),
      I3 => \q0_reg[5]_0\(1),
      O => \q0[0]_i_1__1_n_3\
    );
\q0[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B560"
    )
        port map (
      I0 => \q0_reg[5]_0\(1),
      I1 => \q0_reg[5]_0\(3),
      I2 => \q0_reg[5]_0\(0),
      I3 => \q0_reg[5]_0\(2),
      O => \q0[1]_i_1__0_n_3\
    );
\q0[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8008"
    )
        port map (
      I0 => \q0_reg[5]_0\(3),
      I1 => \q0_reg[5]_0\(0),
      I2 => \q0_reg[5]_0\(2),
      I3 => \q0_reg[5]_0\(1),
      O => \q0[4]_i_1__1_n_3\
    );
\q0[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6EFF"
    )
        port map (
      I0 => \q0_reg[5]_0\(1),
      I1 => \q0_reg[5]_0\(2),
      I2 => \q0_reg[5]_0\(3),
      I3 => \q0_reg[5]_0\(0),
      O => \q0[5]_i_1__1_n_3\
    );
\q0[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \q0_reg[5]_0\(3),
      I1 => \q0_reg[5]_0\(0),
      I2 => \q0_reg[5]_0\(1),
      I3 => \q0_reg[5]_0\(2),
      O => \q0[6]_i_1__0_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__1_n_3\,
      Q => \q0_reg_n_3_[0]\,
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__0_n_3\,
      Q => \q0_reg_n_3_[1]\,
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[4]_i_1__1_n_3\,
      Q => \q0_reg_n_3_[4]\,
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__1_n_3\,
      Q => \q0_reg_n_3_[5]\,
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__0_n_3\,
      Q => \q0_reg_n_3_[6]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R is
  port (
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[1]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R : entity is "MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R";
end top_StreamingDataflowPartition_1_0_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R is
  signal \q0[0]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[1]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0[2]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[5]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0[6]_i_1__1_n_3\ : STD_LOGIC;
  signal \q0_reg_n_3_[0]\ : STD_LOGIC;
  signal \q0_reg_n_3_[1]\ : STD_LOGIC;
  signal \q0_reg_n_3_[2]\ : STD_LOGIC;
  signal \q0_reg_n_3_[5]\ : STD_LOGIC;
  signal \q0_reg_n_3_[6]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[0]_i_1__2\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \q0[1]_i_1__1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \q0[2]_i_1__0\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \q0[5]_i_1__2\ : label is "soft_lutpair385";
begin
icmp_ln1039_3_fu_2791_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \q0_reg_n_3_[6]\,
      O => DI(3)
    );
icmp_ln1039_3_fu_2791_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q0_reg_n_3_[5]\,
      I1 => Q(5),
      O => DI(2)
    );
icmp_ln1039_3_fu_2791_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => Q(3),
      I1 => \q0_reg_n_3_[2]\,
      I2 => Q(2),
      O => DI(1)
    );
icmp_ln1039_3_fu_2791_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \q0_reg_n_3_[1]\,
      I1 => Q(1),
      I2 => \q0_reg_n_3_[0]\,
      I3 => Q(0),
      O => DI(0)
    );
icmp_ln1039_3_fu_2791_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \q0_reg_n_3_[6]\,
      O => S(3)
    );
icmp_ln1039_3_fu_2791_p2_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => \q0_reg_n_3_[5]\,
      O => S(2)
    );
icmp_ln1039_3_fu_2791_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \q0_reg_n_3_[2]\,
      O => S(1)
    );
icmp_ln1039_3_fu_2791_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(1),
      I1 => \q0_reg_n_3_[1]\,
      I2 => Q(0),
      I3 => \q0_reg_n_3_[0]\,
      O => S(0)
    );
\q0[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"03A8"
    )
        port map (
      I0 => \q0_reg[1]_0\(1),
      I1 => \q0_reg[1]_0\(2),
      I2 => \q0_reg[1]_0\(0),
      I3 => \q0_reg[1]_0\(3),
      O => \q0[0]_i_1__2_n_3\
    );
\q0[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9142"
    )
        port map (
      I0 => \q0_reg[1]_0\(1),
      I1 => \q0_reg[1]_0\(3),
      I2 => \q0_reg[1]_0\(2),
      I3 => \q0_reg[1]_0\(0),
      O => \q0[1]_i_1__1_n_3\
    );
\q0[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \q0_reg[1]_0\(0),
      I1 => \q0_reg[1]_0\(1),
      I2 => \q0_reg[1]_0\(2),
      I3 => \q0_reg[1]_0\(3),
      O => \q0[2]_i_1__0_n_3\
    );
\q0[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \q0_reg[1]_0\(2),
      I1 => \q0_reg[1]_0\(0),
      I2 => \q0_reg[1]_0\(3),
      I3 => \q0_reg[1]_0\(1),
      O => \q0[5]_i_1__2_n_3\
    );
\q0[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \q0_reg[1]_0\(1),
      I1 => \q0_reg[1]_0\(3),
      I2 => \q0_reg[1]_0\(0),
      I3 => \q0_reg[1]_0\(2),
      O => \q0[6]_i_1__1_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[0]_i_1__2_n_3\,
      Q => \q0_reg_n_3_[0]\,
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[1]_i_1__1_n_3\,
      Q => \q0_reg_n_3_[1]\,
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[2]_i_1__0_n_3\,
      Q => \q0_reg_n_3_[2]\,
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[5]_i_1__2_n_3\,
      Q => \q0_reg_n_3_[5]\,
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0[6]_i_1__1_n_3\,
      Q => \q0_reg_n_3_[6]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_MatrixVectorActivation_2_flow_control_loop_pipe_sequential_init is
  port (
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    icmp_ln249_fu_352_p2 : out STD_LOGIC;
    grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg_reg : out STD_LOGIC;
    grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_ready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln290_fu_2381_p2 : out STD_LOGIC;
    grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln272_reg_2906_reg[0]\ : out STD_LOGIC;
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_194_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_194_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_194_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_194_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_iter1_fsm : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[13]\ : out STD_LOGIC;
    \i_fu_198_reg[4]\ : out STD_LOGIC;
    \sf_fu_194_reg[31]\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \inputBuf_V_3_fu_230_reg[3]\ : out STD_LOGIC;
    \inputBuf_V_3_fu_230_reg[4]\ : out STD_LOGIC;
    \inputBuf_V_3_fu_230_reg[12]\ : out STD_LOGIC;
    \inputBuf_V_3_fu_230_reg[14]\ : out STD_LOGIC;
    \inputBuf_V_3_fu_230_reg[9]\ : out STD_LOGIC;
    \inputBuf_V_3_fu_230_reg[0]\ : out STD_LOGIC;
    \inputBuf_V_3_fu_230_reg[1]\ : out STD_LOGIC;
    \inputBuf_V_3_fu_230_reg[2]\ : out STD_LOGIC;
    \inputBuf_V_3_fu_230_reg[10]\ : out STD_LOGIC;
    \inputBuf_V_3_fu_230_reg[11]\ : out STD_LOGIC;
    \inputBuf_V_3_fu_230_reg[8]\ : out STD_LOGIC;
    \inputBuf_V_3_fu_230_reg[7]\ : out STD_LOGIC;
    \inputBuf_V_3_fu_230_reg[15]\ : out STD_LOGIC;
    \inputBuf_V_3_fu_230_reg[5]\ : out STD_LOGIC;
    \inputBuf_V_3_fu_230_reg[6]\ : out STD_LOGIC;
    grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg_reg_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_sig_allocacmp_nf_2__0\ : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \nf_1_fu_234_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg_reg_4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \nf_1_fu_234_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_1\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    out_V_TREADY_int_regslice : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    icmp_ln290_reg_3034_pp0_iter1_reg : in STD_LOGIC;
    icmp_ln249_reg_2894_pp0_iter1_reg : in STD_LOGIC;
    ap_CS_iter2_fsm_state3 : in STD_LOGIC;
    grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg : in STD_LOGIC;
    \i_fu_198_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \icmp_ln272_reg_2906_reg[0]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \icmp_ln290_reg_3034_reg[0]\ : in STD_LOGIC;
    \icmp_ln290_reg_3034_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    weights_V_TVALID_int_regslice : in STD_LOGIC;
    in0_V_TVALID_int_regslice : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_exit_ready_pp0_iter2_reg : in STD_LOGIC;
    \icmp_ln272_reg_2906_reg[0]_1\ : in STD_LOGIC;
    ap_CS_iter1_fsm_state2 : in STD_LOGIC;
    \xor_ln1019_123_reg_3004_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    B_V_data_1_sel : in STD_LOGIC;
    \xor_ln1019_123_reg_3004_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln840_12_reg_2939[1]_i_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_2939[1]_i_3_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_2939[1]_i_3_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_2939[1]_i_3_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \icmp_ln290_reg_3034_reg[0]_1\ : in STD_LOGIC;
    \icmp_ln290_reg_3034_reg[0]_2\ : in STD_LOGIC;
    \icmp_ln290_reg_3034_reg[0]_3\ : in STD_LOGIC;
    \nf_1_fu_234_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \nf_1_fu_234_reg[0]\ : in STD_LOGIC;
    \nf_1_fu_234_reg[0]_0\ : in STD_LOGIC;
    \nf_1_fu_234_reg[0]_1\ : in STD_LOGIC;
    \nf_1_fu_234[31]_i_2_0\ : in STD_LOGIC;
    \nf_1_fu_234[31]_i_2_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    B_V_data_1_sel_rd_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_MatrixVectorActivation_2_flow_control_loop_pipe_sequential_init : entity is "MatrixVectorActivation_2_flow_control_loop_pipe_sequential_init";
end top_StreamingDataflowPartition_1_0_MatrixVectorActivation_2_flow_control_loop_pipe_sequential_init;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_MatrixVectorActivation_2_flow_control_loop_pipe_sequential_init is
  signal \B_V_data_1_state[1]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_9_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2_n_3\ : STD_LOGIC;
  signal \ap_CS_iter1_fsm[1]_i_2_n_3\ : STD_LOGIC;
  signal \ap_CS_iter1_fsm[1]_i_3_n_3\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal ap_done_cache_i_1_n_3 : STD_LOGIC;
  signal ap_done_reg1 : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal ap_loop_init_int_i_1_n_3 : STD_LOGIC;
  signal ap_sig_allocacmp_sf_1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^grp_matrix_vector_activate_stream_batch_fu_38_ap_start_reg_reg\ : STD_LOGIC;
  signal \^grp_matrix_vector_activate_stream_batch_fu_38_ap_start_reg_reg_0\ : STD_LOGIC;
  signal \i_fu_198[4]_i_2_n_3\ : STD_LOGIC;
  signal \i_fu_198[5]_i_2_n_3\ : STD_LOGIC;
  signal \i_fu_198[6]_i_2_n_3\ : STD_LOGIC;
  signal \^i_fu_198_reg[4]\ : STD_LOGIC;
  signal \^icmp_ln249_fu_352_p2\ : STD_LOGIC;
  signal \icmp_ln249_reg_2894[0]_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_2906[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_2906[0]_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_2906[0]_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_2906[0]_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_2906[0]_i_6_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_2906[0]_i_7_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_2906[0]_i_8_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_2906[0]_i_9_n_3\ : STD_LOGIC;
  signal \^icmp_ln290_fu_2381_p2\ : STD_LOGIC;
  signal \icmp_ln290_reg_3034[0]_i_3_n_3\ : STD_LOGIC;
  signal \nf_1_fu_234[31]_i_2_n_3\ : STD_LOGIC;
  signal \nf_1_fu_234[31]_i_3_n_3\ : STD_LOGIC;
  signal \^sf_fu_194_reg[31]\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \xor_ln1019_27_reg_2914[0]_i_3_n_3\ : STD_LOGIC;
  signal \xor_ln1019_27_reg_2914[0]_i_4_n_3\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of B_V_data_1_sel_rd_i_1 : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \add_ln840_10_reg_2934[1]_i_8\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_2\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of ap_done_cache_i_1 : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter1_reg_i_1 : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of ap_loop_init_int_i_1 : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg_i_1 : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \i_fu_198[0]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \i_fu_198[1]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \i_fu_198[2]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \i_fu_198[4]_i_2\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \i_fu_198[5]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \icmp_ln249_reg_2894[0]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \icmp_ln290_reg_3034[0]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \inputBuf_V_1_fu_222[15]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \inputBuf_V_2_fu_226[15]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \inputBuf_V_3_fu_230[15]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_218[15]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \nf_1_fu_234[0]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \nf_2_reg_2889[1]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \nf_2_reg_2889[2]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \nf_2_reg_2889[3]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \sf_fu_194[0]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \sf_fu_194[31]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \sf_fu_194[31]_i_2\ : label is "soft_lutpair376";
begin
  grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg_reg <= \^grp_matrix_vector_activate_stream_batch_fu_38_ap_start_reg_reg\;
  grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg_reg_0 <= \^grp_matrix_vector_activate_stream_batch_fu_38_ap_start_reg_reg_0\;
  \i_fu_198_reg[4]\ <= \^i_fu_198_reg[4]\;
  icmp_ln249_fu_352_p2 <= \^icmp_ln249_fu_352_p2\;
  icmp_ln290_fu_2381_p2 <= \^icmp_ln290_fu_2381_p2\;
  \sf_fu_194_reg[31]\(30 downto 0) <= \^sf_fu_194_reg[31]\(30 downto 0);
B_V_data_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \^grp_matrix_vector_activate_stream_batch_fu_38_ap_start_reg_reg_0\,
      I1 => Q(2),
      I2 => B_V_data_1_sel_rd_reg,
      O => \ap_CS_fsm_reg[2]_0\
    );
\B_V_data_1_sel_rd_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \^grp_matrix_vector_activate_stream_batch_fu_38_ap_start_reg_reg\,
      I1 => Q(2),
      I2 => B_V_data_1_sel,
      O => \ap_CS_fsm_reg[2]_1\
    );
\B_V_data_1_state[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(27),
      I1 => \i_fu_198[4]_i_2_n_3\,
      I2 => \nf_1_fu_234_reg[31]\(29),
      I3 => \nf_1_fu_234_reg[31]\(4),
      I4 => \nf_1_fu_234_reg[31]\(5),
      I5 => \B_V_data_1_state[1]_i_12_n_3\,
      O => \B_V_data_1_state[1]_i_10_n_3\
    );
\B_V_data_1_state[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(6),
      I1 => \nf_1_fu_234_reg[31]\(7),
      I2 => \nf_1_fu_234_reg[31]\(31),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I5 => \nf_1_fu_234_reg[31]\(30),
      O => \B_V_data_1_state[1]_i_11_n_3\
    );
\B_V_data_1_state[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(12),
      I1 => \nf_1_fu_234_reg[31]\(13),
      I2 => \nf_1_fu_234_reg[31]\(22),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I5 => \nf_1_fu_234_reg[31]\(20),
      O => \B_V_data_1_state[1]_i_12_n_3\
    );
\B_V_data_1_state[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFFEFFFFFFFFFF"
    )
        port map (
      I0 => \^icmp_ln249_fu_352_p2\,
      I1 => \B_V_data_1_state[1]_i_4_n_3\,
      I2 => \ap_CS_iter1_fsm[1]_i_3_n_3\,
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I4 => in0_V_TVALID_int_regslice,
      I5 => weights_V_TVALID_int_regslice,
      O => \^grp_matrix_vector_activate_stream_batch_fu_38_ap_start_reg_reg_0\
    );
\B_V_data_1_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^icmp_ln249_fu_352_p2\,
      I1 => \B_V_data_1_state[1]_i_4_n_3\,
      I2 => \ap_CS_iter1_fsm[1]_i_3_n_3\,
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I4 => in0_V_TVALID_int_regslice,
      I5 => weights_V_TVALID_int_regslice,
      O => \^grp_matrix_vector_activate_stream_batch_fu_38_ap_start_reg_reg\
    );
\B_V_data_1_state[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \B_V_data_1_state[1]_i_5_n_3\,
      I1 => \B_V_data_1_state[1]_i_6_n_3\,
      I2 => \B_V_data_1_state[1]_i_7_n_3\,
      I3 => \B_V_data_1_state[1]_i_8_n_3\,
      I4 => \B_V_data_1_state[1]_i_9_n_3\,
      I5 => \B_V_data_1_state[1]_i_10_n_3\,
      O => \B_V_data_1_state[1]_i_4_n_3\
    );
\B_V_data_1_state[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(3),
      I1 => \nf_1_fu_234_reg[31]\(2),
      I2 => \nf_1_fu_234_reg[31]\(28),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I5 => \nf_1_fu_234_reg[31]\(26),
      O => \B_V_data_1_state[1]_i_5_n_3\
    );
\B_V_data_1_state[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(11),
      I1 => \nf_1_fu_234_reg[31]\(9),
      I2 => \nf_1_fu_234_reg[31]\(18),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I5 => \nf_1_fu_234_reg[31]\(19),
      O => \B_V_data_1_state[1]_i_6_n_3\
    );
\B_V_data_1_state[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000FF010101"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(10),
      I1 => \nf_1_fu_234_reg[31]\(8),
      I2 => \nf_1_fu_234_reg[31]\(17),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I5 => \nf_1_fu_234_reg[31]\(15),
      O => \B_V_data_1_state[1]_i_7_n_3\
    );
\B_V_data_1_state[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(0),
      I1 => \nf_1_fu_234_reg[31]\(1),
      I2 => \nf_1_fu_234_reg[31]\(24),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I5 => \nf_1_fu_234_reg[31]\(25),
      O => \B_V_data_1_state[1]_i_8_n_3\
    );
\B_V_data_1_state[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(21),
      I1 => \i_fu_198[4]_i_2_n_3\,
      I2 => \nf_1_fu_234_reg[31]\(23),
      I3 => \nf_1_fu_234_reg[31]\(14),
      I4 => \nf_1_fu_234_reg[31]\(16),
      I5 => \B_V_data_1_state[1]_i_11_n_3\,
      O => \B_V_data_1_state[1]_i_9_n_3\
    );
\add_ln840_10_reg_2934[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^icmp_ln249_fu_352_p2\,
      I1 => \B_V_data_1_state[1]_i_4_n_3\,
      O => \^i_fu_198_reg[4]\
    );
\add_ln840_10_reg_2934[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_2939[1]_i_3_2\(4),
      I1 => \add_ln840_12_reg_2939[1]_i_3_0\(4),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_2939[1]_i_3\(4),
      I4 => \^sf_fu_194_reg[31]\(0),
      I5 => \add_ln840_12_reg_2939[1]_i_3_1\(4),
      O => \inputBuf_V_3_fu_230_reg[4]\
    );
\add_ln840_10_reg_2934[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_2939[1]_i_3_2\(3),
      I1 => \add_ln840_12_reg_2939[1]_i_3_0\(3),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_2939[1]_i_3\(3),
      I4 => \^sf_fu_194_reg[31]\(0),
      I5 => \add_ln840_12_reg_2939[1]_i_3_1\(3),
      O => \inputBuf_V_3_fu_230_reg[3]\
    );
\add_ln840_10_reg_2934[1]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(1),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => ap_sig_allocacmp_sf_1(1)
    );
\add_ln840_12_reg_2939[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_2939[1]_i_3_2\(5),
      I1 => \add_ln840_12_reg_2939[1]_i_3_0\(5),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_2939[1]_i_3\(5),
      I4 => \^sf_fu_194_reg[31]\(0),
      I5 => \add_ln840_12_reg_2939[1]_i_3_1\(5),
      O => \inputBuf_V_3_fu_230_reg[5]\
    );
\add_ln840_12_reg_2939[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_2939[1]_i_3_2\(15),
      I1 => \add_ln840_12_reg_2939[1]_i_3_0\(15),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_2939[1]_i_3\(15),
      I4 => \^sf_fu_194_reg[31]\(0),
      I5 => \add_ln840_12_reg_2939[1]_i_3_1\(15),
      O => \inputBuf_V_3_fu_230_reg[15]\
    );
\add_ln840_12_reg_2939[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_2939[1]_i_3_2\(6),
      I1 => \add_ln840_12_reg_2939[1]_i_3_0\(6),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_2939[1]_i_3\(6),
      I4 => \^sf_fu_194_reg[31]\(0),
      I5 => \add_ln840_12_reg_2939[1]_i_3_1\(6),
      O => \inputBuf_V_3_fu_230_reg[6]\
    );
\add_ln840_1_reg_2919[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_2939[1]_i_3_2\(14),
      I1 => \add_ln840_12_reg_2939[1]_i_3_0\(14),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_2939[1]_i_3\(14),
      I4 => \^sf_fu_194_reg[31]\(0),
      I5 => \add_ln840_12_reg_2939[1]_i_3_1\(14),
      O => \inputBuf_V_3_fu_230_reg[14]\
    );
\add_ln840_1_reg_2919[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_2939[1]_i_3_2\(12),
      I1 => \add_ln840_12_reg_2939[1]_i_3_0\(12),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_2939[1]_i_3\(12),
      I4 => \^sf_fu_194_reg[31]\(0),
      I5 => \add_ln840_12_reg_2939[1]_i_3_1\(12),
      O => \inputBuf_V_3_fu_230_reg[12]\
    );
\add_ln840_5_reg_2924[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_2939[1]_i_3_2\(8),
      I1 => \add_ln840_12_reg_2939[1]_i_3_0\(8),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_2939[1]_i_3\(8),
      I4 => \^sf_fu_194_reg[31]\(0),
      I5 => \add_ln840_12_reg_2939[1]_i_3_1\(8),
      O => \inputBuf_V_3_fu_230_reg[8]\
    );
\add_ln840_5_reg_2924[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_2939[1]_i_3_2\(10),
      I1 => \add_ln840_12_reg_2939[1]_i_3_0\(10),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_2939[1]_i_3\(10),
      I4 => \^sf_fu_194_reg[31]\(0),
      I5 => \add_ln840_12_reg_2939[1]_i_3_1\(10),
      O => \inputBuf_V_3_fu_230_reg[10]\
    );
\add_ln840_5_reg_2924[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_2939[1]_i_3_2\(7),
      I1 => \add_ln840_12_reg_2939[1]_i_3_0\(7),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_2939[1]_i_3\(7),
      I4 => \^sf_fu_194_reg[31]\(0),
      I5 => \add_ln840_12_reg_2939[1]_i_3_1\(7),
      O => \inputBuf_V_3_fu_230_reg[7]\
    );
\add_ln840_5_reg_2924[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_2939[1]_i_3_2\(11),
      I1 => \add_ln840_12_reg_2939[1]_i_3_0\(11),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_2939[1]_i_3\(11),
      I4 => \^sf_fu_194_reg[31]\(0),
      I5 => \add_ln840_12_reg_2939[1]_i_3_1\(11),
      O => \inputBuf_V_3_fu_230_reg[11]\
    );
\add_ln840_9_reg_2929[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_2939[1]_i_3_2\(9),
      I1 => \add_ln840_12_reg_2939[1]_i_3_0\(9),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_2939[1]_i_3\(9),
      I4 => \^sf_fu_194_reg[31]\(0),
      I5 => \add_ln840_12_reg_2939[1]_i_3_1\(9),
      O => \inputBuf_V_3_fu_230_reg[9]\
    );
\add_ln840_9_reg_2929[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_2939[1]_i_3_2\(0),
      I1 => \add_ln840_12_reg_2939[1]_i_3_0\(0),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_2939[1]_i_3\(0),
      I4 => \^sf_fu_194_reg[31]\(0),
      I5 => \add_ln840_12_reg_2939[1]_i_3_1\(0),
      O => \inputBuf_V_3_fu_230_reg[0]\
    );
\add_ln840_9_reg_2929[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_2939[1]_i_3_2\(2),
      I1 => \add_ln840_12_reg_2939[1]_i_3_0\(2),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_2939[1]_i_3\(2),
      I4 => \^sf_fu_194_reg[31]\(0),
      I5 => \add_ln840_12_reg_2939[1]_i_3_1\(2),
      O => \inputBuf_V_3_fu_230_reg[2]\
    );
\add_ln840_9_reg_2929[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_2939[1]_i_3_2\(1),
      I1 => \add_ln840_12_reg_2939[1]_i_3_0\(1),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_2939[1]_i_3\(1),
      I4 => \^sf_fu_194_reg[31]\(0),
      I5 => \add_ln840_12_reg_2939[1]_i_3_1\(1),
      O => \inputBuf_V_3_fu_230_reg[1]\
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF00D0"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I2 => Q(2),
      I3 => ap_done_reg1,
      I4 => Q(1),
      O => \ap_CS_fsm_reg[2]\(0)
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888808880888088"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter2_reg,
      I1 => ap_CS_iter2_fsm_state3,
      I2 => icmp_ln249_reg_2894_pp0_iter1_reg,
      I3 => icmp_ln290_reg_3034_pp0_iter1_reg,
      I4 => Q(2),
      I5 => out_V_TREADY_int_regslice,
      O => ap_done_reg1
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A2"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2_n_3\,
      I1 => \ap_CS_fsm_reg[3]\(0),
      I2 => Q(2),
      I3 => Q(0),
      O => \ap_CS_fsm_reg[2]\(1)
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45554545"
    )
        port map (
      I0 => Q(1),
      I1 => ap_done_reg1,
      I2 => Q(2),
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I4 => ap_done_cache,
      O => \ap_CS_fsm[3]_i_2_n_3\
    );
\ap_CS_iter1_fsm[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => \ap_CS_iter1_fsm[1]_i_2_n_3\,
      I1 => \ap_CS_iter1_fsm[1]_i_3_n_3\,
      I2 => ap_CS_iter1_fsm_state2,
      O => ap_NS_iter1_fsm(0)
    );
\ap_CS_iter1_fsm[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0545FFFF"
    )
        port map (
      I0 => \^icmp_ln249_fu_352_p2\,
      I1 => \B_V_data_1_state[1]_i_4_n_3\,
      I2 => weights_V_TVALID_int_regslice,
      I3 => in0_V_TVALID_int_regslice,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I5 => \ap_CS_iter1_fsm[1]_i_3_n_3\,
      O => \ap_CS_iter1_fsm[1]_i_2_n_3\
    );
\ap_CS_iter1_fsm[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00700000"
    )
        port map (
      I0 => out_V_TREADY_int_regslice,
      I1 => Q(2),
      I2 => icmp_ln290_reg_3034_pp0_iter1_reg,
      I3 => icmp_ln249_reg_2894_pp0_iter1_reg,
      I4 => ap_CS_iter2_fsm_state3,
      O => \ap_CS_iter1_fsm[1]_i_3_n_3\
    );
ap_done_cache_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I1 => ap_done_reg1,
      I2 => ap_done_cache,
      O => ap_done_cache_i_1_n_3
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_i_1_n_3,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^icmp_ln249_fu_352_p2\,
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I2 => \ap_CS_iter1_fsm[1]_i_3_n_3\,
      O => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_ready
    );
ap_loop_init_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBBB"
    )
        port map (
      I0 => ap_done_reg1,
      I1 => ap_rst_n,
      I2 => \ap_CS_iter1_fsm[1]_i_2_n_3\,
      I3 => ap_loop_init_int,
      O => ap_loop_init_int_i_1_n_3
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_int_i_1_n_3,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAFA"
    )
        port map (
      I0 => Q(1),
      I1 => \ap_CS_iter1_fsm[1]_i_3_n_3\,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I3 => \^icmp_ln249_fu_352_p2\,
      O => \ap_CS_fsm_reg[1]\
    );
\i_fu_198[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"008F"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \i_fu_198_reg[6]\(0),
      I3 => \^icmp_ln249_fu_352_p2\,
      O => D(0)
    );
\i_fu_198[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"152A"
    )
        port map (
      I0 => \i_fu_198_reg[6]\(1),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \i_fu_198_reg[6]\(0),
      O => D(1)
    );
\i_fu_198[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A6A6A"
    )
        port map (
      I0 => \i_fu_198_reg[6]\(2),
      I1 => \i_fu_198_reg[6]\(1),
      I2 => \i_fu_198_reg[6]\(0),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => D(2)
    );
\i_fu_198[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"152A2A2A2A2A2A2A"
    )
        port map (
      I0 => \i_fu_198_reg[6]\(3),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \i_fu_198_reg[6]\(0),
      I4 => \i_fu_198_reg[6]\(1),
      I5 => \i_fu_198_reg[6]\(2),
      O => D(3)
    );
\i_fu_198[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00006AAA0000AAAA"
    )
        port map (
      I0 => \i_fu_198_reg[6]\(4),
      I1 => \i_fu_198_reg[6]\(2),
      I2 => \i_fu_198_reg[6]\(1),
      I3 => \i_fu_198_reg[6]\(0),
      I4 => \i_fu_198[4]_i_2_n_3\,
      I5 => \i_fu_198_reg[6]\(3),
      O => D(4)
    );
\i_fu_198[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \i_fu_198[4]_i_2_n_3\
    );
\i_fu_198[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F707070"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \i_fu_198_reg[6]\(5),
      I3 => \i_fu_198[5]_i_2_n_3\,
      I4 => \i_fu_198_reg[6]\(4),
      O => D(5)
    );
\i_fu_198[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A00000000000000"
    )
        port map (
      I0 => \i_fu_198_reg[6]\(3),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \i_fu_198_reg[6]\(0),
      I4 => \i_fu_198_reg[6]\(1),
      I5 => \i_fu_198_reg[6]\(2),
      O => \i_fu_198[5]_i_2_n_3\
    );
\i_fu_198[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015151515000000"
    )
        port map (
      I0 => \^icmp_ln249_fu_352_p2\,
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \i_fu_198_reg[6]\(5),
      I4 => \i_fu_198[6]_i_2_n_3\,
      I5 => \i_fu_198_reg[6]\(6),
      O => D(6)
    );
\i_fu_198[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \i_fu_198_reg[6]\(4),
      I1 => \i_fu_198_reg[6]\(2),
      I2 => \i_fu_198_reg[6]\(1),
      I3 => \i_fu_198_reg[6]\(0),
      I4 => \i_fu_198[4]_i_2_n_3\,
      I5 => \i_fu_198_reg[6]\(3),
      O => \i_fu_198[6]_i_2_n_3\
    );
\icmp_ln249_reg_2894[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_CS_iter1_fsm[1]_i_2_n_3\,
      O => \B_V_data_1_state_reg[0]\(0)
    );
\icmp_ln249_reg_2894[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202000200020002"
    )
        port map (
      I0 => \icmp_ln249_reg_2894[0]_i_3_n_3\,
      I1 => \i_fu_198_reg[6]\(4),
      I2 => \i_fu_198_reg[6]\(5),
      I3 => \i_fu_198_reg[6]\(3),
      I4 => ap_loop_init_int,
      I5 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \^icmp_ln249_fu_352_p2\
    );
\icmp_ln249_reg_2894[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001010100000000"
    )
        port map (
      I0 => \i_fu_198_reg[6]\(2),
      I1 => \i_fu_198_reg[6]\(1),
      I2 => \i_fu_198_reg[6]\(0),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I5 => \i_fu_198_reg[6]\(6),
      O => \icmp_ln249_reg_2894[0]_i_3_n_3\
    );
\icmp_ln272_reg_2906[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888888B"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_1\,
      I1 => \^grp_matrix_vector_activate_stream_batch_fu_38_ap_start_reg_reg_0\,
      I2 => \icmp_ln272_reg_2906[0]_i_2_n_3\,
      I3 => \icmp_ln272_reg_2906[0]_i_3_n_3\,
      I4 => \icmp_ln272_reg_2906[0]_i_4_n_3\,
      I5 => \icmp_ln272_reg_2906[0]_i_5_n_3\,
      O => \icmp_ln272_reg_2906_reg[0]\
    );
\icmp_ln272_reg_2906[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(13),
      I1 => \i_fu_198[4]_i_2_n_3\,
      I2 => \icmp_ln272_reg_2906_reg[0]_0\(30),
      I3 => \icmp_ln272_reg_2906_reg[0]_0\(4),
      I4 => \icmp_ln272_reg_2906_reg[0]_0\(2),
      I5 => \icmp_ln272_reg_2906[0]_i_6_n_3\,
      O => \icmp_ln272_reg_2906[0]_i_2_n_3\
    );
\icmp_ln272_reg_2906[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(18),
      I1 => \i_fu_198[4]_i_2_n_3\,
      I2 => \icmp_ln272_reg_2906_reg[0]_0\(21),
      I3 => \icmp_ln272_reg_2906_reg[0]_0\(28),
      I4 => \icmp_ln272_reg_2906_reg[0]_0\(31),
      I5 => \icmp_ln272_reg_2906[0]_i_7_n_3\,
      O => \icmp_ln272_reg_2906[0]_i_3_n_3\
    );
\icmp_ln272_reg_2906[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(24),
      I1 => \i_fu_198[4]_i_2_n_3\,
      I2 => \icmp_ln272_reg_2906_reg[0]_0\(8),
      I3 => \icmp_ln272_reg_2906_reg[0]_0\(6),
      I4 => \icmp_ln272_reg_2906_reg[0]_0\(10),
      I5 => \icmp_ln272_reg_2906[0]_i_8_n_3\,
      O => \icmp_ln272_reg_2906[0]_i_4_n_3\
    );
\icmp_ln272_reg_2906[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(9),
      I1 => \i_fu_198[4]_i_2_n_3\,
      I2 => \icmp_ln272_reg_2906_reg[0]_0\(12),
      I3 => \icmp_ln272_reg_2906_reg[0]_0\(5),
      I4 => \icmp_ln272_reg_2906_reg[0]_0\(3),
      I5 => \icmp_ln272_reg_2906[0]_i_9_n_3\,
      O => \icmp_ln272_reg_2906[0]_i_5_n_3\
    );
\icmp_ln272_reg_2906[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(14),
      I1 => \icmp_ln272_reg_2906_reg[0]_0\(25),
      I2 => \icmp_ln272_reg_2906_reg[0]_0\(20),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I5 => \icmp_ln272_reg_2906_reg[0]_0\(22),
      O => \icmp_ln272_reg_2906[0]_i_6_n_3\
    );
\icmp_ln272_reg_2906[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(27),
      I1 => \icmp_ln272_reg_2906_reg[0]_0\(7),
      I2 => \icmp_ln272_reg_2906_reg[0]_0\(29),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I5 => \icmp_ln272_reg_2906_reg[0]_0\(26),
      O => \icmp_ln272_reg_2906[0]_i_7_n_3\
    );
\icmp_ln272_reg_2906[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(16),
      I1 => \icmp_ln272_reg_2906_reg[0]_0\(11),
      I2 => \icmp_ln272_reg_2906_reg[0]_0\(23),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I5 => \icmp_ln272_reg_2906_reg[0]_0\(19),
      O => \icmp_ln272_reg_2906[0]_i_8_n_3\
    );
\icmp_ln272_reg_2906[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(1),
      I1 => \icmp_ln272_reg_2906_reg[0]_0\(0),
      I2 => \icmp_ln272_reg_2906_reg[0]_0\(17),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I5 => \icmp_ln272_reg_2906_reg[0]_0\(15),
      O => \icmp_ln272_reg_2906[0]_i_9_n_3\
    );
\icmp_ln290_reg_3034[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^grp_matrix_vector_activate_stream_batch_fu_38_ap_start_reg_reg_0\,
      O => E(0)
    );
\icmp_ln290_reg_3034[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \icmp_ln290_reg_3034[0]_i_3_n_3\,
      I1 => \icmp_ln290_reg_3034_reg[0]_1\,
      I2 => \icmp_ln290_reg_3034_reg[0]_2\,
      I3 => \icmp_ln290_reg_3034_reg[0]_3\,
      O => \^icmp_ln290_fu_2381_p2\
    );
\icmp_ln290_reg_3034[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \i_fu_198[4]_i_2_n_3\,
      I1 => \icmp_ln272_reg_2906_reg[0]_0\(0),
      I2 => \icmp_ln290_reg_3034_reg[0]\,
      I3 => \icmp_ln290_reg_3034_reg[0]_0\(2),
      I4 => \icmp_ln290_reg_3034_reg[0]_0\(1),
      I5 => \icmp_ln290_reg_3034_reg[0]_0\(0),
      O => \icmp_ln290_reg_3034[0]_i_3_n_3\
    );
\inputBuf_V_1_fu_222[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000444"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(1),
      I1 => \icmp_ln272_reg_2906_reg[0]_0\(0),
      I2 => ap_loop_init_int,
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I4 => \^grp_matrix_vector_activate_stream_batch_fu_38_ap_start_reg_reg\,
      O => \sf_fu_194_reg[1]\(0)
    );
\inputBuf_V_2_fu_226[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000444"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(0),
      I1 => \icmp_ln272_reg_2906_reg[0]_0\(1),
      I2 => ap_loop_init_int,
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I4 => \^grp_matrix_vector_activate_stream_batch_fu_38_ap_start_reg_reg\,
      O => \sf_fu_194_reg[0]_0\(0)
    );
\inputBuf_V_3_fu_230[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002A00"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(0),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I3 => \icmp_ln272_reg_2906_reg[0]_0\(1),
      I4 => \^grp_matrix_vector_activate_stream_batch_fu_38_ap_start_reg_reg\,
      O => \sf_fu_194_reg[0]\(0)
    );
\inputBuf_V_fu_218[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C0D5"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(1),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I3 => \icmp_ln272_reg_2906_reg[0]_0\(0),
      I4 => \^grp_matrix_vector_activate_stream_batch_fu_38_ap_start_reg_reg\,
      O => \sf_fu_194_reg[1]_0\(0)
    );
\nf_1_fu_234[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \nf_1_fu_234_reg[31]\(0),
      O => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg_reg_4(0)
    );
\nf_1_fu_234[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080F080008080808"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I2 => \ap_CS_iter1_fsm[1]_i_2_n_3\,
      I3 => \^icmp_ln249_fu_352_p2\,
      I4 => \nf_1_fu_234[31]_i_2_n_3\,
      I5 => \^icmp_ln290_fu_2381_p2\,
      O => SR(0)
    );
\nf_1_fu_234[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \nf_1_fu_234[31]_i_3_n_3\,
      I1 => \nf_1_fu_234_reg[0]\,
      I2 => \nf_1_fu_234_reg[0]_0\,
      I3 => \nf_1_fu_234_reg[0]_1\,
      O => \nf_1_fu_234[31]_i_2_n_3\
    );
\nf_1_fu_234[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \i_fu_198[4]_i_2_n_3\,
      I1 => \nf_1_fu_234_reg[31]\(0),
      I2 => \nf_1_fu_234[31]_i_2_0\,
      I3 => \nf_1_fu_234[31]_i_2_1\(1),
      I4 => \nf_1_fu_234[31]_i_2_1\(2),
      I5 => \nf_1_fu_234[31]_i_2_1\(0),
      O => \nf_1_fu_234[31]_i_3_n_3\
    );
\nf_2_reg_2889[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(0),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \nf_1_fu_234_reg[3]\(0)
    );
\nf_2_reg_2889[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(1),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \nf_1_fu_234_reg[3]\(1)
    );
\nf_2_reg_2889[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(2),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \nf_1_fu_234_reg[3]\(2)
    );
\nf_2_reg_2889[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(3),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \nf_1_fu_234_reg[3]\(3)
    );
\nf_fu_2392_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(8),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \ap_sig_allocacmp_nf_2__0\(4)
    );
\nf_fu_2392_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(7),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(3)
    );
\nf_fu_2392_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(6),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(2)
    );
\nf_fu_2392_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(5),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(1)
    );
\nf_fu_2392_p2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(12),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(8)
    );
\nf_fu_2392_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(11),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(7)
    );
\nf_fu_2392_p2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(10),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(6)
    );
\nf_fu_2392_p2_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(9),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(5)
    );
\nf_fu_2392_p2_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(16),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(12)
    );
\nf_fu_2392_p2_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(15),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(11)
    );
\nf_fu_2392_p2_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(14),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(10)
    );
\nf_fu_2392_p2_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(13),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(9)
    );
\nf_fu_2392_p2_carry__3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(20),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(16)
    );
\nf_fu_2392_p2_carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(19),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(15)
    );
\nf_fu_2392_p2_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(18),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(14)
    );
\nf_fu_2392_p2_carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(17),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(13)
    );
\nf_fu_2392_p2_carry__4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(24),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(20)
    );
\nf_fu_2392_p2_carry__4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(23),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(19)
    );
\nf_fu_2392_p2_carry__4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(22),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(18)
    );
\nf_fu_2392_p2_carry__4_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(21),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(17)
    );
\nf_fu_2392_p2_carry__5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(28),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(24)
    );
\nf_fu_2392_p2_carry__5_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(27),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(23)
    );
\nf_fu_2392_p2_carry__5_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(26),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(22)
    );
\nf_fu_2392_p2_carry__5_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(25),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(21)
    );
\nf_fu_2392_p2_carry__6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(31),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(27)
    );
\nf_fu_2392_p2_carry__6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(30),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(26)
    );
\nf_fu_2392_p2_carry__6_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(29),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(25)
    );
nf_fu_2392_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(4),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(0)
    );
nf_fu_2392_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(3),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \nf_1_fu_234_reg[3]_0\(2)
    );
nf_fu_2392_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(2),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \nf_1_fu_234_reg[3]_0\(1)
    );
nf_fu_2392_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_234_reg[31]\(1),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \nf_1_fu_234_reg[3]_0\(0)
    );
\sf_2_fu_2375_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(8),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \^sf_fu_194_reg[31]\(7)
    );
\sf_2_fu_2375_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(7),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \^sf_fu_194_reg[31]\(6)
    );
\sf_2_fu_2375_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(6),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \^sf_fu_194_reg[31]\(5)
    );
\sf_2_fu_2375_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(5),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \^sf_fu_194_reg[31]\(4)
    );
\sf_2_fu_2375_p2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(12),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \^sf_fu_194_reg[31]\(11)
    );
\sf_2_fu_2375_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(11),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \^sf_fu_194_reg[31]\(10)
    );
\sf_2_fu_2375_p2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(10),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \^sf_fu_194_reg[31]\(9)
    );
\sf_2_fu_2375_p2_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(9),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \^sf_fu_194_reg[31]\(8)
    );
\sf_2_fu_2375_p2_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(16),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \^sf_fu_194_reg[31]\(15)
    );
\sf_2_fu_2375_p2_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(15),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \^sf_fu_194_reg[31]\(14)
    );
\sf_2_fu_2375_p2_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(14),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \^sf_fu_194_reg[31]\(13)
    );
\sf_2_fu_2375_p2_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(13),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \^sf_fu_194_reg[31]\(12)
    );
\sf_2_fu_2375_p2_carry__3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(20),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \^sf_fu_194_reg[31]\(19)
    );
\sf_2_fu_2375_p2_carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(19),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \^sf_fu_194_reg[31]\(18)
    );
\sf_2_fu_2375_p2_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(18),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \^sf_fu_194_reg[31]\(17)
    );
\sf_2_fu_2375_p2_carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(17),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \^sf_fu_194_reg[31]\(16)
    );
\sf_2_fu_2375_p2_carry__4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(24),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \^sf_fu_194_reg[31]\(23)
    );
\sf_2_fu_2375_p2_carry__4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(23),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \^sf_fu_194_reg[31]\(22)
    );
\sf_2_fu_2375_p2_carry__4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(22),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \^sf_fu_194_reg[31]\(21)
    );
\sf_2_fu_2375_p2_carry__4_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(21),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \^sf_fu_194_reg[31]\(20)
    );
\sf_2_fu_2375_p2_carry__5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(28),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \^sf_fu_194_reg[31]\(27)
    );
\sf_2_fu_2375_p2_carry__5_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(27),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \^sf_fu_194_reg[31]\(26)
    );
\sf_2_fu_2375_p2_carry__5_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(26),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \^sf_fu_194_reg[31]\(25)
    );
\sf_2_fu_2375_p2_carry__5_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(25),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \^sf_fu_194_reg[31]\(24)
    );
\sf_2_fu_2375_p2_carry__6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(31),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \^sf_fu_194_reg[31]\(30)
    );
\sf_2_fu_2375_p2_carry__6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(30),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \^sf_fu_194_reg[31]\(29)
    );
\sf_2_fu_2375_p2_carry__6_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(29),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \^sf_fu_194_reg[31]\(28)
    );
sf_2_fu_2375_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(0),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \^sf_fu_194_reg[31]\(0)
    );
sf_2_fu_2375_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(4),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \^sf_fu_194_reg[31]\(3)
    );
sf_2_fu_2375_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(3),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \^sf_fu_194_reg[31]\(2)
    );
sf_2_fu_2375_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(2),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => \^sf_fu_194_reg[31]\(1)
    );
sf_2_fu_2375_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg[0]_0\(1),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      O => S(0)
    );
\sf_fu_194[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \icmp_ln272_reg_2906_reg[0]_0\(0),
      O => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg_reg_3(0)
    );
\sf_fu_194[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^icmp_ln290_fu_2381_p2\,
      I1 => \^grp_matrix_vector_activate_stream_batch_fu_38_ap_start_reg_reg_0\,
      O => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg_reg_1(0)
    );
\sf_fu_194[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^grp_matrix_vector_activate_stream_batch_fu_38_ap_start_reg_reg_0\,
      I1 => \^icmp_ln290_fu_2381_p2\,
      O => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg_reg_2(0)
    );
\xor_ln1019_27_reg_2914[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF22222222"
    )
        port map (
      I0 => \xor_ln1019_27_reg_2914[0]_i_3_n_3\,
      I1 => \xor_ln1019_27_reg_2914[0]_i_4_n_3\,
      I2 => \xor_ln1019_123_reg_3004_reg[0]\(0),
      I3 => B_V_data_1_sel,
      I4 => \xor_ln1019_123_reg_3004_reg[0]_0\(0),
      I5 => \^i_fu_198_reg[4]\,
      O => \B_V_data_1_payload_B_reg[13]\
    );
\xor_ln1019_27_reg_2914[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"53335DDD5FFF5DDD"
    )
        port map (
      I0 => \add_ln840_12_reg_2939[1]_i_3_1\(13),
      I1 => \icmp_ln272_reg_2906_reg[0]_0\(1),
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \icmp_ln272_reg_2906_reg[0]_0\(0),
      I5 => \add_ln840_12_reg_2939[1]_i_3_2\(13),
      O => \xor_ln1019_27_reg_2914[0]_i_3_n_3\
    );
\xor_ln1019_27_reg_2914[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002A3F00002A0000"
    )
        port map (
      I0 => \add_ln840_12_reg_2939[1]_i_3\(13),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \icmp_ln272_reg_2906_reg[0]_0\(1),
      I4 => \icmp_ln272_reg_2906_reg[0]_0\(0),
      I5 => \add_ln840_12_reg_2939[1]_i_3_0\(13),
      O => \xor_ln1019_27_reg_2914[0]_i_4_n_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_MatrixVectorActivation_2_regslice_both is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    ap_rst_n_inv : out STD_LOGIC;
    B_V_data_1_sel : out STD_LOGIC;
    in0_V_TVALID_int_regslice : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[5]_1\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[6]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[15]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[5]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[5]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[15]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[13]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_A_reg[13]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[7]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[10]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[2]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[1]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[14]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[12]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[4]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[3]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[15]_2\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln840_60_reg_3029_reg[1]\ : in STD_LOGIC;
    \add_ln840_60_reg_3029_reg[1]_0\ : in STD_LOGIC;
    \add_ln840_60_reg_3029_reg[1]_1\ : in STD_LOGIC;
    \add_ln840_44_reg_2999_reg[1]\ : in STD_LOGIC;
    \add_ln840_44_reg_2999_reg[1]_0\ : in STD_LOGIC;
    \add_ln840_44_reg_2999_reg[1]_1\ : in STD_LOGIC;
    \add_ln840_28_reg_2969_reg[1]\ : in STD_LOGIC;
    \add_ln840_28_reg_2969_reg[1]_0\ : in STD_LOGIC;
    \add_ln840_28_reg_2969_reg[1]_1\ : in STD_LOGIC;
    \add_ln840_12_reg_2939_reg[0]\ : in STD_LOGIC;
    \add_ln840_12_reg_2939_reg[0]_0\ : in STD_LOGIC;
    \add_ln840_12_reg_2939_reg[0]_1\ : in STD_LOGIC;
    \add_ln840_60_reg_3029_reg[1]_2\ : in STD_LOGIC;
    \add_ln840_60_reg_3029_reg[1]_3\ : in STD_LOGIC;
    \add_ln840_60_reg_3029_reg[1]_4\ : in STD_LOGIC;
    \add_ln840_60_reg_3029_reg[1]_5\ : in STD_LOGIC;
    \add_ln840_53_reg_3014_reg[0]\ : in STD_LOGIC;
    \add_ln840_53_reg_3014_reg[0]_0\ : in STD_LOGIC;
    \add_ln840_57_reg_3019_reg[0]\ : in STD_LOGIC;
    \add_ln840_57_reg_3019_reg[0]_0\ : in STD_LOGIC;
    \add_ln840_49_reg_3009_reg[0]\ : in STD_LOGIC;
    \add_ln840_49_reg_3009_reg[0]_0\ : in STD_LOGIC;
    \add_ln840_58_reg_3024_reg[0]\ : in STD_LOGIC;
    \add_ln840_58_reg_3024_reg[0]_0\ : in STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_MatrixVectorActivation_2_regslice_both : entity is "MatrixVectorActivation_2_regslice_both";
end top_StreamingDataflowPartition_1_0_MatrixVectorActivation_2_regslice_both;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_MatrixVectorActivation_2_regslice_both is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^b_v_data_1_payload_a_reg[13]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^b_v_data_1_payload_b_reg[13]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^b_v_data_1_payload_b_reg[15]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[5]_1\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[6]_0\ : STD_LOGIC;
  signal \^b_v_data_1_sel\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__0_n_3\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal \^in0_v_tvalid_int_regslice\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln840_10_reg_2934[1]_i_2\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \add_ln840_10_reg_2934[1]_i_4\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \add_ln840_12_reg_2939[1]_i_3\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \add_ln840_12_reg_2939[1]_i_5\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \add_ln840_12_reg_2939[1]_i_6\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \add_ln840_1_reg_2919[1]_i_2\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \add_ln840_1_reg_2919[1]_i_4\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \add_ln840_5_reg_2924[2]_i_2\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \add_ln840_5_reg_2924[2]_i_7\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \add_ln840_9_reg_2929[2]_i_2\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \add_ln840_9_reg_2929[2]_i_5\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \inputBuf_V_3_fu_230[0]_i_1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \inputBuf_V_3_fu_230[10]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \inputBuf_V_3_fu_230[11]_i_1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \inputBuf_V_3_fu_230[12]_i_1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \inputBuf_V_3_fu_230[14]_i_1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \inputBuf_V_3_fu_230[15]_i_2\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \inputBuf_V_3_fu_230[1]_i_1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \inputBuf_V_3_fu_230[2]_i_1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \inputBuf_V_3_fu_230[3]_i_1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \inputBuf_V_3_fu_230[4]_i_1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \inputBuf_V_3_fu_230[5]_i_1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \inputBuf_V_3_fu_230[6]_i_1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \inputBuf_V_3_fu_230[7]_i_1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \inputBuf_V_3_fu_230[8]_i_1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \inputBuf_V_3_fu_230[9]_i_1\ : label is "soft_lutpair402";
begin
  \B_V_data_1_payload_A_reg[13]_0\(0) <= \^b_v_data_1_payload_a_reg[13]_0\(0);
  \B_V_data_1_payload_B_reg[13]_0\(0) <= \^b_v_data_1_payload_b_reg[13]_0\(0);
  \B_V_data_1_payload_B_reg[15]_0\ <= \^b_v_data_1_payload_b_reg[15]_0\;
  \B_V_data_1_payload_B_reg[5]_1\ <= \^b_v_data_1_payload_b_reg[5]_1\;
  \B_V_data_1_payload_B_reg[6]_0\ <= \^b_v_data_1_payload_b_reg[6]_0\;
  B_V_data_1_sel <= \^b_v_data_1_sel\;
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  in0_V_TVALID_int_regslice <= \^in0_v_tvalid_int_regslice\;
\B_V_data_1_payload_A[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^in0_v_tvalid_int_regslice\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(10),
      Q => B_V_data_1_payload_A(10),
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(11),
      Q => B_V_data_1_payload_A(11),
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(12),
      Q => B_V_data_1_payload_A(12),
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(13),
      Q => \^b_v_data_1_payload_a_reg[13]_0\(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(14),
      Q => B_V_data_1_payload_A(14),
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(15),
      Q => B_V_data_1_payload_A(15),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(4),
      Q => B_V_data_1_payload_A(4),
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(5),
      Q => B_V_data_1_payload_A(5),
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(6),
      Q => B_V_data_1_payload_A(6),
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(7),
      Q => B_V_data_1_payload_A(7),
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(8),
      Q => B_V_data_1_payload_A(8),
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(9),
      Q => B_V_data_1_payload_A(9),
      R => '0'
    );
\B_V_data_1_payload_B[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^in0_v_tvalid_int_regslice\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(10),
      Q => B_V_data_1_payload_B(10),
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(11),
      Q => B_V_data_1_payload_B(11),
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(12),
      Q => B_V_data_1_payload_B(12),
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(13),
      Q => \^b_v_data_1_payload_b_reg[13]_0\(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(14),
      Q => B_V_data_1_payload_B(14),
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(15),
      Q => B_V_data_1_payload_B(15),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(4),
      Q => B_V_data_1_payload_B(4),
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(5),
      Q => B_V_data_1_payload_B(5),
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(6),
      Q => B_V_data_1_payload_B(6),
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(7),
      Q => B_V_data_1_payload_B(7),
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(8),
      Q => B_V_data_1_payload_B(8),
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(9),
      Q => B_V_data_1_payload_B(9),
      R => '0'
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_reg_0,
      Q => \^b_v_data_1_sel\,
      R => \^ap_rst_n_inv\
    );
\B_V_data_1_sel_wr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[1]_0\,
      I1 => in0_V_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__0_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__0_n_3\,
      Q => B_V_data_1_sel_wr,
      R => \^ap_rst_n_inv\
    );
\B_V_data_1_state[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA808A80AA80AA80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => in0_V_TVALID,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => \^in0_v_tvalid_int_regslice\,
      I4 => \B_V_data_1_state_reg[0]_0\,
      I5 => Q(0),
      O => \B_V_data_1_state[0]_i_1__1_n_3\
    );
\B_V_data_1_state[1]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_inv\
    );
\B_V_data_1_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5DFF5D5D"
    )
        port map (
      I0 => \^in0_v_tvalid_int_regslice\,
      I1 => Q(0),
      I2 => \B_V_data_1_state_reg[0]_0\,
      I3 => in0_V_TVALID,
      I4 => \^b_v_data_1_state_reg[1]_0\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__1_n_3\,
      Q => \^in0_v_tvalid_int_regslice\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => \^ap_rst_n_inv\
    );
\add_ln840_10_reg_2934[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(4),
      I3 => \add_ln840_60_reg_3029_reg[1]_2\,
      I4 => \add_ln840_58_reg_3024_reg[0]\,
      O => \B_V_data_1_payload_B_reg[4]_0\
    );
\add_ln840_10_reg_2934[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(3),
      I3 => \add_ln840_60_reg_3029_reg[1]_2\,
      I4 => \add_ln840_58_reg_3024_reg[0]_0\,
      O => \B_V_data_1_payload_B_reg[3]_0\
    );
\add_ln840_12_reg_2939[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[15]_0\,
      I1 => \add_ln840_12_reg_2939_reg[0]\,
      I2 => \add_ln840_12_reg_2939_reg[0]_0\,
      I3 => \^b_v_data_1_payload_b_reg[6]_0\,
      I4 => \^b_v_data_1_payload_b_reg[5]_1\,
      I5 => \add_ln840_12_reg_2939_reg[0]_1\,
      O => \B_V_data_1_payload_B_reg[15]_1\(0)
    );
\add_ln840_12_reg_2939[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => B_V_data_1_payload_B(15),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(15),
      I3 => \add_ln840_60_reg_3029_reg[1]_2\,
      I4 => \add_ln840_60_reg_3029_reg[1]_5\,
      O => \^b_v_data_1_payload_b_reg[15]_0\
    );
\add_ln840_12_reg_2939[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => B_V_data_1_payload_B(6),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(6),
      I3 => \add_ln840_60_reg_3029_reg[1]_2\,
      I4 => \add_ln840_60_reg_3029_reg[1]_3\,
      O => \^b_v_data_1_payload_b_reg[6]_0\
    );
\add_ln840_12_reg_2939[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => B_V_data_1_payload_B(5),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(5),
      I3 => \add_ln840_60_reg_3029_reg[1]_2\,
      I4 => \add_ln840_60_reg_3029_reg[1]_4\,
      O => \^b_v_data_1_payload_b_reg[5]_1\
    );
\add_ln840_1_reg_2919[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => B_V_data_1_payload_B(14),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(14),
      I3 => \add_ln840_60_reg_3029_reg[1]_2\,
      I4 => \add_ln840_49_reg_3009_reg[0]\,
      O => \B_V_data_1_payload_B_reg[14]_0\
    );
\add_ln840_1_reg_2919[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => B_V_data_1_payload_B(12),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(12),
      I3 => \add_ln840_60_reg_3029_reg[1]_2\,
      I4 => \add_ln840_49_reg_3009_reg[0]_0\,
      O => \B_V_data_1_payload_B_reg[12]_0\
    );
\add_ln840_28_reg_2969[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F99F90099009F99F"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[5]_1\,
      I1 => \add_ln840_28_reg_2969_reg[1]\,
      I2 => \add_ln840_28_reg_2969_reg[1]_0\,
      I3 => \^b_v_data_1_payload_b_reg[6]_0\,
      I4 => \add_ln840_28_reg_2969_reg[1]_1\,
      I5 => \^b_v_data_1_payload_b_reg[15]_0\,
      O => \B_V_data_1_payload_B_reg[5]_3\(0)
    );
\add_ln840_44_reg_2999[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F99F90099009F99F"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[5]_1\,
      I1 => \add_ln840_44_reg_2999_reg[1]\,
      I2 => \add_ln840_44_reg_2999_reg[1]_0\,
      I3 => \^b_v_data_1_payload_b_reg[6]_0\,
      I4 => \add_ln840_44_reg_2999_reg[1]_1\,
      I5 => \^b_v_data_1_payload_b_reg[15]_0\,
      O => \B_V_data_1_payload_B_reg[5]_2\(0)
    );
\add_ln840_5_reg_2924[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => B_V_data_1_payload_B(7),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(7),
      I3 => \add_ln840_60_reg_3029_reg[1]_2\,
      I4 => \add_ln840_53_reg_3014_reg[0]\,
      O => \B_V_data_1_payload_B_reg[7]_0\
    );
\add_ln840_5_reg_2924[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => B_V_data_1_payload_B(10),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(10),
      I3 => \add_ln840_60_reg_3029_reg[1]_2\,
      I4 => \add_ln840_53_reg_3014_reg[0]_0\,
      O => \B_V_data_1_payload_B_reg[10]_0\
    );
\add_ln840_60_reg_3029[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F99F90099009F99F"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[5]_1\,
      I1 => \add_ln840_60_reg_3029_reg[1]\,
      I2 => \add_ln840_60_reg_3029_reg[1]_0\,
      I3 => \^b_v_data_1_payload_b_reg[6]_0\,
      I4 => \add_ln840_60_reg_3029_reg[1]_1\,
      I5 => \^b_v_data_1_payload_b_reg[15]_0\,
      O => \B_V_data_1_payload_B_reg[5]_0\(0)
    );
\add_ln840_9_reg_2929[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(2),
      I3 => \add_ln840_60_reg_3029_reg[1]_2\,
      I4 => \add_ln840_57_reg_3019_reg[0]\,
      O => \B_V_data_1_payload_B_reg[2]_0\
    );
\add_ln840_9_reg_2929[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(1),
      I3 => \add_ln840_60_reg_3029_reg[1]_2\,
      I4 => \add_ln840_57_reg_3019_reg[0]_0\,
      O => \B_V_data_1_payload_B_reg[1]_0\
    );
\inputBuf_V_3_fu_230[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(0),
      O => \B_V_data_1_payload_B_reg[15]_2\(0)
    );
\inputBuf_V_3_fu_230[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(10),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(10),
      O => \B_V_data_1_payload_B_reg[15]_2\(10)
    );
\inputBuf_V_3_fu_230[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(11),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(11),
      O => \B_V_data_1_payload_B_reg[15]_2\(11)
    );
\inputBuf_V_3_fu_230[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(12),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(12),
      O => \B_V_data_1_payload_B_reg[15]_2\(12)
    );
\inputBuf_V_3_fu_230[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[13]_0\(0),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_a_reg[13]_0\(0),
      O => \B_V_data_1_payload_B_reg[15]_2\(13)
    );
\inputBuf_V_3_fu_230[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(14),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(14),
      O => \B_V_data_1_payload_B_reg[15]_2\(14)
    );
\inputBuf_V_3_fu_230[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(15),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(15),
      O => \B_V_data_1_payload_B_reg[15]_2\(15)
    );
\inputBuf_V_3_fu_230[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(1),
      O => \B_V_data_1_payload_B_reg[15]_2\(1)
    );
\inputBuf_V_3_fu_230[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(2),
      O => \B_V_data_1_payload_B_reg[15]_2\(2)
    );
\inputBuf_V_3_fu_230[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(3),
      O => \B_V_data_1_payload_B_reg[15]_2\(3)
    );
\inputBuf_V_3_fu_230[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(4),
      O => \B_V_data_1_payload_B_reg[15]_2\(4)
    );
\inputBuf_V_3_fu_230[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(5),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(5),
      O => \B_V_data_1_payload_B_reg[15]_2\(5)
    );
\inputBuf_V_3_fu_230[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(6),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(6),
      O => \B_V_data_1_payload_B_reg[15]_2\(6)
    );
\inputBuf_V_3_fu_230[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(7),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(7),
      O => \B_V_data_1_payload_B_reg[15]_2\(7)
    );
\inputBuf_V_3_fu_230[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(8),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(8),
      O => \B_V_data_1_payload_B_reg[15]_2\(8)
    );
\inputBuf_V_3_fu_230[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(9),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(9),
      O => \B_V_data_1_payload_B_reg[15]_2\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_StreamingDataflowPartition_1_0_MatrixVectorActivation_2_regslice_both__parameterized0\ is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    weights_V_TVALID_int_regslice : out STD_LOGIC;
    B_V_data_1_sel_rd_reg_0 : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[53]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[53]_1\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[54]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[63]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[37]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[37]_1\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[38]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[47]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[21]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[21]_1\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[22]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[31]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[15]_1\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[6]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[5]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[7]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[7]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[7]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[2]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[2]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[2]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_B_reg[62]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[46]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[30]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[14]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[52]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[36]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[20]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    xor_ln1019_123_fu_2261_p2 : out STD_LOGIC;
    xor_ln1019_91_fu_1805_p2 : out STD_LOGIC;
    xor_ln1019_59_fu_1349_p2 : out STD_LOGIC;
    xor_ln1019_27_fu_877_p2 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    weights_V_TVALID : in STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln840_60_reg_3029_reg[0]\ : in STD_LOGIC;
    \add_ln840_60_reg_3029_reg[0]_0\ : in STD_LOGIC;
    \add_ln840_60_reg_3029_reg[0]_1\ : in STD_LOGIC;
    \add_ln840_53_reg_3014_reg[0]\ : in STD_LOGIC;
    \add_ln840_53_reg_3014_reg[0]_0\ : in STD_LOGIC;
    \add_ln840_53_reg_3014_reg[2]\ : in STD_LOGIC;
    \add_ln840_53_reg_3014_reg[2]_0\ : in STD_LOGIC;
    \add_ln840_53_reg_3014_reg[2]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln840_53_reg_3014_reg[2]_2\ : in STD_LOGIC;
    \add_ln840_57_reg_3019_reg[0]\ : in STD_LOGIC;
    \add_ln840_57_reg_3019_reg[0]_0\ : in STD_LOGIC;
    \add_ln840_57_reg_3019_reg[2]\ : in STD_LOGIC;
    \add_ln840_57_reg_3019_reg[2]_0\ : in STD_LOGIC;
    \add_ln840_49_reg_3009_reg[0]\ : in STD_LOGIC;
    \add_ln840_49_reg_3009_reg[0]_0\ : in STD_LOGIC;
    \add_ln840_58_reg_3024_reg[0]\ : in STD_LOGIC;
    \add_ln840_58_reg_3024_reg[0]_0\ : in STD_LOGIC;
    \xor_ln1019_123_reg_3004_reg[0]\ : in STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_StreamingDataflowPartition_1_0_MatrixVectorActivation_2_regslice_both__parameterized0\ : entity is "MatrixVectorActivation_2_regslice_both";
end \top_StreamingDataflowPartition_1_0_MatrixVectorActivation_2_regslice_both__parameterized0\;

architecture STRUCTURE of \top_StreamingDataflowPartition_1_0_MatrixVectorActivation_2_regslice_both__parameterized0\ is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[24]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[25]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[26]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[27]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[28]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[29]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[30]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[31]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[32]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[33]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[34]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[35]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[36]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[37]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[38]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[39]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[40]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[41]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[42]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[43]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[44]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[45]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[46]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[47]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[48]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[49]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[50]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[51]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[52]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[53]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[54]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[55]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[56]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[57]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[58]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[59]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[60]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[61]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[62]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[63]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[9]\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[15]_1\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[21]_1\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[22]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[31]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[37]_1\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[38]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[47]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[53]_1\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[54]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[5]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[63]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[6]_0\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[24]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[25]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[26]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[27]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[28]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[29]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[30]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[31]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[32]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[33]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[34]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[35]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[36]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[37]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[38]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[39]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[40]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[41]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[42]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[43]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[44]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[45]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[46]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[47]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[48]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[49]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[50]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[51]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[52]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[53]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[54]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[55]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[56]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[57]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[58]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[59]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[60]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[61]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[62]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[63]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[9]\ : STD_LOGIC;
  signal \^b_v_data_1_sel_rd_reg_0\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__1_n_3\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \add_ln840_10_reg_2934[1]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_17_reg_2949[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_1_reg_2919[1]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_21_reg_2954[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_21_reg_2954[2]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_21_reg_2954[2]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_21_reg_2954[2]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_2959[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_2959[2]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_2959[2]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_25_reg_2959[2]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_26_reg_2964[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_33_reg_2979[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_37_reg_2984[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_37_reg_2984[2]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_37_reg_2984[2]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_37_reg_2984[2]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_41_reg_2989[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_41_reg_2989[2]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_41_reg_2989[2]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_41_reg_2989[2]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_42_reg_2994[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_49_reg_3009[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_53_reg_3014[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_53_reg_3014[2]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_53_reg_3014[2]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_53_reg_3014[2]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_57_reg_3019[2]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_57_reg_3019[2]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_57_reg_3019[2]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_57_reg_3019[2]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_58_reg_3024[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_5_reg_2924[2]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_5_reg_2924[2]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_5_reg_2924[2]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_5_reg_2924[2]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln840_9_reg_2929[2]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_9_reg_2929[2]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_9_reg_2929[2]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln840_9_reg_2929[2]_i_7_n_3\ : STD_LOGIC;
  signal \^weights_v_tvalid_int_regslice\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln840_10_reg_2934[1]_i_3\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \add_ln840_12_reg_2939[1]_i_2\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \add_ln840_12_reg_2939[1]_i_4\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \add_ln840_12_reg_2939[1]_i_7\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \add_ln840_17_reg_2949[1]_i_2\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \add_ln840_1_reg_2919[1]_i_3\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \add_ln840_21_reg_2954[2]_i_2\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \add_ln840_21_reg_2954[2]_i_5\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \add_ln840_25_reg_2959[2]_i_2\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \add_ln840_25_reg_2959[2]_i_3\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \add_ln840_26_reg_2964[1]_i_2\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \add_ln840_28_reg_2969[1]_i_2\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \add_ln840_28_reg_2969[1]_i_3\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \add_ln840_28_reg_2969[1]_i_4\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \add_ln840_33_reg_2979[1]_i_2\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \add_ln840_37_reg_2984[2]_i_2\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \add_ln840_37_reg_2984[2]_i_3\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \add_ln840_41_reg_2989[2]_i_2\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \add_ln840_41_reg_2989[2]_i_3\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \add_ln840_42_reg_2994[1]_i_2\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \add_ln840_44_reg_2999[1]_i_2\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \add_ln840_44_reg_2999[1]_i_3\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \add_ln840_44_reg_2999[1]_i_4\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \add_ln840_49_reg_3009[1]_i_2\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \add_ln840_53_reg_3014[2]_i_2\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \add_ln840_53_reg_3014[2]_i_5\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \add_ln840_57_reg_3019[2]_i_2\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \add_ln840_57_reg_3019[2]_i_3\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \add_ln840_58_reg_3024[1]_i_2\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \add_ln840_5_reg_2924[2]_i_3\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \add_ln840_5_reg_2924[2]_i_6\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \add_ln840_60_reg_3029[1]_i_2\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \add_ln840_60_reg_3029[1]_i_3\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \add_ln840_60_reg_3029[1]_i_4\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \add_ln840_9_reg_2929[2]_i_3\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \add_ln840_9_reg_2929[2]_i_4\ : label is "soft_lutpair408";
begin
  \B_V_data_1_payload_B_reg[15]_1\ <= \^b_v_data_1_payload_b_reg[15]_1\;
  \B_V_data_1_payload_B_reg[21]_1\ <= \^b_v_data_1_payload_b_reg[21]_1\;
  \B_V_data_1_payload_B_reg[22]_0\ <= \^b_v_data_1_payload_b_reg[22]_0\;
  \B_V_data_1_payload_B_reg[31]_0\ <= \^b_v_data_1_payload_b_reg[31]_0\;
  \B_V_data_1_payload_B_reg[37]_1\ <= \^b_v_data_1_payload_b_reg[37]_1\;
  \B_V_data_1_payload_B_reg[38]_0\ <= \^b_v_data_1_payload_b_reg[38]_0\;
  \B_V_data_1_payload_B_reg[47]_0\ <= \^b_v_data_1_payload_b_reg[47]_0\;
  \B_V_data_1_payload_B_reg[53]_1\ <= \^b_v_data_1_payload_b_reg[53]_1\;
  \B_V_data_1_payload_B_reg[54]_0\ <= \^b_v_data_1_payload_b_reg[54]_0\;
  \B_V_data_1_payload_B_reg[5]_0\ <= \^b_v_data_1_payload_b_reg[5]_0\;
  \B_V_data_1_payload_B_reg[63]_0\ <= \^b_v_data_1_payload_b_reg[63]_0\;
  \B_V_data_1_payload_B_reg[6]_0\ <= \^b_v_data_1_payload_b_reg[6]_0\;
  B_V_data_1_sel_rd_reg_0 <= \^b_v_data_1_sel_rd_reg_0\;
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  weights_V_TVALID_int_regslice <= \^weights_v_tvalid_int_regslice\;
\B_V_data_1_payload_A[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^weights_v_tvalid_int_regslice\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(0),
      Q => \B_V_data_1_payload_A_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(10),
      Q => \B_V_data_1_payload_A_reg_n_3_[10]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(11),
      Q => \B_V_data_1_payload_A_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(12),
      Q => \B_V_data_1_payload_A_reg_n_3_[12]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(13),
      Q => \B_V_data_1_payload_A_reg_n_3_[13]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(14),
      Q => \B_V_data_1_payload_A_reg_n_3_[14]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(15),
      Q => \B_V_data_1_payload_A_reg_n_3_[15]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(16),
      Q => \B_V_data_1_payload_A_reg_n_3_[16]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(17),
      Q => \B_V_data_1_payload_A_reg_n_3_[17]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(18),
      Q => \B_V_data_1_payload_A_reg_n_3_[18]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(19),
      Q => \B_V_data_1_payload_A_reg_n_3_[19]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(1),
      Q => \B_V_data_1_payload_A_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(20),
      Q => \B_V_data_1_payload_A_reg_n_3_[20]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(21),
      Q => \B_V_data_1_payload_A_reg_n_3_[21]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(22),
      Q => \B_V_data_1_payload_A_reg_n_3_[22]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(23),
      Q => \B_V_data_1_payload_A_reg_n_3_[23]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(24),
      Q => \B_V_data_1_payload_A_reg_n_3_[24]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(25),
      Q => \B_V_data_1_payload_A_reg_n_3_[25]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(26),
      Q => \B_V_data_1_payload_A_reg_n_3_[26]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(27),
      Q => \B_V_data_1_payload_A_reg_n_3_[27]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(28),
      Q => \B_V_data_1_payload_A_reg_n_3_[28]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(29),
      Q => \B_V_data_1_payload_A_reg_n_3_[29]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(2),
      Q => \B_V_data_1_payload_A_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(30),
      Q => \B_V_data_1_payload_A_reg_n_3_[30]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(31),
      Q => \B_V_data_1_payload_A_reg_n_3_[31]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(32),
      Q => \B_V_data_1_payload_A_reg_n_3_[32]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(33),
      Q => \B_V_data_1_payload_A_reg_n_3_[33]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(34),
      Q => \B_V_data_1_payload_A_reg_n_3_[34]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(35),
      Q => \B_V_data_1_payload_A_reg_n_3_[35]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(36),
      Q => \B_V_data_1_payload_A_reg_n_3_[36]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(37),
      Q => \B_V_data_1_payload_A_reg_n_3_[37]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(38),
      Q => \B_V_data_1_payload_A_reg_n_3_[38]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(39),
      Q => \B_V_data_1_payload_A_reg_n_3_[39]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(3),
      Q => \B_V_data_1_payload_A_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(40),
      Q => \B_V_data_1_payload_A_reg_n_3_[40]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(41),
      Q => \B_V_data_1_payload_A_reg_n_3_[41]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(42),
      Q => \B_V_data_1_payload_A_reg_n_3_[42]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(43),
      Q => \B_V_data_1_payload_A_reg_n_3_[43]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(44),
      Q => \B_V_data_1_payload_A_reg_n_3_[44]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(45),
      Q => \B_V_data_1_payload_A_reg_n_3_[45]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(46),
      Q => \B_V_data_1_payload_A_reg_n_3_[46]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(47),
      Q => \B_V_data_1_payload_A_reg_n_3_[47]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(48),
      Q => \B_V_data_1_payload_A_reg_n_3_[48]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(49),
      Q => \B_V_data_1_payload_A_reg_n_3_[49]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(4),
      Q => \B_V_data_1_payload_A_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(50),
      Q => \B_V_data_1_payload_A_reg_n_3_[50]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(51),
      Q => \B_V_data_1_payload_A_reg_n_3_[51]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(52),
      Q => \B_V_data_1_payload_A_reg_n_3_[52]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(53),
      Q => \B_V_data_1_payload_A_reg_n_3_[53]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(54),
      Q => \B_V_data_1_payload_A_reg_n_3_[54]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(55),
      Q => \B_V_data_1_payload_A_reg_n_3_[55]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(56),
      Q => \B_V_data_1_payload_A_reg_n_3_[56]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(57),
      Q => \B_V_data_1_payload_A_reg_n_3_[57]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(58),
      Q => \B_V_data_1_payload_A_reg_n_3_[58]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(59),
      Q => \B_V_data_1_payload_A_reg_n_3_[59]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(5),
      Q => \B_V_data_1_payload_A_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(60),
      Q => \B_V_data_1_payload_A_reg_n_3_[60]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(61),
      Q => \B_V_data_1_payload_A_reg_n_3_[61]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(62),
      Q => \B_V_data_1_payload_A_reg_n_3_[62]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(63),
      Q => \B_V_data_1_payload_A_reg_n_3_[63]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(6),
      Q => \B_V_data_1_payload_A_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(7),
      Q => \B_V_data_1_payload_A_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(8),
      Q => \B_V_data_1_payload_A_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(9),
      Q => \B_V_data_1_payload_A_reg_n_3_[9]\,
      R => '0'
    );
\B_V_data_1_payload_B[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^weights_v_tvalid_int_regslice\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(0),
      Q => \B_V_data_1_payload_B_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(10),
      Q => \B_V_data_1_payload_B_reg_n_3_[10]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(11),
      Q => \B_V_data_1_payload_B_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(12),
      Q => \B_V_data_1_payload_B_reg_n_3_[12]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(13),
      Q => \B_V_data_1_payload_B_reg_n_3_[13]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(14),
      Q => \B_V_data_1_payload_B_reg_n_3_[14]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(15),
      Q => \B_V_data_1_payload_B_reg_n_3_[15]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(16),
      Q => \B_V_data_1_payload_B_reg_n_3_[16]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(17),
      Q => \B_V_data_1_payload_B_reg_n_3_[17]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(18),
      Q => \B_V_data_1_payload_B_reg_n_3_[18]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(19),
      Q => \B_V_data_1_payload_B_reg_n_3_[19]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(1),
      Q => \B_V_data_1_payload_B_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(20),
      Q => \B_V_data_1_payload_B_reg_n_3_[20]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(21),
      Q => \B_V_data_1_payload_B_reg_n_3_[21]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(22),
      Q => \B_V_data_1_payload_B_reg_n_3_[22]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(23),
      Q => \B_V_data_1_payload_B_reg_n_3_[23]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(24),
      Q => \B_V_data_1_payload_B_reg_n_3_[24]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(25),
      Q => \B_V_data_1_payload_B_reg_n_3_[25]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(26),
      Q => \B_V_data_1_payload_B_reg_n_3_[26]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(27),
      Q => \B_V_data_1_payload_B_reg_n_3_[27]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(28),
      Q => \B_V_data_1_payload_B_reg_n_3_[28]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(29),
      Q => \B_V_data_1_payload_B_reg_n_3_[29]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(2),
      Q => \B_V_data_1_payload_B_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(30),
      Q => \B_V_data_1_payload_B_reg_n_3_[30]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(31),
      Q => \B_V_data_1_payload_B_reg_n_3_[31]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(32),
      Q => \B_V_data_1_payload_B_reg_n_3_[32]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(33),
      Q => \B_V_data_1_payload_B_reg_n_3_[33]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(34),
      Q => \B_V_data_1_payload_B_reg_n_3_[34]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(35),
      Q => \B_V_data_1_payload_B_reg_n_3_[35]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(36),
      Q => \B_V_data_1_payload_B_reg_n_3_[36]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(37),
      Q => \B_V_data_1_payload_B_reg_n_3_[37]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(38),
      Q => \B_V_data_1_payload_B_reg_n_3_[38]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(39),
      Q => \B_V_data_1_payload_B_reg_n_3_[39]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(3),
      Q => \B_V_data_1_payload_B_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(40),
      Q => \B_V_data_1_payload_B_reg_n_3_[40]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(41),
      Q => \B_V_data_1_payload_B_reg_n_3_[41]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(42),
      Q => \B_V_data_1_payload_B_reg_n_3_[42]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(43),
      Q => \B_V_data_1_payload_B_reg_n_3_[43]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(44),
      Q => \B_V_data_1_payload_B_reg_n_3_[44]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(45),
      Q => \B_V_data_1_payload_B_reg_n_3_[45]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(46),
      Q => \B_V_data_1_payload_B_reg_n_3_[46]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(47),
      Q => \B_V_data_1_payload_B_reg_n_3_[47]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(48),
      Q => \B_V_data_1_payload_B_reg_n_3_[48]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(49),
      Q => \B_V_data_1_payload_B_reg_n_3_[49]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(4),
      Q => \B_V_data_1_payload_B_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(50),
      Q => \B_V_data_1_payload_B_reg_n_3_[50]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(51),
      Q => \B_V_data_1_payload_B_reg_n_3_[51]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(52),
      Q => \B_V_data_1_payload_B_reg_n_3_[52]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(53),
      Q => \B_V_data_1_payload_B_reg_n_3_[53]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(54),
      Q => \B_V_data_1_payload_B_reg_n_3_[54]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(55),
      Q => \B_V_data_1_payload_B_reg_n_3_[55]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(56),
      Q => \B_V_data_1_payload_B_reg_n_3_[56]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(57),
      Q => \B_V_data_1_payload_B_reg_n_3_[57]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(58),
      Q => \B_V_data_1_payload_B_reg_n_3_[58]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(59),
      Q => \B_V_data_1_payload_B_reg_n_3_[59]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(5),
      Q => \B_V_data_1_payload_B_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(60),
      Q => \B_V_data_1_payload_B_reg_n_3_[60]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(61),
      Q => \B_V_data_1_payload_B_reg_n_3_[61]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(62),
      Q => \B_V_data_1_payload_B_reg_n_3_[62]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(63),
      Q => \B_V_data_1_payload_B_reg_n_3_[63]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(6),
      Q => \B_V_data_1_payload_B_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(7),
      Q => \B_V_data_1_payload_B_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(8),
      Q => \B_V_data_1_payload_B_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(9),
      Q => \B_V_data_1_payload_B_reg_n_3_[9]\,
      R => '0'
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_reg_1,
      Q => \^b_v_data_1_sel_rd_reg_0\,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[1]_0\,
      I1 => weights_V_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__1_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__1_n_3\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA808A80AA80AA80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => weights_V_TVALID,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => \^weights_v_tvalid_int_regslice\,
      I4 => \B_V_data_1_state_reg[0]_0\,
      I5 => Q(0),
      O => \B_V_data_1_state[0]_i_1__0_n_3\
    );
\B_V_data_1_state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5DFF5D5D"
    )
        port map (
      I0 => \^weights_v_tvalid_int_regslice\,
      I1 => Q(0),
      I2 => \B_V_data_1_state_reg[0]_0\,
      I3 => weights_V_TVALID,
      I4 => \^b_v_data_1_state_reg[1]_0\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__0_n_3\,
      Q => \^weights_v_tvalid_int_regslice\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => ap_rst_n_inv
    );
\add_ln840_10_reg_2934[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8B847B84747B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[4]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[4]\,
      I3 => \add_ln840_58_reg_3024_reg[0]\,
      I4 => \add_ln840_10_reg_2934[1]_i_3_n_3\,
      I5 => \add_ln840_58_reg_3024_reg[0]_0\,
      O => \B_V_data_1_payload_B_reg[4]_0\(0)
    );
\add_ln840_10_reg_2934[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[4]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[4]\,
      I3 => \add_ln840_58_reg_3024_reg[0]\,
      I4 => \add_ln840_10_reg_2934[1]_i_3_n_3\,
      I5 => \add_ln840_58_reg_3024_reg[0]_0\,
      O => \B_V_data_1_payload_B_reg[4]_0\(1)
    );
\add_ln840_10_reg_2934[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[3]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[3]\,
      O => \add_ln840_10_reg_2934[1]_i_3_n_3\
    );
\add_ln840_12_reg_2939[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F99F90099009F99F"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[15]_1\,
      I1 => \add_ln840_60_reg_3029_reg[0]_1\,
      I2 => \^b_v_data_1_payload_b_reg[6]_0\,
      I3 => \add_ln840_60_reg_3029_reg[0]_0\,
      I4 => \add_ln840_60_reg_3029_reg[0]\,
      I5 => \^b_v_data_1_payload_b_reg[5]_0\,
      O => \B_V_data_1_payload_B_reg[15]_0\(0)
    );
\add_ln840_12_reg_2939[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[15]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[15]\,
      O => \^b_v_data_1_payload_b_reg[15]_1\
    );
\add_ln840_12_reg_2939[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[6]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[6]\,
      O => \^b_v_data_1_payload_b_reg[6]_0\
    );
\add_ln840_12_reg_2939[1]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[5]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[5]\,
      O => \^b_v_data_1_payload_b_reg[5]_0\
    );
\add_ln840_17_reg_2949[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8B847B84747B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[30]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[30]\,
      I3 => \add_ln840_49_reg_3009_reg[0]\,
      I4 => \add_ln840_17_reg_2949[1]_i_2_n_3\,
      I5 => \add_ln840_49_reg_3009_reg[0]_0\,
      O => \B_V_data_1_payload_B_reg[30]_0\(0)
    );
\add_ln840_17_reg_2949[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[30]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[30]\,
      I3 => \add_ln840_49_reg_3009_reg[0]\,
      I4 => \add_ln840_17_reg_2949[1]_i_2_n_3\,
      I5 => \add_ln840_49_reg_3009_reg[0]_0\,
      O => \B_V_data_1_payload_B_reg[30]_0\(1)
    );
\add_ln840_17_reg_2949[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[28]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[28]\,
      O => \add_ln840_17_reg_2949[1]_i_2_n_3\
    );
\add_ln840_1_reg_2919[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8B847B84747B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[14]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[14]\,
      I3 => \add_ln840_49_reg_3009_reg[0]\,
      I4 => \add_ln840_1_reg_2919[1]_i_3_n_3\,
      I5 => \add_ln840_49_reg_3009_reg[0]_0\,
      O => \B_V_data_1_payload_B_reg[14]_0\(0)
    );
\add_ln840_1_reg_2919[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[14]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[14]\,
      I3 => \add_ln840_49_reg_3009_reg[0]\,
      I4 => \add_ln840_1_reg_2919[1]_i_3_n_3\,
      I5 => \add_ln840_49_reg_3009_reg[0]_0\,
      O => \B_V_data_1_payload_B_reg[14]_0\(1)
    );
\add_ln840_1_reg_2919[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[12]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[12]\,
      O => \add_ln840_1_reg_2919[1]_i_3_n_3\
    );
\add_ln840_21_reg_2954[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln840_53_reg_3014_reg[0]\,
      I1 => \add_ln840_21_reg_2954[2]_i_5_n_3\,
      I2 => \add_ln840_21_reg_2954[2]_i_4_n_3\,
      I3 => \add_ln840_21_reg_2954[2]_i_3_n_3\,
      I4 => \add_ln840_21_reg_2954[2]_i_2_n_3\,
      I5 => \add_ln840_53_reg_3014_reg[0]_0\,
      O => \B_V_data_1_payload_B_reg[7]_2\(0)
    );
\add_ln840_21_reg_2954[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9FF6099F099F9FF6"
    )
        port map (
      I0 => \add_ln840_53_reg_3014_reg[0]_0\,
      I1 => \add_ln840_21_reg_2954[2]_i_2_n_3\,
      I2 => \add_ln840_21_reg_2954[2]_i_3_n_3\,
      I3 => \add_ln840_21_reg_2954[2]_i_4_n_3\,
      I4 => \add_ln840_21_reg_2954[2]_i_5_n_3\,
      I5 => \add_ln840_53_reg_3014_reg[0]\,
      O => \B_V_data_1_payload_B_reg[7]_2\(1)
    );
\add_ln840_21_reg_2954[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0009000000000009"
    )
        port map (
      I0 => \add_ln840_53_reg_3014_reg[0]_0\,
      I1 => \add_ln840_21_reg_2954[2]_i_2_n_3\,
      I2 => \add_ln840_21_reg_2954[2]_i_3_n_3\,
      I3 => \add_ln840_21_reg_2954[2]_i_4_n_3\,
      I4 => \add_ln840_21_reg_2954[2]_i_5_n_3\,
      I5 => \add_ln840_53_reg_3014_reg[0]\,
      O => \B_V_data_1_payload_B_reg[7]_2\(2)
    );
\add_ln840_21_reg_2954[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[23]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[23]\,
      O => \add_ln840_21_reg_2954[2]_i_2_n_3\
    );
\add_ln840_21_reg_2954[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \add_ln840_53_reg_3014_reg[2]_2\,
      I1 => \add_ln840_53_reg_3014_reg[2]_0\,
      I2 => \add_ln840_53_reg_3014_reg[2]_1\(3),
      I3 => \B_V_data_1_payload_A_reg_n_3_[27]\,
      I4 => \^b_v_data_1_sel_rd_reg_0\,
      I5 => \B_V_data_1_payload_B_reg_n_3_[27]\,
      O => \add_ln840_21_reg_2954[2]_i_3_n_3\
    );
\add_ln840_21_reg_2954[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \add_ln840_53_reg_3014_reg[2]\,
      I1 => \add_ln840_53_reg_3014_reg[2]_0\,
      I2 => \add_ln840_53_reg_3014_reg[2]_1\(1),
      I3 => \B_V_data_1_payload_A_reg_n_3_[24]\,
      I4 => \^b_v_data_1_sel_rd_reg_0\,
      I5 => \B_V_data_1_payload_B_reg_n_3_[24]\,
      O => \add_ln840_21_reg_2954[2]_i_4_n_3\
    );
\add_ln840_21_reg_2954[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[26]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[26]\,
      O => \add_ln840_21_reg_2954[2]_i_5_n_3\
    );
\add_ln840_25_reg_2959[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln840_57_reg_3019_reg[0]\,
      I1 => \add_ln840_25_reg_2959[2]_i_3_n_3\,
      I2 => \add_ln840_25_reg_2959[2]_i_5_n_3\,
      I3 => \add_ln840_25_reg_2959[2]_i_4_n_3\,
      I4 => \add_ln840_25_reg_2959[2]_i_2_n_3\,
      I5 => \add_ln840_57_reg_3019_reg[0]_0\,
      O => \B_V_data_1_payload_B_reg[2]_2\(0)
    );
\add_ln840_25_reg_2959[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009F99FF99F6FF6"
    )
        port map (
      I0 => \add_ln840_57_reg_3019_reg[0]_0\,
      I1 => \add_ln840_25_reg_2959[2]_i_2_n_3\,
      I2 => \add_ln840_25_reg_2959[2]_i_3_n_3\,
      I3 => \add_ln840_57_reg_3019_reg[0]\,
      I4 => \add_ln840_25_reg_2959[2]_i_4_n_3\,
      I5 => \add_ln840_25_reg_2959[2]_i_5_n_3\,
      O => \B_V_data_1_payload_B_reg[2]_2\(1)
    );
\add_ln840_25_reg_2959[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \add_ln840_57_reg_3019_reg[0]_0\,
      I1 => \add_ln840_25_reg_2959[2]_i_2_n_3\,
      I2 => \add_ln840_25_reg_2959[2]_i_3_n_3\,
      I3 => \add_ln840_57_reg_3019_reg[0]\,
      I4 => \add_ln840_25_reg_2959[2]_i_4_n_3\,
      I5 => \add_ln840_25_reg_2959[2]_i_5_n_3\,
      O => \B_V_data_1_payload_B_reg[2]_2\(2)
    );
\add_ln840_25_reg_2959[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[18]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[18]\,
      O => \add_ln840_25_reg_2959[2]_i_2_n_3\
    );
\add_ln840_25_reg_2959[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[17]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[17]\,
      O => \add_ln840_25_reg_2959[2]_i_3_n_3\
    );
\add_ln840_25_reg_2959[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \add_ln840_57_reg_3019_reg[2]_0\,
      I1 => \add_ln840_53_reg_3014_reg[2]_0\,
      I2 => \add_ln840_53_reg_3014_reg[2]_1\(2),
      I3 => \B_V_data_1_payload_A_reg_n_3_[25]\,
      I4 => \^b_v_data_1_sel_rd_reg_0\,
      I5 => \B_V_data_1_payload_B_reg_n_3_[25]\,
      O => \add_ln840_25_reg_2959[2]_i_4_n_3\
    );
\add_ln840_25_reg_2959[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \add_ln840_57_reg_3019_reg[2]\,
      I1 => \add_ln840_53_reg_3014_reg[2]_0\,
      I2 => \add_ln840_53_reg_3014_reg[2]_1\(0),
      I3 => \B_V_data_1_payload_A_reg_n_3_[16]\,
      I4 => \^b_v_data_1_sel_rd_reg_0\,
      I5 => \B_V_data_1_payload_B_reg_n_3_[16]\,
      O => \add_ln840_25_reg_2959[2]_i_5_n_3\
    );
\add_ln840_26_reg_2964[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8B847B84747B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[20]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[20]\,
      I3 => \add_ln840_58_reg_3024_reg[0]\,
      I4 => \add_ln840_26_reg_2964[1]_i_2_n_3\,
      I5 => \add_ln840_58_reg_3024_reg[0]_0\,
      O => \B_V_data_1_payload_B_reg[20]_0\(0)
    );
\add_ln840_26_reg_2964[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[20]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[20]\,
      I3 => \add_ln840_58_reg_3024_reg[0]\,
      I4 => \add_ln840_26_reg_2964[1]_i_2_n_3\,
      I5 => \add_ln840_58_reg_3024_reg[0]_0\,
      O => \B_V_data_1_payload_B_reg[20]_0\(1)
    );
\add_ln840_26_reg_2964[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[19]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[19]\,
      O => \add_ln840_26_reg_2964[1]_i_2_n_3\
    );
\add_ln840_28_reg_2969[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[21]_1\,
      I1 => \add_ln840_60_reg_3029_reg[0]\,
      I2 => \^b_v_data_1_payload_b_reg[22]_0\,
      I3 => \add_ln840_60_reg_3029_reg[0]_0\,
      I4 => \^b_v_data_1_payload_b_reg[31]_0\,
      I5 => \add_ln840_60_reg_3029_reg[0]_1\,
      O => \B_V_data_1_payload_B_reg[21]_0\(0)
    );
\add_ln840_28_reg_2969[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[21]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[21]\,
      O => \^b_v_data_1_payload_b_reg[21]_1\
    );
\add_ln840_28_reg_2969[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[22]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[22]\,
      O => \^b_v_data_1_payload_b_reg[22]_0\
    );
\add_ln840_28_reg_2969[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[31]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[31]\,
      O => \^b_v_data_1_payload_b_reg[31]_0\
    );
\add_ln840_33_reg_2979[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8B847B84747B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[46]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[46]\,
      I3 => \add_ln840_49_reg_3009_reg[0]\,
      I4 => \add_ln840_33_reg_2979[1]_i_2_n_3\,
      I5 => \add_ln840_49_reg_3009_reg[0]_0\,
      O => \B_V_data_1_payload_B_reg[46]_0\(0)
    );
\add_ln840_33_reg_2979[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[46]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[46]\,
      I3 => \add_ln840_49_reg_3009_reg[0]\,
      I4 => \add_ln840_33_reg_2979[1]_i_2_n_3\,
      I5 => \add_ln840_49_reg_3009_reg[0]_0\,
      O => \B_V_data_1_payload_B_reg[46]_0\(1)
    );
\add_ln840_33_reg_2979[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[44]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[44]\,
      O => \add_ln840_33_reg_2979[1]_i_2_n_3\
    );
\add_ln840_37_reg_2984[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln840_37_reg_2984[2]_i_5_n_3\,
      I1 => \add_ln840_37_reg_2984[2]_i_4_n_3\,
      I2 => \add_ln840_53_reg_3014_reg[0]\,
      I3 => \add_ln840_37_reg_2984[2]_i_3_n_3\,
      I4 => \add_ln840_37_reg_2984[2]_i_2_n_3\,
      I5 => \add_ln840_53_reg_3014_reg[0]_0\,
      O => \B_V_data_1_payload_B_reg[7]_1\(0)
    );
\add_ln840_37_reg_2984[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009F99FF99F6FF6"
    )
        port map (
      I0 => \add_ln840_53_reg_3014_reg[0]_0\,
      I1 => \add_ln840_37_reg_2984[2]_i_2_n_3\,
      I2 => \add_ln840_37_reg_2984[2]_i_3_n_3\,
      I3 => \add_ln840_53_reg_3014_reg[0]\,
      I4 => \add_ln840_37_reg_2984[2]_i_4_n_3\,
      I5 => \add_ln840_37_reg_2984[2]_i_5_n_3\,
      O => \B_V_data_1_payload_B_reg[7]_1\(1)
    );
\add_ln840_37_reg_2984[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \add_ln840_53_reg_3014_reg[0]_0\,
      I1 => \add_ln840_37_reg_2984[2]_i_2_n_3\,
      I2 => \add_ln840_37_reg_2984[2]_i_3_n_3\,
      I3 => \add_ln840_53_reg_3014_reg[0]\,
      I4 => \add_ln840_37_reg_2984[2]_i_4_n_3\,
      I5 => \add_ln840_37_reg_2984[2]_i_5_n_3\,
      O => \B_V_data_1_payload_B_reg[7]_1\(2)
    );
\add_ln840_37_reg_2984[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[39]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[39]\,
      O => \add_ln840_37_reg_2984[2]_i_2_n_3\
    );
\add_ln840_37_reg_2984[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[42]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[42]\,
      O => \add_ln840_37_reg_2984[2]_i_3_n_3\
    );
\add_ln840_37_reg_2984[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \add_ln840_53_reg_3014_reg[2]\,
      I1 => \add_ln840_53_reg_3014_reg[2]_0\,
      I2 => \add_ln840_53_reg_3014_reg[2]_1\(1),
      I3 => \B_V_data_1_payload_A_reg_n_3_[40]\,
      I4 => \^b_v_data_1_sel_rd_reg_0\,
      I5 => \B_V_data_1_payload_B_reg_n_3_[40]\,
      O => \add_ln840_37_reg_2984[2]_i_4_n_3\
    );
\add_ln840_37_reg_2984[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \add_ln840_53_reg_3014_reg[2]_2\,
      I1 => \add_ln840_53_reg_3014_reg[2]_0\,
      I2 => \add_ln840_53_reg_3014_reg[2]_1\(3),
      I3 => \B_V_data_1_payload_A_reg_n_3_[43]\,
      I4 => \^b_v_data_1_sel_rd_reg_0\,
      I5 => \B_V_data_1_payload_B_reg_n_3_[43]\,
      O => \add_ln840_37_reg_2984[2]_i_5_n_3\
    );
\add_ln840_41_reg_2989[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln840_41_reg_2989[2]_i_5_n_3\,
      I1 => \add_ln840_41_reg_2989[2]_i_4_n_3\,
      I2 => \add_ln840_57_reg_3019_reg[0]\,
      I3 => \add_ln840_41_reg_2989[2]_i_3_n_3\,
      I4 => \add_ln840_41_reg_2989[2]_i_2_n_3\,
      I5 => \add_ln840_57_reg_3019_reg[0]_0\,
      O => \B_V_data_1_payload_B_reg[2]_1\(0)
    );
\add_ln840_41_reg_2989[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009F99FF99F6FF6"
    )
        port map (
      I0 => \add_ln840_57_reg_3019_reg[0]_0\,
      I1 => \add_ln840_41_reg_2989[2]_i_2_n_3\,
      I2 => \add_ln840_41_reg_2989[2]_i_3_n_3\,
      I3 => \add_ln840_57_reg_3019_reg[0]\,
      I4 => \add_ln840_41_reg_2989[2]_i_4_n_3\,
      I5 => \add_ln840_41_reg_2989[2]_i_5_n_3\,
      O => \B_V_data_1_payload_B_reg[2]_1\(1)
    );
\add_ln840_41_reg_2989[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \add_ln840_57_reg_3019_reg[0]_0\,
      I1 => \add_ln840_41_reg_2989[2]_i_2_n_3\,
      I2 => \add_ln840_41_reg_2989[2]_i_3_n_3\,
      I3 => \add_ln840_57_reg_3019_reg[0]\,
      I4 => \add_ln840_41_reg_2989[2]_i_4_n_3\,
      I5 => \add_ln840_41_reg_2989[2]_i_5_n_3\,
      O => \B_V_data_1_payload_B_reg[2]_1\(2)
    );
\add_ln840_41_reg_2989[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[34]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[34]\,
      O => \add_ln840_41_reg_2989[2]_i_2_n_3\
    );
\add_ln840_41_reg_2989[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[33]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[33]\,
      O => \add_ln840_41_reg_2989[2]_i_3_n_3\
    );
\add_ln840_41_reg_2989[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \add_ln840_57_reg_3019_reg[2]\,
      I1 => \add_ln840_53_reg_3014_reg[2]_0\,
      I2 => \add_ln840_53_reg_3014_reg[2]_1\(0),
      I3 => \B_V_data_1_payload_A_reg_n_3_[32]\,
      I4 => \^b_v_data_1_sel_rd_reg_0\,
      I5 => \B_V_data_1_payload_B_reg_n_3_[32]\,
      O => \add_ln840_41_reg_2989[2]_i_4_n_3\
    );
\add_ln840_41_reg_2989[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \add_ln840_57_reg_3019_reg[2]_0\,
      I1 => \add_ln840_53_reg_3014_reg[2]_0\,
      I2 => \add_ln840_53_reg_3014_reg[2]_1\(2),
      I3 => \B_V_data_1_payload_A_reg_n_3_[41]\,
      I4 => \^b_v_data_1_sel_rd_reg_0\,
      I5 => \B_V_data_1_payload_B_reg_n_3_[41]\,
      O => \add_ln840_41_reg_2989[2]_i_5_n_3\
    );
\add_ln840_42_reg_2994[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8B847B84747B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[36]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[36]\,
      I3 => \add_ln840_58_reg_3024_reg[0]\,
      I4 => \add_ln840_42_reg_2994[1]_i_2_n_3\,
      I5 => \add_ln840_58_reg_3024_reg[0]_0\,
      O => \B_V_data_1_payload_B_reg[36]_0\(0)
    );
\add_ln840_42_reg_2994[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[36]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[36]\,
      I3 => \add_ln840_58_reg_3024_reg[0]\,
      I4 => \add_ln840_42_reg_2994[1]_i_2_n_3\,
      I5 => \add_ln840_58_reg_3024_reg[0]_0\,
      O => \B_V_data_1_payload_B_reg[36]_0\(1)
    );
\add_ln840_42_reg_2994[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[35]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[35]\,
      O => \add_ln840_42_reg_2994[1]_i_2_n_3\
    );
\add_ln840_44_reg_2999[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[37]_1\,
      I1 => \add_ln840_60_reg_3029_reg[0]\,
      I2 => \^b_v_data_1_payload_b_reg[38]_0\,
      I3 => \add_ln840_60_reg_3029_reg[0]_0\,
      I4 => \^b_v_data_1_payload_b_reg[47]_0\,
      I5 => \add_ln840_60_reg_3029_reg[0]_1\,
      O => \B_V_data_1_payload_B_reg[37]_0\(0)
    );
\add_ln840_44_reg_2999[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[37]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[37]\,
      O => \^b_v_data_1_payload_b_reg[37]_1\
    );
\add_ln840_44_reg_2999[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[38]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[38]\,
      O => \^b_v_data_1_payload_b_reg[38]_0\
    );
\add_ln840_44_reg_2999[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[47]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[47]\,
      O => \^b_v_data_1_payload_b_reg[47]_0\
    );
\add_ln840_49_reg_3009[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8B847B84747B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[62]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[62]\,
      I3 => \add_ln840_49_reg_3009_reg[0]\,
      I4 => \add_ln840_49_reg_3009[1]_i_2_n_3\,
      I5 => \add_ln840_49_reg_3009_reg[0]_0\,
      O => \B_V_data_1_payload_B_reg[62]_0\(0)
    );
\add_ln840_49_reg_3009[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[62]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[62]\,
      I3 => \add_ln840_49_reg_3009_reg[0]\,
      I4 => \add_ln840_49_reg_3009[1]_i_2_n_3\,
      I5 => \add_ln840_49_reg_3009_reg[0]_0\,
      O => \B_V_data_1_payload_B_reg[62]_0\(1)
    );
\add_ln840_49_reg_3009[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[60]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[60]\,
      O => \add_ln840_49_reg_3009[1]_i_2_n_3\
    );
\add_ln840_53_reg_3014[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln840_53_reg_3014_reg[0]\,
      I1 => \add_ln840_53_reg_3014[2]_i_5_n_3\,
      I2 => \add_ln840_53_reg_3014[2]_i_4_n_3\,
      I3 => \add_ln840_53_reg_3014[2]_i_3_n_3\,
      I4 => \add_ln840_53_reg_3014[2]_i_2_n_3\,
      I5 => \add_ln840_53_reg_3014_reg[0]_0\,
      O => \B_V_data_1_payload_B_reg[7]_0\(0)
    );
\add_ln840_53_reg_3014[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9FF6099F099F9FF6"
    )
        port map (
      I0 => \add_ln840_53_reg_3014_reg[0]_0\,
      I1 => \add_ln840_53_reg_3014[2]_i_2_n_3\,
      I2 => \add_ln840_53_reg_3014[2]_i_3_n_3\,
      I3 => \add_ln840_53_reg_3014[2]_i_4_n_3\,
      I4 => \add_ln840_53_reg_3014[2]_i_5_n_3\,
      I5 => \add_ln840_53_reg_3014_reg[0]\,
      O => \B_V_data_1_payload_B_reg[7]_0\(1)
    );
\add_ln840_53_reg_3014[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0009000000000009"
    )
        port map (
      I0 => \add_ln840_53_reg_3014_reg[0]_0\,
      I1 => \add_ln840_53_reg_3014[2]_i_2_n_3\,
      I2 => \add_ln840_53_reg_3014[2]_i_3_n_3\,
      I3 => \add_ln840_53_reg_3014[2]_i_4_n_3\,
      I4 => \add_ln840_53_reg_3014[2]_i_5_n_3\,
      I5 => \add_ln840_53_reg_3014_reg[0]\,
      O => \B_V_data_1_payload_B_reg[7]_0\(2)
    );
\add_ln840_53_reg_3014[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[55]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[55]\,
      O => \add_ln840_53_reg_3014[2]_i_2_n_3\
    );
\add_ln840_53_reg_3014[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \add_ln840_53_reg_3014_reg[2]_2\,
      I1 => \add_ln840_53_reg_3014_reg[2]_0\,
      I2 => \add_ln840_53_reg_3014_reg[2]_1\(3),
      I3 => \B_V_data_1_payload_A_reg_n_3_[59]\,
      I4 => \^b_v_data_1_sel_rd_reg_0\,
      I5 => \B_V_data_1_payload_B_reg_n_3_[59]\,
      O => \add_ln840_53_reg_3014[2]_i_3_n_3\
    );
\add_ln840_53_reg_3014[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \add_ln840_53_reg_3014_reg[2]\,
      I1 => \add_ln840_53_reg_3014_reg[2]_0\,
      I2 => \add_ln840_53_reg_3014_reg[2]_1\(1),
      I3 => \B_V_data_1_payload_A_reg_n_3_[56]\,
      I4 => \^b_v_data_1_sel_rd_reg_0\,
      I5 => \B_V_data_1_payload_B_reg_n_3_[56]\,
      O => \add_ln840_53_reg_3014[2]_i_4_n_3\
    );
\add_ln840_53_reg_3014[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[58]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[58]\,
      O => \add_ln840_53_reg_3014[2]_i_5_n_3\
    );
\add_ln840_57_reg_3019[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln840_57_reg_3019[2]_i_5_n_3\,
      I1 => \add_ln840_57_reg_3019[2]_i_4_n_3\,
      I2 => \add_ln840_57_reg_3019_reg[0]\,
      I3 => \add_ln840_57_reg_3019[2]_i_3_n_3\,
      I4 => \add_ln840_57_reg_3019[2]_i_2_n_3\,
      I5 => \add_ln840_57_reg_3019_reg[0]_0\,
      O => \B_V_data_1_payload_B_reg[2]_0\(0)
    );
\add_ln840_57_reg_3019[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009F99FF99F6FF6"
    )
        port map (
      I0 => \add_ln840_57_reg_3019_reg[0]_0\,
      I1 => \add_ln840_57_reg_3019[2]_i_2_n_3\,
      I2 => \add_ln840_57_reg_3019[2]_i_3_n_3\,
      I3 => \add_ln840_57_reg_3019_reg[0]\,
      I4 => \add_ln840_57_reg_3019[2]_i_4_n_3\,
      I5 => \add_ln840_57_reg_3019[2]_i_5_n_3\,
      O => \B_V_data_1_payload_B_reg[2]_0\(1)
    );
\add_ln840_57_reg_3019[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \add_ln840_57_reg_3019_reg[0]_0\,
      I1 => \add_ln840_57_reg_3019[2]_i_2_n_3\,
      I2 => \add_ln840_57_reg_3019[2]_i_3_n_3\,
      I3 => \add_ln840_57_reg_3019_reg[0]\,
      I4 => \add_ln840_57_reg_3019[2]_i_4_n_3\,
      I5 => \add_ln840_57_reg_3019[2]_i_5_n_3\,
      O => \B_V_data_1_payload_B_reg[2]_0\(2)
    );
\add_ln840_57_reg_3019[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[50]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[50]\,
      O => \add_ln840_57_reg_3019[2]_i_2_n_3\
    );
\add_ln840_57_reg_3019[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[49]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[49]\,
      O => \add_ln840_57_reg_3019[2]_i_3_n_3\
    );
\add_ln840_57_reg_3019[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \add_ln840_57_reg_3019_reg[2]\,
      I1 => \add_ln840_53_reg_3014_reg[2]_0\,
      I2 => \add_ln840_53_reg_3014_reg[2]_1\(0),
      I3 => \B_V_data_1_payload_A_reg_n_3_[48]\,
      I4 => \^b_v_data_1_sel_rd_reg_0\,
      I5 => \B_V_data_1_payload_B_reg_n_3_[48]\,
      O => \add_ln840_57_reg_3019[2]_i_4_n_3\
    );
\add_ln840_57_reg_3019[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \add_ln840_57_reg_3019_reg[2]_0\,
      I1 => \add_ln840_53_reg_3014_reg[2]_0\,
      I2 => \add_ln840_53_reg_3014_reg[2]_1\(2),
      I3 => \B_V_data_1_payload_A_reg_n_3_[57]\,
      I4 => \^b_v_data_1_sel_rd_reg_0\,
      I5 => \B_V_data_1_payload_B_reg_n_3_[57]\,
      O => \add_ln840_57_reg_3019[2]_i_5_n_3\
    );
\add_ln840_58_reg_3024[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8B847B84747B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[52]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[52]\,
      I3 => \add_ln840_58_reg_3024_reg[0]\,
      I4 => \add_ln840_58_reg_3024[1]_i_2_n_3\,
      I5 => \add_ln840_58_reg_3024_reg[0]_0\,
      O => \B_V_data_1_payload_B_reg[52]_0\(0)
    );
\add_ln840_58_reg_3024[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[52]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[52]\,
      I3 => \add_ln840_58_reg_3024_reg[0]\,
      I4 => \add_ln840_58_reg_3024[1]_i_2_n_3\,
      I5 => \add_ln840_58_reg_3024_reg[0]_0\,
      O => \B_V_data_1_payload_B_reg[52]_0\(1)
    );
\add_ln840_58_reg_3024[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[51]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[51]\,
      O => \add_ln840_58_reg_3024[1]_i_2_n_3\
    );
\add_ln840_5_reg_2924[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln840_53_reg_3014_reg[0]\,
      I1 => \add_ln840_5_reg_2924[2]_i_6_n_3\,
      I2 => \add_ln840_5_reg_2924[2]_i_5_n_3\,
      I3 => \add_ln840_5_reg_2924[2]_i_4_n_3\,
      I4 => \add_ln840_5_reg_2924[2]_i_3_n_3\,
      I5 => \add_ln840_53_reg_3014_reg[0]_0\,
      O => \B_V_data_1_payload_B_reg[7]_3\(0)
    );
\add_ln840_5_reg_2924[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9FF6099F099F9FF6"
    )
        port map (
      I0 => \add_ln840_53_reg_3014_reg[0]_0\,
      I1 => \add_ln840_5_reg_2924[2]_i_3_n_3\,
      I2 => \add_ln840_5_reg_2924[2]_i_4_n_3\,
      I3 => \add_ln840_5_reg_2924[2]_i_5_n_3\,
      I4 => \add_ln840_5_reg_2924[2]_i_6_n_3\,
      I5 => \add_ln840_53_reg_3014_reg[0]\,
      O => \B_V_data_1_payload_B_reg[7]_3\(1)
    );
\add_ln840_5_reg_2924[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0009000000000009"
    )
        port map (
      I0 => \add_ln840_53_reg_3014_reg[0]_0\,
      I1 => \add_ln840_5_reg_2924[2]_i_3_n_3\,
      I2 => \add_ln840_5_reg_2924[2]_i_4_n_3\,
      I3 => \add_ln840_5_reg_2924[2]_i_5_n_3\,
      I4 => \add_ln840_5_reg_2924[2]_i_6_n_3\,
      I5 => \add_ln840_53_reg_3014_reg[0]\,
      O => \B_V_data_1_payload_B_reg[7]_3\(2)
    );
\add_ln840_5_reg_2924[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[7]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[7]\,
      O => \add_ln840_5_reg_2924[2]_i_3_n_3\
    );
\add_ln840_5_reg_2924[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \add_ln840_53_reg_3014_reg[2]_2\,
      I1 => \add_ln840_53_reg_3014_reg[2]_0\,
      I2 => \add_ln840_53_reg_3014_reg[2]_1\(3),
      I3 => \B_V_data_1_payload_A_reg_n_3_[11]\,
      I4 => \^b_v_data_1_sel_rd_reg_0\,
      I5 => \B_V_data_1_payload_B_reg_n_3_[11]\,
      O => \add_ln840_5_reg_2924[2]_i_4_n_3\
    );
\add_ln840_5_reg_2924[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \add_ln840_53_reg_3014_reg[2]\,
      I1 => \add_ln840_53_reg_3014_reg[2]_0\,
      I2 => \add_ln840_53_reg_3014_reg[2]_1\(1),
      I3 => \B_V_data_1_payload_A_reg_n_3_[8]\,
      I4 => \^b_v_data_1_sel_rd_reg_0\,
      I5 => \B_V_data_1_payload_B_reg_n_3_[8]\,
      O => \add_ln840_5_reg_2924[2]_i_5_n_3\
    );
\add_ln840_5_reg_2924[2]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[10]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[10]\,
      O => \add_ln840_5_reg_2924[2]_i_6_n_3\
    );
\add_ln840_60_reg_3029[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[53]_1\,
      I1 => \add_ln840_60_reg_3029_reg[0]\,
      I2 => \^b_v_data_1_payload_b_reg[54]_0\,
      I3 => \add_ln840_60_reg_3029_reg[0]_0\,
      I4 => \^b_v_data_1_payload_b_reg[63]_0\,
      I5 => \add_ln840_60_reg_3029_reg[0]_1\,
      O => \B_V_data_1_payload_B_reg[53]_0\(0)
    );
\add_ln840_60_reg_3029[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[53]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[53]\,
      O => \^b_v_data_1_payload_b_reg[53]_1\
    );
\add_ln840_60_reg_3029[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[54]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[54]\,
      O => \^b_v_data_1_payload_b_reg[54]_0\
    );
\add_ln840_60_reg_3029[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[63]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[63]\,
      O => \^b_v_data_1_payload_b_reg[63]_0\
    );
\add_ln840_9_reg_2929[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln840_57_reg_3019_reg[0]\,
      I1 => \add_ln840_9_reg_2929[2]_i_4_n_3\,
      I2 => \add_ln840_9_reg_2929[2]_i_7_n_3\,
      I3 => \add_ln840_9_reg_2929[2]_i_6_n_3\,
      I4 => \add_ln840_9_reg_2929[2]_i_3_n_3\,
      I5 => \add_ln840_57_reg_3019_reg[0]_0\,
      O => \B_V_data_1_payload_B_reg[2]_3\(0)
    );
\add_ln840_9_reg_2929[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009F99FF99F6FF6"
    )
        port map (
      I0 => \add_ln840_57_reg_3019_reg[0]_0\,
      I1 => \add_ln840_9_reg_2929[2]_i_3_n_3\,
      I2 => \add_ln840_9_reg_2929[2]_i_4_n_3\,
      I3 => \add_ln840_57_reg_3019_reg[0]\,
      I4 => \add_ln840_9_reg_2929[2]_i_6_n_3\,
      I5 => \add_ln840_9_reg_2929[2]_i_7_n_3\,
      O => \B_V_data_1_payload_B_reg[2]_3\(1)
    );
\add_ln840_9_reg_2929[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => \add_ln840_57_reg_3019_reg[0]_0\,
      I1 => \add_ln840_9_reg_2929[2]_i_3_n_3\,
      I2 => \add_ln840_9_reg_2929[2]_i_4_n_3\,
      I3 => \add_ln840_57_reg_3019_reg[0]\,
      I4 => \add_ln840_9_reg_2929[2]_i_6_n_3\,
      I5 => \add_ln840_9_reg_2929[2]_i_7_n_3\,
      O => \B_V_data_1_payload_B_reg[2]_3\(2)
    );
\add_ln840_9_reg_2929[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[2]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[2]\,
      O => \add_ln840_9_reg_2929[2]_i_3_n_3\
    );
\add_ln840_9_reg_2929[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[1]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[1]\,
      O => \add_ln840_9_reg_2929[2]_i_4_n_3\
    );
\add_ln840_9_reg_2929[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \add_ln840_57_reg_3019_reg[2]_0\,
      I1 => \add_ln840_53_reg_3014_reg[2]_0\,
      I2 => \add_ln840_53_reg_3014_reg[2]_1\(2),
      I3 => \B_V_data_1_payload_A_reg_n_3_[9]\,
      I4 => \^b_v_data_1_sel_rd_reg_0\,
      I5 => \B_V_data_1_payload_B_reg_n_3_[9]\,
      O => \add_ln840_9_reg_2929[2]_i_6_n_3\
    );
\add_ln840_9_reg_2929[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg_n_3_[0]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[0]\,
      I3 => \add_ln840_57_reg_3019_reg[2]\,
      I4 => \add_ln840_53_reg_3014_reg[2]_0\,
      I5 => \add_ln840_53_reg_3014_reg[2]_1\(0),
      O => \add_ln840_9_reg_2929[2]_i_7_n_3\
    );
\xor_ln1019_123_reg_3004[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \xor_ln1019_123_reg_3004_reg[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[61]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      I3 => \B_V_data_1_payload_B_reg_n_3_[61]\,
      O => xor_ln1019_123_fu_2261_p2
    );
\xor_ln1019_27_reg_2914[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \xor_ln1019_123_reg_3004_reg[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[13]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      I3 => \B_V_data_1_payload_B_reg_n_3_[13]\,
      O => xor_ln1019_27_fu_877_p2
    );
\xor_ln1019_59_reg_2944[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \xor_ln1019_123_reg_3004_reg[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[29]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      I3 => \B_V_data_1_payload_B_reg_n_3_[29]\,
      O => xor_ln1019_59_fu_1349_p2
    );
\xor_ln1019_91_reg_2974[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \xor_ln1019_123_reg_3004_reg[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[45]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      I3 => \B_V_data_1_payload_B_reg_n_3_[45]\,
      O => xor_ln1019_91_fu_1805_p2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_StreamingDataflowPartition_1_0_MatrixVectorActivation_2_regslice_both__parameterized1\ is
  port (
    out_V_TREADY_int_regslice : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    B_V_data_1_sel_wr : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_V_TDATA : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_wr_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_V_TREADY : in STD_LOGIC;
    B_V_data_1_sel_wr01_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_A_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_StreamingDataflowPartition_1_0_MatrixVectorActivation_2_regslice_both__parameterized1\ : entity is "MatrixVectorActivation_2_regslice_both";
end \top_StreamingDataflowPartition_1_0_MatrixVectorActivation_2_regslice_both__parameterized1\;

architecture STRUCTURE of \top_StreamingDataflowPartition_1_0_MatrixVectorActivation_2_regslice_both__parameterized1\ is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__1_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_rd_reg_n_3 : STD_LOGIC;
  signal \^b_v_data_1_sel_wr\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \^out_v_tready_int_regslice\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \out_V_TDATA[0]_INST_0\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \out_V_TDATA[1]_INST_0\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \out_V_TDATA[2]_INST_0\ : label is "soft_lutpair406";
begin
  B_V_data_1_sel_wr <= \^b_v_data_1_sel_wr\;
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  out_V_TREADY_int_regslice <= \^out_v_tready_int_regslice\;
\B_V_data_1_payload_A[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^b_v_data_1_sel_wr\,
      I1 => \^out_v_tready_int_regslice\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[3]_0\(0),
      Q => \B_V_data_1_payload_A_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[3]_0\(1),
      Q => \B_V_data_1_payload_A_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[3]_0\(2),
      Q => \B_V_data_1_payload_A_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[3]_0\(3),
      Q => \B_V_data_1_payload_A_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^b_v_data_1_sel_wr\,
      I1 => \^out_v_tready_int_regslice\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[3]_0\(0),
      Q => \B_V_data_1_payload_B_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[3]_0\(1),
      Q => \B_V_data_1_payload_B_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[3]_0\(2),
      Q => \B_V_data_1_payload_B_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[3]_0\(3),
      Q => \B_V_data_1_payload_B_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => out_V_TREADY,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_sel_rd_i_1__1_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__1_n_3\,
      Q => B_V_data_1_sel_rd_reg_n_3,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_reg_0,
      Q => \^b_v_data_1_sel_wr\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA2A00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^out_v_tready_int_regslice\,
      I2 => out_V_TREADY,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => B_V_data_1_sel_wr01_out,
      O => \B_V_data_1_state[0]_i_1_n_3\
    );
\B_V_data_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \^out_v_tready_int_regslice\,
      I3 => B_V_data_1_sel_wr01_out,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1_n_3\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^out_v_tready_int_regslice\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => Q(0),
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => out_V_TREADY,
      I3 => \^out_v_tready_int_regslice\,
      O => D(0)
    );
\out_V_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[0]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(0)
    );
\out_V_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[1]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(1)
    );
\out_V_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[2]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(2)
    );
\out_V_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[3]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[3]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_MatrixVectorActivation_3_flow_control_loop_pipe_sequential_init is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln290_fu_566_p2 : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    \nf_fu_122_reg[3]\ : out STD_LOGIC;
    grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_1\ : out STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg_reg : out STD_LOGIC;
    ap_NS_iter1_fsm : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_78_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_init_int_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_78_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_78_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_78_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_78_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_78_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_78_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln272_reg_789_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \i_fu_82_reg[1]\ : out STD_LOGIC;
    \sf_fu_78_reg[2]_1\ : out STD_LOGIC;
    \sf_fu_78_reg[31]\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \sf_fu_78_reg[2]_2\ : out STD_LOGIC;
    \sf_fu_78_reg[2]_3\ : out STD_LOGIC;
    \sf_fu_78_reg[2]_4\ : out STD_LOGIC;
    \sf_fu_78_reg[2]_5\ : out STD_LOGIC;
    \sf_fu_78_reg[2]_6\ : out STD_LOGIC;
    \sf_fu_78_reg[2]_7\ : out STD_LOGIC;
    \sf_fu_78_reg[2]_8\ : out STD_LOGIC;
    ap_loop_init_int_reg_2 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_sig_allocacmp_nf_2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \icmp_ln249_reg_772_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_1\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg : in STD_LOGIC;
    \icmp_ln290_reg_809_reg[0]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \i_fu_82_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \nf_fu_122[31]_i_3_0\ : in STD_LOGIC;
    \nf_fu_122[31]_i_3_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \nf_fu_122_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in0_V_TVALID_int_regslice : in STD_LOGIC;
    weights_V_TVALID_int_regslice : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg_reg_0 : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    out_V_TREADY_int_regslice : in STD_LOGIC;
    icmp_ln290_reg_809 : in STD_LOGIC;
    icmp_ln249_reg_772 : in STD_LOGIC;
    ap_CS_iter1_fsm_state2 : in STD_LOGIC;
    \icmp_ln272_reg_789_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln290_reg_809_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln290_reg_809_reg[0]_1\ : in STD_LOGIC;
    \icmp_ln290_reg_809_reg[0]_2\ : in STD_LOGIC;
    \add_ln840_5_reg_804_reg[1]_i_7_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln840_5_reg_804_reg[1]_i_7_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln840_5_reg_804_reg[1]_i_7_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln840_5_reg_804_reg[1]_i_7_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln840_5_reg_804_reg[1]_i_7_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln840_5_reg_804_reg[1]_i_7_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln840_5_reg_804_reg[1]_i_7_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln840_5_reg_804_reg[1]_i_7_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \nf_fu_122_reg[0]\ : in STD_LOGIC;
    \nf_fu_122_reg[0]_0\ : in STD_LOGIC;
    \nf_fu_122_reg[0]_1\ : in STD_LOGIC;
    B_V_data_1_sel : in STD_LOGIC;
    B_V_data_1_sel_rd_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_MatrixVectorActivation_3_flow_control_loop_pipe_sequential_init : entity is "MatrixVectorActivation_3_flow_control_loop_pipe_sequential_init";
end top_StreamingDataflowPartition_1_0_MatrixVectorActivation_3_flow_control_loop_pipe_sequential_init;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_MatrixVectorActivation_3_flow_control_loop_pipe_sequential_init is
  signal \^b_v_data_1_state_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^b_v_data_1_state_reg[0]_1\ : STD_LOGIC;
  signal \add_ln840_1_reg_794[1]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln840_1_reg_794[1]_i_7_n_3\ : STD_LOGIC;
  signal \add_ln840_1_reg_794[1]_i_8_n_3\ : STD_LOGIC;
  signal \add_ln840_1_reg_794[1]_i_9_n_3\ : STD_LOGIC;
  signal \add_ln840_3_reg_799[1]_i_10_n_3\ : STD_LOGIC;
  signal \add_ln840_3_reg_799[1]_i_7_n_3\ : STD_LOGIC;
  signal \add_ln840_3_reg_799[1]_i_8_n_3\ : STD_LOGIC;
  signal \add_ln840_3_reg_799[1]_i_9_n_3\ : STD_LOGIC;
  signal \add_ln840_5_reg_804[1]_i_10_n_3\ : STD_LOGIC;
  signal \add_ln840_5_reg_804[1]_i_11_n_3\ : STD_LOGIC;
  signal \add_ln840_5_reg_804[1]_i_12_n_3\ : STD_LOGIC;
  signal \add_ln840_5_reg_804[1]_i_13_n_3\ : STD_LOGIC;
  signal \add_ln840_5_reg_804[1]_i_8_n_3\ : STD_LOGIC;
  signal \add_ln840_5_reg_804[1]_i_9_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2_n_3\ : STD_LOGIC;
  signal \ap_CS_iter1_fsm[1]_i_2_n_3\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal ap_done_cache_i_1_n_3 : STD_LOGIC;
  signal ap_done_reg1 : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal ap_loop_init_int_i_1_n_3 : STD_LOGIC;
  signal \^ap_loop_init_int_reg_0\ : STD_LOGIC;
  signal ap_sig_allocacmp_sf_1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \^grp_matrix_vector_activate_stream_batch_fu_30_ap_start_reg_reg\ : STD_LOGIC;
  signal \i_fu_82[5]_i_2_n_3\ : STD_LOGIC;
  signal \i_fu_82[5]_i_3_n_3\ : STD_LOGIC;
  signal \i_fu_82[6]_i_2_n_3\ : STD_LOGIC;
  signal icmp_ln249_fu_201_p2 : STD_LOGIC;
  signal \icmp_ln272_reg_789[0]_i_10_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_789[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_789[0]_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_789[0]_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_789[0]_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_789[0]_i_6_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_789[0]_i_7_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_789[0]_i_8_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_789[0]_i_9_n_3\ : STD_LOGIC;
  signal \^icmp_ln290_fu_566_p2\ : STD_LOGIC;
  signal \icmp_ln290_reg_809[0]_i_10_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_809[0]_i_11_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_809[0]_i_12_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_809[0]_i_13_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_809[0]_i_14_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_809[0]_i_15_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_809[0]_i_16_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_809[0]_i_21_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_809[0]_i_22_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_809[0]_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_809[0]_i_6_n_3\ : STD_LOGIC;
  signal \inElem_1_reg_145[5]_i_4_n_3\ : STD_LOGIC;
  signal \inElem_1_reg_145[5]_i_5_n_3\ : STD_LOGIC;
  signal \nf_fu_122[31]_i_3_n_3\ : STD_LOGIC;
  signal \nf_fu_122[31]_i_4_n_3\ : STD_LOGIC;
  signal \^nf_fu_122_reg[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of B_V_data_1_sel_rd_i_1 : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__0\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \add_ln840_3_reg_799[1]_i_5\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_2\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \ap_CS_iter1_fsm[1]_i_2\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter1_reg_i_1 : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of ap_loop_init_int_i_1 : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \i_fu_82[0]_i_1\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \i_fu_82[1]_i_1\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \i_fu_82[2]_i_1\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \i_fu_82[3]_i_1\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \i_fu_82[5]_i_2\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \i_fu_82[5]_i_3\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \i_fu_82[6]_i_1\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \icmp_ln249_reg_772[0]_i_1\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \icmp_ln272_reg_789[0]_i_3\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \inElem_1_reg_145[5]_i_6\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \nf_fu_122[0]_i_1\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \sf_fu_78[0]_i_1\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \sf_fu_78[31]_i_1\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \sf_fu_78[31]_i_2\ : label is "soft_lutpair438";
begin
  \B_V_data_1_state_reg[0]\(0) <= \^b_v_data_1_state_reg[0]\(0);
  \B_V_data_1_state_reg[0]_1\ <= \^b_v_data_1_state_reg[0]_1\;
  ap_loop_init_int_reg_0 <= \^ap_loop_init_int_reg_0\;
  grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg <= \^grp_matrix_vector_activate_stream_batch_fu_30_ap_start_reg_reg\;
  icmp_ln290_fu_566_p2 <= \^icmp_ln290_fu_566_p2\;
  \nf_fu_122_reg[3]\ <= \^nf_fu_122_reg[3]\;
B_V_data_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_1\,
      I1 => \ap_CS_fsm_reg[3]\(2),
      I2 => B_V_data_1_sel,
      O => \ap_CS_fsm_reg[2]_0\
    );
\B_V_data_1_sel_rd_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]\(2),
      I1 => \^b_v_data_1_state_reg[0]\(0),
      I2 => B_V_data_1_sel_rd_reg,
      O => \ap_CS_fsm_reg[2]_1\
    );
\B_V_data_1_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFFFFFF"
    )
        port map (
      I0 => icmp_ln249_fu_201_p2,
      I1 => \^nf_fu_122_reg[3]\,
      I2 => in0_V_TVALID_int_regslice,
      I3 => weights_V_TVALID_int_regslice,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I5 => \icmp_ln290_reg_809[0]_i_5_n_3\,
      O => \^b_v_data_1_state_reg[0]_1\
    );
\add_ln840_1_reg_794[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_5_reg_804_reg[1]_i_7_0\(6),
      I1 => \add_ln840_5_reg_804_reg[1]_i_7_1\(6),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_5_reg_804_reg[1]_i_7_2\(6),
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => \add_ln840_5_reg_804_reg[1]_i_7_3\(6),
      O => \add_ln840_1_reg_794[1]_i_6_n_3\
    );
\add_ln840_1_reg_794[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_5_reg_804_reg[1]_i_7_4\(6),
      I1 => \add_ln840_5_reg_804_reg[1]_i_7_5\(6),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_5_reg_804_reg[1]_i_7_6\(6),
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => \add_ln840_5_reg_804_reg[1]_i_7_7\(6),
      O => \add_ln840_1_reg_794[1]_i_7_n_3\
    );
\add_ln840_1_reg_794[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_5_reg_804_reg[1]_i_7_0\(4),
      I1 => \add_ln840_5_reg_804_reg[1]_i_7_1\(4),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_5_reg_804_reg[1]_i_7_2\(4),
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => \add_ln840_5_reg_804_reg[1]_i_7_3\(4),
      O => \add_ln840_1_reg_794[1]_i_8_n_3\
    );
\add_ln840_1_reg_794[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_5_reg_804_reg[1]_i_7_4\(4),
      I1 => \add_ln840_5_reg_804_reg[1]_i_7_5\(4),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_5_reg_804_reg[1]_i_7_6\(4),
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => \add_ln840_5_reg_804_reg[1]_i_7_7\(4),
      O => \add_ln840_1_reg_794[1]_i_9_n_3\
    );
\add_ln840_1_reg_794_reg[1]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_1_reg_794[1]_i_6_n_3\,
      I1 => \add_ln840_1_reg_794[1]_i_7_n_3\,
      O => \sf_fu_78_reg[2]_4\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_1_reg_794_reg[1]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_1_reg_794[1]_i_8_n_3\,
      I1 => \add_ln840_1_reg_794[1]_i_9_n_3\,
      O => \sf_fu_78_reg[2]_5\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_3_reg_799[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_5_reg_804_reg[1]_i_7_4\(3),
      I1 => \add_ln840_5_reg_804_reg[1]_i_7_5\(3),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_5_reg_804_reg[1]_i_7_6\(3),
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => \add_ln840_5_reg_804_reg[1]_i_7_7\(3),
      O => \add_ln840_3_reg_799[1]_i_10_n_3\
    );
\add_ln840_3_reg_799[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => icmp_ln249_fu_201_p2,
      I1 => \^nf_fu_122_reg[3]\,
      O => \i_fu_82_reg[1]\
    );
\add_ln840_3_reg_799[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_5_reg_804_reg[1]_i_7_0\(0),
      I1 => \add_ln840_5_reg_804_reg[1]_i_7_1\(0),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_5_reg_804_reg[1]_i_7_2\(0),
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => \add_ln840_5_reg_804_reg[1]_i_7_3\(0),
      O => \add_ln840_3_reg_799[1]_i_7_n_3\
    );
\add_ln840_3_reg_799[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_5_reg_804_reg[1]_i_7_4\(0),
      I1 => \add_ln840_5_reg_804_reg[1]_i_7_5\(0),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_5_reg_804_reg[1]_i_7_6\(0),
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => \add_ln840_5_reg_804_reg[1]_i_7_7\(0),
      O => \add_ln840_3_reg_799[1]_i_8_n_3\
    );
\add_ln840_3_reg_799[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_5_reg_804_reg[1]_i_7_0\(3),
      I1 => \add_ln840_5_reg_804_reg[1]_i_7_1\(3),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_5_reg_804_reg[1]_i_7_2\(3),
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => \add_ln840_5_reg_804_reg[1]_i_7_3\(3),
      O => \add_ln840_3_reg_799[1]_i_9_n_3\
    );
\add_ln840_3_reg_799_reg[1]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_3_reg_799[1]_i_7_n_3\,
      I1 => \add_ln840_3_reg_799[1]_i_8_n_3\,
      O => \sf_fu_78_reg[2]_6\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_3_reg_799_reg[1]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_3_reg_799[1]_i_9_n_3\,
      I1 => \add_ln840_3_reg_799[1]_i_10_n_3\,
      O => \sf_fu_78_reg[2]_7\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_5_reg_804[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_5_reg_804_reg[1]_i_7_0\(2),
      I1 => \add_ln840_5_reg_804_reg[1]_i_7_1\(2),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_5_reg_804_reg[1]_i_7_2\(2),
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => \add_ln840_5_reg_804_reg[1]_i_7_3\(2),
      O => \add_ln840_5_reg_804[1]_i_10_n_3\
    );
\add_ln840_5_reg_804[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_5_reg_804_reg[1]_i_7_4\(2),
      I1 => \add_ln840_5_reg_804_reg[1]_i_7_5\(2),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_5_reg_804_reg[1]_i_7_6\(2),
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => \add_ln840_5_reg_804_reg[1]_i_7_7\(2),
      O => \add_ln840_5_reg_804[1]_i_11_n_3\
    );
\add_ln840_5_reg_804[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_5_reg_804_reg[1]_i_7_0\(7),
      I1 => \add_ln840_5_reg_804_reg[1]_i_7_1\(7),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_5_reg_804_reg[1]_i_7_2\(7),
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => \add_ln840_5_reg_804_reg[1]_i_7_3\(7),
      O => \add_ln840_5_reg_804[1]_i_12_n_3\
    );
\add_ln840_5_reg_804[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_5_reg_804_reg[1]_i_7_4\(7),
      I1 => \add_ln840_5_reg_804_reg[1]_i_7_5\(7),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_5_reg_804_reg[1]_i_7_6\(7),
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => \add_ln840_5_reg_804_reg[1]_i_7_7\(7),
      O => \add_ln840_5_reg_804[1]_i_13_n_3\
    );
\add_ln840_5_reg_804[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_5_reg_804_reg[1]_i_7_0\(1),
      I1 => \add_ln840_5_reg_804_reg[1]_i_7_1\(1),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_5_reg_804_reg[1]_i_7_2\(1),
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => \add_ln840_5_reg_804_reg[1]_i_7_3\(1),
      O => \add_ln840_5_reg_804[1]_i_8_n_3\
    );
\add_ln840_5_reg_804[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_5_reg_804_reg[1]_i_7_4\(1),
      I1 => \add_ln840_5_reg_804_reg[1]_i_7_5\(1),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_5_reg_804_reg[1]_i_7_6\(1),
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => \add_ln840_5_reg_804_reg[1]_i_7_7\(1),
      O => \add_ln840_5_reg_804[1]_i_9_n_3\
    );
\add_ln840_5_reg_804_reg[1]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_5_reg_804[1]_i_8_n_3\,
      I1 => \add_ln840_5_reg_804[1]_i_9_n_3\,
      O => \sf_fu_78_reg[2]_2\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_5_reg_804_reg[1]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_5_reg_804[1]_i_10_n_3\,
      I1 => \add_ln840_5_reg_804[1]_i_11_n_3\,
      O => \sf_fu_78_reg[2]_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_5_reg_804_reg[1]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_5_reg_804[1]_i_12_n_3\,
      I1 => \add_ln840_5_reg_804[1]_i_13_n_3\,
      O => \sf_fu_78_reg[2]_1\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF00D0"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I2 => \ap_CS_fsm_reg[3]\(2),
      I3 => ap_done_reg1,
      I4 => \ap_CS_fsm_reg[3]\(1),
      O => \ap_CS_fsm_reg[2]\(0)
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888880008888"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => ap_CS_iter1_fsm_state2,
      I2 => \ap_CS_fsm_reg[3]\(2),
      I3 => out_V_TREADY_int_regslice,
      I4 => icmp_ln290_reg_809,
      I5 => icmp_ln249_reg_772,
      O => ap_done_reg1
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A2"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2_n_3\,
      I1 => \ap_CS_fsm_reg[3]_0\(0),
      I2 => \ap_CS_fsm_reg[3]\(2),
      I3 => \ap_CS_fsm_reg[3]\(0),
      O => \ap_CS_fsm_reg[2]\(1)
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45554545"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]\(1),
      I1 => ap_done_reg1,
      I2 => \ap_CS_fsm_reg[3]\(2),
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I4 => ap_done_cache,
      O => \ap_CS_fsm[3]_i_2_n_3\
    );
\ap_CS_iter1_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00700000FFFFFFFF"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]\(2),
      I1 => out_V_TREADY_int_regslice,
      I2 => icmp_ln290_reg_809,
      I3 => icmp_ln249_reg_772,
      I4 => ap_CS_iter1_fsm_state2,
      I5 => \ap_CS_iter1_fsm[1]_i_2_n_3\,
      O => ap_NS_iter1_fsm(0)
    );
\ap_CS_iter1_fsm[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0455FFFF"
    )
        port map (
      I0 => icmp_ln249_fu_201_p2,
      I1 => \^nf_fu_122_reg[3]\,
      I2 => in0_V_TVALID_int_regslice,
      I3 => weights_V_TVALID_int_regslice,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \ap_CS_iter1_fsm[1]_i_2_n_3\
    );
ap_done_cache_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I1 => ap_done_reg1,
      I2 => ap_done_cache,
      O => ap_done_cache_i_1_n_3
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_i_1_n_3,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC0C"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => icmp_ln249_fu_201_p2,
      I2 => \^grp_matrix_vector_activate_stream_batch_fu_30_ap_start_reg_reg\,
      I3 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      O => ap_loop_exit_ready_pp0_iter1_reg_reg
    );
ap_loop_init_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBBB"
    )
        port map (
      I0 => ap_done_reg1,
      I1 => ap_rst_n,
      I2 => \^grp_matrix_vector_activate_stream_batch_fu_30_ap_start_reg_reg\,
      I3 => ap_loop_init_int,
      O => ap_loop_init_int_i_1_n_3
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_int_i_1_n_3,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]\(1),
      I1 => \^grp_matrix_vector_activate_stream_batch_fu_30_ap_start_reg_reg\,
      I2 => icmp_ln249_fu_201_p2,
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \ap_CS_fsm_reg[1]\
    );
\i_fu_82[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \i_fu_82_reg[6]\(0),
      I1 => ap_loop_init_int,
      O => ap_loop_init_int_reg_2(0)
    );
\i_fu_82[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \i_fu_82_reg[6]\(0),
      I1 => \i_fu_82_reg[6]\(1),
      I2 => ap_loop_init_int,
      O => ap_loop_init_int_reg_2(1)
    );
\i_fu_82[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
        port map (
      I0 => \i_fu_82_reg[6]\(2),
      I1 => \i_fu_82_reg[6]\(0),
      I2 => \i_fu_82_reg[6]\(1),
      I3 => ap_loop_init_int,
      O => ap_loop_init_int_reg_2(2)
    );
\i_fu_82[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"12222222"
    )
        port map (
      I0 => \i_fu_82_reg[6]\(3),
      I1 => ap_loop_init_int,
      I2 => \i_fu_82_reg[6]\(1),
      I3 => \i_fu_82_reg[6]\(0),
      I4 => \i_fu_82_reg[6]\(2),
      O => ap_loop_init_int_reg_2(3)
    );
\i_fu_82[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15554000"
    )
        port map (
      I0 => \i_fu_82[5]_i_2_n_3\,
      I1 => \i_fu_82_reg[6]\(3),
      I2 => \i_fu_82[5]_i_3_n_3\,
      I3 => \i_fu_82_reg[6]\(2),
      I4 => \i_fu_82_reg[6]\(4),
      O => ap_loop_init_int_reg_2(4)
    );
\i_fu_82[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"060A0A0A0A0A0A0A"
    )
        port map (
      I0 => \i_fu_82_reg[6]\(5),
      I1 => \i_fu_82_reg[6]\(4),
      I2 => \i_fu_82[5]_i_2_n_3\,
      I3 => \i_fu_82_reg[6]\(3),
      I4 => \i_fu_82[5]_i_3_n_3\,
      I5 => \i_fu_82_reg[6]\(2),
      O => ap_loop_init_int_reg_2(5)
    );
\i_fu_82[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \i_fu_82[5]_i_2_n_3\
    );
\i_fu_82[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \i_fu_82_reg[6]\(1),
      I3 => \i_fu_82_reg[6]\(0),
      O => \i_fu_82[5]_i_3_n_3\
    );
\i_fu_82[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1540"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \i_fu_82_reg[6]\(5),
      I2 => \i_fu_82[6]_i_2_n_3\,
      I3 => \i_fu_82_reg[6]\(6),
      O => ap_loop_init_int_reg_2(6)
    );
\i_fu_82[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \i_fu_82_reg[6]\(2),
      I1 => \i_fu_82_reg[6]\(0),
      I2 => \i_fu_82_reg[6]\(1),
      I3 => \i_fu_82[5]_i_2_n_3\,
      I4 => \i_fu_82_reg[6]\(3),
      I5 => \i_fu_82_reg[6]\(4),
      O => \i_fu_82[6]_i_2_n_3\
    );
\icmp_ln249_reg_772[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => icmp_ln249_fu_201_p2,
      I1 => \^grp_matrix_vector_activate_stream_batch_fu_30_ap_start_reg_reg\,
      I2 => icmp_ln249_reg_772,
      O => \icmp_ln249_reg_772_reg[0]\
    );
\icmp_ln272_reg_789[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0003AAAA"
    )
        port map (
      I0 => \icmp_ln272_reg_789_reg[0]_0\,
      I1 => \icmp_ln272_reg_789[0]_i_2_n_3\,
      I2 => \icmp_ln272_reg_789[0]_i_3_n_3\,
      I3 => \icmp_ln272_reg_789[0]_i_4_n_3\,
      I4 => \^b_v_data_1_state_reg[0]\(0),
      O => \icmp_ln272_reg_789_reg[0]\
    );
\icmp_ln272_reg_789[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => Q(25),
      I1 => Q(26),
      I2 => Q(31),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I5 => Q(29),
      O => \icmp_ln272_reg_789[0]_i_10_n_3\
    );
\icmp_ln272_reg_789[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF3F3F3F2A"
    )
        port map (
      I0 => Q(10),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(20),
      I4 => Q(8),
      I5 => \icmp_ln272_reg_789[0]_i_5_n_3\,
      O => \icmp_ln272_reg_789[0]_i_2_n_3\
    );
\icmp_ln272_reg_789[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FEFEFE"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I4 => ap_loop_init_int,
      O => \icmp_ln272_reg_789[0]_i_3_n_3\
    );
\icmp_ln272_reg_789[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFAFAE"
    )
        port map (
      I0 => \icmp_ln272_reg_789[0]_i_6_n_3\,
      I1 => Q(9),
      I2 => \i_fu_82[5]_i_2_n_3\,
      I3 => Q(5),
      I4 => \icmp_ln272_reg_789[0]_i_7_n_3\,
      I5 => \icmp_ln272_reg_789[0]_i_8_n_3\,
      O => \icmp_ln272_reg_789[0]_i_4_n_3\
    );
\icmp_ln272_reg_789[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => Q(22),
      I1 => Q(7),
      I2 => Q(18),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I5 => Q(30),
      O => \icmp_ln272_reg_789[0]_i_5_n_3\
    );
\icmp_ln272_reg_789[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => Q(23),
      I1 => Q(14),
      I2 => Q(21),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I5 => Q(27),
      O => \icmp_ln272_reg_789[0]_i_6_n_3\
    );
\icmp_ln272_reg_789[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => Q(6),
      I1 => \i_fu_82[5]_i_2_n_3\,
      I2 => Q(19),
      I3 => Q(13),
      I4 => Q(11),
      I5 => \icmp_ln272_reg_789[0]_i_9_n_3\,
      O => \icmp_ln272_reg_789[0]_i_7_n_3\
    );
\icmp_ln272_reg_789[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => Q(3),
      I1 => \i_fu_82[5]_i_2_n_3\,
      I2 => Q(4),
      I3 => Q(28),
      I4 => Q(24),
      I5 => \icmp_ln272_reg_789[0]_i_10_n_3\,
      O => \icmp_ln272_reg_789[0]_i_8_n_3\
    );
\icmp_ln272_reg_789[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => Q(17),
      I1 => Q(15),
      I2 => Q(16),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I5 => Q(12),
      O => \icmp_ln272_reg_789[0]_i_9_n_3\
    );
\icmp_ln290_reg_809[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000051000000"
    )
        port map (
      I0 => icmp_ln249_fu_201_p2,
      I1 => \^nf_fu_122_reg[3]\,
      I2 => in0_V_TVALID_int_regslice,
      I3 => weights_V_TVALID_int_regslice,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I5 => \icmp_ln290_reg_809[0]_i_5_n_3\,
      O => \^b_v_data_1_state_reg[0]\(0)
    );
\icmp_ln290_reg_809[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \i_fu_82_reg[6]\(3),
      I1 => \i_fu_82_reg[6]\(2),
      I2 => \i_fu_82_reg[6]\(4),
      I3 => \i_fu_82_reg[6]\(5),
      O => \icmp_ln290_reg_809[0]_i_10_n_3\
    );
\icmp_ln290_reg_809[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \nf_fu_122_reg[31]\(3),
      I1 => \nf_fu_122_reg[31]\(2),
      I2 => \nf_fu_122_reg[31]\(28),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I5 => \nf_fu_122_reg[31]\(26),
      O => \icmp_ln290_reg_809[0]_i_11_n_3\
    );
\icmp_ln290_reg_809[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \nf_fu_122_reg[31]\(11),
      I1 => \nf_fu_122_reg[31]\(9),
      I2 => \nf_fu_122_reg[31]\(18),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I5 => \nf_fu_122_reg[31]\(19),
      O => \icmp_ln290_reg_809[0]_i_12_n_3\
    );
\icmp_ln290_reg_809[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000FF010101"
    )
        port map (
      I0 => \nf_fu_122_reg[31]\(10),
      I1 => \nf_fu_122_reg[31]\(8),
      I2 => \nf_fu_122_reg[31]\(17),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I5 => \nf_fu_122_reg[31]\(15),
      O => \icmp_ln290_reg_809[0]_i_13_n_3\
    );
\icmp_ln290_reg_809[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \nf_fu_122_reg[31]\(1),
      I1 => \nf_fu_122_reg[31]\(0),
      I2 => \nf_fu_122_reg[31]\(24),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I5 => \nf_fu_122_reg[31]\(25),
      O => \icmp_ln290_reg_809[0]_i_14_n_3\
    );
\icmp_ln290_reg_809[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => \nf_fu_122_reg[31]\(21),
      I1 => \i_fu_82[5]_i_2_n_3\,
      I2 => \nf_fu_122_reg[31]\(23),
      I3 => \nf_fu_122_reg[31]\(14),
      I4 => \nf_fu_122_reg[31]\(16),
      I5 => \icmp_ln290_reg_809[0]_i_21_n_3\,
      O => \icmp_ln290_reg_809[0]_i_15_n_3\
    );
\icmp_ln290_reg_809[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => \nf_fu_122_reg[31]\(27),
      I1 => \i_fu_82[5]_i_2_n_3\,
      I2 => \nf_fu_122_reg[31]\(29),
      I3 => \nf_fu_122_reg[31]\(4),
      I4 => \nf_fu_122_reg[31]\(5),
      I5 => \icmp_ln290_reg_809[0]_i_22_n_3\,
      O => \icmp_ln290_reg_809[0]_i_16_n_3\
    );
\icmp_ln290_reg_809[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \icmp_ln290_reg_809[0]_i_6_n_3\,
      I1 => \icmp_ln290_reg_809_reg[0]_0\,
      I2 => \icmp_ln290_reg_809_reg[0]_1\,
      I3 => \icmp_ln290_reg_809_reg[0]_2\,
      O => \^icmp_ln290_fu_566_p2\
    );
\icmp_ln290_reg_809[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \nf_fu_122_reg[31]\(6),
      I1 => \nf_fu_122_reg[31]\(7),
      I2 => \nf_fu_122_reg[31]\(31),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I5 => \nf_fu_122_reg[31]\(30),
      O => \icmp_ln290_reg_809[0]_i_21_n_3\
    );
\icmp_ln290_reg_809[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \nf_fu_122_reg[31]\(12),
      I1 => \nf_fu_122_reg[31]\(13),
      I2 => \nf_fu_122_reg[31]\(22),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I5 => \nf_fu_122_reg[31]\(20),
      O => \icmp_ln290_reg_809[0]_i_22_n_3\
    );
\icmp_ln290_reg_809[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001010100000000"
    )
        port map (
      I0 => \i_fu_82_reg[6]\(1),
      I1 => \i_fu_82_reg[6]\(0),
      I2 => \icmp_ln290_reg_809[0]_i_10_n_3\,
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I5 => \i_fu_82_reg[6]\(6),
      O => icmp_ln249_fu_201_p2
    );
\icmp_ln290_reg_809[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \icmp_ln290_reg_809[0]_i_11_n_3\,
      I1 => \icmp_ln290_reg_809[0]_i_12_n_3\,
      I2 => \icmp_ln290_reg_809[0]_i_13_n_3\,
      I3 => \icmp_ln290_reg_809[0]_i_14_n_3\,
      I4 => \icmp_ln290_reg_809[0]_i_15_n_3\,
      I5 => \icmp_ln290_reg_809[0]_i_16_n_3\,
      O => \^nf_fu_122_reg[3]\
    );
\icmp_ln290_reg_809[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00202020"
    )
        port map (
      I0 => ap_CS_iter1_fsm_state2,
      I1 => icmp_ln249_reg_772,
      I2 => icmp_ln290_reg_809,
      I3 => out_V_TREADY_int_regslice,
      I4 => \ap_CS_fsm_reg[3]\(2),
      O => \icmp_ln290_reg_809[0]_i_5_n_3\
    );
\icmp_ln290_reg_809[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => Q(0),
      I1 => \i_fu_82[5]_i_2_n_3\,
      I2 => \icmp_ln290_reg_809_reg[0]\,
      I3 => D(2),
      I4 => D(1),
      I5 => D(0),
      O => \icmp_ln290_reg_809[0]_i_6_n_3\
    );
\inElem_1_reg_145[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(2),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_sf_1(2)
    );
\inElem_1_reg_145[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_5_reg_804_reg[1]_i_7_0\(5),
      I1 => \add_ln840_5_reg_804_reg[1]_i_7_1\(5),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_5_reg_804_reg[1]_i_7_2\(5),
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => \add_ln840_5_reg_804_reg[1]_i_7_3\(5),
      O => \inElem_1_reg_145[5]_i_4_n_3\
    );
\inElem_1_reg_145[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_5_reg_804_reg[1]_i_7_4\(5),
      I1 => \add_ln840_5_reg_804_reg[1]_i_7_5\(5),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_5_reg_804_reg[1]_i_7_6\(5),
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => \add_ln840_5_reg_804_reg[1]_i_7_7\(5),
      O => \inElem_1_reg_145[5]_i_5_n_3\
    );
\inElem_1_reg_145[5]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(1),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_sf_1(1)
    );
\inElem_1_reg_145_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \inElem_1_reg_145[5]_i_4_n_3\,
      I1 => \inElem_1_reg_145[5]_i_5_n_3\,
      O => \sf_fu_78_reg[2]_8\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\inputBuf_V_1_fu_94[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000011100000000"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_1\,
      I1 => Q(1),
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => Q(2),
      I5 => Q(0),
      O => \sf_fu_78_reg[1]\(0)
    );
\inputBuf_V_2_fu_98[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000444"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => ap_loop_init_int,
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I4 => \^b_v_data_1_state_reg[0]_1\,
      I5 => Q(0),
      O => \sf_fu_78_reg[2]\(0)
    );
\inputBuf_V_3_fu_102[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000044400000000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => ap_loop_init_int,
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I4 => \^b_v_data_1_state_reg[0]_1\,
      I5 => Q(0),
      O => \sf_fu_78_reg[2]_0\(0)
    );
\inputBuf_V_4_fu_106[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000444"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => ap_loop_init_int,
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I4 => \^b_v_data_1_state_reg[0]_1\,
      I5 => Q(0),
      O => \sf_fu_78_reg[1]_0\(0)
    );
\inputBuf_V_5_fu_110[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040004000400"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_1\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => ap_loop_init_int,
      I5 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_78_reg[0]_0\(0)
    );
\inputBuf_V_6_fu_114[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010101000000000"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_1\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I5 => Q(2),
      O => \sf_fu_78_reg[0]\(0)
    );
\inputBuf_V_7_fu_118[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040404000000000"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_1\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I5 => Q(2),
      O => \sf_fu_78_reg[0]_1\(0)
    );
\inputBuf_V_fu_90[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404040404055"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_1\,
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => ap_loop_init_int_reg_1(0)
    );
\nf_4_fu_577_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_fu_122_reg[31]\(8),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(8)
    );
\nf_4_fu_577_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_fu_122_reg[31]\(7),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(7)
    );
\nf_4_fu_577_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_fu_122_reg[31]\(6),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(6)
    );
\nf_4_fu_577_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_fu_122_reg[31]\(5),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(5)
    );
\nf_4_fu_577_p2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_fu_122_reg[31]\(12),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(12)
    );
\nf_4_fu_577_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_fu_122_reg[31]\(11),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(11)
    );
\nf_4_fu_577_p2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_fu_122_reg[31]\(10),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(10)
    );
\nf_4_fu_577_p2_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_fu_122_reg[31]\(9),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(9)
    );
\nf_4_fu_577_p2_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_fu_122_reg[31]\(16),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(16)
    );
\nf_4_fu_577_p2_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_fu_122_reg[31]\(15),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(15)
    );
\nf_4_fu_577_p2_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_fu_122_reg[31]\(14),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(14)
    );
\nf_4_fu_577_p2_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_fu_122_reg[31]\(13),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(13)
    );
\nf_4_fu_577_p2_carry__3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_fu_122_reg[31]\(20),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(20)
    );
\nf_4_fu_577_p2_carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_fu_122_reg[31]\(19),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(19)
    );
\nf_4_fu_577_p2_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_fu_122_reg[31]\(18),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(18)
    );
\nf_4_fu_577_p2_carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_fu_122_reg[31]\(17),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(17)
    );
\nf_4_fu_577_p2_carry__4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_fu_122_reg[31]\(24),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(24)
    );
\nf_4_fu_577_p2_carry__4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_fu_122_reg[31]\(23),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(23)
    );
\nf_4_fu_577_p2_carry__4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_fu_122_reg[31]\(22),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(22)
    );
\nf_4_fu_577_p2_carry__4_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_fu_122_reg[31]\(21),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(21)
    );
\nf_4_fu_577_p2_carry__5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_fu_122_reg[31]\(28),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(28)
    );
\nf_4_fu_577_p2_carry__5_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_fu_122_reg[31]\(27),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(27)
    );
\nf_4_fu_577_p2_carry__5_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_fu_122_reg[31]\(26),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(26)
    );
\nf_4_fu_577_p2_carry__5_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_fu_122_reg[31]\(25),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(25)
    );
\nf_4_fu_577_p2_carry__6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_fu_122_reg[31]\(31),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(31)
    );
\nf_4_fu_577_p2_carry__6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_fu_122_reg[31]\(30),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(30)
    );
\nf_4_fu_577_p2_carry__6_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_fu_122_reg[31]\(29),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(29)
    );
nf_4_fu_577_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_fu_122_reg[31]\(0),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(0)
    );
nf_4_fu_577_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_fu_122_reg[31]\(4),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(4)
    );
nf_4_fu_577_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_fu_122_reg[31]\(3),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(3)
    );
nf_4_fu_577_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_fu_122_reg[31]\(2),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(2)
    );
nf_4_fu_577_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_fu_122_reg[31]\(1),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_nf_2(1)
    );
\nf_fu_122[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \nf_fu_122_reg[31]\(0),
      O => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg_0(0)
    );
\nf_fu_122[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555001000100010"
    )
        port map (
      I0 => \^grp_matrix_vector_activate_stream_batch_fu_30_ap_start_reg_reg\,
      I1 => icmp_ln249_fu_201_p2,
      I2 => \^icmp_ln290_fu_566_p2\,
      I3 => \nf_fu_122[31]_i_3_n_3\,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I5 => ap_loop_init_int,
      O => SR(0)
    );
\nf_fu_122[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF5FFF4FFF5FF"
    )
        port map (
      I0 => icmp_ln249_fu_201_p2,
      I1 => \^nf_fu_122_reg[3]\,
      I2 => \icmp_ln290_reg_809[0]_i_5_n_3\,
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I4 => weights_V_TVALID_int_regslice,
      I5 => in0_V_TVALID_int_regslice,
      O => \^grp_matrix_vector_activate_stream_batch_fu_30_ap_start_reg_reg\
    );
\nf_fu_122[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \nf_fu_122[31]_i_4_n_3\,
      I1 => \nf_fu_122_reg[0]\,
      I2 => \nf_fu_122_reg[0]_0\,
      I3 => \nf_fu_122_reg[0]_1\,
      O => \nf_fu_122[31]_i_3_n_3\
    );
\nf_fu_122[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \nf_fu_122[31]_i_3_0\,
      I1 => \nf_fu_122[31]_i_3_1\(2),
      I2 => \nf_fu_122[31]_i_3_1\(1),
      I3 => \nf_fu_122[31]_i_3_1\(0),
      I4 => \i_fu_82[5]_i_2_n_3\,
      I5 => \nf_fu_122_reg[31]\(0),
      O => \nf_fu_122[31]_i_4_n_3\
    );
\sf_2_fu_560_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(8),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_78_reg[31]\(6)
    );
\sf_2_fu_560_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(7),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_78_reg[31]\(5)
    );
\sf_2_fu_560_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(6),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_78_reg[31]\(4)
    );
\sf_2_fu_560_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(5),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_78_reg[31]\(3)
    );
\sf_2_fu_560_p2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(12),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_78_reg[31]\(10)
    );
\sf_2_fu_560_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(11),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_78_reg[31]\(9)
    );
\sf_2_fu_560_p2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(10),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_78_reg[31]\(8)
    );
\sf_2_fu_560_p2_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(9),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_78_reg[31]\(7)
    );
\sf_2_fu_560_p2_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(16),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_78_reg[31]\(14)
    );
\sf_2_fu_560_p2_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(15),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_78_reg[31]\(13)
    );
\sf_2_fu_560_p2_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(14),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_78_reg[31]\(12)
    );
\sf_2_fu_560_p2_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(13),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_78_reg[31]\(11)
    );
\sf_2_fu_560_p2_carry__3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(20),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_78_reg[31]\(18)
    );
\sf_2_fu_560_p2_carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(19),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_78_reg[31]\(17)
    );
\sf_2_fu_560_p2_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(18),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_78_reg[31]\(16)
    );
\sf_2_fu_560_p2_carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(17),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_78_reg[31]\(15)
    );
\sf_2_fu_560_p2_carry__4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(24),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_78_reg[31]\(22)
    );
\sf_2_fu_560_p2_carry__4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(23),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_78_reg[31]\(21)
    );
\sf_2_fu_560_p2_carry__4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(22),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_78_reg[31]\(20)
    );
\sf_2_fu_560_p2_carry__4_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(21),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_78_reg[31]\(19)
    );
\sf_2_fu_560_p2_carry__5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(28),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_78_reg[31]\(26)
    );
\sf_2_fu_560_p2_carry__5_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(27),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_78_reg[31]\(25)
    );
\sf_2_fu_560_p2_carry__5_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(26),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_78_reg[31]\(24)
    );
\sf_2_fu_560_p2_carry__5_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(25),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_78_reg[31]\(23)
    );
\sf_2_fu_560_p2_carry__6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(31),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_78_reg[31]\(29)
    );
\sf_2_fu_560_p2_carry__6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(30),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_78_reg[31]\(28)
    );
\sf_2_fu_560_p2_carry__6_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(29),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_78_reg[31]\(27)
    );
sf_2_fu_560_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(0),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \sf_fu_78_reg[31]\(0)
    );
sf_2_fu_560_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(4),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_78_reg[31]\(2)
    );
sf_2_fu_560_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(3),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_78_reg[31]\(1)
    );
sf_2_fu_560_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(2),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => S(1)
    );
sf_2_fu_560_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(1),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => S(0)
    );
\sf_fu_78[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I2 => Q(0),
      O => \^ap_loop_init_int_reg_0\
    );
\sf_fu_78[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]\(0),
      I1 => \^icmp_ln290_fu_566_p2\,
      O => \B_V_data_1_state_reg[0]_0\(0)
    );
\sf_fu_78[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]\(0),
      I1 => \^icmp_ln290_fu_566_p2\,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_MatrixVectorActivation_3_regslice_both is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    ap_rst_n_inv : out STD_LOGIC;
    B_V_data_1_sel : out STD_LOGIC;
    in0_V_TVALID_int_regslice : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[5]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_0 : in STD_LOGIC;
    \inElem_1_reg_145_reg[5]\ : in STD_LOGIC;
    \inElem_1_reg_145_reg[5]_0\ : in STD_LOGIC;
    \inElem_1_reg_145_reg[5]_1\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    in0_V_TVALID : in STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_MatrixVectorActivation_3_regslice_both : entity is "MatrixVectorActivation_3_regslice_both";
end top_StreamingDataflowPartition_1_0_MatrixVectorActivation_3_regslice_both;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_MatrixVectorActivation_3_regslice_both is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^b_v_data_1_sel\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__0_n_3\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal \^in0_v_tvalid_int_regslice\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \inputBuf_V_7_fu_118[0]_i_1\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \inputBuf_V_7_fu_118[1]_i_1\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \inputBuf_V_7_fu_118[2]_i_1\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \inputBuf_V_7_fu_118[3]_i_1\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \inputBuf_V_7_fu_118[4]_i_1\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \inputBuf_V_7_fu_118[5]_i_1\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \inputBuf_V_7_fu_118[6]_i_1\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \inputBuf_V_7_fu_118[7]_i_2\ : label is "soft_lutpair440";
begin
  B_V_data_1_sel <= \^b_v_data_1_sel\;
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  in0_V_TVALID_int_regslice <= \^in0_v_tvalid_int_regslice\;
\B_V_data_1_payload_A[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^in0_v_tvalid_int_regslice\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(4),
      Q => B_V_data_1_payload_A(4),
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(5),
      Q => B_V_data_1_payload_A(5),
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(6),
      Q => B_V_data_1_payload_A(6),
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(7),
      Q => B_V_data_1_payload_A(7),
      R => '0'
    );
\B_V_data_1_payload_B[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^in0_v_tvalid_int_regslice\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(4),
      Q => B_V_data_1_payload_B(4),
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(5),
      Q => B_V_data_1_payload_B(5),
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(6),
      Q => B_V_data_1_payload_B(6),
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(7),
      Q => B_V_data_1_payload_B(7),
      R => '0'
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_reg_0,
      Q => \^b_v_data_1_sel\,
      R => \^ap_rst_n_inv\
    );
\B_V_data_1_sel_wr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[1]_0\,
      I1 => in0_V_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__0_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__0_n_3\,
      Q => B_V_data_1_sel_wr,
      R => \^ap_rst_n_inv\
    );
\B_V_data_1_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA808888888888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^in0_v_tvalid_int_regslice\,
      I2 => \B_V_data_1_state_reg[0]_0\,
      I3 => Q(0),
      I4 => in0_V_TVALID,
      I5 => \^b_v_data_1_state_reg[1]_0\,
      O => \B_V_data_1_state[0]_i_1__0_n_3\
    );
\B_V_data_1_state[1]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_inv\
    );
\B_V_data_1_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44F4FFFF"
    )
        port map (
      I0 => in0_V_TVALID,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => Q(0),
      I3 => \B_V_data_1_state_reg[0]_0\,
      I4 => \^in0_v_tvalid_int_regslice\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__0_n_3\,
      Q => \^in0_v_tvalid_int_regslice\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => \^ap_rst_n_inv\
    );
\inElem_1_reg_145[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8FF00"
    )
        port map (
      I0 => B_V_data_1_payload_B(5),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(5),
      I3 => \inElem_1_reg_145_reg[5]\,
      I4 => \inElem_1_reg_145_reg[5]_0\,
      I5 => \inElem_1_reg_145_reg[5]_1\,
      O => \B_V_data_1_payload_B_reg[5]_0\
    );
\inputBuf_V_7_fu_118[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(0),
      O => \B_V_data_1_payload_B_reg[7]_0\(0)
    );
\inputBuf_V_7_fu_118[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(1),
      O => \B_V_data_1_payload_B_reg[7]_0\(1)
    );
\inputBuf_V_7_fu_118[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(2),
      O => \B_V_data_1_payload_B_reg[7]_0\(2)
    );
\inputBuf_V_7_fu_118[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(3),
      O => \B_V_data_1_payload_B_reg[7]_0\(3)
    );
\inputBuf_V_7_fu_118[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(4),
      O => \B_V_data_1_payload_B_reg[7]_0\(4)
    );
\inputBuf_V_7_fu_118[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(5),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(5),
      O => \B_V_data_1_payload_B_reg[7]_0\(5)
    );
\inputBuf_V_7_fu_118[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(6),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(6),
      O => \B_V_data_1_payload_B_reg[7]_0\(6)
    );
\inputBuf_V_7_fu_118[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(7),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(7),
      O => \B_V_data_1_payload_B_reg[7]_0\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_MatrixVectorActivation_3_regslice_both_0 is
  port (
    out_V_TREADY_int_regslice : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    B_V_data_1_sel_wr : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_V_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    B_V_data_1_state : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_wr_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_V_TREADY : in STD_LOGIC;
    B_V_data_1_sel_wr01_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_A_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_MatrixVectorActivation_3_regslice_both_0 : entity is "MatrixVectorActivation_3_regslice_both";
end top_StreamingDataflowPartition_1_0_MatrixVectorActivation_3_regslice_both_0;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_MatrixVectorActivation_3_regslice_both_0 is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__1_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_rd_reg_n_3 : STD_LOGIC;
  signal \^b_v_data_1_sel_wr\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \^out_v_tready_int_regslice\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__1\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \out_V_TDATA[0]_INST_0\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \out_V_TDATA[1]_INST_0\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \out_V_TDATA[2]_INST_0\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \out_V_TDATA[3]_INST_0\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \out_V_TDATA[4]_INST_0\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \out_V_TDATA[5]_INST_0\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \out_V_TDATA[6]_INST_0\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \out_V_TDATA[7]_INST_0\ : label is "soft_lutpair448";
begin
  B_V_data_1_sel_wr <= \^b_v_data_1_sel_wr\;
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  out_V_TREADY_int_regslice <= \^out_v_tready_int_regslice\;
\B_V_data_1_payload_A[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^b_v_data_1_sel_wr\,
      I1 => \^out_v_tready_int_regslice\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[7]_0\(0),
      Q => \B_V_data_1_payload_A_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[7]_0\(1),
      Q => \B_V_data_1_payload_A_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[7]_0\(2),
      Q => \B_V_data_1_payload_A_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[7]_0\(3),
      Q => \B_V_data_1_payload_A_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[7]_0\(4),
      Q => \B_V_data_1_payload_A_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[7]_0\(5),
      Q => \B_V_data_1_payload_A_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[7]_0\(6),
      Q => \B_V_data_1_payload_A_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[7]_0\(7),
      Q => \B_V_data_1_payload_A_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^b_v_data_1_sel_wr\,
      I1 => \^out_v_tready_int_regslice\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[7]_0\(0),
      Q => \B_V_data_1_payload_B_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[7]_0\(1),
      Q => \B_V_data_1_payload_B_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[7]_0\(2),
      Q => \B_V_data_1_payload_B_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[7]_0\(3),
      Q => \B_V_data_1_payload_B_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[7]_0\(4),
      Q => \B_V_data_1_payload_B_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[7]_0\(5),
      Q => \B_V_data_1_payload_B_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[7]_0\(6),
      Q => \B_V_data_1_payload_B_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[7]_0\(7),
      Q => \B_V_data_1_payload_B_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => out_V_TREADY,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_sel_rd_i_1__1_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__1_n_3\,
      Q => B_V_data_1_sel_rd_reg_n_3,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_reg_0,
      Q => \^b_v_data_1_sel_wr\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA2A00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^out_v_tready_int_regslice\,
      I2 => out_V_TREADY,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => B_V_data_1_sel_wr01_out,
      O => \B_V_data_1_state[0]_i_1_n_3\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1_n_3\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(0),
      Q => \^out_v_tready_int_regslice\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => Q(0),
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => out_V_TREADY,
      I3 => \^out_v_tready_int_regslice\,
      O => D(0)
    );
\out_V_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[0]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(0)
    );
\out_V_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[1]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(1)
    );
\out_V_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[2]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(2)
    );
\out_V_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[3]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[3]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(3)
    );
\out_V_TDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[4]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[4]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(4)
    );
\out_V_TDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[5]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[5]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(5)
    );
\out_V_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[6]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[6]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(6)
    );
\out_V_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[7]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[7]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_MatrixVectorActivation_3_regslice_both_1 is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    B_V_data_1_sel_rd_reg_0 : out STD_LOGIC;
    weights_V_TVALID_int_regslice : out STD_LOGIC;
    \B_V_data_1_payload_A_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_A_reg[6]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_A_reg[0]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[5]_0\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_1 : in STD_LOGIC;
    weights_V_TVALID : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    \add_ln840_5_reg_804_reg[1]\ : in STD_LOGIC;
    \add_ln840_5_reg_804_reg[1]_0\ : in STD_LOGIC;
    \add_ln840_5_reg_804_reg[1]_1\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \add_ln840_5_reg_804_reg[1]_2\ : in STD_LOGIC;
    \add_ln840_5_reg_804_reg[1]_3\ : in STD_LOGIC;
    \add_ln840_1_reg_794_reg[1]\ : in STD_LOGIC;
    \add_ln840_1_reg_794_reg[1]_0\ : in STD_LOGIC;
    \add_ln840_3_reg_799_reg[1]\ : in STD_LOGIC;
    \add_ln840_3_reg_799_reg[1]_0\ : in STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_MatrixVectorActivation_3_regslice_both_1 : entity is "MatrixVectorActivation_3_regslice_both";
end top_StreamingDataflowPartition_1_0_MatrixVectorActivation_3_regslice_both_1;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_MatrixVectorActivation_3_regslice_both_1 is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[7]\ : STD_LOGIC;
  signal \^b_v_data_1_sel_rd_reg_0\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__1_n_3\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \add_ln840_1_reg_794[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_1_reg_794[1]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_3_reg_799[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_3_reg_799[1]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_5_reg_804[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_5_reg_804[1]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_5_reg_804[1]_i_4_n_3\ : STD_LOGIC;
  signal \^weights_v_tvalid_int_regslice\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln840_1_reg_794[0]_i_1\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \add_ln840_1_reg_794[1]_i_1\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \add_ln840_3_reg_799[0]_i_1\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \add_ln840_3_reg_799[1]_i_1\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \add_ln840_5_reg_804[0]_i_1\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \add_ln840_5_reg_804[1]_i_1\ : label is "soft_lutpair449";
begin
  B_V_data_1_sel_rd_reg_0 <= \^b_v_data_1_sel_rd_reg_0\;
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  weights_V_TVALID_int_regslice <= \^weights_v_tvalid_int_regslice\;
\B_V_data_1_payload_A[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^weights_v_tvalid_int_regslice\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(0),
      Q => \B_V_data_1_payload_A_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(1),
      Q => \B_V_data_1_payload_A_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(2),
      Q => \B_V_data_1_payload_A_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(3),
      Q => \B_V_data_1_payload_A_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(4),
      Q => \B_V_data_1_payload_A_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(5),
      Q => \B_V_data_1_payload_A_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(6),
      Q => \B_V_data_1_payload_A_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(7),
      Q => \B_V_data_1_payload_A_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^weights_v_tvalid_int_regslice\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(0),
      Q => \B_V_data_1_payload_B_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(1),
      Q => \B_V_data_1_payload_B_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(2),
      Q => \B_V_data_1_payload_B_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(3),
      Q => \B_V_data_1_payload_B_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(4),
      Q => \B_V_data_1_payload_B_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(5),
      Q => \B_V_data_1_payload_B_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(6),
      Q => \B_V_data_1_payload_B_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(7),
      Q => \B_V_data_1_payload_B_reg_n_3_[7]\,
      R => '0'
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_reg_1,
      Q => \^b_v_data_1_sel_rd_reg_0\,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[1]_0\,
      I1 => weights_V_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__1_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__1_n_3\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA088888888888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^weights_v_tvalid_int_regslice\,
      I2 => Q(0),
      I3 => \B_V_data_1_state_reg[1]_1\,
      I4 => weights_V_TVALID,
      I5 => \^b_v_data_1_state_reg[1]_0\,
      O => \B_V_data_1_state[0]_i_1__1_n_3\
    );
\B_V_data_1_state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F444FFFF"
    )
        port map (
      I0 => weights_V_TVALID,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \B_V_data_1_state_reg[1]_1\,
      I3 => Q(0),
      I4 => \^weights_v_tvalid_int_regslice\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__1_n_3\,
      Q => \^weights_v_tvalid_int_regslice\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => ap_rst_n_inv
    );
\W_packed_V_reg_784[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[5]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[5]\,
      O => \B_V_data_1_payload_B_reg[5]_0\
    );
\add_ln840_1_reg_794[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln840_1_reg_794[1]_i_2_n_3\,
      I1 => \add_ln840_1_reg_794[1]_i_3_n_3\,
      O => \B_V_data_1_payload_A_reg[6]_0\(0)
    );
\add_ln840_1_reg_794[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \add_ln840_1_reg_794[1]_i_2_n_3\,
      I1 => \add_ln840_1_reg_794[1]_i_3_n_3\,
      O => \B_V_data_1_payload_A_reg[6]_0\(1)
    );
\add_ln840_1_reg_794[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg_n_3_[6]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[6]\,
      I3 => \add_ln840_1_reg_794_reg[1]\,
      I4 => \add_ln840_5_reg_804_reg[1]_0\,
      I5 => \add_ln840_5_reg_804_reg[1]_1\(5),
      O => \add_ln840_1_reg_794[1]_i_2_n_3\
    );
\add_ln840_1_reg_794[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \add_ln840_1_reg_794_reg[1]_0\,
      I1 => \add_ln840_5_reg_804_reg[1]_0\,
      I2 => \add_ln840_5_reg_804_reg[1]_1\(4),
      I3 => \B_V_data_1_payload_A_reg_n_3_[4]\,
      I4 => \^b_v_data_1_sel_rd_reg_0\,
      I5 => \B_V_data_1_payload_B_reg_n_3_[4]\,
      O => \add_ln840_1_reg_794[1]_i_3_n_3\
    );
\add_ln840_3_reg_799[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln840_3_reg_799[1]_i_2_n_3\,
      I1 => \add_ln840_3_reg_799[1]_i_3_n_3\,
      O => \B_V_data_1_payload_A_reg[0]_0\(0)
    );
\add_ln840_3_reg_799[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \add_ln840_3_reg_799[1]_i_2_n_3\,
      I1 => \add_ln840_3_reg_799[1]_i_3_n_3\,
      O => \B_V_data_1_payload_A_reg[0]_0\(1)
    );
\add_ln840_3_reg_799[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg_n_3_[0]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[0]\,
      I3 => \add_ln840_3_reg_799_reg[1]\,
      I4 => \add_ln840_5_reg_804_reg[1]_0\,
      I5 => \add_ln840_5_reg_804_reg[1]_1\(0),
      O => \add_ln840_3_reg_799[1]_i_2_n_3\
    );
\add_ln840_3_reg_799[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \add_ln840_3_reg_799_reg[1]_0\,
      I1 => \add_ln840_5_reg_804_reg[1]_0\,
      I2 => \add_ln840_5_reg_804_reg[1]_1\(3),
      I3 => \B_V_data_1_payload_A_reg_n_3_[3]\,
      I4 => \^b_v_data_1_sel_rd_reg_0\,
      I5 => \B_V_data_1_payload_B_reg_n_3_[3]\,
      O => \add_ln840_3_reg_799[1]_i_3_n_3\
    );
\add_ln840_5_reg_804[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \add_ln840_5_reg_804[1]_i_4_n_3\,
      I1 => \add_ln840_5_reg_804[1]_i_2_n_3\,
      I2 => \add_ln840_5_reg_804[1]_i_3_n_3\,
      O => \B_V_data_1_payload_A_reg[1]_0\(0)
    );
\add_ln840_5_reg_804[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \add_ln840_5_reg_804[1]_i_2_n_3\,
      I1 => \add_ln840_5_reg_804[1]_i_3_n_3\,
      I2 => \add_ln840_5_reg_804[1]_i_4_n_3\,
      O => \B_V_data_1_payload_A_reg[1]_0\(1)
    );
\add_ln840_5_reg_804[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg_n_3_[1]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[1]\,
      I3 => \add_ln840_5_reg_804_reg[1]_2\,
      I4 => \add_ln840_5_reg_804_reg[1]_0\,
      I5 => \add_ln840_5_reg_804_reg[1]_1\(1),
      O => \add_ln840_5_reg_804[1]_i_2_n_3\
    );
\add_ln840_5_reg_804[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg_n_3_[2]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[2]\,
      I3 => \add_ln840_5_reg_804_reg[1]_3\,
      I4 => \add_ln840_5_reg_804_reg[1]_0\,
      I5 => \add_ln840_5_reg_804_reg[1]_1\(2),
      O => \add_ln840_5_reg_804[1]_i_3_n_3\
    );
\add_ln840_5_reg_804[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg_n_3_[7]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[7]\,
      I3 => \add_ln840_5_reg_804_reg[1]\,
      I4 => \add_ln840_5_reg_804_reg[1]_0\,
      I5 => \add_ln840_5_reg_804_reg[1]_1\(6),
      O => \add_ln840_5_reg_804[1]_i_4_n_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_Q_srl is
  port (
    out_V_TDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_V_TVALID : out STD_LOGIC;
    in0_V_TREADY : out STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    out_V_TREADY : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_Q_srl : entity is "Q_srl";
end top_StreamingDataflowPartition_1_0_Q_srl;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_Q_srl is
  signal \FSM_sequential_state[0]_i_1_n_3\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_2_n_3\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_3_n_3\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_4_n_3\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_5_n_3\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_1_n_3\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_2_n_3\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_3_n_3\ : STD_LOGIC;
  signal addr : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \addr[0]_i_2_n_3\ : STD_LOGIC;
  signal \addr[1]_i_2_n_3\ : STD_LOGIC;
  signal \addr[2]_i_2_n_3\ : STD_LOGIC;
  signal \addr[3]_i_2_n_3\ : STD_LOGIC;
  signal \addr[3]_i_3_n_3\ : STD_LOGIC;
  signal \addr[4]_i_2_n_3\ : STD_LOGIC;
  signal \addr[4]_i_3_n_3\ : STD_LOGIC;
  signal \addr[4]_i_4_n_3\ : STD_LOGIC;
  signal \addr[4]_i_5_n_3\ : STD_LOGIC;
  signal \addr[5]_i_2_n_3\ : STD_LOGIC;
  signal \addr[5]_i_3_n_3\ : STD_LOGIC;
  signal \addr[5]_i_4_n_3\ : STD_LOGIC;
  signal \addr[5]_i_5_n_3\ : STD_LOGIC;
  signal \addr[5]_i_6_n_3\ : STD_LOGIC;
  signal \addr[5]_i_7_n_3\ : STD_LOGIC;
  signal \addr_\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal addr_full : STD_LOGIC;
  signal addr_full_i_2_n_3 : STD_LOGIC;
  signal i_b_reg : STD_LOGIC;
  signal \i_b_reg_\ : STD_LOGIC;
  signal \o_v_reg_\ : STD_LOGIC;
  signal \shift_en_\ : STD_LOGIC;
  signal \shift_en_o_\ : STD_LOGIC;
  signal \srl_reg[47][14]_mux_n_3\ : STD_LOGIC;
  signal \srl_reg[47][14]_srl32__0_n_3\ : STD_LOGIC;
  signal \srl_reg[47][14]_srl32_n_3\ : STD_LOGIC;
  signal \srl_reg[47][14]_srl32_n_4\ : STD_LOGIC;
  signal \srl_reg[47][15]_mux_n_3\ : STD_LOGIC;
  signal \srl_reg[47][15]_srl32__0_n_3\ : STD_LOGIC;
  signal \srl_reg[47][15]_srl32_n_3\ : STD_LOGIC;
  signal \srl_reg[47][15]_srl32_n_4\ : STD_LOGIC;
  signal \srl_reg[47][22]_mux_n_3\ : STD_LOGIC;
  signal \srl_reg[47][22]_srl32__0_n_3\ : STD_LOGIC;
  signal \srl_reg[47][22]_srl32_n_3\ : STD_LOGIC;
  signal \srl_reg[47][22]_srl32_n_4\ : STD_LOGIC;
  signal \srl_reg[47][23]_mux_n_3\ : STD_LOGIC;
  signal \srl_reg[47][23]_srl32__0_n_3\ : STD_LOGIC;
  signal \srl_reg[47][23]_srl32_n_3\ : STD_LOGIC;
  signal \srl_reg[47][23]_srl32_n_4\ : STD_LOGIC;
  signal \srl_reg[47][30]_mux_n_3\ : STD_LOGIC;
  signal \srl_reg[47][30]_srl32__0_n_3\ : STD_LOGIC;
  signal \srl_reg[47][30]_srl32_n_3\ : STD_LOGIC;
  signal \srl_reg[47][30]_srl32_n_4\ : STD_LOGIC;
  signal \srl_reg[47][31]_mux_n_3\ : STD_LOGIC;
  signal \srl_reg[47][31]_srl32__0_n_3\ : STD_LOGIC;
  signal \srl_reg[47][31]_srl32_n_3\ : STD_LOGIC;
  signal \srl_reg[47][31]_srl32_n_4\ : STD_LOGIC;
  signal \srl_reg[47][38]_mux_n_3\ : STD_LOGIC;
  signal \srl_reg[47][38]_srl32__0_n_3\ : STD_LOGIC;
  signal \srl_reg[47][38]_srl32_n_3\ : STD_LOGIC;
  signal \srl_reg[47][38]_srl32_n_4\ : STD_LOGIC;
  signal \srl_reg[47][39]_mux_n_3\ : STD_LOGIC;
  signal \srl_reg[47][39]_srl32__0_n_3\ : STD_LOGIC;
  signal \srl_reg[47][39]_srl32_n_3\ : STD_LOGIC;
  signal \srl_reg[47][39]_srl32_n_4\ : STD_LOGIC;
  signal \srl_reg[47][46]_mux_n_3\ : STD_LOGIC;
  signal \srl_reg[47][46]_srl32__0_n_3\ : STD_LOGIC;
  signal \srl_reg[47][46]_srl32_n_3\ : STD_LOGIC;
  signal \srl_reg[47][46]_srl32_n_4\ : STD_LOGIC;
  signal \srl_reg[47][47]_mux_n_3\ : STD_LOGIC;
  signal \srl_reg[47][47]_srl32__0_n_3\ : STD_LOGIC;
  signal \srl_reg[47][47]_srl32_n_3\ : STD_LOGIC;
  signal \srl_reg[47][47]_srl32_n_4\ : STD_LOGIC;
  signal \srl_reg[47][54]_mux_n_3\ : STD_LOGIC;
  signal \srl_reg[47][54]_srl32__0_n_3\ : STD_LOGIC;
  signal \srl_reg[47][54]_srl32_n_3\ : STD_LOGIC;
  signal \srl_reg[47][54]_srl32_n_4\ : STD_LOGIC;
  signal \srl_reg[47][55]_mux_n_3\ : STD_LOGIC;
  signal \srl_reg[47][55]_srl32__0_n_3\ : STD_LOGIC;
  signal \srl_reg[47][55]_srl32_n_3\ : STD_LOGIC;
  signal \srl_reg[47][55]_srl32_n_4\ : STD_LOGIC;
  signal \srl_reg[47][62]_mux_n_3\ : STD_LOGIC;
  signal \srl_reg[47][62]_srl32__0_n_3\ : STD_LOGIC;
  signal \srl_reg[47][62]_srl32_n_3\ : STD_LOGIC;
  signal \srl_reg[47][62]_srl32_n_4\ : STD_LOGIC;
  signal \srl_reg[47][63]_mux_n_3\ : STD_LOGIC;
  signal \srl_reg[47][63]_srl32__0_n_3\ : STD_LOGIC;
  signal \srl_reg[47][63]_srl32_n_3\ : STD_LOGIC;
  signal \srl_reg[47][63]_srl32_n_4\ : STD_LOGIC;
  signal \srl_reg[47][6]_mux_n_3\ : STD_LOGIC;
  signal \srl_reg[47][6]_srl32__0_n_3\ : STD_LOGIC;
  signal \srl_reg[47][6]_srl32_n_3\ : STD_LOGIC;
  signal \srl_reg[47][6]_srl32_n_4\ : STD_LOGIC;
  signal \srl_reg[47][7]_mux_n_3\ : STD_LOGIC;
  signal \srl_reg[47][7]_srl32__0_n_3\ : STD_LOGIC;
  signal \srl_reg[47][7]_srl32_n_3\ : STD_LOGIC;
  signal \srl_reg[47][7]_srl32_n_4\ : STD_LOGIC;
  signal \srlo[63]_i_1_n_3\ : STD_LOGIC;
  signal \srlo_\ : STD_LOGIC_VECTOR ( 63 downto 6 );
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_srl_reg[47][14]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[47][15]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[47][22]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[47][23]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[47][30]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[47][31]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[47][38]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[47][39]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[47][46]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[47][47]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[47][54]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[47][55]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[47][62]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[47][63]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[47][6]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[47][7]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_4\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_5\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_3\ : label is "soft_lutpair35";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "state_empty:00,state_more:10,state_one:01";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "state_empty:00,state_more:10,state_one:01";
  attribute SOFT_HLUTNM of \addr[0]_i_2\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \addr[1]_i_2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \addr[3]_i_3\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \addr[4]_i_2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \addr[5]_i_3\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \addr[5]_i_6\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \addr[5]_i_7\ : label is "soft_lutpair38";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of i_b_reg_reg : label is "no";
  attribute syn_allow_retiming : string;
  attribute syn_allow_retiming of i_b_reg_reg : label is "0";
  attribute SOFT_HLUTNM of o_v_reg_i_1 : label is "soft_lutpair34";
  attribute syn_allow_retiming of o_v_reg_reg : label is "0";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \srl_reg[47][14]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[47] ";
  attribute srl_name : string;
  attribute srl_name of \srl_reg[47][14]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[47][14]_srl32 ";
  attribute srl_bus_name of \srl_reg[47][14]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[47] ";
  attribute srl_name of \srl_reg[47][14]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[47][14]_srl32__0 ";
  attribute srl_bus_name of \srl_reg[47][15]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[47] ";
  attribute srl_name of \srl_reg[47][15]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[47][15]_srl32 ";
  attribute srl_bus_name of \srl_reg[47][15]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[47] ";
  attribute srl_name of \srl_reg[47][15]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[47][15]_srl32__0 ";
  attribute srl_bus_name of \srl_reg[47][22]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[47] ";
  attribute srl_name of \srl_reg[47][22]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[47][22]_srl32 ";
  attribute srl_bus_name of \srl_reg[47][22]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[47] ";
  attribute srl_name of \srl_reg[47][22]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[47][22]_srl32__0 ";
  attribute srl_bus_name of \srl_reg[47][23]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[47] ";
  attribute srl_name of \srl_reg[47][23]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[47][23]_srl32 ";
  attribute srl_bus_name of \srl_reg[47][23]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[47] ";
  attribute srl_name of \srl_reg[47][23]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[47][23]_srl32__0 ";
  attribute srl_bus_name of \srl_reg[47][30]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[47] ";
  attribute srl_name of \srl_reg[47][30]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[47][30]_srl32 ";
  attribute srl_bus_name of \srl_reg[47][30]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[47] ";
  attribute srl_name of \srl_reg[47][30]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[47][30]_srl32__0 ";
  attribute srl_bus_name of \srl_reg[47][31]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[47] ";
  attribute srl_name of \srl_reg[47][31]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[47][31]_srl32 ";
  attribute srl_bus_name of \srl_reg[47][31]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[47] ";
  attribute srl_name of \srl_reg[47][31]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[47][31]_srl32__0 ";
  attribute srl_bus_name of \srl_reg[47][38]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[47] ";
  attribute srl_name of \srl_reg[47][38]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[47][38]_srl32 ";
  attribute srl_bus_name of \srl_reg[47][38]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[47] ";
  attribute srl_name of \srl_reg[47][38]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[47][38]_srl32__0 ";
  attribute srl_bus_name of \srl_reg[47][39]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[47] ";
  attribute srl_name of \srl_reg[47][39]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[47][39]_srl32 ";
  attribute srl_bus_name of \srl_reg[47][39]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[47] ";
  attribute srl_name of \srl_reg[47][39]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[47][39]_srl32__0 ";
  attribute srl_bus_name of \srl_reg[47][46]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[47] ";
  attribute srl_name of \srl_reg[47][46]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[47][46]_srl32 ";
  attribute srl_bus_name of \srl_reg[47][46]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[47] ";
  attribute srl_name of \srl_reg[47][46]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[47][46]_srl32__0 ";
  attribute srl_bus_name of \srl_reg[47][47]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[47] ";
  attribute srl_name of \srl_reg[47][47]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[47][47]_srl32 ";
  attribute srl_bus_name of \srl_reg[47][47]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[47] ";
  attribute srl_name of \srl_reg[47][47]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[47][47]_srl32__0 ";
  attribute srl_bus_name of \srl_reg[47][54]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[47] ";
  attribute srl_name of \srl_reg[47][54]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[47][54]_srl32 ";
  attribute srl_bus_name of \srl_reg[47][54]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[47] ";
  attribute srl_name of \srl_reg[47][54]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[47][54]_srl32__0 ";
  attribute srl_bus_name of \srl_reg[47][55]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[47] ";
  attribute srl_name of \srl_reg[47][55]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[47][55]_srl32 ";
  attribute srl_bus_name of \srl_reg[47][55]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[47] ";
  attribute srl_name of \srl_reg[47][55]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[47][55]_srl32__0 ";
  attribute srl_bus_name of \srl_reg[47][62]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[47] ";
  attribute srl_name of \srl_reg[47][62]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[47][62]_srl32 ";
  attribute srl_bus_name of \srl_reg[47][62]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[47] ";
  attribute srl_name of \srl_reg[47][62]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[47][62]_srl32__0 ";
  attribute srl_bus_name of \srl_reg[47][63]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[47] ";
  attribute srl_name of \srl_reg[47][63]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[47][63]_srl32 ";
  attribute srl_bus_name of \srl_reg[47][63]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[47] ";
  attribute srl_name of \srl_reg[47][63]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[47][63]_srl32__0 ";
  attribute srl_bus_name of \srl_reg[47][6]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[47] ";
  attribute srl_name of \srl_reg[47][6]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[47][6]_srl32 ";
  attribute srl_bus_name of \srl_reg[47][6]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[47] ";
  attribute srl_name of \srl_reg[47][6]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[47][6]_srl32__0 ";
  attribute srl_bus_name of \srl_reg[47][7]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[47] ";
  attribute srl_name of \srl_reg[47][7]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[47][7]_srl32 ";
  attribute srl_bus_name of \srl_reg[47][7]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[47] ";
  attribute srl_name of \srl_reg[47][7]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[47][7]_srl32__0 ";
  attribute SOFT_HLUTNM of \srlo[6]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \srlo[7]_i_1\ : label is "soft_lutpair37";
  attribute syn_allow_retiming of \srlo_reg[14]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[15]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[22]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[23]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[30]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[31]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[38]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[39]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[46]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[47]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[54]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[55]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[62]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[63]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[6]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[7]\ : label is "0";
begin
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAEFAA"
    )
        port map (
      I0 => \FSM_sequential_state[0]_i_2_n_3\,
      I1 => out_V_TREADY,
      I2 => state(0),
      I3 => in0_V_TVALID,
      I4 => state(1),
      O => \FSM_sequential_state[0]_i_1_n_3\
    );
\FSM_sequential_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004400440FFF0F0F"
    )
        port map (
      I0 => \FSM_sequential_state[0]_i_3_n_3\,
      I1 => addr_full,
      I2 => \FSM_sequential_state[0]_i_4_n_3\,
      I3 => \addr[0]_i_2_n_3\,
      I4 => \FSM_sequential_state[0]_i_5_n_3\,
      I5 => in0_V_TVALID,
      O => \FSM_sequential_state[0]_i_2_n_3\
    );
\FSM_sequential_state[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => addr(0),
      I1 => out_V_TREADY,
      O => \FSM_sequential_state[0]_i_3_n_3\
    );
\FSM_sequential_state[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => state(0),
      O => \FSM_sequential_state[0]_i_4_n_3\
    );
\FSM_sequential_state[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addr(0),
      I1 => state(1),
      I2 => state(0),
      I3 => out_V_TREADY,
      O => \FSM_sequential_state[0]_i_5_n_3\
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEAFAEAFAFAFAEA"
    )
        port map (
      I0 => \FSM_sequential_state[1]_i_2_n_3\,
      I1 => \FSM_sequential_state[1]_i_3_n_3\,
      I2 => state(1),
      I3 => addr(1),
      I4 => in0_V_TVALID,
      I5 => addr_full,
      O => \FSM_sequential_state[1]_i_1_n_3\
    );
\FSM_sequential_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF008800FFC0FFC0"
    )
        port map (
      I0 => addr_full,
      I1 => state(0),
      I2 => in0_V_TVALID,
      I3 => state(1),
      I4 => addr(0),
      I5 => out_V_TREADY,
      O => \FSM_sequential_state[1]_i_2_n_3\
    );
\FSM_sequential_state[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => addr(3),
      I1 => addr(2),
      I2 => addr(5),
      I3 => addr(4),
      O => \FSM_sequential_state[1]_i_3_n_3\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_sequential_state[0]_i_1_n_3\,
      Q => state(0),
      R => \srlo[63]_i_1_n_3\
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_sequential_state[1]_i_1_n_3\,
      Q => state(1),
      R => \srlo[63]_i_1_n_3\
    );
\addr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30CF00008A300000"
    )
        port map (
      I0 => \addr[0]_i_2_n_3\,
      I1 => addr_full,
      I2 => in0_V_TVALID,
      I3 => out_V_TREADY,
      I4 => \addr[5]_i_3_n_3\,
      I5 => addr(0),
      O => \addr_\(0)
    );
\addr[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => addr(4),
      I1 => addr(5),
      I2 => addr(2),
      I3 => addr(3),
      I4 => addr(1),
      O => \addr[0]_i_2_n_3\
    );
\addr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0300003F800000"
    )
        port map (
      I0 => \FSM_sequential_state[1]_i_3_n_3\,
      I1 => out_V_TREADY,
      I2 => \addr[1]_i_2_n_3\,
      I3 => addr(1),
      I4 => \addr[5]_i_3_n_3\,
      I5 => addr(0),
      O => \addr_\(1)
    );
\addr[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => addr_full,
      I1 => in0_V_TVALID,
      O => \addr[1]_i_2_n_3\
    );
\addr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAA0000FEAA"
    )
        port map (
      I0 => \addr[4]_i_5_n_3\,
      I1 => \addr[3]_i_3_n_3\,
      I2 => addr(3),
      I3 => \addr[4]_i_3_n_3\,
      I4 => addr(2),
      I5 => \addr[2]_i_2_n_3\,
      O => \addr_\(2)
    );
\addr[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF40000BFFF0000"
    )
        port map (
      I0 => addr_full,
      I1 => in0_V_TVALID,
      I2 => addr(1),
      I3 => addr(0),
      I4 => \addr[5]_i_3_n_3\,
      I5 => out_V_TREADY,
      O => \addr[2]_i_2_n_3\
    );
\addr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBABBAAABAAABAAA"
    )
        port map (
      I0 => \addr[3]_i_2_n_3\,
      I1 => addr(3),
      I2 => addr(2),
      I3 => \addr[4]_i_5_n_3\,
      I4 => \addr[3]_i_3_n_3\,
      I5 => \addr[4]_i_3_n_3\,
      O => \addr_\(3)
    );
\addr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC8C0C0C4CCC0C0"
    )
        port map (
      I0 => addr(2),
      I1 => addr(3),
      I2 => \addr[5]_i_5_n_3\,
      I3 => addr(0),
      I4 => \addr[5]_i_3_n_3\,
      I5 => out_V_TREADY,
      O => \addr[3]_i_2_n_3\
    );
\addr[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => addr(4),
      I1 => addr(5),
      O => \addr[3]_i_3_n_3\
    );
\addr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAC0EAFFEAC0EAC0"
    )
        port map (
      I0 => \addr[5]_i_2_n_3\,
      I1 => \addr[4]_i_2_n_3\,
      I2 => \addr[4]_i_3_n_3\,
      I3 => addr(4),
      I4 => \addr[4]_i_4_n_3\,
      I5 => \addr[4]_i_5_n_3\,
      O => \addr_\(4)
    );
\addr[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => addr(4),
      I1 => addr(5),
      I2 => addr(3),
      I3 => addr(2),
      O => \addr[4]_i_2_n_3\
    );
\addr[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000808"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => \addr[5]_i_3_n_3\,
      I2 => addr(0),
      I3 => addr_full,
      I4 => in0_V_TVALID,
      I5 => addr(1),
      O => \addr[4]_i_3_n_3\
    );
\addr[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => addr(2),
      I1 => addr(3),
      O => \addr[4]_i_4_n_3\
    );
\addr[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => \addr[5]_i_3_n_3\,
      I2 => addr(0),
      I3 => addr(1),
      I4 => addr_full,
      I5 => in0_V_TVALID,
      O => \addr[4]_i_5_n_3\
    );
\addr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8CC88888"
    )
        port map (
      I0 => \addr[5]_i_2_n_3\,
      I1 => addr(5),
      I2 => addr(4),
      I3 => addr(0),
      I4 => \addr[5]_i_3_n_3\,
      I5 => \addr[5]_i_4_n_3\,
      O => \addr_\(5)
    );
\addr[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF700EF00"
    )
        port map (
      I0 => addr(3),
      I1 => addr(2),
      I2 => out_V_TREADY,
      I3 => \addr[5]_i_3_n_3\,
      I4 => addr(0),
      I5 => \addr[5]_i_5_n_3\,
      O => \addr[5]_i_2_n_3\
    );
\addr[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      O => \addr[5]_i_3_n_3\
    );
\addr[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => addr(2),
      I1 => addr(3),
      I2 => addr(4),
      I3 => addr(5),
      I4 => \addr[5]_i_6_n_3\,
      I5 => \addr[5]_i_7_n_3\,
      O => \addr[5]_i_4_n_3\
    );
\addr[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444004444440"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => addr(0),
      I3 => addr(1),
      I4 => in0_V_TVALID,
      I5 => addr_full,
      O => \addr[5]_i_5_n_3\
    );
\addr[5]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => in0_V_TVALID,
      I1 => addr_full,
      I2 => addr(1),
      O => \addr[5]_i_6_n_3\
    );
\addr[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => addr(0),
      I1 => state(1),
      I2 => state(0),
      I3 => out_V_TREADY,
      O => \addr[5]_i_7_n_3\
    );
addr_full_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000000000C000"
    )
        port map (
      I0 => addr_full_i_2_n_3,
      I1 => \addr[4]_i_3_n_3\,
      I2 => addr(5),
      I3 => addr(4),
      I4 => addr(3),
      I5 => addr(2),
      O => \i_b_reg_\
    );
addr_full_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20D0000000200000"
    )
        port map (
      I0 => in0_V_TVALID,
      I1 => addr_full,
      I2 => addr(1),
      I3 => out_V_TREADY,
      I4 => \addr[5]_i_3_n_3\,
      I5 => addr(0),
      O => addr_full_i_2_n_3
    );
addr_full_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_b_reg_\,
      Q => addr_full,
      R => \srlo[63]_i_1_n_3\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr_\(0),
      Q => addr(0),
      R => \srlo[63]_i_1_n_3\
    );
\addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr_\(1),
      Q => addr(1),
      R => \srlo[63]_i_1_n_3\
    );
\addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr_\(2),
      Q => addr(2),
      R => \srlo[63]_i_1_n_3\
    );
\addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr_\(3),
      Q => addr(3),
      R => \srlo[63]_i_1_n_3\
    );
\addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr_\(4),
      Q => addr(4),
      R => \srlo[63]_i_1_n_3\
    );
\addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr_\(5),
      Q => addr(5),
      R => \srlo[63]_i_1_n_3\
    );
i_b_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_b_reg_\,
      Q => i_b_reg,
      R => \srlo[63]_i_1_n_3\
    );
in0_V_TREADY_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_b_reg,
      O => in0_V_TREADY
    );
o_v_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"23EE"
    )
        port map (
      I0 => in0_V_TVALID,
      I1 => state(1),
      I2 => out_V_TREADY,
      I3 => state(0),
      O => \o_v_reg_\
    );
o_v_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \o_v_reg_\,
      Q => out_V_TVALID,
      R => \srlo[63]_i_1_n_3\
    );
\srl_reg[47][14]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[47][14]_srl32_n_3\,
      I1 => \srl_reg[47][14]_srl32__0_n_3\,
      O => \srl_reg[47][14]_mux_n_3\,
      S => addr(5)
    );
\srl_reg[47][14]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(2),
      Q => \srl_reg[47][14]_srl32_n_3\,
      Q31 => \srl_reg[47][14]_srl32_n_4\
    );
\srl_reg[47][14]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[47][14]_srl32_n_4\,
      Q => \srl_reg[47][14]_srl32__0_n_3\,
      Q31 => \NLW_srl_reg[47][14]_srl32__0_Q31_UNCONNECTED\
    );
\srl_reg[47][15]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[47][15]_srl32_n_3\,
      I1 => \srl_reg[47][15]_srl32__0_n_3\,
      O => \srl_reg[47][15]_mux_n_3\,
      S => addr(5)
    );
\srl_reg[47][15]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(3),
      Q => \srl_reg[47][15]_srl32_n_3\,
      Q31 => \srl_reg[47][15]_srl32_n_4\
    );
\srl_reg[47][15]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[47][15]_srl32_n_4\,
      Q => \srl_reg[47][15]_srl32__0_n_3\,
      Q31 => \NLW_srl_reg[47][15]_srl32__0_Q31_UNCONNECTED\
    );
\srl_reg[47][22]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[47][22]_srl32_n_3\,
      I1 => \srl_reg[47][22]_srl32__0_n_3\,
      O => \srl_reg[47][22]_mux_n_3\,
      S => addr(5)
    );
\srl_reg[47][22]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(4),
      Q => \srl_reg[47][22]_srl32_n_3\,
      Q31 => \srl_reg[47][22]_srl32_n_4\
    );
\srl_reg[47][22]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[47][22]_srl32_n_4\,
      Q => \srl_reg[47][22]_srl32__0_n_3\,
      Q31 => \NLW_srl_reg[47][22]_srl32__0_Q31_UNCONNECTED\
    );
\srl_reg[47][23]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[47][23]_srl32_n_3\,
      I1 => \srl_reg[47][23]_srl32__0_n_3\,
      O => \srl_reg[47][23]_mux_n_3\,
      S => addr(5)
    );
\srl_reg[47][23]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(5),
      Q => \srl_reg[47][23]_srl32_n_3\,
      Q31 => \srl_reg[47][23]_srl32_n_4\
    );
\srl_reg[47][23]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[47][23]_srl32_n_4\,
      Q => \srl_reg[47][23]_srl32__0_n_3\,
      Q31 => \NLW_srl_reg[47][23]_srl32__0_Q31_UNCONNECTED\
    );
\srl_reg[47][30]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[47][30]_srl32_n_3\,
      I1 => \srl_reg[47][30]_srl32__0_n_3\,
      O => \srl_reg[47][30]_mux_n_3\,
      S => addr(5)
    );
\srl_reg[47][30]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(6),
      Q => \srl_reg[47][30]_srl32_n_3\,
      Q31 => \srl_reg[47][30]_srl32_n_4\
    );
\srl_reg[47][30]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[47][30]_srl32_n_4\,
      Q => \srl_reg[47][30]_srl32__0_n_3\,
      Q31 => \NLW_srl_reg[47][30]_srl32__0_Q31_UNCONNECTED\
    );
\srl_reg[47][31]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[47][31]_srl32_n_3\,
      I1 => \srl_reg[47][31]_srl32__0_n_3\,
      O => \srl_reg[47][31]_mux_n_3\,
      S => addr(5)
    );
\srl_reg[47][31]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(7),
      Q => \srl_reg[47][31]_srl32_n_3\,
      Q31 => \srl_reg[47][31]_srl32_n_4\
    );
\srl_reg[47][31]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[47][31]_srl32_n_4\,
      Q => \srl_reg[47][31]_srl32__0_n_3\,
      Q31 => \NLW_srl_reg[47][31]_srl32__0_Q31_UNCONNECTED\
    );
\srl_reg[47][38]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[47][38]_srl32_n_3\,
      I1 => \srl_reg[47][38]_srl32__0_n_3\,
      O => \srl_reg[47][38]_mux_n_3\,
      S => addr(5)
    );
\srl_reg[47][38]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(8),
      Q => \srl_reg[47][38]_srl32_n_3\,
      Q31 => \srl_reg[47][38]_srl32_n_4\
    );
\srl_reg[47][38]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[47][38]_srl32_n_4\,
      Q => \srl_reg[47][38]_srl32__0_n_3\,
      Q31 => \NLW_srl_reg[47][38]_srl32__0_Q31_UNCONNECTED\
    );
\srl_reg[47][39]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[47][39]_srl32_n_3\,
      I1 => \srl_reg[47][39]_srl32__0_n_3\,
      O => \srl_reg[47][39]_mux_n_3\,
      S => addr(5)
    );
\srl_reg[47][39]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(9),
      Q => \srl_reg[47][39]_srl32_n_3\,
      Q31 => \srl_reg[47][39]_srl32_n_4\
    );
\srl_reg[47][39]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[47][39]_srl32_n_4\,
      Q => \srl_reg[47][39]_srl32__0_n_3\,
      Q31 => \NLW_srl_reg[47][39]_srl32__0_Q31_UNCONNECTED\
    );
\srl_reg[47][46]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[47][46]_srl32_n_3\,
      I1 => \srl_reg[47][46]_srl32__0_n_3\,
      O => \srl_reg[47][46]_mux_n_3\,
      S => addr(5)
    );
\srl_reg[47][46]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(10),
      Q => \srl_reg[47][46]_srl32_n_3\,
      Q31 => \srl_reg[47][46]_srl32_n_4\
    );
\srl_reg[47][46]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[47][46]_srl32_n_4\,
      Q => \srl_reg[47][46]_srl32__0_n_3\,
      Q31 => \NLW_srl_reg[47][46]_srl32__0_Q31_UNCONNECTED\
    );
\srl_reg[47][47]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[47][47]_srl32_n_3\,
      I1 => \srl_reg[47][47]_srl32__0_n_3\,
      O => \srl_reg[47][47]_mux_n_3\,
      S => addr(5)
    );
\srl_reg[47][47]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(11),
      Q => \srl_reg[47][47]_srl32_n_3\,
      Q31 => \srl_reg[47][47]_srl32_n_4\
    );
\srl_reg[47][47]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[47][47]_srl32_n_4\,
      Q => \srl_reg[47][47]_srl32__0_n_3\,
      Q31 => \NLW_srl_reg[47][47]_srl32__0_Q31_UNCONNECTED\
    );
\srl_reg[47][54]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[47][54]_srl32_n_3\,
      I1 => \srl_reg[47][54]_srl32__0_n_3\,
      O => \srl_reg[47][54]_mux_n_3\,
      S => addr(5)
    );
\srl_reg[47][54]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(12),
      Q => \srl_reg[47][54]_srl32_n_3\,
      Q31 => \srl_reg[47][54]_srl32_n_4\
    );
\srl_reg[47][54]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[47][54]_srl32_n_4\,
      Q => \srl_reg[47][54]_srl32__0_n_3\,
      Q31 => \NLW_srl_reg[47][54]_srl32__0_Q31_UNCONNECTED\
    );
\srl_reg[47][55]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[47][55]_srl32_n_3\,
      I1 => \srl_reg[47][55]_srl32__0_n_3\,
      O => \srl_reg[47][55]_mux_n_3\,
      S => addr(5)
    );
\srl_reg[47][55]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(13),
      Q => \srl_reg[47][55]_srl32_n_3\,
      Q31 => \srl_reg[47][55]_srl32_n_4\
    );
\srl_reg[47][55]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[47][55]_srl32_n_4\,
      Q => \srl_reg[47][55]_srl32__0_n_3\,
      Q31 => \NLW_srl_reg[47][55]_srl32__0_Q31_UNCONNECTED\
    );
\srl_reg[47][62]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[47][62]_srl32_n_3\,
      I1 => \srl_reg[47][62]_srl32__0_n_3\,
      O => \srl_reg[47][62]_mux_n_3\,
      S => addr(5)
    );
\srl_reg[47][62]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(14),
      Q => \srl_reg[47][62]_srl32_n_3\,
      Q31 => \srl_reg[47][62]_srl32_n_4\
    );
\srl_reg[47][62]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[47][62]_srl32_n_4\,
      Q => \srl_reg[47][62]_srl32__0_n_3\,
      Q31 => \NLW_srl_reg[47][62]_srl32__0_Q31_UNCONNECTED\
    );
\srl_reg[47][63]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[47][63]_srl32_n_3\,
      I1 => \srl_reg[47][63]_srl32__0_n_3\,
      O => \srl_reg[47][63]_mux_n_3\,
      S => addr(5)
    );
\srl_reg[47][63]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(15),
      Q => \srl_reg[47][63]_srl32_n_3\,
      Q31 => \srl_reg[47][63]_srl32_n_4\
    );
\srl_reg[47][63]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[47][63]_srl32_n_4\,
      Q => \srl_reg[47][63]_srl32__0_n_3\,
      Q31 => \NLW_srl_reg[47][63]_srl32__0_Q31_UNCONNECTED\
    );
\srl_reg[47][6]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[47][6]_srl32_n_3\,
      I1 => \srl_reg[47][6]_srl32__0_n_3\,
      O => \srl_reg[47][6]_mux_n_3\,
      S => addr(5)
    );
\srl_reg[47][6]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(0),
      Q => \srl_reg[47][6]_srl32_n_3\,
      Q31 => \srl_reg[47][6]_srl32_n_4\
    );
\srl_reg[47][6]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[47][6]_srl32_n_4\,
      Q => \srl_reg[47][6]_srl32__0_n_3\,
      Q31 => \NLW_srl_reg[47][6]_srl32__0_Q31_UNCONNECTED\
    );
\srl_reg[47][6]_srl32_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F00"
    )
        port map (
      I0 => state(0),
      I1 => addr_full,
      I2 => state(1),
      I3 => in0_V_TVALID,
      O => \shift_en_\
    );
\srl_reg[47][7]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[47][7]_srl32_n_3\,
      I1 => \srl_reg[47][7]_srl32__0_n_3\,
      O => \srl_reg[47][7]_mux_n_3\,
      S => addr(5)
    );
\srl_reg[47][7]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(1),
      Q => \srl_reg[47][7]_srl32_n_3\,
      Q31 => \srl_reg[47][7]_srl32_n_4\
    );
\srl_reg[47][7]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[47][7]_srl32_n_4\,
      Q => \srl_reg[47][7]_srl32__0_n_3\,
      Q31 => \NLW_srl_reg[47][7]_srl32__0_Q31_UNCONNECTED\
    );
\srlo[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \srl_reg[47][14]_mux_n_3\,
      I1 => state(0),
      I2 => state(1),
      I3 => in0_V_TDATA(2),
      O => \srlo_\(14)
    );
\srlo[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \srl_reg[47][15]_mux_n_3\,
      I1 => state(0),
      I2 => state(1),
      I3 => in0_V_TDATA(3),
      O => \srlo_\(15)
    );
\srlo[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \srl_reg[47][22]_mux_n_3\,
      I1 => state(0),
      I2 => state(1),
      I3 => in0_V_TDATA(4),
      O => \srlo_\(22)
    );
\srlo[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \srl_reg[47][23]_mux_n_3\,
      I1 => state(0),
      I2 => state(1),
      I3 => in0_V_TDATA(5),
      O => \srlo_\(23)
    );
\srlo[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \srl_reg[47][30]_mux_n_3\,
      I1 => state(0),
      I2 => state(1),
      I3 => in0_V_TDATA(6),
      O => \srlo_\(30)
    );
\srlo[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \srl_reg[47][31]_mux_n_3\,
      I1 => state(0),
      I2 => state(1),
      I3 => in0_V_TDATA(7),
      O => \srlo_\(31)
    );
\srlo[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \srl_reg[47][38]_mux_n_3\,
      I1 => state(0),
      I2 => state(1),
      I3 => in0_V_TDATA(8),
      O => \srlo_\(38)
    );
\srlo[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \srl_reg[47][39]_mux_n_3\,
      I1 => state(0),
      I2 => state(1),
      I3 => in0_V_TDATA(9),
      O => \srlo_\(39)
    );
\srlo[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \srl_reg[47][46]_mux_n_3\,
      I1 => state(0),
      I2 => state(1),
      I3 => in0_V_TDATA(10),
      O => \srlo_\(46)
    );
\srlo[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \srl_reg[47][47]_mux_n_3\,
      I1 => state(0),
      I2 => state(1),
      I3 => in0_V_TDATA(11),
      O => \srlo_\(47)
    );
\srlo[54]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \srl_reg[47][54]_mux_n_3\,
      I1 => state(0),
      I2 => state(1),
      I3 => in0_V_TDATA(12),
      O => \srlo_\(54)
    );
\srlo[55]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \srl_reg[47][55]_mux_n_3\,
      I1 => state(0),
      I2 => state(1),
      I3 => in0_V_TDATA(13),
      O => \srlo_\(55)
    );
\srlo[62]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \srl_reg[47][62]_mux_n_3\,
      I1 => state(0),
      I2 => state(1),
      I3 => in0_V_TDATA(14),
      O => \srlo_\(62)
    );
\srlo[63]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \srlo[63]_i_1_n_3\
    );
\srlo[63]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B0"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => state(0),
      I2 => in0_V_TVALID,
      I3 => state(1),
      O => \shift_en_o_\
    );
\srlo[63]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \srl_reg[47][63]_mux_n_3\,
      I1 => state(0),
      I2 => state(1),
      I3 => in0_V_TDATA(15),
      O => \srlo_\(63)
    );
\srlo[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \srl_reg[47][6]_mux_n_3\,
      I1 => state(0),
      I2 => state(1),
      I3 => in0_V_TDATA(0),
      O => \srlo_\(6)
    );
\srlo[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \srl_reg[47][7]_mux_n_3\,
      I1 => state(0),
      I2 => state(1),
      I3 => in0_V_TDATA(1),
      O => \srlo_\(7)
    );
\srlo_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(14),
      Q => out_V_TDATA(2),
      R => \srlo[63]_i_1_n_3\
    );
\srlo_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(15),
      Q => out_V_TDATA(3),
      R => \srlo[63]_i_1_n_3\
    );
\srlo_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(22),
      Q => out_V_TDATA(4),
      R => \srlo[63]_i_1_n_3\
    );
\srlo_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(23),
      Q => out_V_TDATA(5),
      R => \srlo[63]_i_1_n_3\
    );
\srlo_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(30),
      Q => out_V_TDATA(6),
      R => \srlo[63]_i_1_n_3\
    );
\srlo_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(31),
      Q => out_V_TDATA(7),
      R => \srlo[63]_i_1_n_3\
    );
\srlo_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(38),
      Q => out_V_TDATA(8),
      R => \srlo[63]_i_1_n_3\
    );
\srlo_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(39),
      Q => out_V_TDATA(9),
      R => \srlo[63]_i_1_n_3\
    );
\srlo_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(46),
      Q => out_V_TDATA(10),
      R => \srlo[63]_i_1_n_3\
    );
\srlo_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(47),
      Q => out_V_TDATA(11),
      R => \srlo[63]_i_1_n_3\
    );
\srlo_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(54),
      Q => out_V_TDATA(12),
      R => \srlo[63]_i_1_n_3\
    );
\srlo_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(55),
      Q => out_V_TDATA(13),
      R => \srlo[63]_i_1_n_3\
    );
\srlo_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(62),
      Q => out_V_TDATA(14),
      R => \srlo[63]_i_1_n_3\
    );
\srlo_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(63),
      Q => out_V_TDATA(15),
      R => \srlo[63]_i_1_n_3\
    );
\srlo_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(6),
      Q => out_V_TDATA(0),
      R => \srlo[63]_i_1_n_3\
    );
\srlo_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(7),
      Q => out_V_TDATA(1),
      R => \srlo[63]_i_1_n_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_StreamingDataflowPartition_1_0_Q_srl__parameterized0\ is
  port (
    out_V_TDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_V_TVALID : out STD_LOGIC;
    in0_V_TREADY : out STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    out_V_TREADY : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_StreamingDataflowPartition_1_0_Q_srl__parameterized0\ : entity is "Q_srl";
end \top_StreamingDataflowPartition_1_0_Q_srl__parameterized0\;

architecture STRUCTURE of \top_StreamingDataflowPartition_1_0_Q_srl__parameterized0\ is
  signal \FSM_sequential_state[0]_i_1_n_3\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_2_n_3\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_1_n_3\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_2_n_3\ : STD_LOGIC;
  signal addr : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \addr[0]_i_2_n_3\ : STD_LOGIC;
  signal \addr[0]_i_3_n_3\ : STD_LOGIC;
  signal \addr[1]_i_2_n_3\ : STD_LOGIC;
  signal \addr[1]_i_3_n_3\ : STD_LOGIC;
  signal \addr[2]_i_2_n_3\ : STD_LOGIC;
  signal \addr[2]_i_3_n_3\ : STD_LOGIC;
  signal \addr[3]_i_2_n_3\ : STD_LOGIC;
  signal \addr[3]_i_3_n_3\ : STD_LOGIC;
  signal \addr[4]_i_2_n_3\ : STD_LOGIC;
  signal \addr[4]_i_3_n_3\ : STD_LOGIC;
  signal \addr_\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal addr_full : STD_LOGIC;
  signal addr_full_i_2_n_3 : STD_LOGIC;
  signal addr_full_i_3_n_3 : STD_LOGIC;
  signal i_b_reg : STD_LOGIC;
  signal \i_b_reg_\ : STD_LOGIC;
  signal \o_v_reg_\ : STD_LOGIC;
  signal \shift_en_\ : STD_LOGIC;
  signal \shift_en_o_\ : STD_LOGIC;
  signal \srl_reg[30][0]_srl31_n_3\ : STD_LOGIC;
  signal \srl_reg[30][10]_srl31_n_3\ : STD_LOGIC;
  signal \srl_reg[30][11]_srl31_n_3\ : STD_LOGIC;
  signal \srl_reg[30][12]_srl31_n_3\ : STD_LOGIC;
  signal \srl_reg[30][13]_srl31_n_3\ : STD_LOGIC;
  signal \srl_reg[30][14]_srl31_n_3\ : STD_LOGIC;
  signal \srl_reg[30][15]_srl31_n_3\ : STD_LOGIC;
  signal \srl_reg[30][1]_srl31_n_3\ : STD_LOGIC;
  signal \srl_reg[30][2]_srl31_n_3\ : STD_LOGIC;
  signal \srl_reg[30][3]_srl31_n_3\ : STD_LOGIC;
  signal \srl_reg[30][4]_srl31_n_3\ : STD_LOGIC;
  signal \srl_reg[30][5]_srl31_n_3\ : STD_LOGIC;
  signal \srl_reg[30][6]_srl31_n_3\ : STD_LOGIC;
  signal \srl_reg[30][7]_srl31_n_3\ : STD_LOGIC;
  signal \srl_reg[30][8]_srl31_n_3\ : STD_LOGIC;
  signal \srl_reg[30][9]_srl31_n_3\ : STD_LOGIC;
  signal \srlo[15]_i_1_n_3\ : STD_LOGIC;
  signal \srlo_\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_srl_reg[30][0]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[30][10]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[30][11]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[30][12]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[30][13]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[30][14]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[30][15]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[30][1]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[30][2]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[30][3]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[30][4]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[30][5]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[30][6]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[30][7]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[30][8]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[30][9]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "state_empty:00,state_more:10,state_one:01";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "state_empty:00,state_more:10,state_one:01";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[0]_i_2\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \addr[2]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \addr[3]_i_2\ : label is "soft_lutpair41";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of i_b_reg_reg : label is "no";
  attribute syn_allow_retiming : string;
  attribute syn_allow_retiming of i_b_reg_reg : label is "0";
  attribute SOFT_HLUTNM of o_v_reg_i_1 : label is "soft_lutpair42";
  attribute syn_allow_retiming of o_v_reg_reg : label is "0";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \srl_reg[30][0]_srl31\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[30] ";
  attribute srl_name : string;
  attribute srl_name of \srl_reg[30][0]_srl31\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[30][0]_srl31 ";
  attribute srl_bus_name of \srl_reg[30][10]_srl31\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[30] ";
  attribute srl_name of \srl_reg[30][10]_srl31\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[30][10]_srl31 ";
  attribute srl_bus_name of \srl_reg[30][11]_srl31\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[30] ";
  attribute srl_name of \srl_reg[30][11]_srl31\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[30][11]_srl31 ";
  attribute srl_bus_name of \srl_reg[30][12]_srl31\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[30] ";
  attribute srl_name of \srl_reg[30][12]_srl31\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[30][12]_srl31 ";
  attribute srl_bus_name of \srl_reg[30][13]_srl31\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[30] ";
  attribute srl_name of \srl_reg[30][13]_srl31\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[30][13]_srl31 ";
  attribute srl_bus_name of \srl_reg[30][14]_srl31\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[30] ";
  attribute srl_name of \srl_reg[30][14]_srl31\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[30][14]_srl31 ";
  attribute srl_bus_name of \srl_reg[30][15]_srl31\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[30] ";
  attribute srl_name of \srl_reg[30][15]_srl31\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[30][15]_srl31 ";
  attribute srl_bus_name of \srl_reg[30][1]_srl31\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[30] ";
  attribute srl_name of \srl_reg[30][1]_srl31\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[30][1]_srl31 ";
  attribute srl_bus_name of \srl_reg[30][2]_srl31\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[30] ";
  attribute srl_name of \srl_reg[30][2]_srl31\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[30][2]_srl31 ";
  attribute srl_bus_name of \srl_reg[30][3]_srl31\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[30] ";
  attribute srl_name of \srl_reg[30][3]_srl31\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[30][3]_srl31 ";
  attribute srl_bus_name of \srl_reg[30][4]_srl31\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[30] ";
  attribute srl_name of \srl_reg[30][4]_srl31\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[30][4]_srl31 ";
  attribute srl_bus_name of \srl_reg[30][5]_srl31\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[30] ";
  attribute srl_name of \srl_reg[30][5]_srl31\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[30][5]_srl31 ";
  attribute srl_bus_name of \srl_reg[30][6]_srl31\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[30] ";
  attribute srl_name of \srl_reg[30][6]_srl31\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[30][6]_srl31 ";
  attribute srl_bus_name of \srl_reg[30][7]_srl31\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[30] ";
  attribute srl_name of \srl_reg[30][7]_srl31\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[30][7]_srl31 ";
  attribute srl_bus_name of \srl_reg[30][8]_srl31\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[30] ";
  attribute srl_name of \srl_reg[30][8]_srl31\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[30][8]_srl31 ";
  attribute srl_bus_name of \srl_reg[30][9]_srl31\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[30] ";
  attribute srl_name of \srl_reg[30][9]_srl31\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[30][9]_srl31 ";
  attribute syn_allow_retiming of \srlo_reg[0]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[10]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[11]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[12]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[13]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[14]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[15]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[1]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[2]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[3]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[4]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[5]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[6]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[7]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[8]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[9]\ : label is "0";
begin
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF008F8F00FFC0C0"
    )
        port map (
      I0 => addr_full,
      I1 => \FSM_sequential_state[0]_i_2_n_3\,
      I2 => state(1),
      I3 => out_V_TREADY,
      I4 => state(0),
      I5 => in0_V_TVALID,
      O => \FSM_sequential_state[0]_i_1_n_3\
    );
\FSM_sequential_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => addr(4),
      I1 => addr(2),
      I2 => addr(1),
      I3 => addr(0),
      I4 => addr(3),
      I5 => out_V_TREADY,
      O => \FSM_sequential_state[0]_i_2_n_3\
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFE0E0D0D0C0C0"
    )
        port map (
      I0 => addr_full,
      I1 => \FSM_sequential_state[1]_i_2_n_3\,
      I2 => state(1),
      I3 => out_V_TREADY,
      I4 => in0_V_TVALID,
      I5 => state(0),
      O => \FSM_sequential_state[1]_i_1_n_3\
    );
\FSM_sequential_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => addr(4),
      I1 => addr(2),
      I2 => addr(0),
      I3 => addr(1),
      I4 => addr(3),
      I5 => out_V_TREADY,
      O => \FSM_sequential_state[1]_i_2_n_3\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_sequential_state[0]_i_1_n_3\,
      Q => state(0),
      R => \srlo[15]_i_1_n_3\
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_sequential_state[1]_i_1_n_3\,
      Q => state(1),
      R => \srlo[15]_i_1_n_3\
    );
\addr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5455100000000000"
    )
        port map (
      I0 => state(0),
      I1 => addr_full,
      I2 => \addr[0]_i_2_n_3\,
      I3 => in0_V_TVALID,
      I4 => \addr[0]_i_3_n_3\,
      I5 => state(1),
      O => \addr_\(0)
    );
\addr[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => addr(0),
      O => \addr[0]_i_2_n_3\
    );
\addr[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFFFE0000"
    )
        port map (
      I0 => addr(4),
      I1 => addr(3),
      I2 => addr(2),
      I3 => addr(1),
      I4 => out_V_TREADY,
      I5 => addr(0),
      O => \addr[0]_i_3_n_3\
    );
\addr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5455100000000000"
    )
        port map (
      I0 => state(0),
      I1 => addr_full,
      I2 => \addr[1]_i_2_n_3\,
      I3 => in0_V_TVALID,
      I4 => \addr[1]_i_3_n_3\,
      I5 => state(1),
      O => \addr_\(1)
    );
\addr[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => addr(1),
      I2 => addr(0),
      O => \addr[1]_i_2_n_3\
    );
\addr[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFFF00FE0000"
    )
        port map (
      I0 => addr(4),
      I1 => addr(3),
      I2 => addr(2),
      I3 => addr(0),
      I4 => out_V_TREADY,
      I5 => addr(1),
      O => \addr[1]_i_3_n_3\
    );
\addr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5455100000000000"
    )
        port map (
      I0 => state(0),
      I1 => addr_full,
      I2 => \addr[2]_i_2_n_3\,
      I3 => in0_V_TVALID,
      I4 => \addr[2]_i_3_n_3\,
      I5 => state(1),
      O => \addr_\(2)
    );
\addr[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9CCC"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => addr(2),
      I2 => addr(1),
      I3 => addr(0),
      O => \addr[2]_i_2_n_3\
    );
\addr[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FFFF000E0000"
    )
        port map (
      I0 => addr(4),
      I1 => addr(3),
      I2 => addr(1),
      I3 => addr(0),
      I4 => out_V_TREADY,
      I5 => addr(2),
      O => \addr[2]_i_3_n_3\
    );
\addr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5455100000000000"
    )
        port map (
      I0 => state(0),
      I1 => addr_full,
      I2 => \addr[3]_i_2_n_3\,
      I3 => in0_V_TVALID,
      I4 => \addr[3]_i_3_n_3\,
      I5 => state(1),
      O => \addr_\(3)
    );
\addr[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9CCCCCCC"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => addr(3),
      I2 => addr(1),
      I3 => addr(0),
      I4 => addr(2),
      O => \addr[3]_i_2_n_3\
    );
\addr[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFF00020000"
    )
        port map (
      I0 => addr(4),
      I1 => addr(2),
      I2 => addr(0),
      I3 => addr(1),
      I4 => out_V_TREADY,
      I5 => addr(3),
      O => \addr[3]_i_3_n_3\
    );
\addr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5455100000000000"
    )
        port map (
      I0 => state(0),
      I1 => addr_full,
      I2 => \addr[4]_i_2_n_3\,
      I3 => in0_V_TVALID,
      I4 => \addr[4]_i_3_n_3\,
      I5 => state(1),
      O => \addr_\(4)
    );
\addr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9CCCCCCCCCCCCCCC"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => addr(4),
      I2 => addr(2),
      I3 => addr(0),
      I4 => addr(1),
      I5 => addr(3),
      O => \addr[4]_i_2_n_3\
    );
\addr[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00000000"
    )
        port map (
      I0 => addr(3),
      I1 => addr(1),
      I2 => addr(0),
      I3 => addr(2),
      I4 => out_V_TREADY,
      I5 => addr(4),
      O => \addr[4]_i_3_n_3\
    );
addr_full_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5455100000000000"
    )
        port map (
      I0 => state(0),
      I1 => addr_full,
      I2 => addr_full_i_2_n_3,
      I3 => in0_V_TVALID,
      I4 => addr_full_i_3_n_3,
      I5 => state(1),
      O => \i_b_reg_\
    );
addr_full_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0480000000000000"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => addr(3),
      I2 => addr(1),
      I3 => addr(0),
      I4 => addr(2),
      I5 => addr(4),
      O => addr_full_i_2_n_3
    );
addr_full_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8400000000000000"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => addr(3),
      I2 => addr(0),
      I3 => addr(1),
      I4 => addr(2),
      I5 => addr(4),
      O => addr_full_i_3_n_3
    );
addr_full_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_b_reg_\,
      Q => addr_full,
      R => \srlo[15]_i_1_n_3\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr_\(0),
      Q => addr(0),
      R => \srlo[15]_i_1_n_3\
    );
\addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr_\(1),
      Q => addr(1),
      R => \srlo[15]_i_1_n_3\
    );
\addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr_\(2),
      Q => addr(2),
      R => \srlo[15]_i_1_n_3\
    );
\addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr_\(3),
      Q => addr(3),
      R => \srlo[15]_i_1_n_3\
    );
\addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr_\(4),
      Q => addr(4),
      R => \srlo[15]_i_1_n_3\
    );
i_b_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_b_reg_\,
      Q => i_b_reg,
      R => \srlo[15]_i_1_n_3\
    );
in0_V_TREADY_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_b_reg,
      O => in0_V_TREADY
    );
o_v_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5F1A"
    )
        port map (
      I0 => state(1),
      I1 => out_V_TREADY,
      I2 => state(0),
      I3 => in0_V_TVALID,
      O => \o_v_reg_\
    );
o_v_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \o_v_reg_\,
      Q => out_V_TVALID,
      R => \srlo[15]_i_1_n_3\
    );
\srl_reg[30][0]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(0),
      Q => \srl_reg[30][0]_srl31_n_3\,
      Q31 => \NLW_srl_reg[30][0]_srl31_Q31_UNCONNECTED\
    );
\srl_reg[30][0]_srl31_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F00"
    )
        port map (
      I0 => addr_full,
      I1 => state(0),
      I2 => state(1),
      I3 => in0_V_TVALID,
      O => \shift_en_\
    );
\srl_reg[30][10]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(10),
      Q => \srl_reg[30][10]_srl31_n_3\,
      Q31 => \NLW_srl_reg[30][10]_srl31_Q31_UNCONNECTED\
    );
\srl_reg[30][11]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(11),
      Q => \srl_reg[30][11]_srl31_n_3\,
      Q31 => \NLW_srl_reg[30][11]_srl31_Q31_UNCONNECTED\
    );
\srl_reg[30][12]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(12),
      Q => \srl_reg[30][12]_srl31_n_3\,
      Q31 => \NLW_srl_reg[30][12]_srl31_Q31_UNCONNECTED\
    );
\srl_reg[30][13]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(13),
      Q => \srl_reg[30][13]_srl31_n_3\,
      Q31 => \NLW_srl_reg[30][13]_srl31_Q31_UNCONNECTED\
    );
\srl_reg[30][14]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(14),
      Q => \srl_reg[30][14]_srl31_n_3\,
      Q31 => \NLW_srl_reg[30][14]_srl31_Q31_UNCONNECTED\
    );
\srl_reg[30][15]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(15),
      Q => \srl_reg[30][15]_srl31_n_3\,
      Q31 => \NLW_srl_reg[30][15]_srl31_Q31_UNCONNECTED\
    );
\srl_reg[30][1]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(1),
      Q => \srl_reg[30][1]_srl31_n_3\,
      Q31 => \NLW_srl_reg[30][1]_srl31_Q31_UNCONNECTED\
    );
\srl_reg[30][2]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(2),
      Q => \srl_reg[30][2]_srl31_n_3\,
      Q31 => \NLW_srl_reg[30][2]_srl31_Q31_UNCONNECTED\
    );
\srl_reg[30][3]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(3),
      Q => \srl_reg[30][3]_srl31_n_3\,
      Q31 => \NLW_srl_reg[30][3]_srl31_Q31_UNCONNECTED\
    );
\srl_reg[30][4]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(4),
      Q => \srl_reg[30][4]_srl31_n_3\,
      Q31 => \NLW_srl_reg[30][4]_srl31_Q31_UNCONNECTED\
    );
\srl_reg[30][5]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(5),
      Q => \srl_reg[30][5]_srl31_n_3\,
      Q31 => \NLW_srl_reg[30][5]_srl31_Q31_UNCONNECTED\
    );
\srl_reg[30][6]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(6),
      Q => \srl_reg[30][6]_srl31_n_3\,
      Q31 => \NLW_srl_reg[30][6]_srl31_Q31_UNCONNECTED\
    );
\srl_reg[30][7]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(7),
      Q => \srl_reg[30][7]_srl31_n_3\,
      Q31 => \NLW_srl_reg[30][7]_srl31_Q31_UNCONNECTED\
    );
\srl_reg[30][8]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(8),
      Q => \srl_reg[30][8]_srl31_n_3\,
      Q31 => \NLW_srl_reg[30][8]_srl31_Q31_UNCONNECTED\
    );
\srl_reg[30][9]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(9),
      Q => \srl_reg[30][9]_srl31_n_3\,
      Q31 => \NLW_srl_reg[30][9]_srl31_Q31_UNCONNECTED\
    );
\srlo[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \srl_reg[30][0]_srl31_n_3\,
      I1 => state(0),
      I2 => state(1),
      I3 => in0_V_TDATA(0),
      O => \srlo_\(0)
    );
\srlo[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \srl_reg[30][10]_srl31_n_3\,
      I1 => state(0),
      I2 => state(1),
      I3 => in0_V_TDATA(10),
      O => \srlo_\(10)
    );
\srlo[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \srl_reg[30][11]_srl31_n_3\,
      I1 => state(0),
      I2 => state(1),
      I3 => in0_V_TDATA(11),
      O => \srlo_\(11)
    );
\srlo[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \srl_reg[30][12]_srl31_n_3\,
      I1 => state(0),
      I2 => state(1),
      I3 => in0_V_TDATA(12),
      O => \srlo_\(12)
    );
\srlo[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \srl_reg[30][13]_srl31_n_3\,
      I1 => state(0),
      I2 => state(1),
      I3 => in0_V_TDATA(13),
      O => \srlo_\(13)
    );
\srlo[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \srl_reg[30][14]_srl31_n_3\,
      I1 => state(0),
      I2 => state(1),
      I3 => in0_V_TDATA(14),
      O => \srlo_\(14)
    );
\srlo[15]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \srlo[15]_i_1_n_3\
    );
\srlo[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4D08"
    )
        port map (
      I0 => state(1),
      I1 => out_V_TREADY,
      I2 => state(0),
      I3 => in0_V_TVALID,
      O => \shift_en_o_\
    );
\srlo[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \srl_reg[30][15]_srl31_n_3\,
      I1 => state(0),
      I2 => state(1),
      I3 => in0_V_TDATA(15),
      O => \srlo_\(15)
    );
\srlo[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \srl_reg[30][1]_srl31_n_3\,
      I1 => state(0),
      I2 => state(1),
      I3 => in0_V_TDATA(1),
      O => \srlo_\(1)
    );
\srlo[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \srl_reg[30][2]_srl31_n_3\,
      I1 => state(0),
      I2 => state(1),
      I3 => in0_V_TDATA(2),
      O => \srlo_\(2)
    );
\srlo[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \srl_reg[30][3]_srl31_n_3\,
      I1 => state(0),
      I2 => state(1),
      I3 => in0_V_TDATA(3),
      O => \srlo_\(3)
    );
\srlo[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \srl_reg[30][4]_srl31_n_3\,
      I1 => state(0),
      I2 => state(1),
      I3 => in0_V_TDATA(4),
      O => \srlo_\(4)
    );
\srlo[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \srl_reg[30][5]_srl31_n_3\,
      I1 => state(0),
      I2 => state(1),
      I3 => in0_V_TDATA(5),
      O => \srlo_\(5)
    );
\srlo[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \srl_reg[30][6]_srl31_n_3\,
      I1 => state(0),
      I2 => state(1),
      I3 => in0_V_TDATA(6),
      O => \srlo_\(6)
    );
\srlo[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \srl_reg[30][7]_srl31_n_3\,
      I1 => state(0),
      I2 => state(1),
      I3 => in0_V_TDATA(7),
      O => \srlo_\(7)
    );
\srlo[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \srl_reg[30][8]_srl31_n_3\,
      I1 => state(0),
      I2 => state(1),
      I3 => in0_V_TDATA(8),
      O => \srlo_\(8)
    );
\srlo[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \srl_reg[30][9]_srl31_n_3\,
      I1 => state(0),
      I2 => state(1),
      I3 => in0_V_TDATA(9),
      O => \srlo_\(9)
    );
\srlo_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(0),
      Q => out_V_TDATA(0),
      R => \srlo[15]_i_1_n_3\
    );
\srlo_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(10),
      Q => out_V_TDATA(10),
      R => \srlo[15]_i_1_n_3\
    );
\srlo_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(11),
      Q => out_V_TDATA(11),
      R => \srlo[15]_i_1_n_3\
    );
\srlo_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(12),
      Q => out_V_TDATA(12),
      R => \srlo[15]_i_1_n_3\
    );
\srlo_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(13),
      Q => out_V_TDATA(13),
      R => \srlo[15]_i_1_n_3\
    );
\srlo_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(14),
      Q => out_V_TDATA(14),
      R => \srlo[15]_i_1_n_3\
    );
\srlo_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(15),
      Q => out_V_TDATA(15),
      R => \srlo[15]_i_1_n_3\
    );
\srlo_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(1),
      Q => out_V_TDATA(1),
      R => \srlo[15]_i_1_n_3\
    );
\srlo_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(2),
      Q => out_V_TDATA(2),
      R => \srlo[15]_i_1_n_3\
    );
\srlo_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(3),
      Q => out_V_TDATA(3),
      R => \srlo[15]_i_1_n_3\
    );
\srlo_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(4),
      Q => out_V_TDATA(4),
      R => \srlo[15]_i_1_n_3\
    );
\srlo_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(5),
      Q => out_V_TDATA(5),
      R => \srlo[15]_i_1_n_3\
    );
\srlo_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(6),
      Q => out_V_TDATA(6),
      R => \srlo[15]_i_1_n_3\
    );
\srlo_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(7),
      Q => out_V_TDATA(7),
      R => \srlo[15]_i_1_n_3\
    );
\srlo_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(8),
      Q => out_V_TDATA(8),
      R => \srlo[15]_i_1_n_3\
    );
\srlo_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(9),
      Q => out_V_TDATA(9),
      R => \srlo[15]_i_1_n_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_StreamingDataflowPartition_1_0_Q_srl__parameterized1\ is
  port (
    out_V_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    out_V_TVALID : out STD_LOGIC;
    in0_V_TREADY : out STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    out_V_TREADY : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_StreamingDataflowPartition_1_0_Q_srl__parameterized1\ : entity is "Q_srl";
end \top_StreamingDataflowPartition_1_0_Q_srl__parameterized1\;

architecture STRUCTURE of \top_StreamingDataflowPartition_1_0_Q_srl__parameterized1\ is
  signal \FSM_sequential_state[0]_i_1_n_3\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_2_n_3\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_1_n_3\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_2_n_3\ : STD_LOGIC;
  signal addr : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \addr[0]_i_2_n_3\ : STD_LOGIC;
  signal \addr[0]_i_3_n_3\ : STD_LOGIC;
  signal \addr[1]_i_2_n_3\ : STD_LOGIC;
  signal \addr[1]_i_3_n_3\ : STD_LOGIC;
  signal \addr[2]_i_2_n_3\ : STD_LOGIC;
  signal \addr[2]_i_3_n_3\ : STD_LOGIC;
  signal \addr[3]_i_2_n_3\ : STD_LOGIC;
  signal \addr[3]_i_3_n_3\ : STD_LOGIC;
  signal \addr[4]_i_2_n_3\ : STD_LOGIC;
  signal \addr[4]_i_3_n_3\ : STD_LOGIC;
  signal \addr_\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal addr_full : STD_LOGIC;
  signal addr_full_i_2_n_3 : STD_LOGIC;
  signal addr_full_i_3_n_3 : STD_LOGIC;
  signal i_b_reg : STD_LOGIC;
  signal \i_b_reg_\ : STD_LOGIC;
  signal \o_v_reg_\ : STD_LOGIC;
  signal \shift_en_\ : STD_LOGIC;
  signal \shift_en_o_\ : STD_LOGIC;
  signal \srl_reg[30][0]_srl31_n_3\ : STD_LOGIC;
  signal \srl_reg[30][1]_srl31_n_3\ : STD_LOGIC;
  signal \srl_reg[30][2]_srl31_n_3\ : STD_LOGIC;
  signal \srl_reg[30][3]_srl31_n_3\ : STD_LOGIC;
  signal \srl_reg[30][4]_srl31_n_3\ : STD_LOGIC;
  signal \srl_reg[30][5]_srl31_n_3\ : STD_LOGIC;
  signal \srl_reg[30][6]_srl31_n_3\ : STD_LOGIC;
  signal \srl_reg[30][7]_srl31_n_3\ : STD_LOGIC;
  signal \srlo[7]_i_1_n_3\ : STD_LOGIC;
  signal \srlo_\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_srl_reg[30][0]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[30][1]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[30][2]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[30][3]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[30][4]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[30][5]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[30][6]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[30][7]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "state_empty:00,state_more:10,state_one:01";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "state_empty:00,state_more:10,state_one:01";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[0]_i_2\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \addr[2]_i_2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \addr[3]_i_2\ : label is "soft_lutpair43";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of i_b_reg_reg : label is "no";
  attribute syn_allow_retiming : string;
  attribute syn_allow_retiming of i_b_reg_reg : label is "0";
  attribute SOFT_HLUTNM of o_v_reg_i_1 : label is "soft_lutpair44";
  attribute syn_allow_retiming of o_v_reg_reg : label is "0";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \srl_reg[30][0]_srl31\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_8_StreamingFIFO_8/srl_reg[30] ";
  attribute srl_name : string;
  attribute srl_name of \srl_reg[30][0]_srl31\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_8_StreamingFIFO_8/srl_reg[30][0]_srl31 ";
  attribute srl_bus_name of \srl_reg[30][1]_srl31\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_8_StreamingFIFO_8/srl_reg[30] ";
  attribute srl_name of \srl_reg[30][1]_srl31\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_8_StreamingFIFO_8/srl_reg[30][1]_srl31 ";
  attribute srl_bus_name of \srl_reg[30][2]_srl31\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_8_StreamingFIFO_8/srl_reg[30] ";
  attribute srl_name of \srl_reg[30][2]_srl31\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_8_StreamingFIFO_8/srl_reg[30][2]_srl31 ";
  attribute srl_bus_name of \srl_reg[30][3]_srl31\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_8_StreamingFIFO_8/srl_reg[30] ";
  attribute srl_name of \srl_reg[30][3]_srl31\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_8_StreamingFIFO_8/srl_reg[30][3]_srl31 ";
  attribute srl_bus_name of \srl_reg[30][4]_srl31\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_8_StreamingFIFO_8/srl_reg[30] ";
  attribute srl_name of \srl_reg[30][4]_srl31\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_8_StreamingFIFO_8/srl_reg[30][4]_srl31 ";
  attribute srl_bus_name of \srl_reg[30][5]_srl31\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_8_StreamingFIFO_8/srl_reg[30] ";
  attribute srl_name of \srl_reg[30][5]_srl31\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_8_StreamingFIFO_8/srl_reg[30][5]_srl31 ";
  attribute srl_bus_name of \srl_reg[30][6]_srl31\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_8_StreamingFIFO_8/srl_reg[30] ";
  attribute srl_name of \srl_reg[30][6]_srl31\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_8_StreamingFIFO_8/srl_reg[30][6]_srl31 ";
  attribute srl_bus_name of \srl_reg[30][7]_srl31\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_8_StreamingFIFO_8/srl_reg[30] ";
  attribute srl_name of \srl_reg[30][7]_srl31\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_8_StreamingFIFO_8/srl_reg[30][7]_srl31 ";
  attribute syn_allow_retiming of \srlo_reg[0]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[1]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[2]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[3]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[4]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[5]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[6]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[7]\ : label is "0";
begin
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBB77444444"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => state(0),
      I2 => addr_full,
      I3 => \FSM_sequential_state[0]_i_2_n_3\,
      I4 => state(1),
      I5 => in0_V_TVALID,
      O => \FSM_sequential_state[0]_i_1_n_3\
    );
\FSM_sequential_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => addr(4),
      I1 => addr(2),
      I2 => addr(0),
      I3 => addr(1),
      I4 => addr(3),
      I5 => out_V_TREADY,
      O => \FSM_sequential_state[0]_i_2_n_3\
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCFFF040404040"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => state(0),
      I2 => in0_V_TVALID,
      I3 => \FSM_sequential_state[1]_i_2_n_3\,
      I4 => addr_full,
      I5 => state(1),
      O => \FSM_sequential_state[1]_i_1_n_3\
    );
\FSM_sequential_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => addr(4),
      I1 => addr(2),
      I2 => addr(1),
      I3 => addr(0),
      I4 => addr(3),
      I5 => out_V_TREADY,
      O => \FSM_sequential_state[1]_i_2_n_3\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_sequential_state[0]_i_1_n_3\,
      Q => state(0),
      R => \srlo[7]_i_1_n_3\
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_sequential_state[1]_i_1_n_3\,
      Q => state(1),
      R => \srlo[7]_i_1_n_3\
    );
\addr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A8AA2000"
    )
        port map (
      I0 => state(1),
      I1 => addr_full,
      I2 => \addr[0]_i_2_n_3\,
      I3 => in0_V_TVALID,
      I4 => \addr[0]_i_3_n_3\,
      I5 => state(0),
      O => \addr_\(0)
    );
\addr[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => addr(0),
      O => \addr[0]_i_2_n_3\
    );
\addr[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFFFE0000"
    )
        port map (
      I0 => addr(4),
      I1 => addr(3),
      I2 => addr(2),
      I3 => addr(1),
      I4 => out_V_TREADY,
      I5 => addr(0),
      O => \addr[0]_i_3_n_3\
    );
\addr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A8AA2000"
    )
        port map (
      I0 => state(1),
      I1 => addr_full,
      I2 => \addr[1]_i_2_n_3\,
      I3 => in0_V_TVALID,
      I4 => \addr[1]_i_3_n_3\,
      I5 => state(0),
      O => \addr_\(1)
    );
\addr[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => addr(1),
      I2 => addr(0),
      O => \addr[1]_i_2_n_3\
    );
\addr[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFFF00FE0000"
    )
        port map (
      I0 => addr(4),
      I1 => addr(3),
      I2 => addr(2),
      I3 => addr(0),
      I4 => out_V_TREADY,
      I5 => addr(1),
      O => \addr[1]_i_3_n_3\
    );
\addr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A8AA2000"
    )
        port map (
      I0 => state(1),
      I1 => addr_full,
      I2 => \addr[2]_i_2_n_3\,
      I3 => in0_V_TVALID,
      I4 => \addr[2]_i_3_n_3\,
      I5 => state(0),
      O => \addr_\(2)
    );
\addr[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9CCC"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => addr(2),
      I2 => addr(1),
      I3 => addr(0),
      O => \addr[2]_i_2_n_3\
    );
\addr[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FFFF000E0000"
    )
        port map (
      I0 => addr(4),
      I1 => addr(3),
      I2 => addr(0),
      I3 => addr(1),
      I4 => out_V_TREADY,
      I5 => addr(2),
      O => \addr[2]_i_3_n_3\
    );
\addr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A8AA2000"
    )
        port map (
      I0 => state(1),
      I1 => addr_full,
      I2 => \addr[3]_i_2_n_3\,
      I3 => in0_V_TVALID,
      I4 => \addr[3]_i_3_n_3\,
      I5 => state(0),
      O => \addr_\(3)
    );
\addr[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9CCCCCCC"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => addr(3),
      I2 => addr(1),
      I3 => addr(0),
      I4 => addr(2),
      O => \addr[3]_i_2_n_3\
    );
\addr[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFF00020000"
    )
        port map (
      I0 => addr(4),
      I1 => addr(2),
      I2 => addr(1),
      I3 => addr(0),
      I4 => out_V_TREADY,
      I5 => addr(3),
      O => \addr[3]_i_3_n_3\
    );
\addr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A8AA2000"
    )
        port map (
      I0 => state(1),
      I1 => addr_full,
      I2 => \addr[4]_i_2_n_3\,
      I3 => in0_V_TVALID,
      I4 => \addr[4]_i_3_n_3\,
      I5 => state(0),
      O => \addr_\(4)
    );
\addr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9CCCCCCCCCCCCCCC"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => addr(4),
      I2 => addr(2),
      I3 => addr(0),
      I4 => addr(1),
      I5 => addr(3),
      O => \addr[4]_i_2_n_3\
    );
\addr[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00000000"
    )
        port map (
      I0 => addr(3),
      I1 => addr(0),
      I2 => addr(1),
      I3 => addr(2),
      I4 => out_V_TREADY,
      I5 => addr(4),
      O => \addr[4]_i_3_n_3\
    );
addr_full_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A8AA2000"
    )
        port map (
      I0 => state(1),
      I1 => addr_full,
      I2 => addr_full_i_2_n_3,
      I3 => in0_V_TVALID,
      I4 => addr_full_i_3_n_3,
      I5 => state(0),
      O => \i_b_reg_\
    );
addr_full_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0480000000000000"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => addr(3),
      I2 => addr(1),
      I3 => addr(0),
      I4 => addr(2),
      I5 => addr(4),
      O => addr_full_i_2_n_3
    );
addr_full_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8400000000000000"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => addr(3),
      I2 => addr(0),
      I3 => addr(1),
      I4 => addr(2),
      I5 => addr(4),
      O => addr_full_i_3_n_3
    );
addr_full_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_b_reg_\,
      Q => addr_full,
      R => \srlo[7]_i_1_n_3\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr_\(0),
      Q => addr(0),
      R => \srlo[7]_i_1_n_3\
    );
\addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr_\(1),
      Q => addr(1),
      R => \srlo[7]_i_1_n_3\
    );
\addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr_\(2),
      Q => addr(2),
      R => \srlo[7]_i_1_n_3\
    );
\addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr_\(3),
      Q => addr(3),
      R => \srlo[7]_i_1_n_3\
    );
\addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr_\(4),
      Q => addr(4),
      R => \srlo[7]_i_1_n_3\
    );
i_b_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_b_reg_\,
      Q => i_b_reg,
      R => \srlo[7]_i_1_n_3\
    );
in0_V_TREADY_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_b_reg,
      O => in0_V_TREADY
    );
o_v_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"33F4"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => state(0),
      I2 => in0_V_TVALID,
      I3 => state(1),
      O => \o_v_reg_\
    );
o_v_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \o_v_reg_\,
      Q => out_V_TVALID,
      R => \srlo[7]_i_1_n_3\
    );
\srl_reg[30][0]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(0),
      Q => \srl_reg[30][0]_srl31_n_3\,
      Q31 => \NLW_srl_reg[30][0]_srl31_Q31_UNCONNECTED\
    );
\srl_reg[30][0]_srl31_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F00"
    )
        port map (
      I0 => state(0),
      I1 => addr_full,
      I2 => state(1),
      I3 => in0_V_TVALID,
      O => \shift_en_\
    );
\srl_reg[30][1]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(1),
      Q => \srl_reg[30][1]_srl31_n_3\,
      Q31 => \NLW_srl_reg[30][1]_srl31_Q31_UNCONNECTED\
    );
\srl_reg[30][2]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(2),
      Q => \srl_reg[30][2]_srl31_n_3\,
      Q31 => \NLW_srl_reg[30][2]_srl31_Q31_UNCONNECTED\
    );
\srl_reg[30][3]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(3),
      Q => \srl_reg[30][3]_srl31_n_3\,
      Q31 => \NLW_srl_reg[30][3]_srl31_Q31_UNCONNECTED\
    );
\srl_reg[30][4]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(4),
      Q => \srl_reg[30][4]_srl31_n_3\,
      Q31 => \NLW_srl_reg[30][4]_srl31_Q31_UNCONNECTED\
    );
\srl_reg[30][5]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(5),
      Q => \srl_reg[30][5]_srl31_n_3\,
      Q31 => \NLW_srl_reg[30][5]_srl31_Q31_UNCONNECTED\
    );
\srl_reg[30][6]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(6),
      Q => \srl_reg[30][6]_srl31_n_3\,
      Q31 => \NLW_srl_reg[30][6]_srl31_Q31_UNCONNECTED\
    );
\srl_reg[30][7]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(7),
      Q => \srl_reg[30][7]_srl31_n_3\,
      Q31 => \NLW_srl_reg[30][7]_srl31_Q31_UNCONNECTED\
    );
\srlo[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => state(0),
      I1 => \srl_reg[30][0]_srl31_n_3\,
      I2 => state(1),
      I3 => in0_V_TDATA(0),
      O => \srlo_\(0)
    );
\srlo[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => state(0),
      I1 => \srl_reg[30][1]_srl31_n_3\,
      I2 => state(1),
      I3 => in0_V_TDATA(1),
      O => \srlo_\(1)
    );
\srlo[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => state(0),
      I1 => \srl_reg[30][2]_srl31_n_3\,
      I2 => state(1),
      I3 => in0_V_TDATA(2),
      O => \srlo_\(2)
    );
\srlo[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => state(0),
      I1 => \srl_reg[30][3]_srl31_n_3\,
      I2 => state(1),
      I3 => in0_V_TDATA(3),
      O => \srlo_\(3)
    );
\srlo[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => state(0),
      I1 => \srl_reg[30][4]_srl31_n_3\,
      I2 => state(1),
      I3 => in0_V_TDATA(4),
      O => \srlo_\(4)
    );
\srlo[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => state(0),
      I1 => \srl_reg[30][5]_srl31_n_3\,
      I2 => state(1),
      I3 => in0_V_TDATA(5),
      O => \srlo_\(5)
    );
\srlo[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => state(0),
      I1 => \srl_reg[30][6]_srl31_n_3\,
      I2 => state(1),
      I3 => in0_V_TDATA(6),
      O => \srlo_\(6)
    );
\srlo[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \srlo[7]_i_1_n_3\
    );
\srlo[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4D40"
    )
        port map (
      I0 => state(0),
      I1 => out_V_TREADY,
      I2 => state(1),
      I3 => in0_V_TVALID,
      O => \shift_en_o_\
    );
\srlo[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => state(0),
      I1 => \srl_reg[30][7]_srl31_n_3\,
      I2 => state(1),
      I3 => in0_V_TDATA(7),
      O => \srlo_\(7)
    );
\srlo_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(0),
      Q => out_V_TDATA(0),
      R => \srlo[7]_i_1_n_3\
    );
\srlo_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(1),
      Q => out_V_TDATA(1),
      R => \srlo[7]_i_1_n_3\
    );
\srlo_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(2),
      Q => out_V_TDATA(2),
      R => \srlo[7]_i_1_n_3\
    );
\srlo_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(3),
      Q => out_V_TDATA(3),
      R => \srlo[7]_i_1_n_3\
    );
\srlo_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(4),
      Q => out_V_TDATA(4),
      R => \srlo[7]_i_1_n_3\
    );
\srlo_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(5),
      Q => out_V_TDATA(5),
      R => \srlo[7]_i_1_n_3\
    );
\srlo_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(6),
      Q => out_V_TDATA(6),
      R => \srlo[7]_i_1_n_3\
    );
\srlo_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(7),
      Q => out_V_TDATA(7),
      R => \srlo[7]_i_1_n_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_StreamingDataWidthConverter_Batch_2_flow_control_loop_pipe_no_ap_cont is
  port (
    icmp_ln481_fu_103_p24_in : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_init_reg_0 : out STD_LOGIC;
    i_fu_64 : out STD_LOGIC;
    \t_fu_68_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    icmp_ln490_fu_128_p2 : out STD_LOGIC;
    ap_sig_allocacmp_i_load : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \i_fu_64_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \i_fu_64_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \i_fu_64_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \i_fu_64_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \i_fu_64_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \i_fu_64_reg[27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \i_fu_64_reg[31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln481_reg_208_reg[0]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_ready_int2 : in STD_LOGIC;
    i_fu_64_reg_0_sp_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    i_1_fu_122_p2 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \icmp_ln490_reg_218_reg[0]\ : in STD_LOGIC;
    \icmp_ln490_reg_218_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln490_reg_218_reg[0]_1\ : in STD_LOGIC;
    i_fu_64_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    icmp_ln481_reg_208 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_StreamingDataWidthConverter_Batch_2_flow_control_loop_pipe_no_ap_cont : entity is "StreamingDataWidthConverter_Batch_2_flow_control_loop_pipe_no_ap_cont";
end top_StreamingDataflowPartition_1_0_StreamingDataWidthConverter_Batch_2_flow_control_loop_pipe_no_ap_cont;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_StreamingDataWidthConverter_Batch_2_flow_control_loop_pipe_no_ap_cont is
  signal ap_loop_init : STD_LOGIC;
  signal ap_loop_init_i_1_n_3 : STD_LOGIC;
  signal \i_fu_64[0]_i_4_n_3\ : STD_LOGIC;
  signal \i_fu_64[0]_i_5_n_3\ : STD_LOGIC;
  signal \i_fu_64[0]_i_6_n_3\ : STD_LOGIC;
  signal \i_fu_64[0]_i_7_n_3\ : STD_LOGIC;
  signal \i_fu_64[12]_i_2_n_3\ : STD_LOGIC;
  signal \i_fu_64[12]_i_3_n_3\ : STD_LOGIC;
  signal \i_fu_64[12]_i_4_n_3\ : STD_LOGIC;
  signal \i_fu_64[12]_i_5_n_3\ : STD_LOGIC;
  signal \i_fu_64[16]_i_2_n_3\ : STD_LOGIC;
  signal \i_fu_64[16]_i_3_n_3\ : STD_LOGIC;
  signal \i_fu_64[16]_i_4_n_3\ : STD_LOGIC;
  signal \i_fu_64[16]_i_5_n_3\ : STD_LOGIC;
  signal \i_fu_64[20]_i_2_n_3\ : STD_LOGIC;
  signal \i_fu_64[20]_i_3_n_3\ : STD_LOGIC;
  signal \i_fu_64[20]_i_4_n_3\ : STD_LOGIC;
  signal \i_fu_64[20]_i_5_n_3\ : STD_LOGIC;
  signal \i_fu_64[24]_i_2_n_3\ : STD_LOGIC;
  signal \i_fu_64[24]_i_3_n_3\ : STD_LOGIC;
  signal \i_fu_64[24]_i_4_n_3\ : STD_LOGIC;
  signal \i_fu_64[24]_i_5_n_3\ : STD_LOGIC;
  signal \i_fu_64[28]_i_2_n_3\ : STD_LOGIC;
  signal \i_fu_64[28]_i_3_n_3\ : STD_LOGIC;
  signal \i_fu_64[28]_i_4_n_3\ : STD_LOGIC;
  signal \i_fu_64[28]_i_5_n_3\ : STD_LOGIC;
  signal \i_fu_64[4]_i_2_n_3\ : STD_LOGIC;
  signal \i_fu_64[4]_i_3_n_3\ : STD_LOGIC;
  signal \i_fu_64[4]_i_4_n_3\ : STD_LOGIC;
  signal \i_fu_64[4]_i_5_n_3\ : STD_LOGIC;
  signal \i_fu_64[8]_i_2_n_3\ : STD_LOGIC;
  signal \i_fu_64[8]_i_3_n_3\ : STD_LOGIC;
  signal \i_fu_64[8]_i_4_n_3\ : STD_LOGIC;
  signal \i_fu_64[8]_i_5_n_3\ : STD_LOGIC;
  signal \i_fu_64_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \i_fu_64_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \i_fu_64_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \i_fu_64_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \i_fu_64_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \i_fu_64_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \i_fu_64_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \i_fu_64_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \i_fu_64_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \i_fu_64_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \i_fu_64_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \i_fu_64_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \i_fu_64_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \i_fu_64_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \i_fu_64_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \i_fu_64_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \i_fu_64_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \i_fu_64_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \i_fu_64_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \i_fu_64_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \i_fu_64_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \i_fu_64_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \i_fu_64_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \i_fu_64_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \i_fu_64_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \i_fu_64_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \i_fu_64_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \i_fu_64_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \i_fu_64_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \i_fu_64_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \i_fu_64_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal i_fu_64_reg_0_sn_1 : STD_LOGIC;
  signal \^icmp_ln481_fu_103_p24_in\ : STD_LOGIC;
  signal \icmp_ln490_reg_218[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln490_reg_218[0]_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln490_reg_218[0]_i_7_n_3\ : STD_LOGIC;
  signal \NLW_i_fu_64_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_loop_init_i_1 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \ei_V_reg_212[3]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \i_fu_64[0]_i_2\ : label is "soft_lutpair0";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_fu_64_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_fu_64_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_fu_64_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_fu_64_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_fu_64_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_fu_64_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_fu_64_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_fu_64_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \icmp_ln481_reg_208[0]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \icmp_ln490_reg_218[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \p_Val2_s_fu_60[11]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \t_fu_68[1]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \t_fu_68[2]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \t_fu_68[3]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \t_fu_68[4]_i_1\ : label is "soft_lutpair2";
begin
  i_fu_64_reg_0_sn_1 <= i_fu_64_reg_0_sp_1;
  icmp_ln481_fu_103_p24_in <= \^icmp_ln481_fu_103_p24_in\;
\B_V_data_1_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => Q(1),
      I1 => Q(4),
      I2 => Q(0),
      I3 => Q(3),
      I4 => ap_loop_init,
      I5 => Q(2),
      O => \^icmp_ln481_fu_103_p24_in\
    );
ap_loop_init_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFD5"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_init,
      I2 => ap_ready_int2,
      I3 => \^icmp_ln481_fu_103_p24_in\,
      O => ap_loop_init_i_1_n_3
    );
ap_loop_init_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_i_1_n_3,
      Q => ap_loop_init,
      R => '0'
    );
\ei_V_reg_212[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^icmp_ln481_fu_103_p24_in\,
      I1 => ap_ready_int2,
      O => \t_fu_68_reg[1]\(0)
    );
\i_1_fu_122_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_64_reg(8),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_i_load(8)
    );
\i_1_fu_122_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_64_reg(7),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_i_load(7)
    );
\i_1_fu_122_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_64_reg(6),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_i_load(6)
    );
\i_1_fu_122_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_64_reg(5),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_i_load(5)
    );
\i_1_fu_122_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_64_reg(12),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_i_load(12)
    );
\i_1_fu_122_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_64_reg(11),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_i_load(11)
    );
\i_1_fu_122_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_64_reg(10),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_i_load(10)
    );
\i_1_fu_122_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_64_reg(9),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_i_load(9)
    );
\i_1_fu_122_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_64_reg(16),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_i_load(16)
    );
\i_1_fu_122_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_64_reg(15),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_i_load(15)
    );
\i_1_fu_122_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_64_reg(14),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_i_load(14)
    );
\i_1_fu_122_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_64_reg(13),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_i_load(13)
    );
\i_1_fu_122_p2_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_64_reg(20),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_i_load(20)
    );
\i_1_fu_122_p2_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_64_reg(19),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_i_load(19)
    );
\i_1_fu_122_p2_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_64_reg(18),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_i_load(18)
    );
\i_1_fu_122_p2_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_64_reg(17),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_i_load(17)
    );
\i_1_fu_122_p2_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_64_reg(24),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_i_load(24)
    );
\i_1_fu_122_p2_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_64_reg(23),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_i_load(23)
    );
\i_1_fu_122_p2_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_64_reg(22),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_i_load(22)
    );
\i_1_fu_122_p2_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_64_reg(21),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_i_load(21)
    );
\i_1_fu_122_p2_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_64_reg(28),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_i_load(28)
    );
\i_1_fu_122_p2_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_64_reg(27),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_i_load(27)
    );
\i_1_fu_122_p2_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_64_reg(26),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_i_load(26)
    );
\i_1_fu_122_p2_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_64_reg(25),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_i_load(25)
    );
\i_1_fu_122_p2_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_64_reg(31),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_i_load(31)
    );
\i_1_fu_122_p2_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_64_reg(30),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_i_load(30)
    );
\i_1_fu_122_p2_carry__6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_64_reg(29),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_i_load(29)
    );
i_1_fu_122_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_64_reg(0),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_i_load(0)
    );
i_1_fu_122_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_64_reg(4),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_i_load(4)
    );
i_1_fu_122_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_64_reg(3),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_i_load(3)
    );
i_1_fu_122_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_64_reg(2),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_i_load(2)
    );
i_1_fu_122_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_64_reg(1),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_i_load(1)
    );
\i_fu_64[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAA0000C000"
    )
        port map (
      I0 => ap_loop_init,
      I1 => \icmp_ln490_reg_218[0]_i_2_n_3\,
      I2 => \icmp_ln490_reg_218[0]_i_3_n_3\,
      I3 => i_fu_64_reg_0_sn_1,
      I4 => ap_ready_int2,
      I5 => \^icmp_ln481_fu_103_p24_in\,
      O => ap_loop_init_reg_0
    );
\i_fu_64[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001555"
    )
        port map (
      I0 => \^icmp_ln481_fu_103_p24_in\,
      I1 => \icmp_ln490_reg_218[0]_i_2_n_3\,
      I2 => \icmp_ln490_reg_218[0]_i_3_n_3\,
      I3 => i_fu_64_reg_0_sn_1,
      I4 => ap_ready_int2,
      O => i_fu_64
    );
\i_fu_64[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_64_reg(3),
      I1 => ap_loop_init,
      O => \i_fu_64[0]_i_4_n_3\
    );
\i_fu_64[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_64_reg(2),
      I1 => ap_loop_init,
      O => \i_fu_64[0]_i_5_n_3\
    );
\i_fu_64[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_64_reg(1),
      I1 => ap_loop_init,
      O => \i_fu_64[0]_i_6_n_3\
    );
\i_fu_64[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init,
      I1 => i_fu_64_reg(0),
      O => \i_fu_64[0]_i_7_n_3\
    );
\i_fu_64[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_64_reg(15),
      I1 => ap_loop_init,
      O => \i_fu_64[12]_i_2_n_3\
    );
\i_fu_64[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_64_reg(14),
      I1 => ap_loop_init,
      O => \i_fu_64[12]_i_3_n_3\
    );
\i_fu_64[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_64_reg(13),
      I1 => ap_loop_init,
      O => \i_fu_64[12]_i_4_n_3\
    );
\i_fu_64[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_64_reg(12),
      I1 => ap_loop_init,
      O => \i_fu_64[12]_i_5_n_3\
    );
\i_fu_64[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_64_reg(19),
      I1 => ap_loop_init,
      O => \i_fu_64[16]_i_2_n_3\
    );
\i_fu_64[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_64_reg(18),
      I1 => ap_loop_init,
      O => \i_fu_64[16]_i_3_n_3\
    );
\i_fu_64[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_64_reg(17),
      I1 => ap_loop_init,
      O => \i_fu_64[16]_i_4_n_3\
    );
\i_fu_64[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_64_reg(16),
      I1 => ap_loop_init,
      O => \i_fu_64[16]_i_5_n_3\
    );
\i_fu_64[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_64_reg(23),
      I1 => ap_loop_init,
      O => \i_fu_64[20]_i_2_n_3\
    );
\i_fu_64[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_64_reg(22),
      I1 => ap_loop_init,
      O => \i_fu_64[20]_i_3_n_3\
    );
\i_fu_64[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_64_reg(21),
      I1 => ap_loop_init,
      O => \i_fu_64[20]_i_4_n_3\
    );
\i_fu_64[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_64_reg(20),
      I1 => ap_loop_init,
      O => \i_fu_64[20]_i_5_n_3\
    );
\i_fu_64[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_64_reg(27),
      I1 => ap_loop_init,
      O => \i_fu_64[24]_i_2_n_3\
    );
\i_fu_64[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_64_reg(26),
      I1 => ap_loop_init,
      O => \i_fu_64[24]_i_3_n_3\
    );
\i_fu_64[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_64_reg(25),
      I1 => ap_loop_init,
      O => \i_fu_64[24]_i_4_n_3\
    );
\i_fu_64[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_64_reg(24),
      I1 => ap_loop_init,
      O => \i_fu_64[24]_i_5_n_3\
    );
\i_fu_64[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_64_reg(31),
      I1 => ap_loop_init,
      O => \i_fu_64[28]_i_2_n_3\
    );
\i_fu_64[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_64_reg(30),
      I1 => ap_loop_init,
      O => \i_fu_64[28]_i_3_n_3\
    );
\i_fu_64[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_64_reg(29),
      I1 => ap_loop_init,
      O => \i_fu_64[28]_i_4_n_3\
    );
\i_fu_64[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_64_reg(28),
      I1 => ap_loop_init,
      O => \i_fu_64[28]_i_5_n_3\
    );
\i_fu_64[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_64_reg(7),
      I1 => ap_loop_init,
      O => \i_fu_64[4]_i_2_n_3\
    );
\i_fu_64[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_64_reg(6),
      I1 => ap_loop_init,
      O => \i_fu_64[4]_i_3_n_3\
    );
\i_fu_64[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_64_reg(5),
      I1 => ap_loop_init,
      O => \i_fu_64[4]_i_4_n_3\
    );
\i_fu_64[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_64_reg(4),
      I1 => ap_loop_init,
      O => \i_fu_64[4]_i_5_n_3\
    );
\i_fu_64[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_64_reg(11),
      I1 => ap_loop_init,
      O => \i_fu_64[8]_i_2_n_3\
    );
\i_fu_64[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_64_reg(10),
      I1 => ap_loop_init,
      O => \i_fu_64[8]_i_3_n_3\
    );
\i_fu_64[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_64_reg(9),
      I1 => ap_loop_init,
      O => \i_fu_64[8]_i_4_n_3\
    );
\i_fu_64[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_64_reg(8),
      I1 => ap_loop_init,
      O => \i_fu_64[8]_i_5_n_3\
    );
\i_fu_64_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_fu_64_reg[0]_i_3_n_3\,
      CO(2) => \i_fu_64_reg[0]_i_3_n_4\,
      CO(1) => \i_fu_64_reg[0]_i_3_n_5\,
      CO(0) => \i_fu_64_reg[0]_i_3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => O(3 downto 0),
      S(3) => \i_fu_64[0]_i_4_n_3\,
      S(2) => \i_fu_64[0]_i_5_n_3\,
      S(1) => \i_fu_64[0]_i_6_n_3\,
      S(0) => \i_fu_64[0]_i_7_n_3\
    );
\i_fu_64_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_64_reg[8]_i_1_n_3\,
      CO(3) => \i_fu_64_reg[12]_i_1_n_3\,
      CO(2) => \i_fu_64_reg[12]_i_1_n_4\,
      CO(1) => \i_fu_64_reg[12]_i_1_n_5\,
      CO(0) => \i_fu_64_reg[12]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \i_fu_64_reg[15]\(3 downto 0),
      S(3) => \i_fu_64[12]_i_2_n_3\,
      S(2) => \i_fu_64[12]_i_3_n_3\,
      S(1) => \i_fu_64[12]_i_4_n_3\,
      S(0) => \i_fu_64[12]_i_5_n_3\
    );
\i_fu_64_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_64_reg[12]_i_1_n_3\,
      CO(3) => \i_fu_64_reg[16]_i_1_n_3\,
      CO(2) => \i_fu_64_reg[16]_i_1_n_4\,
      CO(1) => \i_fu_64_reg[16]_i_1_n_5\,
      CO(0) => \i_fu_64_reg[16]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \i_fu_64_reg[19]\(3 downto 0),
      S(3) => \i_fu_64[16]_i_2_n_3\,
      S(2) => \i_fu_64[16]_i_3_n_3\,
      S(1) => \i_fu_64[16]_i_4_n_3\,
      S(0) => \i_fu_64[16]_i_5_n_3\
    );
\i_fu_64_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_64_reg[16]_i_1_n_3\,
      CO(3) => \i_fu_64_reg[20]_i_1_n_3\,
      CO(2) => \i_fu_64_reg[20]_i_1_n_4\,
      CO(1) => \i_fu_64_reg[20]_i_1_n_5\,
      CO(0) => \i_fu_64_reg[20]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \i_fu_64_reg[23]\(3 downto 0),
      S(3) => \i_fu_64[20]_i_2_n_3\,
      S(2) => \i_fu_64[20]_i_3_n_3\,
      S(1) => \i_fu_64[20]_i_4_n_3\,
      S(0) => \i_fu_64[20]_i_5_n_3\
    );
\i_fu_64_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_64_reg[20]_i_1_n_3\,
      CO(3) => \i_fu_64_reg[24]_i_1_n_3\,
      CO(2) => \i_fu_64_reg[24]_i_1_n_4\,
      CO(1) => \i_fu_64_reg[24]_i_1_n_5\,
      CO(0) => \i_fu_64_reg[24]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \i_fu_64_reg[27]\(3 downto 0),
      S(3) => \i_fu_64[24]_i_2_n_3\,
      S(2) => \i_fu_64[24]_i_3_n_3\,
      S(1) => \i_fu_64[24]_i_4_n_3\,
      S(0) => \i_fu_64[24]_i_5_n_3\
    );
\i_fu_64_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_64_reg[24]_i_1_n_3\,
      CO(3) => \NLW_i_fu_64_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \i_fu_64_reg[28]_i_1_n_4\,
      CO(1) => \i_fu_64_reg[28]_i_1_n_5\,
      CO(0) => \i_fu_64_reg[28]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \i_fu_64_reg[31]\(3 downto 0),
      S(3) => \i_fu_64[28]_i_2_n_3\,
      S(2) => \i_fu_64[28]_i_3_n_3\,
      S(1) => \i_fu_64[28]_i_4_n_3\,
      S(0) => \i_fu_64[28]_i_5_n_3\
    );
\i_fu_64_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_64_reg[0]_i_3_n_3\,
      CO(3) => \i_fu_64_reg[4]_i_1_n_3\,
      CO(2) => \i_fu_64_reg[4]_i_1_n_4\,
      CO(1) => \i_fu_64_reg[4]_i_1_n_5\,
      CO(0) => \i_fu_64_reg[4]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \i_fu_64_reg[7]\(3 downto 0),
      S(3) => \i_fu_64[4]_i_2_n_3\,
      S(2) => \i_fu_64[4]_i_3_n_3\,
      S(1) => \i_fu_64[4]_i_4_n_3\,
      S(0) => \i_fu_64[4]_i_5_n_3\
    );
\i_fu_64_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_64_reg[4]_i_1_n_3\,
      CO(3) => \i_fu_64_reg[8]_i_1_n_3\,
      CO(2) => \i_fu_64_reg[8]_i_1_n_4\,
      CO(1) => \i_fu_64_reg[8]_i_1_n_5\,
      CO(0) => \i_fu_64_reg[8]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \i_fu_64_reg[11]\(3 downto 0),
      S(3) => \i_fu_64[8]_i_2_n_3\,
      S(2) => \i_fu_64[8]_i_3_n_3\,
      S(1) => \i_fu_64[8]_i_4_n_3\,
      S(0) => \i_fu_64[8]_i_5_n_3\
    );
\icmp_ln481_reg_208[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^icmp_ln481_fu_103_p24_in\,
      I1 => ap_ready_int2,
      I2 => icmp_ln481_reg_208,
      O => \icmp_ln481_reg_208_reg[0]\
    );
\icmp_ln490_reg_218[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \icmp_ln490_reg_218[0]_i_2_n_3\,
      I1 => \icmp_ln490_reg_218[0]_i_3_n_3\,
      I2 => i_fu_64_reg_0_sn_1,
      O => icmp_ln490_fu_128_p2
    );
\icmp_ln490_reg_218[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => i_1_fu_122_p2(2),
      I1 => i_1_fu_122_p2(1),
      I2 => i_1_fu_122_p2(0),
      I3 => \icmp_ln490_reg_218_reg[0]_0\,
      I4 => \icmp_ln490_reg_218_reg[0]_1\,
      I5 => \icmp_ln490_reg_218[0]_i_7_n_3\,
      O => \icmp_ln490_reg_218[0]_i_2_n_3\
    );
\icmp_ln490_reg_218[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => i_1_fu_122_p2(7),
      I1 => i_1_fu_122_p2(8),
      I2 => i_1_fu_122_p2(9),
      I3 => i_1_fu_122_p2(10),
      I4 => \icmp_ln490_reg_218_reg[0]\,
      O => \icmp_ln490_reg_218[0]_i_3_n_3\
    );
\icmp_ln490_reg_218[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => i_1_fu_122_p2(3),
      I1 => i_1_fu_122_p2(4),
      I2 => i_1_fu_122_p2(5),
      I3 => i_1_fu_122_p2(6),
      I4 => i_fu_64_reg(0),
      I5 => ap_loop_init,
      O => \icmp_ln490_reg_218[0]_i_7_n_3\
    );
\p_Val2_s_fu_60[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_loop_init,
      I1 => ap_ready_int2,
      O => SR(0)
    );
\t_fu_68[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFFFFEF"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(4),
      I3 => Q(1),
      I4 => ap_loop_init,
      I5 => Q(0),
      O => D(0)
    );
\t_fu_68[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => ap_loop_init,
      O => D(1)
    );
\t_fu_68[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => ap_loop_init,
      I3 => Q(2),
      O => D(2)
    );
\t_fu_68[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007800F0"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(3),
      I3 => ap_loop_init,
      I4 => Q(2),
      O => D(3)
    );
\t_fu_68[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => ap_loop_init,
      I1 => \^icmp_ln481_fu_103_p24_in\,
      I2 => ap_ready_int2,
      O => E(0)
    );
\t_fu_68[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"070F0F0E08000000"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => ap_loop_init,
      I3 => Q(0),
      I4 => Q(2),
      I5 => Q(4),
      O => D(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_StreamingDataWidthConverter_Batch_2_regslice_both is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    ap_rst_n_inv : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    icmp_ln481_fu_103_p24_in : in STD_LOGIC;
    ap_ready_int2 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_StreamingDataWidthConverter_Batch_2_regslice_both : entity is "StreamingDataWidthConverter_Batch_2_regslice_both";
end top_StreamingDataflowPartition_1_0_StreamingDataWidthConverter_Batch_2_regslice_both;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_StreamingDataWidthConverter_Batch_2_regslice_both is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__0_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__0_n_3\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ei_V_reg_212[0]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \ei_V_reg_212[1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \ei_V_reg_212[2]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \ei_V_reg_212[3]_i_2\ : label is "soft_lutpair6";
begin
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  ap_rst_n_inv <= \^ap_rst_n_inv\;
\B_V_data_1_payload_A[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_B[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF10"
    )
        port map (
      I0 => icmp_ln481_fu_103_p24_in,
      I1 => ap_ready_int2,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__0_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__0_n_3\,
      Q => B_V_data_1_sel,
      R => \^ap_rst_n_inv\
    );
\B_V_data_1_sel_wr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => in0_V_TVALID,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__0_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__0_n_3\,
      Q => B_V_data_1_sel_wr,
      R => \^ap_rst_n_inv\
    );
\B_V_data_1_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F000E000F000"
    )
        port map (
      I0 => icmp_ln481_fu_103_p24_in,
      I1 => ap_ready_int2,
      I2 => ap_rst_n,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => \^b_v_data_1_state_reg[1]_0\,
      I5 => in0_V_TVALID,
      O => \B_V_data_1_state[0]_i_1__0_n_3\
    );
\B_V_data_1_state[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_inv\
    );
\B_V_data_1_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1F1FFF1F"
    )
        port map (
      I0 => icmp_ln481_fu_103_p24_in,
      I1 => ap_ready_int2,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => \^b_v_data_1_state_reg[1]_0\,
      I4 => in0_V_TVALID,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__0_n_3\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => \^ap_rst_n_inv\
    );
\ei_V_reg_212[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_payload_A(0),
      I2 => B_V_data_1_sel,
      O => D(0)
    );
\ei_V_reg_212[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_payload_A(1),
      I2 => B_V_data_1_sel,
      O => D(1)
    );
\ei_V_reg_212[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_payload_A(2),
      I2 => B_V_data_1_sel,
      O => D(2)
    );
\ei_V_reg_212[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_payload_A(3),
      I2 => B_V_data_1_sel,
      O => D(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_StreamingDataflowPartition_1_0_StreamingDataWidthConverter_Batch_2_regslice_both__parameterized0\ is
  port (
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_iter1_fsm_reg[1]\ : out STD_LOGIC;
    \ap_CS_iter1_fsm_reg[1]_0\ : out STD_LOGIC;
    ap_NS_iter1_fsm : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_ready_int2 : out STD_LOGIC;
    ap_NS_iter2_fsm : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_V_TDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_CS_iter1_fsm_state2 : in STD_LOGIC;
    icmp_ln490_reg_218 : in STD_LOGIC;
    icmp_ln481_reg_208 : in STD_LOGIC;
    icmp_ln481_reg_208_pp0_iter1_reg : in STD_LOGIC;
    icmp_ln490_reg_218_pp0_iter1_reg : in STD_LOGIC;
    \ap_CS_iter1_fsm_reg[1]_1\ : in STD_LOGIC;
    icmp_ln481_fu_103_p24_in : in STD_LOGIC;
    out_V_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_CS_iter2_fsm_state3 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_StreamingDataflowPartition_1_0_StreamingDataWidthConverter_Batch_2_regslice_both__parameterized0\ : entity is "StreamingDataWidthConverter_Batch_2_regslice_both";
end \top_StreamingDataflowPartition_1_0_StreamingDataWidthConverter_Batch_2_regslice_both__parameterized0\;

architecture STRUCTURE of \top_StreamingDataflowPartition_1_0_StreamingDataWidthConverter_Batch_2_regslice_both__parameterized0\ is
  signal \B_V_data_1_payload_A[15]_i_1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[9]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B[15]_i_1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[9]\ : STD_LOGIC;
  signal B_V_data_1_sel_rd_i_1_n_3 : STD_LOGIC;
  signal B_V_data_1_sel_rd_reg_n_3 : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal B_V_data_1_sel_wr_i_1_n_3 : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[1]\ : STD_LOGIC;
  signal \ap_NS_iter1_fsm6__0\ : STD_LOGIC;
  signal \ap_NS_iter1_fsm7__0\ : STD_LOGIC;
  signal \ap_block_state2_io__0\ : STD_LOGIC;
  signal \out_V_TVALID_int_regslice__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of B_V_data_1_sel_rd_i_1 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of B_V_data_1_sel_wr_i_1 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_4\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \ap_CS_iter1_fsm[1]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \ap_CS_iter2_fsm[1]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \out_V_TDATA[0]_INST_0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \out_V_TDATA[10]_INST_0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \out_V_TDATA[11]_INST_0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \out_V_TDATA[12]_INST_0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \out_V_TDATA[13]_INST_0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \out_V_TDATA[14]_INST_0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \out_V_TDATA[15]_INST_0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \out_V_TDATA[1]_INST_0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \out_V_TDATA[2]_INST_0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \out_V_TDATA[3]_INST_0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \out_V_TDATA[4]_INST_0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \out_V_TDATA[5]_INST_0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \out_V_TDATA[6]_INST_0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \out_V_TDATA[7]_INST_0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \out_V_TDATA[8]_INST_0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \out_V_TDATA[9]_INST_0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \p_Val2_s_fu_60[11]_i_2\ : label is "soft_lutpair8";
begin
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
\B_V_data_1_payload_A[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[1]\,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_payload_A[15]_i_1_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[15]_i_1_n_3\,
      D => D(0),
      Q => \B_V_data_1_payload_A_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[15]_i_1_n_3\,
      D => D(10),
      Q => \B_V_data_1_payload_A_reg_n_3_[10]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[15]_i_1_n_3\,
      D => D(11),
      Q => \B_V_data_1_payload_A_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[15]_i_1_n_3\,
      D => D(12),
      Q => \B_V_data_1_payload_A_reg_n_3_[12]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[15]_i_1_n_3\,
      D => D(13),
      Q => \B_V_data_1_payload_A_reg_n_3_[13]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[15]_i_1_n_3\,
      D => D(14),
      Q => \B_V_data_1_payload_A_reg_n_3_[14]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[15]_i_1_n_3\,
      D => D(15),
      Q => \B_V_data_1_payload_A_reg_n_3_[15]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[15]_i_1_n_3\,
      D => D(1),
      Q => \B_V_data_1_payload_A_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[15]_i_1_n_3\,
      D => D(2),
      Q => \B_V_data_1_payload_A_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[15]_i_1_n_3\,
      D => D(3),
      Q => \B_V_data_1_payload_A_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[15]_i_1_n_3\,
      D => D(4),
      Q => \B_V_data_1_payload_A_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[15]_i_1_n_3\,
      D => D(5),
      Q => \B_V_data_1_payload_A_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[15]_i_1_n_3\,
      D => D(6),
      Q => \B_V_data_1_payload_A_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[15]_i_1_n_3\,
      D => D(7),
      Q => \B_V_data_1_payload_A_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[15]_i_1_n_3\,
      D => D(8),
      Q => \B_V_data_1_payload_A_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[15]_i_1_n_3\,
      D => D(9),
      Q => \B_V_data_1_payload_A_reg_n_3_[9]\,
      R => '0'
    );
\B_V_data_1_payload_B[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => \B_V_data_1_payload_B[15]_i_1_n_3\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[15]_i_1_n_3\,
      D => D(0),
      Q => \B_V_data_1_payload_B_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[15]_i_1_n_3\,
      D => D(10),
      Q => \B_V_data_1_payload_B_reg_n_3_[10]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[15]_i_1_n_3\,
      D => D(11),
      Q => \B_V_data_1_payload_B_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[15]_i_1_n_3\,
      D => D(12),
      Q => \B_V_data_1_payload_B_reg_n_3_[12]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[15]_i_1_n_3\,
      D => D(13),
      Q => \B_V_data_1_payload_B_reg_n_3_[13]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[15]_i_1_n_3\,
      D => D(14),
      Q => \B_V_data_1_payload_B_reg_n_3_[14]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[15]_i_1_n_3\,
      D => D(15),
      Q => \B_V_data_1_payload_B_reg_n_3_[15]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[15]_i_1_n_3\,
      D => D(1),
      Q => \B_V_data_1_payload_B_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[15]_i_1_n_3\,
      D => D(2),
      Q => \B_V_data_1_payload_B_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[15]_i_1_n_3\,
      D => D(3),
      Q => \B_V_data_1_payload_B_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[15]_i_1_n_3\,
      D => D(4),
      Q => \B_V_data_1_payload_B_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[15]_i_1_n_3\,
      D => D(5),
      Q => \B_V_data_1_payload_B_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[15]_i_1_n_3\,
      D => D(6),
      Q => \B_V_data_1_payload_B_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[15]_i_1_n_3\,
      D => D(7),
      Q => \B_V_data_1_payload_B_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[15]_i_1_n_3\,
      D => D(8),
      Q => \B_V_data_1_payload_B_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[15]_i_1_n_3\,
      D => D(9),
      Q => \B_V_data_1_payload_B_reg_n_3_[9]\,
      R => '0'
    );
B_V_data_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => B_V_data_1_sel_rd_i_1_n_3
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_i_1_n_3,
      Q => B_V_data_1_sel_rd_reg_n_3,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \out_V_TVALID_int_regslice__0\,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_sel_wr_i_1_n_3
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_i_1_n_3,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A820A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => out_V_TREADY,
      I4 => \out_V_TVALID_int_regslice__0\,
      O => \B_V_data_1_state[0]_i_1_n_3\
    );
\B_V_data_1_state[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => ap_CS_iter1_fsm_state2,
      I1 => \ap_NS_iter1_fsm6__0\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => icmp_ln490_reg_218,
      I4 => icmp_ln481_reg_208,
      O => \out_V_TVALID_int_regslice__0\
    );
\B_V_data_1_state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F3FB"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[1]\,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => out_V_TREADY,
      I3 => \out_V_TVALID_int_regslice__0\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF1F1F1"
    )
        port map (
      I0 => icmp_ln481_fu_103_p24_in,
      I1 => \ap_CS_iter1_fsm_reg[1]_1\,
      I2 => \ap_NS_iter1_fsm6__0\,
      I3 => ap_CS_iter1_fsm_state2,
      I4 => \ap_block_state2_io__0\,
      O => ap_ready_int2
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1_n_3\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_3_[1]\,
      R => ap_rst_n_inv
    );
\ap_CS_iter1_fsm[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE00EE"
    )
        port map (
      I0 => \ap_CS_iter1_fsm_reg[1]_1\,
      I1 => icmp_ln481_fu_103_p24_in,
      I2 => \ap_block_state2_io__0\,
      I3 => \ap_NS_iter1_fsm6__0\,
      I4 => ap_CS_iter1_fsm_state2,
      O => ap_NS_iter1_fsm(0)
    );
\ap_CS_iter1_fsm[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55FF040400000000"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[1]\,
      I1 => icmp_ln490_reg_218_pp0_iter1_reg,
      I2 => icmp_ln481_reg_208_pp0_iter1_reg,
      I3 => out_V_TREADY,
      I4 => \^b_v_data_1_state_reg[0]_0\,
      I5 => ap_CS_iter2_fsm_state3,
      O => \ap_NS_iter1_fsm6__0\
    );
\ap_CS_iter2_fsm[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \ap_block_state2_io__0\,
      I1 => ap_CS_iter1_fsm_state2,
      I2 => ap_CS_iter2_fsm_state3,
      I3 => \ap_NS_iter1_fsm7__0\,
      O => ap_NS_iter2_fsm(0)
    );
\ap_CS_iter2_fsm[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[1]\,
      I1 => icmp_ln490_reg_218,
      I2 => icmp_ln481_reg_208,
      O => \ap_block_state2_io__0\
    );
\ap_CS_iter2_fsm[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2222AFAA"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => out_V_TREADY,
      I2 => icmp_ln481_reg_208_pp0_iter1_reg,
      I3 => icmp_ln490_reg_218_pp0_iter1_reg,
      I4 => \B_V_data_1_state_reg_n_3_[1]\,
      O => \ap_NS_iter1_fsm7__0\
    );
\icmp_ln481_reg_208_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFDD22220000"
    )
        port map (
      I0 => ap_CS_iter1_fsm_state2,
      I1 => \ap_NS_iter1_fsm6__0\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => icmp_ln490_reg_218,
      I4 => icmp_ln481_reg_208,
      I5 => icmp_ln481_reg_208_pp0_iter1_reg,
      O => \ap_CS_iter1_fsm_reg[1]\
    );
\icmp_ln490_reg_218_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDDFFDD22002000"
    )
        port map (
      I0 => ap_CS_iter1_fsm_state2,
      I1 => \ap_NS_iter1_fsm6__0\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => icmp_ln490_reg_218,
      I4 => icmp_ln481_reg_208,
      I5 => icmp_ln490_reg_218_pp0_iter1_reg,
      O => \ap_CS_iter1_fsm_reg[1]_0\
    );
\out_V_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[0]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(0)
    );
\out_V_TDATA[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[10]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[10]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(10)
    );
\out_V_TDATA[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[11]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[11]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(11)
    );
\out_V_TDATA[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[12]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[12]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(12)
    );
\out_V_TDATA[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[13]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[13]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(13)
    );
\out_V_TDATA[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[14]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[14]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(14)
    );
\out_V_TDATA[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[15]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[15]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(15)
    );
\out_V_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[1]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(1)
    );
\out_V_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[2]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(2)
    );
\out_V_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[3]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[3]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(3)
    );
\out_V_TDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[4]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[4]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(4)
    );
\out_V_TDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[5]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[5]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(5)
    );
\out_V_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[6]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[6]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(6)
    );
\out_V_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[7]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[7]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(7)
    );
\out_V_TDATA[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[8]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[8]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(8)
    );
\out_V_TDATA[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[9]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[9]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(9)
    );
\p_Val2_s_fu_60[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002022"
    )
        port map (
      I0 => ap_CS_iter1_fsm_state2,
      I1 => \ap_NS_iter1_fsm6__0\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => icmp_ln490_reg_218,
      I4 => icmp_ln481_reg_208,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_StreamingDataWidthConverter_Batch_3_flow_control_loop_pipe_no_ap_cont is
  port (
    icmp_ln481_fu_95_p24_in : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_init_reg_0 : out STD_LOGIC;
    i_fu_56 : out STD_LOGIC;
    \t_fu_60_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    icmp_ln490_fu_120_p2 : out STD_LOGIC;
    ap_sig_allocacmp_i_load : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \i_fu_56_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \i_fu_56_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \i_fu_56_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \i_fu_56_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \i_fu_56_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \i_fu_56_reg[27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \i_fu_56_reg[31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln481_reg_178_reg[0]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_ready_int2 : in STD_LOGIC;
    i_fu_56_reg_0_sp_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    i_1_fu_114_p2 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \icmp_ln490_reg_188_reg[0]\ : in STD_LOGIC;
    \icmp_ln490_reg_188_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln490_reg_188_reg[0]_1\ : in STD_LOGIC;
    i_fu_56_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    icmp_ln481_reg_178 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_StreamingDataWidthConverter_Batch_3_flow_control_loop_pipe_no_ap_cont : entity is "StreamingDataWidthConverter_Batch_3_flow_control_loop_pipe_no_ap_cont";
end top_StreamingDataflowPartition_1_0_StreamingDataWidthConverter_Batch_3_flow_control_loop_pipe_no_ap_cont;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_StreamingDataWidthConverter_Batch_3_flow_control_loop_pipe_no_ap_cont is
  signal ap_loop_init : STD_LOGIC;
  signal ap_loop_init_i_1_n_3 : STD_LOGIC;
  signal \i_fu_56[0]_i_4_n_3\ : STD_LOGIC;
  signal \i_fu_56[0]_i_5_n_3\ : STD_LOGIC;
  signal \i_fu_56[0]_i_6_n_3\ : STD_LOGIC;
  signal \i_fu_56[0]_i_7_n_3\ : STD_LOGIC;
  signal \i_fu_56[12]_i_2_n_3\ : STD_LOGIC;
  signal \i_fu_56[12]_i_3_n_3\ : STD_LOGIC;
  signal \i_fu_56[12]_i_4_n_3\ : STD_LOGIC;
  signal \i_fu_56[12]_i_5_n_3\ : STD_LOGIC;
  signal \i_fu_56[16]_i_2_n_3\ : STD_LOGIC;
  signal \i_fu_56[16]_i_3_n_3\ : STD_LOGIC;
  signal \i_fu_56[16]_i_4_n_3\ : STD_LOGIC;
  signal \i_fu_56[16]_i_5_n_3\ : STD_LOGIC;
  signal \i_fu_56[20]_i_2_n_3\ : STD_LOGIC;
  signal \i_fu_56[20]_i_3_n_3\ : STD_LOGIC;
  signal \i_fu_56[20]_i_4_n_3\ : STD_LOGIC;
  signal \i_fu_56[20]_i_5_n_3\ : STD_LOGIC;
  signal \i_fu_56[24]_i_2_n_3\ : STD_LOGIC;
  signal \i_fu_56[24]_i_3_n_3\ : STD_LOGIC;
  signal \i_fu_56[24]_i_4_n_3\ : STD_LOGIC;
  signal \i_fu_56[24]_i_5_n_3\ : STD_LOGIC;
  signal \i_fu_56[28]_i_2_n_3\ : STD_LOGIC;
  signal \i_fu_56[28]_i_3_n_3\ : STD_LOGIC;
  signal \i_fu_56[28]_i_4_n_3\ : STD_LOGIC;
  signal \i_fu_56[28]_i_5_n_3\ : STD_LOGIC;
  signal \i_fu_56[4]_i_2_n_3\ : STD_LOGIC;
  signal \i_fu_56[4]_i_3_n_3\ : STD_LOGIC;
  signal \i_fu_56[4]_i_4_n_3\ : STD_LOGIC;
  signal \i_fu_56[4]_i_5_n_3\ : STD_LOGIC;
  signal \i_fu_56[8]_i_2_n_3\ : STD_LOGIC;
  signal \i_fu_56[8]_i_3_n_3\ : STD_LOGIC;
  signal \i_fu_56[8]_i_4_n_3\ : STD_LOGIC;
  signal \i_fu_56[8]_i_5_n_3\ : STD_LOGIC;
  signal \i_fu_56_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \i_fu_56_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \i_fu_56_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \i_fu_56_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \i_fu_56_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \i_fu_56_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \i_fu_56_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \i_fu_56_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \i_fu_56_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \i_fu_56_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \i_fu_56_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \i_fu_56_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \i_fu_56_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \i_fu_56_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \i_fu_56_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \i_fu_56_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \i_fu_56_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \i_fu_56_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \i_fu_56_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \i_fu_56_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \i_fu_56_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \i_fu_56_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \i_fu_56_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \i_fu_56_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \i_fu_56_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \i_fu_56_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \i_fu_56_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \i_fu_56_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \i_fu_56_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \i_fu_56_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \i_fu_56_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal i_fu_56_reg_0_sn_1 : STD_LOGIC;
  signal \^icmp_ln481_fu_95_p24_in\ : STD_LOGIC;
  signal \icmp_ln490_reg_188[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln490_reg_188[0]_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln490_reg_188[0]_i_7_n_3\ : STD_LOGIC;
  signal \NLW_i_fu_56_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_loop_init_i_1 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \ei_V_reg_182[3]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \i_fu_56[0]_i_2\ : label is "soft_lutpair19";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_fu_56_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_fu_56_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_fu_56_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_fu_56_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_fu_56_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_fu_56_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_fu_56_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_fu_56_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \icmp_ln481_reg_178[0]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \icmp_ln490_reg_188[0]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \p_Val2_s_fu_52[3]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \t_fu_60[1]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \t_fu_60[2]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \t_fu_60[3]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \t_fu_60[4]_i_1\ : label is "soft_lutpair21";
begin
  i_fu_56_reg_0_sn_1 <= i_fu_56_reg_0_sp_1;
  icmp_ln481_fu_95_p24_in <= \^icmp_ln481_fu_95_p24_in\;
\B_V_data_1_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => Q(1),
      I1 => Q(4),
      I2 => Q(0),
      I3 => Q(3),
      I4 => ap_loop_init,
      I5 => Q(2),
      O => \^icmp_ln481_fu_95_p24_in\
    );
ap_loop_init_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFD5"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_init,
      I2 => ap_ready_int2,
      I3 => \^icmp_ln481_fu_95_p24_in\,
      O => ap_loop_init_i_1_n_3
    );
ap_loop_init_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_i_1_n_3,
      Q => ap_loop_init,
      R => '0'
    );
\ei_V_reg_182[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^icmp_ln481_fu_95_p24_in\,
      I1 => ap_ready_int2,
      O => \t_fu_60_reg[1]\(0)
    );
\i_1_fu_114_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_56_reg(8),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_i_load(8)
    );
\i_1_fu_114_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_56_reg(7),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_i_load(7)
    );
\i_1_fu_114_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_56_reg(6),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_i_load(6)
    );
\i_1_fu_114_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_56_reg(5),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_i_load(5)
    );
\i_1_fu_114_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_56_reg(12),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_i_load(12)
    );
\i_1_fu_114_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_56_reg(11),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_i_load(11)
    );
\i_1_fu_114_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_56_reg(10),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_i_load(10)
    );
\i_1_fu_114_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_56_reg(9),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_i_load(9)
    );
\i_1_fu_114_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_56_reg(16),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_i_load(16)
    );
\i_1_fu_114_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_56_reg(15),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_i_load(15)
    );
\i_1_fu_114_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_56_reg(14),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_i_load(14)
    );
\i_1_fu_114_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_56_reg(13),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_i_load(13)
    );
\i_1_fu_114_p2_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_56_reg(20),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_i_load(20)
    );
\i_1_fu_114_p2_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_56_reg(19),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_i_load(19)
    );
\i_1_fu_114_p2_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_56_reg(18),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_i_load(18)
    );
\i_1_fu_114_p2_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_56_reg(17),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_i_load(17)
    );
\i_1_fu_114_p2_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_56_reg(24),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_i_load(24)
    );
\i_1_fu_114_p2_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_56_reg(23),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_i_load(23)
    );
\i_1_fu_114_p2_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_56_reg(22),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_i_load(22)
    );
\i_1_fu_114_p2_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_56_reg(21),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_i_load(21)
    );
\i_1_fu_114_p2_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_56_reg(28),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_i_load(28)
    );
\i_1_fu_114_p2_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_56_reg(27),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_i_load(27)
    );
\i_1_fu_114_p2_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_56_reg(26),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_i_load(26)
    );
\i_1_fu_114_p2_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_56_reg(25),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_i_load(25)
    );
\i_1_fu_114_p2_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_56_reg(31),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_i_load(31)
    );
\i_1_fu_114_p2_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_56_reg(30),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_i_load(30)
    );
\i_1_fu_114_p2_carry__6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_56_reg(29),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_i_load(29)
    );
i_1_fu_114_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_56_reg(0),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_i_load(0)
    );
i_1_fu_114_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_56_reg(4),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_i_load(4)
    );
i_1_fu_114_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_56_reg(3),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_i_load(3)
    );
i_1_fu_114_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_56_reg(2),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_i_load(2)
    );
i_1_fu_114_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_56_reg(1),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_i_load(1)
    );
\i_fu_56[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAA0000C000"
    )
        port map (
      I0 => ap_loop_init,
      I1 => \icmp_ln490_reg_188[0]_i_2_n_3\,
      I2 => \icmp_ln490_reg_188[0]_i_3_n_3\,
      I3 => i_fu_56_reg_0_sn_1,
      I4 => ap_ready_int2,
      I5 => \^icmp_ln481_fu_95_p24_in\,
      O => ap_loop_init_reg_0
    );
\i_fu_56[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001555"
    )
        port map (
      I0 => \^icmp_ln481_fu_95_p24_in\,
      I1 => \icmp_ln490_reg_188[0]_i_2_n_3\,
      I2 => \icmp_ln490_reg_188[0]_i_3_n_3\,
      I3 => i_fu_56_reg_0_sn_1,
      I4 => ap_ready_int2,
      O => i_fu_56
    );
\i_fu_56[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_56_reg(3),
      I1 => ap_loop_init,
      O => \i_fu_56[0]_i_4_n_3\
    );
\i_fu_56[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_56_reg(2),
      I1 => ap_loop_init,
      O => \i_fu_56[0]_i_5_n_3\
    );
\i_fu_56[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_56_reg(1),
      I1 => ap_loop_init,
      O => \i_fu_56[0]_i_6_n_3\
    );
\i_fu_56[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init,
      I1 => i_fu_56_reg(0),
      O => \i_fu_56[0]_i_7_n_3\
    );
\i_fu_56[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_56_reg(15),
      I1 => ap_loop_init,
      O => \i_fu_56[12]_i_2_n_3\
    );
\i_fu_56[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_56_reg(14),
      I1 => ap_loop_init,
      O => \i_fu_56[12]_i_3_n_3\
    );
\i_fu_56[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_56_reg(13),
      I1 => ap_loop_init,
      O => \i_fu_56[12]_i_4_n_3\
    );
\i_fu_56[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_56_reg(12),
      I1 => ap_loop_init,
      O => \i_fu_56[12]_i_5_n_3\
    );
\i_fu_56[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_56_reg(19),
      I1 => ap_loop_init,
      O => \i_fu_56[16]_i_2_n_3\
    );
\i_fu_56[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_56_reg(18),
      I1 => ap_loop_init,
      O => \i_fu_56[16]_i_3_n_3\
    );
\i_fu_56[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_56_reg(17),
      I1 => ap_loop_init,
      O => \i_fu_56[16]_i_4_n_3\
    );
\i_fu_56[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_56_reg(16),
      I1 => ap_loop_init,
      O => \i_fu_56[16]_i_5_n_3\
    );
\i_fu_56[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_56_reg(23),
      I1 => ap_loop_init,
      O => \i_fu_56[20]_i_2_n_3\
    );
\i_fu_56[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_56_reg(22),
      I1 => ap_loop_init,
      O => \i_fu_56[20]_i_3_n_3\
    );
\i_fu_56[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_56_reg(21),
      I1 => ap_loop_init,
      O => \i_fu_56[20]_i_4_n_3\
    );
\i_fu_56[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_56_reg(20),
      I1 => ap_loop_init,
      O => \i_fu_56[20]_i_5_n_3\
    );
\i_fu_56[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_56_reg(27),
      I1 => ap_loop_init,
      O => \i_fu_56[24]_i_2_n_3\
    );
\i_fu_56[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_56_reg(26),
      I1 => ap_loop_init,
      O => \i_fu_56[24]_i_3_n_3\
    );
\i_fu_56[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_56_reg(25),
      I1 => ap_loop_init,
      O => \i_fu_56[24]_i_4_n_3\
    );
\i_fu_56[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_56_reg(24),
      I1 => ap_loop_init,
      O => \i_fu_56[24]_i_5_n_3\
    );
\i_fu_56[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_56_reg(31),
      I1 => ap_loop_init,
      O => \i_fu_56[28]_i_2_n_3\
    );
\i_fu_56[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_56_reg(30),
      I1 => ap_loop_init,
      O => \i_fu_56[28]_i_3_n_3\
    );
\i_fu_56[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_56_reg(29),
      I1 => ap_loop_init,
      O => \i_fu_56[28]_i_4_n_3\
    );
\i_fu_56[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_56_reg(28),
      I1 => ap_loop_init,
      O => \i_fu_56[28]_i_5_n_3\
    );
\i_fu_56[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_56_reg(7),
      I1 => ap_loop_init,
      O => \i_fu_56[4]_i_2_n_3\
    );
\i_fu_56[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_56_reg(6),
      I1 => ap_loop_init,
      O => \i_fu_56[4]_i_3_n_3\
    );
\i_fu_56[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_56_reg(5),
      I1 => ap_loop_init,
      O => \i_fu_56[4]_i_4_n_3\
    );
\i_fu_56[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_56_reg(4),
      I1 => ap_loop_init,
      O => \i_fu_56[4]_i_5_n_3\
    );
\i_fu_56[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_56_reg(11),
      I1 => ap_loop_init,
      O => \i_fu_56[8]_i_2_n_3\
    );
\i_fu_56[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_56_reg(10),
      I1 => ap_loop_init,
      O => \i_fu_56[8]_i_3_n_3\
    );
\i_fu_56[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_56_reg(9),
      I1 => ap_loop_init,
      O => \i_fu_56[8]_i_4_n_3\
    );
\i_fu_56[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_fu_56_reg(8),
      I1 => ap_loop_init,
      O => \i_fu_56[8]_i_5_n_3\
    );
\i_fu_56_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_fu_56_reg[0]_i_3_n_3\,
      CO(2) => \i_fu_56_reg[0]_i_3_n_4\,
      CO(1) => \i_fu_56_reg[0]_i_3_n_5\,
      CO(0) => \i_fu_56_reg[0]_i_3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3 downto 0) => O(3 downto 0),
      S(3) => \i_fu_56[0]_i_4_n_3\,
      S(2) => \i_fu_56[0]_i_5_n_3\,
      S(1) => \i_fu_56[0]_i_6_n_3\,
      S(0) => \i_fu_56[0]_i_7_n_3\
    );
\i_fu_56_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_56_reg[8]_i_1_n_3\,
      CO(3) => \i_fu_56_reg[12]_i_1_n_3\,
      CO(2) => \i_fu_56_reg[12]_i_1_n_4\,
      CO(1) => \i_fu_56_reg[12]_i_1_n_5\,
      CO(0) => \i_fu_56_reg[12]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \i_fu_56_reg[15]\(3 downto 0),
      S(3) => \i_fu_56[12]_i_2_n_3\,
      S(2) => \i_fu_56[12]_i_3_n_3\,
      S(1) => \i_fu_56[12]_i_4_n_3\,
      S(0) => \i_fu_56[12]_i_5_n_3\
    );
\i_fu_56_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_56_reg[12]_i_1_n_3\,
      CO(3) => \i_fu_56_reg[16]_i_1_n_3\,
      CO(2) => \i_fu_56_reg[16]_i_1_n_4\,
      CO(1) => \i_fu_56_reg[16]_i_1_n_5\,
      CO(0) => \i_fu_56_reg[16]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \i_fu_56_reg[19]\(3 downto 0),
      S(3) => \i_fu_56[16]_i_2_n_3\,
      S(2) => \i_fu_56[16]_i_3_n_3\,
      S(1) => \i_fu_56[16]_i_4_n_3\,
      S(0) => \i_fu_56[16]_i_5_n_3\
    );
\i_fu_56_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_56_reg[16]_i_1_n_3\,
      CO(3) => \i_fu_56_reg[20]_i_1_n_3\,
      CO(2) => \i_fu_56_reg[20]_i_1_n_4\,
      CO(1) => \i_fu_56_reg[20]_i_1_n_5\,
      CO(0) => \i_fu_56_reg[20]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \i_fu_56_reg[23]\(3 downto 0),
      S(3) => \i_fu_56[20]_i_2_n_3\,
      S(2) => \i_fu_56[20]_i_3_n_3\,
      S(1) => \i_fu_56[20]_i_4_n_3\,
      S(0) => \i_fu_56[20]_i_5_n_3\
    );
\i_fu_56_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_56_reg[20]_i_1_n_3\,
      CO(3) => \i_fu_56_reg[24]_i_1_n_3\,
      CO(2) => \i_fu_56_reg[24]_i_1_n_4\,
      CO(1) => \i_fu_56_reg[24]_i_1_n_5\,
      CO(0) => \i_fu_56_reg[24]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \i_fu_56_reg[27]\(3 downto 0),
      S(3) => \i_fu_56[24]_i_2_n_3\,
      S(2) => \i_fu_56[24]_i_3_n_3\,
      S(1) => \i_fu_56[24]_i_4_n_3\,
      S(0) => \i_fu_56[24]_i_5_n_3\
    );
\i_fu_56_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_56_reg[24]_i_1_n_3\,
      CO(3) => \NLW_i_fu_56_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \i_fu_56_reg[28]_i_1_n_4\,
      CO(1) => \i_fu_56_reg[28]_i_1_n_5\,
      CO(0) => \i_fu_56_reg[28]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \i_fu_56_reg[31]\(3 downto 0),
      S(3) => \i_fu_56[28]_i_2_n_3\,
      S(2) => \i_fu_56[28]_i_3_n_3\,
      S(1) => \i_fu_56[28]_i_4_n_3\,
      S(0) => \i_fu_56[28]_i_5_n_3\
    );
\i_fu_56_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_56_reg[0]_i_3_n_3\,
      CO(3) => \i_fu_56_reg[4]_i_1_n_3\,
      CO(2) => \i_fu_56_reg[4]_i_1_n_4\,
      CO(1) => \i_fu_56_reg[4]_i_1_n_5\,
      CO(0) => \i_fu_56_reg[4]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \i_fu_56_reg[7]\(3 downto 0),
      S(3) => \i_fu_56[4]_i_2_n_3\,
      S(2) => \i_fu_56[4]_i_3_n_3\,
      S(1) => \i_fu_56[4]_i_4_n_3\,
      S(0) => \i_fu_56[4]_i_5_n_3\
    );
\i_fu_56_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_fu_56_reg[4]_i_1_n_3\,
      CO(3) => \i_fu_56_reg[8]_i_1_n_3\,
      CO(2) => \i_fu_56_reg[8]_i_1_n_4\,
      CO(1) => \i_fu_56_reg[8]_i_1_n_5\,
      CO(0) => \i_fu_56_reg[8]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \i_fu_56_reg[11]\(3 downto 0),
      S(3) => \i_fu_56[8]_i_2_n_3\,
      S(2) => \i_fu_56[8]_i_3_n_3\,
      S(1) => \i_fu_56[8]_i_4_n_3\,
      S(0) => \i_fu_56[8]_i_5_n_3\
    );
\icmp_ln481_reg_178[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^icmp_ln481_fu_95_p24_in\,
      I1 => ap_ready_int2,
      I2 => icmp_ln481_reg_178,
      O => \icmp_ln481_reg_178_reg[0]\
    );
\icmp_ln490_reg_188[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \icmp_ln490_reg_188[0]_i_2_n_3\,
      I1 => \icmp_ln490_reg_188[0]_i_3_n_3\,
      I2 => i_fu_56_reg_0_sn_1,
      O => icmp_ln490_fu_120_p2
    );
\icmp_ln490_reg_188[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => i_1_fu_114_p2(2),
      I1 => i_1_fu_114_p2(1),
      I2 => i_1_fu_114_p2(0),
      I3 => \icmp_ln490_reg_188_reg[0]_0\,
      I4 => \icmp_ln490_reg_188_reg[0]_1\,
      I5 => \icmp_ln490_reg_188[0]_i_7_n_3\,
      O => \icmp_ln490_reg_188[0]_i_2_n_3\
    );
\icmp_ln490_reg_188[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => i_1_fu_114_p2(7),
      I1 => i_1_fu_114_p2(8),
      I2 => i_1_fu_114_p2(9),
      I3 => i_1_fu_114_p2(10),
      I4 => \icmp_ln490_reg_188_reg[0]\,
      O => \icmp_ln490_reg_188[0]_i_3_n_3\
    );
\icmp_ln490_reg_188[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => i_1_fu_114_p2(3),
      I1 => i_1_fu_114_p2(4),
      I2 => i_1_fu_114_p2(5),
      I3 => i_1_fu_114_p2(6),
      I4 => i_fu_56_reg(0),
      I5 => ap_loop_init,
      O => \icmp_ln490_reg_188[0]_i_7_n_3\
    );
\p_Val2_s_fu_52[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_loop_init,
      I1 => ap_ready_int2,
      O => SR(0)
    );
\t_fu_60[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFFFFEF"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(4),
      I3 => Q(1),
      I4 => ap_loop_init,
      I5 => Q(0),
      O => D(0)
    );
\t_fu_60[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => ap_loop_init,
      O => D(1)
    );
\t_fu_60[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => ap_loop_init,
      I3 => Q(2),
      O => D(2)
    );
\t_fu_60[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007800F0"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(3),
      I3 => ap_loop_init,
      I4 => Q(2),
      O => D(3)
    );
\t_fu_60[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => ap_loop_init,
      I1 => \^icmp_ln481_fu_95_p24_in\,
      I2 => ap_ready_int2,
      O => E(0)
    );
\t_fu_60[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"070F0F0E08000000"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => ap_loop_init,
      I3 => Q(0),
      I4 => Q(2),
      I5 => Q(4),
      O => D(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_StreamingDataWidthConverter_Batch_3_regslice_both is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    ap_rst_n_inv : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    icmp_ln481_fu_95_p24_in : in STD_LOGIC;
    ap_ready_int2 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_StreamingDataWidthConverter_Batch_3_regslice_both : entity is "StreamingDataWidthConverter_Batch_3_regslice_both";
end top_StreamingDataflowPartition_1_0_StreamingDataWidthConverter_Batch_3_regslice_both;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_StreamingDataWidthConverter_Batch_3_regslice_both is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__0_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__0_n_3\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ei_V_reg_182[0]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \ei_V_reg_182[1]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \ei_V_reg_182[2]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \ei_V_reg_182[3]_i_2\ : label is "soft_lutpair25";
begin
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  ap_rst_n_inv <= \^ap_rst_n_inv\;
\B_V_data_1_payload_A[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_B[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF10"
    )
        port map (
      I0 => icmp_ln481_fu_95_p24_in,
      I1 => ap_ready_int2,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__0_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__0_n_3\,
      Q => B_V_data_1_sel,
      R => \^ap_rst_n_inv\
    );
\B_V_data_1_sel_wr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => in0_V_TVALID,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__0_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__0_n_3\,
      Q => B_V_data_1_sel_wr,
      R => \^ap_rst_n_inv\
    );
\B_V_data_1_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F000E000F000"
    )
        port map (
      I0 => icmp_ln481_fu_95_p24_in,
      I1 => ap_ready_int2,
      I2 => ap_rst_n,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => \^b_v_data_1_state_reg[1]_0\,
      I5 => in0_V_TVALID,
      O => \B_V_data_1_state[0]_i_1__0_n_3\
    );
\B_V_data_1_state[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_inv\
    );
\B_V_data_1_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1F1FFF1F"
    )
        port map (
      I0 => icmp_ln481_fu_95_p24_in,
      I1 => ap_ready_int2,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => \^b_v_data_1_state_reg[1]_0\,
      I4 => in0_V_TVALID,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__0_n_3\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => \^ap_rst_n_inv\
    );
\ei_V_reg_182[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_payload_A(0),
      I2 => B_V_data_1_sel,
      O => D(0)
    );
\ei_V_reg_182[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_payload_A(1),
      I2 => B_V_data_1_sel,
      O => D(1)
    );
\ei_V_reg_182[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_payload_A(2),
      I2 => B_V_data_1_sel,
      O => D(2)
    );
\ei_V_reg_182[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_payload_A(3),
      I2 => B_V_data_1_sel,
      O => D(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_StreamingDataWidthConverter_Batch_3_regslice_both_2 is
  port (
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_iter1_fsm_reg[1]\ : out STD_LOGIC;
    \ap_CS_iter1_fsm_reg[1]_0\ : out STD_LOGIC;
    ap_NS_iter1_fsm : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_ready_int2 : out STD_LOGIC;
    ap_NS_iter2_fsm : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_V_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_CS_iter1_fsm_state2 : in STD_LOGIC;
    icmp_ln490_reg_188 : in STD_LOGIC;
    icmp_ln481_reg_178 : in STD_LOGIC;
    icmp_ln481_reg_178_pp0_iter1_reg : in STD_LOGIC;
    icmp_ln490_reg_188_pp0_iter1_reg : in STD_LOGIC;
    \ap_CS_iter1_fsm_reg[1]_1\ : in STD_LOGIC;
    icmp_ln481_fu_95_p24_in : in STD_LOGIC;
    out_V_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_CS_iter2_fsm_state3 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_StreamingDataWidthConverter_Batch_3_regslice_both_2 : entity is "StreamingDataWidthConverter_Batch_3_regslice_both";
end top_StreamingDataflowPartition_1_0_StreamingDataWidthConverter_Batch_3_regslice_both_2;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_StreamingDataWidthConverter_Batch_3_regslice_both_2 is
  signal \B_V_data_1_payload_A[7]_i_1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B[7]_i_1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[7]\ : STD_LOGIC;
  signal B_V_data_1_sel_rd_i_1_n_3 : STD_LOGIC;
  signal B_V_data_1_sel_rd_reg_n_3 : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal B_V_data_1_sel_wr_i_1_n_3 : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[1]\ : STD_LOGIC;
  signal \ap_NS_iter1_fsm6__0\ : STD_LOGIC;
  signal \ap_NS_iter1_fsm7__0\ : STD_LOGIC;
  signal \ap_block_state2_io__0\ : STD_LOGIC;
  signal \out_V_TVALID_int_regslice__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of B_V_data_1_sel_rd_i_1 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of B_V_data_1_sel_wr_i_1 : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_4\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \ap_CS_iter1_fsm[1]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \ap_CS_iter2_fsm[1]_i_2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \out_V_TDATA[0]_INST_0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \out_V_TDATA[1]_INST_0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \out_V_TDATA[2]_INST_0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \out_V_TDATA[3]_INST_0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \out_V_TDATA[4]_INST_0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \out_V_TDATA[5]_INST_0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \out_V_TDATA[6]_INST_0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \out_V_TDATA[7]_INST_0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \p_Val2_s_fu_52[3]_i_2\ : label is "soft_lutpair27";
begin
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
\B_V_data_1_payload_A[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[1]\,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_payload_A[7]_i_1_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[7]_i_1_n_3\,
      D => D(0),
      Q => \B_V_data_1_payload_A_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[7]_i_1_n_3\,
      D => D(1),
      Q => \B_V_data_1_payload_A_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[7]_i_1_n_3\,
      D => D(2),
      Q => \B_V_data_1_payload_A_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[7]_i_1_n_3\,
      D => D(3),
      Q => \B_V_data_1_payload_A_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[7]_i_1_n_3\,
      D => D(4),
      Q => \B_V_data_1_payload_A_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[7]_i_1_n_3\,
      D => D(5),
      Q => \B_V_data_1_payload_A_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[7]_i_1_n_3\,
      D => D(6),
      Q => \B_V_data_1_payload_A_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[7]_i_1_n_3\,
      D => D(7),
      Q => \B_V_data_1_payload_A_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => \B_V_data_1_payload_B[7]_i_1_n_3\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[7]_i_1_n_3\,
      D => D(0),
      Q => \B_V_data_1_payload_B_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[7]_i_1_n_3\,
      D => D(1),
      Q => \B_V_data_1_payload_B_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[7]_i_1_n_3\,
      D => D(2),
      Q => \B_V_data_1_payload_B_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[7]_i_1_n_3\,
      D => D(3),
      Q => \B_V_data_1_payload_B_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[7]_i_1_n_3\,
      D => D(4),
      Q => \B_V_data_1_payload_B_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[7]_i_1_n_3\,
      D => D(5),
      Q => \B_V_data_1_payload_B_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[7]_i_1_n_3\,
      D => D(6),
      Q => \B_V_data_1_payload_B_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_B[7]_i_1_n_3\,
      D => D(7),
      Q => \B_V_data_1_payload_B_reg_n_3_[7]\,
      R => '0'
    );
B_V_data_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => B_V_data_1_sel_rd_i_1_n_3
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_i_1_n_3,
      Q => B_V_data_1_sel_rd_reg_n_3,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \out_V_TVALID_int_regslice__0\,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_sel_wr_i_1_n_3
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_i_1_n_3,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A820A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => out_V_TREADY,
      I4 => \out_V_TVALID_int_regslice__0\,
      O => \B_V_data_1_state[0]_i_1_n_3\
    );
\B_V_data_1_state[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => ap_CS_iter1_fsm_state2,
      I1 => \ap_NS_iter1_fsm6__0\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => icmp_ln490_reg_188,
      I4 => icmp_ln481_reg_178,
      O => \out_V_TVALID_int_regslice__0\
    );
\B_V_data_1_state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F3FB"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[1]\,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => out_V_TREADY,
      I3 => \out_V_TVALID_int_regslice__0\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF1F1F1"
    )
        port map (
      I0 => icmp_ln481_fu_95_p24_in,
      I1 => \ap_CS_iter1_fsm_reg[1]_1\,
      I2 => \ap_NS_iter1_fsm6__0\,
      I3 => ap_CS_iter1_fsm_state2,
      I4 => \ap_block_state2_io__0\,
      O => ap_ready_int2
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1_n_3\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_3_[1]\,
      R => ap_rst_n_inv
    );
\ap_CS_iter1_fsm[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE00EE"
    )
        port map (
      I0 => \ap_CS_iter1_fsm_reg[1]_1\,
      I1 => icmp_ln481_fu_95_p24_in,
      I2 => \ap_block_state2_io__0\,
      I3 => \ap_NS_iter1_fsm6__0\,
      I4 => ap_CS_iter1_fsm_state2,
      O => ap_NS_iter1_fsm(0)
    );
\ap_CS_iter1_fsm[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55FF040400000000"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[1]\,
      I1 => icmp_ln490_reg_188_pp0_iter1_reg,
      I2 => icmp_ln481_reg_178_pp0_iter1_reg,
      I3 => out_V_TREADY,
      I4 => \^b_v_data_1_state_reg[0]_0\,
      I5 => ap_CS_iter2_fsm_state3,
      O => \ap_NS_iter1_fsm6__0\
    );
\ap_CS_iter2_fsm[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \ap_block_state2_io__0\,
      I1 => ap_CS_iter1_fsm_state2,
      I2 => ap_CS_iter2_fsm_state3,
      I3 => \ap_NS_iter1_fsm7__0\,
      O => ap_NS_iter2_fsm(0)
    );
\ap_CS_iter2_fsm[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[1]\,
      I1 => icmp_ln490_reg_188,
      I2 => icmp_ln481_reg_178,
      O => \ap_block_state2_io__0\
    );
\ap_CS_iter2_fsm[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2222AFAA"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => out_V_TREADY,
      I2 => icmp_ln481_reg_178_pp0_iter1_reg,
      I3 => icmp_ln490_reg_188_pp0_iter1_reg,
      I4 => \B_V_data_1_state_reg_n_3_[1]\,
      O => \ap_NS_iter1_fsm7__0\
    );
\icmp_ln481_reg_178_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFDD22220000"
    )
        port map (
      I0 => ap_CS_iter1_fsm_state2,
      I1 => \ap_NS_iter1_fsm6__0\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => icmp_ln490_reg_188,
      I4 => icmp_ln481_reg_178,
      I5 => icmp_ln481_reg_178_pp0_iter1_reg,
      O => \ap_CS_iter1_fsm_reg[1]\
    );
\icmp_ln490_reg_188_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDDFFDD22002000"
    )
        port map (
      I0 => ap_CS_iter1_fsm_state2,
      I1 => \ap_NS_iter1_fsm6__0\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => icmp_ln490_reg_188,
      I4 => icmp_ln481_reg_178,
      I5 => icmp_ln490_reg_188_pp0_iter1_reg,
      O => \ap_CS_iter1_fsm_reg[1]_0\
    );
\out_V_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[0]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(0)
    );
\out_V_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[1]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(1)
    );
\out_V_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[2]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(2)
    );
\out_V_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[3]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[3]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(3)
    );
\out_V_TDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[4]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[4]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(4)
    );
\out_V_TDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[5]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[5]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(5)
    );
\out_V_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[6]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[6]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(6)
    );
\out_V_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[7]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[7]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(7)
    );
\p_Val2_s_fu_52[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002022"
    )
        port map (
      I0 => ap_CS_iter1_fsm_state2,
      I1 => \ap_NS_iter1_fsm6__0\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => icmp_ln490_reg_188,
      I4 => icmp_ln481_reg_178,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_0_ROM_2P_LUTRAM_1R is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_A_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_A_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_A_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_A_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_A_reg[5]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_A_reg[6]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_A_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    out_V_TREADY_int_regslice : in STD_LOGIC;
    \q0_reg[1]_14\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_15\ : in STD_LOGIC;
    \q0_reg[1]_16\ : in STD_LOGIC;
    ap_CS_iter1_fsm_state2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_0_ROM_2P_LUTRAM_1R : entity is "Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_0_ROM_2P_LUTRAM_1R";
end top_StreamingDataflowPartition_1_0_Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_0_ROM_2P_LUTRAM_1R;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_0_ROM_2P_LUTRAM_1R is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal q0 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \q0[1]_i_1_n_3\ : STD_LOGIC;
begin
  E(0) <= \^e\(0);
icmp_ln1039_1_fu_382_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q0(1),
      I1 => \B_V_data_1_payload_A_reg[1]\(1),
      O => \q0_reg[1]_7\(0)
    );
icmp_ln1039_1_fu_382_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => q0(1),
      I1 => \B_V_data_1_payload_A_reg[1]\(1),
      I2 => \B_V_data_1_payload_A_reg[1]\(0),
      O => \q0_reg[1]_0\(0)
    );
icmp_ln1039_2_fu_393_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q0(1),
      I1 => \B_V_data_1_payload_A_reg[2]\(1),
      O => \q0_reg[1]_8\(0)
    );
icmp_ln1039_2_fu_393_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => q0(1),
      I1 => \B_V_data_1_payload_A_reg[2]\(1),
      I2 => \B_V_data_1_payload_A_reg[2]\(0),
      O => \q0_reg[1]_1\(0)
    );
icmp_ln1039_3_fu_404_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q0(1),
      I1 => \B_V_data_1_payload_A_reg[3]\(1),
      O => \q0_reg[1]_9\(0)
    );
icmp_ln1039_3_fu_404_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => q0(1),
      I1 => \B_V_data_1_payload_A_reg[3]\(1),
      I2 => \B_V_data_1_payload_A_reg[3]\(0),
      O => \q0_reg[1]_2\(0)
    );
icmp_ln1039_4_fu_415_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q0(1),
      I1 => \B_V_data_1_payload_A_reg[4]\(1),
      O => \q0_reg[1]_10\(0)
    );
icmp_ln1039_4_fu_415_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => q0(1),
      I1 => \B_V_data_1_payload_A_reg[4]\(1),
      I2 => \B_V_data_1_payload_A_reg[4]\(0),
      O => \q0_reg[1]_3\(0)
    );
icmp_ln1039_5_fu_426_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q0(1),
      I1 => \B_V_data_1_payload_A_reg[5]\(1),
      O => \q0_reg[1]_11\(0)
    );
icmp_ln1039_5_fu_426_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => q0(1),
      I1 => \B_V_data_1_payload_A_reg[5]\(1),
      I2 => \B_V_data_1_payload_A_reg[5]\(0),
      O => \q0_reg[1]_4\(0)
    );
icmp_ln1039_6_fu_437_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q0(1),
      I1 => \B_V_data_1_payload_A_reg[6]\(1),
      O => \q0_reg[1]_12\(0)
    );
icmp_ln1039_6_fu_437_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => q0(1),
      I1 => \B_V_data_1_payload_A_reg[6]\(1),
      I2 => \B_V_data_1_payload_A_reg[6]\(0),
      O => \q0_reg[1]_5\(0)
    );
icmp_ln1039_7_fu_448_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q0(1),
      I1 => \B_V_data_1_payload_A_reg[7]\(1),
      O => \q0_reg[1]_13\(0)
    );
icmp_ln1039_7_fu_448_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => q0(1),
      I1 => \B_V_data_1_payload_A_reg[7]\(1),
      I2 => \B_V_data_1_payload_A_reg[7]\(0),
      O => \q0_reg[1]_6\(0)
    );
icmp_ln1039_fu_371_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q0(1),
      I1 => Q(1),
      O => DI(0)
    );
icmp_ln1039_fu_371_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => q0(1),
      I1 => Q(1),
      I2 => Q(0),
      O => S(0)
    );
\icmp_ln295_reg_494_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FF0000"
    )
        port map (
      I0 => out_V_TREADY_int_regslice,
      I1 => \q0_reg[1]_14\(0),
      I2 => \q0_reg[1]_15\,
      I3 => \q0_reg[1]_16\,
      I4 => ap_CS_iter1_fsm_state2,
      O => \^e\(0)
    );
\q0[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555557FFFFFFFF"
    )
        port map (
      I0 => \out\(4),
      I1 => \out\(2),
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => \out\(3),
      I5 => \out\(5),
      O => \q0[1]_i_1_n_3\
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[1]_i_1_n_3\,
      Q => q0(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_Thresholding_Batch_0_flow_control_loop_pipe_sequential_init is
  port (
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_NS_iter1_fsm : out STD_LOGIC_VECTOR ( 0 to 0 );
    B_V_data_1_state : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_init_int_reg_1 : out STD_LOGIC;
    ap_done_cache_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_cache_reg_1 : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg_reg : out STD_LOGIC;
    \icmp_ln295_reg_494_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_Thresholding_Batch_fu_52_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    in0_V_TVALID_int_regslice : in STD_LOGIC;
    ap_CS_iter1_fsm_state2 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[2]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_state_reg[1]\ : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    \nf_1_fu_102_reg[0]\ : in STD_LOGIC;
    \nf_1_fu_102_reg[0]_0\ : in STD_LOGIC;
    \nf_1_fu_102_reg[0]_1\ : in STD_LOGIC;
    \ap_CS_fsm_reg[2]_2\ : in STD_LOGIC;
    \ap_CS_fsm_reg[2]_3\ : in STD_LOGIC;
    out_V_TREADY_int_regslice : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter2_reg : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    icmp_ln295_reg_494 : in STD_LOGIC;
    B_V_data_1_sel : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_Thresholding_Batch_0_flow_control_loop_pipe_sequential_init : entity is "Thresholding_Batch_0_flow_control_loop_pipe_sequential_init";
end top_StreamingDataflowPartition_1_0_Thresholding_Batch_0_flow_control_loop_pipe_sequential_init;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_Thresholding_Batch_0_flow_control_loop_pipe_sequential_init is
  signal \B_V_data_1_state[1]_i_5_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_2_n_3\ : STD_LOGIC;
  signal \ap_CS_iter1_fsm[1]_i_2_n_3\ : STD_LOGIC;
  signal ap_condition_445 : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal ap_done_cache_i_1_n_3 : STD_LOGIC;
  signal ap_loop_init : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal ap_loop_init_int_i_1_n_3 : STD_LOGIC;
  signal \i_fu_106[5]_i_2_n_3\ : STD_LOGIC;
  signal \i_fu_106[6]_i_3_n_3\ : STD_LOGIC;
  signal icmp_ln295_fu_240_p2 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of B_V_data_1_sel_rd_i_1 : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_4\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_3\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \ap_CS_iter1_fsm[1]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \ap_CS_iter1_fsm[1]_i_2\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter1_reg_i_1 : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of ap_loop_init_int_i_1 : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of grp_Thresholding_Batch_fu_52_ap_start_reg_i_1 : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \i_fu_106[0]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \i_fu_106[1]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \i_fu_106[3]_i_2\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \i_fu_106[4]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \i_fu_106[6]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \icmp_ln295_reg_494[0]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \r_V_reg_498[7]_i_1\ : label is "soft_lutpair52";
begin
B_V_data_1_sel_rd_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => ap_condition_445,
      I1 => icmp_ln295_fu_240_p2,
      I2 => \ap_CS_fsm_reg[2]_1\(1),
      I3 => in0_V_TVALID_int_regslice,
      I4 => B_V_data_1_sel,
      O => \ap_CS_fsm_reg[2]_0\
    );
\B_V_data_1_state[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => \ap_CS_fsm_reg[2]_1\(1),
      I1 => icmp_ln295_fu_240_p2,
      I2 => ap_condition_445,
      I3 => in0_V_TVALID_int_regslice,
      O => \ap_CS_fsm_reg[2]\
    );
\B_V_data_1_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20FF20FFFFFF20FF"
    )
        port map (
      I0 => \ap_CS_fsm_reg[2]_1\(1),
      I1 => icmp_ln295_fu_240_p2,
      I2 => ap_condition_445,
      I3 => in0_V_TVALID_int_regslice,
      I4 => \B_V_data_1_state_reg[1]\,
      I5 => in0_V_TVALID,
      O => B_V_data_1_state(0)
    );
\B_V_data_1_state[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \B_V_data_1_state[1]_i_5_n_3\,
      I1 => Q(5),
      I2 => ap_loop_init_int,
      I3 => grp_Thresholding_Batch_fu_52_ap_start_reg,
      O => icmp_ln295_fu_240_p2
    );
\B_V_data_1_state[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => grp_Thresholding_Batch_fu_52_ap_start_reg,
      I1 => \ap_CS_iter1_fsm[1]_i_2_n_3\,
      I2 => in0_V_TVALID_int_regslice,
      I3 => icmp_ln295_fu_240_p2,
      O => ap_condition_445
    );
\B_V_data_1_state[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(4),
      I5 => Q(6),
      O => \B_V_data_1_state[1]_i_5_n_3\
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD000"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_Thresholding_Batch_fu_52_ap_start_reg,
      I2 => \ap_CS_fsm[2]_i_2_n_3\,
      I3 => \ap_CS_fsm_reg[2]_1\(1),
      I4 => \ap_CS_fsm_reg[2]_1\(0),
      O => ap_done_cache_reg_0(0)
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"557FFFFF"
    )
        port map (
      I0 => \ap_CS_fsm_reg[2]_2\,
      I1 => out_V_TREADY_int_regslice,
      I2 => \ap_CS_fsm_reg[2]_1\(1),
      I3 => \ap_CS_fsm_reg[2]_3\,
      I4 => ap_loop_exit_ready_pp0_iter2_reg,
      O => \ap_CS_fsm[2]_i_2_n_3\
    );
\ap_CS_fsm[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_Thresholding_Batch_fu_52_ap_start_reg,
      I2 => \ap_CS_fsm[2]_i_2_n_3\,
      O => ap_done_cache_reg_1
    );
\ap_CS_iter1_fsm[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => icmp_ln295_fu_240_p2,
      I1 => in0_V_TVALID_int_regslice,
      I2 => grp_Thresholding_Batch_fu_52_ap_start_reg,
      I3 => \ap_CS_iter1_fsm[1]_i_2_n_3\,
      I4 => ap_CS_iter1_fsm_state2,
      O => ap_NS_iter1_fsm(0)
    );
\ap_CS_iter1_fsm[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDDD"
    )
        port map (
      I0 => \ap_CS_fsm_reg[2]_2\,
      I1 => \ap_CS_fsm_reg[2]_3\,
      I2 => \ap_CS_fsm_reg[2]_1\(1),
      I3 => out_V_TREADY_int_regslice,
      O => \ap_CS_iter1_fsm[1]_i_2_n_3\
    );
ap_done_cache_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => grp_Thresholding_Batch_fu_52_ap_start_reg,
      I1 => \ap_CS_fsm[2]_i_2_n_3\,
      I2 => ap_done_cache,
      O => ap_done_cache_i_1_n_3
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_i_1_n_3,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => icmp_ln295_fu_240_p2,
      I1 => ap_condition_445,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      O => ap_loop_exit_ready_pp0_iter1_reg_reg
    );
ap_loop_init_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5DFF"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_init_int,
      I2 => ap_condition_445,
      I3 => \ap_CS_fsm[2]_i_2_n_3\,
      O => ap_loop_init_int_i_1_n_3
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_int_i_1_n_3,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_Thresholding_Batch_fu_52_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => icmp_ln295_fu_240_p2,
      I1 => ap_condition_445,
      I2 => \ap_CS_fsm_reg[2]_1\(0),
      I3 => grp_Thresholding_Batch_fu_52_ap_start_reg,
      O => \ap_CS_fsm_reg[1]\
    );
\i_fu_106[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"008F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_Thresholding_Batch_fu_52_ap_start_reg,
      I2 => Q(0),
      I3 => icmp_ln295_fu_240_p2,
      O => D(0)
    );
\i_fu_106[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00151500"
    )
        port map (
      I0 => icmp_ln295_fu_240_p2,
      I1 => grp_Thresholding_Batch_fu_52_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(1),
      I4 => Q(0),
      O => D(1)
    );
\i_fu_106[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015151515000000"
    )
        port map (
      I0 => icmp_ln295_fu_240_p2,
      I1 => grp_Thresholding_Batch_fu_52_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => D(2)
    );
\i_fu_106[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0110101010101010"
    )
        port map (
      I0 => icmp_ln295_fu_240_p2,
      I1 => ap_loop_init,
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(2),
      O => D(3)
    );
\i_fu_106[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_Thresholding_Batch_fu_52_ap_start_reg,
      O => ap_loop_init
    );
\i_fu_106[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15000015"
    )
        port map (
      I0 => icmp_ln295_fu_240_p2,
      I1 => grp_Thresholding_Batch_fu_52_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \i_fu_106[5]_i_2_n_3\,
      I4 => Q(4),
      O => D(4)
    );
\i_fu_106[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000770700000070"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_Thresholding_Batch_fu_52_ap_start_reg,
      I2 => Q(4),
      I3 => \i_fu_106[5]_i_2_n_3\,
      I4 => icmp_ln295_fu_240_p2,
      I5 => Q(5),
      O => D(5)
    );
\i_fu_106[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F7F7FFFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => grp_Thresholding_Batch_fu_52_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => Q(3),
      O => \i_fu_106[5]_i_2_n_3\
    );
\i_fu_106[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80F0"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_Thresholding_Batch_fu_52_ap_start_reg,
      I2 => ap_condition_445,
      I3 => icmp_ln295_fu_240_p2,
      O => ap_loop_init_int_reg_0(0)
    );
\i_fu_106[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015151515000000"
    )
        port map (
      I0 => icmp_ln295_fu_240_p2,
      I1 => grp_Thresholding_Batch_fu_52_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \i_fu_106[6]_i_3_n_3\,
      I4 => Q(5),
      I5 => Q(6),
      O => D(6)
    );
\i_fu_106[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => ap_loop_init,
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => \i_fu_106[6]_i_3_n_3\
    );
\icmp_ln295_reg_494[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => icmp_ln295_fu_240_p2,
      I1 => ap_condition_445,
      I2 => icmp_ln295_reg_494,
      O => \icmp_ln295_reg_494_reg[0]\
    );
\nf_1_fu_102[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808080FF80808080"
    )
        port map (
      I0 => ap_condition_445,
      I1 => ap_loop_init_int,
      I2 => grp_Thresholding_Batch_fu_52_ap_start_reg,
      I3 => \nf_1_fu_102_reg[0]\,
      I4 => \nf_1_fu_102_reg[0]_0\,
      I5 => \nf_1_fu_102_reg[0]_1\,
      O => ap_loop_init_int_reg_1
    );
\r_V_reg_498[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_condition_445,
      I1 => icmp_ln295_fu_240_p2,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_Thresholding_Batch_0_regslice_both is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    ap_rst_n_inv : out STD_LOGIC;
    B_V_data_1_sel : out STD_LOGIC;
    in0_V_TVALID_int_regslice : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[7]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[15]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[23]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[31]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[39]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[47]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[55]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[63]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    B_V_data_1_state : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_Thresholding_Batch_0_regslice_both : entity is "Thresholding_Batch_0_regslice_both";
end top_StreamingDataflowPartition_1_0_Thresholding_Batch_0_regslice_both;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_Thresholding_Batch_0_regslice_both is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 63 downto 6 );
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 63 downto 6 );
  signal \^b_v_data_1_sel\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__0_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal \^in0_v_tvalid_int_regslice\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \r_V_1_reg_503[6]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \r_V_1_reg_503[7]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \r_V_2_reg_508[6]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \r_V_2_reg_508[7]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \r_V_3_reg_513[6]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \r_V_3_reg_513[7]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \r_V_4_reg_518[6]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \r_V_4_reg_518[7]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \r_V_5_reg_523[6]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \r_V_5_reg_523[7]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \r_V_6_reg_528[6]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \r_V_6_reg_528[7]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \r_V_7_reg_533[6]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \r_V_7_reg_533[7]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \r_V_reg_498[6]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \r_V_reg_498[7]_i_2\ : label is "soft_lutpair56";
begin
  B_V_data_1_sel <= \^b_v_data_1_sel\;
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  in0_V_TVALID_int_regslice <= \^in0_v_tvalid_int_regslice\;
\B_V_data_1_payload_A[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^in0_v_tvalid_int_regslice\,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(2),
      Q => B_V_data_1_payload_A(14),
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(3),
      Q => B_V_data_1_payload_A(15),
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(4),
      Q => B_V_data_1_payload_A(22),
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(5),
      Q => B_V_data_1_payload_A(23),
      R => '0'
    );
\B_V_data_1_payload_A_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(6),
      Q => B_V_data_1_payload_A(30),
      R => '0'
    );
\B_V_data_1_payload_A_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(7),
      Q => B_V_data_1_payload_A(31),
      R => '0'
    );
\B_V_data_1_payload_A_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(8),
      Q => B_V_data_1_payload_A(38),
      R => '0'
    );
\B_V_data_1_payload_A_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(9),
      Q => B_V_data_1_payload_A(39),
      R => '0'
    );
\B_V_data_1_payload_A_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(10),
      Q => B_V_data_1_payload_A(46),
      R => '0'
    );
\B_V_data_1_payload_A_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(11),
      Q => B_V_data_1_payload_A(47),
      R => '0'
    );
\B_V_data_1_payload_A_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(12),
      Q => B_V_data_1_payload_A(54),
      R => '0'
    );
\B_V_data_1_payload_A_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(13),
      Q => B_V_data_1_payload_A(55),
      R => '0'
    );
\B_V_data_1_payload_A_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(14),
      Q => B_V_data_1_payload_A(62),
      R => '0'
    );
\B_V_data_1_payload_A_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(15),
      Q => B_V_data_1_payload_A(63),
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(0),
      Q => B_V_data_1_payload_A(6),
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(1),
      Q => B_V_data_1_payload_A(7),
      R => '0'
    );
\B_V_data_1_payload_B[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^in0_v_tvalid_int_regslice\,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(2),
      Q => B_V_data_1_payload_B(14),
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(3),
      Q => B_V_data_1_payload_B(15),
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(4),
      Q => B_V_data_1_payload_B(22),
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(5),
      Q => B_V_data_1_payload_B(23),
      R => '0'
    );
\B_V_data_1_payload_B_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(6),
      Q => B_V_data_1_payload_B(30),
      R => '0'
    );
\B_V_data_1_payload_B_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(7),
      Q => B_V_data_1_payload_B(31),
      R => '0'
    );
\B_V_data_1_payload_B_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(8),
      Q => B_V_data_1_payload_B(38),
      R => '0'
    );
\B_V_data_1_payload_B_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(9),
      Q => B_V_data_1_payload_B(39),
      R => '0'
    );
\B_V_data_1_payload_B_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(10),
      Q => B_V_data_1_payload_B(46),
      R => '0'
    );
\B_V_data_1_payload_B_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(11),
      Q => B_V_data_1_payload_B(47),
      R => '0'
    );
\B_V_data_1_payload_B_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(12),
      Q => B_V_data_1_payload_B(54),
      R => '0'
    );
\B_V_data_1_payload_B_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(13),
      Q => B_V_data_1_payload_B(55),
      R => '0'
    );
\B_V_data_1_payload_B_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(14),
      Q => B_V_data_1_payload_B(62),
      R => '0'
    );
\B_V_data_1_payload_B_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(15),
      Q => B_V_data_1_payload_B(63),
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(0),
      Q => B_V_data_1_payload_B(6),
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(1),
      Q => B_V_data_1_payload_B(7),
      R => '0'
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_reg_0,
      Q => \^b_v_data_1_sel\,
      R => \^ap_rst_n_inv\
    );
\B_V_data_1_sel_wr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => in0_V_TVALID,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__0_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__0_n_3\,
      Q => B_V_data_1_sel_wr,
      R => \^ap_rst_n_inv\
    );
\B_V_data_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2A2AA22"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \B_V_data_1_state_reg[0]_0\,
      I2 => in0_V_TVALID,
      I3 => \^in0_v_tvalid_int_regslice\,
      I4 => \^b_v_data_1_state_reg[1]_0\,
      O => \B_V_data_1_state[0]_i_1_n_3\
    );
\B_V_data_1_state[1]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_inv\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1_n_3\,
      Q => \^in0_v_tvalid_int_regslice\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(0),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => \^ap_rst_n_inv\
    );
\r_V_1_reg_503[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(14),
      I1 => B_V_data_1_payload_A(14),
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[15]_0\(0)
    );
\r_V_1_reg_503[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(15),
      I1 => B_V_data_1_payload_A(15),
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[15]_0\(1)
    );
\r_V_2_reg_508[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(22),
      I1 => B_V_data_1_payload_A(22),
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[23]_0\(0)
    );
\r_V_2_reg_508[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(23),
      I1 => B_V_data_1_payload_A(23),
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[23]_0\(1)
    );
\r_V_3_reg_513[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(30),
      I1 => B_V_data_1_payload_A(30),
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[31]_0\(0)
    );
\r_V_3_reg_513[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(31),
      I1 => B_V_data_1_payload_A(31),
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[31]_0\(1)
    );
\r_V_4_reg_518[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(38),
      I1 => B_V_data_1_payload_A(38),
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[39]_0\(0)
    );
\r_V_4_reg_518[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(39),
      I1 => B_V_data_1_payload_A(39),
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[39]_0\(1)
    );
\r_V_5_reg_523[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(46),
      I1 => B_V_data_1_payload_A(46),
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[47]_0\(0)
    );
\r_V_5_reg_523[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(47),
      I1 => B_V_data_1_payload_A(47),
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[47]_0\(1)
    );
\r_V_6_reg_528[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(54),
      I1 => B_V_data_1_payload_A(54),
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[55]_0\(0)
    );
\r_V_6_reg_528[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(55),
      I1 => B_V_data_1_payload_A(55),
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[55]_0\(1)
    );
\r_V_7_reg_533[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(62),
      I1 => B_V_data_1_payload_A(62),
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[63]_0\(0)
    );
\r_V_7_reg_533[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(63),
      I1 => B_V_data_1_payload_A(63),
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[63]_0\(1)
    );
\r_V_reg_498[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(6),
      I1 => B_V_data_1_payload_A(6),
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[7]_0\(0)
    );
\r_V_reg_498[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(7),
      I1 => B_V_data_1_payload_A(7),
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[7]_0\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_StreamingDataflowPartition_1_0_Thresholding_Batch_0_regslice_both__parameterized0\ is
  port (
    out_V_TREADY_int_regslice : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    B_V_data_1_sel_wr : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    out_V_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_wr_reg_0 : in STD_LOGIC;
    ap_CS_iter2_fsm_state3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_V_data_1_state_reg[1]_0\ : in STD_LOGIC;
    out_V_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \B_V_data_1_state_reg[0]_1\ : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_StreamingDataflowPartition_1_0_Thresholding_Batch_0_regslice_both__parameterized0\ : entity is "Thresholding_Batch_0_regslice_both";
end \top_StreamingDataflowPartition_1_0_Thresholding_Batch_0_regslice_both__parameterized0\;

architecture STRUCTURE of \top_StreamingDataflowPartition_1_0_Thresholding_Batch_0_regslice_both__parameterized0\ is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__0_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_rd_reg_n_3 : STD_LOGIC;
  signal \^b_v_data_1_sel_wr\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2_n_3\ : STD_LOGIC;
  signal \^out_v_tready_int_regslice\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_2\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \out_V_TDATA[0]_INST_0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \out_V_TDATA[1]_INST_0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \out_V_TDATA[2]_INST_0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \out_V_TDATA[3]_INST_0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \out_V_TDATA[4]_INST_0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \out_V_TDATA[5]_INST_0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \out_V_TDATA[6]_INST_0\ : label is "soft_lutpair68";
begin
  B_V_data_1_sel_wr <= \^b_v_data_1_sel_wr\;
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  out_V_TREADY_int_regslice <= \^out_v_tready_int_regslice\;
\B_V_data_1_payload_A[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => \^out_v_tready_int_regslice\,
      I2 => \^b_v_data_1_sel_wr\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[7]_0\(0),
      Q => \B_V_data_1_payload_A_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[7]_0\(1),
      Q => \B_V_data_1_payload_A_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[7]_0\(2),
      Q => \B_V_data_1_payload_A_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[7]_0\(3),
      Q => \B_V_data_1_payload_A_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[7]_0\(4),
      Q => \B_V_data_1_payload_A_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[7]_0\(5),
      Q => \B_V_data_1_payload_A_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[7]_0\(6),
      Q => \B_V_data_1_payload_A_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[7]_0\(7),
      Q => \B_V_data_1_payload_A_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => \^out_v_tready_int_regslice\,
      I2 => \^b_v_data_1_sel_wr\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[7]_0\(0),
      Q => \B_V_data_1_payload_B_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[7]_0\(1),
      Q => \B_V_data_1_payload_B_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[7]_0\(2),
      Q => \B_V_data_1_payload_B_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[7]_0\(3),
      Q => \B_V_data_1_payload_B_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[7]_0\(4),
      Q => \B_V_data_1_payload_B_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[7]_0\(5),
      Q => \B_V_data_1_payload_B_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[7]_0\(6),
      Q => \B_V_data_1_payload_B_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[7]_0\(7),
      Q => \B_V_data_1_payload_B_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_sel_rd_i_1__0_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__0_n_3\,
      Q => B_V_data_1_sel_rd_reg_n_3,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_reg_0,
      Q => \^b_v_data_1_sel_wr\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A00AA88"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^out_v_tready_int_regslice\,
      I2 => out_V_TREADY,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => \B_V_data_1_state_reg[0]_1\,
      O => \B_V_data_1_state[0]_i_1__0_n_3\
    );
\B_V_data_1_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAA2AFFFF"
    )
        port map (
      I0 => \^out_v_tready_int_regslice\,
      I1 => ap_CS_iter2_fsm_state3,
      I2 => Q(2),
      I3 => \B_V_data_1_state_reg[1]_0\,
      I4 => \^b_v_data_1_state_reg[0]_0\,
      I5 => out_V_TREADY,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__0_n_3\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^out_v_tready_int_regslice\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => Q(3),
      I1 => \^out_v_tready_int_regslice\,
      I2 => out_V_TREADY,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      O => D(0)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \ap_CS_fsm[3]_i_2_n_3\,
      I3 => Q(2),
      I4 => \ap_CS_fsm_reg[3]\,
      O => D(1)
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AFF"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => out_V_TREADY,
      I2 => \^out_v_tready_int_regslice\,
      I3 => Q(3),
      O => \ap_CS_fsm[3]_i_2_n_3\
    );
\out_V_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[0]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(0)
    );
\out_V_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[1]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(1)
    );
\out_V_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[2]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(2)
    );
\out_V_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[3]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[3]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(3)
    );
\out_V_TDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[4]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[4]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(4)
    );
\out_V_TDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[5]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[5]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(5)
    );
\out_V_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[6]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[6]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(6)
    );
\out_V_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[7]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[7]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_axis_dwidth_converter_v1_1_26_axisc_downsizer is
  port (
    \state_reg[1]_0\ : out STD_LOGIC;
    \state_reg[0]_0\ : out STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axis_tready : in STD_LOGIC;
    areset_r : in STD_LOGIC;
    aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_axis_dwidth_converter_v1_1_26_axisc_downsizer : entity is "axis_dwidth_converter_v1_1_26_axisc_downsizer";
end top_StreamingDataflowPartition_1_0_axis_dwidth_converter_v1_1_26_axisc_downsizer;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_axis_dwidth_converter_v1_1_26_axisc_downsizer is
  signal p_0_in1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \r0_data_reg_n_3_[16]\ : STD_LOGIC;
  signal \r0_data_reg_n_3_[17]\ : STD_LOGIC;
  signal \r0_data_reg_n_3_[18]\ : STD_LOGIC;
  signal \r0_data_reg_n_3_[19]\ : STD_LOGIC;
  signal \r0_data_reg_n_3_[20]\ : STD_LOGIC;
  signal \r0_data_reg_n_3_[21]\ : STD_LOGIC;
  signal \r0_data_reg_n_3_[22]\ : STD_LOGIC;
  signal \r0_data_reg_n_3_[23]\ : STD_LOGIC;
  signal \r0_data_reg_n_3_[24]\ : STD_LOGIC;
  signal \r0_data_reg_n_3_[25]\ : STD_LOGIC;
  signal \r0_data_reg_n_3_[26]\ : STD_LOGIC;
  signal \r0_data_reg_n_3_[27]\ : STD_LOGIC;
  signal \r0_data_reg_n_3_[28]\ : STD_LOGIC;
  signal \r0_data_reg_n_3_[29]\ : STD_LOGIC;
  signal \r0_data_reg_n_3_[30]\ : STD_LOGIC;
  signal \r0_data_reg_n_3_[31]\ : STD_LOGIC;
  signal r0_load : STD_LOGIC;
  signal \r0_out_sel_r[0]_i_1_n_3\ : STD_LOGIC;
  signal \r0_out_sel_r_reg_n_3_[0]\ : STD_LOGIC;
  signal \r1_data[15]_i_1_n_3\ : STD_LOGIC;
  signal \state[0]_i_1_n_3\ : STD_LOGIC;
  signal \state[1]_i_1_n_3\ : STD_LOGIC;
  signal \state[2]_i_1_n_3\ : STD_LOGIC;
  signal \^state_reg[0]_0\ : STD_LOGIC;
  signal \^state_reg[1]_0\ : STD_LOGIC;
  signal \state_reg_n_3_[2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_axis_tdata[0]_INST_0\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \m_axis_tdata[10]_INST_0\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \m_axis_tdata[11]_INST_0\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \m_axis_tdata[12]_INST_0\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \m_axis_tdata[13]_INST_0\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \m_axis_tdata[14]_INST_0\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \m_axis_tdata[15]_INST_0\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \m_axis_tdata[1]_INST_0\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \m_axis_tdata[2]_INST_0\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \m_axis_tdata[3]_INST_0\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \m_axis_tdata[4]_INST_0\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \m_axis_tdata[5]_INST_0\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \m_axis_tdata[6]_INST_0\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \m_axis_tdata[7]_INST_0\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \m_axis_tdata[8]_INST_0\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \m_axis_tdata[9]_INST_0\ : label is "soft_lutpair461";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \state_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \state_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \state_reg[2]\ : label is "none";
begin
  \state_reg[0]_0\ <= \^state_reg[0]_0\;
  \state_reg[1]_0\ <= \^state_reg[1]_0\;
\m_axis_tdata[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in1_in(16),
      I1 => \r0_out_sel_r_reg_n_3_[0]\,
      I2 => p_0_in1_in(0),
      O => m_axis_tdata(0)
    );
\m_axis_tdata[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in1_in(26),
      I1 => \r0_out_sel_r_reg_n_3_[0]\,
      I2 => p_0_in1_in(10),
      O => m_axis_tdata(10)
    );
\m_axis_tdata[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in1_in(27),
      I1 => \r0_out_sel_r_reg_n_3_[0]\,
      I2 => p_0_in1_in(11),
      O => m_axis_tdata(11)
    );
\m_axis_tdata[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in1_in(28),
      I1 => \r0_out_sel_r_reg_n_3_[0]\,
      I2 => p_0_in1_in(12),
      O => m_axis_tdata(12)
    );
\m_axis_tdata[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in1_in(29),
      I1 => \r0_out_sel_r_reg_n_3_[0]\,
      I2 => p_0_in1_in(13),
      O => m_axis_tdata(13)
    );
\m_axis_tdata[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in1_in(30),
      I1 => \r0_out_sel_r_reg_n_3_[0]\,
      I2 => p_0_in1_in(14),
      O => m_axis_tdata(14)
    );
\m_axis_tdata[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in1_in(31),
      I1 => \r0_out_sel_r_reg_n_3_[0]\,
      I2 => p_0_in1_in(15),
      O => m_axis_tdata(15)
    );
\m_axis_tdata[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in1_in(17),
      I1 => \r0_out_sel_r_reg_n_3_[0]\,
      I2 => p_0_in1_in(1),
      O => m_axis_tdata(1)
    );
\m_axis_tdata[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in1_in(18),
      I1 => \r0_out_sel_r_reg_n_3_[0]\,
      I2 => p_0_in1_in(2),
      O => m_axis_tdata(2)
    );
\m_axis_tdata[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in1_in(19),
      I1 => \r0_out_sel_r_reg_n_3_[0]\,
      I2 => p_0_in1_in(3),
      O => m_axis_tdata(3)
    );
\m_axis_tdata[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in1_in(20),
      I1 => \r0_out_sel_r_reg_n_3_[0]\,
      I2 => p_0_in1_in(4),
      O => m_axis_tdata(4)
    );
\m_axis_tdata[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in1_in(21),
      I1 => \r0_out_sel_r_reg_n_3_[0]\,
      I2 => p_0_in1_in(5),
      O => m_axis_tdata(5)
    );
\m_axis_tdata[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in1_in(22),
      I1 => \r0_out_sel_r_reg_n_3_[0]\,
      I2 => p_0_in1_in(6),
      O => m_axis_tdata(6)
    );
\m_axis_tdata[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in1_in(23),
      I1 => \r0_out_sel_r_reg_n_3_[0]\,
      I2 => p_0_in1_in(7),
      O => m_axis_tdata(7)
    );
\m_axis_tdata[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in1_in(24),
      I1 => \r0_out_sel_r_reg_n_3_[0]\,
      I2 => p_0_in1_in(8),
      O => m_axis_tdata(8)
    );
\m_axis_tdata[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in1_in(25),
      I1 => \r0_out_sel_r_reg_n_3_[0]\,
      I2 => p_0_in1_in(9),
      O => m_axis_tdata(9)
    );
\r0_data[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \state_reg_n_3_[2]\,
      I1 => \^state_reg[0]_0\,
      O => r0_load
    );
\r0_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => r0_load,
      D => s_axis_tdata(0),
      Q => p_0_in1_in(0),
      R => '0'
    );
\r0_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => r0_load,
      D => s_axis_tdata(10),
      Q => p_0_in1_in(10),
      R => '0'
    );
\r0_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => r0_load,
      D => s_axis_tdata(11),
      Q => p_0_in1_in(11),
      R => '0'
    );
\r0_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => r0_load,
      D => s_axis_tdata(12),
      Q => p_0_in1_in(12),
      R => '0'
    );
\r0_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => r0_load,
      D => s_axis_tdata(13),
      Q => p_0_in1_in(13),
      R => '0'
    );
\r0_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => r0_load,
      D => s_axis_tdata(14),
      Q => p_0_in1_in(14),
      R => '0'
    );
\r0_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => r0_load,
      D => s_axis_tdata(15),
      Q => p_0_in1_in(15),
      R => '0'
    );
\r0_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => r0_load,
      D => s_axis_tdata(16),
      Q => \r0_data_reg_n_3_[16]\,
      R => '0'
    );
\r0_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => r0_load,
      D => s_axis_tdata(17),
      Q => \r0_data_reg_n_3_[17]\,
      R => '0'
    );
\r0_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => r0_load,
      D => s_axis_tdata(18),
      Q => \r0_data_reg_n_3_[18]\,
      R => '0'
    );
\r0_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => r0_load,
      D => s_axis_tdata(19),
      Q => \r0_data_reg_n_3_[19]\,
      R => '0'
    );
\r0_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => r0_load,
      D => s_axis_tdata(1),
      Q => p_0_in1_in(1),
      R => '0'
    );
\r0_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => r0_load,
      D => s_axis_tdata(20),
      Q => \r0_data_reg_n_3_[20]\,
      R => '0'
    );
\r0_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => r0_load,
      D => s_axis_tdata(21),
      Q => \r0_data_reg_n_3_[21]\,
      R => '0'
    );
\r0_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => r0_load,
      D => s_axis_tdata(22),
      Q => \r0_data_reg_n_3_[22]\,
      R => '0'
    );
\r0_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => r0_load,
      D => s_axis_tdata(23),
      Q => \r0_data_reg_n_3_[23]\,
      R => '0'
    );
\r0_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => r0_load,
      D => s_axis_tdata(24),
      Q => \r0_data_reg_n_3_[24]\,
      R => '0'
    );
\r0_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => r0_load,
      D => s_axis_tdata(25),
      Q => \r0_data_reg_n_3_[25]\,
      R => '0'
    );
\r0_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => r0_load,
      D => s_axis_tdata(26),
      Q => \r0_data_reg_n_3_[26]\,
      R => '0'
    );
\r0_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => r0_load,
      D => s_axis_tdata(27),
      Q => \r0_data_reg_n_3_[27]\,
      R => '0'
    );
\r0_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => r0_load,
      D => s_axis_tdata(28),
      Q => \r0_data_reg_n_3_[28]\,
      R => '0'
    );
\r0_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => r0_load,
      D => s_axis_tdata(29),
      Q => \r0_data_reg_n_3_[29]\,
      R => '0'
    );
\r0_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => r0_load,
      D => s_axis_tdata(2),
      Q => p_0_in1_in(2),
      R => '0'
    );
\r0_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => r0_load,
      D => s_axis_tdata(30),
      Q => \r0_data_reg_n_3_[30]\,
      R => '0'
    );
\r0_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => r0_load,
      D => s_axis_tdata(31),
      Q => \r0_data_reg_n_3_[31]\,
      R => '0'
    );
\r0_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => r0_load,
      D => s_axis_tdata(3),
      Q => p_0_in1_in(3),
      R => '0'
    );
\r0_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => r0_load,
      D => s_axis_tdata(4),
      Q => p_0_in1_in(4),
      R => '0'
    );
\r0_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => r0_load,
      D => s_axis_tdata(5),
      Q => p_0_in1_in(5),
      R => '0'
    );
\r0_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => r0_load,
      D => s_axis_tdata(6),
      Q => p_0_in1_in(6),
      R => '0'
    );
\r0_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => r0_load,
      D => s_axis_tdata(7),
      Q => p_0_in1_in(7),
      R => '0'
    );
\r0_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => r0_load,
      D => s_axis_tdata(8),
      Q => p_0_in1_in(8),
      R => '0'
    );
\r0_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => r0_load,
      D => s_axis_tdata(9),
      Q => p_0_in1_in(9),
      R => '0'
    );
\r0_out_sel_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000066606666"
    )
        port map (
      I0 => \r0_out_sel_r_reg_n_3_[0]\,
      I1 => m_axis_tready,
      I2 => \^state_reg[1]_0\,
      I3 => \state_reg_n_3_[2]\,
      I4 => \^state_reg[0]_0\,
      I5 => areset_r,
      O => \r0_out_sel_r[0]_i_1_n_3\
    );
\r0_out_sel_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \r0_out_sel_r[0]_i_1_n_3\,
      Q => \r0_out_sel_r_reg_n_3_[0]\,
      R => '0'
    );
\r1_data[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \state_reg_n_3_[2]\,
      I1 => \^state_reg[1]_0\,
      I2 => \^state_reg[0]_0\,
      O => \r1_data[15]_i_1_n_3\
    );
\r1_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \r1_data[15]_i_1_n_3\,
      D => \r0_data_reg_n_3_[16]\,
      Q => p_0_in1_in(16),
      R => '0'
    );
\r1_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \r1_data[15]_i_1_n_3\,
      D => \r0_data_reg_n_3_[26]\,
      Q => p_0_in1_in(26),
      R => '0'
    );
\r1_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \r1_data[15]_i_1_n_3\,
      D => \r0_data_reg_n_3_[27]\,
      Q => p_0_in1_in(27),
      R => '0'
    );
\r1_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \r1_data[15]_i_1_n_3\,
      D => \r0_data_reg_n_3_[28]\,
      Q => p_0_in1_in(28),
      R => '0'
    );
\r1_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \r1_data[15]_i_1_n_3\,
      D => \r0_data_reg_n_3_[29]\,
      Q => p_0_in1_in(29),
      R => '0'
    );
\r1_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \r1_data[15]_i_1_n_3\,
      D => \r0_data_reg_n_3_[30]\,
      Q => p_0_in1_in(30),
      R => '0'
    );
\r1_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \r1_data[15]_i_1_n_3\,
      D => \r0_data_reg_n_3_[31]\,
      Q => p_0_in1_in(31),
      R => '0'
    );
\r1_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \r1_data[15]_i_1_n_3\,
      D => \r0_data_reg_n_3_[17]\,
      Q => p_0_in1_in(17),
      R => '0'
    );
\r1_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \r1_data[15]_i_1_n_3\,
      D => \r0_data_reg_n_3_[18]\,
      Q => p_0_in1_in(18),
      R => '0'
    );
\r1_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \r1_data[15]_i_1_n_3\,
      D => \r0_data_reg_n_3_[19]\,
      Q => p_0_in1_in(19),
      R => '0'
    );
\r1_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \r1_data[15]_i_1_n_3\,
      D => \r0_data_reg_n_3_[20]\,
      Q => p_0_in1_in(20),
      R => '0'
    );
\r1_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \r1_data[15]_i_1_n_3\,
      D => \r0_data_reg_n_3_[21]\,
      Q => p_0_in1_in(21),
      R => '0'
    );
\r1_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \r1_data[15]_i_1_n_3\,
      D => \r0_data_reg_n_3_[22]\,
      Q => p_0_in1_in(22),
      R => '0'
    );
\r1_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \r1_data[15]_i_1_n_3\,
      D => \r0_data_reg_n_3_[23]\,
      Q => p_0_in1_in(23),
      R => '0'
    );
\r1_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \r1_data[15]_i_1_n_3\,
      D => \r0_data_reg_n_3_[24]\,
      Q => p_0_in1_in(24),
      R => '0'
    );
\r1_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \r1_data[15]_i_1_n_3\,
      D => \r0_data_reg_n_3_[25]\,
      Q => p_0_in1_in(25),
      R => '0'
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000009D8DBFAF"
    )
        port map (
      I0 => \^state_reg[0]_0\,
      I1 => \state_reg_n_3_[2]\,
      I2 => \^state_reg[1]_0\,
      I3 => m_axis_tready,
      I4 => s_axis_tvalid,
      I5 => areset_r,
      O => \state[0]_i_1_n_3\
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000072725070"
    )
        port map (
      I0 => \^state_reg[0]_0\,
      I1 => \state_reg_n_3_[2]\,
      I2 => \^state_reg[1]_0\,
      I3 => m_axis_tready,
      I4 => s_axis_tvalid,
      I5 => areset_r,
      O => \state[1]_i_1_n_3\
    );
\state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000014001000"
    )
        port map (
      I0 => m_axis_tready,
      I1 => \^state_reg[0]_0\,
      I2 => \state_reg_n_3_[2]\,
      I3 => \^state_reg[1]_0\,
      I4 => s_axis_tvalid,
      I5 => areset_r,
      O => \state[2]_i_1_n_3\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \state[0]_i_1_n_3\,
      Q => \^state_reg[0]_0\,
      R => '0'
    );
\state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \state[1]_i_1_n_3\,
      Q => \^state_reg[1]_0\,
      R => '0'
    );
\state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \state[2]_i_1_n_3\,
      Q => \state_reg_n_3_[2]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_axis_dwidth_converter_v1_1_26_axisc_upsizer is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_0\ : out STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    areset_r : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_axis_dwidth_converter_v1_1_26_axisc_upsizer : entity is "axis_dwidth_converter_v1_1_26_axisc_upsizer";
end top_StreamingDataflowPartition_1_0_axis_dwidth_converter_v1_1_26_axisc_upsizer;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_axis_dwidth_converter_v1_1_26_axisc_upsizer is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal acc_data0 : STD_LOGIC;
  signal p_0_in5_in : STD_LOGIC;
  signal r0_data : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \r0_reg_sel[0]_i_1_n_3\ : STD_LOGIC;
  signal \r0_reg_sel[1]_i_1_n_3\ : STD_LOGIC;
  signal \r0_reg_sel[1]_i_2_n_3\ : STD_LOGIC;
  signal \r0_reg_sel_reg_n_3_[0]\ : STD_LOGIC;
  signal \r0_reg_sel_reg_n_3_[1]\ : STD_LOGIC;
  signal \state[0]_i_1_n_3\ : STD_LOGIC;
  signal \state[1]_i_1_n_3\ : STD_LOGIC;
  signal \state[1]_i_2_n_3\ : STD_LOGIC;
  signal \state[1]_i_3_n_3\ : STD_LOGIC;
  signal \state[2]_i_1_n_3\ : STD_LOGIC;
  signal \state[2]_i_2_n_3\ : STD_LOGIC;
  signal \^state_reg[1]_0\ : STD_LOGIC;
  signal \state_reg_n_3_[2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \r0_reg_sel[1]_i_2\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \state[1]_i_2\ : label is "soft_lutpair456";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \state_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \state_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \state_reg[2]\ : label is "none";
begin
  E(0) <= \^e\(0);
  \state_reg[1]_0\ <= \^state_reg[1]_0\;
\acc_data[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^e\(0),
      I1 => \^state_reg[1]_0\,
      O => acc_data0
    );
\acc_data[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^state_reg[1]_0\,
      I1 => \^e\(0),
      I2 => \state_reg_n_3_[2]\,
      I3 => \r0_reg_sel_reg_n_3_[0]\,
      O => p_0_in5_in
    );
\acc_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => p_0_in5_in,
      D => r0_data(0),
      Q => m_axis_tdata(0),
      R => '0'
    );
\acc_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => acc_data0,
      D => s_axis_tdata(2),
      Q => m_axis_tdata(10),
      R => '0'
    );
\acc_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => acc_data0,
      D => s_axis_tdata(3),
      Q => m_axis_tdata(11),
      R => '0'
    );
\acc_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => acc_data0,
      D => s_axis_tdata(4),
      Q => m_axis_tdata(12),
      R => '0'
    );
\acc_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => acc_data0,
      D => s_axis_tdata(5),
      Q => m_axis_tdata(13),
      R => '0'
    );
\acc_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => acc_data0,
      D => s_axis_tdata(6),
      Q => m_axis_tdata(14),
      R => '0'
    );
\acc_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => acc_data0,
      D => s_axis_tdata(7),
      Q => m_axis_tdata(15),
      R => '0'
    );
\acc_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => p_0_in5_in,
      D => r0_data(1),
      Q => m_axis_tdata(1),
      R => '0'
    );
\acc_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => p_0_in5_in,
      D => r0_data(2),
      Q => m_axis_tdata(2),
      R => '0'
    );
\acc_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => p_0_in5_in,
      D => r0_data(3),
      Q => m_axis_tdata(3),
      R => '0'
    );
\acc_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => p_0_in5_in,
      D => r0_data(4),
      Q => m_axis_tdata(4),
      R => '0'
    );
\acc_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => p_0_in5_in,
      D => r0_data(5),
      Q => m_axis_tdata(5),
      R => '0'
    );
\acc_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => p_0_in5_in,
      D => r0_data(6),
      Q => m_axis_tdata(6),
      R => '0'
    );
\acc_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => p_0_in5_in,
      D => r0_data(7),
      Q => m_axis_tdata(7),
      R => '0'
    );
\acc_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => acc_data0,
      D => s_axis_tdata(0),
      Q => m_axis_tdata(8),
      R => '0'
    );
\acc_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => acc_data0,
      D => s_axis_tdata(1),
      Q => m_axis_tdata(9),
      R => '0'
    );
\r0_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => s_axis_tdata(0),
      Q => r0_data(0),
      R => '0'
    );
\r0_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => s_axis_tdata(1),
      Q => r0_data(1),
      R => '0'
    );
\r0_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => s_axis_tdata(2),
      Q => r0_data(2),
      R => '0'
    );
\r0_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => s_axis_tdata(3),
      Q => r0_data(3),
      R => '0'
    );
\r0_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => s_axis_tdata(4),
      Q => r0_data(4),
      R => '0'
    );
\r0_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => s_axis_tdata(5),
      Q => r0_data(5),
      R => '0'
    );
\r0_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => s_axis_tdata(6),
      Q => r0_data(6),
      R => '0'
    );
\r0_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => s_axis_tdata(7),
      Q => r0_data(7),
      R => '0'
    );
\r0_reg_sel[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFAAFF2AFF2A"
    )
        port map (
      I0 => \r0_reg_sel_reg_n_3_[0]\,
      I1 => \state_reg_n_3_[2]\,
      I2 => \^e\(0),
      I3 => areset_r,
      I4 => m_axis_tready,
      I5 => \^state_reg[1]_0\,
      O => \r0_reg_sel[0]_i_1_n_3\
    );
\r0_reg_sel[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAEAAA2A"
    )
        port map (
      I0 => \r0_reg_sel_reg_n_3_[1]\,
      I1 => \state_reg_n_3_[2]\,
      I2 => \^e\(0),
      I3 => \^state_reg[1]_0\,
      I4 => \r0_reg_sel_reg_n_3_[0]\,
      I5 => \r0_reg_sel[1]_i_2_n_3\,
      O => \r0_reg_sel[1]_i_1_n_3\
    );
\r0_reg_sel[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^state_reg[1]_0\,
      I1 => m_axis_tready,
      I2 => areset_r,
      O => \r0_reg_sel[1]_i_2_n_3\
    );
\r0_reg_sel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \r0_reg_sel[0]_i_1_n_3\,
      Q => \r0_reg_sel_reg_n_3_[0]\,
      R => '0'
    );
\r0_reg_sel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \r0_reg_sel[1]_i_1_n_3\,
      Q => \r0_reg_sel_reg_n_3_[1]\,
      R => '0'
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBFBFFFB"
    )
        port map (
      I0 => m_axis_tready,
      I1 => \^state_reg[1]_0\,
      I2 => \state_reg_n_3_[2]\,
      I3 => \^e\(0),
      I4 => s_axis_tvalid,
      I5 => areset_r,
      O => \state[0]_i_1_n_3\
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F1111111"
    )
        port map (
      I0 => \state[1]_i_2_n_3\,
      I1 => m_axis_tready,
      I2 => s_axis_tvalid,
      I3 => acc_data0,
      I4 => \state[1]_i_3_n_3\,
      I5 => areset_r,
      O => \state[1]_i_1_n_3\
    );
\state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \state_reg_n_3_[2]\,
      I1 => \^state_reg[1]_0\,
      O => \state[1]_i_2_n_3\
    );
\state[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \r0_reg_sel_reg_n_3_[1]\,
      I1 => \state_reg_n_3_[2]\,
      I2 => \r0_reg_sel_reg_n_3_[0]\,
      O => \state[1]_i_3_n_3\
    );
\state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAEAEE"
    )
        port map (
      I0 => \state[2]_i_2_n_3\,
      I1 => m_axis_tready,
      I2 => s_axis_tvalid,
      I3 => \^e\(0),
      I4 => \state[1]_i_2_n_3\,
      I5 => areset_r,
      O => \state[2]_i_1_n_3\
    );
\state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080808"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \^e\(0),
      I2 => \^state_reg[1]_0\,
      I3 => \r0_reg_sel_reg_n_3_[0]\,
      I4 => \state_reg_n_3_[2]\,
      I5 => \r0_reg_sel_reg_n_3_[1]\,
      O => \state[2]_i_2_n_3\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \state[0]_i_1_n_3\,
      Q => \^e\(0),
      R => '0'
    );
\state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \state[1]_i_1_n_3\,
      Q => \^state_reg[1]_0\,
      R => '0'
    );
\state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \state[2]_i_1_n_3\,
      Q => \state_reg_n_3_[2]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_ramb18_sdp is
  port (
    strm0_incr_en : out STD_LOGIC;
    m_axis_0_tdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axis_0_tready : in STD_LOGIC;
    mem_reg_7_0 : in STD_LOGIC;
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_ramb18_sdp : entity is "ramb18_sdp";
end top_StreamingDataflowPartition_1_0_ramb18_sdp;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_ramb18_sdp is
  signal \^strm0_incr_en\ : STD_LOGIC;
  signal NLW_mem_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_mem_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_mem_reg_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_mem_reg_3_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_mem_reg_4_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_4_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_4_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_4_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_4_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_4_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_mem_reg_5_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_5_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_5_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_5_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_5_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_5_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_mem_reg_6_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_6_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_6_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_6_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_6_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_6_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_mem_reg_7_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_mem_reg_7_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_7_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_7_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg_0 : label is "p8_d64";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg_0 : label is "p8_d64";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0 : label is 50176;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0 : label is "inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0 : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0 : label is 71;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg_1 : label is "p8_d64";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg_1 : label is "p8_d64";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_1 : label is "";
  attribute RTL_RAM_BITS of mem_reg_1 : label is 50176;
  attribute RTL_RAM_NAME of mem_reg_1 : label is "inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_1";
  attribute RTL_RAM_TYPE of mem_reg_1 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_1 : label is 0;
  attribute ram_addr_end of mem_reg_1 : label is 511;
  attribute ram_offset of mem_reg_1 : label is 0;
  attribute ram_slice_begin of mem_reg_1 : label is 72;
  attribute ram_slice_end of mem_reg_1 : label is 143;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg_2 : label is "p8_d64";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg_2 : label is "p8_d64";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_2 : label is 50176;
  attribute RTL_RAM_NAME of mem_reg_2 : label is "inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_2";
  attribute RTL_RAM_TYPE of mem_reg_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_2 : label is 0;
  attribute ram_addr_end of mem_reg_2 : label is 511;
  attribute ram_offset of mem_reg_2 : label is 0;
  attribute ram_slice_begin of mem_reg_2 : label is 144;
  attribute ram_slice_end of mem_reg_2 : label is 215;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg_3 : label is "p8_d64";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg_3 : label is "p8_d64";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_3 : label is "";
  attribute RTL_RAM_BITS of mem_reg_3 : label is 50176;
  attribute RTL_RAM_NAME of mem_reg_3 : label is "inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_3";
  attribute RTL_RAM_TYPE of mem_reg_3 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_3 : label is 0;
  attribute ram_addr_end of mem_reg_3 : label is 511;
  attribute ram_offset of mem_reg_3 : label is 0;
  attribute ram_slice_begin of mem_reg_3 : label is 216;
  attribute ram_slice_end of mem_reg_3 : label is 287;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg_4 : label is "p8_d64";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg_4 : label is "p8_d64";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_4 : label is "";
  attribute RTL_RAM_BITS of mem_reg_4 : label is 50176;
  attribute RTL_RAM_NAME of mem_reg_4 : label is "inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_4";
  attribute RTL_RAM_TYPE of mem_reg_4 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_4 : label is 0;
  attribute ram_addr_end of mem_reg_4 : label is 511;
  attribute ram_offset of mem_reg_4 : label is 0;
  attribute ram_slice_begin of mem_reg_4 : label is 288;
  attribute ram_slice_end of mem_reg_4 : label is 359;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg_5 : label is "p8_d64";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg_5 : label is "p8_d64";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_5 : label is "";
  attribute RTL_RAM_BITS of mem_reg_5 : label is 50176;
  attribute RTL_RAM_NAME of mem_reg_5 : label is "inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_5";
  attribute RTL_RAM_TYPE of mem_reg_5 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_5 : label is 0;
  attribute ram_addr_end of mem_reg_5 : label is 511;
  attribute ram_offset of mem_reg_5 : label is 0;
  attribute ram_slice_begin of mem_reg_5 : label is 360;
  attribute ram_slice_end of mem_reg_5 : label is 431;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg_6 : label is "p8_d64";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg_6 : label is "p8_d64";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_6 : label is "";
  attribute RTL_RAM_BITS of mem_reg_6 : label is 50176;
  attribute RTL_RAM_NAME of mem_reg_6 : label is "inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_6";
  attribute RTL_RAM_TYPE of mem_reg_6 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_6 : label is 0;
  attribute ram_addr_end of mem_reg_6 : label is 511;
  attribute ram_offset of mem_reg_6 : label is 0;
  attribute ram_slice_begin of mem_reg_6 : label is 432;
  attribute ram_slice_end of mem_reg_6 : label is 503;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg_7 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg_7 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_7 : label is "";
  attribute RTL_RAM_BITS of mem_reg_7 : label is 50176;
  attribute RTL_RAM_NAME of mem_reg_7 : label is "inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_7";
  attribute RTL_RAM_TYPE of mem_reg_7 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_7 : label is 0;
  attribute ram_addr_end of mem_reg_7 : label is 511;
  attribute ram_offset of mem_reg_7 : label is 0;
  attribute ram_slice_begin of mem_reg_7 : label is 504;
  attribute ram_slice_end of mem_reg_7 : label is 511;
begin
  strm0_incr_en <= \^strm0_incr_en\;
mem_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"600005035F49FF21FE00E10C170FFC1CFE7162CB40CF0000580035001CCBC4D1",
      INITP_01 => X"F3F0AA1B24311FF783990969BD7A0FB820019D003006BFA81B9F2BE003080040",
      INITP_02 => X"50300464FC809D039C5B54280310BF64FF07F47F0EFED7827F04FCA581277E0F",
      INITP_03 => X"00000000000000000000000000000000000000000000000000000000000049C3",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4263FFA0852D0B9EEFBDFC406CD166156D612DDB6275FEA21B92BBA4A850A4E6",
      INIT_01 => X"FF977F11FF4E001FFFFFDE067DFF3E00F81BF39DF2D2203DFFDED8573FFF6E12",
      INIT_02 => X"1FFF057D1BFAF800C8C7EE1004A0B50FFFF41BAF0FFE800001FF78004A0F87FA",
      INIT_03 => X"F020680736294BE040DAE0FDFD0D7FDCC00DE02DC13F7D00D520877482407F87",
      INIT_04 => X"03CC01981138FFF6804103E0700300FFBC813F20E800FA3200027E070F6407FF",
      INIT_05 => X"9E010E21FE00FFFE3FFE2F011AFF9E07E00EF014C030FFFA5F86C03E87C0821F",
      INIT_06 => X"FF0F3206701FBF3F024730409CBE80B7F8F0007209F01FF1015F13301F571CF5",
      INIT_07 => X"15CF81BE15F007FF83A386102FFB7FE8C4B843E8AF001FED723C6083FE98F80A",
      INIT_08 => X"FFFA42021C9D0102EFFF7FF07C2F3FC0F993000FEB5B0073EF3FFE0095FEFC7F",
      INIT_09 => X"3FFFBE0F98070044F2870365B5BE0310FFFFE8C045136FC05AFF76F637C84E00",
      INIT_0A => X"698D55B85E7E2443FADE470746C30309E07F5C00B300E8903ED8F8F63CEF2072",
      INIT_0B => X"6BE17E3982024CC1A3BB93148FFF83F742521F2457CF86B7F1C5011CFFFDFFFE",
      INIT_0C => X"E7F7A96E80BDCDFCAA5FF25F006E0AB5F49D0884A07055E40A81DD9B95C5D47D",
      INIT_0D => X"1D3FEC06CC07409FFC2BFB02BB5CFEF8FFDFD8085DB2704E9E5371CEAD815E3F",
      INIT_0E => X"D3415B5D78C0C540EB7F774C032F3FFF2F4A3C5C98017C013FEA77F7FF96FFC1",
      INIT_0F => X"80010FFBE174C7FA983047E0403E823A01DB1FC8C6E4FC388F0C0C0601F907BF",
      INIT_10 => X"80E0FF831FC07F8106BCFCCF1400F0811C00F07FBC0FFC3F5783C8FEBC010437",
      INIT_11 => X"F5804EBF5B0F17FF7FC7E019F60701F2580FBFFCF1FEDFF0B09F0367006E1F2C",
      INIT_12 => X"3E2B807EE0E73F97F00F15F887FFEE01F6CC0C320090F99F01FFBF007FF0801E",
      INIT_13 => X"C0025FFC0000FC3E3198B72FC639BFFF004FFA10000597EB0F00E03FD43FFEF8",
      INIT_14 => X"C7FF9C43C2307F2CC788F89D07CC56ABFE00477E6000FB274E63F7FB3A6C05BF",
      INIT_15 => X"171B702CFFA0791FFFF320E45A5FDC5F917FDB709E1B83FBFE631EC580FFC0FD",
      INIT_16 => X"DEA5E3FCEFF92FF40048B0CA60C017C0F671FD0AEFD86FFC87EF780F0B0AFD5E",
      INIT_17 => X"781146009EFED831925FB50421223AFB4001043ED7FF5FFB06025741FD1773FF",
      INIT_18 => X"00000000000000000000000000000000D9C995197252F354FE34AC08001E0C97",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15 downto 13) => B"100",
      ADDRARDADDR(12 downto 6) => Q(6 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15 downto 0) => B"1000000000111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_mem_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_mem_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => NLW_mem_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => m_axis_0_tdata(31 downto 0),
      DOBDO(31 downto 0) => m_axis_0_tdata(63 downto 32),
      DOPADOP(3 downto 0) => m_axis_0_tdata(67 downto 64),
      DOPBDOP(3 downto 0) => m_axis_0_tdata(71 downto 68),
      ECCPARITY(7 downto 0) => NLW_mem_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \^strm0_incr_en\,
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_mem_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => \^strm0_incr_en\,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_0_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
mem_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"00213011427F1BFEF9FD3FC7FDFEE9F765FF5FFEFFF6302402900009FCE57E59",
      INITP_01 => X"BF5FFCFF027F94F8883938244781E7B5FB31F6DFC7FF57FDFF027CE600A10010",
      INITP_02 => X"879A506EF8FBE57FFFCB15BF6FFF0EF9019800A000001B006B1E7FFFFFF2FF7F",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000007A0D",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"38AB0E0148CAA403E809F657DE883A0846B19DE314A74556BC5038D82F928777",
      INIT_01 => X"D30897014FA4E500004FFC9FE81B0C40D1926504250FB417FC2E907C01C82644",
      INIT_02 => X"FF3BA00C020E37782D35BCA22DF630F4BFE304000C871F206125F2E7DE7718CC",
      INIT_03 => X"FFCBC4A401D8076BC520280000E7F800FFF809C03003BF5F9903CF0188FF083D",
      INIT_04 => X"30FFE7F06401DCFC3FFC7F003DFFE0004FFD7E1FC0390587FC030D0000FE0F00",
      INIT_05 => X"FEDFFFFBF800028FC781FB881FE9FC48E4FFFF3F83000BFF733F8F40F31FFC80",
      INIT_06 => X"F08BCC01F9DFC0C09C3F73F8100E4FF80FFEFF3F1FFC0163FCFE5F8503AC1EE2",
      INIT_07 => X"C0090D0382494F0320F0217CF0F0170F8EA0FE781FCCFC38C1001F9F0C006AFF",
      INIT_08 => X"01C0E1F80AF858C000837C609F00051D0C4020809801D800002F800B4C5EC000",
      INIT_09 => X"FCA7F8B20003FF77B400512E484660F9007E083F011FC11800780F9601BA00B3",
      INIT_0A => X"5F9EFF5F6F7D8318F7FFC2071397F700FF3BFF0F80C03FBB8BF8990834FD32FA",
      INIT_0B => X"17A781751511CB829EFFA42C81C76FFCF9410BA55D5E7E1EF4F8789AB84B3F00",
      INIT_0C => X"4E278DDE15FBE8CBCD843FE67839F7F27589A0D023D1A17E3768E7FBC2F25358",
      INIT_0D => X"031FFF60005FFFC71AFC1847F6FF64DC0FFFF6E8005D7FCC02AE8D4E473175AC",
      INIT_0E => X"63DB53CA001F76C6C0FDFC113B80006283CEFF21409BEF001DFFC5111985310F",
      INIT_0F => X"FDFFF181BAFFF10F90C0015FE0C07FC08B7FD42F9CF9EDFFF30023000120001F",
      INIT_10 => X"7F01C0FFE090FFFF7F1F805C7FFF7026FE0C3FFE0B0FFFF0FFA400AFFF5B8350",
      INIT_11 => X"5CCF010A0083C0BCF2C003F81131FFE0E7500CFFDF98073FE701640189FFAF00",
      INIT_12 => X"1800DEB8C460E9E0009FC004FCF00437400E100DA0083EB4027C019FA001BFBF",
      INIT_13 => X"03C7091F3AC0007F00D87CA41946F85B157816FC16000AFF00F7FE61BF3F8032",
      INIT_14 => X"BD373F064F4FFF42C2FFFBEFC5D8A6EDDFFF7A00F5FE0081B03BEFF5FCA9EFA7",
      INIT_15 => X"7FF93CE1E819A4F2FEBF7FC3ED1FE100E1D59709F047687FF0FFFD7FE3FFAE1E",
      INIT_16 => X"173FFA1F9637E210FFB000A1831C00AA013F95FAE569203DFF0807441E01D6A0",
      INIT_17 => X"7683FFE03D4BFC5284BF209F904855A9000FF900FCFFFF006F55005E01A88077",
      INIT_18 => X"00000000000000000000000000000000A94EFFDF670DF9473C63173A1C73CD17",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15 downto 13) => B"100",
      ADDRARDADDR(12 downto 6) => Q(6 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15 downto 0) => B"1000000000111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_mem_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_mem_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => NLW_mem_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => m_axis_0_tdata(103 downto 72),
      DOBDO(31 downto 0) => m_axis_0_tdata(135 downto 104),
      DOPADOP(3 downto 0) => m_axis_0_tdata(139 downto 136),
      DOPBDOP(3 downto 0) => m_axis_0_tdata(143 downto 140),
      ECCPARITY(7 downto 0) => NLW_mem_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \^strm0_incr_en\,
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_mem_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => \^strm0_incr_en\,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_1_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
mem_reg_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"7F07203D23847280000D16FCF3C0200B00231FE0FE4FF593E30B3C14C3F89504",
      INITP_01 => X"5B06D7EEF010A86876A6B5D3E4F25EB09800E702FE0B801F07FF7FDBFB02EF60",
      INITP_02 => X"F52CFECFB33EE7E1C40B73189EE0C01801810B7F5CFC40C007FD3F07FF3DFC80",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000006C59",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"ACC2EF2489666D1F18C3D08927FB97D3D6D626A9A70E4576276E890ECCD7D7BE",
      INIT_01 => X"D87B27F3DD53A112F9FFD3FC6BF9FDFFD02A77D587E0AB78BDF817EABDE1A6BC",
      INIT_02 => X"27E5000107ECA000D491E7D86A00047FC009007C796D800055FD38C0861FC4DE",
      INIT_03 => X"840774089F031400F6143F57E085006580FF0001733F80006E58AEF4712E0C13",
      INIT_04 => X"0048F9701377090C32090F1D81C101E01BC0A00149FE8900BEC983C11E180004",
      INIT_05 => X"0065F8FF1F011CFFB2E4E8FF1E11EDC1010F8FFBE083D1C4C7E003F1701EC05E",
      INIT_06 => X"3FE0EFFCA1DF9F9F7FF11F7FC054FF17F00EFF873DF8F9EFD5DFFCAF0C41ECFF",
      INIT_07 => X"FDCF03015F990743F8FFFE5827C10FFCEDFB207FF42326FC0FF9C57F7C1AEFEA",
      INIT_08 => X"F009E00DC3EEFC025FFF803EFF4B405FF5A30054FDFDC0DAFFFF09F0EDFC007E",
      INIT_09 => X"0000000077D1030069F20270793F272022810000D63D7E805BDF1002CFF13003",
      INIT_0A => X"8520A4B8C8F43C28060207DAFB8002CA9000500045F1A0200026723185291F92",
      INIT_0B => X"78BDEA2F93F02BBBFFFD0FFC3DDF500C435BB5717DA73BE4FFFABFFFF7FC0004",
      INIT_0C => X"AF1F37BDC4651C46446F7FE7B4CAC34E2DDE31BF7D35910714D3ACE0E42C63E0",
      INIT_0D => X"97FF465730C047FFD40EFD8B8F5BED45D5BCE81FDA36476821DEB3A6D547D90E",
      INIT_0E => X"0A6F0459E0BFC843E013CC008050FFFE08FF5AA2E1F6DCBF000BC7BF1B4BFF60",
      INIT_0F => X"018DFE070B153FEDDE00783F3EE3003F4873801F7E77FDFCF80087FCF00F3FFF",
      INIT_10 => X"C07FE03F13F93C0FB1BCC2BE92F5DBC101F007F819FB01FE7FE007C14FFA3000",
      INIT_11 => X"1D808978500718FF3FE73FE1FF1F1F74D803BF01A0FF03E0FE6FFDAFEBE7FDC0",
      INIT_12 => X"FE3DF0220100E088F00F003F0BF0FF9CE63EE1CE1B80187F01FE4FFEBFC1F0C7",
      INIT_13 => X"E00611F80C01F9FB31FC748004C872FF00441F0B801B9F983F8050018B5EFFF8",
      INIT_14 => X"137F7FE980D6BFB8FEF6FE7F1FD059C5BF00FF9F3000FE0E6D07C3FC5CC2101F",
      INIT_15 => X"944915AFB2603EDFAFC083F801E1EF0B795F4FFC7818B27DFF443FE122F8003E",
      INIT_16 => X"BC8C821CFFF4FFADCBDCCC01003F97C7939DD17AEEDCDC84E8A3E03B00FCFC3E",
      INIT_17 => X"10085FFEC3CBDA83139D76D3AE8CE1130973FFB59FFE1FFCC5F9795F1F0F73D3",
      INIT_18 => X"00000000000000000000000000000000831C5A7530F6AEAE538A98631AEF24F4",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15 downto 13) => B"100",
      ADDRARDADDR(12 downto 6) => Q(6 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15 downto 0) => B"1000000000111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_mem_reg_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_mem_reg_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => NLW_mem_reg_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => m_axis_0_tdata(175 downto 144),
      DOBDO(31 downto 0) => m_axis_0_tdata(207 downto 176),
      DOPADOP(3 downto 0) => m_axis_0_tdata(211 downto 208),
      DOPBDOP(3 downto 0) => m_axis_0_tdata(215 downto 212),
      ECCPARITY(7 downto 0) => NLW_mem_reg_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \^strm0_incr_en\,
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_mem_reg_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => \^strm0_incr_en\,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_2_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
mem_reg_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"C60FA0FF80FF4BFF005F03BF7CFF8CFF4791FC2F002724090066564F0E4F1F27",
      INITP_01 => X"FFC3FD3FCB002EB0FF7D4BAC866599AD635E2FE039805E00B5E302007EA0F800",
      INITP_02 => X"2FF9FF00FF97FDFFC1FA52004000001F034C2040000009DEFBE1FF7FF0EE7FF4",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000EFF",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"EE944369E08235708B32120A1A1E897286A88CF325068551E37B5FAF74FF2CE4",
      INIT_01 => X"CA1D57C064FFC05F118C00B0003FFF701902551B86CE67DD1380038486FFBC00",
      INIT_02 => X"0EFE36FE18800FFD001A3F1B9FCA9DA84FFFFEFF83FFFEFD09AFF0E7E1FB7FFC",
      INIT_03 => X"FF5BFEFFFC6B70341F0F6B00540BFEFD013FC09FC07C0080F27F8F55137E4BA1",
      INIT_04 => X"2700C3F21B40A600BC8F08F0803A00037F159F42BF3E472441F043E03C00CB08",
      INIT_05 => X"7603C00FFA7BC0EEF0E6013260050F72EB3C09FF86B80DC0C0F0799C0F10F1E0",
      INIT_06 => X"513C8B44CFEFFFF021FBD53FE8CD8F000F807E10FFBFF817DF2F30DBD70E6800",
      INIT_07 => X"40F1BCF981386FFBFEF0FF971FFF9B6E00EFECF09FEBFFFFFA3E30F1FCFCCE60",
      INIT_08 => X"8707FE03FFC7BB0B575F6860785FFCFB767FC71F9825C73FFFF2074A41FFF8DF",
      INIT_09 => X"27BFEFFFFFBFDCFE4CFC9FE3876A2FFC80A0FEE03FFE13B01317FD5A5ADD5F87",
      INIT_0A => X"DB96C00C3D640097076CDCFF047F9F00904AFF7FFF0170776BBE33E1D56FDE2F",
      INIT_0B => X"5BE4E31BFA78A0F52828021000C006BF5558A022B6EA680700000000000003F0",
      INIT_0C => X"5E976CBA612893B0DA19F79DECD34AC767251B7FB5C58811F8BD10DF46346731",
      INIT_0D => X"00F9BFBBFF8FFF9FC9FD22FCB3F91519A8CFFF73FE1BFF688C6BCECDE9803C5B",
      INIT_0E => X"5222B3CCFF055FF07BFFFFDB7BE70B07EB821FC3FFEFFFEDF4FEF1FE99F6717C",
      INIT_0F => X"C8003BFD82500D7FFF728040FF8000FF080386FB7400F631FFEDF93FFC300090",
      INIT_10 => X"FFC0D0000100C0A05E02FD018005C0C6AF36800F980700076F168080031000D3",
      INIT_11 => X"FF6FF027FEFEE116FCE00DE047C017FFFE3F4E4B84400CF3F50097039001B0FF",
      INIT_12 => X"62010D009DF98E80E0E07004E0D0E3378F021A20FF103B0005C700FE159C01FF",
      INIT_13 => X"3960CF01E2CFF81CC0F7F07F80CEA8904800372C9FFFCA9006FD06F546A60E00",
      INIT_14 => X"003FFF9FFF6ADF1C98FF47FF5FE08D1F23FF9FFE1FBFFFD080FEBF32BE1DB75E",
      INIT_15 => X"9FE610FEC7F1E7562CFFFFCFFFF5C20EE0D17F6BFE25DF6802FFFAFFF8FF14E0",
      INIT_16 => X"E90002FF2F01E4E3FF48015640E000A84C71B25DB30EB143FF01FF3B7F3E0003",
      INIT_17 => X"FFFE065FFB4CC68F1B9C3D80AF157AE6FF0000FFFA0003FFF73F2080FF1BA067",
      INIT_18 => X"000000000000000000000000000000009E25331C0F50EA972A3AACE1E76A5C17",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15 downto 13) => B"100",
      ADDRARDADDR(12 downto 6) => Q(6 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15 downto 0) => B"1000000000111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_mem_reg_3_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_mem_reg_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => NLW_mem_reg_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => m_axis_0_tdata(247 downto 216),
      DOBDO(31 downto 0) => m_axis_0_tdata(279 downto 248),
      DOPADOP(3 downto 0) => m_axis_0_tdata(283 downto 280),
      DOPBDOP(3 downto 0) => m_axis_0_tdata(287 downto 284),
      ECCPARITY(7 downto 0) => NLW_mem_reg_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \^strm0_incr_en\,
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_mem_reg_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => \^strm0_incr_en\,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_3_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
mem_reg_4: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"40FF04F6D38FF49F22FE61E0A80DCFE1FF00FC00E0000107151F8273FF09B21B",
      INITP_01 => X"7D7F83EAF0FF153D7FF050CDCEB75597C7FCF84F0126070C7C94FFD0F158CB8F",
      INITP_02 => X"FF28FC54DF00BC0A3D13BF75BC73C0820307EFFBB082C3033F3CFCC4C0810723",
      INITP_03 => X"000000000000000000000000000000000000000000000000000000000000BADE",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"A2DA9910BF78EFA5B0C6FD8AECB1D2290F398DE33D038FAB7545EF02E882DC63",
      INIT_01 => X"000C00ECFC77DE597680F400E0BC3FFF2DD422025217BC0329697000809C481E",
      INIT_02 => X"03C162001FA7003F5EE8348FF6607B0000020004FFFB01FFAB80A870F0018437",
      INIT_03 => X"5A179017241FBFFFFDF5A05E00F9FDFD41FF81DAC1E07104E96A09741F06FFF4",
      INIT_04 => X"EDA6FE980048059377FF07E70FC0FFE0E4E193003001297F3FE93E41FC03FE1F",
      INIT_05 => X"F003FC3F0E013001DE3FE07F6203E40782B6C7F2C002F01537FC43FC407C80FF",
      INIT_06 => X"F3F841FED3EFEFF804FF1E68210A017F9F801FC12CF06F005C80FDA302D00E60",
      INIT_07 => X"0BBF03803F7F3D8FFCD50F00BF0DF8015FFB5403C7FFD9FF18F6F110F3F7001D",
      INIT_08 => X"0002400FC0FD39BCF8018000B67E4060011D001C07C703B480600060FFE07F00",
      INIT_09 => X"000003C17F8003700EB00EC0FD12DFE000000800782F0B1D170030009BFFA218",
      INIT_0A => X"CC32DE4A59007C0105FE006E0160FFFDB000E378C3F8A00F137F04510F9AFF7F",
      INIT_0B => X"540350DEC70DCCA107FA38FF12011FEEE3A73FBB2D04EFB7FFFFB2FD005C5FFF",
      INIT_0C => X"5FFF9541E42841ED298B4B7DC5CE4434DE94B3BB6755CCE130EB4370716813DD",
      INIT_0D => X"8003BFFD2CFE6106AED1D53F20CA18D20A8BFFFE1D53A04600309E4E271A4761",
      INIT_0E => X"DAFE212F20A310DF078781157FCBE909E1C03FFFEA2FC0FE7EC2447DFC520024",
      INIT_0F => X"F7E3000CEDD10007103FD1C07B3F403C1931005F908D01E883F89E90F7F77FF0",
      INIT_10 => X"1FFF0001F0E36001F680FFB0BABF1140FFFF0005DE1700001403740043F9B800",
      INIT_11 => X"041FC20F69808FFFC175FFFF7009FFFD01EC93BFBC062FDF7F2CFFE22587FFF8",
      INIT_12 => X"011A0DCDE24FFF8107E02FFF807DFFFF1080FEF80DB8F97FFC00FFFF0790FFFF",
      INIT_13 => X"07E0F801812FC1C346008C4F9BE0A8FCF804F01C3A570FFB403EFDBF78031FB6",
      INIT_14 => X"710483F87FE37660E01B02A4FF8F00EC107E3F00FE1FF006096C184BFF7F308B",
      INIT_15 => X"05853FE7D53F27026CE0F479FFFF7FC1CFA0545FFFFF043E16042296BFFBA81C",
      INIT_16 => X"860F0FFCF211CC2F7C3BCFE097FF49FFC0700B2AA7AEE07050843F83FFFB4D82",
      INIT_17 => X"77FFF811E503FA218673B30750A48797F43BF5FD1400400EE2FC92FE4D17927D",
      INIT_18 => X"0000000000000000000000000000000076D71A0894149FC0369E0E8044CC22FE",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15 downto 13) => B"100",
      ADDRARDADDR(12 downto 6) => Q(6 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15 downto 0) => B"1000000000111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_mem_reg_4_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_mem_reg_4_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => NLW_mem_reg_4_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => m_axis_0_tdata(319 downto 288),
      DOBDO(31 downto 0) => m_axis_0_tdata(351 downto 320),
      DOPADOP(3 downto 0) => m_axis_0_tdata(355 downto 352),
      DOPBDOP(3 downto 0) => m_axis_0_tdata(359 downto 356),
      ECCPARITY(7 downto 0) => NLW_mem_reg_4_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \^strm0_incr_en\,
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_mem_reg_4_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => \^strm0_incr_en\,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_4_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
mem_reg_5: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"3B0FEBE7BE1FFCF800CD00A70F3FF9FF181F06F0208B7DB2FF50F9803FBE8F38",
      INITP_01 => X"00DC0A20ABC1A1FFABEC667D905B9C769C7F428C61004F047CACA8C3F83F80F0",
      INITP_02 => X"107A00C88000000001055310FFA4FFE4FE67FFEEFEFFEEB39418400010810018",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000004229",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"6BE66E6E8339156B1B705FAC7CBE37205F5875A8456B5B7ED62D37AAAAD7D9EF",
      INIT_01 => X"B1692EFFE780E0F8074A2EEFFF8FE0E0CBBECBFEC928E579FB093DFBFFCC81A5",
      INIT_02 => X"0F1FF87FFF36003F0F58A2A32A11FE09F18001FFF90003FF16FE00DBAFB7F880",
      INIT_03 => X"04F7FF55C09FFF60C8FC7AEBFAF002C080BBFF79FF3BFCC7D287C1D3290A2B00",
      INIT_04 => X"18D86BBE0701AF7884FBFB983CFFF0FEC1913F087E0C77847EFFE30635FF01E1",
      INIT_05 => X"0F0F0707920E10C0FCF2FBC5E0F200BBF7F82C3850E10500F0BF7FBC8323FF1F",
      INIT_06 => X"DCEFC07E062046190B036AC00301BAFE01E060E03D0060F6BF26AC815E33E091",
      INIT_07 => X"7E3205C7B783E0E27E8008C080700611C7D09C5E90A8076CFF000F300020331F",
      INIT_08 => X"040282FFE5F3C08F0FE1F01FF9603D9EA73B88FE584846FEFF14007F0F03C0F9",
      INIT_09 => X"03017DF7FF004704CFC320CC47ADB0ED0200D5FFFF0F1880F0D006BCFF5B018D",
      INIT_0A => X"FC5F4F899B6A00EC46FFEDFD9837E6FCD0603F055F1C02C013FE74F63FEF8CEC",
      INIT_0B => X"CC0FABAB0261A5C6C13D0A324BA3FF418F5306AD28DCA0B81CFFF88F513FFC1E",
      INIT_0C => X"C4EA8E10AA5B23CCB778151072F3E456FC9809B77D03A235C25B9FB4E7A9779A",
      INIT_0D => X"FF17407FF835FF53D3359C5FD2F9C68BDF141C35E595DF407A25EAA90A0A6466",
      INIT_0E => X"1F8D7F79C0F5FCF077FDF0800640FE8BBBC7FF177F4DF49500121FF9C23FBBFF",
      INIT_0F => X"05FDE8E1707F62E0007FF783FC7D1FA127D637CEBCFFF70F03FF1D0656C1BF03",
      INIT_10 => X"00001F3FE000003F00F8006E8307B87D0107FF3E090000FE20890F08174FA09A",
      INIT_11 => X"2B5606BC5F2E03EC0500D9E0F2F000C000C000077E403CA36077C00610000703",
      INIT_12 => X"BE001E01DCE7C41FBF18007FC117FB1FDE0840E083B4E0F6F64001FE3E7F80FC",
      INIT_13 => X"FC00004000DFCA1CFFBC00B03DDFA3A8E7000D001AFC1380FFE110C7EC82FFE0",
      INIT_14 => X"F85F68E180987FFEF7001F00F619C803F7800006001FF81FFF1C501B41FDEB3D",
      INIT_15 => X"80247FE94026EF3180FFFD0501FF1BF08541FF240C7BFF8B2BF834401FE0F880",
      INIT_16 => X"6BFBE1EFEE9E8A27000FA40040DFD006CBFF724F3C30CE0B00FFFF0043FD84EA",
      INIT_17 => X"0197FFCFFF50006BE065BEC17F0F62E60EFFFEFFFE0000FF0007FF4F3BB7B826",
      INIT_18 => X"00000000000000000000000000000000E8C6A653FE862854AF19B119ABD54D74",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15 downto 13) => B"100",
      ADDRARDADDR(12 downto 6) => Q(6 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15 downto 0) => B"1000000000111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_mem_reg_5_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_mem_reg_5_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => NLW_mem_reg_5_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => m_axis_0_tdata(391 downto 360),
      DOBDO(31 downto 0) => m_axis_0_tdata(423 downto 392),
      DOPADOP(3 downto 0) => m_axis_0_tdata(427 downto 424),
      DOPBDOP(3 downto 0) => m_axis_0_tdata(431 downto 428),
      ECCPARITY(7 downto 0) => NLW_mem_reg_5_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \^strm0_incr_en\,
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_mem_reg_5_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => \^strm0_incr_en\,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_5_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
mem_reg_6: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"C2F89186BF58FF9FFFF7F007183F087F00F50071004305BA3EF01CE34F7CF85D",
      INITP_01 => X"0AFEBB74BCC0004D00C609A8BBAF6A148D00E6084F61FF52F880C0120239087F",
      INITP_02 => X"793FEFA2A800C100BD01FE33F8DB803F1F07FC7FAAFF60FF006080BA007FA0D9",
      INITP_03 => X"000000000000000000000000000000000000000000000000000000000000C292",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"D70D57841542BC7D020051F756484F2E214A966DCF09CB10CAE052D9AFFDBB2B",
      INIT_01 => X"40B1B67D7FEAFFC146D0CF6701CF21FF542C6D63F67CD0018D0194F5C67FDFFF",
      INIT_02 => X"0A00DFF2FFFF03F902820DFFDF7DF5C09400EF84DFFC9FFD92B25D6F79AF0613",
      INIT_03 => X"1800B3001807801F000A2003F970E01100007F7FFFFF807F0088C05BFFDF00F4",
      INIT_04 => X"FFC7FE5800280860FEFF001F00007DC0EECE834024001703001401E128049E03",
      INIT_05 => X"DFFFFFFDA040FF0EEDFF2BFFAE059FFFFFF8FFF20006E2F3FFFF1E8160208FCE",
      INIT_06 => X"407FC03F0000000FCDA0FE5A001C82EDFFF907FF100403F0FA9FF22307E23C5F",
      INIT_07 => X"8CC0C9400B000A8807F81FF0C00003F02201AA03000AE800FF8EFFED00067F2D",
      INIT_08 => X"300080A2FFF5FF1940C3BEE81FFCE7FDF070C4A307A7F1B8007F81FF2700243F",
      INIT_09 => X"BF48FC10FEBFFD44086013BFF04FFEE11C008022FFFFFF094A027BFFF17FFC3F",
      INIT_0A => X"1B7EFAFE43A10CBF84141008FFE0ED393FFEBF8027EC2E93A1AA8013EF93CDC6",
      INIT_0B => X"13932B92B835E4FC840AC8FF651CECDF7C93E60F413AEA9B60019409BFFFF379",
      INIT_0C => X"B932D7068EEA8F43F07243AE6A2356F817E23DE986D50204BD2552C5CD4993C9",
      INIT_0D => X"F3FE9FF9280039FFEE79BE277996E3025FFF1FF17200C7F7A6008DE5E3E6A900",
      INIT_0E => X"F3C0F5AFD36E3126027CFD3ED49CDFC1BDC48C3FF9F0CB483FF3E6CF0404EE27",
      INIT_0F => X"01FF0FDD1FF7E82220004C00FCC081CCFF5CFE4D1FAF80600017E007E8112DF1",
      INIT_10 => X"1FC02A3F3FFF06001441FA80F9FF0D00F80701FFFFFFFE001603B44883F23420",
      INIT_11 => X"60FBCBE7780021E81C0A007D0139000641F88633800E83800064FFA82FA700E0",
      INIT_12 => X"FFE300510040FF3FFF1FE8C00000B804FD1F0B1C0340EABCB1CDC80100010001",
      INIT_13 => X"F80F4FE01F80F3FFA1FFF506C80071FC81F3F805700A0FF41FF0ABDEC0068380",
      INIT_14 => X"40FCD02FE03FFFFF07F0E0C4E18CFF1B3F8000FE01FEFFFFBD4F09B00F40FE3F",
      INIT_15 => X"32500638F3BC799D07AC37C0EBDEFEC1F607AB82E10FCB7FE03CFE09FF05FFB3",
      INIT_16 => X"EFF0E815FF09001728007D3CA5FFAF00FEC364EAFE01BDDB803F45F49FEBFFE3",
      INIT_17 => X"D94EDFAC63D608985C5FA33007E6CDF103FF0045CBC50004B8C073015FFB9930",
      INIT_18 => X"00000000000000000000000000000000244E3DBCE44CF07923FC48EE052C86A8",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15 downto 13) => B"100",
      ADDRARDADDR(12 downto 6) => Q(6 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15 downto 0) => B"1000000000111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_mem_reg_6_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_mem_reg_6_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => NLW_mem_reg_6_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => m_axis_0_tdata(463 downto 432),
      DOBDO(31 downto 0) => m_axis_0_tdata(495 downto 464),
      DOPADOP(3 downto 0) => m_axis_0_tdata(499 downto 496),
      DOPBDOP(3 downto 0) => m_axis_0_tdata(503 downto 500),
      ECCPARITY(7 downto 0) => NLW_mem_reg_6_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \^strm0_incr_en\,
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_mem_reg_6_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => \^strm0_incr_en\,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_6_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
mem_reg_7: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00000002000000AF000000B0000000EE0000001C0000002B00000042000000E2",
      INIT_01 => X"0000001000000000000000180000001B000000F000000022000000FD00000035",
      INIT_02 => X"0000007F0000002D000000FF000000FE000000FC00000048000000A600000000",
      INIT_03 => X"000000050000000F00000060000000FF0000000E000000CC000000EF000000E3",
      INIT_04 => X"000000000000008E000000BF000000A0000000F0000000C1000000C000000016",
      INIT_05 => X"0000003C000000A00000005200000000000000260000009F0000005B000000E0",
      INIT_06 => X"00000034000000B2000000C00000009800000013000000B30000005F000000A9",
      INIT_07 => X"000000C00000007600000000000000C90000000D00000000000000AE0000000A",
      INIT_08 => X"000000F8000000C4000000000000001200000010000000EA000000E100000037",
      INIT_09 => X"000000FC0000001E000000BF00000060000000FD0000000F000000D10000001F",
      INIT_0A => X"0000001B0000000000000051000000000000001F00000007000000FF000000F5",
      INIT_0B => X"0000001100000074000000BA0000002B00000001000000DC000000D300000040",
      INIT_0C => X"000000000000000000000000000000000000000000000000000000FE00000070",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11 downto 5) => Q(6 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 0) => B"00000000011111",
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DIADI(15 downto 0) => B"1111111100000000",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_mem_reg_7_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => m_axis_0_tdata(511 downto 504),
      DOBDO(15 downto 0) => NLW_mem_reg_7_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_mem_reg_7_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_mem_reg_7_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^strm0_incr_en\,
      ENBWREN => '1',
      REGCEAREGCE => \^strm0_incr_en\,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
mem_reg_7_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => m_axis_0_tready,
      I1 => mem_reg_7_0,
      O => \^strm0_incr_en\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_StreamingDataflowPartition_1_0_ramb18_sdp__parameterized0\ is
  port (
    m_axis_0_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axis_0_tready : in STD_LOGIC;
    mem_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_StreamingDataflowPartition_1_0_ramb18_sdp__parameterized0\ : entity is "ramb18_sdp";
end \top_StreamingDataflowPartition_1_0_ramb18_sdp__parameterized0\;

architecture STRUCTURE of \top_StreamingDataflowPartition_1_0_ramb18_sdp__parameterized0\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mem_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d64";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d64";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 4096;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 63;
begin
  E(0) <= \^e\(0);
mem_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"B69985B634A2936B76D74412C2D4A921BD0DEA9AEC7A1AF4E61FAA570A4F352E",
      INIT_01 => X"CC9C82091B6DDE99AA371928C1CB54C8710117811FDBB41BC5D09031B43CE655",
      INIT_02 => X"21277762C262F7405D2837ED0543554DE49206BE16FD961F8BD17B21A514EA34",
      INIT_03 => X"7D95A69890BFC35454DA3C28EC18352BE41AB585689012BDCADFA411A493C9F0",
      INIT_04 => X"BCFBD3F2C28EE4D4AFD727C72B171656BD6D3E3D3141E41BC58EE417E5D4CBD5",
      INIT_05 => X"CE99CC6D4C4D31AF3B5D035FCAFBE5D4B1051B4D1947EB5EC488706C52ECC79F",
      INIT_06 => X"B1F2899792D2CDD4ABD7C8B22F5726D76FFCE8F23425BA3C2C2E3EDFED12E9F4",
      INIT_07 => X"2C2DBF92EDB4326A4B5578A0CA1A9D20E5433432E8126EF2DBC82E535BD32503",
      INIT_08 => X"5F19CFD2097F9E89D5AB74AAC818F8A816A536BCEBF23503722C7E7736FB3640",
      INIT_09 => X"4152BEE9730BBEEB27114A55F5A140D592E5556B8B841C7A89C1740E12A9B626",
      INIT_0A => X"D799D1D6C977AE80FCAA2442D2E33B109389C29D1CFEF563A63DA9B57E2E19C3",
      INIT_0B => X"CDF7409FCE94332BC257A50A1808256DE948CBC130B31F85EEFF86BD1BF1A1BC",
      INIT_0C => X"409E3C3083621026BF7CFBF5AE200910CB8569662EF646DBC5995C0B3D0389F1",
      INIT_0D => X"CF5432293EA94CDC3CAA7FE9594C8A5790A41F4DE50BE9431BE07228925B5DFC",
      INIT_0E => X"2E61BE9B889F6C245345EDDDE8BA8B55147BFB8D7BE1EC763964E60FB48E5942",
      INIT_0F => X"1E0DCB704177BA6DF9ED8B33D4AB414919C91B640BF6445AA6BE35261BEEB23E",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15 downto 12) => B"1000",
      ADDRARDADDR(11 downto 6) => Q(5 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15 downto 0) => B"1000000000111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_mem_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_mem_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => NLW_mem_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"1111",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => m_axis_0_tdata(31 downto 0),
      DOBDO(31 downto 0) => m_axis_0_tdata(63 downto 32),
      DOPADOP(3 downto 0) => NLW_mem_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_mem_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_mem_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \^e\(0),
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_mem_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => \^e\(0),
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
mem_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => m_axis_0_tready,
      I1 => mem_reg_0,
      O => \^e\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_StreamingDataflowPartition_1_0_ramb18_sdp__parameterized1\ is
  port (
    m_axis_0_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axis_0_tready : in STD_LOGIC;
    mem_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_StreamingDataflowPartition_1_0_ramb18_sdp__parameterized1\ : entity is "ramb18_sdp";
end \top_StreamingDataflowPartition_1_0_ramb18_sdp__parameterized1\;

architecture STRUCTURE of \top_StreamingDataflowPartition_1_0_ramb18_sdp__parameterized1\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mem_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d64";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d64";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 4096;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 63;
begin
  E(0) <= \^e\(0);
mem_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"DAB009591483469A28DD54A0AC17EC8503E783DB750567A253FC9702F8DE78D8",
      INIT_01 => X"F3364DDE798359F4A34321C5318F23F9BCEAABEA7343A1E1088354887F558502",
      INIT_02 => X"F219FAC3FF74BA61DAA27EBE227B5E3EBD5A5500D4615C153AA57A658076BB75",
      INIT_03 => X"0D2F21DF738EDB3125DD33AA3BDDD0C1DA8EBC301B6E8BFF66DB0C8257E193AA",
      INIT_04 => X"FC463803492747DE1E7C969485D021ED0B7D7D15FB1FA3AC07399F17078A4488",
      INIT_05 => X"E31FD3A9FA23193461A37582E253AA57F422B2939C5EEF3568C17AC77BE78B3E",
      INIT_06 => X"DEE8966CBA61EDD67BFDC97BFE1E226D02EEDE9C1C1180E853F1EC7AAB7705A0",
      INIT_07 => X"DEC2669E946F59E51E5DDDA4157D31594A0C5B0E521C52CF77397481666BD770",
      INIT_08 => X"45DE4DDE49968D7C21E121C186DCA175ABEAA3AA6F4FE28F548814881797E8DA",
      INIT_09 => X"245E5BB6FBE679639E2EA353237D125B0D38E5E3D0E09478840A89D65CD10767",
      INIT_0A => X"53998C9810831964C48278AD3C14837DABFB21E37715E4313AA5D8C8FF55851E",
      INIT_0B => X"196596A84DDEB8C19550DE2D21E55EBC5A1D65A1A3EB1058873EF93C448A9565",
      INIT_0C => X"270A09E1857C1961D6A631AD8B0054A25D1CE0A1ABFF90113727DDD081AA8F76",
      INIT_0D => X"9621C44E491EF616FC5555F587C4EA5E54170A8C2B5F6D2EFB3D4689178A00BD",
      INIT_0E => X"C6FCA14E408A459E5B6B71AB2C8C21E182EA50B06307ABEB60E94C42779C54C0",
      INIT_0F => X"8465D66979378628ED265C5323D0DC55E49518CFB3630ADFE9DA32791777F3BE",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15 downto 12) => B"1000",
      ADDRARDADDR(11 downto 6) => Q(5 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15 downto 0) => B"1000000000111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_mem_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_mem_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => NLW_mem_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"1111",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => m_axis_0_tdata(31 downto 0),
      DOBDO(31 downto 0) => m_axis_0_tdata(63 downto 32),
      DOPADOP(3 downto 0) => NLW_mem_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_mem_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_mem_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \^e\(0),
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_mem_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => \^e\(0),
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
mem_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => m_axis_0_tready,
      I1 => mem_reg_0,
      O => \^e\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_StreamingDataflowPartition_1_0_ramb18_sdp__parameterized2\ is
  port (
    m_axis_0_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axis_0_tready : in STD_LOGIC;
    mem_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_StreamingDataflowPartition_1_0_ramb18_sdp__parameterized2\ : entity is "ramb18_sdp";
end \top_StreamingDataflowPartition_1_0_ramb18_sdp__parameterized2\;

architecture STRUCTURE of \top_StreamingDataflowPartition_1_0_ramb18_sdp__parameterized2\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mem_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 640;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "inst/StreamingDataflowPartition_1_MatrixVectorActivation_3/StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 7;
begin
  E(0) <= \^e\(0);
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00D1009900D3009000A6003D000F0042006D0085001C007C001B00E0007E00BC",
      INIT_01 => X"005B00FA007C008E00CB00090038000D0079007200A1007300BF003A00B300D8",
      INIT_02 => X"00DE00C50056002100FC00C000A4006B00B200A700EF004F001000560010007E",
      INIT_03 => X"0026006D009300BE00F3000E00E50034008C0016006500E50007009100430093",
      INIT_04 => X"00230038002A0062004000F700EC00E300DC00EB00A80085006400E200D80084",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 0) => B"00000000000000",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 4) => Q(6 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_mem_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_mem_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => m_axis_0_tdata(7 downto 0),
      DOPADOP(1 downto 0) => NLW_mem_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_mem_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => '0',
      ENBWREN => \^e\(0),
      REGCEAREGCE => '0',
      REGCEB => \^e\(0),
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
mem_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => m_axis_0_tready,
      I1 => mem_reg_0,
      O => \^e\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch is
  port (
    icmp_ln290_reg_21981 : out STD_LOGIC;
    i_fu_1274 : out STD_LOGIC;
    icmp_ln290_fu_16154_p2 : out STD_LOGIC;
    ap_done_cache : out STD_LOGIC;
    icmp_ln249_reg_20653 : out STD_LOGIC;
    icmp_ln249_reg_20653_pp0_iter1_reg : out STD_LOGIC;
    icmp_ln290_reg_21981_pp0_iter1_reg : out STD_LOGIC;
    trunc_ln218_reg_21985_pp0_iter1_reg : out STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : out STD_LOGIC;
    trunc_ln218_reg_21985 : out STD_LOGIC;
    \B_V_data_1_state_reg[1]\ : out STD_LOGIC;
    grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg : out STD_LOGIC;
    \nf_1_fu_1602_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln249_fu_1803_p2 : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[14]\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[13]\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[12]\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[11]\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[10]\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[9]\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[8]\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[7]\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[4]\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[3]\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[2]\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[1]\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[0]\ : out STD_LOGIC;
    grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TVALID : out STD_LOGIC;
    ap_done_reg1 : out STD_LOGIC;
    ap_condition_14012 : out STD_LOGIC;
    ap_NS_iter2_fsm1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    in0_V_TREADY_int_regslice : out STD_LOGIC;
    \ap_CS_iter2_fsm_reg[1]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    xor_ln1019_27_fu_2778_p2 : in STD_LOGIC;
    xor_ln1019_59_fu_3222_p2 : in STD_LOGIC;
    xor_ln1019_91_fu_3650_p2 : in STD_LOGIC;
    xor_ln1019_123_fu_4078_p2 : in STD_LOGIC;
    xor_ln1019_155_fu_4506_p2 : in STD_LOGIC;
    xor_ln1019_187_fu_4934_p2 : in STD_LOGIC;
    xor_ln1019_219_fu_5362_p2 : in STD_LOGIC;
    xor_ln1019_251_fu_5790_p2 : in STD_LOGIC;
    xor_ln1019_283_fu_6218_p2 : in STD_LOGIC;
    xor_ln1019_315_fu_6646_p2 : in STD_LOGIC;
    xor_ln1019_347_fu_7074_p2 : in STD_LOGIC;
    xor_ln1019_379_fu_7502_p2 : in STD_LOGIC;
    xor_ln1019_411_fu_7930_p2 : in STD_LOGIC;
    xor_ln1019_443_fu_8358_p2 : in STD_LOGIC;
    xor_ln1019_475_fu_8786_p2 : in STD_LOGIC;
    xor_ln1019_507_fu_9214_p2 : in STD_LOGIC;
    xor_ln1019_539_fu_9642_p2 : in STD_LOGIC;
    xor_ln1019_571_fu_10070_p2 : in STD_LOGIC;
    xor_ln1019_603_fu_10498_p2 : in STD_LOGIC;
    xor_ln1019_635_fu_10926_p2 : in STD_LOGIC;
    xor_ln1019_667_fu_11354_p2 : in STD_LOGIC;
    xor_ln1019_699_fu_11782_p2 : in STD_LOGIC;
    xor_ln1019_731_fu_12210_p2 : in STD_LOGIC;
    xor_ln1019_763_fu_12638_p2 : in STD_LOGIC;
    xor_ln1019_795_fu_13066_p2 : in STD_LOGIC;
    xor_ln1019_827_fu_13494_p2 : in STD_LOGIC;
    xor_ln1019_859_fu_13922_p2 : in STD_LOGIC;
    xor_ln1019_891_fu_14350_p2 : in STD_LOGIC;
    xor_ln1019_923_fu_14778_p2 : in STD_LOGIC;
    xor_ln1019_955_fu_15206_p2 : in STD_LOGIC;
    xor_ln1019_987_fu_15634_p2 : in STD_LOGIC;
    xor_ln1019_1019_fu_16062_p2 : in STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    \icmp_ln249_reg_20653_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln249_reg_20653_pp0_iter1_reg_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln290_reg_21981_pp0_iter1_reg_reg[0]_0\ : in STD_LOGIC;
    \trunc_ln218_reg_21985_pp0_iter1_reg_reg[0]_0\ : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg_reg_0 : in STD_LOGIC;
    \trunc_ln218_reg_21985_reg[0]_0\ : in STD_LOGIC;
    grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg : in STD_LOGIC;
    out_V_TREADY_int_regslice : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \add_ln840_12_reg_20736_reg[1]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_20736_reg[1]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    B_V_data_1_sel : in STD_LOGIC;
    weights_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 95 downto 0 );
    ap_rst_n : in STD_LOGIC;
    in0_V_TVALID_int_regslice : in STD_LOGIC;
    weights_V_TVALID_int_regslice : in STD_LOGIC;
    ap_NS_fsm10_out : in STD_LOGIC;
    B_V_data_1_sel_wr : in STD_LOGIC;
    \add_ln840_10_reg_20731_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_7_reg_20721_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_3_reg_20711_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_1_reg_20706_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_8_reg_20726_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_4_reg_20716_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_26_reg_20771_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_23_reg_20761_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_19_reg_20751_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_17_reg_20746_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_24_reg_20766_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_20_reg_20756_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_42_reg_20811_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_39_reg_20801_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_35_reg_20791_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_33_reg_20786_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_40_reg_20806_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_36_reg_20796_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_58_reg_20851_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_55_reg_20841_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_51_reg_20831_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_49_reg_20826_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_56_reg_20846_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_52_reg_20836_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_74_reg_20891_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_71_reg_20881_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_67_reg_20871_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_65_reg_20866_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_72_reg_20886_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_68_reg_20876_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_90_reg_20931_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_87_reg_20921_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_83_reg_20911_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_81_reg_20906_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_88_reg_20926_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_84_reg_20916_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_106_reg_20971_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_103_reg_20961_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_99_reg_20951_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_97_reg_20946_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_104_reg_20966_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_100_reg_20956_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_122_reg_21011_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_119_reg_21001_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_115_reg_20991_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_113_reg_20986_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_120_reg_21006_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_116_reg_20996_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_138_reg_21051_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_135_reg_21041_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_131_reg_21031_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_129_reg_21026_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_136_reg_21046_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_132_reg_21036_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_154_reg_21091_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_151_reg_21081_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_147_reg_21071_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_145_reg_21066_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_152_reg_21086_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_148_reg_21076_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_170_reg_21131_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_167_reg_21121_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_163_reg_21111_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_161_reg_21106_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_168_reg_21126_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_164_reg_21116_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_186_reg_21171_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_183_reg_21161_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_179_reg_21151_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_177_reg_21146_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_184_reg_21166_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_180_reg_21156_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_202_reg_21211_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_199_reg_21201_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_195_reg_21191_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_193_reg_21186_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_200_reg_21206_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_196_reg_21196_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_218_reg_21251_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_215_reg_21241_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_211_reg_21231_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_209_reg_21226_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_216_reg_21246_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_212_reg_21236_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_234_reg_21291_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_231_reg_21281_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_227_reg_21271_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_225_reg_21266_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_232_reg_21286_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_228_reg_21276_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_250_reg_21331_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_247_reg_21321_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_243_reg_21311_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_241_reg_21306_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_248_reg_21326_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_244_reg_21316_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_266_reg_21371_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_263_reg_21361_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_259_reg_21351_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_257_reg_21346_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_264_reg_21366_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_260_reg_21356_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_282_reg_21411_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_279_reg_21401_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_275_reg_21391_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_273_reg_21386_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_280_reg_21406_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_276_reg_21396_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_298_reg_21451_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_295_reg_21441_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_291_reg_21431_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_289_reg_21426_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_296_reg_21446_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_292_reg_21436_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_314_reg_21491_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_311_reg_21481_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_307_reg_21471_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_305_reg_21466_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_312_reg_21486_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_308_reg_21476_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_330_reg_21531_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_327_reg_21521_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_323_reg_21511_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_321_reg_21506_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_328_reg_21526_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_324_reg_21516_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_346_reg_21571_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_343_reg_21561_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_339_reg_21551_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_337_reg_21546_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_344_reg_21566_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_340_reg_21556_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_362_reg_21611_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_359_reg_21601_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_355_reg_21591_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_353_reg_21586_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_360_reg_21606_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_356_reg_21596_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_378_reg_21651_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_375_reg_21641_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_371_reg_21631_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_369_reg_21626_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_376_reg_21646_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_372_reg_21636_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_394_reg_21691_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_391_reg_21681_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_387_reg_21671_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_385_reg_21666_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_392_reg_21686_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_388_reg_21676_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_410_reg_21731_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_407_reg_21721_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_403_reg_21711_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_401_reg_21706_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_408_reg_21726_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_404_reg_21716_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_426_reg_21771_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_423_reg_21761_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_419_reg_21751_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_417_reg_21746_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_424_reg_21766_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_420_reg_21756_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_442_reg_21811_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_439_reg_21801_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_435_reg_21791_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_433_reg_21786_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_440_reg_21806_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_436_reg_21796_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_458_reg_21851_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_455_reg_21841_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_451_reg_21831_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_449_reg_21826_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_456_reg_21846_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_452_reg_21836_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_474_reg_21891_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_471_reg_21881_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_467_reg_21871_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_465_reg_21866_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_472_reg_21886_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_468_reg_21876_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_490_reg_21931_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_487_reg_21921_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_483_reg_21911_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_481_reg_21906_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_488_reg_21926_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_484_reg_21916_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_506_reg_21971_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_503_reg_21961_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_499_reg_21951_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_497_reg_21946_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_504_reg_21966_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_500_reg_21956_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \inputBuf_V_47_fu_1594_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch : entity is "MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch";
end top_StreamingDataflowPartition_1_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch is
  signal \B_V_data_1_payload_A[0]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[10]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[10]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[10]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[10]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[10]_i_3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[10]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[10]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[10]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[10]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[10]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[10]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[12]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[12]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[12]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[12]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[12]_i_3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[12]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[12]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[12]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[12]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[12]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[12]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[13]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[13]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[13]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[13]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[13]_i_3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[13]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[13]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[13]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[13]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[13]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[13]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[16]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[16]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[16]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[16]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[16]_i_3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[16]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[16]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[16]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[16]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[16]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[16]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[18]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[18]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[18]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[18]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[18]_i_3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[18]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[18]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[18]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[18]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[18]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[18]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[19]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[19]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[19]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[19]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[19]_i_3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[19]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[19]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[19]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[19]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[19]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[19]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[22]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[22]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[22]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[22]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[22]_i_3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[22]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[22]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[22]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[22]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[22]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[22]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[24]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[24]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[24]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[24]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[24]_i_3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[24]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[24]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[24]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[24]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[24]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[24]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[25]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[25]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[25]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[25]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[25]_i_3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[25]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[25]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[25]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[25]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[25]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[25]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[26]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[26]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[26]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[26]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[26]_i_3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[26]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[26]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[26]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[26]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[26]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[26]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[27]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[27]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[27]_i_3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[27]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[27]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[27]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[27]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[27]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[27]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[28]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[28]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[28]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[28]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[28]_i_3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[28]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[28]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[28]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[28]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[28]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[28]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[29]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[29]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[29]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[29]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[29]_i_3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[29]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[29]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[29]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[29]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[29]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[29]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[30]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[30]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[30]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[30]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[30]_i_3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[30]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[30]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[30]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[30]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[30]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[30]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[31]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[31]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[31]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[31]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[31]_i_14_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[31]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[31]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[31]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[31]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[31]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[31]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[4]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[4]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[4]_i_3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[4]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[4]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[4]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[4]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[4]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[4]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[7]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[7]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[7]_i_3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[7]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[7]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[7]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[7]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[7]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[7]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[10]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[10]_i_2_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[10]_i_2_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_2_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_2_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_2_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[13]_i_1_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[13]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[13]_i_2_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[13]_i_2_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[13]_i_2_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[14]_i_1_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[14]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[14]_i_2_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[14]_i_2_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[14]_i_2_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[15]_i_2_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[15]_i_2_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[15]_i_2_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[17]_i_1_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[17]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[17]_i_2_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[17]_i_2_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[17]_i_2_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[18]_i_1_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[18]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[18]_i_2_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[18]_i_2_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[18]_i_2_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[19]_i_2_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[19]_i_2_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[19]_i_2_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[1]_i_1_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[1]_i_2_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[1]_i_2_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[1]_i_2_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[21]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[21]_i_2_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[21]_i_2_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[21]_i_2_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[22]_i_1_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[22]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[22]_i_2_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[22]_i_2_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[22]_i_2_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_2_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_2_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[23]_i_2_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[25]_i_1_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[25]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[25]_i_2_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[25]_i_2_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[25]_i_2_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[26]_i_1_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[26]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[26]_i_2_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[26]_i_2_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[26]_i_2_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[27]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[27]_i_2_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[27]_i_2_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[27]_i_2_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[28]_i_2_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[29]_i_1_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[29]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[29]_i_2_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[29]_i_2_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[29]_i_2_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_1_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_2_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_2_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_2_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[30]_i_1_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[30]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[30]_i_2_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[30]_i_2_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[30]_i_2_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[31]_i_3_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[31]_i_3_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[31]_i_3_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_2_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_2_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_2_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[6]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[6]_i_2_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[6]_i_2_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[6]_i_2_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[9]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[9]_i_2_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[9]_i_2_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[9]_i_2_n_6\ : STD_LOGIC;
  signal accu_V_10_fu_13180 : STD_LOGIC;
  signal \accu_V_10_fu_1318[3]_i_10_n_3\ : STD_LOGIC;
  signal \accu_V_10_fu_1318[3]_i_11_n_3\ : STD_LOGIC;
  signal \accu_V_10_fu_1318[3]_i_12_n_3\ : STD_LOGIC;
  signal \accu_V_10_fu_1318[3]_i_13_n_3\ : STD_LOGIC;
  signal \accu_V_10_fu_1318[3]_i_14_n_3\ : STD_LOGIC;
  signal \accu_V_10_fu_1318[3]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_10_fu_1318[3]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_10_fu_1318[3]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_10_fu_1318[3]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_10_fu_1318[3]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_10_fu_1318[3]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_10_fu_1318[3]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_10_fu_1318[3]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_10_fu_1318[7]_i_10_n_3\ : STD_LOGIC;
  signal \accu_V_10_fu_1318[7]_i_11_n_3\ : STD_LOGIC;
  signal \accu_V_10_fu_1318[7]_i_13_n_3\ : STD_LOGIC;
  signal \accu_V_10_fu_1318[7]_i_14_n_3\ : STD_LOGIC;
  signal \accu_V_10_fu_1318[7]_i_15_n_3\ : STD_LOGIC;
  signal \accu_V_10_fu_1318[7]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_10_fu_1318[7]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_10_fu_1318_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_10_fu_1318_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_10_fu_1318_reg[10]_i_2_n_10\ : STD_LOGIC;
  signal \accu_V_10_fu_1318_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \accu_V_10_fu_1318_reg[10]_i_2_n_6\ : STD_LOGIC;
  signal \accu_V_10_fu_1318_reg[10]_i_2_n_8\ : STD_LOGIC;
  signal \accu_V_10_fu_1318_reg[10]_i_2_n_9\ : STD_LOGIC;
  signal \accu_V_10_fu_1318_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_10_fu_1318_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_10_fu_1318_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_10_fu_1318_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_10_fu_1318_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_10_fu_1318_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_10_fu_1318_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_10_fu_1318_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_10_fu_1318_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \accu_V_10_fu_1318_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_10_fu_1318_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \accu_V_10_fu_1318_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \accu_V_10_fu_1318_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \accu_V_10_fu_1318_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \accu_V_10_fu_1318_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \accu_V_10_fu_1318_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \accu_V_10_fu_1318_reg[7]_i_4_n_10\ : STD_LOGIC;
  signal \accu_V_10_fu_1318_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_10_fu_1318_reg[7]_i_4_n_4\ : STD_LOGIC;
  signal \accu_V_10_fu_1318_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \accu_V_10_fu_1318_reg[7]_i_4_n_6\ : STD_LOGIC;
  signal \accu_V_10_fu_1318_reg[7]_i_4_n_7\ : STD_LOGIC;
  signal \accu_V_10_fu_1318_reg[7]_i_4_n_8\ : STD_LOGIC;
  signal \accu_V_10_fu_1318_reg[7]_i_4_n_9\ : STD_LOGIC;
  signal \accu_V_11_fu_1322[3]_i_10_n_3\ : STD_LOGIC;
  signal \accu_V_11_fu_1322[3]_i_11_n_3\ : STD_LOGIC;
  signal \accu_V_11_fu_1322[3]_i_12_n_3\ : STD_LOGIC;
  signal \accu_V_11_fu_1322[3]_i_13_n_3\ : STD_LOGIC;
  signal \accu_V_11_fu_1322[3]_i_14_n_3\ : STD_LOGIC;
  signal \accu_V_11_fu_1322[3]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_11_fu_1322[3]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_11_fu_1322[3]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_11_fu_1322[3]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_11_fu_1322[3]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_11_fu_1322[3]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_11_fu_1322[3]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_11_fu_1322[3]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_11_fu_1322[7]_i_10_n_3\ : STD_LOGIC;
  signal \accu_V_11_fu_1322[7]_i_11_n_3\ : STD_LOGIC;
  signal \accu_V_11_fu_1322[7]_i_13_n_3\ : STD_LOGIC;
  signal \accu_V_11_fu_1322[7]_i_14_n_3\ : STD_LOGIC;
  signal \accu_V_11_fu_1322[7]_i_15_n_3\ : STD_LOGIC;
  signal \accu_V_11_fu_1322[7]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_11_fu_1322[7]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_11_fu_1322_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_11_fu_1322_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_11_fu_1322_reg[10]_i_2_n_10\ : STD_LOGIC;
  signal \accu_V_11_fu_1322_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \accu_V_11_fu_1322_reg[10]_i_2_n_6\ : STD_LOGIC;
  signal \accu_V_11_fu_1322_reg[10]_i_2_n_8\ : STD_LOGIC;
  signal \accu_V_11_fu_1322_reg[10]_i_2_n_9\ : STD_LOGIC;
  signal \accu_V_11_fu_1322_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_11_fu_1322_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_11_fu_1322_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_11_fu_1322_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_11_fu_1322_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_11_fu_1322_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_11_fu_1322_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_11_fu_1322_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_11_fu_1322_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \accu_V_11_fu_1322_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_11_fu_1322_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \accu_V_11_fu_1322_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \accu_V_11_fu_1322_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \accu_V_11_fu_1322_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \accu_V_11_fu_1322_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \accu_V_11_fu_1322_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \accu_V_11_fu_1322_reg[7]_i_4_n_10\ : STD_LOGIC;
  signal \accu_V_11_fu_1322_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_11_fu_1322_reg[7]_i_4_n_4\ : STD_LOGIC;
  signal \accu_V_11_fu_1322_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \accu_V_11_fu_1322_reg[7]_i_4_n_6\ : STD_LOGIC;
  signal \accu_V_11_fu_1322_reg[7]_i_4_n_7\ : STD_LOGIC;
  signal \accu_V_11_fu_1322_reg[7]_i_4_n_8\ : STD_LOGIC;
  signal \accu_V_11_fu_1322_reg[7]_i_4_n_9\ : STD_LOGIC;
  signal \accu_V_12_fu_1326[3]_i_10_n_3\ : STD_LOGIC;
  signal \accu_V_12_fu_1326[3]_i_11_n_3\ : STD_LOGIC;
  signal \accu_V_12_fu_1326[3]_i_12_n_3\ : STD_LOGIC;
  signal \accu_V_12_fu_1326[3]_i_13_n_3\ : STD_LOGIC;
  signal \accu_V_12_fu_1326[3]_i_14_n_3\ : STD_LOGIC;
  signal \accu_V_12_fu_1326[3]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_12_fu_1326[3]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_12_fu_1326[3]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_12_fu_1326[3]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_12_fu_1326[3]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_12_fu_1326[3]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_12_fu_1326[3]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_12_fu_1326[3]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_12_fu_1326[7]_i_10_n_3\ : STD_LOGIC;
  signal \accu_V_12_fu_1326[7]_i_11_n_3\ : STD_LOGIC;
  signal \accu_V_12_fu_1326[7]_i_13_n_3\ : STD_LOGIC;
  signal \accu_V_12_fu_1326[7]_i_14_n_3\ : STD_LOGIC;
  signal \accu_V_12_fu_1326[7]_i_15_n_3\ : STD_LOGIC;
  signal \accu_V_12_fu_1326[7]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_12_fu_1326[7]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_12_fu_1326_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_12_fu_1326_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_12_fu_1326_reg[10]_i_2_n_10\ : STD_LOGIC;
  signal \accu_V_12_fu_1326_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \accu_V_12_fu_1326_reg[10]_i_2_n_6\ : STD_LOGIC;
  signal \accu_V_12_fu_1326_reg[10]_i_2_n_8\ : STD_LOGIC;
  signal \accu_V_12_fu_1326_reg[10]_i_2_n_9\ : STD_LOGIC;
  signal \accu_V_12_fu_1326_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_12_fu_1326_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_12_fu_1326_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_12_fu_1326_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_12_fu_1326_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_12_fu_1326_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_12_fu_1326_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_12_fu_1326_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_12_fu_1326_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \accu_V_12_fu_1326_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_12_fu_1326_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \accu_V_12_fu_1326_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \accu_V_12_fu_1326_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \accu_V_12_fu_1326_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \accu_V_12_fu_1326_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \accu_V_12_fu_1326_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \accu_V_12_fu_1326_reg[7]_i_4_n_10\ : STD_LOGIC;
  signal \accu_V_12_fu_1326_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_12_fu_1326_reg[7]_i_4_n_4\ : STD_LOGIC;
  signal \accu_V_12_fu_1326_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \accu_V_12_fu_1326_reg[7]_i_4_n_6\ : STD_LOGIC;
  signal \accu_V_12_fu_1326_reg[7]_i_4_n_7\ : STD_LOGIC;
  signal \accu_V_12_fu_1326_reg[7]_i_4_n_8\ : STD_LOGIC;
  signal \accu_V_12_fu_1326_reg[7]_i_4_n_9\ : STD_LOGIC;
  signal \accu_V_13_fu_1330[3]_i_10_n_3\ : STD_LOGIC;
  signal \accu_V_13_fu_1330[3]_i_11_n_3\ : STD_LOGIC;
  signal \accu_V_13_fu_1330[3]_i_12_n_3\ : STD_LOGIC;
  signal \accu_V_13_fu_1330[3]_i_13_n_3\ : STD_LOGIC;
  signal \accu_V_13_fu_1330[3]_i_14_n_3\ : STD_LOGIC;
  signal \accu_V_13_fu_1330[3]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_13_fu_1330[3]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_13_fu_1330[3]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_13_fu_1330[3]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_13_fu_1330[3]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_13_fu_1330[3]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_13_fu_1330[3]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_13_fu_1330[3]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_13_fu_1330[7]_i_10_n_3\ : STD_LOGIC;
  signal \accu_V_13_fu_1330[7]_i_11_n_3\ : STD_LOGIC;
  signal \accu_V_13_fu_1330[7]_i_13_n_3\ : STD_LOGIC;
  signal \accu_V_13_fu_1330[7]_i_14_n_3\ : STD_LOGIC;
  signal \accu_V_13_fu_1330[7]_i_15_n_3\ : STD_LOGIC;
  signal \accu_V_13_fu_1330[7]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_13_fu_1330[7]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_13_fu_1330_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_13_fu_1330_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_13_fu_1330_reg[10]_i_2_n_10\ : STD_LOGIC;
  signal \accu_V_13_fu_1330_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \accu_V_13_fu_1330_reg[10]_i_2_n_6\ : STD_LOGIC;
  signal \accu_V_13_fu_1330_reg[10]_i_2_n_8\ : STD_LOGIC;
  signal \accu_V_13_fu_1330_reg[10]_i_2_n_9\ : STD_LOGIC;
  signal \accu_V_13_fu_1330_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_13_fu_1330_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_13_fu_1330_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_13_fu_1330_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_13_fu_1330_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_13_fu_1330_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_13_fu_1330_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_13_fu_1330_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_13_fu_1330_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \accu_V_13_fu_1330_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_13_fu_1330_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \accu_V_13_fu_1330_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \accu_V_13_fu_1330_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \accu_V_13_fu_1330_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \accu_V_13_fu_1330_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \accu_V_13_fu_1330_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \accu_V_13_fu_1330_reg[7]_i_4_n_10\ : STD_LOGIC;
  signal \accu_V_13_fu_1330_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_13_fu_1330_reg[7]_i_4_n_4\ : STD_LOGIC;
  signal \accu_V_13_fu_1330_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \accu_V_13_fu_1330_reg[7]_i_4_n_6\ : STD_LOGIC;
  signal \accu_V_13_fu_1330_reg[7]_i_4_n_7\ : STD_LOGIC;
  signal \accu_V_13_fu_1330_reg[7]_i_4_n_8\ : STD_LOGIC;
  signal \accu_V_13_fu_1330_reg[7]_i_4_n_9\ : STD_LOGIC;
  signal \accu_V_14_fu_1334[3]_i_10_n_3\ : STD_LOGIC;
  signal \accu_V_14_fu_1334[3]_i_11_n_3\ : STD_LOGIC;
  signal \accu_V_14_fu_1334[3]_i_12_n_3\ : STD_LOGIC;
  signal \accu_V_14_fu_1334[3]_i_13_n_3\ : STD_LOGIC;
  signal \accu_V_14_fu_1334[3]_i_14_n_3\ : STD_LOGIC;
  signal \accu_V_14_fu_1334[3]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_14_fu_1334[3]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_14_fu_1334[3]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_14_fu_1334[3]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_14_fu_1334[3]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_14_fu_1334[3]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_14_fu_1334[3]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_14_fu_1334[3]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_14_fu_1334[7]_i_10_n_3\ : STD_LOGIC;
  signal \accu_V_14_fu_1334[7]_i_11_n_3\ : STD_LOGIC;
  signal \accu_V_14_fu_1334[7]_i_13_n_3\ : STD_LOGIC;
  signal \accu_V_14_fu_1334[7]_i_14_n_3\ : STD_LOGIC;
  signal \accu_V_14_fu_1334[7]_i_15_n_3\ : STD_LOGIC;
  signal \accu_V_14_fu_1334[7]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_14_fu_1334[7]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_14_fu_1334_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_14_fu_1334_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_14_fu_1334_reg[10]_i_2_n_10\ : STD_LOGIC;
  signal \accu_V_14_fu_1334_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \accu_V_14_fu_1334_reg[10]_i_2_n_6\ : STD_LOGIC;
  signal \accu_V_14_fu_1334_reg[10]_i_2_n_8\ : STD_LOGIC;
  signal \accu_V_14_fu_1334_reg[10]_i_2_n_9\ : STD_LOGIC;
  signal \accu_V_14_fu_1334_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_14_fu_1334_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_14_fu_1334_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_14_fu_1334_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_14_fu_1334_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_14_fu_1334_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_14_fu_1334_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_14_fu_1334_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_14_fu_1334_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \accu_V_14_fu_1334_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_14_fu_1334_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \accu_V_14_fu_1334_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \accu_V_14_fu_1334_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \accu_V_14_fu_1334_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \accu_V_14_fu_1334_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \accu_V_14_fu_1334_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \accu_V_14_fu_1334_reg[7]_i_4_n_10\ : STD_LOGIC;
  signal \accu_V_14_fu_1334_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_14_fu_1334_reg[7]_i_4_n_4\ : STD_LOGIC;
  signal \accu_V_14_fu_1334_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \accu_V_14_fu_1334_reg[7]_i_4_n_6\ : STD_LOGIC;
  signal \accu_V_14_fu_1334_reg[7]_i_4_n_7\ : STD_LOGIC;
  signal \accu_V_14_fu_1334_reg[7]_i_4_n_8\ : STD_LOGIC;
  signal \accu_V_14_fu_1334_reg[7]_i_4_n_9\ : STD_LOGIC;
  signal \accu_V_15_fu_1338[3]_i_10_n_3\ : STD_LOGIC;
  signal \accu_V_15_fu_1338[3]_i_11_n_3\ : STD_LOGIC;
  signal \accu_V_15_fu_1338[3]_i_12_n_3\ : STD_LOGIC;
  signal \accu_V_15_fu_1338[3]_i_13_n_3\ : STD_LOGIC;
  signal \accu_V_15_fu_1338[3]_i_14_n_3\ : STD_LOGIC;
  signal \accu_V_15_fu_1338[3]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_15_fu_1338[3]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_15_fu_1338[3]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_15_fu_1338[3]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_15_fu_1338[3]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_15_fu_1338[3]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_15_fu_1338[3]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_15_fu_1338[3]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_15_fu_1338[7]_i_10_n_3\ : STD_LOGIC;
  signal \accu_V_15_fu_1338[7]_i_11_n_3\ : STD_LOGIC;
  signal \accu_V_15_fu_1338[7]_i_13_n_3\ : STD_LOGIC;
  signal \accu_V_15_fu_1338[7]_i_14_n_3\ : STD_LOGIC;
  signal \accu_V_15_fu_1338[7]_i_15_n_3\ : STD_LOGIC;
  signal \accu_V_15_fu_1338[7]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_15_fu_1338[7]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_15_fu_1338_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_15_fu_1338_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_15_fu_1338_reg[10]_i_2_n_10\ : STD_LOGIC;
  signal \accu_V_15_fu_1338_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \accu_V_15_fu_1338_reg[10]_i_2_n_6\ : STD_LOGIC;
  signal \accu_V_15_fu_1338_reg[10]_i_2_n_8\ : STD_LOGIC;
  signal \accu_V_15_fu_1338_reg[10]_i_2_n_9\ : STD_LOGIC;
  signal \accu_V_15_fu_1338_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_15_fu_1338_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_15_fu_1338_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_15_fu_1338_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_15_fu_1338_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_15_fu_1338_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_15_fu_1338_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_15_fu_1338_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_15_fu_1338_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \accu_V_15_fu_1338_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_15_fu_1338_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \accu_V_15_fu_1338_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \accu_V_15_fu_1338_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \accu_V_15_fu_1338_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \accu_V_15_fu_1338_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \accu_V_15_fu_1338_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \accu_V_15_fu_1338_reg[7]_i_4_n_10\ : STD_LOGIC;
  signal \accu_V_15_fu_1338_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_15_fu_1338_reg[7]_i_4_n_4\ : STD_LOGIC;
  signal \accu_V_15_fu_1338_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \accu_V_15_fu_1338_reg[7]_i_4_n_6\ : STD_LOGIC;
  signal \accu_V_15_fu_1338_reg[7]_i_4_n_7\ : STD_LOGIC;
  signal \accu_V_15_fu_1338_reg[7]_i_4_n_8\ : STD_LOGIC;
  signal \accu_V_15_fu_1338_reg[7]_i_4_n_9\ : STD_LOGIC;
  signal \accu_V_16_fu_1342[3]_i_10_n_3\ : STD_LOGIC;
  signal \accu_V_16_fu_1342[3]_i_11_n_3\ : STD_LOGIC;
  signal \accu_V_16_fu_1342[3]_i_12_n_3\ : STD_LOGIC;
  signal \accu_V_16_fu_1342[3]_i_13_n_3\ : STD_LOGIC;
  signal \accu_V_16_fu_1342[3]_i_14_n_3\ : STD_LOGIC;
  signal \accu_V_16_fu_1342[3]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_16_fu_1342[3]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_16_fu_1342[3]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_16_fu_1342[3]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_16_fu_1342[3]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_16_fu_1342[3]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_16_fu_1342[3]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_16_fu_1342[3]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_16_fu_1342[7]_i_10_n_3\ : STD_LOGIC;
  signal \accu_V_16_fu_1342[7]_i_11_n_3\ : STD_LOGIC;
  signal \accu_V_16_fu_1342[7]_i_13_n_3\ : STD_LOGIC;
  signal \accu_V_16_fu_1342[7]_i_14_n_3\ : STD_LOGIC;
  signal \accu_V_16_fu_1342[7]_i_15_n_3\ : STD_LOGIC;
  signal \accu_V_16_fu_1342[7]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_16_fu_1342[7]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_16_fu_1342_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_16_fu_1342_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_16_fu_1342_reg[10]_i_2_n_10\ : STD_LOGIC;
  signal \accu_V_16_fu_1342_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \accu_V_16_fu_1342_reg[10]_i_2_n_6\ : STD_LOGIC;
  signal \accu_V_16_fu_1342_reg[10]_i_2_n_8\ : STD_LOGIC;
  signal \accu_V_16_fu_1342_reg[10]_i_2_n_9\ : STD_LOGIC;
  signal \accu_V_16_fu_1342_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_16_fu_1342_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_16_fu_1342_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_16_fu_1342_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_16_fu_1342_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_16_fu_1342_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_16_fu_1342_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_16_fu_1342_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_16_fu_1342_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \accu_V_16_fu_1342_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_16_fu_1342_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \accu_V_16_fu_1342_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \accu_V_16_fu_1342_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \accu_V_16_fu_1342_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \accu_V_16_fu_1342_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \accu_V_16_fu_1342_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \accu_V_16_fu_1342_reg[7]_i_4_n_10\ : STD_LOGIC;
  signal \accu_V_16_fu_1342_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_16_fu_1342_reg[7]_i_4_n_4\ : STD_LOGIC;
  signal \accu_V_16_fu_1342_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \accu_V_16_fu_1342_reg[7]_i_4_n_6\ : STD_LOGIC;
  signal \accu_V_16_fu_1342_reg[7]_i_4_n_7\ : STD_LOGIC;
  signal \accu_V_16_fu_1342_reg[7]_i_4_n_8\ : STD_LOGIC;
  signal \accu_V_16_fu_1342_reg[7]_i_4_n_9\ : STD_LOGIC;
  signal \accu_V_17_fu_1346[3]_i_10_n_3\ : STD_LOGIC;
  signal \accu_V_17_fu_1346[3]_i_11_n_3\ : STD_LOGIC;
  signal \accu_V_17_fu_1346[3]_i_12_n_3\ : STD_LOGIC;
  signal \accu_V_17_fu_1346[3]_i_13_n_3\ : STD_LOGIC;
  signal \accu_V_17_fu_1346[3]_i_14_n_3\ : STD_LOGIC;
  signal \accu_V_17_fu_1346[3]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_17_fu_1346[3]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_17_fu_1346[3]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_17_fu_1346[3]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_17_fu_1346[3]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_17_fu_1346[3]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_17_fu_1346[3]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_17_fu_1346[3]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_17_fu_1346[7]_i_10_n_3\ : STD_LOGIC;
  signal \accu_V_17_fu_1346[7]_i_11_n_3\ : STD_LOGIC;
  signal \accu_V_17_fu_1346[7]_i_13_n_3\ : STD_LOGIC;
  signal \accu_V_17_fu_1346[7]_i_14_n_3\ : STD_LOGIC;
  signal \accu_V_17_fu_1346[7]_i_15_n_3\ : STD_LOGIC;
  signal \accu_V_17_fu_1346[7]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_17_fu_1346[7]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_17_fu_1346_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_17_fu_1346_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_17_fu_1346_reg[10]_i_2_n_10\ : STD_LOGIC;
  signal \accu_V_17_fu_1346_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \accu_V_17_fu_1346_reg[10]_i_2_n_6\ : STD_LOGIC;
  signal \accu_V_17_fu_1346_reg[10]_i_2_n_8\ : STD_LOGIC;
  signal \accu_V_17_fu_1346_reg[10]_i_2_n_9\ : STD_LOGIC;
  signal \accu_V_17_fu_1346_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_17_fu_1346_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_17_fu_1346_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_17_fu_1346_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_17_fu_1346_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_17_fu_1346_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_17_fu_1346_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_17_fu_1346_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_17_fu_1346_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \accu_V_17_fu_1346_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_17_fu_1346_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \accu_V_17_fu_1346_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \accu_V_17_fu_1346_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \accu_V_17_fu_1346_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \accu_V_17_fu_1346_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \accu_V_17_fu_1346_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \accu_V_17_fu_1346_reg[7]_i_4_n_10\ : STD_LOGIC;
  signal \accu_V_17_fu_1346_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_17_fu_1346_reg[7]_i_4_n_4\ : STD_LOGIC;
  signal \accu_V_17_fu_1346_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \accu_V_17_fu_1346_reg[7]_i_4_n_6\ : STD_LOGIC;
  signal \accu_V_17_fu_1346_reg[7]_i_4_n_7\ : STD_LOGIC;
  signal \accu_V_17_fu_1346_reg[7]_i_4_n_8\ : STD_LOGIC;
  signal \accu_V_17_fu_1346_reg[7]_i_4_n_9\ : STD_LOGIC;
  signal \accu_V_18_fu_1350[3]_i_10_n_3\ : STD_LOGIC;
  signal \accu_V_18_fu_1350[3]_i_11_n_3\ : STD_LOGIC;
  signal \accu_V_18_fu_1350[3]_i_12_n_3\ : STD_LOGIC;
  signal \accu_V_18_fu_1350[3]_i_13_n_3\ : STD_LOGIC;
  signal \accu_V_18_fu_1350[3]_i_14_n_3\ : STD_LOGIC;
  signal \accu_V_18_fu_1350[3]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_18_fu_1350[3]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_18_fu_1350[3]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_18_fu_1350[3]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_18_fu_1350[3]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_18_fu_1350[3]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_18_fu_1350[3]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_18_fu_1350[3]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_18_fu_1350[7]_i_10_n_3\ : STD_LOGIC;
  signal \accu_V_18_fu_1350[7]_i_11_n_3\ : STD_LOGIC;
  signal \accu_V_18_fu_1350[7]_i_13_n_3\ : STD_LOGIC;
  signal \accu_V_18_fu_1350[7]_i_14_n_3\ : STD_LOGIC;
  signal \accu_V_18_fu_1350[7]_i_15_n_3\ : STD_LOGIC;
  signal \accu_V_18_fu_1350[7]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_18_fu_1350[7]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_18_fu_1350_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_18_fu_1350_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_18_fu_1350_reg[10]_i_2_n_10\ : STD_LOGIC;
  signal \accu_V_18_fu_1350_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \accu_V_18_fu_1350_reg[10]_i_2_n_6\ : STD_LOGIC;
  signal \accu_V_18_fu_1350_reg[10]_i_2_n_8\ : STD_LOGIC;
  signal \accu_V_18_fu_1350_reg[10]_i_2_n_9\ : STD_LOGIC;
  signal \accu_V_18_fu_1350_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_18_fu_1350_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_18_fu_1350_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_18_fu_1350_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_18_fu_1350_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_18_fu_1350_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_18_fu_1350_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_18_fu_1350_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_18_fu_1350_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \accu_V_18_fu_1350_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_18_fu_1350_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \accu_V_18_fu_1350_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \accu_V_18_fu_1350_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \accu_V_18_fu_1350_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \accu_V_18_fu_1350_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \accu_V_18_fu_1350_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \accu_V_18_fu_1350_reg[7]_i_4_n_10\ : STD_LOGIC;
  signal \accu_V_18_fu_1350_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_18_fu_1350_reg[7]_i_4_n_4\ : STD_LOGIC;
  signal \accu_V_18_fu_1350_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \accu_V_18_fu_1350_reg[7]_i_4_n_6\ : STD_LOGIC;
  signal \accu_V_18_fu_1350_reg[7]_i_4_n_7\ : STD_LOGIC;
  signal \accu_V_18_fu_1350_reg[7]_i_4_n_8\ : STD_LOGIC;
  signal \accu_V_18_fu_1350_reg[7]_i_4_n_9\ : STD_LOGIC;
  signal \accu_V_19_fu_1354[3]_i_10_n_3\ : STD_LOGIC;
  signal \accu_V_19_fu_1354[3]_i_11_n_3\ : STD_LOGIC;
  signal \accu_V_19_fu_1354[3]_i_12_n_3\ : STD_LOGIC;
  signal \accu_V_19_fu_1354[3]_i_13_n_3\ : STD_LOGIC;
  signal \accu_V_19_fu_1354[3]_i_14_n_3\ : STD_LOGIC;
  signal \accu_V_19_fu_1354[3]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_19_fu_1354[3]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_19_fu_1354[3]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_19_fu_1354[3]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_19_fu_1354[3]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_19_fu_1354[3]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_19_fu_1354[3]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_19_fu_1354[3]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_19_fu_1354[7]_i_10_n_3\ : STD_LOGIC;
  signal \accu_V_19_fu_1354[7]_i_11_n_3\ : STD_LOGIC;
  signal \accu_V_19_fu_1354[7]_i_13_n_3\ : STD_LOGIC;
  signal \accu_V_19_fu_1354[7]_i_14_n_3\ : STD_LOGIC;
  signal \accu_V_19_fu_1354[7]_i_15_n_3\ : STD_LOGIC;
  signal \accu_V_19_fu_1354[7]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_19_fu_1354[7]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_19_fu_1354_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_19_fu_1354_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_19_fu_1354_reg[10]_i_2_n_10\ : STD_LOGIC;
  signal \accu_V_19_fu_1354_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \accu_V_19_fu_1354_reg[10]_i_2_n_6\ : STD_LOGIC;
  signal \accu_V_19_fu_1354_reg[10]_i_2_n_8\ : STD_LOGIC;
  signal \accu_V_19_fu_1354_reg[10]_i_2_n_9\ : STD_LOGIC;
  signal \accu_V_19_fu_1354_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_19_fu_1354_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_19_fu_1354_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_19_fu_1354_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_19_fu_1354_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_19_fu_1354_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_19_fu_1354_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_19_fu_1354_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_19_fu_1354_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \accu_V_19_fu_1354_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_19_fu_1354_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \accu_V_19_fu_1354_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \accu_V_19_fu_1354_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \accu_V_19_fu_1354_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \accu_V_19_fu_1354_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \accu_V_19_fu_1354_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \accu_V_19_fu_1354_reg[7]_i_4_n_10\ : STD_LOGIC;
  signal \accu_V_19_fu_1354_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_19_fu_1354_reg[7]_i_4_n_4\ : STD_LOGIC;
  signal \accu_V_19_fu_1354_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \accu_V_19_fu_1354_reg[7]_i_4_n_6\ : STD_LOGIC;
  signal \accu_V_19_fu_1354_reg[7]_i_4_n_7\ : STD_LOGIC;
  signal \accu_V_19_fu_1354_reg[7]_i_4_n_8\ : STD_LOGIC;
  signal \accu_V_19_fu_1354_reg[7]_i_4_n_9\ : STD_LOGIC;
  signal \accu_V_1_fu_1282[3]_i_10_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_1282[3]_i_11_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_1282[3]_i_12_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_1282[3]_i_13_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_1282[3]_i_14_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_1282[3]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_1282[3]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_1282[3]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_1282[3]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_1282[3]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_1282[3]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_1282[3]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_1282[3]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_1282[7]_i_10_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_1282[7]_i_11_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_1282[7]_i_13_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_1282[7]_i_14_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_1282[7]_i_15_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_1282[7]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_1282[7]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_1282_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_1_fu_1282_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_1_fu_1282_reg[10]_i_2_n_10\ : STD_LOGIC;
  signal \accu_V_1_fu_1282_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \accu_V_1_fu_1282_reg[10]_i_2_n_6\ : STD_LOGIC;
  signal \accu_V_1_fu_1282_reg[10]_i_2_n_8\ : STD_LOGIC;
  signal \accu_V_1_fu_1282_reg[10]_i_2_n_9\ : STD_LOGIC;
  signal \accu_V_1_fu_1282_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_1282_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_1_fu_1282_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_1_fu_1282_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_1_fu_1282_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_1282_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_1_fu_1282_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_1_fu_1282_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_1_fu_1282_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \accu_V_1_fu_1282_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_1282_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \accu_V_1_fu_1282_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \accu_V_1_fu_1282_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \accu_V_1_fu_1282_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \accu_V_1_fu_1282_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \accu_V_1_fu_1282_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \accu_V_1_fu_1282_reg[7]_i_4_n_10\ : STD_LOGIC;
  signal \accu_V_1_fu_1282_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_1_fu_1282_reg[7]_i_4_n_4\ : STD_LOGIC;
  signal \accu_V_1_fu_1282_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \accu_V_1_fu_1282_reg[7]_i_4_n_6\ : STD_LOGIC;
  signal \accu_V_1_fu_1282_reg[7]_i_4_n_7\ : STD_LOGIC;
  signal \accu_V_1_fu_1282_reg[7]_i_4_n_8\ : STD_LOGIC;
  signal \accu_V_1_fu_1282_reg[7]_i_4_n_9\ : STD_LOGIC;
  signal \accu_V_20_fu_1358[3]_i_10_n_3\ : STD_LOGIC;
  signal \accu_V_20_fu_1358[3]_i_11_n_3\ : STD_LOGIC;
  signal \accu_V_20_fu_1358[3]_i_12_n_3\ : STD_LOGIC;
  signal \accu_V_20_fu_1358[3]_i_13_n_3\ : STD_LOGIC;
  signal \accu_V_20_fu_1358[3]_i_14_n_3\ : STD_LOGIC;
  signal \accu_V_20_fu_1358[3]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_20_fu_1358[3]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_20_fu_1358[3]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_20_fu_1358[3]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_20_fu_1358[3]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_20_fu_1358[3]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_20_fu_1358[3]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_20_fu_1358[3]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_20_fu_1358[7]_i_10_n_3\ : STD_LOGIC;
  signal \accu_V_20_fu_1358[7]_i_11_n_3\ : STD_LOGIC;
  signal \accu_V_20_fu_1358[7]_i_13_n_3\ : STD_LOGIC;
  signal \accu_V_20_fu_1358[7]_i_14_n_3\ : STD_LOGIC;
  signal \accu_V_20_fu_1358[7]_i_15_n_3\ : STD_LOGIC;
  signal \accu_V_20_fu_1358[7]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_20_fu_1358[7]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_20_fu_1358_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_20_fu_1358_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_20_fu_1358_reg[10]_i_2_n_10\ : STD_LOGIC;
  signal \accu_V_20_fu_1358_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \accu_V_20_fu_1358_reg[10]_i_2_n_6\ : STD_LOGIC;
  signal \accu_V_20_fu_1358_reg[10]_i_2_n_8\ : STD_LOGIC;
  signal \accu_V_20_fu_1358_reg[10]_i_2_n_9\ : STD_LOGIC;
  signal \accu_V_20_fu_1358_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_20_fu_1358_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_20_fu_1358_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_20_fu_1358_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_20_fu_1358_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_20_fu_1358_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_20_fu_1358_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_20_fu_1358_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_20_fu_1358_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \accu_V_20_fu_1358_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_20_fu_1358_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \accu_V_20_fu_1358_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \accu_V_20_fu_1358_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \accu_V_20_fu_1358_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \accu_V_20_fu_1358_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \accu_V_20_fu_1358_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \accu_V_20_fu_1358_reg[7]_i_4_n_10\ : STD_LOGIC;
  signal \accu_V_20_fu_1358_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_20_fu_1358_reg[7]_i_4_n_4\ : STD_LOGIC;
  signal \accu_V_20_fu_1358_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \accu_V_20_fu_1358_reg[7]_i_4_n_6\ : STD_LOGIC;
  signal \accu_V_20_fu_1358_reg[7]_i_4_n_7\ : STD_LOGIC;
  signal \accu_V_20_fu_1358_reg[7]_i_4_n_8\ : STD_LOGIC;
  signal \accu_V_20_fu_1358_reg[7]_i_4_n_9\ : STD_LOGIC;
  signal \accu_V_21_fu_1362[3]_i_10_n_3\ : STD_LOGIC;
  signal \accu_V_21_fu_1362[3]_i_11_n_3\ : STD_LOGIC;
  signal \accu_V_21_fu_1362[3]_i_12_n_3\ : STD_LOGIC;
  signal \accu_V_21_fu_1362[3]_i_13_n_3\ : STD_LOGIC;
  signal \accu_V_21_fu_1362[3]_i_14_n_3\ : STD_LOGIC;
  signal \accu_V_21_fu_1362[3]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_21_fu_1362[3]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_21_fu_1362[3]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_21_fu_1362[3]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_21_fu_1362[3]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_21_fu_1362[3]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_21_fu_1362[3]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_21_fu_1362[3]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_21_fu_1362[7]_i_10_n_3\ : STD_LOGIC;
  signal \accu_V_21_fu_1362[7]_i_11_n_3\ : STD_LOGIC;
  signal \accu_V_21_fu_1362[7]_i_13_n_3\ : STD_LOGIC;
  signal \accu_V_21_fu_1362[7]_i_14_n_3\ : STD_LOGIC;
  signal \accu_V_21_fu_1362[7]_i_15_n_3\ : STD_LOGIC;
  signal \accu_V_21_fu_1362[7]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_21_fu_1362[7]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_21_fu_1362_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_21_fu_1362_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_21_fu_1362_reg[10]_i_2_n_10\ : STD_LOGIC;
  signal \accu_V_21_fu_1362_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \accu_V_21_fu_1362_reg[10]_i_2_n_6\ : STD_LOGIC;
  signal \accu_V_21_fu_1362_reg[10]_i_2_n_8\ : STD_LOGIC;
  signal \accu_V_21_fu_1362_reg[10]_i_2_n_9\ : STD_LOGIC;
  signal \accu_V_21_fu_1362_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_21_fu_1362_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_21_fu_1362_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_21_fu_1362_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_21_fu_1362_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_21_fu_1362_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_21_fu_1362_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_21_fu_1362_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_21_fu_1362_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \accu_V_21_fu_1362_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_21_fu_1362_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \accu_V_21_fu_1362_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \accu_V_21_fu_1362_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \accu_V_21_fu_1362_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \accu_V_21_fu_1362_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \accu_V_21_fu_1362_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \accu_V_21_fu_1362_reg[7]_i_4_n_10\ : STD_LOGIC;
  signal \accu_V_21_fu_1362_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_21_fu_1362_reg[7]_i_4_n_4\ : STD_LOGIC;
  signal \accu_V_21_fu_1362_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \accu_V_21_fu_1362_reg[7]_i_4_n_6\ : STD_LOGIC;
  signal \accu_V_21_fu_1362_reg[7]_i_4_n_7\ : STD_LOGIC;
  signal \accu_V_21_fu_1362_reg[7]_i_4_n_8\ : STD_LOGIC;
  signal \accu_V_21_fu_1362_reg[7]_i_4_n_9\ : STD_LOGIC;
  signal \accu_V_22_fu_1366[3]_i_10_n_3\ : STD_LOGIC;
  signal \accu_V_22_fu_1366[3]_i_11_n_3\ : STD_LOGIC;
  signal \accu_V_22_fu_1366[3]_i_12_n_3\ : STD_LOGIC;
  signal \accu_V_22_fu_1366[3]_i_13_n_3\ : STD_LOGIC;
  signal \accu_V_22_fu_1366[3]_i_14_n_3\ : STD_LOGIC;
  signal \accu_V_22_fu_1366[3]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_22_fu_1366[3]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_22_fu_1366[3]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_22_fu_1366[3]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_22_fu_1366[3]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_22_fu_1366[3]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_22_fu_1366[3]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_22_fu_1366[3]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_22_fu_1366[7]_i_10_n_3\ : STD_LOGIC;
  signal \accu_V_22_fu_1366[7]_i_11_n_3\ : STD_LOGIC;
  signal \accu_V_22_fu_1366[7]_i_13_n_3\ : STD_LOGIC;
  signal \accu_V_22_fu_1366[7]_i_14_n_3\ : STD_LOGIC;
  signal \accu_V_22_fu_1366[7]_i_15_n_3\ : STD_LOGIC;
  signal \accu_V_22_fu_1366[7]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_22_fu_1366[7]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_22_fu_1366_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_22_fu_1366_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_22_fu_1366_reg[10]_i_2_n_10\ : STD_LOGIC;
  signal \accu_V_22_fu_1366_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \accu_V_22_fu_1366_reg[10]_i_2_n_6\ : STD_LOGIC;
  signal \accu_V_22_fu_1366_reg[10]_i_2_n_8\ : STD_LOGIC;
  signal \accu_V_22_fu_1366_reg[10]_i_2_n_9\ : STD_LOGIC;
  signal \accu_V_22_fu_1366_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_22_fu_1366_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_22_fu_1366_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_22_fu_1366_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_22_fu_1366_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_22_fu_1366_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_22_fu_1366_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_22_fu_1366_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_22_fu_1366_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \accu_V_22_fu_1366_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_22_fu_1366_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \accu_V_22_fu_1366_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \accu_V_22_fu_1366_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \accu_V_22_fu_1366_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \accu_V_22_fu_1366_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \accu_V_22_fu_1366_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \accu_V_22_fu_1366_reg[7]_i_4_n_10\ : STD_LOGIC;
  signal \accu_V_22_fu_1366_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_22_fu_1366_reg[7]_i_4_n_4\ : STD_LOGIC;
  signal \accu_V_22_fu_1366_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \accu_V_22_fu_1366_reg[7]_i_4_n_6\ : STD_LOGIC;
  signal \accu_V_22_fu_1366_reg[7]_i_4_n_7\ : STD_LOGIC;
  signal \accu_V_22_fu_1366_reg[7]_i_4_n_8\ : STD_LOGIC;
  signal \accu_V_22_fu_1366_reg[7]_i_4_n_9\ : STD_LOGIC;
  signal \accu_V_23_fu_1370[3]_i_10_n_3\ : STD_LOGIC;
  signal \accu_V_23_fu_1370[3]_i_11_n_3\ : STD_LOGIC;
  signal \accu_V_23_fu_1370[3]_i_12_n_3\ : STD_LOGIC;
  signal \accu_V_23_fu_1370[3]_i_13_n_3\ : STD_LOGIC;
  signal \accu_V_23_fu_1370[3]_i_14_n_3\ : STD_LOGIC;
  signal \accu_V_23_fu_1370[3]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_23_fu_1370[3]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_23_fu_1370[3]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_23_fu_1370[3]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_23_fu_1370[3]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_23_fu_1370[3]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_23_fu_1370[3]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_23_fu_1370[3]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_23_fu_1370[7]_i_10_n_3\ : STD_LOGIC;
  signal \accu_V_23_fu_1370[7]_i_11_n_3\ : STD_LOGIC;
  signal \accu_V_23_fu_1370[7]_i_13_n_3\ : STD_LOGIC;
  signal \accu_V_23_fu_1370[7]_i_14_n_3\ : STD_LOGIC;
  signal \accu_V_23_fu_1370[7]_i_15_n_3\ : STD_LOGIC;
  signal \accu_V_23_fu_1370[7]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_23_fu_1370[7]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_23_fu_1370_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_23_fu_1370_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_23_fu_1370_reg[10]_i_2_n_10\ : STD_LOGIC;
  signal \accu_V_23_fu_1370_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \accu_V_23_fu_1370_reg[10]_i_2_n_6\ : STD_LOGIC;
  signal \accu_V_23_fu_1370_reg[10]_i_2_n_8\ : STD_LOGIC;
  signal \accu_V_23_fu_1370_reg[10]_i_2_n_9\ : STD_LOGIC;
  signal \accu_V_23_fu_1370_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_23_fu_1370_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_23_fu_1370_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_23_fu_1370_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_23_fu_1370_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_23_fu_1370_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_23_fu_1370_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_23_fu_1370_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_23_fu_1370_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \accu_V_23_fu_1370_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_23_fu_1370_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \accu_V_23_fu_1370_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \accu_V_23_fu_1370_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \accu_V_23_fu_1370_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \accu_V_23_fu_1370_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \accu_V_23_fu_1370_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \accu_V_23_fu_1370_reg[7]_i_4_n_10\ : STD_LOGIC;
  signal \accu_V_23_fu_1370_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_23_fu_1370_reg[7]_i_4_n_4\ : STD_LOGIC;
  signal \accu_V_23_fu_1370_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \accu_V_23_fu_1370_reg[7]_i_4_n_6\ : STD_LOGIC;
  signal \accu_V_23_fu_1370_reg[7]_i_4_n_7\ : STD_LOGIC;
  signal \accu_V_23_fu_1370_reg[7]_i_4_n_8\ : STD_LOGIC;
  signal \accu_V_23_fu_1370_reg[7]_i_4_n_9\ : STD_LOGIC;
  signal \accu_V_24_fu_1374[3]_i_10_n_3\ : STD_LOGIC;
  signal \accu_V_24_fu_1374[3]_i_11_n_3\ : STD_LOGIC;
  signal \accu_V_24_fu_1374[3]_i_12_n_3\ : STD_LOGIC;
  signal \accu_V_24_fu_1374[3]_i_13_n_3\ : STD_LOGIC;
  signal \accu_V_24_fu_1374[3]_i_14_n_3\ : STD_LOGIC;
  signal \accu_V_24_fu_1374[3]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_24_fu_1374[3]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_24_fu_1374[3]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_24_fu_1374[3]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_24_fu_1374[3]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_24_fu_1374[3]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_24_fu_1374[3]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_24_fu_1374[3]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_24_fu_1374[7]_i_10_n_3\ : STD_LOGIC;
  signal \accu_V_24_fu_1374[7]_i_11_n_3\ : STD_LOGIC;
  signal \accu_V_24_fu_1374[7]_i_13_n_3\ : STD_LOGIC;
  signal \accu_V_24_fu_1374[7]_i_14_n_3\ : STD_LOGIC;
  signal \accu_V_24_fu_1374[7]_i_15_n_3\ : STD_LOGIC;
  signal \accu_V_24_fu_1374[7]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_24_fu_1374[7]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_24_fu_1374_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_24_fu_1374_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_24_fu_1374_reg[10]_i_2_n_10\ : STD_LOGIC;
  signal \accu_V_24_fu_1374_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \accu_V_24_fu_1374_reg[10]_i_2_n_6\ : STD_LOGIC;
  signal \accu_V_24_fu_1374_reg[10]_i_2_n_8\ : STD_LOGIC;
  signal \accu_V_24_fu_1374_reg[10]_i_2_n_9\ : STD_LOGIC;
  signal \accu_V_24_fu_1374_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_24_fu_1374_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_24_fu_1374_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_24_fu_1374_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_24_fu_1374_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_24_fu_1374_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_24_fu_1374_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_24_fu_1374_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_24_fu_1374_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \accu_V_24_fu_1374_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_24_fu_1374_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \accu_V_24_fu_1374_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \accu_V_24_fu_1374_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \accu_V_24_fu_1374_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \accu_V_24_fu_1374_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \accu_V_24_fu_1374_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \accu_V_24_fu_1374_reg[7]_i_4_n_10\ : STD_LOGIC;
  signal \accu_V_24_fu_1374_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_24_fu_1374_reg[7]_i_4_n_4\ : STD_LOGIC;
  signal \accu_V_24_fu_1374_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \accu_V_24_fu_1374_reg[7]_i_4_n_6\ : STD_LOGIC;
  signal \accu_V_24_fu_1374_reg[7]_i_4_n_7\ : STD_LOGIC;
  signal \accu_V_24_fu_1374_reg[7]_i_4_n_8\ : STD_LOGIC;
  signal \accu_V_24_fu_1374_reg[7]_i_4_n_9\ : STD_LOGIC;
  signal \accu_V_25_fu_1378[3]_i_10_n_3\ : STD_LOGIC;
  signal \accu_V_25_fu_1378[3]_i_11_n_3\ : STD_LOGIC;
  signal \accu_V_25_fu_1378[3]_i_12_n_3\ : STD_LOGIC;
  signal \accu_V_25_fu_1378[3]_i_13_n_3\ : STD_LOGIC;
  signal \accu_V_25_fu_1378[3]_i_14_n_3\ : STD_LOGIC;
  signal \accu_V_25_fu_1378[3]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_25_fu_1378[3]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_25_fu_1378[3]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_25_fu_1378[3]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_25_fu_1378[3]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_25_fu_1378[3]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_25_fu_1378[3]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_25_fu_1378[3]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_25_fu_1378[7]_i_10_n_3\ : STD_LOGIC;
  signal \accu_V_25_fu_1378[7]_i_11_n_3\ : STD_LOGIC;
  signal \accu_V_25_fu_1378[7]_i_13_n_3\ : STD_LOGIC;
  signal \accu_V_25_fu_1378[7]_i_14_n_3\ : STD_LOGIC;
  signal \accu_V_25_fu_1378[7]_i_15_n_3\ : STD_LOGIC;
  signal \accu_V_25_fu_1378[7]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_25_fu_1378[7]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_25_fu_1378_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_25_fu_1378_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_25_fu_1378_reg[10]_i_2_n_10\ : STD_LOGIC;
  signal \accu_V_25_fu_1378_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \accu_V_25_fu_1378_reg[10]_i_2_n_6\ : STD_LOGIC;
  signal \accu_V_25_fu_1378_reg[10]_i_2_n_8\ : STD_LOGIC;
  signal \accu_V_25_fu_1378_reg[10]_i_2_n_9\ : STD_LOGIC;
  signal \accu_V_25_fu_1378_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_25_fu_1378_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_25_fu_1378_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_25_fu_1378_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_25_fu_1378_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_25_fu_1378_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_25_fu_1378_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_25_fu_1378_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_25_fu_1378_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \accu_V_25_fu_1378_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_25_fu_1378_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \accu_V_25_fu_1378_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \accu_V_25_fu_1378_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \accu_V_25_fu_1378_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \accu_V_25_fu_1378_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \accu_V_25_fu_1378_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \accu_V_25_fu_1378_reg[7]_i_4_n_10\ : STD_LOGIC;
  signal \accu_V_25_fu_1378_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_25_fu_1378_reg[7]_i_4_n_4\ : STD_LOGIC;
  signal \accu_V_25_fu_1378_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \accu_V_25_fu_1378_reg[7]_i_4_n_6\ : STD_LOGIC;
  signal \accu_V_25_fu_1378_reg[7]_i_4_n_7\ : STD_LOGIC;
  signal \accu_V_25_fu_1378_reg[7]_i_4_n_8\ : STD_LOGIC;
  signal \accu_V_25_fu_1378_reg[7]_i_4_n_9\ : STD_LOGIC;
  signal \accu_V_26_fu_1382[3]_i_10_n_3\ : STD_LOGIC;
  signal \accu_V_26_fu_1382[3]_i_11_n_3\ : STD_LOGIC;
  signal \accu_V_26_fu_1382[3]_i_12_n_3\ : STD_LOGIC;
  signal \accu_V_26_fu_1382[3]_i_13_n_3\ : STD_LOGIC;
  signal \accu_V_26_fu_1382[3]_i_14_n_3\ : STD_LOGIC;
  signal \accu_V_26_fu_1382[3]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_26_fu_1382[3]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_26_fu_1382[3]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_26_fu_1382[3]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_26_fu_1382[3]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_26_fu_1382[3]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_26_fu_1382[3]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_26_fu_1382[3]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_26_fu_1382[7]_i_10_n_3\ : STD_LOGIC;
  signal \accu_V_26_fu_1382[7]_i_11_n_3\ : STD_LOGIC;
  signal \accu_V_26_fu_1382[7]_i_13_n_3\ : STD_LOGIC;
  signal \accu_V_26_fu_1382[7]_i_14_n_3\ : STD_LOGIC;
  signal \accu_V_26_fu_1382[7]_i_15_n_3\ : STD_LOGIC;
  signal \accu_V_26_fu_1382[7]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_26_fu_1382[7]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_26_fu_1382_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_26_fu_1382_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_26_fu_1382_reg[10]_i_2_n_10\ : STD_LOGIC;
  signal \accu_V_26_fu_1382_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \accu_V_26_fu_1382_reg[10]_i_2_n_6\ : STD_LOGIC;
  signal \accu_V_26_fu_1382_reg[10]_i_2_n_8\ : STD_LOGIC;
  signal \accu_V_26_fu_1382_reg[10]_i_2_n_9\ : STD_LOGIC;
  signal \accu_V_26_fu_1382_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_26_fu_1382_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_26_fu_1382_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_26_fu_1382_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_26_fu_1382_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_26_fu_1382_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_26_fu_1382_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_26_fu_1382_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_26_fu_1382_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \accu_V_26_fu_1382_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_26_fu_1382_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \accu_V_26_fu_1382_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \accu_V_26_fu_1382_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \accu_V_26_fu_1382_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \accu_V_26_fu_1382_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \accu_V_26_fu_1382_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \accu_V_26_fu_1382_reg[7]_i_4_n_10\ : STD_LOGIC;
  signal \accu_V_26_fu_1382_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_26_fu_1382_reg[7]_i_4_n_4\ : STD_LOGIC;
  signal \accu_V_26_fu_1382_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \accu_V_26_fu_1382_reg[7]_i_4_n_6\ : STD_LOGIC;
  signal \accu_V_26_fu_1382_reg[7]_i_4_n_7\ : STD_LOGIC;
  signal \accu_V_26_fu_1382_reg[7]_i_4_n_8\ : STD_LOGIC;
  signal \accu_V_26_fu_1382_reg[7]_i_4_n_9\ : STD_LOGIC;
  signal \accu_V_27_fu_1386[3]_i_10_n_3\ : STD_LOGIC;
  signal \accu_V_27_fu_1386[3]_i_11_n_3\ : STD_LOGIC;
  signal \accu_V_27_fu_1386[3]_i_12_n_3\ : STD_LOGIC;
  signal \accu_V_27_fu_1386[3]_i_13_n_3\ : STD_LOGIC;
  signal \accu_V_27_fu_1386[3]_i_14_n_3\ : STD_LOGIC;
  signal \accu_V_27_fu_1386[3]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_27_fu_1386[3]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_27_fu_1386[3]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_27_fu_1386[3]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_27_fu_1386[3]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_27_fu_1386[3]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_27_fu_1386[3]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_27_fu_1386[3]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_27_fu_1386[7]_i_10_n_3\ : STD_LOGIC;
  signal \accu_V_27_fu_1386[7]_i_11_n_3\ : STD_LOGIC;
  signal \accu_V_27_fu_1386[7]_i_13_n_3\ : STD_LOGIC;
  signal \accu_V_27_fu_1386[7]_i_14_n_3\ : STD_LOGIC;
  signal \accu_V_27_fu_1386[7]_i_15_n_3\ : STD_LOGIC;
  signal \accu_V_27_fu_1386[7]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_27_fu_1386[7]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_27_fu_1386_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_27_fu_1386_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_27_fu_1386_reg[10]_i_2_n_10\ : STD_LOGIC;
  signal \accu_V_27_fu_1386_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \accu_V_27_fu_1386_reg[10]_i_2_n_6\ : STD_LOGIC;
  signal \accu_V_27_fu_1386_reg[10]_i_2_n_8\ : STD_LOGIC;
  signal \accu_V_27_fu_1386_reg[10]_i_2_n_9\ : STD_LOGIC;
  signal \accu_V_27_fu_1386_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_27_fu_1386_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_27_fu_1386_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_27_fu_1386_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_27_fu_1386_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_27_fu_1386_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_27_fu_1386_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_27_fu_1386_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_27_fu_1386_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \accu_V_27_fu_1386_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_27_fu_1386_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \accu_V_27_fu_1386_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \accu_V_27_fu_1386_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \accu_V_27_fu_1386_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \accu_V_27_fu_1386_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \accu_V_27_fu_1386_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \accu_V_27_fu_1386_reg[7]_i_4_n_10\ : STD_LOGIC;
  signal \accu_V_27_fu_1386_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_27_fu_1386_reg[7]_i_4_n_4\ : STD_LOGIC;
  signal \accu_V_27_fu_1386_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \accu_V_27_fu_1386_reg[7]_i_4_n_6\ : STD_LOGIC;
  signal \accu_V_27_fu_1386_reg[7]_i_4_n_7\ : STD_LOGIC;
  signal \accu_V_27_fu_1386_reg[7]_i_4_n_8\ : STD_LOGIC;
  signal \accu_V_27_fu_1386_reg[7]_i_4_n_9\ : STD_LOGIC;
  signal \accu_V_28_fu_1390[3]_i_10_n_3\ : STD_LOGIC;
  signal \accu_V_28_fu_1390[3]_i_11_n_3\ : STD_LOGIC;
  signal \accu_V_28_fu_1390[3]_i_12_n_3\ : STD_LOGIC;
  signal \accu_V_28_fu_1390[3]_i_13_n_3\ : STD_LOGIC;
  signal \accu_V_28_fu_1390[3]_i_14_n_3\ : STD_LOGIC;
  signal \accu_V_28_fu_1390[3]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_28_fu_1390[3]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_28_fu_1390[3]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_28_fu_1390[3]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_28_fu_1390[3]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_28_fu_1390[3]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_28_fu_1390[3]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_28_fu_1390[3]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_28_fu_1390[7]_i_10_n_3\ : STD_LOGIC;
  signal \accu_V_28_fu_1390[7]_i_11_n_3\ : STD_LOGIC;
  signal \accu_V_28_fu_1390[7]_i_13_n_3\ : STD_LOGIC;
  signal \accu_V_28_fu_1390[7]_i_14_n_3\ : STD_LOGIC;
  signal \accu_V_28_fu_1390[7]_i_15_n_3\ : STD_LOGIC;
  signal \accu_V_28_fu_1390[7]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_28_fu_1390[7]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_28_fu_1390_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_28_fu_1390_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_28_fu_1390_reg[10]_i_2_n_10\ : STD_LOGIC;
  signal \accu_V_28_fu_1390_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \accu_V_28_fu_1390_reg[10]_i_2_n_6\ : STD_LOGIC;
  signal \accu_V_28_fu_1390_reg[10]_i_2_n_8\ : STD_LOGIC;
  signal \accu_V_28_fu_1390_reg[10]_i_2_n_9\ : STD_LOGIC;
  signal \accu_V_28_fu_1390_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_28_fu_1390_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_28_fu_1390_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_28_fu_1390_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_28_fu_1390_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_28_fu_1390_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_28_fu_1390_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_28_fu_1390_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_28_fu_1390_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \accu_V_28_fu_1390_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_28_fu_1390_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \accu_V_28_fu_1390_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \accu_V_28_fu_1390_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \accu_V_28_fu_1390_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \accu_V_28_fu_1390_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \accu_V_28_fu_1390_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \accu_V_28_fu_1390_reg[7]_i_4_n_10\ : STD_LOGIC;
  signal \accu_V_28_fu_1390_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_28_fu_1390_reg[7]_i_4_n_4\ : STD_LOGIC;
  signal \accu_V_28_fu_1390_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \accu_V_28_fu_1390_reg[7]_i_4_n_6\ : STD_LOGIC;
  signal \accu_V_28_fu_1390_reg[7]_i_4_n_7\ : STD_LOGIC;
  signal \accu_V_28_fu_1390_reg[7]_i_4_n_8\ : STD_LOGIC;
  signal \accu_V_28_fu_1390_reg[7]_i_4_n_9\ : STD_LOGIC;
  signal \accu_V_29_fu_1394[3]_i_10_n_3\ : STD_LOGIC;
  signal \accu_V_29_fu_1394[3]_i_11_n_3\ : STD_LOGIC;
  signal \accu_V_29_fu_1394[3]_i_12_n_3\ : STD_LOGIC;
  signal \accu_V_29_fu_1394[3]_i_13_n_3\ : STD_LOGIC;
  signal \accu_V_29_fu_1394[3]_i_14_n_3\ : STD_LOGIC;
  signal \accu_V_29_fu_1394[3]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_29_fu_1394[3]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_29_fu_1394[3]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_29_fu_1394[3]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_29_fu_1394[3]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_29_fu_1394[3]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_29_fu_1394[3]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_29_fu_1394[3]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_29_fu_1394[7]_i_10_n_3\ : STD_LOGIC;
  signal \accu_V_29_fu_1394[7]_i_11_n_3\ : STD_LOGIC;
  signal \accu_V_29_fu_1394[7]_i_13_n_3\ : STD_LOGIC;
  signal \accu_V_29_fu_1394[7]_i_14_n_3\ : STD_LOGIC;
  signal \accu_V_29_fu_1394[7]_i_15_n_3\ : STD_LOGIC;
  signal \accu_V_29_fu_1394[7]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_29_fu_1394[7]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_29_fu_1394_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_29_fu_1394_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_29_fu_1394_reg[10]_i_2_n_10\ : STD_LOGIC;
  signal \accu_V_29_fu_1394_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \accu_V_29_fu_1394_reg[10]_i_2_n_6\ : STD_LOGIC;
  signal \accu_V_29_fu_1394_reg[10]_i_2_n_8\ : STD_LOGIC;
  signal \accu_V_29_fu_1394_reg[10]_i_2_n_9\ : STD_LOGIC;
  signal \accu_V_29_fu_1394_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_29_fu_1394_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_29_fu_1394_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_29_fu_1394_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_29_fu_1394_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_29_fu_1394_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_29_fu_1394_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_29_fu_1394_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_29_fu_1394_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \accu_V_29_fu_1394_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_29_fu_1394_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \accu_V_29_fu_1394_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \accu_V_29_fu_1394_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \accu_V_29_fu_1394_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \accu_V_29_fu_1394_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \accu_V_29_fu_1394_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \accu_V_29_fu_1394_reg[7]_i_4_n_10\ : STD_LOGIC;
  signal \accu_V_29_fu_1394_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_29_fu_1394_reg[7]_i_4_n_4\ : STD_LOGIC;
  signal \accu_V_29_fu_1394_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \accu_V_29_fu_1394_reg[7]_i_4_n_6\ : STD_LOGIC;
  signal \accu_V_29_fu_1394_reg[7]_i_4_n_7\ : STD_LOGIC;
  signal \accu_V_29_fu_1394_reg[7]_i_4_n_8\ : STD_LOGIC;
  signal \accu_V_29_fu_1394_reg[7]_i_4_n_9\ : STD_LOGIC;
  signal \accu_V_2_fu_1286[3]_i_10_n_3\ : STD_LOGIC;
  signal \accu_V_2_fu_1286[3]_i_11_n_3\ : STD_LOGIC;
  signal \accu_V_2_fu_1286[3]_i_12_n_3\ : STD_LOGIC;
  signal \accu_V_2_fu_1286[3]_i_13_n_3\ : STD_LOGIC;
  signal \accu_V_2_fu_1286[3]_i_14_n_3\ : STD_LOGIC;
  signal \accu_V_2_fu_1286[3]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_2_fu_1286[3]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_2_fu_1286[3]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_2_fu_1286[3]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_2_fu_1286[3]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_2_fu_1286[3]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_2_fu_1286[3]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_2_fu_1286[3]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_2_fu_1286[7]_i_10_n_3\ : STD_LOGIC;
  signal \accu_V_2_fu_1286[7]_i_11_n_3\ : STD_LOGIC;
  signal \accu_V_2_fu_1286[7]_i_13_n_3\ : STD_LOGIC;
  signal \accu_V_2_fu_1286[7]_i_14_n_3\ : STD_LOGIC;
  signal \accu_V_2_fu_1286[7]_i_15_n_3\ : STD_LOGIC;
  signal \accu_V_2_fu_1286[7]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_2_fu_1286[7]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_2_fu_1286_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_2_fu_1286_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_2_fu_1286_reg[10]_i_2_n_10\ : STD_LOGIC;
  signal \accu_V_2_fu_1286_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \accu_V_2_fu_1286_reg[10]_i_2_n_6\ : STD_LOGIC;
  signal \accu_V_2_fu_1286_reg[10]_i_2_n_8\ : STD_LOGIC;
  signal \accu_V_2_fu_1286_reg[10]_i_2_n_9\ : STD_LOGIC;
  signal \accu_V_2_fu_1286_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_2_fu_1286_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_2_fu_1286_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_2_fu_1286_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_2_fu_1286_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_2_fu_1286_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_2_fu_1286_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_2_fu_1286_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_2_fu_1286_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \accu_V_2_fu_1286_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_2_fu_1286_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \accu_V_2_fu_1286_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \accu_V_2_fu_1286_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \accu_V_2_fu_1286_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \accu_V_2_fu_1286_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \accu_V_2_fu_1286_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \accu_V_2_fu_1286_reg[7]_i_4_n_10\ : STD_LOGIC;
  signal \accu_V_2_fu_1286_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_2_fu_1286_reg[7]_i_4_n_4\ : STD_LOGIC;
  signal \accu_V_2_fu_1286_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \accu_V_2_fu_1286_reg[7]_i_4_n_6\ : STD_LOGIC;
  signal \accu_V_2_fu_1286_reg[7]_i_4_n_7\ : STD_LOGIC;
  signal \accu_V_2_fu_1286_reg[7]_i_4_n_8\ : STD_LOGIC;
  signal \accu_V_2_fu_1286_reg[7]_i_4_n_9\ : STD_LOGIC;
  signal \accu_V_30_fu_1398[3]_i_10_n_3\ : STD_LOGIC;
  signal \accu_V_30_fu_1398[3]_i_11_n_3\ : STD_LOGIC;
  signal \accu_V_30_fu_1398[3]_i_12_n_3\ : STD_LOGIC;
  signal \accu_V_30_fu_1398[3]_i_13_n_3\ : STD_LOGIC;
  signal \accu_V_30_fu_1398[3]_i_14_n_3\ : STD_LOGIC;
  signal \accu_V_30_fu_1398[3]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_30_fu_1398[3]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_30_fu_1398[3]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_30_fu_1398[3]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_30_fu_1398[3]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_30_fu_1398[3]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_30_fu_1398[3]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_30_fu_1398[3]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_30_fu_1398[7]_i_10_n_3\ : STD_LOGIC;
  signal \accu_V_30_fu_1398[7]_i_11_n_3\ : STD_LOGIC;
  signal \accu_V_30_fu_1398[7]_i_13_n_3\ : STD_LOGIC;
  signal \accu_V_30_fu_1398[7]_i_14_n_3\ : STD_LOGIC;
  signal \accu_V_30_fu_1398[7]_i_15_n_3\ : STD_LOGIC;
  signal \accu_V_30_fu_1398[7]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_30_fu_1398[7]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_30_fu_1398_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_30_fu_1398_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_30_fu_1398_reg[10]_i_2_n_10\ : STD_LOGIC;
  signal \accu_V_30_fu_1398_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \accu_V_30_fu_1398_reg[10]_i_2_n_6\ : STD_LOGIC;
  signal \accu_V_30_fu_1398_reg[10]_i_2_n_8\ : STD_LOGIC;
  signal \accu_V_30_fu_1398_reg[10]_i_2_n_9\ : STD_LOGIC;
  signal \accu_V_30_fu_1398_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_30_fu_1398_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_30_fu_1398_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_30_fu_1398_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_30_fu_1398_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_30_fu_1398_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_30_fu_1398_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_30_fu_1398_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_30_fu_1398_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \accu_V_30_fu_1398_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_30_fu_1398_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \accu_V_30_fu_1398_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \accu_V_30_fu_1398_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \accu_V_30_fu_1398_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \accu_V_30_fu_1398_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \accu_V_30_fu_1398_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \accu_V_30_fu_1398_reg[7]_i_4_n_10\ : STD_LOGIC;
  signal \accu_V_30_fu_1398_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_30_fu_1398_reg[7]_i_4_n_4\ : STD_LOGIC;
  signal \accu_V_30_fu_1398_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \accu_V_30_fu_1398_reg[7]_i_4_n_6\ : STD_LOGIC;
  signal \accu_V_30_fu_1398_reg[7]_i_4_n_7\ : STD_LOGIC;
  signal \accu_V_30_fu_1398_reg[7]_i_4_n_8\ : STD_LOGIC;
  signal \accu_V_30_fu_1398_reg[7]_i_4_n_9\ : STD_LOGIC;
  signal \accu_V_31_fu_1402[3]_i_10_n_3\ : STD_LOGIC;
  signal \accu_V_31_fu_1402[3]_i_11_n_3\ : STD_LOGIC;
  signal \accu_V_31_fu_1402[3]_i_12_n_3\ : STD_LOGIC;
  signal \accu_V_31_fu_1402[3]_i_13_n_3\ : STD_LOGIC;
  signal \accu_V_31_fu_1402[3]_i_14_n_3\ : STD_LOGIC;
  signal \accu_V_31_fu_1402[3]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_31_fu_1402[3]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_31_fu_1402[3]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_31_fu_1402[3]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_31_fu_1402[3]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_31_fu_1402[3]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_31_fu_1402[3]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_31_fu_1402[3]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_31_fu_1402[7]_i_10_n_3\ : STD_LOGIC;
  signal \accu_V_31_fu_1402[7]_i_11_n_3\ : STD_LOGIC;
  signal \accu_V_31_fu_1402[7]_i_13_n_3\ : STD_LOGIC;
  signal \accu_V_31_fu_1402[7]_i_14_n_3\ : STD_LOGIC;
  signal \accu_V_31_fu_1402[7]_i_15_n_3\ : STD_LOGIC;
  signal \accu_V_31_fu_1402[7]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_31_fu_1402[7]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_31_fu_1402_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_31_fu_1402_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_31_fu_1402_reg[10]_i_2_n_10\ : STD_LOGIC;
  signal \accu_V_31_fu_1402_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \accu_V_31_fu_1402_reg[10]_i_2_n_6\ : STD_LOGIC;
  signal \accu_V_31_fu_1402_reg[10]_i_2_n_8\ : STD_LOGIC;
  signal \accu_V_31_fu_1402_reg[10]_i_2_n_9\ : STD_LOGIC;
  signal \accu_V_31_fu_1402_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_31_fu_1402_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_31_fu_1402_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_31_fu_1402_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_31_fu_1402_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_31_fu_1402_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_31_fu_1402_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_31_fu_1402_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_31_fu_1402_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \accu_V_31_fu_1402_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_31_fu_1402_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \accu_V_31_fu_1402_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \accu_V_31_fu_1402_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \accu_V_31_fu_1402_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \accu_V_31_fu_1402_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \accu_V_31_fu_1402_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \accu_V_31_fu_1402_reg[7]_i_4_n_10\ : STD_LOGIC;
  signal \accu_V_31_fu_1402_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_31_fu_1402_reg[7]_i_4_n_4\ : STD_LOGIC;
  signal \accu_V_31_fu_1402_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \accu_V_31_fu_1402_reg[7]_i_4_n_6\ : STD_LOGIC;
  signal \accu_V_31_fu_1402_reg[7]_i_4_n_7\ : STD_LOGIC;
  signal \accu_V_31_fu_1402_reg[7]_i_4_n_8\ : STD_LOGIC;
  signal \accu_V_31_fu_1402_reg[7]_i_4_n_9\ : STD_LOGIC;
  signal accu_V_32_fu_16517_p3 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal accu_V_33_fu_16510_p3 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal accu_V_34_fu_16503_p3 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal accu_V_35_fu_16496_p3 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal accu_V_36_fu_16489_p3 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal accu_V_37_fu_16482_p3 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal accu_V_38_fu_16475_p3 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal accu_V_39_fu_16468_p3 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal \accu_V_3_fu_1290[3]_i_10_n_3\ : STD_LOGIC;
  signal \accu_V_3_fu_1290[3]_i_11_n_3\ : STD_LOGIC;
  signal \accu_V_3_fu_1290[3]_i_12_n_3\ : STD_LOGIC;
  signal \accu_V_3_fu_1290[3]_i_13_n_3\ : STD_LOGIC;
  signal \accu_V_3_fu_1290[3]_i_14_n_3\ : STD_LOGIC;
  signal \accu_V_3_fu_1290[3]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_3_fu_1290[3]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_3_fu_1290[3]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_3_fu_1290[3]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_3_fu_1290[3]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_3_fu_1290[3]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_3_fu_1290[3]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_3_fu_1290[3]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_3_fu_1290[7]_i_10_n_3\ : STD_LOGIC;
  signal \accu_V_3_fu_1290[7]_i_11_n_3\ : STD_LOGIC;
  signal \accu_V_3_fu_1290[7]_i_13_n_3\ : STD_LOGIC;
  signal \accu_V_3_fu_1290[7]_i_14_n_3\ : STD_LOGIC;
  signal \accu_V_3_fu_1290[7]_i_15_n_3\ : STD_LOGIC;
  signal \accu_V_3_fu_1290[7]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_3_fu_1290[7]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_3_fu_1290_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_3_fu_1290_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_3_fu_1290_reg[10]_i_2_n_10\ : STD_LOGIC;
  signal \accu_V_3_fu_1290_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \accu_V_3_fu_1290_reg[10]_i_2_n_6\ : STD_LOGIC;
  signal \accu_V_3_fu_1290_reg[10]_i_2_n_8\ : STD_LOGIC;
  signal \accu_V_3_fu_1290_reg[10]_i_2_n_9\ : STD_LOGIC;
  signal \accu_V_3_fu_1290_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_3_fu_1290_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_3_fu_1290_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_3_fu_1290_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_3_fu_1290_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_3_fu_1290_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_3_fu_1290_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_3_fu_1290_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_3_fu_1290_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \accu_V_3_fu_1290_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_3_fu_1290_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \accu_V_3_fu_1290_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \accu_V_3_fu_1290_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \accu_V_3_fu_1290_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \accu_V_3_fu_1290_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \accu_V_3_fu_1290_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \accu_V_3_fu_1290_reg[7]_i_4_n_10\ : STD_LOGIC;
  signal \accu_V_3_fu_1290_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_3_fu_1290_reg[7]_i_4_n_4\ : STD_LOGIC;
  signal \accu_V_3_fu_1290_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \accu_V_3_fu_1290_reg[7]_i_4_n_6\ : STD_LOGIC;
  signal \accu_V_3_fu_1290_reg[7]_i_4_n_7\ : STD_LOGIC;
  signal \accu_V_3_fu_1290_reg[7]_i_4_n_8\ : STD_LOGIC;
  signal \accu_V_3_fu_1290_reg[7]_i_4_n_9\ : STD_LOGIC;
  signal accu_V_40_fu_16461_p3 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal accu_V_41_fu_16454_p3 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal accu_V_42_fu_16447_p3 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal accu_V_43_fu_16440_p3 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal accu_V_44_fu_16433_p3 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal accu_V_45_fu_16426_p3 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal accu_V_46_fu_16419_p3 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal accu_V_47_fu_16412_p3 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal accu_V_48_fu_16405_p3 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal accu_V_49_fu_16398_p3 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal \accu_V_4_fu_1294[3]_i_10_n_3\ : STD_LOGIC;
  signal \accu_V_4_fu_1294[3]_i_11_n_3\ : STD_LOGIC;
  signal \accu_V_4_fu_1294[3]_i_12_n_3\ : STD_LOGIC;
  signal \accu_V_4_fu_1294[3]_i_13_n_3\ : STD_LOGIC;
  signal \accu_V_4_fu_1294[3]_i_14_n_3\ : STD_LOGIC;
  signal \accu_V_4_fu_1294[3]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_4_fu_1294[3]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_4_fu_1294[3]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_4_fu_1294[3]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_4_fu_1294[3]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_4_fu_1294[3]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_4_fu_1294[3]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_4_fu_1294[3]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_4_fu_1294[7]_i_10_n_3\ : STD_LOGIC;
  signal \accu_V_4_fu_1294[7]_i_11_n_3\ : STD_LOGIC;
  signal \accu_V_4_fu_1294[7]_i_13_n_3\ : STD_LOGIC;
  signal \accu_V_4_fu_1294[7]_i_14_n_3\ : STD_LOGIC;
  signal \accu_V_4_fu_1294[7]_i_15_n_3\ : STD_LOGIC;
  signal \accu_V_4_fu_1294[7]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_4_fu_1294[7]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_4_fu_1294_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_4_fu_1294_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_4_fu_1294_reg[10]_i_2_n_10\ : STD_LOGIC;
  signal \accu_V_4_fu_1294_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \accu_V_4_fu_1294_reg[10]_i_2_n_6\ : STD_LOGIC;
  signal \accu_V_4_fu_1294_reg[10]_i_2_n_8\ : STD_LOGIC;
  signal \accu_V_4_fu_1294_reg[10]_i_2_n_9\ : STD_LOGIC;
  signal \accu_V_4_fu_1294_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_4_fu_1294_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_4_fu_1294_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_4_fu_1294_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_4_fu_1294_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_4_fu_1294_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_4_fu_1294_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_4_fu_1294_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_4_fu_1294_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \accu_V_4_fu_1294_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_4_fu_1294_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \accu_V_4_fu_1294_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \accu_V_4_fu_1294_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \accu_V_4_fu_1294_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \accu_V_4_fu_1294_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \accu_V_4_fu_1294_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \accu_V_4_fu_1294_reg[7]_i_4_n_10\ : STD_LOGIC;
  signal \accu_V_4_fu_1294_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_4_fu_1294_reg[7]_i_4_n_4\ : STD_LOGIC;
  signal \accu_V_4_fu_1294_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \accu_V_4_fu_1294_reg[7]_i_4_n_6\ : STD_LOGIC;
  signal \accu_V_4_fu_1294_reg[7]_i_4_n_7\ : STD_LOGIC;
  signal \accu_V_4_fu_1294_reg[7]_i_4_n_8\ : STD_LOGIC;
  signal \accu_V_4_fu_1294_reg[7]_i_4_n_9\ : STD_LOGIC;
  signal accu_V_50_fu_16391_p3 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal accu_V_51_fu_16384_p3 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal accu_V_52_fu_16377_p3 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal accu_V_53_fu_16370_p3 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal accu_V_54_fu_16363_p3 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal accu_V_55_fu_16356_p3 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal accu_V_56_fu_16349_p3 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal accu_V_57_fu_16342_p3 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal accu_V_58_fu_16335_p3 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal accu_V_59_fu_16328_p3 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal \accu_V_5_fu_1298[3]_i_10_n_3\ : STD_LOGIC;
  signal \accu_V_5_fu_1298[3]_i_11_n_3\ : STD_LOGIC;
  signal \accu_V_5_fu_1298[3]_i_12_n_3\ : STD_LOGIC;
  signal \accu_V_5_fu_1298[3]_i_13_n_3\ : STD_LOGIC;
  signal \accu_V_5_fu_1298[3]_i_14_n_3\ : STD_LOGIC;
  signal \accu_V_5_fu_1298[3]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_5_fu_1298[3]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_5_fu_1298[3]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_5_fu_1298[3]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_5_fu_1298[3]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_5_fu_1298[3]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_5_fu_1298[3]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_5_fu_1298[3]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_5_fu_1298[7]_i_10_n_3\ : STD_LOGIC;
  signal \accu_V_5_fu_1298[7]_i_11_n_3\ : STD_LOGIC;
  signal \accu_V_5_fu_1298[7]_i_13_n_3\ : STD_LOGIC;
  signal \accu_V_5_fu_1298[7]_i_14_n_3\ : STD_LOGIC;
  signal \accu_V_5_fu_1298[7]_i_15_n_3\ : STD_LOGIC;
  signal \accu_V_5_fu_1298[7]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_5_fu_1298[7]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_5_fu_1298_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_5_fu_1298_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_5_fu_1298_reg[10]_i_2_n_10\ : STD_LOGIC;
  signal \accu_V_5_fu_1298_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \accu_V_5_fu_1298_reg[10]_i_2_n_6\ : STD_LOGIC;
  signal \accu_V_5_fu_1298_reg[10]_i_2_n_8\ : STD_LOGIC;
  signal \accu_V_5_fu_1298_reg[10]_i_2_n_9\ : STD_LOGIC;
  signal \accu_V_5_fu_1298_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_5_fu_1298_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_5_fu_1298_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_5_fu_1298_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_5_fu_1298_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_5_fu_1298_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_5_fu_1298_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_5_fu_1298_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_5_fu_1298_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \accu_V_5_fu_1298_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_5_fu_1298_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \accu_V_5_fu_1298_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \accu_V_5_fu_1298_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \accu_V_5_fu_1298_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \accu_V_5_fu_1298_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \accu_V_5_fu_1298_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \accu_V_5_fu_1298_reg[7]_i_4_n_10\ : STD_LOGIC;
  signal \accu_V_5_fu_1298_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_5_fu_1298_reg[7]_i_4_n_4\ : STD_LOGIC;
  signal \accu_V_5_fu_1298_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \accu_V_5_fu_1298_reg[7]_i_4_n_6\ : STD_LOGIC;
  signal \accu_V_5_fu_1298_reg[7]_i_4_n_7\ : STD_LOGIC;
  signal \accu_V_5_fu_1298_reg[7]_i_4_n_8\ : STD_LOGIC;
  signal \accu_V_5_fu_1298_reg[7]_i_4_n_9\ : STD_LOGIC;
  signal accu_V_60_fu_16321_p3 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal accu_V_61_fu_16314_p3 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal accu_V_62_fu_16307_p3 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal accu_V_63_fu_16300_p3 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal accu_V_64_fu_16606_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \accu_V_64_reg_22021[3]_i_10_n_3\ : STD_LOGIC;
  signal \accu_V_64_reg_22021[3]_i_11_n_3\ : STD_LOGIC;
  signal \accu_V_64_reg_22021[3]_i_12_n_3\ : STD_LOGIC;
  signal \accu_V_64_reg_22021[3]_i_13_n_3\ : STD_LOGIC;
  signal \accu_V_64_reg_22021[3]_i_14_n_3\ : STD_LOGIC;
  signal \accu_V_64_reg_22021[3]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_64_reg_22021[3]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_64_reg_22021[3]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_64_reg_22021[3]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_64_reg_22021[3]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_64_reg_22021[3]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_64_reg_22021[3]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_64_reg_22021[3]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_64_reg_22021[7]_i_10_n_3\ : STD_LOGIC;
  signal \accu_V_64_reg_22021[7]_i_11_n_3\ : STD_LOGIC;
  signal \accu_V_64_reg_22021[7]_i_13_n_3\ : STD_LOGIC;
  signal \accu_V_64_reg_22021[7]_i_14_n_3\ : STD_LOGIC;
  signal \accu_V_64_reg_22021[7]_i_15_n_3\ : STD_LOGIC;
  signal \accu_V_64_reg_22021[7]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_64_reg_22021[7]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_64_reg_22021_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \accu_V_64_reg_22021_reg[10]_i_2_n_6\ : STD_LOGIC;
  signal \accu_V_64_reg_22021_reg[10]_i_4_n_10\ : STD_LOGIC;
  signal \accu_V_64_reg_22021_reg[10]_i_4_n_5\ : STD_LOGIC;
  signal \accu_V_64_reg_22021_reg[10]_i_4_n_6\ : STD_LOGIC;
  signal \accu_V_64_reg_22021_reg[10]_i_4_n_8\ : STD_LOGIC;
  signal \accu_V_64_reg_22021_reg[10]_i_4_n_9\ : STD_LOGIC;
  signal \accu_V_64_reg_22021_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_64_reg_22021_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_64_reg_22021_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_64_reg_22021_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_64_reg_22021_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_64_reg_22021_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_64_reg_22021_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_64_reg_22021_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_64_reg_22021_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \accu_V_64_reg_22021_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_64_reg_22021_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \accu_V_64_reg_22021_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \accu_V_64_reg_22021_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \accu_V_64_reg_22021_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \accu_V_64_reg_22021_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \accu_V_64_reg_22021_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \accu_V_64_reg_22021_reg[7]_i_4_n_10\ : STD_LOGIC;
  signal \accu_V_64_reg_22021_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_64_reg_22021_reg[7]_i_4_n_4\ : STD_LOGIC;
  signal \accu_V_64_reg_22021_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \accu_V_64_reg_22021_reg[7]_i_4_n_6\ : STD_LOGIC;
  signal \accu_V_64_reg_22021_reg[7]_i_4_n_7\ : STD_LOGIC;
  signal \accu_V_64_reg_22021_reg[7]_i_4_n_8\ : STD_LOGIC;
  signal \accu_V_64_reg_22021_reg[7]_i_4_n_9\ : STD_LOGIC;
  signal accu_V_65_fu_16694_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal accu_V_65_reg_22026 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal accu_V_66_fu_16782_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal accu_V_66_reg_22031 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal accu_V_67_fu_16870_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal accu_V_67_reg_22036 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal accu_V_68_fu_16958_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal accu_V_68_reg_22041 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal accu_V_69_fu_17046_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal accu_V_69_reg_22046 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \accu_V_6_fu_1302[3]_i_10_n_3\ : STD_LOGIC;
  signal \accu_V_6_fu_1302[3]_i_11_n_3\ : STD_LOGIC;
  signal \accu_V_6_fu_1302[3]_i_12_n_3\ : STD_LOGIC;
  signal \accu_V_6_fu_1302[3]_i_13_n_3\ : STD_LOGIC;
  signal \accu_V_6_fu_1302[3]_i_14_n_3\ : STD_LOGIC;
  signal \accu_V_6_fu_1302[3]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_6_fu_1302[3]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_6_fu_1302[3]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_6_fu_1302[3]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_6_fu_1302[3]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_6_fu_1302[3]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_6_fu_1302[3]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_6_fu_1302[3]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_6_fu_1302[7]_i_10_n_3\ : STD_LOGIC;
  signal \accu_V_6_fu_1302[7]_i_11_n_3\ : STD_LOGIC;
  signal \accu_V_6_fu_1302[7]_i_13_n_3\ : STD_LOGIC;
  signal \accu_V_6_fu_1302[7]_i_14_n_3\ : STD_LOGIC;
  signal \accu_V_6_fu_1302[7]_i_15_n_3\ : STD_LOGIC;
  signal \accu_V_6_fu_1302[7]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_6_fu_1302[7]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_6_fu_1302_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_6_fu_1302_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_6_fu_1302_reg[10]_i_2_n_10\ : STD_LOGIC;
  signal \accu_V_6_fu_1302_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \accu_V_6_fu_1302_reg[10]_i_2_n_6\ : STD_LOGIC;
  signal \accu_V_6_fu_1302_reg[10]_i_2_n_8\ : STD_LOGIC;
  signal \accu_V_6_fu_1302_reg[10]_i_2_n_9\ : STD_LOGIC;
  signal \accu_V_6_fu_1302_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_6_fu_1302_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_6_fu_1302_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_6_fu_1302_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_6_fu_1302_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_6_fu_1302_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_6_fu_1302_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_6_fu_1302_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_6_fu_1302_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \accu_V_6_fu_1302_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_6_fu_1302_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \accu_V_6_fu_1302_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \accu_V_6_fu_1302_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \accu_V_6_fu_1302_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \accu_V_6_fu_1302_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \accu_V_6_fu_1302_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \accu_V_6_fu_1302_reg[7]_i_4_n_10\ : STD_LOGIC;
  signal \accu_V_6_fu_1302_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_6_fu_1302_reg[7]_i_4_n_4\ : STD_LOGIC;
  signal \accu_V_6_fu_1302_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \accu_V_6_fu_1302_reg[7]_i_4_n_6\ : STD_LOGIC;
  signal \accu_V_6_fu_1302_reg[7]_i_4_n_7\ : STD_LOGIC;
  signal \accu_V_6_fu_1302_reg[7]_i_4_n_8\ : STD_LOGIC;
  signal \accu_V_6_fu_1302_reg[7]_i_4_n_9\ : STD_LOGIC;
  signal accu_V_70_fu_17134_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal accu_V_70_reg_22051 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal accu_V_71_fu_17222_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \accu_V_71_reg_22056[3]_i_10_n_3\ : STD_LOGIC;
  signal \accu_V_71_reg_22056[3]_i_11_n_3\ : STD_LOGIC;
  signal \accu_V_71_reg_22056[3]_i_12_n_3\ : STD_LOGIC;
  signal \accu_V_71_reg_22056[3]_i_13_n_3\ : STD_LOGIC;
  signal \accu_V_71_reg_22056[3]_i_14_n_3\ : STD_LOGIC;
  signal \accu_V_71_reg_22056[3]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_71_reg_22056[3]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_71_reg_22056[3]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_71_reg_22056[3]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_71_reg_22056[3]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_71_reg_22056[3]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_71_reg_22056[3]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_71_reg_22056[3]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_71_reg_22056[7]_i_10_n_3\ : STD_LOGIC;
  signal \accu_V_71_reg_22056[7]_i_11_n_3\ : STD_LOGIC;
  signal \accu_V_71_reg_22056[7]_i_13_n_3\ : STD_LOGIC;
  signal \accu_V_71_reg_22056[7]_i_14_n_3\ : STD_LOGIC;
  signal \accu_V_71_reg_22056[7]_i_15_n_3\ : STD_LOGIC;
  signal \accu_V_71_reg_22056[7]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_71_reg_22056[7]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_71_reg_22056_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_71_reg_22056_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_71_reg_22056_reg[10]_i_2_n_10\ : STD_LOGIC;
  signal \accu_V_71_reg_22056_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \accu_V_71_reg_22056_reg[10]_i_2_n_6\ : STD_LOGIC;
  signal \accu_V_71_reg_22056_reg[10]_i_2_n_8\ : STD_LOGIC;
  signal \accu_V_71_reg_22056_reg[10]_i_2_n_9\ : STD_LOGIC;
  signal \accu_V_71_reg_22056_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_71_reg_22056_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_71_reg_22056_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_71_reg_22056_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_71_reg_22056_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_71_reg_22056_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_71_reg_22056_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_71_reg_22056_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_71_reg_22056_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \accu_V_71_reg_22056_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_71_reg_22056_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \accu_V_71_reg_22056_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \accu_V_71_reg_22056_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \accu_V_71_reg_22056_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \accu_V_71_reg_22056_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \accu_V_71_reg_22056_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \accu_V_71_reg_22056_reg[7]_i_4_n_10\ : STD_LOGIC;
  signal \accu_V_71_reg_22056_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_71_reg_22056_reg[7]_i_4_n_4\ : STD_LOGIC;
  signal \accu_V_71_reg_22056_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \accu_V_71_reg_22056_reg[7]_i_4_n_6\ : STD_LOGIC;
  signal \accu_V_71_reg_22056_reg[7]_i_4_n_7\ : STD_LOGIC;
  signal \accu_V_71_reg_22056_reg[7]_i_4_n_8\ : STD_LOGIC;
  signal \accu_V_71_reg_22056_reg[7]_i_4_n_9\ : STD_LOGIC;
  signal accu_V_72_fu_17310_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \accu_V_72_reg_22061[3]_i_10_n_3\ : STD_LOGIC;
  signal \accu_V_72_reg_22061[3]_i_11_n_3\ : STD_LOGIC;
  signal \accu_V_72_reg_22061[3]_i_12_n_3\ : STD_LOGIC;
  signal \accu_V_72_reg_22061[3]_i_13_n_3\ : STD_LOGIC;
  signal \accu_V_72_reg_22061[3]_i_14_n_3\ : STD_LOGIC;
  signal \accu_V_72_reg_22061[3]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_72_reg_22061[3]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_72_reg_22061[3]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_72_reg_22061[3]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_72_reg_22061[3]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_72_reg_22061[3]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_72_reg_22061[3]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_72_reg_22061[3]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_72_reg_22061[7]_i_10_n_3\ : STD_LOGIC;
  signal \accu_V_72_reg_22061[7]_i_11_n_3\ : STD_LOGIC;
  signal \accu_V_72_reg_22061[7]_i_13_n_3\ : STD_LOGIC;
  signal \accu_V_72_reg_22061[7]_i_14_n_3\ : STD_LOGIC;
  signal \accu_V_72_reg_22061[7]_i_15_n_3\ : STD_LOGIC;
  signal \accu_V_72_reg_22061[7]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_72_reg_22061[7]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_72_reg_22061_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_72_reg_22061_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_72_reg_22061_reg[10]_i_2_n_10\ : STD_LOGIC;
  signal \accu_V_72_reg_22061_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \accu_V_72_reg_22061_reg[10]_i_2_n_6\ : STD_LOGIC;
  signal \accu_V_72_reg_22061_reg[10]_i_2_n_8\ : STD_LOGIC;
  signal \accu_V_72_reg_22061_reg[10]_i_2_n_9\ : STD_LOGIC;
  signal \accu_V_72_reg_22061_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_72_reg_22061_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_72_reg_22061_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_72_reg_22061_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_72_reg_22061_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_72_reg_22061_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_72_reg_22061_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_72_reg_22061_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_72_reg_22061_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \accu_V_72_reg_22061_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_72_reg_22061_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \accu_V_72_reg_22061_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \accu_V_72_reg_22061_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \accu_V_72_reg_22061_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \accu_V_72_reg_22061_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \accu_V_72_reg_22061_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \accu_V_72_reg_22061_reg[7]_i_4_n_10\ : STD_LOGIC;
  signal \accu_V_72_reg_22061_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_72_reg_22061_reg[7]_i_4_n_4\ : STD_LOGIC;
  signal \accu_V_72_reg_22061_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \accu_V_72_reg_22061_reg[7]_i_4_n_6\ : STD_LOGIC;
  signal \accu_V_72_reg_22061_reg[7]_i_4_n_7\ : STD_LOGIC;
  signal \accu_V_72_reg_22061_reg[7]_i_4_n_8\ : STD_LOGIC;
  signal \accu_V_72_reg_22061_reg[7]_i_4_n_9\ : STD_LOGIC;
  signal accu_V_73_fu_17398_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \accu_V_73_reg_22066[3]_i_10_n_3\ : STD_LOGIC;
  signal \accu_V_73_reg_22066[3]_i_11_n_3\ : STD_LOGIC;
  signal \accu_V_73_reg_22066[3]_i_12_n_3\ : STD_LOGIC;
  signal \accu_V_73_reg_22066[3]_i_13_n_3\ : STD_LOGIC;
  signal \accu_V_73_reg_22066[3]_i_14_n_3\ : STD_LOGIC;
  signal \accu_V_73_reg_22066[3]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_73_reg_22066[3]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_73_reg_22066[3]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_73_reg_22066[3]_i_5_n_3\ : STD_LOGIC;
  signal \accu_V_73_reg_22066[3]_i_6_n_3\ : STD_LOGIC;
  signal \accu_V_73_reg_22066[3]_i_7_n_3\ : STD_LOGIC;
  signal \accu_V_73_reg_22066[3]_i_8_n_3\ : STD_LOGIC;
  signal \accu_V_73_reg_22066[3]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_73_reg_22066[7]_i_10_n_3\ : STD_LOGIC;
  signal \accu_V_73_reg_22066[7]_i_11_n_3\ : STD_LOGIC;
  signal \accu_V_73_reg_22066[7]_i_13_n_3\ : STD_LOGIC;
  signal \accu_V_73_reg_22066[7]_i_14_n_3\ : STD_LOGIC;
  signal \accu_V_73_reg_22066[7]_i_15_n_3\ : STD_LOGIC;
  signal \accu_V_73_reg_22066[7]_i_3_n_3\ : STD_LOGIC;
  signal \accu_V_73_reg_22066[7]_i_9_n_3\ : STD_LOGIC;
  signal \accu_V_73_reg_22066_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_73_reg_22066_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_73_reg_22066_reg[10]_i_2_n_10\ : STD_LOGIC;
  signal \accu_V_73_reg_22066_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \accu_V_73_reg_22066_reg[10]_i_2_n_6\ : STD_LOGIC;
  signal \accu_V_73_reg_22066_reg[10]_i_2_n_8\ : STD_LOGIC;
  signal \accu_V_73_reg_22066_reg[10]_i_2_n_9\ : STD_LOGIC;
  signal \accu_V_73_reg_22066_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_73_reg_22066_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_73_reg_22066_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_73_reg_22066_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_73_reg_22066_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accu_V_73_reg_22066_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accu_V_73_reg_22066_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accu_V_73_reg_22066_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \accu_V_73_reg_22066_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \accu_V_73_reg_22066_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \accu_V_73_reg_22066_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \accu_V_73_reg_22066_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \accu_V_73_reg_22066_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \accu_V_73_reg_22066_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \accu_V_73_reg_22066_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \accu_V_73_reg_22066_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \accu_V_73_reg_22066_reg[7]_i_4_n_10\ : STD_LOGIC;
  signal \accu_V_73_reg_22066_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \accu_V_73_reg_22066_reg[7]_i_4_n_4\ : STD_LOGIC;
  signal \accu_V_73_reg_22066_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \accu_V_73_reg_22066_reg[7]_i_4_n_6\ : STD_LOGIC;
  signal \accu_V_73_reg_22066_reg[7]_i_4_n_7\ : STD_LOGIC;
  signal \accu_V_73_reg_22066_reg[7]_i_4_n_8\ : STD_LOGIC;
  signal \accu_V_73_reg_22066_reg[7]_i_4_n_9\ : STD_LOGIC;
  signal accu_V_74_fu_17486_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal accu_V_74_reg_22071 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal accu_V_75_fu_17574_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal accu_V_75_reg_22076 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal accu_V_76_fu_17662_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal accu_V_76_reg_22081 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal accu_V_77_fu_17750_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal accu_V_77_reg_22086 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal accu_V_78_fu_17838_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal accu_V_78_reg_22091 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal accu_V_79_fu_17926_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal accu_V_79_reg_22096 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal accu_V_7_fu_1306 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal accu_V_80_fu_18014_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal accu_V_80_reg_22101 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal accu_V_81_fu_18102_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal accu_V_81_reg_22106 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal accu_V_82_fu_18190_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal accu_V_82_reg_22111 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal accu_V_83_fu_18278_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal accu_V_83_reg_22116 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal accu_V_84_fu_18366_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal accu_V_84_reg_22121 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal accu_V_85_fu_18454_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal accu_V_85_reg_22126 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal accu_V_86_fu_18542_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal accu_V_86_reg_22131 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal accu_V_87_fu_18630_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal accu_V_87_reg_22136 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal accu_V_88_fu_18718_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal accu_V_88_reg_22141 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal accu_V_89_fu_18806_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal accu_V_89_reg_22146 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal accu_V_8_fu_1310 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal accu_V_90_fu_18894_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal accu_V_90_reg_22151 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal accu_V_91_fu_18982_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal accu_V_91_reg_22156 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal accu_V_92_fu_19070_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal accu_V_92_reg_22161 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal accu_V_93_fu_19158_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal accu_V_93_reg_22166 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal accu_V_94_fu_19246_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal accu_V_94_reg_22171 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal accu_V_95_fu_19334_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal accu_V_95_reg_22176 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal accu_V_9_fu_1314 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal accu_V_fu_1278 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln840_100_reg_20956 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_103_reg_20961 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_104_reg_20966 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_106_reg_20971 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_108_fu_5442_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_108_reg_20976 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_10_reg_20731 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_113_reg_20986 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_115_reg_20991 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_116_reg_20996 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_119_reg_21001 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_120_reg_21006 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_122_reg_21011 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_124_fu_5870_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_124_reg_21016 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_129_reg_21026 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_12_fu_2874_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_12_reg_20736 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_131_reg_21031 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_132_reg_21036 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_135_reg_21041 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_136_reg_21046 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_138_reg_21051 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_140_fu_6298_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_140_reg_21056 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_145_reg_21066 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_147_reg_21071 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_148_reg_21076 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_151_reg_21081 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_152_reg_21086 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_154_reg_21091 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_156_fu_6726_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_156_reg_21096 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_161_reg_21106 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_163_reg_21111 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_164_reg_21116 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_167_reg_21121 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_168_reg_21126 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_170_reg_21131 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_172_fu_7154_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_172_reg_21136 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_177_reg_21146 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_179_reg_21151 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_17_reg_20746 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_180_reg_21156 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_183_reg_21161 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_184_reg_21166 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_186_reg_21171 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_188_fu_7582_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_188_reg_21176 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_193_reg_21186 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_195_reg_21191 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_196_reg_21196 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_199_reg_21201 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_19_reg_20751 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_1_reg_20706 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_200_reg_21206 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_202_reg_21211 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_204_fu_8010_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_204_reg_21216 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_209_reg_21226 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_20_reg_20756 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_211_reg_21231 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_212_reg_21236 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_215_reg_21241 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_216_reg_21246 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_218_reg_21251 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_220_fu_8438_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_220_reg_21256 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_225_reg_21266 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_227_reg_21271 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_228_reg_21276 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_231_reg_21281 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_232_reg_21286 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_234_reg_21291 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_236_fu_8866_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_236_reg_21296 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_23_reg_20761 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_241_reg_21306 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_243_reg_21311 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_244_reg_21316 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_247_reg_21321 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_248_reg_21326 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_24_reg_20766 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_250_reg_21331 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_252_fu_9294_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_252_reg_21336 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_257_reg_21346 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_259_reg_21351 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_260_reg_21356 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_263_reg_21361 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_264_reg_21366 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_266_reg_21371 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_268_fu_9722_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_268_reg_21376 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_26_reg_20771 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_273_reg_21386 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_275_reg_21391 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_276_reg_21396 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_279_reg_21401 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_280_reg_21406 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_282_reg_21411 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_284_fu_10150_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_284_reg_21416 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_289_reg_21426 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_28_fu_3302_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_28_reg_20776 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_291_reg_21431 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_292_reg_21436 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_295_reg_21441 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_296_reg_21446 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_298_reg_21451 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_300_fu_10578_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_300_reg_21456 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_305_reg_21466 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_307_reg_21471 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_308_reg_21476 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_311_reg_21481 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_312_reg_21486 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_314_reg_21491 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_316_fu_11006_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_316_reg_21496 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_321_reg_21506 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_323_reg_21511 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_324_reg_21516 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_327_reg_21521 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_328_reg_21526 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_330_reg_21531 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_332_fu_11434_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_332_reg_21536 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_337_reg_21546 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_339_reg_21551 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_33_reg_20786 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_340_reg_21556 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_343_reg_21561 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_344_reg_21566 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_346_reg_21571 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_348_fu_11862_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_348_reg_21576 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_353_reg_21586 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_355_reg_21591 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_356_reg_21596 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_359_reg_21601 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_35_reg_20791 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_360_reg_21606 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_362_reg_21611 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_364_fu_12290_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_364_reg_21616 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_369_reg_21626 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_36_reg_20796 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_371_reg_21631 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_372_reg_21636 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_375_reg_21641 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_376_reg_21646 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_378_reg_21651 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_380_fu_12718_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_380_reg_21656 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_385_reg_21666 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_387_reg_21671 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_388_reg_21676 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_391_reg_21681 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_392_reg_21686 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_394_reg_21691 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_396_fu_13146_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_396_reg_21696 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_39_reg_20801 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_3_reg_20711 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_401_reg_21706 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_403_reg_21711 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_404_reg_21716 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_407_reg_21721 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_408_reg_21726 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_40_reg_20806 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_410_reg_21731 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_412_fu_13574_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_412_reg_21736 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_417_reg_21746 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_419_reg_21751 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_420_reg_21756 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_423_reg_21761 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_424_reg_21766 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_426_reg_21771 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_428_fu_14002_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_428_reg_21776 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_42_reg_20811 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_433_reg_21786 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_435_reg_21791 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_436_reg_21796 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_439_reg_21801 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_440_reg_21806 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_442_reg_21811 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_444_fu_14430_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_444_reg_21816 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_449_reg_21826 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_44_fu_3730_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_44_reg_20816 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_451_reg_21831 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_452_reg_21836 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_455_reg_21841 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_456_reg_21846 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_458_reg_21851 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_460_fu_14858_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_460_reg_21856 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_465_reg_21866 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_467_reg_21871 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_468_reg_21876 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_471_reg_21881 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_472_reg_21886 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_474_reg_21891 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_476_fu_15286_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_476_reg_21896 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_481_reg_21906 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_483_reg_21911 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_484_reg_21916 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_487_reg_21921 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_488_reg_21926 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_490_reg_21931 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_492_fu_15714_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_492_reg_21936 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_497_reg_21946 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_499_reg_21951 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_49_reg_20826 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_4_reg_20716 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_500_reg_21956 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_503_reg_21961 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_504_reg_21966 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_506_reg_21971 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_508_fu_16142_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_508_reg_21976 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_51_reg_20831 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_52_reg_20836 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_55_reg_20841 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_56_reg_20846 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_58_reg_20851 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_60_fu_4158_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_60_reg_20856 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_65_reg_20866 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_67_reg_20871 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_68_reg_20876 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_71_reg_20881 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_72_reg_20886 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_74_reg_20891 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_76_fu_4586_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_76_reg_20896 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_7_reg_20721 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_81_reg_20906 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_83_reg_20911 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_84_reg_20916 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_87_reg_20921 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_88_reg_20926 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_8_reg_20726 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_90_reg_20931 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_92_fu_5014_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_92_reg_20936 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_97_reg_20946 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_99_reg_20951 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_CS_iter1_fsm_state2 : STD_LOGIC;
  signal ap_CS_iter2_fsm_state3 : STD_LOGIC;
  signal ap_NS_iter1_fsm : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ap_NS_iter2_fsm : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^ap_ns_iter2_fsm1\ : STD_LOGIC;
  signal \^ap_loop_exit_ready_pp0_iter1_reg\ : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg_i_1_n_3 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg_i_2_n_3 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_128 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_130 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_179 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_214 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_215 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_216 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_4 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_41 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_42 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_43 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_44 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_45 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_46 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_47 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_6 : STD_LOGIC;
  signal \^i_fu_1274\ : STD_LOGIC;
  signal \i_fu_1274_reg_n_3_[0]\ : STD_LOGIC;
  signal \i_fu_1274_reg_n_3_[1]\ : STD_LOGIC;
  signal \i_fu_1274_reg_n_3_[2]\ : STD_LOGIC;
  signal \i_fu_1274_reg_n_3_[3]\ : STD_LOGIC;
  signal \i_fu_1274_reg_n_3_[4]\ : STD_LOGIC;
  signal \i_fu_1274_reg_n_3_[5]\ : STD_LOGIC;
  signal \i_fu_1274_reg_n_3_[6]\ : STD_LOGIC;
  signal icmp_ln1039_10_fu_19687_p2 : STD_LOGIC;
  signal icmp_ln1039_11_fu_19705_p2 : STD_LOGIC;
  signal icmp_ln1039_12_fu_19723_p2 : STD_LOGIC;
  signal icmp_ln1039_13_fu_19741_p2 : STD_LOGIC;
  signal icmp_ln1039_14_fu_19759_p2 : STD_LOGIC;
  signal icmp_ln1039_15_fu_19777_p2 : STD_LOGIC;
  signal icmp_ln1039_16_fu_19795_p2 : STD_LOGIC;
  signal icmp_ln1039_17_fu_19813_p2 : STD_LOGIC;
  signal icmp_ln1039_18_fu_19831_p2 : STD_LOGIC;
  signal icmp_ln1039_19_fu_19849_p2 : STD_LOGIC;
  signal icmp_ln1039_1_fu_19525_p2 : STD_LOGIC;
  signal icmp_ln1039_20_fu_19867_p2 : STD_LOGIC;
  signal icmp_ln1039_21_fu_19885_p2 : STD_LOGIC;
  signal icmp_ln1039_22_fu_19903_p2 : STD_LOGIC;
  signal icmp_ln1039_23_fu_19921_p2 : STD_LOGIC;
  signal icmp_ln1039_24_fu_19939_p2 : STD_LOGIC;
  signal icmp_ln1039_25_fu_19957_p2 : STD_LOGIC;
  signal icmp_ln1039_26_fu_19975_p2 : STD_LOGIC;
  signal icmp_ln1039_27_fu_19993_p2 : STD_LOGIC;
  signal icmp_ln1039_28_fu_20011_p2 : STD_LOGIC;
  signal icmp_ln1039_29_fu_20029_p2 : STD_LOGIC;
  signal icmp_ln1039_2_fu_19543_p2 : STD_LOGIC;
  signal icmp_ln1039_30_fu_20047_p2 : STD_LOGIC;
  signal icmp_ln1039_31_fu_20065_p2 : STD_LOGIC;
  signal icmp_ln1039_3_fu_19561_p2 : STD_LOGIC;
  signal icmp_ln1039_4_fu_19579_p2 : STD_LOGIC;
  signal icmp_ln1039_5_fu_19597_p2 : STD_LOGIC;
  signal icmp_ln1039_6_fu_19615_p2 : STD_LOGIC;
  signal icmp_ln1039_7_fu_19633_p2 : STD_LOGIC;
  signal icmp_ln1039_8_fu_19651_p2 : STD_LOGIC;
  signal icmp_ln1039_9_fu_19669_p2 : STD_LOGIC;
  signal icmp_ln1039_fu_19507_p2 : STD_LOGIC;
  signal \^icmp_ln249_reg_20653\ : STD_LOGIC;
  signal \^icmp_ln249_reg_20653_pp0_iter1_reg\ : STD_LOGIC;
  signal \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_20665_reg[0]_rep__1_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_20665_reg[0]_rep_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_20665_reg_n_3_[0]\ : STD_LOGIC;
  signal \^icmp_ln290_fu_16154_p2\ : STD_LOGIC;
  signal \icmp_ln290_reg_21981[0]_i_14_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_21981[0]_i_15_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_21981[0]_i_16_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_21981[0]_i_17_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_21981[0]_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_21981[0]_i_6_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_21981[0]_i_7_n_3\ : STD_LOGIC;
  signal \^icmp_ln290_reg_21981_pp0_iter1_reg\ : STD_LOGIC;
  signal inputBuf_V_10_fu_1446 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_10_fu_14460 : STD_LOGIC;
  signal inputBuf_V_11_fu_1450 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_11_fu_14500 : STD_LOGIC;
  signal inputBuf_V_12_fu_1454 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_12_fu_14540 : STD_LOGIC;
  signal inputBuf_V_13_fu_1458 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_13_fu_14580 : STD_LOGIC;
  signal inputBuf_V_14_fu_1462 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_14_fu_14620 : STD_LOGIC;
  signal inputBuf_V_15_fu_1466 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_15_fu_14660 : STD_LOGIC;
  signal inputBuf_V_16_fu_1470 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_16_fu_14700 : STD_LOGIC;
  signal inputBuf_V_17_fu_1474 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_17_fu_14740 : STD_LOGIC;
  signal inputBuf_V_18_fu_1478 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_18_fu_14780 : STD_LOGIC;
  signal inputBuf_V_19_fu_1482 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_19_fu_14820 : STD_LOGIC;
  signal inputBuf_V_1_fu_1410 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_1_fu_14100 : STD_LOGIC;
  signal inputBuf_V_20_fu_1486 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_20_fu_14860 : STD_LOGIC;
  signal inputBuf_V_21_fu_1490 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_21_fu_14900 : STD_LOGIC;
  signal inputBuf_V_22_fu_1494 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_22_fu_14940 : STD_LOGIC;
  signal inputBuf_V_23_fu_1498 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_23_fu_14980 : STD_LOGIC;
  signal inputBuf_V_24_fu_1502 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_24_fu_15020 : STD_LOGIC;
  signal inputBuf_V_25_fu_1506 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_25_fu_15060 : STD_LOGIC;
  signal inputBuf_V_26_fu_1510 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_26_fu_15100 : STD_LOGIC;
  signal inputBuf_V_27_fu_1514 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_27_fu_15140 : STD_LOGIC;
  signal inputBuf_V_28_fu_1518 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_28_fu_15180 : STD_LOGIC;
  signal inputBuf_V_29_fu_1522 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_29_fu_15220 : STD_LOGIC;
  signal inputBuf_V_2_fu_1414 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_30_fu_1526 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_30_fu_15260 : STD_LOGIC;
  signal inputBuf_V_31_fu_1530 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_31_fu_15300 : STD_LOGIC;
  signal inputBuf_V_32_fu_1534 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_32_fu_15340 : STD_LOGIC;
  signal inputBuf_V_33_fu_1538 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_33_fu_15380 : STD_LOGIC;
  signal inputBuf_V_34_fu_1542 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_34_fu_15420 : STD_LOGIC;
  signal inputBuf_V_35_fu_1546 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_35_fu_15460 : STD_LOGIC;
  signal inputBuf_V_36_fu_1550 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_36_fu_15500 : STD_LOGIC;
  signal inputBuf_V_37_fu_1554 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_37_fu_15540 : STD_LOGIC;
  signal inputBuf_V_38_fu_1558 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_38_fu_15580 : STD_LOGIC;
  signal inputBuf_V_39_fu_1562 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_39_fu_15620 : STD_LOGIC;
  signal inputBuf_V_3_fu_1418 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_40_fu_1566 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_40_fu_15660 : STD_LOGIC;
  signal inputBuf_V_41_fu_1570 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_41_fu_15700 : STD_LOGIC;
  signal inputBuf_V_42_fu_1574 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_42_fu_15740 : STD_LOGIC;
  signal inputBuf_V_43_fu_1578 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_43_fu_15780 : STD_LOGIC;
  signal inputBuf_V_44_fu_1582 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_44_fu_15820 : STD_LOGIC;
  signal inputBuf_V_45_fu_1586 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_45_fu_15860 : STD_LOGIC;
  signal inputBuf_V_46_fu_1590 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_46_fu_15900 : STD_LOGIC;
  signal inputBuf_V_47_fu_1594 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_47_fu_15940 : STD_LOGIC;
  signal inputBuf_V_48_fu_1598 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_4_fu_1422 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_4_fu_14220 : STD_LOGIC;
  signal inputBuf_V_5_fu_1426 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_5_fu_14260 : STD_LOGIC;
  signal inputBuf_V_6_fu_1430 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_6_fu_14300 : STD_LOGIC;
  signal inputBuf_V_7_fu_1434 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_7_fu_14340 : STD_LOGIC;
  signal inputBuf_V_8_fu_1438 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_8_fu_14380 : STD_LOGIC;
  signal inputBuf_V_9_fu_1442 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_9_fu_14420 : STD_LOGIC;
  signal inputBuf_V_fu_1406 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_fu_14060 : STD_LOGIC;
  signal nf_1_fu_1602 : STD_LOGIC;
  signal \nf_1_fu_1602[31]_i_10_n_3\ : STD_LOGIC;
  signal \nf_1_fu_1602[31]_i_11_n_3\ : STD_LOGIC;
  signal \nf_1_fu_1602[31]_i_12_n_3\ : STD_LOGIC;
  signal \nf_1_fu_1602[31]_i_13_n_3\ : STD_LOGIC;
  signal \nf_1_fu_1602[31]_i_14_n_3\ : STD_LOGIC;
  signal \nf_1_fu_1602[31]_i_15_n_3\ : STD_LOGIC;
  signal \nf_1_fu_1602[31]_i_9_n_3\ : STD_LOGIC;
  signal \^nf_1_fu_1602_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \nf_1_fu_1602_reg_n_3_[10]\ : STD_LOGIC;
  signal \nf_1_fu_1602_reg_n_3_[11]\ : STD_LOGIC;
  signal \nf_1_fu_1602_reg_n_3_[12]\ : STD_LOGIC;
  signal \nf_1_fu_1602_reg_n_3_[13]\ : STD_LOGIC;
  signal \nf_1_fu_1602_reg_n_3_[14]\ : STD_LOGIC;
  signal \nf_1_fu_1602_reg_n_3_[15]\ : STD_LOGIC;
  signal \nf_1_fu_1602_reg_n_3_[16]\ : STD_LOGIC;
  signal \nf_1_fu_1602_reg_n_3_[17]\ : STD_LOGIC;
  signal \nf_1_fu_1602_reg_n_3_[18]\ : STD_LOGIC;
  signal \nf_1_fu_1602_reg_n_3_[19]\ : STD_LOGIC;
  signal \nf_1_fu_1602_reg_n_3_[1]\ : STD_LOGIC;
  signal \nf_1_fu_1602_reg_n_3_[20]\ : STD_LOGIC;
  signal \nf_1_fu_1602_reg_n_3_[21]\ : STD_LOGIC;
  signal \nf_1_fu_1602_reg_n_3_[22]\ : STD_LOGIC;
  signal \nf_1_fu_1602_reg_n_3_[23]\ : STD_LOGIC;
  signal \nf_1_fu_1602_reg_n_3_[24]\ : STD_LOGIC;
  signal \nf_1_fu_1602_reg_n_3_[25]\ : STD_LOGIC;
  signal \nf_1_fu_1602_reg_n_3_[26]\ : STD_LOGIC;
  signal \nf_1_fu_1602_reg_n_3_[27]\ : STD_LOGIC;
  signal \nf_1_fu_1602_reg_n_3_[28]\ : STD_LOGIC;
  signal \nf_1_fu_1602_reg_n_3_[29]\ : STD_LOGIC;
  signal \nf_1_fu_1602_reg_n_3_[2]\ : STD_LOGIC;
  signal \nf_1_fu_1602_reg_n_3_[30]\ : STD_LOGIC;
  signal \nf_1_fu_1602_reg_n_3_[31]\ : STD_LOGIC;
  signal \nf_1_fu_1602_reg_n_3_[3]\ : STD_LOGIC;
  signal \nf_1_fu_1602_reg_n_3_[4]\ : STD_LOGIC;
  signal \nf_1_fu_1602_reg_n_3_[5]\ : STD_LOGIC;
  signal \nf_1_fu_1602_reg_n_3_[6]\ : STD_LOGIC;
  signal \nf_1_fu_1602_reg_n_3_[7]\ : STD_LOGIC;
  signal \nf_1_fu_1602_reg_n_3_[8]\ : STD_LOGIC;
  signal \nf_1_fu_1602_reg_n_3_[9]\ : STD_LOGIC;
  signal nf_fu_16169_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sf_2_fu_16148_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sf_fu_1270 : STD_LOGIC;
  signal \sf_fu_1270_reg_n_3_[0]\ : STD_LOGIC;
  signal \sf_fu_1270_reg_n_3_[10]\ : STD_LOGIC;
  signal \sf_fu_1270_reg_n_3_[11]\ : STD_LOGIC;
  signal \sf_fu_1270_reg_n_3_[12]\ : STD_LOGIC;
  signal \sf_fu_1270_reg_n_3_[13]\ : STD_LOGIC;
  signal \sf_fu_1270_reg_n_3_[14]\ : STD_LOGIC;
  signal \sf_fu_1270_reg_n_3_[15]\ : STD_LOGIC;
  signal \sf_fu_1270_reg_n_3_[16]\ : STD_LOGIC;
  signal \sf_fu_1270_reg_n_3_[17]\ : STD_LOGIC;
  signal \sf_fu_1270_reg_n_3_[18]\ : STD_LOGIC;
  signal \sf_fu_1270_reg_n_3_[19]\ : STD_LOGIC;
  signal \sf_fu_1270_reg_n_3_[1]\ : STD_LOGIC;
  signal \sf_fu_1270_reg_n_3_[20]\ : STD_LOGIC;
  signal \sf_fu_1270_reg_n_3_[21]\ : STD_LOGIC;
  signal \sf_fu_1270_reg_n_3_[22]\ : STD_LOGIC;
  signal \sf_fu_1270_reg_n_3_[23]\ : STD_LOGIC;
  signal \sf_fu_1270_reg_n_3_[24]\ : STD_LOGIC;
  signal \sf_fu_1270_reg_n_3_[25]\ : STD_LOGIC;
  signal \sf_fu_1270_reg_n_3_[26]\ : STD_LOGIC;
  signal \sf_fu_1270_reg_n_3_[27]\ : STD_LOGIC;
  signal \sf_fu_1270_reg_n_3_[28]\ : STD_LOGIC;
  signal \sf_fu_1270_reg_n_3_[29]\ : STD_LOGIC;
  signal \sf_fu_1270_reg_n_3_[2]\ : STD_LOGIC;
  signal \sf_fu_1270_reg_n_3_[30]\ : STD_LOGIC;
  signal \sf_fu_1270_reg_n_3_[31]\ : STD_LOGIC;
  signal \sf_fu_1270_reg_n_3_[3]\ : STD_LOGIC;
  signal \sf_fu_1270_reg_n_3_[4]\ : STD_LOGIC;
  signal \sf_fu_1270_reg_n_3_[5]\ : STD_LOGIC;
  signal \sf_fu_1270_reg_n_3_[6]\ : STD_LOGIC;
  signal \sf_fu_1270_reg_n_3_[7]\ : STD_LOGIC;
  signal \sf_fu_1270_reg_n_3_[8]\ : STD_LOGIC;
  signal \sf_fu_1270_reg_n_3_[9]\ : STD_LOGIC;
  signal \^trunc_ln218_reg_21985_pp0_iter1_reg\ : STD_LOGIC;
  signal xor_ln1019_1019_reg_21941 : STD_LOGIC;
  signal xor_ln1019_123_reg_20821 : STD_LOGIC;
  signal xor_ln1019_155_reg_20861 : STD_LOGIC;
  signal xor_ln1019_187_reg_20901 : STD_LOGIC;
  signal xor_ln1019_219_reg_20941 : STD_LOGIC;
  signal xor_ln1019_251_reg_20981 : STD_LOGIC;
  signal xor_ln1019_27_reg_20701 : STD_LOGIC;
  signal xor_ln1019_283_reg_21021 : STD_LOGIC;
  signal xor_ln1019_315_reg_21061 : STD_LOGIC;
  signal xor_ln1019_347_reg_21101 : STD_LOGIC;
  signal xor_ln1019_379_reg_21141 : STD_LOGIC;
  signal xor_ln1019_411_reg_21181 : STD_LOGIC;
  signal xor_ln1019_443_reg_21221 : STD_LOGIC;
  signal xor_ln1019_475_reg_21261 : STD_LOGIC;
  signal xor_ln1019_507_reg_21301 : STD_LOGIC;
  signal xor_ln1019_539_reg_21341 : STD_LOGIC;
  signal xor_ln1019_571_reg_21381 : STD_LOGIC;
  signal xor_ln1019_59_reg_20741 : STD_LOGIC;
  signal xor_ln1019_603_reg_21421 : STD_LOGIC;
  signal xor_ln1019_635_reg_21461 : STD_LOGIC;
  signal xor_ln1019_667_reg_21501 : STD_LOGIC;
  signal xor_ln1019_699_reg_21541 : STD_LOGIC;
  signal xor_ln1019_731_reg_21581 : STD_LOGIC;
  signal xor_ln1019_763_reg_21621 : STD_LOGIC;
  signal xor_ln1019_795_reg_21661 : STD_LOGIC;
  signal xor_ln1019_827_reg_21701 : STD_LOGIC;
  signal xor_ln1019_859_reg_21741 : STD_LOGIC;
  signal xor_ln1019_891_reg_21781 : STD_LOGIC;
  signal xor_ln1019_91_reg_20781 : STD_LOGIC;
  signal xor_ln1019_923_reg_21821 : STD_LOGIC;
  signal xor_ln1019_955_reg_21861 : STD_LOGIC;
  signal xor_ln1019_987_reg_21901 : STD_LOGIC;
  signal \NLW_B_V_data_1_payload_A_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_B_V_data_1_payload_A_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_B_V_data_1_payload_A_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_B_V_data_1_payload_A_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_B_V_data_1_payload_A_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[12]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_B_V_data_1_payload_A_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[13]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[14]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_B_V_data_1_payload_A_reg[14]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[14]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_B_V_data_1_payload_A_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_B_V_data_1_payload_A_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[16]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[17]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_B_V_data_1_payload_A_reg[17]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[17]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[18]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_B_V_data_1_payload_A_reg[18]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[18]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[19]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_B_V_data_1_payload_A_reg[19]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[19]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[1]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_B_V_data_1_payload_A_reg[1]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[1]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_B_V_data_1_payload_A_reg[20]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[20]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[21]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_B_V_data_1_payload_A_reg[21]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[21]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[22]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_B_V_data_1_payload_A_reg[22]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[22]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[23]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_B_V_data_1_payload_A_reg[23]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[23]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_B_V_data_1_payload_A_reg[24]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[24]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[25]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_B_V_data_1_payload_A_reg[25]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[25]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[26]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_B_V_data_1_payload_A_reg[26]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[26]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[27]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_B_V_data_1_payload_A_reg[27]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[27]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_B_V_data_1_payload_A_reg[28]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[28]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[29]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_B_V_data_1_payload_A_reg[29]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[29]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[2]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_B_V_data_1_payload_A_reg[2]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[2]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[30]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_B_V_data_1_payload_A_reg[30]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[30]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_B_V_data_1_payload_A_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[3]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_B_V_data_1_payload_A_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[4]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_B_V_data_1_payload_A_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[4]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[5]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_B_V_data_1_payload_A_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[5]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[6]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_B_V_data_1_payload_A_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[6]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_B_V_data_1_payload_A_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_B_V_data_1_payload_A_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_B_V_data_1_payload_A_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[9]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_accu_V_10_fu_1318_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_10_fu_1318_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_10_fu_1318_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_10_fu_1318_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_11_fu_1322_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_11_fu_1322_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_11_fu_1322_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_11_fu_1322_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_12_fu_1326_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_12_fu_1326_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_12_fu_1326_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_12_fu_1326_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_13_fu_1330_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_13_fu_1330_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_13_fu_1330_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_13_fu_1330_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_14_fu_1334_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_14_fu_1334_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_14_fu_1334_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_14_fu_1334_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_15_fu_1338_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_15_fu_1338_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_15_fu_1338_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_15_fu_1338_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_16_fu_1342_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_16_fu_1342_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_16_fu_1342_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_16_fu_1342_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_17_fu_1346_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_17_fu_1346_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_17_fu_1346_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_17_fu_1346_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_18_fu_1350_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_18_fu_1350_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_18_fu_1350_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_18_fu_1350_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_19_fu_1354_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_19_fu_1354_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_19_fu_1354_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_19_fu_1354_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_1_fu_1282_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_1_fu_1282_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_1_fu_1282_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_1_fu_1282_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_20_fu_1358_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_20_fu_1358_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_20_fu_1358_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_20_fu_1358_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_21_fu_1362_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_21_fu_1362_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_21_fu_1362_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_21_fu_1362_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_22_fu_1366_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_22_fu_1366_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_22_fu_1366_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_22_fu_1366_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_23_fu_1370_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_23_fu_1370_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_23_fu_1370_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_23_fu_1370_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_24_fu_1374_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_24_fu_1374_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_24_fu_1374_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_24_fu_1374_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_25_fu_1378_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_25_fu_1378_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_25_fu_1378_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_25_fu_1378_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_26_fu_1382_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_26_fu_1382_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_26_fu_1382_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_26_fu_1382_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_27_fu_1386_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_27_fu_1386_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_27_fu_1386_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_27_fu_1386_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_28_fu_1390_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_28_fu_1390_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_28_fu_1390_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_28_fu_1390_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_29_fu_1394_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_29_fu_1394_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_29_fu_1394_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_29_fu_1394_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_2_fu_1286_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_2_fu_1286_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_2_fu_1286_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_2_fu_1286_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_30_fu_1398_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_30_fu_1398_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_30_fu_1398_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_30_fu_1398_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_31_fu_1402_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_31_fu_1402_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_31_fu_1402_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_31_fu_1402_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_3_fu_1290_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_3_fu_1290_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_3_fu_1290_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_3_fu_1290_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_4_fu_1294_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_4_fu_1294_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_4_fu_1294_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_4_fu_1294_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_5_fu_1298_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_5_fu_1298_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_5_fu_1298_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_5_fu_1298_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_64_reg_22021_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_64_reg_22021_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_64_reg_22021_reg[10]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_64_reg_22021_reg[10]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_6_fu_1302_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_6_fu_1302_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_6_fu_1302_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_6_fu_1302_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_71_reg_22056_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_71_reg_22056_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_71_reg_22056_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_71_reg_22056_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_72_reg_22061_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_72_reg_22061_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_72_reg_22061_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_72_reg_22061_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_73_reg_22066_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_73_reg_22066_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accu_V_73_reg_22066_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_accu_V_73_reg_22066_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_2\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \accu_V_10_fu_1318[3]_i_11\ : label is "soft_lutpair97";
  attribute HLUTNM : string;
  attribute HLUTNM of \accu_V_10_fu_1318[3]_i_3\ : label is "lutpair21";
  attribute HLUTNM of \accu_V_10_fu_1318[3]_i_7\ : label is "lutpair21";
  attribute SOFT_HLUTNM of \accu_V_10_fu_1318[3]_i_9\ : label is "soft_lutpair97";
  attribute HLUTNM of \accu_V_10_fu_1318[7]_i_11\ : label is "lutpair20";
  attribute HLUTNM of \accu_V_10_fu_1318[7]_i_15\ : label is "lutpair20";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \accu_V_10_fu_1318_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_10_fu_1318_reg[10]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_10_fu_1318_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_10_fu_1318_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_10_fu_1318_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_10_fu_1318_reg[7]_i_4\ : label is 35;
  attribute SOFT_HLUTNM of \accu_V_11_fu_1322[3]_i_11\ : label is "soft_lutpair98";
  attribute HLUTNM of \accu_V_11_fu_1322[3]_i_3\ : label is "lutpair23";
  attribute HLUTNM of \accu_V_11_fu_1322[3]_i_7\ : label is "lutpair23";
  attribute SOFT_HLUTNM of \accu_V_11_fu_1322[3]_i_9\ : label is "soft_lutpair98";
  attribute HLUTNM of \accu_V_11_fu_1322[7]_i_11\ : label is "lutpair22";
  attribute HLUTNM of \accu_V_11_fu_1322[7]_i_15\ : label is "lutpair22";
  attribute ADDER_THRESHOLD of \accu_V_11_fu_1322_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_11_fu_1322_reg[10]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_11_fu_1322_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_11_fu_1322_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_11_fu_1322_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_11_fu_1322_reg[7]_i_4\ : label is 35;
  attribute SOFT_HLUTNM of \accu_V_12_fu_1326[3]_i_11\ : label is "soft_lutpair99";
  attribute HLUTNM of \accu_V_12_fu_1326[3]_i_3\ : label is "lutpair25";
  attribute HLUTNM of \accu_V_12_fu_1326[3]_i_7\ : label is "lutpair25";
  attribute SOFT_HLUTNM of \accu_V_12_fu_1326[3]_i_9\ : label is "soft_lutpair99";
  attribute HLUTNM of \accu_V_12_fu_1326[7]_i_11\ : label is "lutpair24";
  attribute HLUTNM of \accu_V_12_fu_1326[7]_i_15\ : label is "lutpair24";
  attribute ADDER_THRESHOLD of \accu_V_12_fu_1326_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_12_fu_1326_reg[10]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_12_fu_1326_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_12_fu_1326_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_12_fu_1326_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_12_fu_1326_reg[7]_i_4\ : label is 35;
  attribute SOFT_HLUTNM of \accu_V_13_fu_1330[3]_i_11\ : label is "soft_lutpair100";
  attribute HLUTNM of \accu_V_13_fu_1330[3]_i_3\ : label is "lutpair27";
  attribute HLUTNM of \accu_V_13_fu_1330[3]_i_7\ : label is "lutpair27";
  attribute SOFT_HLUTNM of \accu_V_13_fu_1330[3]_i_9\ : label is "soft_lutpair100";
  attribute HLUTNM of \accu_V_13_fu_1330[7]_i_11\ : label is "lutpair26";
  attribute HLUTNM of \accu_V_13_fu_1330[7]_i_15\ : label is "lutpair26";
  attribute ADDER_THRESHOLD of \accu_V_13_fu_1330_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_13_fu_1330_reg[10]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_13_fu_1330_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_13_fu_1330_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_13_fu_1330_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_13_fu_1330_reg[7]_i_4\ : label is 35;
  attribute SOFT_HLUTNM of \accu_V_14_fu_1334[3]_i_11\ : label is "soft_lutpair101";
  attribute HLUTNM of \accu_V_14_fu_1334[3]_i_3\ : label is "lutpair29";
  attribute HLUTNM of \accu_V_14_fu_1334[3]_i_7\ : label is "lutpair29";
  attribute SOFT_HLUTNM of \accu_V_14_fu_1334[3]_i_9\ : label is "soft_lutpair101";
  attribute HLUTNM of \accu_V_14_fu_1334[7]_i_11\ : label is "lutpair28";
  attribute HLUTNM of \accu_V_14_fu_1334[7]_i_15\ : label is "lutpair28";
  attribute ADDER_THRESHOLD of \accu_V_14_fu_1334_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_14_fu_1334_reg[10]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_14_fu_1334_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_14_fu_1334_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_14_fu_1334_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_14_fu_1334_reg[7]_i_4\ : label is 35;
  attribute SOFT_HLUTNM of \accu_V_15_fu_1338[3]_i_11\ : label is "soft_lutpair102";
  attribute HLUTNM of \accu_V_15_fu_1338[3]_i_3\ : label is "lutpair31";
  attribute HLUTNM of \accu_V_15_fu_1338[3]_i_7\ : label is "lutpair31";
  attribute SOFT_HLUTNM of \accu_V_15_fu_1338[3]_i_9\ : label is "soft_lutpair102";
  attribute HLUTNM of \accu_V_15_fu_1338[7]_i_11\ : label is "lutpair30";
  attribute HLUTNM of \accu_V_15_fu_1338[7]_i_15\ : label is "lutpair30";
  attribute ADDER_THRESHOLD of \accu_V_15_fu_1338_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_15_fu_1338_reg[10]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_15_fu_1338_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_15_fu_1338_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_15_fu_1338_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_15_fu_1338_reg[7]_i_4\ : label is 35;
  attribute SOFT_HLUTNM of \accu_V_16_fu_1342[3]_i_11\ : label is "soft_lutpair103";
  attribute HLUTNM of \accu_V_16_fu_1342[3]_i_3\ : label is "lutpair33";
  attribute HLUTNM of \accu_V_16_fu_1342[3]_i_7\ : label is "lutpair33";
  attribute SOFT_HLUTNM of \accu_V_16_fu_1342[3]_i_9\ : label is "soft_lutpair103";
  attribute HLUTNM of \accu_V_16_fu_1342[7]_i_11\ : label is "lutpair32";
  attribute HLUTNM of \accu_V_16_fu_1342[7]_i_15\ : label is "lutpair32";
  attribute ADDER_THRESHOLD of \accu_V_16_fu_1342_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_16_fu_1342_reg[10]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_16_fu_1342_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_16_fu_1342_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_16_fu_1342_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_16_fu_1342_reg[7]_i_4\ : label is 35;
  attribute SOFT_HLUTNM of \accu_V_17_fu_1346[3]_i_11\ : label is "soft_lutpair104";
  attribute HLUTNM of \accu_V_17_fu_1346[3]_i_3\ : label is "lutpair35";
  attribute HLUTNM of \accu_V_17_fu_1346[3]_i_7\ : label is "lutpair35";
  attribute SOFT_HLUTNM of \accu_V_17_fu_1346[3]_i_9\ : label is "soft_lutpair104";
  attribute HLUTNM of \accu_V_17_fu_1346[7]_i_11\ : label is "lutpair34";
  attribute HLUTNM of \accu_V_17_fu_1346[7]_i_15\ : label is "lutpair34";
  attribute ADDER_THRESHOLD of \accu_V_17_fu_1346_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_17_fu_1346_reg[10]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_17_fu_1346_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_17_fu_1346_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_17_fu_1346_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_17_fu_1346_reg[7]_i_4\ : label is 35;
  attribute SOFT_HLUTNM of \accu_V_18_fu_1350[3]_i_11\ : label is "soft_lutpair105";
  attribute HLUTNM of \accu_V_18_fu_1350[3]_i_3\ : label is "lutpair37";
  attribute HLUTNM of \accu_V_18_fu_1350[3]_i_7\ : label is "lutpair37";
  attribute SOFT_HLUTNM of \accu_V_18_fu_1350[3]_i_9\ : label is "soft_lutpair105";
  attribute HLUTNM of \accu_V_18_fu_1350[7]_i_11\ : label is "lutpair36";
  attribute HLUTNM of \accu_V_18_fu_1350[7]_i_15\ : label is "lutpair36";
  attribute ADDER_THRESHOLD of \accu_V_18_fu_1350_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_18_fu_1350_reg[10]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_18_fu_1350_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_18_fu_1350_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_18_fu_1350_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_18_fu_1350_reg[7]_i_4\ : label is 35;
  attribute SOFT_HLUTNM of \accu_V_19_fu_1354[3]_i_11\ : label is "soft_lutpair106";
  attribute HLUTNM of \accu_V_19_fu_1354[3]_i_3\ : label is "lutpair39";
  attribute HLUTNM of \accu_V_19_fu_1354[3]_i_7\ : label is "lutpair39";
  attribute SOFT_HLUTNM of \accu_V_19_fu_1354[3]_i_9\ : label is "soft_lutpair106";
  attribute HLUTNM of \accu_V_19_fu_1354[7]_i_11\ : label is "lutpair38";
  attribute HLUTNM of \accu_V_19_fu_1354[7]_i_15\ : label is "lutpair38";
  attribute ADDER_THRESHOLD of \accu_V_19_fu_1354_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_19_fu_1354_reg[10]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_19_fu_1354_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_19_fu_1354_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_19_fu_1354_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_19_fu_1354_reg[7]_i_4\ : label is 35;
  attribute SOFT_HLUTNM of \accu_V_1_fu_1282[3]_i_11\ : label is "soft_lutpair88";
  attribute HLUTNM of \accu_V_1_fu_1282[3]_i_3\ : label is "lutpair3";
  attribute HLUTNM of \accu_V_1_fu_1282[3]_i_7\ : label is "lutpair3";
  attribute SOFT_HLUTNM of \accu_V_1_fu_1282[3]_i_9\ : label is "soft_lutpair88";
  attribute HLUTNM of \accu_V_1_fu_1282[7]_i_11\ : label is "lutpair2";
  attribute HLUTNM of \accu_V_1_fu_1282[7]_i_15\ : label is "lutpair2";
  attribute ADDER_THRESHOLD of \accu_V_1_fu_1282_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_1_fu_1282_reg[10]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_1_fu_1282_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_1_fu_1282_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_1_fu_1282_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_1_fu_1282_reg[7]_i_4\ : label is 35;
  attribute SOFT_HLUTNM of \accu_V_20_fu_1358[3]_i_11\ : label is "soft_lutpair107";
  attribute HLUTNM of \accu_V_20_fu_1358[3]_i_3\ : label is "lutpair41";
  attribute HLUTNM of \accu_V_20_fu_1358[3]_i_7\ : label is "lutpair41";
  attribute SOFT_HLUTNM of \accu_V_20_fu_1358[3]_i_9\ : label is "soft_lutpair107";
  attribute HLUTNM of \accu_V_20_fu_1358[7]_i_11\ : label is "lutpair40";
  attribute HLUTNM of \accu_V_20_fu_1358[7]_i_15\ : label is "lutpair40";
  attribute ADDER_THRESHOLD of \accu_V_20_fu_1358_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_20_fu_1358_reg[10]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_20_fu_1358_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_20_fu_1358_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_20_fu_1358_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_20_fu_1358_reg[7]_i_4\ : label is 35;
  attribute SOFT_HLUTNM of \accu_V_21_fu_1362[3]_i_11\ : label is "soft_lutpair108";
  attribute HLUTNM of \accu_V_21_fu_1362[3]_i_3\ : label is "lutpair43";
  attribute HLUTNM of \accu_V_21_fu_1362[3]_i_7\ : label is "lutpair43";
  attribute SOFT_HLUTNM of \accu_V_21_fu_1362[3]_i_9\ : label is "soft_lutpair108";
  attribute HLUTNM of \accu_V_21_fu_1362[7]_i_11\ : label is "lutpair42";
  attribute HLUTNM of \accu_V_21_fu_1362[7]_i_15\ : label is "lutpair42";
  attribute ADDER_THRESHOLD of \accu_V_21_fu_1362_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_21_fu_1362_reg[10]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_21_fu_1362_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_21_fu_1362_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_21_fu_1362_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_21_fu_1362_reg[7]_i_4\ : label is 35;
  attribute SOFT_HLUTNM of \accu_V_22_fu_1366[3]_i_11\ : label is "soft_lutpair109";
  attribute HLUTNM of \accu_V_22_fu_1366[3]_i_3\ : label is "lutpair45";
  attribute HLUTNM of \accu_V_22_fu_1366[3]_i_7\ : label is "lutpair45";
  attribute SOFT_HLUTNM of \accu_V_22_fu_1366[3]_i_9\ : label is "soft_lutpair109";
  attribute HLUTNM of \accu_V_22_fu_1366[7]_i_11\ : label is "lutpair44";
  attribute HLUTNM of \accu_V_22_fu_1366[7]_i_15\ : label is "lutpair44";
  attribute ADDER_THRESHOLD of \accu_V_22_fu_1366_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_22_fu_1366_reg[10]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_22_fu_1366_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_22_fu_1366_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_22_fu_1366_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_22_fu_1366_reg[7]_i_4\ : label is 35;
  attribute SOFT_HLUTNM of \accu_V_23_fu_1370[3]_i_11\ : label is "soft_lutpair110";
  attribute HLUTNM of \accu_V_23_fu_1370[3]_i_3\ : label is "lutpair47";
  attribute HLUTNM of \accu_V_23_fu_1370[3]_i_7\ : label is "lutpair47";
  attribute SOFT_HLUTNM of \accu_V_23_fu_1370[3]_i_9\ : label is "soft_lutpair110";
  attribute HLUTNM of \accu_V_23_fu_1370[7]_i_11\ : label is "lutpair46";
  attribute HLUTNM of \accu_V_23_fu_1370[7]_i_15\ : label is "lutpair46";
  attribute ADDER_THRESHOLD of \accu_V_23_fu_1370_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_23_fu_1370_reg[10]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_23_fu_1370_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_23_fu_1370_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_23_fu_1370_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_23_fu_1370_reg[7]_i_4\ : label is 35;
  attribute SOFT_HLUTNM of \accu_V_24_fu_1374[3]_i_11\ : label is "soft_lutpair111";
  attribute HLUTNM of \accu_V_24_fu_1374[3]_i_3\ : label is "lutpair49";
  attribute HLUTNM of \accu_V_24_fu_1374[3]_i_7\ : label is "lutpair49";
  attribute SOFT_HLUTNM of \accu_V_24_fu_1374[3]_i_9\ : label is "soft_lutpair111";
  attribute HLUTNM of \accu_V_24_fu_1374[7]_i_11\ : label is "lutpair48";
  attribute HLUTNM of \accu_V_24_fu_1374[7]_i_15\ : label is "lutpair48";
  attribute ADDER_THRESHOLD of \accu_V_24_fu_1374_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_24_fu_1374_reg[10]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_24_fu_1374_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_24_fu_1374_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_24_fu_1374_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_24_fu_1374_reg[7]_i_4\ : label is 35;
  attribute SOFT_HLUTNM of \accu_V_25_fu_1378[3]_i_11\ : label is "soft_lutpair112";
  attribute HLUTNM of \accu_V_25_fu_1378[3]_i_3\ : label is "lutpair51";
  attribute HLUTNM of \accu_V_25_fu_1378[3]_i_7\ : label is "lutpair51";
  attribute SOFT_HLUTNM of \accu_V_25_fu_1378[3]_i_9\ : label is "soft_lutpair112";
  attribute HLUTNM of \accu_V_25_fu_1378[7]_i_11\ : label is "lutpair50";
  attribute HLUTNM of \accu_V_25_fu_1378[7]_i_15\ : label is "lutpair50";
  attribute ADDER_THRESHOLD of \accu_V_25_fu_1378_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_25_fu_1378_reg[10]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_25_fu_1378_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_25_fu_1378_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_25_fu_1378_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_25_fu_1378_reg[7]_i_4\ : label is 35;
  attribute SOFT_HLUTNM of \accu_V_26_fu_1382[3]_i_11\ : label is "soft_lutpair113";
  attribute HLUTNM of \accu_V_26_fu_1382[3]_i_3\ : label is "lutpair53";
  attribute HLUTNM of \accu_V_26_fu_1382[3]_i_7\ : label is "lutpair53";
  attribute SOFT_HLUTNM of \accu_V_26_fu_1382[3]_i_9\ : label is "soft_lutpair113";
  attribute HLUTNM of \accu_V_26_fu_1382[7]_i_11\ : label is "lutpair52";
  attribute HLUTNM of \accu_V_26_fu_1382[7]_i_15\ : label is "lutpair52";
  attribute ADDER_THRESHOLD of \accu_V_26_fu_1382_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_26_fu_1382_reg[10]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_26_fu_1382_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_26_fu_1382_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_26_fu_1382_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_26_fu_1382_reg[7]_i_4\ : label is 35;
  attribute SOFT_HLUTNM of \accu_V_27_fu_1386[3]_i_11\ : label is "soft_lutpair114";
  attribute HLUTNM of \accu_V_27_fu_1386[3]_i_3\ : label is "lutpair55";
  attribute HLUTNM of \accu_V_27_fu_1386[3]_i_7\ : label is "lutpair55";
  attribute SOFT_HLUTNM of \accu_V_27_fu_1386[3]_i_9\ : label is "soft_lutpair114";
  attribute HLUTNM of \accu_V_27_fu_1386[7]_i_11\ : label is "lutpair54";
  attribute HLUTNM of \accu_V_27_fu_1386[7]_i_15\ : label is "lutpair54";
  attribute ADDER_THRESHOLD of \accu_V_27_fu_1386_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_27_fu_1386_reg[10]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_27_fu_1386_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_27_fu_1386_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_27_fu_1386_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_27_fu_1386_reg[7]_i_4\ : label is 35;
  attribute SOFT_HLUTNM of \accu_V_28_fu_1390[3]_i_11\ : label is "soft_lutpair115";
  attribute HLUTNM of \accu_V_28_fu_1390[3]_i_3\ : label is "lutpair57";
  attribute HLUTNM of \accu_V_28_fu_1390[3]_i_7\ : label is "lutpair57";
  attribute SOFT_HLUTNM of \accu_V_28_fu_1390[3]_i_9\ : label is "soft_lutpair115";
  attribute HLUTNM of \accu_V_28_fu_1390[7]_i_11\ : label is "lutpair56";
  attribute HLUTNM of \accu_V_28_fu_1390[7]_i_15\ : label is "lutpair56";
  attribute ADDER_THRESHOLD of \accu_V_28_fu_1390_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_28_fu_1390_reg[10]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_28_fu_1390_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_28_fu_1390_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_28_fu_1390_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_28_fu_1390_reg[7]_i_4\ : label is 35;
  attribute SOFT_HLUTNM of \accu_V_29_fu_1394[3]_i_11\ : label is "soft_lutpair116";
  attribute HLUTNM of \accu_V_29_fu_1394[3]_i_3\ : label is "lutpair59";
  attribute HLUTNM of \accu_V_29_fu_1394[3]_i_7\ : label is "lutpair59";
  attribute SOFT_HLUTNM of \accu_V_29_fu_1394[3]_i_9\ : label is "soft_lutpair116";
  attribute HLUTNM of \accu_V_29_fu_1394[7]_i_11\ : label is "lutpair58";
  attribute HLUTNM of \accu_V_29_fu_1394[7]_i_15\ : label is "lutpair58";
  attribute ADDER_THRESHOLD of \accu_V_29_fu_1394_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_29_fu_1394_reg[10]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_29_fu_1394_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_29_fu_1394_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_29_fu_1394_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_29_fu_1394_reg[7]_i_4\ : label is 35;
  attribute SOFT_HLUTNM of \accu_V_2_fu_1286[3]_i_11\ : label is "soft_lutpair89";
  attribute HLUTNM of \accu_V_2_fu_1286[3]_i_3\ : label is "lutpair5";
  attribute HLUTNM of \accu_V_2_fu_1286[3]_i_7\ : label is "lutpair5";
  attribute SOFT_HLUTNM of \accu_V_2_fu_1286[3]_i_9\ : label is "soft_lutpair89";
  attribute HLUTNM of \accu_V_2_fu_1286[7]_i_11\ : label is "lutpair4";
  attribute HLUTNM of \accu_V_2_fu_1286[7]_i_15\ : label is "lutpair4";
  attribute ADDER_THRESHOLD of \accu_V_2_fu_1286_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_2_fu_1286_reg[10]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_2_fu_1286_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_2_fu_1286_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_2_fu_1286_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_2_fu_1286_reg[7]_i_4\ : label is 35;
  attribute SOFT_HLUTNM of \accu_V_30_fu_1398[3]_i_11\ : label is "soft_lutpair117";
  attribute HLUTNM of \accu_V_30_fu_1398[3]_i_3\ : label is "lutpair61";
  attribute HLUTNM of \accu_V_30_fu_1398[3]_i_7\ : label is "lutpair61";
  attribute SOFT_HLUTNM of \accu_V_30_fu_1398[3]_i_9\ : label is "soft_lutpair117";
  attribute HLUTNM of \accu_V_30_fu_1398[7]_i_11\ : label is "lutpair60";
  attribute HLUTNM of \accu_V_30_fu_1398[7]_i_15\ : label is "lutpair60";
  attribute ADDER_THRESHOLD of \accu_V_30_fu_1398_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_30_fu_1398_reg[10]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_30_fu_1398_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_30_fu_1398_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_30_fu_1398_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_30_fu_1398_reg[7]_i_4\ : label is 35;
  attribute SOFT_HLUTNM of \accu_V_31_fu_1402[3]_i_11\ : label is "soft_lutpair118";
  attribute HLUTNM of \accu_V_31_fu_1402[3]_i_3\ : label is "lutpair63";
  attribute HLUTNM of \accu_V_31_fu_1402[3]_i_7\ : label is "lutpair63";
  attribute SOFT_HLUTNM of \accu_V_31_fu_1402[3]_i_9\ : label is "soft_lutpair118";
  attribute HLUTNM of \accu_V_31_fu_1402[7]_i_11\ : label is "lutpair62";
  attribute HLUTNM of \accu_V_31_fu_1402[7]_i_15\ : label is "lutpair62";
  attribute ADDER_THRESHOLD of \accu_V_31_fu_1402_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_31_fu_1402_reg[10]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_31_fu_1402_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_31_fu_1402_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_31_fu_1402_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_31_fu_1402_reg[7]_i_4\ : label is 35;
  attribute SOFT_HLUTNM of \accu_V_3_fu_1290[3]_i_11\ : label is "soft_lutpair90";
  attribute HLUTNM of \accu_V_3_fu_1290[3]_i_3\ : label is "lutpair7";
  attribute HLUTNM of \accu_V_3_fu_1290[3]_i_7\ : label is "lutpair7";
  attribute SOFT_HLUTNM of \accu_V_3_fu_1290[3]_i_9\ : label is "soft_lutpair90";
  attribute HLUTNM of \accu_V_3_fu_1290[7]_i_11\ : label is "lutpair6";
  attribute HLUTNM of \accu_V_3_fu_1290[7]_i_15\ : label is "lutpair6";
  attribute ADDER_THRESHOLD of \accu_V_3_fu_1290_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_3_fu_1290_reg[10]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_3_fu_1290_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_3_fu_1290_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_3_fu_1290_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_3_fu_1290_reg[7]_i_4\ : label is 35;
  attribute SOFT_HLUTNM of \accu_V_4_fu_1294[3]_i_11\ : label is "soft_lutpair91";
  attribute HLUTNM of \accu_V_4_fu_1294[3]_i_3\ : label is "lutpair9";
  attribute HLUTNM of \accu_V_4_fu_1294[3]_i_7\ : label is "lutpair9";
  attribute SOFT_HLUTNM of \accu_V_4_fu_1294[3]_i_9\ : label is "soft_lutpair91";
  attribute HLUTNM of \accu_V_4_fu_1294[7]_i_11\ : label is "lutpair8";
  attribute HLUTNM of \accu_V_4_fu_1294[7]_i_15\ : label is "lutpair8";
  attribute ADDER_THRESHOLD of \accu_V_4_fu_1294_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_4_fu_1294_reg[10]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_4_fu_1294_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_4_fu_1294_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_4_fu_1294_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_4_fu_1294_reg[7]_i_4\ : label is 35;
  attribute SOFT_HLUTNM of \accu_V_5_fu_1298[3]_i_11\ : label is "soft_lutpair92";
  attribute HLUTNM of \accu_V_5_fu_1298[3]_i_3\ : label is "lutpair11";
  attribute HLUTNM of \accu_V_5_fu_1298[3]_i_7\ : label is "lutpair11";
  attribute SOFT_HLUTNM of \accu_V_5_fu_1298[3]_i_9\ : label is "soft_lutpair92";
  attribute HLUTNM of \accu_V_5_fu_1298[7]_i_11\ : label is "lutpair10";
  attribute HLUTNM of \accu_V_5_fu_1298[7]_i_15\ : label is "lutpair10";
  attribute ADDER_THRESHOLD of \accu_V_5_fu_1298_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_5_fu_1298_reg[10]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_5_fu_1298_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_5_fu_1298_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_5_fu_1298_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_5_fu_1298_reg[7]_i_4\ : label is 35;
  attribute SOFT_HLUTNM of \accu_V_64_reg_22021[3]_i_11\ : label is "soft_lutpair87";
  attribute HLUTNM of \accu_V_64_reg_22021[3]_i_3\ : label is "lutpair1";
  attribute HLUTNM of \accu_V_64_reg_22021[3]_i_7\ : label is "lutpair1";
  attribute SOFT_HLUTNM of \accu_V_64_reg_22021[3]_i_9\ : label is "soft_lutpair87";
  attribute HLUTNM of \accu_V_64_reg_22021[7]_i_11\ : label is "lutpair0";
  attribute HLUTNM of \accu_V_64_reg_22021[7]_i_15\ : label is "lutpair0";
  attribute ADDER_THRESHOLD of \accu_V_64_reg_22021_reg[10]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_64_reg_22021_reg[10]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_64_reg_22021_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_64_reg_22021_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_64_reg_22021_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_64_reg_22021_reg[7]_i_4\ : label is 35;
  attribute SOFT_HLUTNM of \accu_V_6_fu_1302[3]_i_11\ : label is "soft_lutpair93";
  attribute HLUTNM of \accu_V_6_fu_1302[3]_i_3\ : label is "lutpair13";
  attribute HLUTNM of \accu_V_6_fu_1302[3]_i_7\ : label is "lutpair13";
  attribute SOFT_HLUTNM of \accu_V_6_fu_1302[3]_i_9\ : label is "soft_lutpair93";
  attribute HLUTNM of \accu_V_6_fu_1302[7]_i_11\ : label is "lutpair12";
  attribute HLUTNM of \accu_V_6_fu_1302[7]_i_15\ : label is "lutpair12";
  attribute ADDER_THRESHOLD of \accu_V_6_fu_1302_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_6_fu_1302_reg[10]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_6_fu_1302_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_6_fu_1302_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_6_fu_1302_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_6_fu_1302_reg[7]_i_4\ : label is 35;
  attribute SOFT_HLUTNM of \accu_V_71_reg_22056[3]_i_11\ : label is "soft_lutpair94";
  attribute HLUTNM of \accu_V_71_reg_22056[3]_i_3\ : label is "lutpair15";
  attribute HLUTNM of \accu_V_71_reg_22056[3]_i_7\ : label is "lutpair15";
  attribute SOFT_HLUTNM of \accu_V_71_reg_22056[3]_i_9\ : label is "soft_lutpair94";
  attribute HLUTNM of \accu_V_71_reg_22056[7]_i_11\ : label is "lutpair14";
  attribute HLUTNM of \accu_V_71_reg_22056[7]_i_15\ : label is "lutpair14";
  attribute ADDER_THRESHOLD of \accu_V_71_reg_22056_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_71_reg_22056_reg[10]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_71_reg_22056_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_71_reg_22056_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_71_reg_22056_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_71_reg_22056_reg[7]_i_4\ : label is 35;
  attribute SOFT_HLUTNM of \accu_V_72_reg_22061[3]_i_11\ : label is "soft_lutpair95";
  attribute HLUTNM of \accu_V_72_reg_22061[3]_i_3\ : label is "lutpair17";
  attribute HLUTNM of \accu_V_72_reg_22061[3]_i_7\ : label is "lutpair17";
  attribute SOFT_HLUTNM of \accu_V_72_reg_22061[3]_i_9\ : label is "soft_lutpair95";
  attribute HLUTNM of \accu_V_72_reg_22061[7]_i_11\ : label is "lutpair16";
  attribute HLUTNM of \accu_V_72_reg_22061[7]_i_15\ : label is "lutpair16";
  attribute ADDER_THRESHOLD of \accu_V_72_reg_22061_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_72_reg_22061_reg[10]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_72_reg_22061_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_72_reg_22061_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_72_reg_22061_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_72_reg_22061_reg[7]_i_4\ : label is 35;
  attribute SOFT_HLUTNM of \accu_V_73_reg_22066[3]_i_11\ : label is "soft_lutpair96";
  attribute HLUTNM of \accu_V_73_reg_22066[3]_i_3\ : label is "lutpair19";
  attribute HLUTNM of \accu_V_73_reg_22066[3]_i_7\ : label is "lutpair19";
  attribute SOFT_HLUTNM of \accu_V_73_reg_22066[3]_i_9\ : label is "soft_lutpair96";
  attribute HLUTNM of \accu_V_73_reg_22066[7]_i_11\ : label is "lutpair18";
  attribute HLUTNM of \accu_V_73_reg_22066[7]_i_15\ : label is "lutpair18";
  attribute ADDER_THRESHOLD of \accu_V_73_reg_22066_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_73_reg_22066_reg[10]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_73_reg_22066_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_73_reg_22066_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_73_reg_22066_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \accu_V_73_reg_22066_reg[7]_i_4\ : label is 35;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \ap_CS_iter1_fsm_reg[1]\ : label is "ap_ST_iter1_fsm_state0:01,ap_ST_iter1_fsm_state2:10";
  attribute FSM_ENCODED_STATES of \ap_CS_iter2_fsm_reg[1]\ : label is "ap_ST_iter2_fsm_state0:01,ap_ST_iter2_fsm_state3:10";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter2_reg_i_2 : label is "soft_lutpair119";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \icmp_ln272_reg_20665_reg[0]\ : label is "icmp_ln272_reg_20665_reg[0]";
  attribute ORIG_CELL_NAME of \icmp_ln272_reg_20665_reg[0]_rep\ : label is "icmp_ln272_reg_20665_reg[0]";
  attribute ORIG_CELL_NAME of \icmp_ln272_reg_20665_reg[0]_rep__0\ : label is "icmp_ln272_reg_20665_reg[0]";
  attribute ORIG_CELL_NAME of \icmp_ln272_reg_20665_reg[0]_rep__1\ : label is "icmp_ln272_reg_20665_reg[0]";
begin
  ap_NS_iter2_fsm1 <= \^ap_ns_iter2_fsm1\;
  ap_loop_exit_ready_pp0_iter1_reg <= \^ap_loop_exit_ready_pp0_iter1_reg\;
  i_fu_1274 <= \^i_fu_1274\;
  icmp_ln249_reg_20653 <= \^icmp_ln249_reg_20653\;
  icmp_ln249_reg_20653_pp0_iter1_reg <= \^icmp_ln249_reg_20653_pp0_iter1_reg\;
  icmp_ln290_fu_16154_p2 <= \^icmp_ln290_fu_16154_p2\;
  icmp_ln290_reg_21981_pp0_iter1_reg <= \^icmp_ln290_reg_21981_pp0_iter1_reg\;
  \nf_1_fu_1602_reg[0]_0\(0) <= \^nf_1_fu_1602_reg[0]_0\(0);
  trunc_ln218_reg_21985_pp0_iter1_reg <= \^trunc_ln218_reg_21985_pp0_iter1_reg\;
\B_V_data_1_payload_A[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_fu_1278(6),
      I1 => accu_V_fu_1278(7),
      O => \B_V_data_1_payload_A[0]_i_10_n_3\
    );
\B_V_data_1_payload_A[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"24"
    )
        port map (
      I0 => accu_V_fu_1278(4),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_fu_1278(5),
      O => \B_V_data_1_payload_A[0]_i_11_n_3\
    );
\B_V_data_1_payload_A[0]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"24"
    )
        port map (
      I0 => accu_V_fu_1278(2),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_fu_1278(3),
      O => \B_V_data_1_payload_A[0]_i_12_n_3\
    );
\B_V_data_1_payload_A[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I1 => accu_V_fu_1278(1),
      I2 => accu_V_fu_1278(0),
      O => \B_V_data_1_payload_A[0]_i_13_n_3\
    );
\B_V_data_1_payload_A[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_fu_1278(8),
      I1 => accu_V_fu_1278(9),
      O => \B_V_data_1_payload_A[0]_i_3_n_3\
    );
\B_V_data_1_payload_A[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_fu_1278(10),
      O => \B_V_data_1_payload_A[0]_i_4_n_3\
    );
\B_V_data_1_payload_A[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_fu_1278(8),
      I1 => accu_V_fu_1278(9),
      O => \B_V_data_1_payload_A[0]_i_5_n_3\
    );
\B_V_data_1_payload_A[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_fu_1278(6),
      I1 => accu_V_fu_1278(7),
      O => \B_V_data_1_payload_A[0]_i_6_n_3\
    );
\B_V_data_1_payload_A[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"13"
    )
        port map (
      I0 => accu_V_fu_1278(4),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_fu_1278(5),
      O => \B_V_data_1_payload_A[0]_i_7_n_3\
    );
\B_V_data_1_payload_A[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"13"
    )
        port map (
      I0 => accu_V_fu_1278(2),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_fu_1278(3),
      O => \B_V_data_1_payload_A[0]_i_8_n_3\
    );
\B_V_data_1_payload_A[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_fu_1278(1),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      O => \B_V_data_1_payload_A[0]_i_9_n_3\
    );
\B_V_data_1_payload_A[10]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"42"
    )
        port map (
      I0 => accu_V_74_reg_22071(6),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_74_reg_22071(7),
      O => \B_V_data_1_payload_A[10]_i_10_n_3\
    );
\B_V_data_1_payload_A[10]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I1 => accu_V_74_reg_22071(4),
      I2 => accu_V_74_reg_22071(5),
      O => \B_V_data_1_payload_A[10]_i_11_n_3\
    );
\B_V_data_1_payload_A[10]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => accu_V_74_reg_22071(2),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_74_reg_22071(3),
      O => \B_V_data_1_payload_A[10]_i_12_n_3\
    );
\B_V_data_1_payload_A[10]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_74_reg_22071(0),
      I1 => accu_V_74_reg_22071(1),
      O => \B_V_data_1_payload_A[10]_i_13_n_3\
    );
\B_V_data_1_payload_A[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_74_reg_22071(8),
      I1 => accu_V_74_reg_22071(9),
      O => \B_V_data_1_payload_A[10]_i_3_n_3\
    );
\B_V_data_1_payload_A[10]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_74_reg_22071(10),
      O => \B_V_data_1_payload_A[10]_i_4_n_3\
    );
\B_V_data_1_payload_A[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_74_reg_22071(8),
      I1 => accu_V_74_reg_22071(9),
      O => \B_V_data_1_payload_A[10]_i_5_n_3\
    );
\B_V_data_1_payload_A[10]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"31"
    )
        port map (
      I0 => accu_V_74_reg_22071(6),
      I1 => accu_V_74_reg_22071(7),
      I2 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      O => \B_V_data_1_payload_A[10]_i_6_n_3\
    );
\B_V_data_1_payload_A[10]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I1 => accu_V_74_reg_22071(4),
      I2 => accu_V_74_reg_22071(5),
      O => \B_V_data_1_payload_A[10]_i_7_n_3\
    );
\B_V_data_1_payload_A[10]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => accu_V_74_reg_22071(2),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_74_reg_22071(3),
      O => \B_V_data_1_payload_A[10]_i_8_n_3\
    );
\B_V_data_1_payload_A[10]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => accu_V_74_reg_22071(0),
      I1 => accu_V_74_reg_22071(1),
      O => \B_V_data_1_payload_A[10]_i_9_n_3\
    );
\B_V_data_1_payload_A[11]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"18"
    )
        port map (
      I0 => accu_V_75_reg_22076(6),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_75_reg_22076(7),
      O => \B_V_data_1_payload_A[11]_i_10_n_3\
    );
\B_V_data_1_payload_A[11]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"18"
    )
        port map (
      I0 => accu_V_75_reg_22076(4),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_75_reg_22076(5),
      O => \B_V_data_1_payload_A[11]_i_11_n_3\
    );
\B_V_data_1_payload_A[11]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"42"
    )
        port map (
      I0 => accu_V_75_reg_22076(2),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_75_reg_22076(3),
      O => \B_V_data_1_payload_A[11]_i_12_n_3\
    );
\B_V_data_1_payload_A[11]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => accu_V_75_reg_22076(0),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_75_reg_22076(1),
      O => \B_V_data_1_payload_A[11]_i_13_n_3\
    );
\B_V_data_1_payload_A[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_75_reg_22076(8),
      I1 => accu_V_75_reg_22076(9),
      O => \B_V_data_1_payload_A[11]_i_3_n_3\
    );
\B_V_data_1_payload_A[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_75_reg_22076(10),
      O => \B_V_data_1_payload_A[11]_i_4_n_3\
    );
\B_V_data_1_payload_A[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_75_reg_22076(8),
      I1 => accu_V_75_reg_22076(9),
      O => \B_V_data_1_payload_A[11]_i_5_n_3\
    );
\B_V_data_1_payload_A[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => accu_V_75_reg_22076(6),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_75_reg_22076(7),
      O => \B_V_data_1_payload_A[11]_i_6_n_3\
    );
\B_V_data_1_payload_A[11]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => accu_V_75_reg_22076(4),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_75_reg_22076(5),
      O => \B_V_data_1_payload_A[11]_i_7_n_3\
    );
\B_V_data_1_payload_A[11]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"31"
    )
        port map (
      I0 => accu_V_75_reg_22076(2),
      I1 => accu_V_75_reg_22076(3),
      I2 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      O => \B_V_data_1_payload_A[11]_i_8_n_3\
    );
\B_V_data_1_payload_A[11]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => accu_V_75_reg_22076(0),
      I1 => accu_V_75_reg_22076(1),
      I2 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      O => \B_V_data_1_payload_A[11]_i_9_n_3\
    );
\B_V_data_1_payload_A[12]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_76_reg_22081(6),
      I1 => accu_V_76_reg_22081(7),
      O => \B_V_data_1_payload_A[12]_i_10_n_3\
    );
\B_V_data_1_payload_A[12]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_76_reg_22081(4),
      I1 => accu_V_76_reg_22081(5),
      O => \B_V_data_1_payload_A[12]_i_11_n_3\
    );
\B_V_data_1_payload_A[12]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"42"
    )
        port map (
      I0 => accu_V_76_reg_22081(2),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_76_reg_22081(3),
      O => \B_V_data_1_payload_A[12]_i_12_n_3\
    );
\B_V_data_1_payload_A[12]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => accu_V_76_reg_22081(0),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_76_reg_22081(1),
      O => \B_V_data_1_payload_A[12]_i_13_n_3\
    );
\B_V_data_1_payload_A[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_76_reg_22081(8),
      I1 => accu_V_76_reg_22081(9),
      O => \B_V_data_1_payload_A[12]_i_3_n_3\
    );
\B_V_data_1_payload_A[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_76_reg_22081(10),
      O => \B_V_data_1_payload_A[12]_i_4_n_3\
    );
\B_V_data_1_payload_A[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_76_reg_22081(8),
      I1 => accu_V_76_reg_22081(9),
      O => \B_V_data_1_payload_A[12]_i_5_n_3\
    );
\B_V_data_1_payload_A[12]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_76_reg_22081(6),
      I1 => accu_V_76_reg_22081(7),
      O => \B_V_data_1_payload_A[12]_i_6_n_3\
    );
\B_V_data_1_payload_A[12]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => accu_V_76_reg_22081(4),
      I1 => accu_V_76_reg_22081(5),
      O => \B_V_data_1_payload_A[12]_i_7_n_3\
    );
\B_V_data_1_payload_A[12]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"31"
    )
        port map (
      I0 => accu_V_76_reg_22081(2),
      I1 => accu_V_76_reg_22081(3),
      I2 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      O => \B_V_data_1_payload_A[12]_i_8_n_3\
    );
\B_V_data_1_payload_A[12]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => accu_V_76_reg_22081(0),
      I1 => accu_V_76_reg_22081(1),
      I2 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      O => \B_V_data_1_payload_A[12]_i_9_n_3\
    );
\B_V_data_1_payload_A[13]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"18"
    )
        port map (
      I0 => accu_V_77_reg_22086(6),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_77_reg_22086(7),
      O => \B_V_data_1_payload_A[13]_i_10_n_3\
    );
\B_V_data_1_payload_A[13]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => accu_V_77_reg_22086(4),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_77_reg_22086(5),
      O => \B_V_data_1_payload_A[13]_i_11_n_3\
    );
\B_V_data_1_payload_A[13]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_77_reg_22086(2),
      I1 => accu_V_77_reg_22086(3),
      O => \B_V_data_1_payload_A[13]_i_12_n_3\
    );
\B_V_data_1_payload_A[13]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I1 => accu_V_77_reg_22086(1),
      I2 => accu_V_77_reg_22086(0),
      O => \B_V_data_1_payload_A[13]_i_13_n_3\
    );
\B_V_data_1_payload_A[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_77_reg_22086(8),
      I1 => accu_V_77_reg_22086(9),
      O => \B_V_data_1_payload_A[13]_i_3_n_3\
    );
\B_V_data_1_payload_A[13]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_77_reg_22086(10),
      O => \B_V_data_1_payload_A[13]_i_4_n_3\
    );
\B_V_data_1_payload_A[13]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_77_reg_22086(8),
      I1 => accu_V_77_reg_22086(9),
      O => \B_V_data_1_payload_A[13]_i_5_n_3\
    );
\B_V_data_1_payload_A[13]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => accu_V_77_reg_22086(6),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_77_reg_22086(7),
      O => \B_V_data_1_payload_A[13]_i_6_n_3\
    );
\B_V_data_1_payload_A[13]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => accu_V_77_reg_22086(4),
      I1 => accu_V_77_reg_22086(5),
      I2 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      O => \B_V_data_1_payload_A[13]_i_7_n_3\
    );
\B_V_data_1_payload_A[13]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => accu_V_77_reg_22086(2),
      I1 => accu_V_77_reg_22086(3),
      O => \B_V_data_1_payload_A[13]_i_8_n_3\
    );
\B_V_data_1_payload_A[13]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_77_reg_22086(1),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      O => \B_V_data_1_payload_A[13]_i_9_n_3\
    );
\B_V_data_1_payload_A[14]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"42"
    )
        port map (
      I0 => accu_V_78_reg_22091(6),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_78_reg_22091(7),
      O => \B_V_data_1_payload_A[14]_i_10_n_3\
    );
\B_V_data_1_payload_A[14]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_78_reg_22091(5),
      I1 => accu_V_78_reg_22091(4),
      O => \B_V_data_1_payload_A[14]_i_11_n_3\
    );
\B_V_data_1_payload_A[14]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_78_reg_22091(2),
      I1 => accu_V_78_reg_22091(3),
      O => \B_V_data_1_payload_A[14]_i_12_n_3\
    );
\B_V_data_1_payload_A[14]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => accu_V_78_reg_22091(0),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_78_reg_22091(1),
      O => \B_V_data_1_payload_A[14]_i_13_n_3\
    );
\B_V_data_1_payload_A[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_78_reg_22091(8),
      I1 => accu_V_78_reg_22091(9),
      O => \B_V_data_1_payload_A[14]_i_3_n_3\
    );
\B_V_data_1_payload_A[14]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_78_reg_22091(10),
      O => \B_V_data_1_payload_A[14]_i_4_n_3\
    );
\B_V_data_1_payload_A[14]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_78_reg_22091(8),
      I1 => accu_V_78_reg_22091(9),
      O => \B_V_data_1_payload_A[14]_i_5_n_3\
    );
\B_V_data_1_payload_A[14]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"31"
    )
        port map (
      I0 => accu_V_78_reg_22091(6),
      I1 => accu_V_78_reg_22091(7),
      I2 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      O => \B_V_data_1_payload_A[14]_i_6_n_3\
    );
\B_V_data_1_payload_A[14]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_78_reg_22091(5),
      O => \B_V_data_1_payload_A[14]_i_7_n_3\
    );
\B_V_data_1_payload_A[14]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_78_reg_22091(2),
      I1 => accu_V_78_reg_22091(3),
      O => \B_V_data_1_payload_A[14]_i_8_n_3\
    );
\B_V_data_1_payload_A[14]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => accu_V_78_reg_22091(0),
      I1 => accu_V_78_reg_22091(1),
      I2 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      O => \B_V_data_1_payload_A[14]_i_9_n_3\
    );
\B_V_data_1_payload_A[15]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I1 => accu_V_79_reg_22096(6),
      I2 => accu_V_79_reg_22096(7),
      O => \B_V_data_1_payload_A[15]_i_10_n_3\
    );
\B_V_data_1_payload_A[15]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_79_reg_22096(4),
      I1 => accu_V_79_reg_22096(5),
      O => \B_V_data_1_payload_A[15]_i_11_n_3\
    );
\B_V_data_1_payload_A[15]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_79_reg_22096(2),
      I1 => accu_V_79_reg_22096(3),
      O => \B_V_data_1_payload_A[15]_i_12_n_3\
    );
\B_V_data_1_payload_A[15]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => accu_V_79_reg_22096(0),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_79_reg_22096(1),
      O => \B_V_data_1_payload_A[15]_i_13_n_3\
    );
\B_V_data_1_payload_A[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_79_reg_22096(8),
      I1 => accu_V_79_reg_22096(9),
      O => \B_V_data_1_payload_A[15]_i_3_n_3\
    );
\B_V_data_1_payload_A[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_79_reg_22096(10),
      O => \B_V_data_1_payload_A[15]_i_4_n_3\
    );
\B_V_data_1_payload_A[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_79_reg_22096(8),
      I1 => accu_V_79_reg_22096(9),
      O => \B_V_data_1_payload_A[15]_i_5_n_3\
    );
\B_V_data_1_payload_A[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I1 => accu_V_79_reg_22096(6),
      I2 => accu_V_79_reg_22096(7),
      O => \B_V_data_1_payload_A[15]_i_6_n_3\
    );
\B_V_data_1_payload_A[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => accu_V_79_reg_22096(4),
      I1 => accu_V_79_reg_22096(5),
      O => \B_V_data_1_payload_A[15]_i_7_n_3\
    );
\B_V_data_1_payload_A[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => accu_V_79_reg_22096(2),
      I1 => accu_V_79_reg_22096(3),
      O => \B_V_data_1_payload_A[15]_i_8_n_3\
    );
\B_V_data_1_payload_A[15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => accu_V_79_reg_22096(0),
      I1 => accu_V_79_reg_22096(1),
      I2 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      O => \B_V_data_1_payload_A[15]_i_9_n_3\
    );
\B_V_data_1_payload_A[16]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_80_reg_22101(6),
      I1 => accu_V_80_reg_22101(7),
      O => \B_V_data_1_payload_A[16]_i_10_n_3\
    );
\B_V_data_1_payload_A[16]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I1 => accu_V_80_reg_22101(4),
      I2 => accu_V_80_reg_22101(5),
      O => \B_V_data_1_payload_A[16]_i_11_n_3\
    );
\B_V_data_1_payload_A[16]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => accu_V_80_reg_22101(2),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_80_reg_22101(3),
      O => \B_V_data_1_payload_A[16]_i_12_n_3\
    );
\B_V_data_1_payload_A[16]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I1 => accu_V_80_reg_22101(0),
      I2 => accu_V_80_reg_22101(1),
      O => \B_V_data_1_payload_A[16]_i_13_n_3\
    );
\B_V_data_1_payload_A[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_80_reg_22101(8),
      I1 => accu_V_80_reg_22101(9),
      O => \B_V_data_1_payload_A[16]_i_3_n_3\
    );
\B_V_data_1_payload_A[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_80_reg_22101(10),
      O => \B_V_data_1_payload_A[16]_i_4_n_3\
    );
\B_V_data_1_payload_A[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_80_reg_22101(8),
      I1 => accu_V_80_reg_22101(9),
      O => \B_V_data_1_payload_A[16]_i_5_n_3\
    );
\B_V_data_1_payload_A[16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_80_reg_22101(6),
      I1 => accu_V_80_reg_22101(7),
      O => \B_V_data_1_payload_A[16]_i_6_n_3\
    );
\B_V_data_1_payload_A[16]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => accu_V_80_reg_22101(4),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_80_reg_22101(5),
      O => \B_V_data_1_payload_A[16]_i_7_n_3\
    );
\B_V_data_1_payload_A[16]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => accu_V_80_reg_22101(2),
      I1 => accu_V_80_reg_22101(3),
      I2 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      O => \B_V_data_1_payload_A[16]_i_8_n_3\
    );
\B_V_data_1_payload_A[16]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I1 => accu_V_80_reg_22101(0),
      I2 => accu_V_80_reg_22101(1),
      O => \B_V_data_1_payload_A[16]_i_9_n_3\
    );
\B_V_data_1_payload_A[17]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_81_reg_22106(6),
      I1 => accu_V_81_reg_22106(7),
      O => \B_V_data_1_payload_A[17]_i_10_n_3\
    );
\B_V_data_1_payload_A[17]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I1 => accu_V_81_reg_22106(4),
      I2 => accu_V_81_reg_22106(5),
      O => \B_V_data_1_payload_A[17]_i_11_n_3\
    );
\B_V_data_1_payload_A[17]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I1 => accu_V_81_reg_22106(2),
      I2 => accu_V_81_reg_22106(3),
      O => \B_V_data_1_payload_A[17]_i_12_n_3\
    );
\B_V_data_1_payload_A[17]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I1 => accu_V_81_reg_22106(0),
      I2 => accu_V_81_reg_22106(1),
      O => \B_V_data_1_payload_A[17]_i_13_n_3\
    );
\B_V_data_1_payload_A[17]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_81_reg_22106(8),
      I1 => accu_V_81_reg_22106(9),
      O => \B_V_data_1_payload_A[17]_i_3_n_3\
    );
\B_V_data_1_payload_A[17]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_81_reg_22106(10),
      O => \B_V_data_1_payload_A[17]_i_4_n_3\
    );
\B_V_data_1_payload_A[17]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_81_reg_22106(8),
      I1 => accu_V_81_reg_22106(9),
      O => \B_V_data_1_payload_A[17]_i_5_n_3\
    );
\B_V_data_1_payload_A[17]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_81_reg_22106(6),
      I1 => accu_V_81_reg_22106(7),
      O => \B_V_data_1_payload_A[17]_i_6_n_3\
    );
\B_V_data_1_payload_A[17]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => accu_V_81_reg_22106(4),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_81_reg_22106(5),
      O => \B_V_data_1_payload_A[17]_i_7_n_3\
    );
\B_V_data_1_payload_A[17]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => accu_V_81_reg_22106(2),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_81_reg_22106(3),
      O => \B_V_data_1_payload_A[17]_i_8_n_3\
    );
\B_V_data_1_payload_A[17]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I1 => accu_V_81_reg_22106(0),
      I2 => accu_V_81_reg_22106(1),
      O => \B_V_data_1_payload_A[17]_i_9_n_3\
    );
\B_V_data_1_payload_A[18]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"42"
    )
        port map (
      I0 => accu_V_82_reg_22111(6),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_82_reg_22111(7),
      O => \B_V_data_1_payload_A[18]_i_10_n_3\
    );
\B_V_data_1_payload_A[18]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"18"
    )
        port map (
      I0 => accu_V_82_reg_22111(4),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_82_reg_22111(5),
      O => \B_V_data_1_payload_A[18]_i_11_n_3\
    );
\B_V_data_1_payload_A[18]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"24"
    )
        port map (
      I0 => accu_V_82_reg_22111(2),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_82_reg_22111(3),
      O => \B_V_data_1_payload_A[18]_i_12_n_3\
    );
\B_V_data_1_payload_A[18]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I1 => accu_V_82_reg_22111(0),
      I2 => accu_V_82_reg_22111(1),
      O => \B_V_data_1_payload_A[18]_i_13_n_3\
    );
\B_V_data_1_payload_A[18]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_82_reg_22111(8),
      I1 => accu_V_82_reg_22111(9),
      O => \B_V_data_1_payload_A[18]_i_3_n_3\
    );
\B_V_data_1_payload_A[18]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_82_reg_22111(10),
      O => \B_V_data_1_payload_A[18]_i_4_n_3\
    );
\B_V_data_1_payload_A[18]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_82_reg_22111(8),
      I1 => accu_V_82_reg_22111(9),
      O => \B_V_data_1_payload_A[18]_i_5_n_3\
    );
\B_V_data_1_payload_A[18]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"31"
    )
        port map (
      I0 => accu_V_82_reg_22111(6),
      I1 => accu_V_82_reg_22111(7),
      I2 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      O => \B_V_data_1_payload_A[18]_i_6_n_3\
    );
\B_V_data_1_payload_A[18]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => accu_V_82_reg_22111(4),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_82_reg_22111(5),
      O => \B_V_data_1_payload_A[18]_i_7_n_3\
    );
\B_V_data_1_payload_A[18]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"13"
    )
        port map (
      I0 => accu_V_82_reg_22111(2),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_82_reg_22111(3),
      O => \B_V_data_1_payload_A[18]_i_8_n_3\
    );
\B_V_data_1_payload_A[18]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => accu_V_82_reg_22111(0),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_82_reg_22111(1),
      O => \B_V_data_1_payload_A[18]_i_9_n_3\
    );
\B_V_data_1_payload_A[19]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"18"
    )
        port map (
      I0 => accu_V_83_reg_22116(6),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_83_reg_22116(7),
      O => \B_V_data_1_payload_A[19]_i_10_n_3\
    );
\B_V_data_1_payload_A[19]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"18"
    )
        port map (
      I0 => accu_V_83_reg_22116(4),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_83_reg_22116(5),
      O => \B_V_data_1_payload_A[19]_i_11_n_3\
    );
\B_V_data_1_payload_A[19]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => accu_V_83_reg_22116(2),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_83_reg_22116(3),
      O => \B_V_data_1_payload_A[19]_i_12_n_3\
    );
\B_V_data_1_payload_A[19]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I1 => accu_V_83_reg_22116(1),
      I2 => accu_V_83_reg_22116(0),
      O => \B_V_data_1_payload_A[19]_i_13_n_3\
    );
\B_V_data_1_payload_A[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_83_reg_22116(8),
      I1 => accu_V_83_reg_22116(9),
      O => \B_V_data_1_payload_A[19]_i_3_n_3\
    );
\B_V_data_1_payload_A[19]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_83_reg_22116(10),
      O => \B_V_data_1_payload_A[19]_i_4_n_3\
    );
\B_V_data_1_payload_A[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_83_reg_22116(8),
      I1 => accu_V_83_reg_22116(9),
      O => \B_V_data_1_payload_A[19]_i_5_n_3\
    );
\B_V_data_1_payload_A[19]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => accu_V_83_reg_22116(6),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_83_reg_22116(7),
      O => \B_V_data_1_payload_A[19]_i_6_n_3\
    );
\B_V_data_1_payload_A[19]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => accu_V_83_reg_22116(4),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_83_reg_22116(5),
      O => \B_V_data_1_payload_A[19]_i_7_n_3\
    );
\B_V_data_1_payload_A[19]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => accu_V_83_reg_22116(2),
      I1 => accu_V_83_reg_22116(3),
      I2 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      O => \B_V_data_1_payload_A[19]_i_8_n_3\
    );
\B_V_data_1_payload_A[19]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_83_reg_22116(1),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      O => \B_V_data_1_payload_A[19]_i_9_n_3\
    );
\B_V_data_1_payload_A[1]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"42"
    )
        port map (
      I0 => accu_V_65_reg_22026(6),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_65_reg_22026(7),
      O => \B_V_data_1_payload_A[1]_i_10_n_3\
    );
\B_V_data_1_payload_A[1]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I1 => accu_V_65_reg_22026(4),
      I2 => accu_V_65_reg_22026(5),
      O => \B_V_data_1_payload_A[1]_i_11_n_3\
    );
\B_V_data_1_payload_A[1]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I1 => accu_V_65_reg_22026(2),
      I2 => accu_V_65_reg_22026(3),
      O => \B_V_data_1_payload_A[1]_i_12_n_3\
    );
\B_V_data_1_payload_A[1]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I1 => accu_V_65_reg_22026(1),
      I2 => accu_V_65_reg_22026(0),
      O => \B_V_data_1_payload_A[1]_i_13_n_3\
    );
\B_V_data_1_payload_A[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_65_reg_22026(8),
      I1 => accu_V_65_reg_22026(9),
      O => \B_V_data_1_payload_A[1]_i_3_n_3\
    );
\B_V_data_1_payload_A[1]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_65_reg_22026(10),
      O => \B_V_data_1_payload_A[1]_i_4_n_3\
    );
\B_V_data_1_payload_A[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_65_reg_22026(8),
      I1 => accu_V_65_reg_22026(9),
      O => \B_V_data_1_payload_A[1]_i_5_n_3\
    );
\B_V_data_1_payload_A[1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"31"
    )
        port map (
      I0 => accu_V_65_reg_22026(6),
      I1 => accu_V_65_reg_22026(7),
      I2 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      O => \B_V_data_1_payload_A[1]_i_6_n_3\
    );
\B_V_data_1_payload_A[1]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => accu_V_65_reg_22026(4),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_65_reg_22026(5),
      O => \B_V_data_1_payload_A[1]_i_7_n_3\
    );
\B_V_data_1_payload_A[1]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I1 => accu_V_65_reg_22026(2),
      I2 => accu_V_65_reg_22026(3),
      O => \B_V_data_1_payload_A[1]_i_8_n_3\
    );
\B_V_data_1_payload_A[1]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_65_reg_22026(1),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      O => \B_V_data_1_payload_A[1]_i_9_n_3\
    );
\B_V_data_1_payload_A[20]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => accu_V_84_reg_22121(6),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_84_reg_22121(7),
      O => \B_V_data_1_payload_A[20]_i_10_n_3\
    );
\B_V_data_1_payload_A[20]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I1 => accu_V_84_reg_22121(5),
      I2 => accu_V_84_reg_22121(4),
      O => \B_V_data_1_payload_A[20]_i_11_n_3\
    );
\B_V_data_1_payload_A[20]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => accu_V_84_reg_22121(2),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_84_reg_22121(3),
      O => \B_V_data_1_payload_A[20]_i_12_n_3\
    );
\B_V_data_1_payload_A[20]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I1 => accu_V_84_reg_22121(0),
      I2 => accu_V_84_reg_22121(1),
      O => \B_V_data_1_payload_A[20]_i_13_n_3\
    );
\B_V_data_1_payload_A[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_84_reg_22121(8),
      I1 => accu_V_84_reg_22121(9),
      O => \B_V_data_1_payload_A[20]_i_3_n_3\
    );
\B_V_data_1_payload_A[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_84_reg_22121(10),
      O => \B_V_data_1_payload_A[20]_i_4_n_3\
    );
\B_V_data_1_payload_A[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_84_reg_22121(8),
      I1 => accu_V_84_reg_22121(9),
      O => \B_V_data_1_payload_A[20]_i_5_n_3\
    );
\B_V_data_1_payload_A[20]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => accu_V_84_reg_22121(6),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_84_reg_22121(7),
      O => \B_V_data_1_payload_A[20]_i_6_n_3\
    );
\B_V_data_1_payload_A[20]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I1 => accu_V_84_reg_22121(5),
      O => \B_V_data_1_payload_A[20]_i_7_n_3\
    );
\B_V_data_1_payload_A[20]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => accu_V_84_reg_22121(2),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_84_reg_22121(3),
      O => \B_V_data_1_payload_A[20]_i_8_n_3\
    );
\B_V_data_1_payload_A[20]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I1 => accu_V_84_reg_22121(0),
      I2 => accu_V_84_reg_22121(1),
      O => \B_V_data_1_payload_A[20]_i_9_n_3\
    );
\B_V_data_1_payload_A[21]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_85_reg_22126(5),
      I1 => accu_V_85_reg_22126(4),
      O => \B_V_data_1_payload_A[21]_i_10_n_3\
    );
\B_V_data_1_payload_A[21]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => accu_V_85_reg_22126(2),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_85_reg_22126(3),
      O => \B_V_data_1_payload_A[21]_i_11_n_3\
    );
\B_V_data_1_payload_A[21]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_85_reg_22126(10),
      O => \B_V_data_1_payload_A[21]_i_3_n_3\
    );
\B_V_data_1_payload_A[21]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_85_reg_22126(8),
      I1 => accu_V_85_reg_22126(9),
      O => \B_V_data_1_payload_A[21]_i_4_n_3\
    );
\B_V_data_1_payload_A[21]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_85_reg_22126(7),
      O => \B_V_data_1_payload_A[21]_i_5_n_3\
    );
\B_V_data_1_payload_A[21]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_85_reg_22126(5),
      O => \B_V_data_1_payload_A[21]_i_6_n_3\
    );
\B_V_data_1_payload_A[21]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => accu_V_85_reg_22126(2),
      I1 => accu_V_85_reg_22126(3),
      I2 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      O => \B_V_data_1_payload_A[21]_i_7_n_3\
    );
\B_V_data_1_payload_A[21]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_85_reg_22126(8),
      I1 => accu_V_85_reg_22126(9),
      O => \B_V_data_1_payload_A[21]_i_8_n_3\
    );
\B_V_data_1_payload_A[21]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_85_reg_22126(7),
      I1 => accu_V_85_reg_22126(6),
      O => \B_V_data_1_payload_A[21]_i_9_n_3\
    );
\B_V_data_1_payload_A[22]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"18"
    )
        port map (
      I0 => accu_V_86_reg_22131(6),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_86_reg_22131(7),
      O => \B_V_data_1_payload_A[22]_i_10_n_3\
    );
\B_V_data_1_payload_A[22]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => accu_V_86_reg_22131(4),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_86_reg_22131(5),
      O => \B_V_data_1_payload_A[22]_i_11_n_3\
    );
\B_V_data_1_payload_A[22]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => accu_V_86_reg_22131(2),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_86_reg_22131(3),
      O => \B_V_data_1_payload_A[22]_i_12_n_3\
    );
\B_V_data_1_payload_A[22]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => accu_V_86_reg_22131(0),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_86_reg_22131(1),
      O => \B_V_data_1_payload_A[22]_i_13_n_3\
    );
\B_V_data_1_payload_A[22]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_86_reg_22131(8),
      I1 => accu_V_86_reg_22131(9),
      O => \B_V_data_1_payload_A[22]_i_3_n_3\
    );
\B_V_data_1_payload_A[22]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_86_reg_22131(10),
      O => \B_V_data_1_payload_A[22]_i_4_n_3\
    );
\B_V_data_1_payload_A[22]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_86_reg_22131(8),
      I1 => accu_V_86_reg_22131(9),
      O => \B_V_data_1_payload_A[22]_i_5_n_3\
    );
\B_V_data_1_payload_A[22]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => accu_V_86_reg_22131(6),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_86_reg_22131(7),
      O => \B_V_data_1_payload_A[22]_i_6_n_3\
    );
\B_V_data_1_payload_A[22]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => accu_V_86_reg_22131(4),
      I1 => accu_V_86_reg_22131(5),
      I2 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      O => \B_V_data_1_payload_A[22]_i_7_n_3\
    );
\B_V_data_1_payload_A[22]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => accu_V_86_reg_22131(2),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_86_reg_22131(3),
      O => \B_V_data_1_payload_A[22]_i_8_n_3\
    );
\B_V_data_1_payload_A[22]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => accu_V_86_reg_22131(0),
      I1 => accu_V_86_reg_22131(1),
      I2 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      O => \B_V_data_1_payload_A[22]_i_9_n_3\
    );
\B_V_data_1_payload_A[23]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"18"
    )
        port map (
      I0 => accu_V_87_reg_22136(6),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_87_reg_22136(7),
      O => \B_V_data_1_payload_A[23]_i_10_n_3\
    );
\B_V_data_1_payload_A[23]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I1 => accu_V_87_reg_22136(4),
      I2 => accu_V_87_reg_22136(5),
      O => \B_V_data_1_payload_A[23]_i_11_n_3\
    );
\B_V_data_1_payload_A[23]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"24"
    )
        port map (
      I0 => accu_V_87_reg_22136(2),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_87_reg_22136(3),
      O => \B_V_data_1_payload_A[23]_i_12_n_3\
    );
\B_V_data_1_payload_A[23]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_87_reg_22136(0),
      I1 => accu_V_87_reg_22136(1),
      O => \B_V_data_1_payload_A[23]_i_13_n_3\
    );
\B_V_data_1_payload_A[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_87_reg_22136(8),
      I1 => accu_V_87_reg_22136(9),
      O => \B_V_data_1_payload_A[23]_i_3_n_3\
    );
\B_V_data_1_payload_A[23]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_87_reg_22136(10),
      O => \B_V_data_1_payload_A[23]_i_4_n_3\
    );
\B_V_data_1_payload_A[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_87_reg_22136(8),
      I1 => accu_V_87_reg_22136(9),
      O => \B_V_data_1_payload_A[23]_i_5_n_3\
    );
\B_V_data_1_payload_A[23]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => accu_V_87_reg_22136(6),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_87_reg_22136(7),
      O => \B_V_data_1_payload_A[23]_i_6_n_3\
    );
\B_V_data_1_payload_A[23]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I1 => accu_V_87_reg_22136(4),
      I2 => accu_V_87_reg_22136(5),
      O => \B_V_data_1_payload_A[23]_i_7_n_3\
    );
\B_V_data_1_payload_A[23]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"13"
    )
        port map (
      I0 => accu_V_87_reg_22136(2),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_87_reg_22136(3),
      O => \B_V_data_1_payload_A[23]_i_8_n_3\
    );
\B_V_data_1_payload_A[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_87_reg_22136(0),
      I1 => accu_V_87_reg_22136(1),
      O => \B_V_data_1_payload_A[23]_i_9_n_3\
    );
\B_V_data_1_payload_A[24]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"42"
    )
        port map (
      I0 => accu_V_88_reg_22141(6),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_88_reg_22141(7),
      O => \B_V_data_1_payload_A[24]_i_10_n_3\
    );
\B_V_data_1_payload_A[24]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_88_reg_22141(4),
      I1 => accu_V_88_reg_22141(5),
      O => \B_V_data_1_payload_A[24]_i_11_n_3\
    );
\B_V_data_1_payload_A[24]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"18"
    )
        port map (
      I0 => accu_V_88_reg_22141(2),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_88_reg_22141(3),
      O => \B_V_data_1_payload_A[24]_i_12_n_3\
    );
\B_V_data_1_payload_A[24]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I1 => accu_V_88_reg_22141(1),
      I2 => accu_V_88_reg_22141(0),
      O => \B_V_data_1_payload_A[24]_i_13_n_3\
    );
\B_V_data_1_payload_A[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_88_reg_22141(8),
      I1 => accu_V_88_reg_22141(9),
      O => \B_V_data_1_payload_A[24]_i_3_n_3\
    );
\B_V_data_1_payload_A[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_88_reg_22141(10),
      O => \B_V_data_1_payload_A[24]_i_4_n_3\
    );
\B_V_data_1_payload_A[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_88_reg_22141(8),
      I1 => accu_V_88_reg_22141(9),
      O => \B_V_data_1_payload_A[24]_i_5_n_3\
    );
\B_V_data_1_payload_A[24]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"31"
    )
        port map (
      I0 => accu_V_88_reg_22141(6),
      I1 => accu_V_88_reg_22141(7),
      I2 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      O => \B_V_data_1_payload_A[24]_i_6_n_3\
    );
\B_V_data_1_payload_A[24]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_88_reg_22141(4),
      I1 => accu_V_88_reg_22141(5),
      O => \B_V_data_1_payload_A[24]_i_7_n_3\
    );
\B_V_data_1_payload_A[24]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => accu_V_88_reg_22141(2),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_88_reg_22141(3),
      O => \B_V_data_1_payload_A[24]_i_8_n_3\
    );
\B_V_data_1_payload_A[24]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_88_reg_22141(1),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      O => \B_V_data_1_payload_A[24]_i_9_n_3\
    );
\B_V_data_1_payload_A[25]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"42"
    )
        port map (
      I0 => accu_V_89_reg_22146(6),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_89_reg_22146(7),
      O => \B_V_data_1_payload_A[25]_i_10_n_3\
    );
\B_V_data_1_payload_A[25]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => accu_V_89_reg_22146(4),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_89_reg_22146(5),
      O => \B_V_data_1_payload_A[25]_i_11_n_3\
    );
\B_V_data_1_payload_A[25]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_89_reg_22146(3),
      I1 => accu_V_89_reg_22146(2),
      O => \B_V_data_1_payload_A[25]_i_12_n_3\
    );
\B_V_data_1_payload_A[25]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_89_reg_22146(0),
      I1 => accu_V_89_reg_22146(1),
      O => \B_V_data_1_payload_A[25]_i_13_n_3\
    );
\B_V_data_1_payload_A[25]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_89_reg_22146(8),
      I1 => accu_V_89_reg_22146(9),
      O => \B_V_data_1_payload_A[25]_i_3_n_3\
    );
\B_V_data_1_payload_A[25]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_89_reg_22146(10),
      O => \B_V_data_1_payload_A[25]_i_4_n_3\
    );
\B_V_data_1_payload_A[25]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_89_reg_22146(8),
      I1 => accu_V_89_reg_22146(9),
      O => \B_V_data_1_payload_A[25]_i_5_n_3\
    );
\B_V_data_1_payload_A[25]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"31"
    )
        port map (
      I0 => accu_V_89_reg_22146(6),
      I1 => accu_V_89_reg_22146(7),
      I2 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      O => \B_V_data_1_payload_A[25]_i_6_n_3\
    );
\B_V_data_1_payload_A[25]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => accu_V_89_reg_22146(4),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_89_reg_22146(5),
      O => \B_V_data_1_payload_A[25]_i_7_n_3\
    );
\B_V_data_1_payload_A[25]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_89_reg_22146(3),
      O => \B_V_data_1_payload_A[25]_i_8_n_3\
    );
\B_V_data_1_payload_A[25]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_89_reg_22146(0),
      I1 => accu_V_89_reg_22146(1),
      O => \B_V_data_1_payload_A[25]_i_9_n_3\
    );
\B_V_data_1_payload_A[26]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"42"
    )
        port map (
      I0 => accu_V_90_reg_22151(6),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_90_reg_22151(7),
      O => \B_V_data_1_payload_A[26]_i_10_n_3\
    );
\B_V_data_1_payload_A[26]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_90_reg_22151(5),
      I1 => accu_V_90_reg_22151(4),
      O => \B_V_data_1_payload_A[26]_i_11_n_3\
    );
\B_V_data_1_payload_A[26]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => accu_V_90_reg_22151(2),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_90_reg_22151(3),
      O => \B_V_data_1_payload_A[26]_i_12_n_3\
    );
\B_V_data_1_payload_A[26]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => accu_V_90_reg_22151(0),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_90_reg_22151(1),
      O => \B_V_data_1_payload_A[26]_i_13_n_3\
    );
\B_V_data_1_payload_A[26]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_90_reg_22151(8),
      I1 => accu_V_90_reg_22151(9),
      O => \B_V_data_1_payload_A[26]_i_3_n_3\
    );
\B_V_data_1_payload_A[26]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_90_reg_22151(10),
      O => \B_V_data_1_payload_A[26]_i_4_n_3\
    );
\B_V_data_1_payload_A[26]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_90_reg_22151(8),
      I1 => accu_V_90_reg_22151(9),
      O => \B_V_data_1_payload_A[26]_i_5_n_3\
    );
\B_V_data_1_payload_A[26]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"31"
    )
        port map (
      I0 => accu_V_90_reg_22151(6),
      I1 => accu_V_90_reg_22151(7),
      I2 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      O => \B_V_data_1_payload_A[26]_i_6_n_3\
    );
\B_V_data_1_payload_A[26]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_90_reg_22151(5),
      O => \B_V_data_1_payload_A[26]_i_7_n_3\
    );
\B_V_data_1_payload_A[26]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => accu_V_90_reg_22151(2),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_90_reg_22151(3),
      O => \B_V_data_1_payload_A[26]_i_8_n_3\
    );
\B_V_data_1_payload_A[26]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => accu_V_90_reg_22151(0),
      I1 => accu_V_90_reg_22151(1),
      I2 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      O => \B_V_data_1_payload_A[26]_i_9_n_3\
    );
\B_V_data_1_payload_A[27]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => accu_V_91_reg_22156(4),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_91_reg_22156(5),
      O => \B_V_data_1_payload_A[27]_i_10_n_3\
    );
\B_V_data_1_payload_A[27]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"42"
    )
        port map (
      I0 => accu_V_91_reg_22156(2),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_91_reg_22156(3),
      O => \B_V_data_1_payload_A[27]_i_11_n_3\
    );
\B_V_data_1_payload_A[27]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_91_reg_22156(10),
      O => \B_V_data_1_payload_A[27]_i_3_n_3\
    );
\B_V_data_1_payload_A[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_91_reg_22156(8),
      I1 => accu_V_91_reg_22156(9),
      O => \B_V_data_1_payload_A[27]_i_4_n_3\
    );
\B_V_data_1_payload_A[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"31"
    )
        port map (
      I0 => accu_V_91_reg_22156(6),
      I1 => accu_V_91_reg_22156(7),
      I2 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      O => \B_V_data_1_payload_A[27]_i_5_n_3\
    );
\B_V_data_1_payload_A[27]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => accu_V_91_reg_22156(4),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_91_reg_22156(5),
      O => \B_V_data_1_payload_A[27]_i_6_n_3\
    );
\B_V_data_1_payload_A[27]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"31"
    )
        port map (
      I0 => accu_V_91_reg_22156(2),
      I1 => accu_V_91_reg_22156(3),
      I2 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      O => \B_V_data_1_payload_A[27]_i_7_n_3\
    );
\B_V_data_1_payload_A[27]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_91_reg_22156(8),
      I1 => accu_V_91_reg_22156(9),
      O => \B_V_data_1_payload_A[27]_i_8_n_3\
    );
\B_V_data_1_payload_A[27]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"42"
    )
        port map (
      I0 => accu_V_91_reg_22156(6),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_91_reg_22156(7),
      O => \B_V_data_1_payload_A[27]_i_9_n_3\
    );
\B_V_data_1_payload_A[28]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_92_reg_22161(7),
      I1 => accu_V_92_reg_22161(6),
      O => \B_V_data_1_payload_A[28]_i_10_n_3\
    );
\B_V_data_1_payload_A[28]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_92_reg_22161(4),
      I1 => accu_V_92_reg_22161(5),
      O => \B_V_data_1_payload_A[28]_i_11_n_3\
    );
\B_V_data_1_payload_A[28]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_92_reg_22161(2),
      I1 => accu_V_92_reg_22161(3),
      O => \B_V_data_1_payload_A[28]_i_12_n_3\
    );
\B_V_data_1_payload_A[28]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => accu_V_92_reg_22161(0),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_92_reg_22161(1),
      O => \B_V_data_1_payload_A[28]_i_13_n_3\
    );
\B_V_data_1_payload_A[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_92_reg_22161(8),
      I1 => accu_V_92_reg_22161(9),
      O => \B_V_data_1_payload_A[28]_i_3_n_3\
    );
\B_V_data_1_payload_A[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_92_reg_22161(10),
      O => \B_V_data_1_payload_A[28]_i_4_n_3\
    );
\B_V_data_1_payload_A[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_92_reg_22161(8),
      I1 => accu_V_92_reg_22161(9),
      O => \B_V_data_1_payload_A[28]_i_5_n_3\
    );
\B_V_data_1_payload_A[28]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_92_reg_22161(7),
      O => \B_V_data_1_payload_A[28]_i_6_n_3\
    );
\B_V_data_1_payload_A[28]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_92_reg_22161(4),
      I1 => accu_V_92_reg_22161(5),
      O => \B_V_data_1_payload_A[28]_i_7_n_3\
    );
\B_V_data_1_payload_A[28]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_92_reg_22161(2),
      I1 => accu_V_92_reg_22161(3),
      O => \B_V_data_1_payload_A[28]_i_8_n_3\
    );
\B_V_data_1_payload_A[28]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => accu_V_92_reg_22161(0),
      I1 => accu_V_92_reg_22161(1),
      I2 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      O => \B_V_data_1_payload_A[28]_i_9_n_3\
    );
\B_V_data_1_payload_A[29]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"42"
    )
        port map (
      I0 => accu_V_93_reg_22166(6),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_93_reg_22166(7),
      O => \B_V_data_1_payload_A[29]_i_10_n_3\
    );
\B_V_data_1_payload_A[29]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"24"
    )
        port map (
      I0 => accu_V_93_reg_22166(4),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_93_reg_22166(5),
      O => \B_V_data_1_payload_A[29]_i_11_n_3\
    );
\B_V_data_1_payload_A[29]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => accu_V_93_reg_22166(2),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_93_reg_22166(3),
      O => \B_V_data_1_payload_A[29]_i_12_n_3\
    );
\B_V_data_1_payload_A[29]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_93_reg_22166(1),
      I1 => accu_V_93_reg_22166(0),
      O => \B_V_data_1_payload_A[29]_i_13_n_3\
    );
\B_V_data_1_payload_A[29]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_93_reg_22166(8),
      I1 => accu_V_93_reg_22166(9),
      O => \B_V_data_1_payload_A[29]_i_3_n_3\
    );
\B_V_data_1_payload_A[29]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_93_reg_22166(10),
      O => \B_V_data_1_payload_A[29]_i_4_n_3\
    );
\B_V_data_1_payload_A[29]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_93_reg_22166(8),
      I1 => accu_V_93_reg_22166(9),
      O => \B_V_data_1_payload_A[29]_i_5_n_3\
    );
\B_V_data_1_payload_A[29]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"31"
    )
        port map (
      I0 => accu_V_93_reg_22166(6),
      I1 => accu_V_93_reg_22166(7),
      I2 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      O => \B_V_data_1_payload_A[29]_i_6_n_3\
    );
\B_V_data_1_payload_A[29]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"13"
    )
        port map (
      I0 => accu_V_93_reg_22166(4),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_93_reg_22166(5),
      O => \B_V_data_1_payload_A[29]_i_7_n_3\
    );
\B_V_data_1_payload_A[29]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => accu_V_93_reg_22166(2),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_93_reg_22166(3),
      O => \B_V_data_1_payload_A[29]_i_8_n_3\
    );
\B_V_data_1_payload_A[29]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_93_reg_22166(1),
      O => \B_V_data_1_payload_A[29]_i_9_n_3\
    );
\B_V_data_1_payload_A[2]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"24"
    )
        port map (
      I0 => accu_V_66_reg_22031(4),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_66_reg_22031(5),
      O => \B_V_data_1_payload_A[2]_i_10_n_3\
    );
\B_V_data_1_payload_A[2]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_66_reg_22031(2),
      I1 => accu_V_66_reg_22031(3),
      O => \B_V_data_1_payload_A[2]_i_11_n_3\
    );
\B_V_data_1_payload_A[2]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_66_reg_22031(1),
      I1 => accu_V_66_reg_22031(0),
      O => \B_V_data_1_payload_A[2]_i_12_n_3\
    );
\B_V_data_1_payload_A[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_66_reg_22031(8),
      I1 => accu_V_66_reg_22031(9),
      O => \B_V_data_1_payload_A[2]_i_3_n_3\
    );
\B_V_data_1_payload_A[2]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_66_reg_22031(10),
      O => \B_V_data_1_payload_A[2]_i_4_n_3\
    );
\B_V_data_1_payload_A[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_66_reg_22031(8),
      I1 => accu_V_66_reg_22031(9),
      O => \B_V_data_1_payload_A[2]_i_5_n_3\
    );
\B_V_data_1_payload_A[2]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_66_reg_22031(7),
      O => \B_V_data_1_payload_A[2]_i_6_n_3\
    );
\B_V_data_1_payload_A[2]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"13"
    )
        port map (
      I0 => accu_V_66_reg_22031(4),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_66_reg_22031(5),
      O => \B_V_data_1_payload_A[2]_i_7_n_3\
    );
\B_V_data_1_payload_A[2]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_66_reg_22031(1),
      O => \B_V_data_1_payload_A[2]_i_8_n_3\
    );
\B_V_data_1_payload_A[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_66_reg_22031(7),
      I1 => accu_V_66_reg_22031(6),
      O => \B_V_data_1_payload_A[2]_i_9_n_3\
    );
\B_V_data_1_payload_A[30]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"18"
    )
        port map (
      I0 => accu_V_94_reg_22171(6),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_94_reg_22171(7),
      O => \B_V_data_1_payload_A[30]_i_10_n_3\
    );
\B_V_data_1_payload_A[30]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => accu_V_94_reg_22171(4),
      I1 => accu_V_94_reg_22171(5),
      O => \B_V_data_1_payload_A[30]_i_11_n_3\
    );
\B_V_data_1_payload_A[30]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => accu_V_94_reg_22171(2),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_94_reg_22171(3),
      O => \B_V_data_1_payload_A[30]_i_12_n_3\
    );
\B_V_data_1_payload_A[30]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"42"
    )
        port map (
      I0 => accu_V_94_reg_22171(0),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_94_reg_22171(1),
      O => \B_V_data_1_payload_A[30]_i_13_n_3\
    );
\B_V_data_1_payload_A[30]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_94_reg_22171(8),
      I1 => accu_V_94_reg_22171(9),
      O => \B_V_data_1_payload_A[30]_i_3_n_3\
    );
\B_V_data_1_payload_A[30]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_94_reg_22171(10),
      O => \B_V_data_1_payload_A[30]_i_4_n_3\
    );
\B_V_data_1_payload_A[30]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_94_reg_22171(8),
      I1 => accu_V_94_reg_22171(9),
      O => \B_V_data_1_payload_A[30]_i_5_n_3\
    );
\B_V_data_1_payload_A[30]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => accu_V_94_reg_22171(6),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_94_reg_22171(7),
      O => \B_V_data_1_payload_A[30]_i_6_n_3\
    );
\B_V_data_1_payload_A[30]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => accu_V_94_reg_22171(4),
      I1 => accu_V_94_reg_22171(5),
      O => \B_V_data_1_payload_A[30]_i_7_n_3\
    );
\B_V_data_1_payload_A[30]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => accu_V_94_reg_22171(2),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_94_reg_22171(3),
      O => \B_V_data_1_payload_A[30]_i_8_n_3\
    );
\B_V_data_1_payload_A[30]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"31"
    )
        port map (
      I0 => accu_V_94_reg_22171(0),
      I1 => accu_V_94_reg_22171(1),
      I2 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      O => \B_V_data_1_payload_A[30]_i_9_n_3\
    );
\B_V_data_1_payload_A[31]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_95_reg_22176(1),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      O => \B_V_data_1_payload_A[31]_i_10_n_3\
    );
\B_V_data_1_payload_A[31]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_95_reg_22176(7),
      I1 => accu_V_95_reg_22176(6),
      O => \B_V_data_1_payload_A[31]_i_11_n_3\
    );
\B_V_data_1_payload_A[31]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_95_reg_22176(5),
      I1 => accu_V_95_reg_22176(4),
      O => \B_V_data_1_payload_A[31]_i_12_n_3\
    );
\B_V_data_1_payload_A[31]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"24"
    )
        port map (
      I0 => accu_V_95_reg_22176(2),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_95_reg_22176(3),
      O => \B_V_data_1_payload_A[31]_i_13_n_3\
    );
\B_V_data_1_payload_A[31]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I1 => accu_V_95_reg_22176(1),
      I2 => accu_V_95_reg_22176(0),
      O => \B_V_data_1_payload_A[31]_i_14_n_3\
    );
\B_V_data_1_payload_A[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_95_reg_22176(8),
      I1 => accu_V_95_reg_22176(9),
      O => \B_V_data_1_payload_A[31]_i_4_n_3\
    );
\B_V_data_1_payload_A[31]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_95_reg_22176(10),
      O => \B_V_data_1_payload_A[31]_i_5_n_3\
    );
\B_V_data_1_payload_A[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_95_reg_22176(8),
      I1 => accu_V_95_reg_22176(9),
      O => \B_V_data_1_payload_A[31]_i_6_n_3\
    );
\B_V_data_1_payload_A[31]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_95_reg_22176(7),
      O => \B_V_data_1_payload_A[31]_i_7_n_3\
    );
\B_V_data_1_payload_A[31]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_95_reg_22176(5),
      O => \B_V_data_1_payload_A[31]_i_8_n_3\
    );
\B_V_data_1_payload_A[31]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"13"
    )
        port map (
      I0 => accu_V_95_reg_22176(2),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_95_reg_22176(3),
      O => \B_V_data_1_payload_A[31]_i_9_n_3\
    );
\B_V_data_1_payload_A[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_67_reg_22036(6),
      I1 => accu_V_67_reg_22036(7),
      O => \B_V_data_1_payload_A[3]_i_10_n_3\
    );
\B_V_data_1_payload_A[3]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => accu_V_67_reg_22036(4),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_67_reg_22036(5),
      O => \B_V_data_1_payload_A[3]_i_11_n_3\
    );
\B_V_data_1_payload_A[3]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I1 => accu_V_67_reg_22036(2),
      I2 => accu_V_67_reg_22036(3),
      O => \B_V_data_1_payload_A[3]_i_12_n_3\
    );
\B_V_data_1_payload_A[3]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_67_reg_22036(1),
      I1 => accu_V_67_reg_22036(0),
      O => \B_V_data_1_payload_A[3]_i_13_n_3\
    );
\B_V_data_1_payload_A[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_67_reg_22036(8),
      I1 => accu_V_67_reg_22036(9),
      O => \B_V_data_1_payload_A[3]_i_3_n_3\
    );
\B_V_data_1_payload_A[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_67_reg_22036(10),
      O => \B_V_data_1_payload_A[3]_i_4_n_3\
    );
\B_V_data_1_payload_A[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_67_reg_22036(8),
      I1 => accu_V_67_reg_22036(9),
      O => \B_V_data_1_payload_A[3]_i_5_n_3\
    );
\B_V_data_1_payload_A[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_67_reg_22036(6),
      I1 => accu_V_67_reg_22036(7),
      O => \B_V_data_1_payload_A[3]_i_6_n_3\
    );
\B_V_data_1_payload_A[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => accu_V_67_reg_22036(4),
      I1 => accu_V_67_reg_22036(5),
      I2 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      O => \B_V_data_1_payload_A[3]_i_7_n_3\
    );
\B_V_data_1_payload_A[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => accu_V_67_reg_22036(2),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_67_reg_22036(3),
      O => \B_V_data_1_payload_A[3]_i_8_n_3\
    );
\B_V_data_1_payload_A[3]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_67_reg_22036(1),
      O => \B_V_data_1_payload_A[3]_i_9_n_3\
    );
\B_V_data_1_payload_A[4]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I1 => accu_V_68_reg_22041(4),
      I2 => accu_V_68_reg_22041(5),
      O => \B_V_data_1_payload_A[4]_i_10_n_3\
    );
\B_V_data_1_payload_A[4]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"42"
    )
        port map (
      I0 => accu_V_68_reg_22041(2),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_68_reg_22041(3),
      O => \B_V_data_1_payload_A[4]_i_11_n_3\
    );
\B_V_data_1_payload_A[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_68_reg_22041(10),
      O => \B_V_data_1_payload_A[4]_i_3_n_3\
    );
\B_V_data_1_payload_A[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_68_reg_22041(8),
      I1 => accu_V_68_reg_22041(9),
      O => \B_V_data_1_payload_A[4]_i_4_n_3\
    );
\B_V_data_1_payload_A[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => accu_V_68_reg_22041(6),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_68_reg_22041(7),
      O => \B_V_data_1_payload_A[4]_i_5_n_3\
    );
\B_V_data_1_payload_A[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I1 => accu_V_68_reg_22041(4),
      I2 => accu_V_68_reg_22041(5),
      O => \B_V_data_1_payload_A[4]_i_6_n_3\
    );
\B_V_data_1_payload_A[4]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"31"
    )
        port map (
      I0 => accu_V_68_reg_22041(2),
      I1 => accu_V_68_reg_22041(3),
      I2 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      O => \B_V_data_1_payload_A[4]_i_7_n_3\
    );
\B_V_data_1_payload_A[4]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_68_reg_22041(8),
      I1 => accu_V_68_reg_22041(9),
      O => \B_V_data_1_payload_A[4]_i_8_n_3\
    );
\B_V_data_1_payload_A[4]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I1 => accu_V_68_reg_22041(6),
      I2 => accu_V_68_reg_22041(7),
      O => \B_V_data_1_payload_A[4]_i_9_n_3\
    );
\B_V_data_1_payload_A[5]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"18"
    )
        port map (
      I0 => accu_V_69_reg_22046(6),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_69_reg_22046(7),
      O => \B_V_data_1_payload_A[5]_i_10_n_3\
    );
\B_V_data_1_payload_A[5]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"42"
    )
        port map (
      I0 => accu_V_69_reg_22046(4),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_69_reg_22046(5),
      O => \B_V_data_1_payload_A[5]_i_11_n_3\
    );
\B_V_data_1_payload_A[5]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I1 => accu_V_69_reg_22046(3),
      I2 => accu_V_69_reg_22046(2),
      O => \B_V_data_1_payload_A[5]_i_12_n_3\
    );
\B_V_data_1_payload_A[5]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I1 => accu_V_69_reg_22046(0),
      I2 => accu_V_69_reg_22046(1),
      O => \B_V_data_1_payload_A[5]_i_13_n_3\
    );
\B_V_data_1_payload_A[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_69_reg_22046(8),
      I1 => accu_V_69_reg_22046(9),
      O => \B_V_data_1_payload_A[5]_i_3_n_3\
    );
\B_V_data_1_payload_A[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_69_reg_22046(10),
      O => \B_V_data_1_payload_A[5]_i_4_n_3\
    );
\B_V_data_1_payload_A[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_69_reg_22046(8),
      I1 => accu_V_69_reg_22046(9),
      O => \B_V_data_1_payload_A[5]_i_5_n_3\
    );
\B_V_data_1_payload_A[5]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => accu_V_69_reg_22046(6),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_69_reg_22046(7),
      O => \B_V_data_1_payload_A[5]_i_6_n_3\
    );
\B_V_data_1_payload_A[5]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"31"
    )
        port map (
      I0 => accu_V_69_reg_22046(4),
      I1 => accu_V_69_reg_22046(5),
      I2 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      O => \B_V_data_1_payload_A[5]_i_7_n_3\
    );
\B_V_data_1_payload_A[5]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I1 => accu_V_69_reg_22046(3),
      O => \B_V_data_1_payload_A[5]_i_8_n_3\
    );
\B_V_data_1_payload_A[5]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => accu_V_69_reg_22046(0),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_69_reg_22046(1),
      O => \B_V_data_1_payload_A[5]_i_9_n_3\
    );
\B_V_data_1_payload_A[6]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I1 => accu_V_70_reg_22051(6),
      I2 => accu_V_70_reg_22051(7),
      O => \B_V_data_1_payload_A[6]_i_10_n_3\
    );
\B_V_data_1_payload_A[6]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I1 => accu_V_70_reg_22051(4),
      I2 => accu_V_70_reg_22051(5),
      O => \B_V_data_1_payload_A[6]_i_11_n_3\
    );
\B_V_data_1_payload_A[6]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => accu_V_70_reg_22051(2),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_70_reg_22051(3),
      O => \B_V_data_1_payload_A[6]_i_12_n_3\
    );
\B_V_data_1_payload_A[6]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I1 => accu_V_70_reg_22051(1),
      I2 => accu_V_70_reg_22051(0),
      O => \B_V_data_1_payload_A[6]_i_13_n_3\
    );
\B_V_data_1_payload_A[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_70_reg_22051(8),
      I1 => accu_V_70_reg_22051(9),
      O => \B_V_data_1_payload_A[6]_i_3_n_3\
    );
\B_V_data_1_payload_A[6]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_70_reg_22051(10),
      O => \B_V_data_1_payload_A[6]_i_4_n_3\
    );
\B_V_data_1_payload_A[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_70_reg_22051(8),
      I1 => accu_V_70_reg_22051(9),
      O => \B_V_data_1_payload_A[6]_i_5_n_3\
    );
\B_V_data_1_payload_A[6]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => accu_V_70_reg_22051(6),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_70_reg_22051(7),
      O => \B_V_data_1_payload_A[6]_i_6_n_3\
    );
\B_V_data_1_payload_A[6]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I1 => accu_V_70_reg_22051(4),
      I2 => accu_V_70_reg_22051(5),
      O => \B_V_data_1_payload_A[6]_i_7_n_3\
    );
\B_V_data_1_payload_A[6]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => accu_V_70_reg_22051(2),
      I1 => accu_V_70_reg_22051(3),
      I2 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      O => \B_V_data_1_payload_A[6]_i_8_n_3\
    );
\B_V_data_1_payload_A[6]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I1 => accu_V_70_reg_22051(1),
      O => \B_V_data_1_payload_A[6]_i_9_n_3\
    );
\B_V_data_1_payload_A[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_7_fu_1306(5),
      I1 => accu_V_7_fu_1306(4),
      O => \B_V_data_1_payload_A[7]_i_10_n_3\
    );
\B_V_data_1_payload_A[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I1 => accu_V_7_fu_1306(2),
      I2 => accu_V_7_fu_1306(3),
      O => \B_V_data_1_payload_A[7]_i_11_n_3\
    );
\B_V_data_1_payload_A[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_7_fu_1306(10),
      O => \B_V_data_1_payload_A[7]_i_3_n_3\
    );
\B_V_data_1_payload_A[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_7_fu_1306(8),
      I1 => accu_V_7_fu_1306(9),
      O => \B_V_data_1_payload_A[7]_i_4_n_3\
    );
\B_V_data_1_payload_A[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_7_fu_1306(6),
      I1 => accu_V_7_fu_1306(7),
      O => \B_V_data_1_payload_A[7]_i_5_n_3\
    );
\B_V_data_1_payload_A[7]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_7_fu_1306(5),
      O => \B_V_data_1_payload_A[7]_i_6_n_3\
    );
\B_V_data_1_payload_A[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => accu_V_7_fu_1306(2),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_7_fu_1306(3),
      O => \B_V_data_1_payload_A[7]_i_7_n_3\
    );
\B_V_data_1_payload_A[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_7_fu_1306(8),
      I1 => accu_V_7_fu_1306(9),
      O => \B_V_data_1_payload_A[7]_i_8_n_3\
    );
\B_V_data_1_payload_A[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_7_fu_1306(6),
      I1 => accu_V_7_fu_1306(7),
      O => \B_V_data_1_payload_A[7]_i_9_n_3\
    );
\B_V_data_1_payload_A[8]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_8_fu_1310(6),
      I1 => accu_V_8_fu_1310(7),
      O => \B_V_data_1_payload_A[8]_i_10_n_3\
    );
\B_V_data_1_payload_A[8]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I1 => accu_V_8_fu_1310(4),
      I2 => accu_V_8_fu_1310(5),
      O => \B_V_data_1_payload_A[8]_i_11_n_3\
    );
\B_V_data_1_payload_A[8]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I1 => accu_V_8_fu_1310(2),
      I2 => accu_V_8_fu_1310(3),
      O => \B_V_data_1_payload_A[8]_i_12_n_3\
    );
\B_V_data_1_payload_A[8]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => accu_V_8_fu_1310(0),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_8_fu_1310(1),
      O => \B_V_data_1_payload_A[8]_i_13_n_3\
    );
\B_V_data_1_payload_A[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_8_fu_1310(8),
      I1 => accu_V_8_fu_1310(9),
      O => \B_V_data_1_payload_A[8]_i_3_n_3\
    );
\B_V_data_1_payload_A[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_8_fu_1310(10),
      O => \B_V_data_1_payload_A[8]_i_4_n_3\
    );
\B_V_data_1_payload_A[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_8_fu_1310(8),
      I1 => accu_V_8_fu_1310(9),
      O => \B_V_data_1_payload_A[8]_i_5_n_3\
    );
\B_V_data_1_payload_A[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_8_fu_1310(6),
      I1 => accu_V_8_fu_1310(7),
      O => \B_V_data_1_payload_A[8]_i_6_n_3\
    );
\B_V_data_1_payload_A[8]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I1 => accu_V_8_fu_1310(4),
      I2 => accu_V_8_fu_1310(5),
      O => \B_V_data_1_payload_A[8]_i_7_n_3\
    );
\B_V_data_1_payload_A[8]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => accu_V_8_fu_1310(2),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_8_fu_1310(3),
      O => \B_V_data_1_payload_A[8]_i_8_n_3\
    );
\B_V_data_1_payload_A[8]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => accu_V_8_fu_1310(0),
      I1 => accu_V_8_fu_1310(1),
      I2 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      O => \B_V_data_1_payload_A[8]_i_9_n_3\
    );
\B_V_data_1_payload_A[9]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"18"
    )
        port map (
      I0 => accu_V_9_fu_1314(6),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_9_fu_1314(7),
      O => \B_V_data_1_payload_A[9]_i_10_n_3\
    );
\B_V_data_1_payload_A[9]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"24"
    )
        port map (
      I0 => accu_V_9_fu_1314(4),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_9_fu_1314(5),
      O => \B_V_data_1_payload_A[9]_i_11_n_3\
    );
\B_V_data_1_payload_A[9]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => accu_V_9_fu_1314(2),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_9_fu_1314(3),
      O => \B_V_data_1_payload_A[9]_i_12_n_3\
    );
\B_V_data_1_payload_A[9]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => accu_V_9_fu_1314(0),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_9_fu_1314(1),
      O => \B_V_data_1_payload_A[9]_i_13_n_3\
    );
\B_V_data_1_payload_A[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_9_fu_1314(8),
      I1 => accu_V_9_fu_1314(9),
      O => \B_V_data_1_payload_A[9]_i_3_n_3\
    );
\B_V_data_1_payload_A[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => accu_V_9_fu_1314(10),
      O => \B_V_data_1_payload_A[9]_i_4_n_3\
    );
\B_V_data_1_payload_A[9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_9_fu_1314(8),
      I1 => accu_V_9_fu_1314(9),
      O => \B_V_data_1_payload_A[9]_i_5_n_3\
    );
\B_V_data_1_payload_A[9]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => accu_V_9_fu_1314(6),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_9_fu_1314(7),
      O => \B_V_data_1_payload_A[9]_i_6_n_3\
    );
\B_V_data_1_payload_A[9]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"13"
    )
        port map (
      I0 => accu_V_9_fu_1314(4),
      I1 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      I2 => accu_V_9_fu_1314(5),
      O => \B_V_data_1_payload_A[9]_i_7_n_3\
    );
\B_V_data_1_payload_A[9]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => accu_V_9_fu_1314(2),
      I1 => accu_V_9_fu_1314(3),
      I2 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      O => \B_V_data_1_payload_A[9]_i_8_n_3\
    );
\B_V_data_1_payload_A[9]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => accu_V_9_fu_1314(0),
      I1 => accu_V_9_fu_1314(1),
      I2 => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      O => \B_V_data_1_payload_A[9]_i_9_n_3\
    );
\B_V_data_1_payload_A_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[0]_i_2_n_3\,
      CO(3 downto 2) => \NLW_B_V_data_1_payload_A_reg[0]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln1039_fu_19507_p2,
      CO(0) => \B_V_data_1_payload_A_reg[0]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => accu_V_fu_1278(10),
      DI(0) => \B_V_data_1_payload_A[0]_i_3_n_3\,
      O(3) => \NLW_B_V_data_1_payload_A_reg[0]_i_1_O_UNCONNECTED\(3),
      O(2) => out_V_TDATA(0),
      O(1 downto 0) => \NLW_B_V_data_1_payload_A_reg[0]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \B_V_data_1_payload_A[0]_i_4_n_3\,
      S(0) => \B_V_data_1_payload_A[0]_i_5_n_3\
    );
\B_V_data_1_payload_A_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[0]_i_2_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[0]_i_2_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[0]_i_2_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[0]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[0]_i_6_n_3\,
      DI(2) => \B_V_data_1_payload_A[0]_i_7_n_3\,
      DI(1) => \B_V_data_1_payload_A[0]_i_8_n_3\,
      DI(0) => \B_V_data_1_payload_A[0]_i_9_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[0]_i_10_n_3\,
      S(2) => \B_V_data_1_payload_A[0]_i_11_n_3\,
      S(1) => \B_V_data_1_payload_A[0]_i_12_n_3\,
      S(0) => \B_V_data_1_payload_A[0]_i_13_n_3\
    );
\B_V_data_1_payload_A_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[10]_i_2_n_3\,
      CO(3 downto 2) => \NLW_B_V_data_1_payload_A_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln1039_10_fu_19687_p2,
      CO(0) => \B_V_data_1_payload_A_reg[10]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => accu_V_74_reg_22071(10),
      DI(0) => \B_V_data_1_payload_A[10]_i_3_n_3\,
      O(3) => \NLW_B_V_data_1_payload_A_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2) => out_V_TDATA(10),
      O(1 downto 0) => \NLW_B_V_data_1_payload_A_reg[10]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \B_V_data_1_payload_A[10]_i_4_n_3\,
      S(0) => \B_V_data_1_payload_A[10]_i_5_n_3\
    );
\B_V_data_1_payload_A_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[10]_i_2_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[10]_i_2_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[10]_i_2_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[10]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[10]_i_6_n_3\,
      DI(2) => \B_V_data_1_payload_A[10]_i_7_n_3\,
      DI(1) => \B_V_data_1_payload_A[10]_i_8_n_3\,
      DI(0) => \B_V_data_1_payload_A[10]_i_9_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[10]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[10]_i_10_n_3\,
      S(2) => \B_V_data_1_payload_A[10]_i_11_n_3\,
      S(1) => \B_V_data_1_payload_A[10]_i_12_n_3\,
      S(0) => \B_V_data_1_payload_A[10]_i_13_n_3\
    );
\B_V_data_1_payload_A_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[11]_i_2_n_3\,
      CO(3 downto 2) => \NLW_B_V_data_1_payload_A_reg[11]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln1039_11_fu_19705_p2,
      CO(0) => \B_V_data_1_payload_A_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => accu_V_75_reg_22076(10),
      DI(0) => \B_V_data_1_payload_A[11]_i_3_n_3\,
      O(3) => \NLW_B_V_data_1_payload_A_reg[11]_i_1_O_UNCONNECTED\(3),
      O(2) => out_V_TDATA(11),
      O(1 downto 0) => \NLW_B_V_data_1_payload_A_reg[11]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \B_V_data_1_payload_A[11]_i_4_n_3\,
      S(0) => \B_V_data_1_payload_A[11]_i_5_n_3\
    );
\B_V_data_1_payload_A_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[11]_i_2_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[11]_i_2_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[11]_i_2_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[11]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[11]_i_6_n_3\,
      DI(2) => \B_V_data_1_payload_A[11]_i_7_n_3\,
      DI(1) => \B_V_data_1_payload_A[11]_i_8_n_3\,
      DI(0) => \B_V_data_1_payload_A[11]_i_9_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[11]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[11]_i_10_n_3\,
      S(2) => \B_V_data_1_payload_A[11]_i_11_n_3\,
      S(1) => \B_V_data_1_payload_A[11]_i_12_n_3\,
      S(0) => \B_V_data_1_payload_A[11]_i_13_n_3\
    );
\B_V_data_1_payload_A_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[12]_i_2_n_3\,
      CO(3 downto 2) => \NLW_B_V_data_1_payload_A_reg[12]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln1039_12_fu_19723_p2,
      CO(0) => \B_V_data_1_payload_A_reg[12]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => accu_V_76_reg_22081(10),
      DI(0) => \B_V_data_1_payload_A[12]_i_3_n_3\,
      O(3) => \NLW_B_V_data_1_payload_A_reg[12]_i_1_O_UNCONNECTED\(3),
      O(2) => out_V_TDATA(12),
      O(1 downto 0) => \NLW_B_V_data_1_payload_A_reg[12]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \B_V_data_1_payload_A[12]_i_4_n_3\,
      S(0) => \B_V_data_1_payload_A[12]_i_5_n_3\
    );
\B_V_data_1_payload_A_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[12]_i_2_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[12]_i_2_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[12]_i_2_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[12]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[12]_i_6_n_3\,
      DI(2) => \B_V_data_1_payload_A[12]_i_7_n_3\,
      DI(1) => \B_V_data_1_payload_A[12]_i_8_n_3\,
      DI(0) => \B_V_data_1_payload_A[12]_i_9_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[12]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[12]_i_10_n_3\,
      S(2) => \B_V_data_1_payload_A[12]_i_11_n_3\,
      S(1) => \B_V_data_1_payload_A[12]_i_12_n_3\,
      S(0) => \B_V_data_1_payload_A[12]_i_13_n_3\
    );
\B_V_data_1_payload_A_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[13]_i_2_n_3\,
      CO(3 downto 2) => \NLW_B_V_data_1_payload_A_reg[13]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln1039_13_fu_19741_p2,
      CO(0) => \B_V_data_1_payload_A_reg[13]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => accu_V_77_reg_22086(10),
      DI(0) => \B_V_data_1_payload_A[13]_i_3_n_3\,
      O(3) => \NLW_B_V_data_1_payload_A_reg[13]_i_1_O_UNCONNECTED\(3),
      O(2) => out_V_TDATA(13),
      O(1 downto 0) => \NLW_B_V_data_1_payload_A_reg[13]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \B_V_data_1_payload_A[13]_i_4_n_3\,
      S(0) => \B_V_data_1_payload_A[13]_i_5_n_3\
    );
\B_V_data_1_payload_A_reg[13]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[13]_i_2_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[13]_i_2_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[13]_i_2_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[13]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[13]_i_6_n_3\,
      DI(2) => \B_V_data_1_payload_A[13]_i_7_n_3\,
      DI(1) => \B_V_data_1_payload_A[13]_i_8_n_3\,
      DI(0) => \B_V_data_1_payload_A[13]_i_9_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[13]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[13]_i_10_n_3\,
      S(2) => \B_V_data_1_payload_A[13]_i_11_n_3\,
      S(1) => \B_V_data_1_payload_A[13]_i_12_n_3\,
      S(0) => \B_V_data_1_payload_A[13]_i_13_n_3\
    );
\B_V_data_1_payload_A_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[14]_i_2_n_3\,
      CO(3 downto 2) => \NLW_B_V_data_1_payload_A_reg[14]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln1039_14_fu_19759_p2,
      CO(0) => \B_V_data_1_payload_A_reg[14]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => accu_V_78_reg_22091(10),
      DI(0) => \B_V_data_1_payload_A[14]_i_3_n_3\,
      O(3) => \NLW_B_V_data_1_payload_A_reg[14]_i_1_O_UNCONNECTED\(3),
      O(2) => out_V_TDATA(14),
      O(1 downto 0) => \NLW_B_V_data_1_payload_A_reg[14]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \B_V_data_1_payload_A[14]_i_4_n_3\,
      S(0) => \B_V_data_1_payload_A[14]_i_5_n_3\
    );
\B_V_data_1_payload_A_reg[14]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[14]_i_2_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[14]_i_2_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[14]_i_2_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[14]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[14]_i_6_n_3\,
      DI(2) => \B_V_data_1_payload_A[14]_i_7_n_3\,
      DI(1) => \B_V_data_1_payload_A[14]_i_8_n_3\,
      DI(0) => \B_V_data_1_payload_A[14]_i_9_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[14]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[14]_i_10_n_3\,
      S(2) => \B_V_data_1_payload_A[14]_i_11_n_3\,
      S(1) => \B_V_data_1_payload_A[14]_i_12_n_3\,
      S(0) => \B_V_data_1_payload_A[14]_i_13_n_3\
    );
\B_V_data_1_payload_A_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[15]_i_2_n_3\,
      CO(3 downto 2) => \NLW_B_V_data_1_payload_A_reg[15]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln1039_15_fu_19777_p2,
      CO(0) => \B_V_data_1_payload_A_reg[15]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => accu_V_79_reg_22096(10),
      DI(0) => \B_V_data_1_payload_A[15]_i_3_n_3\,
      O(3) => \NLW_B_V_data_1_payload_A_reg[15]_i_1_O_UNCONNECTED\(3),
      O(2) => out_V_TDATA(15),
      O(1 downto 0) => \NLW_B_V_data_1_payload_A_reg[15]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \B_V_data_1_payload_A[15]_i_4_n_3\,
      S(0) => \B_V_data_1_payload_A[15]_i_5_n_3\
    );
\B_V_data_1_payload_A_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[15]_i_2_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[15]_i_2_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[15]_i_2_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[15]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[15]_i_6_n_3\,
      DI(2) => \B_V_data_1_payload_A[15]_i_7_n_3\,
      DI(1) => \B_V_data_1_payload_A[15]_i_8_n_3\,
      DI(0) => \B_V_data_1_payload_A[15]_i_9_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[15]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[15]_i_10_n_3\,
      S(2) => \B_V_data_1_payload_A[15]_i_11_n_3\,
      S(1) => \B_V_data_1_payload_A[15]_i_12_n_3\,
      S(0) => \B_V_data_1_payload_A[15]_i_13_n_3\
    );
\B_V_data_1_payload_A_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[16]_i_2_n_3\,
      CO(3 downto 2) => \NLW_B_V_data_1_payload_A_reg[16]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln1039_16_fu_19795_p2,
      CO(0) => \B_V_data_1_payload_A_reg[16]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => accu_V_80_reg_22101(10),
      DI(0) => \B_V_data_1_payload_A[16]_i_3_n_3\,
      O(3) => \NLW_B_V_data_1_payload_A_reg[16]_i_1_O_UNCONNECTED\(3),
      O(2) => out_V_TDATA(16),
      O(1 downto 0) => \NLW_B_V_data_1_payload_A_reg[16]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \B_V_data_1_payload_A[16]_i_4_n_3\,
      S(0) => \B_V_data_1_payload_A[16]_i_5_n_3\
    );
\B_V_data_1_payload_A_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[16]_i_2_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[16]_i_2_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[16]_i_2_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[16]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[16]_i_6_n_3\,
      DI(2) => \B_V_data_1_payload_A[16]_i_7_n_3\,
      DI(1) => \B_V_data_1_payload_A[16]_i_8_n_3\,
      DI(0) => \B_V_data_1_payload_A[16]_i_9_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[16]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[16]_i_10_n_3\,
      S(2) => \B_V_data_1_payload_A[16]_i_11_n_3\,
      S(1) => \B_V_data_1_payload_A[16]_i_12_n_3\,
      S(0) => \B_V_data_1_payload_A[16]_i_13_n_3\
    );
\B_V_data_1_payload_A_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[17]_i_2_n_3\,
      CO(3 downto 2) => \NLW_B_V_data_1_payload_A_reg[17]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln1039_17_fu_19813_p2,
      CO(0) => \B_V_data_1_payload_A_reg[17]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => accu_V_81_reg_22106(10),
      DI(0) => \B_V_data_1_payload_A[17]_i_3_n_3\,
      O(3) => \NLW_B_V_data_1_payload_A_reg[17]_i_1_O_UNCONNECTED\(3),
      O(2) => out_V_TDATA(17),
      O(1 downto 0) => \NLW_B_V_data_1_payload_A_reg[17]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \B_V_data_1_payload_A[17]_i_4_n_3\,
      S(0) => \B_V_data_1_payload_A[17]_i_5_n_3\
    );
\B_V_data_1_payload_A_reg[17]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[17]_i_2_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[17]_i_2_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[17]_i_2_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[17]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[17]_i_6_n_3\,
      DI(2) => \B_V_data_1_payload_A[17]_i_7_n_3\,
      DI(1) => \B_V_data_1_payload_A[17]_i_8_n_3\,
      DI(0) => \B_V_data_1_payload_A[17]_i_9_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[17]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[17]_i_10_n_3\,
      S(2) => \B_V_data_1_payload_A[17]_i_11_n_3\,
      S(1) => \B_V_data_1_payload_A[17]_i_12_n_3\,
      S(0) => \B_V_data_1_payload_A[17]_i_13_n_3\
    );
\B_V_data_1_payload_A_reg[18]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[18]_i_2_n_3\,
      CO(3 downto 2) => \NLW_B_V_data_1_payload_A_reg[18]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln1039_18_fu_19831_p2,
      CO(0) => \B_V_data_1_payload_A_reg[18]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => accu_V_82_reg_22111(10),
      DI(0) => \B_V_data_1_payload_A[18]_i_3_n_3\,
      O(3) => \NLW_B_V_data_1_payload_A_reg[18]_i_1_O_UNCONNECTED\(3),
      O(2) => out_V_TDATA(18),
      O(1 downto 0) => \NLW_B_V_data_1_payload_A_reg[18]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \B_V_data_1_payload_A[18]_i_4_n_3\,
      S(0) => \B_V_data_1_payload_A[18]_i_5_n_3\
    );
\B_V_data_1_payload_A_reg[18]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[18]_i_2_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[18]_i_2_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[18]_i_2_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[18]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[18]_i_6_n_3\,
      DI(2) => \B_V_data_1_payload_A[18]_i_7_n_3\,
      DI(1) => \B_V_data_1_payload_A[18]_i_8_n_3\,
      DI(0) => \B_V_data_1_payload_A[18]_i_9_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[18]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[18]_i_10_n_3\,
      S(2) => \B_V_data_1_payload_A[18]_i_11_n_3\,
      S(1) => \B_V_data_1_payload_A[18]_i_12_n_3\,
      S(0) => \B_V_data_1_payload_A[18]_i_13_n_3\
    );
\B_V_data_1_payload_A_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[19]_i_2_n_3\,
      CO(3 downto 2) => \NLW_B_V_data_1_payload_A_reg[19]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln1039_19_fu_19849_p2,
      CO(0) => \B_V_data_1_payload_A_reg[19]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => accu_V_83_reg_22116(10),
      DI(0) => \B_V_data_1_payload_A[19]_i_3_n_3\,
      O(3) => \NLW_B_V_data_1_payload_A_reg[19]_i_1_O_UNCONNECTED\(3),
      O(2) => out_V_TDATA(19),
      O(1 downto 0) => \NLW_B_V_data_1_payload_A_reg[19]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \B_V_data_1_payload_A[19]_i_4_n_3\,
      S(0) => \B_V_data_1_payload_A[19]_i_5_n_3\
    );
\B_V_data_1_payload_A_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[19]_i_2_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[19]_i_2_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[19]_i_2_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[19]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[19]_i_6_n_3\,
      DI(2) => \B_V_data_1_payload_A[19]_i_7_n_3\,
      DI(1) => \B_V_data_1_payload_A[19]_i_8_n_3\,
      DI(0) => \B_V_data_1_payload_A[19]_i_9_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[19]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[19]_i_10_n_3\,
      S(2) => \B_V_data_1_payload_A[19]_i_11_n_3\,
      S(1) => \B_V_data_1_payload_A[19]_i_12_n_3\,
      S(0) => \B_V_data_1_payload_A[19]_i_13_n_3\
    );
\B_V_data_1_payload_A_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[1]_i_2_n_3\,
      CO(3 downto 2) => \NLW_B_V_data_1_payload_A_reg[1]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln1039_1_fu_19525_p2,
      CO(0) => \B_V_data_1_payload_A_reg[1]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => accu_V_65_reg_22026(10),
      DI(0) => \B_V_data_1_payload_A[1]_i_3_n_3\,
      O(3) => \NLW_B_V_data_1_payload_A_reg[1]_i_1_O_UNCONNECTED\(3),
      O(2) => out_V_TDATA(1),
      O(1 downto 0) => \NLW_B_V_data_1_payload_A_reg[1]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \B_V_data_1_payload_A[1]_i_4_n_3\,
      S(0) => \B_V_data_1_payload_A[1]_i_5_n_3\
    );
\B_V_data_1_payload_A_reg[1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[1]_i_2_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[1]_i_2_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[1]_i_2_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[1]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[1]_i_6_n_3\,
      DI(2) => \B_V_data_1_payload_A[1]_i_7_n_3\,
      DI(1) => \B_V_data_1_payload_A[1]_i_8_n_3\,
      DI(0) => \B_V_data_1_payload_A[1]_i_9_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[1]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[1]_i_10_n_3\,
      S(2) => \B_V_data_1_payload_A[1]_i_11_n_3\,
      S(1) => \B_V_data_1_payload_A[1]_i_12_n_3\,
      S(0) => \B_V_data_1_payload_A[1]_i_13_n_3\
    );
\B_V_data_1_payload_A_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[20]_i_2_n_3\,
      CO(3 downto 2) => \NLW_B_V_data_1_payload_A_reg[20]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln1039_20_fu_19867_p2,
      CO(0) => \B_V_data_1_payload_A_reg[20]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => accu_V_84_reg_22121(10),
      DI(0) => \B_V_data_1_payload_A[20]_i_3_n_3\,
      O(3) => \NLW_B_V_data_1_payload_A_reg[20]_i_1_O_UNCONNECTED\(3),
      O(2) => out_V_TDATA(20),
      O(1 downto 0) => \NLW_B_V_data_1_payload_A_reg[20]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \B_V_data_1_payload_A[20]_i_4_n_3\,
      S(0) => \B_V_data_1_payload_A[20]_i_5_n_3\
    );
\B_V_data_1_payload_A_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[20]_i_2_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[20]_i_2_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[20]_i_2_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[20]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[20]_i_6_n_3\,
      DI(2) => \B_V_data_1_payload_A[20]_i_7_n_3\,
      DI(1) => \B_V_data_1_payload_A[20]_i_8_n_3\,
      DI(0) => \B_V_data_1_payload_A[20]_i_9_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[20]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[20]_i_10_n_3\,
      S(2) => \B_V_data_1_payload_A[20]_i_11_n_3\,
      S(1) => \B_V_data_1_payload_A[20]_i_12_n_3\,
      S(0) => \B_V_data_1_payload_A[20]_i_13_n_3\
    );
\B_V_data_1_payload_A_reg[21]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[21]_i_2_n_3\,
      CO(3 downto 1) => \NLW_B_V_data_1_payload_A_reg[21]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln1039_21_fu_19885_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => accu_V_85_reg_22126(10),
      O(3 downto 2) => \NLW_B_V_data_1_payload_A_reg[21]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => out_V_TDATA(21),
      O(0) => \NLW_B_V_data_1_payload_A_reg[21]_i_1_O_UNCONNECTED\(0),
      S(3 downto 1) => B"001",
      S(0) => \B_V_data_1_payload_A[21]_i_3_n_3\
    );
\B_V_data_1_payload_A_reg[21]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[21]_i_2_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[21]_i_2_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[21]_i_2_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[21]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[21]_i_4_n_3\,
      DI(2) => \B_V_data_1_payload_A[21]_i_5_n_3\,
      DI(1) => \B_V_data_1_payload_A[21]_i_6_n_3\,
      DI(0) => \B_V_data_1_payload_A[21]_i_7_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[21]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[21]_i_8_n_3\,
      S(2) => \B_V_data_1_payload_A[21]_i_9_n_3\,
      S(1) => \B_V_data_1_payload_A[21]_i_10_n_3\,
      S(0) => \B_V_data_1_payload_A[21]_i_11_n_3\
    );
\B_V_data_1_payload_A_reg[22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[22]_i_2_n_3\,
      CO(3 downto 2) => \NLW_B_V_data_1_payload_A_reg[22]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln1039_22_fu_19903_p2,
      CO(0) => \B_V_data_1_payload_A_reg[22]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => accu_V_86_reg_22131(10),
      DI(0) => \B_V_data_1_payload_A[22]_i_3_n_3\,
      O(3) => \NLW_B_V_data_1_payload_A_reg[22]_i_1_O_UNCONNECTED\(3),
      O(2) => out_V_TDATA(22),
      O(1 downto 0) => \NLW_B_V_data_1_payload_A_reg[22]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \B_V_data_1_payload_A[22]_i_4_n_3\,
      S(0) => \B_V_data_1_payload_A[22]_i_5_n_3\
    );
\B_V_data_1_payload_A_reg[22]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[22]_i_2_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[22]_i_2_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[22]_i_2_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[22]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[22]_i_6_n_3\,
      DI(2) => \B_V_data_1_payload_A[22]_i_7_n_3\,
      DI(1) => \B_V_data_1_payload_A[22]_i_8_n_3\,
      DI(0) => \B_V_data_1_payload_A[22]_i_9_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[22]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[22]_i_10_n_3\,
      S(2) => \B_V_data_1_payload_A[22]_i_11_n_3\,
      S(1) => \B_V_data_1_payload_A[22]_i_12_n_3\,
      S(0) => \B_V_data_1_payload_A[22]_i_13_n_3\
    );
\B_V_data_1_payload_A_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[23]_i_2_n_3\,
      CO(3 downto 2) => \NLW_B_V_data_1_payload_A_reg[23]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln1039_23_fu_19921_p2,
      CO(0) => \B_V_data_1_payload_A_reg[23]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => accu_V_87_reg_22136(10),
      DI(0) => \B_V_data_1_payload_A[23]_i_3_n_3\,
      O(3) => \NLW_B_V_data_1_payload_A_reg[23]_i_1_O_UNCONNECTED\(3),
      O(2) => out_V_TDATA(23),
      O(1 downto 0) => \NLW_B_V_data_1_payload_A_reg[23]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \B_V_data_1_payload_A[23]_i_4_n_3\,
      S(0) => \B_V_data_1_payload_A[23]_i_5_n_3\
    );
\B_V_data_1_payload_A_reg[23]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[23]_i_2_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[23]_i_2_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[23]_i_2_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[23]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[23]_i_6_n_3\,
      DI(2) => \B_V_data_1_payload_A[23]_i_7_n_3\,
      DI(1) => \B_V_data_1_payload_A[23]_i_8_n_3\,
      DI(0) => \B_V_data_1_payload_A[23]_i_9_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[23]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[23]_i_10_n_3\,
      S(2) => \B_V_data_1_payload_A[23]_i_11_n_3\,
      S(1) => \B_V_data_1_payload_A[23]_i_12_n_3\,
      S(0) => \B_V_data_1_payload_A[23]_i_13_n_3\
    );
\B_V_data_1_payload_A_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[24]_i_2_n_3\,
      CO(3 downto 2) => \NLW_B_V_data_1_payload_A_reg[24]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln1039_24_fu_19939_p2,
      CO(0) => \B_V_data_1_payload_A_reg[24]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => accu_V_88_reg_22141(10),
      DI(0) => \B_V_data_1_payload_A[24]_i_3_n_3\,
      O(3) => \NLW_B_V_data_1_payload_A_reg[24]_i_1_O_UNCONNECTED\(3),
      O(2) => out_V_TDATA(24),
      O(1 downto 0) => \NLW_B_V_data_1_payload_A_reg[24]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \B_V_data_1_payload_A[24]_i_4_n_3\,
      S(0) => \B_V_data_1_payload_A[24]_i_5_n_3\
    );
\B_V_data_1_payload_A_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[24]_i_2_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[24]_i_2_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[24]_i_2_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[24]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[24]_i_6_n_3\,
      DI(2) => \B_V_data_1_payload_A[24]_i_7_n_3\,
      DI(1) => \B_V_data_1_payload_A[24]_i_8_n_3\,
      DI(0) => \B_V_data_1_payload_A[24]_i_9_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[24]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[24]_i_10_n_3\,
      S(2) => \B_V_data_1_payload_A[24]_i_11_n_3\,
      S(1) => \B_V_data_1_payload_A[24]_i_12_n_3\,
      S(0) => \B_V_data_1_payload_A[24]_i_13_n_3\
    );
\B_V_data_1_payload_A_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[25]_i_2_n_3\,
      CO(3 downto 2) => \NLW_B_V_data_1_payload_A_reg[25]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln1039_25_fu_19957_p2,
      CO(0) => \B_V_data_1_payload_A_reg[25]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => accu_V_89_reg_22146(10),
      DI(0) => \B_V_data_1_payload_A[25]_i_3_n_3\,
      O(3) => \NLW_B_V_data_1_payload_A_reg[25]_i_1_O_UNCONNECTED\(3),
      O(2) => out_V_TDATA(25),
      O(1 downto 0) => \NLW_B_V_data_1_payload_A_reg[25]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \B_V_data_1_payload_A[25]_i_4_n_3\,
      S(0) => \B_V_data_1_payload_A[25]_i_5_n_3\
    );
\B_V_data_1_payload_A_reg[25]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[25]_i_2_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[25]_i_2_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[25]_i_2_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[25]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[25]_i_6_n_3\,
      DI(2) => \B_V_data_1_payload_A[25]_i_7_n_3\,
      DI(1) => \B_V_data_1_payload_A[25]_i_8_n_3\,
      DI(0) => \B_V_data_1_payload_A[25]_i_9_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[25]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[25]_i_10_n_3\,
      S(2) => \B_V_data_1_payload_A[25]_i_11_n_3\,
      S(1) => \B_V_data_1_payload_A[25]_i_12_n_3\,
      S(0) => \B_V_data_1_payload_A[25]_i_13_n_3\
    );
\B_V_data_1_payload_A_reg[26]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[26]_i_2_n_3\,
      CO(3 downto 2) => \NLW_B_V_data_1_payload_A_reg[26]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln1039_26_fu_19975_p2,
      CO(0) => \B_V_data_1_payload_A_reg[26]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => accu_V_90_reg_22151(10),
      DI(0) => \B_V_data_1_payload_A[26]_i_3_n_3\,
      O(3) => \NLW_B_V_data_1_payload_A_reg[26]_i_1_O_UNCONNECTED\(3),
      O(2) => out_V_TDATA(26),
      O(1 downto 0) => \NLW_B_V_data_1_payload_A_reg[26]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \B_V_data_1_payload_A[26]_i_4_n_3\,
      S(0) => \B_V_data_1_payload_A[26]_i_5_n_3\
    );
\B_V_data_1_payload_A_reg[26]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[26]_i_2_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[26]_i_2_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[26]_i_2_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[26]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[26]_i_6_n_3\,
      DI(2) => \B_V_data_1_payload_A[26]_i_7_n_3\,
      DI(1) => \B_V_data_1_payload_A[26]_i_8_n_3\,
      DI(0) => \B_V_data_1_payload_A[26]_i_9_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[26]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[26]_i_10_n_3\,
      S(2) => \B_V_data_1_payload_A[26]_i_11_n_3\,
      S(1) => \B_V_data_1_payload_A[26]_i_12_n_3\,
      S(0) => \B_V_data_1_payload_A[26]_i_13_n_3\
    );
\B_V_data_1_payload_A_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[27]_i_2_n_3\,
      CO(3 downto 1) => \NLW_B_V_data_1_payload_A_reg[27]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln1039_27_fu_19993_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => accu_V_91_reg_22156(10),
      O(3 downto 2) => \NLW_B_V_data_1_payload_A_reg[27]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => out_V_TDATA(27),
      O(0) => \NLW_B_V_data_1_payload_A_reg[27]_i_1_O_UNCONNECTED\(0),
      S(3 downto 1) => B"001",
      S(0) => \B_V_data_1_payload_A[27]_i_3_n_3\
    );
\B_V_data_1_payload_A_reg[27]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[27]_i_2_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[27]_i_2_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[27]_i_2_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[27]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[27]_i_4_n_3\,
      DI(2) => \B_V_data_1_payload_A[27]_i_5_n_3\,
      DI(1) => \B_V_data_1_payload_A[27]_i_6_n_3\,
      DI(0) => \B_V_data_1_payload_A[27]_i_7_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[27]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[27]_i_8_n_3\,
      S(2) => \B_V_data_1_payload_A[27]_i_9_n_3\,
      S(1) => \B_V_data_1_payload_A[27]_i_10_n_3\,
      S(0) => \B_V_data_1_payload_A[27]_i_11_n_3\
    );
\B_V_data_1_payload_A_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[28]_i_2_n_3\,
      CO(3 downto 2) => \NLW_B_V_data_1_payload_A_reg[28]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln1039_28_fu_20011_p2,
      CO(0) => \B_V_data_1_payload_A_reg[28]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => accu_V_92_reg_22161(10),
      DI(0) => \B_V_data_1_payload_A[28]_i_3_n_3\,
      O(3) => \NLW_B_V_data_1_payload_A_reg[28]_i_1_O_UNCONNECTED\(3),
      O(2) => out_V_TDATA(28),
      O(1 downto 0) => \NLW_B_V_data_1_payload_A_reg[28]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \B_V_data_1_payload_A[28]_i_4_n_3\,
      S(0) => \B_V_data_1_payload_A[28]_i_5_n_3\
    );
\B_V_data_1_payload_A_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[28]_i_2_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[28]_i_2_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[28]_i_2_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[28]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[28]_i_6_n_3\,
      DI(2) => \B_V_data_1_payload_A[28]_i_7_n_3\,
      DI(1) => \B_V_data_1_payload_A[28]_i_8_n_3\,
      DI(0) => \B_V_data_1_payload_A[28]_i_9_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[28]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[28]_i_10_n_3\,
      S(2) => \B_V_data_1_payload_A[28]_i_11_n_3\,
      S(1) => \B_V_data_1_payload_A[28]_i_12_n_3\,
      S(0) => \B_V_data_1_payload_A[28]_i_13_n_3\
    );
\B_V_data_1_payload_A_reg[29]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[29]_i_2_n_3\,
      CO(3 downto 2) => \NLW_B_V_data_1_payload_A_reg[29]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln1039_29_fu_20029_p2,
      CO(0) => \B_V_data_1_payload_A_reg[29]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => accu_V_93_reg_22166(10),
      DI(0) => \B_V_data_1_payload_A[29]_i_3_n_3\,
      O(3) => \NLW_B_V_data_1_payload_A_reg[29]_i_1_O_UNCONNECTED\(3),
      O(2) => out_V_TDATA(29),
      O(1 downto 0) => \NLW_B_V_data_1_payload_A_reg[29]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \B_V_data_1_payload_A[29]_i_4_n_3\,
      S(0) => \B_V_data_1_payload_A[29]_i_5_n_3\
    );
\B_V_data_1_payload_A_reg[29]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[29]_i_2_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[29]_i_2_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[29]_i_2_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[29]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[29]_i_6_n_3\,
      DI(2) => \B_V_data_1_payload_A[29]_i_7_n_3\,
      DI(1) => \B_V_data_1_payload_A[29]_i_8_n_3\,
      DI(0) => \B_V_data_1_payload_A[29]_i_9_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[29]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[29]_i_10_n_3\,
      S(2) => \B_V_data_1_payload_A[29]_i_11_n_3\,
      S(1) => \B_V_data_1_payload_A[29]_i_12_n_3\,
      S(0) => \B_V_data_1_payload_A[29]_i_13_n_3\
    );
\B_V_data_1_payload_A_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[2]_i_2_n_3\,
      CO(3 downto 2) => \NLW_B_V_data_1_payload_A_reg[2]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln1039_2_fu_19543_p2,
      CO(0) => \B_V_data_1_payload_A_reg[2]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => accu_V_66_reg_22031(10),
      DI(0) => \B_V_data_1_payload_A[2]_i_3_n_3\,
      O(3) => \NLW_B_V_data_1_payload_A_reg[2]_i_1_O_UNCONNECTED\(3),
      O(2) => out_V_TDATA(2),
      O(1 downto 0) => \NLW_B_V_data_1_payload_A_reg[2]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \B_V_data_1_payload_A[2]_i_4_n_3\,
      S(0) => \B_V_data_1_payload_A[2]_i_5_n_3\
    );
\B_V_data_1_payload_A_reg[2]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[2]_i_2_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[2]_i_2_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[2]_i_2_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[2]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[2]_i_6_n_3\,
      DI(2) => \B_V_data_1_payload_A[2]_i_7_n_3\,
      DI(1) => '0',
      DI(0) => \B_V_data_1_payload_A[2]_i_8_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[2]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[2]_i_9_n_3\,
      S(2) => \B_V_data_1_payload_A[2]_i_10_n_3\,
      S(1) => \B_V_data_1_payload_A[2]_i_11_n_3\,
      S(0) => \B_V_data_1_payload_A[2]_i_12_n_3\
    );
\B_V_data_1_payload_A_reg[30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[30]_i_2_n_3\,
      CO(3 downto 2) => \NLW_B_V_data_1_payload_A_reg[30]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln1039_30_fu_20047_p2,
      CO(0) => \B_V_data_1_payload_A_reg[30]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => accu_V_94_reg_22171(10),
      DI(0) => \B_V_data_1_payload_A[30]_i_3_n_3\,
      O(3) => \NLW_B_V_data_1_payload_A_reg[30]_i_1_O_UNCONNECTED\(3),
      O(2) => out_V_TDATA(30),
      O(1 downto 0) => \NLW_B_V_data_1_payload_A_reg[30]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \B_V_data_1_payload_A[30]_i_4_n_3\,
      S(0) => \B_V_data_1_payload_A[30]_i_5_n_3\
    );
\B_V_data_1_payload_A_reg[30]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[30]_i_2_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[30]_i_2_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[30]_i_2_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[30]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[30]_i_6_n_3\,
      DI(2) => \B_V_data_1_payload_A[30]_i_7_n_3\,
      DI(1) => \B_V_data_1_payload_A[30]_i_8_n_3\,
      DI(0) => \B_V_data_1_payload_A[30]_i_9_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[30]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[30]_i_10_n_3\,
      S(2) => \B_V_data_1_payload_A[30]_i_11_n_3\,
      S(1) => \B_V_data_1_payload_A[30]_i_12_n_3\,
      S(0) => \B_V_data_1_payload_A[30]_i_13_n_3\
    );
\B_V_data_1_payload_A_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[31]_i_3_n_3\,
      CO(3 downto 2) => \NLW_B_V_data_1_payload_A_reg[31]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln1039_31_fu_20065_p2,
      CO(0) => \B_V_data_1_payload_A_reg[31]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => accu_V_95_reg_22176(10),
      DI(0) => \B_V_data_1_payload_A[31]_i_4_n_3\,
      O(3) => \NLW_B_V_data_1_payload_A_reg[31]_i_2_O_UNCONNECTED\(3),
      O(2) => out_V_TDATA(31),
      O(1 downto 0) => \NLW_B_V_data_1_payload_A_reg[31]_i_2_O_UNCONNECTED\(1 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \B_V_data_1_payload_A[31]_i_5_n_3\,
      S(0) => \B_V_data_1_payload_A[31]_i_6_n_3\
    );
\B_V_data_1_payload_A_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[31]_i_3_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[31]_i_3_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[31]_i_3_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[31]_i_3_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[31]_i_7_n_3\,
      DI(2) => \B_V_data_1_payload_A[31]_i_8_n_3\,
      DI(1) => \B_V_data_1_payload_A[31]_i_9_n_3\,
      DI(0) => \B_V_data_1_payload_A[31]_i_10_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[31]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[31]_i_11_n_3\,
      S(2) => \B_V_data_1_payload_A[31]_i_12_n_3\,
      S(1) => \B_V_data_1_payload_A[31]_i_13_n_3\,
      S(0) => \B_V_data_1_payload_A[31]_i_14_n_3\
    );
\B_V_data_1_payload_A_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[3]_i_2_n_3\,
      CO(3 downto 2) => \NLW_B_V_data_1_payload_A_reg[3]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln1039_3_fu_19561_p2,
      CO(0) => \B_V_data_1_payload_A_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => accu_V_67_reg_22036(10),
      DI(0) => \B_V_data_1_payload_A[3]_i_3_n_3\,
      O(3) => \NLW_B_V_data_1_payload_A_reg[3]_i_1_O_UNCONNECTED\(3),
      O(2) => out_V_TDATA(3),
      O(1 downto 0) => \NLW_B_V_data_1_payload_A_reg[3]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \B_V_data_1_payload_A[3]_i_4_n_3\,
      S(0) => \B_V_data_1_payload_A[3]_i_5_n_3\
    );
\B_V_data_1_payload_A_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[3]_i_2_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[3]_i_2_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[3]_i_2_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[3]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[3]_i_6_n_3\,
      DI(2) => \B_V_data_1_payload_A[3]_i_7_n_3\,
      DI(1) => \B_V_data_1_payload_A[3]_i_8_n_3\,
      DI(0) => \B_V_data_1_payload_A[3]_i_9_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[3]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[3]_i_10_n_3\,
      S(2) => \B_V_data_1_payload_A[3]_i_11_n_3\,
      S(1) => \B_V_data_1_payload_A[3]_i_12_n_3\,
      S(0) => \B_V_data_1_payload_A[3]_i_13_n_3\
    );
\B_V_data_1_payload_A_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[4]_i_2_n_3\,
      CO(3 downto 1) => \NLW_B_V_data_1_payload_A_reg[4]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln1039_4_fu_19579_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => accu_V_68_reg_22041(10),
      O(3 downto 2) => \NLW_B_V_data_1_payload_A_reg[4]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => out_V_TDATA(4),
      O(0) => \NLW_B_V_data_1_payload_A_reg[4]_i_1_O_UNCONNECTED\(0),
      S(3 downto 1) => B"001",
      S(0) => \B_V_data_1_payload_A[4]_i_3_n_3\
    );
\B_V_data_1_payload_A_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[4]_i_2_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[4]_i_2_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[4]_i_2_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[4]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[4]_i_4_n_3\,
      DI(2) => \B_V_data_1_payload_A[4]_i_5_n_3\,
      DI(1) => \B_V_data_1_payload_A[4]_i_6_n_3\,
      DI(0) => \B_V_data_1_payload_A[4]_i_7_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[4]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[4]_i_8_n_3\,
      S(2) => \B_V_data_1_payload_A[4]_i_9_n_3\,
      S(1) => \B_V_data_1_payload_A[4]_i_10_n_3\,
      S(0) => \B_V_data_1_payload_A[4]_i_11_n_3\
    );
\B_V_data_1_payload_A_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[5]_i_2_n_3\,
      CO(3 downto 2) => \NLW_B_V_data_1_payload_A_reg[5]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln1039_5_fu_19597_p2,
      CO(0) => \B_V_data_1_payload_A_reg[5]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => accu_V_69_reg_22046(10),
      DI(0) => \B_V_data_1_payload_A[5]_i_3_n_3\,
      O(3) => \NLW_B_V_data_1_payload_A_reg[5]_i_1_O_UNCONNECTED\(3),
      O(2) => out_V_TDATA(5),
      O(1 downto 0) => \NLW_B_V_data_1_payload_A_reg[5]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \B_V_data_1_payload_A[5]_i_4_n_3\,
      S(0) => \B_V_data_1_payload_A[5]_i_5_n_3\
    );
\B_V_data_1_payload_A_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[5]_i_2_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[5]_i_2_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[5]_i_2_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[5]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[5]_i_6_n_3\,
      DI(2) => \B_V_data_1_payload_A[5]_i_7_n_3\,
      DI(1) => \B_V_data_1_payload_A[5]_i_8_n_3\,
      DI(0) => \B_V_data_1_payload_A[5]_i_9_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[5]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[5]_i_10_n_3\,
      S(2) => \B_V_data_1_payload_A[5]_i_11_n_3\,
      S(1) => \B_V_data_1_payload_A[5]_i_12_n_3\,
      S(0) => \B_V_data_1_payload_A[5]_i_13_n_3\
    );
\B_V_data_1_payload_A_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[6]_i_2_n_3\,
      CO(3 downto 2) => \NLW_B_V_data_1_payload_A_reg[6]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln1039_6_fu_19615_p2,
      CO(0) => \B_V_data_1_payload_A_reg[6]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => accu_V_70_reg_22051(10),
      DI(0) => \B_V_data_1_payload_A[6]_i_3_n_3\,
      O(3) => \NLW_B_V_data_1_payload_A_reg[6]_i_1_O_UNCONNECTED\(3),
      O(2) => out_V_TDATA(6),
      O(1 downto 0) => \NLW_B_V_data_1_payload_A_reg[6]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \B_V_data_1_payload_A[6]_i_4_n_3\,
      S(0) => \B_V_data_1_payload_A[6]_i_5_n_3\
    );
\B_V_data_1_payload_A_reg[6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[6]_i_2_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[6]_i_2_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[6]_i_2_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[6]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[6]_i_6_n_3\,
      DI(2) => \B_V_data_1_payload_A[6]_i_7_n_3\,
      DI(1) => \B_V_data_1_payload_A[6]_i_8_n_3\,
      DI(0) => \B_V_data_1_payload_A[6]_i_9_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[6]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[6]_i_10_n_3\,
      S(2) => \B_V_data_1_payload_A[6]_i_11_n_3\,
      S(1) => \B_V_data_1_payload_A[6]_i_12_n_3\,
      S(0) => \B_V_data_1_payload_A[6]_i_13_n_3\
    );
\B_V_data_1_payload_A_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[7]_i_2_n_3\,
      CO(3 downto 1) => \NLW_B_V_data_1_payload_A_reg[7]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => icmp_ln1039_7_fu_19633_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => accu_V_7_fu_1306(10),
      O(3 downto 2) => \NLW_B_V_data_1_payload_A_reg[7]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => out_V_TDATA(7),
      O(0) => \NLW_B_V_data_1_payload_A_reg[7]_i_1_O_UNCONNECTED\(0),
      S(3 downto 1) => B"001",
      S(0) => \B_V_data_1_payload_A[7]_i_3_n_3\
    );
\B_V_data_1_payload_A_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[7]_i_2_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[7]_i_2_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[7]_i_2_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[7]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[7]_i_4_n_3\,
      DI(2) => \B_V_data_1_payload_A[7]_i_5_n_3\,
      DI(1) => \B_V_data_1_payload_A[7]_i_6_n_3\,
      DI(0) => \B_V_data_1_payload_A[7]_i_7_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[7]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[7]_i_8_n_3\,
      S(2) => \B_V_data_1_payload_A[7]_i_9_n_3\,
      S(1) => \B_V_data_1_payload_A[7]_i_10_n_3\,
      S(0) => \B_V_data_1_payload_A[7]_i_11_n_3\
    );
\B_V_data_1_payload_A_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[8]_i_2_n_3\,
      CO(3 downto 2) => \NLW_B_V_data_1_payload_A_reg[8]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln1039_8_fu_19651_p2,
      CO(0) => \B_V_data_1_payload_A_reg[8]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => accu_V_8_fu_1310(10),
      DI(0) => \B_V_data_1_payload_A[8]_i_3_n_3\,
      O(3) => \NLW_B_V_data_1_payload_A_reg[8]_i_1_O_UNCONNECTED\(3),
      O(2) => out_V_TDATA(8),
      O(1 downto 0) => \NLW_B_V_data_1_payload_A_reg[8]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \B_V_data_1_payload_A[8]_i_4_n_3\,
      S(0) => \B_V_data_1_payload_A[8]_i_5_n_3\
    );
\B_V_data_1_payload_A_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[8]_i_2_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[8]_i_2_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[8]_i_2_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[8]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[8]_i_6_n_3\,
      DI(2) => \B_V_data_1_payload_A[8]_i_7_n_3\,
      DI(1) => \B_V_data_1_payload_A[8]_i_8_n_3\,
      DI(0) => \B_V_data_1_payload_A[8]_i_9_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[8]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[8]_i_10_n_3\,
      S(2) => \B_V_data_1_payload_A[8]_i_11_n_3\,
      S(1) => \B_V_data_1_payload_A[8]_i_12_n_3\,
      S(0) => \B_V_data_1_payload_A[8]_i_13_n_3\
    );
\B_V_data_1_payload_A_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[9]_i_2_n_3\,
      CO(3 downto 2) => \NLW_B_V_data_1_payload_A_reg[9]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln1039_9_fu_19669_p2,
      CO(0) => \B_V_data_1_payload_A_reg[9]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => accu_V_9_fu_1314(10),
      DI(0) => \B_V_data_1_payload_A[9]_i_3_n_3\,
      O(3) => \NLW_B_V_data_1_payload_A_reg[9]_i_1_O_UNCONNECTED\(3),
      O(2) => out_V_TDATA(9),
      O(1 downto 0) => \NLW_B_V_data_1_payload_A_reg[9]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \B_V_data_1_payload_A[9]_i_4_n_3\,
      S(0) => \B_V_data_1_payload_A[9]_i_5_n_3\
    );
\B_V_data_1_payload_A_reg[9]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[9]_i_2_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[9]_i_2_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[9]_i_2_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[9]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[9]_i_6_n_3\,
      DI(2) => \B_V_data_1_payload_A[9]_i_7_n_3\,
      DI(1) => \B_V_data_1_payload_A[9]_i_8_n_3\,
      DI(0) => \B_V_data_1_payload_A[9]_i_9_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[9]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[9]_i_10_n_3\,
      S(2) => \B_V_data_1_payload_A[9]_i_11_n_3\,
      S(1) => \B_V_data_1_payload_A[9]_i_12_n_3\,
      S(0) => \B_V_data_1_payload_A[9]_i_13_n_3\
    );
B_V_data_1_sel_wr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFF20000000"
    )
        port map (
      I0 => ap_CS_iter2_fsm_state3,
      I1 => \^icmp_ln249_reg_20653_pp0_iter1_reg\,
      I2 => \^icmp_ln290_reg_21981_pp0_iter1_reg\,
      I3 => Q(2),
      I4 => out_V_TREADY_int_regslice,
      I5 => B_V_data_1_sel_wr,
      O => \ap_CS_iter2_fsm_reg[1]_0\
    );
\B_V_data_1_state[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => ap_CS_iter2_fsm_state3,
      I1 => \^icmp_ln249_reg_20653_pp0_iter1_reg\,
      I2 => \^icmp_ln290_reg_21981_pp0_iter1_reg\,
      I3 => Q(2),
      I4 => out_V_TREADY_int_regslice,
      O => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TVALID
    );
\accu_V_10_fu_1318[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_74_reg_22071(10),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_42_fu_16447_p3(10)
    );
\accu_V_10_fu_1318[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_74_reg_22071(9),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_42_fu_16447_p3(9)
    );
\accu_V_10_fu_1318[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_74_reg_22071(8),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_42_fu_16447_p3(8)
    );
\accu_V_10_fu_1318[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FFFFE8FFE8E800"
    )
        port map (
      I0 => add_ln840_168_reg_21126(0),
      I1 => add_ln840_164_reg_21116(0),
      I2 => add_ln840_172_reg_21136(0),
      I3 => add_ln840_172_reg_21136(1),
      I4 => add_ln840_164_reg_21116(1),
      I5 => add_ln840_168_reg_21126(1),
      O => \accu_V_10_fu_1318[3]_i_10_n_3\
    );
\accu_V_10_fu_1318[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln840_170_reg_21131(0),
      I1 => xor_ln1019_347_reg_21101,
      I2 => add_ln840_167_reg_21121(0),
      I3 => add_ln840_170_reg_21131(1),
      I4 => add_ln840_167_reg_21121(1),
      O => \accu_V_10_fu_1318[3]_i_11_n_3\
    );
\accu_V_10_fu_1318[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln840_172_reg_21136(0),
      I1 => add_ln840_164_reg_21116(0),
      I2 => add_ln840_168_reg_21126(0),
      I3 => add_ln840_164_reg_21116(1),
      I4 => add_ln840_168_reg_21126(1),
      I5 => add_ln840_172_reg_21136(1),
      O => \accu_V_10_fu_1318[3]_i_12_n_3\
    );
\accu_V_10_fu_1318[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_172_reg_21136(0),
      I1 => add_ln840_168_reg_21126(0),
      I2 => add_ln840_164_reg_21116(0),
      O => \accu_V_10_fu_1318[3]_i_13_n_3\
    );
\accu_V_10_fu_1318[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_170_reg_21131(0),
      I1 => add_ln840_167_reg_21121(0),
      I2 => xor_ln1019_347_reg_21101,
      O => \accu_V_10_fu_1318[3]_i_14_n_3\
    );
\accu_V_10_fu_1318[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_10_fu_1318[3]_i_9_n_3\,
      I1 => \accu_V_10_fu_1318_reg[7]_i_4_n_8\,
      I2 => \accu_V_10_fu_1318[3]_i_10_n_3\,
      O => \accu_V_10_fu_1318[3]_i_2_n_3\
    );
\accu_V_10_fu_1318[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_10_fu_1318[3]_i_11_n_3\,
      I1 => \accu_V_10_fu_1318_reg[7]_i_4_n_9\,
      I2 => \accu_V_10_fu_1318[3]_i_12_n_3\,
      O => \accu_V_10_fu_1318[3]_i_3_n_3\
    );
\accu_V_10_fu_1318[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => xor_ln1019_347_reg_21101,
      I1 => add_ln840_167_reg_21121(0),
      I2 => add_ln840_170_reg_21131(0),
      I3 => \accu_V_10_fu_1318_reg[7]_i_4_n_10\,
      I4 => \accu_V_10_fu_1318[3]_i_13_n_3\,
      O => \accu_V_10_fu_1318[3]_i_4_n_3\
    );
\accu_V_10_fu_1318[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \accu_V_10_fu_1318[3]_i_10_n_3\,
      I1 => \accu_V_10_fu_1318_reg[7]_i_4_n_8\,
      I2 => \accu_V_10_fu_1318[3]_i_9_n_3\,
      I3 => \accu_V_10_fu_1318_reg[7]_i_4_n_7\,
      I4 => \accu_V_10_fu_1318[7]_i_9_n_3\,
      O => \accu_V_10_fu_1318[3]_i_5_n_3\
    );
\accu_V_10_fu_1318[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_10_fu_1318[3]_i_3_n_3\,
      I1 => \accu_V_10_fu_1318_reg[7]_i_4_n_8\,
      I2 => \accu_V_10_fu_1318[3]_i_9_n_3\,
      I3 => \accu_V_10_fu_1318[3]_i_10_n_3\,
      O => \accu_V_10_fu_1318[3]_i_6_n_3\
    );
\accu_V_10_fu_1318[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_10_fu_1318[3]_i_11_n_3\,
      I1 => \accu_V_10_fu_1318_reg[7]_i_4_n_9\,
      I2 => \accu_V_10_fu_1318[3]_i_12_n_3\,
      I3 => \accu_V_10_fu_1318[3]_i_4_n_3\,
      O => \accu_V_10_fu_1318[3]_i_7_n_3\
    );
\accu_V_10_fu_1318[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln840_164_reg_21116(0),
      I1 => add_ln840_168_reg_21126(0),
      I2 => add_ln840_172_reg_21136(0),
      I3 => \accu_V_10_fu_1318[3]_i_14_n_3\,
      I4 => \accu_V_10_fu_1318_reg[7]_i_4_n_10\,
      O => \accu_V_10_fu_1318[3]_i_8_n_3\
    );
\accu_V_10_fu_1318[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => add_ln840_170_reg_21131(1),
      I1 => add_ln840_167_reg_21121(1),
      I2 => add_ln840_170_reg_21131(0),
      I3 => xor_ln1019_347_reg_21101,
      I4 => add_ln840_167_reg_21121(0),
      O => \accu_V_10_fu_1318[3]_i_9_n_3\
    );
\accu_V_10_fu_1318[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      I1 => accu_V_74_reg_22071(1),
      I2 => add_ln840_163_reg_21111(1),
      I3 => add_ln840_161_reg_21106(1),
      O => \accu_V_10_fu_1318[7]_i_10_n_3\
    );
\accu_V_10_fu_1318[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      I1 => accu_V_74_reg_22071(0),
      I2 => add_ln840_163_reg_21111(0),
      I3 => add_ln840_161_reg_21106(0),
      O => \accu_V_10_fu_1318[7]_i_11_n_3\
    );
\accu_V_10_fu_1318[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_74_reg_22071(3),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_42_fu_16447_p3(3)
    );
\accu_V_10_fu_1318[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => add_ln840_161_reg_21106(1),
      I1 => add_ln840_163_reg_21111(1),
      I2 => accu_V_74_reg_22071(1),
      I3 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      I4 => accu_V_74_reg_22071(2),
      O => \accu_V_10_fu_1318[7]_i_13_n_3\
    );
\accu_V_10_fu_1318[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \accu_V_10_fu_1318[7]_i_11_n_3\,
      I1 => add_ln840_163_reg_21111(1),
      I2 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      I3 => accu_V_74_reg_22071(1),
      I4 => add_ln840_161_reg_21106(1),
      O => \accu_V_10_fu_1318[7]_i_14_n_3\
    );
\accu_V_10_fu_1318[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      I1 => accu_V_74_reg_22071(0),
      I2 => add_ln840_163_reg_21111(0),
      I3 => add_ln840_161_reg_21106(0),
      O => \accu_V_10_fu_1318[7]_i_15_n_3\
    );
\accu_V_10_fu_1318[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \accu_V_10_fu_1318[7]_i_9_n_3\,
      I1 => \accu_V_10_fu_1318_reg[7]_i_4_n_7\,
      I2 => \accu_V_10_fu_1318_reg[7]_i_2_n_10\,
      O => \accu_V_10_fu_1318[7]_i_3_n_3\
    );
\accu_V_10_fu_1318[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_74_reg_22071(7),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_42_fu_16447_p3(7)
    );
\accu_V_10_fu_1318[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_74_reg_22071(6),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_42_fu_16447_p3(6)
    );
\accu_V_10_fu_1318[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_74_reg_22071(5),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_42_fu_16447_p3(5)
    );
\accu_V_10_fu_1318[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_74_reg_22071(4),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_42_fu_16447_p3(4)
    );
\accu_V_10_fu_1318[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E800000000000000"
    )
        port map (
      I0 => add_ln840_168_reg_21126(0),
      I1 => add_ln840_164_reg_21116(0),
      I2 => add_ln840_172_reg_21136(0),
      I3 => add_ln840_172_reg_21136(1),
      I4 => add_ln840_168_reg_21126(1),
      I5 => add_ln840_164_reg_21116(1),
      O => \accu_V_10_fu_1318[7]_i_9_n_3\
    );
\accu_V_10_fu_1318_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_74_fu_17486_p2(0),
      Q => accu_V_74_reg_22071(0),
      R => '0'
    );
\accu_V_10_fu_1318_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_74_fu_17486_p2(10),
      Q => accu_V_74_reg_22071(10),
      R => '0'
    );
\accu_V_10_fu_1318_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_10_fu_1318_reg[7]_i_1_n_3\,
      CO(3 downto 2) => \NLW_accu_V_10_fu_1318_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_10_fu_1318_reg[10]_i_1_n_5\,
      CO(0) => \accu_V_10_fu_1318_reg[10]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accu_V_10_fu_1318_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => accu_V_74_fu_17486_p2(10 downto 8),
      S(3) => '0',
      S(2) => \accu_V_10_fu_1318_reg[10]_i_2_n_8\,
      S(1) => \accu_V_10_fu_1318_reg[10]_i_2_n_9\,
      S(0) => \accu_V_10_fu_1318_reg[10]_i_2_n_10\
    );
\accu_V_10_fu_1318_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_10_fu_1318_reg[7]_i_2_n_3\,
      CO(3 downto 2) => \NLW_accu_V_10_fu_1318_reg[10]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_10_fu_1318_reg[10]_i_2_n_5\,
      CO(0) => \accu_V_10_fu_1318_reg[10]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accu_V_10_fu_1318_reg[10]_i_2_O_UNCONNECTED\(3),
      O(2) => \accu_V_10_fu_1318_reg[10]_i_2_n_8\,
      O(1) => \accu_V_10_fu_1318_reg[10]_i_2_n_9\,
      O(0) => \accu_V_10_fu_1318_reg[10]_i_2_n_10\,
      S(3) => '0',
      S(2 downto 0) => accu_V_42_fu_16447_p3(10 downto 8)
    );
\accu_V_10_fu_1318_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_74_fu_17486_p2(1),
      Q => accu_V_74_reg_22071(1),
      R => '0'
    );
\accu_V_10_fu_1318_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_74_fu_17486_p2(2),
      Q => accu_V_74_reg_22071(2),
      R => '0'
    );
\accu_V_10_fu_1318_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_74_fu_17486_p2(3),
      Q => accu_V_74_reg_22071(3),
      R => '0'
    );
\accu_V_10_fu_1318_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_10_fu_1318_reg[3]_i_1_n_3\,
      CO(2) => \accu_V_10_fu_1318_reg[3]_i_1_n_4\,
      CO(1) => \accu_V_10_fu_1318_reg[3]_i_1_n_5\,
      CO(0) => \accu_V_10_fu_1318_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_10_fu_1318[3]_i_2_n_3\,
      DI(2) => \accu_V_10_fu_1318[3]_i_3_n_3\,
      DI(1) => \accu_V_10_fu_1318[3]_i_4_n_3\,
      DI(0) => '0',
      O(3 downto 0) => accu_V_74_fu_17486_p2(3 downto 0),
      S(3) => \accu_V_10_fu_1318[3]_i_5_n_3\,
      S(2) => \accu_V_10_fu_1318[3]_i_6_n_3\,
      S(1) => \accu_V_10_fu_1318[3]_i_7_n_3\,
      S(0) => \accu_V_10_fu_1318[3]_i_8_n_3\
    );
\accu_V_10_fu_1318_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_74_fu_17486_p2(4),
      Q => accu_V_74_reg_22071(4),
      R => '0'
    );
\accu_V_10_fu_1318_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_74_fu_17486_p2(5),
      Q => accu_V_74_reg_22071(5),
      R => '0'
    );
\accu_V_10_fu_1318_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_74_fu_17486_p2(6),
      Q => accu_V_74_reg_22071(6),
      R => '0'
    );
\accu_V_10_fu_1318_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_74_fu_17486_p2(7),
      Q => accu_V_74_reg_22071(7),
      R => '0'
    );
\accu_V_10_fu_1318_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_10_fu_1318_reg[3]_i_1_n_3\,
      CO(3) => \accu_V_10_fu_1318_reg[7]_i_1_n_3\,
      CO(2) => \accu_V_10_fu_1318_reg[7]_i_1_n_4\,
      CO(1) => \accu_V_10_fu_1318_reg[7]_i_1_n_5\,
      CO(0) => \accu_V_10_fu_1318_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \accu_V_10_fu_1318_reg[7]_i_2_n_10\,
      O(3 downto 0) => accu_V_74_fu_17486_p2(7 downto 4),
      S(3) => \accu_V_10_fu_1318_reg[7]_i_2_n_7\,
      S(2) => \accu_V_10_fu_1318_reg[7]_i_2_n_8\,
      S(1) => \accu_V_10_fu_1318_reg[7]_i_2_n_9\,
      S(0) => \accu_V_10_fu_1318[7]_i_3_n_3\
    );
\accu_V_10_fu_1318_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_10_fu_1318_reg[7]_i_4_n_3\,
      CO(3) => \accu_V_10_fu_1318_reg[7]_i_2_n_3\,
      CO(2) => \accu_V_10_fu_1318_reg[7]_i_2_n_4\,
      CO(1) => \accu_V_10_fu_1318_reg[7]_i_2_n_5\,
      CO(0) => \accu_V_10_fu_1318_reg[7]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \accu_V_10_fu_1318_reg[7]_i_2_n_7\,
      O(2) => \accu_V_10_fu_1318_reg[7]_i_2_n_8\,
      O(1) => \accu_V_10_fu_1318_reg[7]_i_2_n_9\,
      O(0) => \accu_V_10_fu_1318_reg[7]_i_2_n_10\,
      S(3 downto 0) => accu_V_42_fu_16447_p3(7 downto 4)
    );
\accu_V_10_fu_1318_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_10_fu_1318_reg[7]_i_4_n_3\,
      CO(2) => \accu_V_10_fu_1318_reg[7]_i_4_n_4\,
      CO(1) => \accu_V_10_fu_1318_reg[7]_i_4_n_5\,
      CO(0) => \accu_V_10_fu_1318_reg[7]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \accu_V_10_fu_1318[7]_i_10_n_3\,
      DI(1) => \accu_V_10_fu_1318[7]_i_11_n_3\,
      DI(0) => '0',
      O(3) => \accu_V_10_fu_1318_reg[7]_i_4_n_7\,
      O(2) => \accu_V_10_fu_1318_reg[7]_i_4_n_8\,
      O(1) => \accu_V_10_fu_1318_reg[7]_i_4_n_9\,
      O(0) => \accu_V_10_fu_1318_reg[7]_i_4_n_10\,
      S(3) => accu_V_42_fu_16447_p3(3),
      S(2) => \accu_V_10_fu_1318[7]_i_13_n_3\,
      S(1) => \accu_V_10_fu_1318[7]_i_14_n_3\,
      S(0) => \accu_V_10_fu_1318[7]_i_15_n_3\
    );
\accu_V_10_fu_1318_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_74_fu_17486_p2(8),
      Q => accu_V_74_reg_22071(8),
      R => '0'
    );
\accu_V_10_fu_1318_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_74_fu_17486_p2(9),
      Q => accu_V_74_reg_22071(9),
      R => '0'
    );
\accu_V_11_fu_1322[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_75_reg_22076(10),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_43_fu_16440_p3(10)
    );
\accu_V_11_fu_1322[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_75_reg_22076(9),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_43_fu_16440_p3(9)
    );
\accu_V_11_fu_1322[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_75_reg_22076(8),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_43_fu_16440_p3(8)
    );
\accu_V_11_fu_1322[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FFFFE8FFE8E800"
    )
        port map (
      I0 => add_ln840_184_reg_21166(0),
      I1 => add_ln840_180_reg_21156(0),
      I2 => add_ln840_188_reg_21176(0),
      I3 => add_ln840_188_reg_21176(1),
      I4 => add_ln840_180_reg_21156(1),
      I5 => add_ln840_184_reg_21166(1),
      O => \accu_V_11_fu_1322[3]_i_10_n_3\
    );
\accu_V_11_fu_1322[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln840_186_reg_21171(0),
      I1 => xor_ln1019_379_reg_21141,
      I2 => add_ln840_183_reg_21161(0),
      I3 => add_ln840_186_reg_21171(1),
      I4 => add_ln840_183_reg_21161(1),
      O => \accu_V_11_fu_1322[3]_i_11_n_3\
    );
\accu_V_11_fu_1322[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln840_188_reg_21176(0),
      I1 => add_ln840_180_reg_21156(0),
      I2 => add_ln840_184_reg_21166(0),
      I3 => add_ln840_180_reg_21156(1),
      I4 => add_ln840_184_reg_21166(1),
      I5 => add_ln840_188_reg_21176(1),
      O => \accu_V_11_fu_1322[3]_i_12_n_3\
    );
\accu_V_11_fu_1322[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_188_reg_21176(0),
      I1 => add_ln840_184_reg_21166(0),
      I2 => add_ln840_180_reg_21156(0),
      O => \accu_V_11_fu_1322[3]_i_13_n_3\
    );
\accu_V_11_fu_1322[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_186_reg_21171(0),
      I1 => add_ln840_183_reg_21161(0),
      I2 => xor_ln1019_379_reg_21141,
      O => \accu_V_11_fu_1322[3]_i_14_n_3\
    );
\accu_V_11_fu_1322[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_11_fu_1322[3]_i_9_n_3\,
      I1 => \accu_V_11_fu_1322_reg[7]_i_4_n_8\,
      I2 => \accu_V_11_fu_1322[3]_i_10_n_3\,
      O => \accu_V_11_fu_1322[3]_i_2_n_3\
    );
\accu_V_11_fu_1322[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_11_fu_1322[3]_i_11_n_3\,
      I1 => \accu_V_11_fu_1322_reg[7]_i_4_n_9\,
      I2 => \accu_V_11_fu_1322[3]_i_12_n_3\,
      O => \accu_V_11_fu_1322[3]_i_3_n_3\
    );
\accu_V_11_fu_1322[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => xor_ln1019_379_reg_21141,
      I1 => add_ln840_183_reg_21161(0),
      I2 => add_ln840_186_reg_21171(0),
      I3 => \accu_V_11_fu_1322_reg[7]_i_4_n_10\,
      I4 => \accu_V_11_fu_1322[3]_i_13_n_3\,
      O => \accu_V_11_fu_1322[3]_i_4_n_3\
    );
\accu_V_11_fu_1322[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \accu_V_11_fu_1322[3]_i_10_n_3\,
      I1 => \accu_V_11_fu_1322_reg[7]_i_4_n_8\,
      I2 => \accu_V_11_fu_1322[3]_i_9_n_3\,
      I3 => \accu_V_11_fu_1322_reg[7]_i_4_n_7\,
      I4 => \accu_V_11_fu_1322[7]_i_9_n_3\,
      O => \accu_V_11_fu_1322[3]_i_5_n_3\
    );
\accu_V_11_fu_1322[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_11_fu_1322[3]_i_3_n_3\,
      I1 => \accu_V_11_fu_1322_reg[7]_i_4_n_8\,
      I2 => \accu_V_11_fu_1322[3]_i_9_n_3\,
      I3 => \accu_V_11_fu_1322[3]_i_10_n_3\,
      O => \accu_V_11_fu_1322[3]_i_6_n_3\
    );
\accu_V_11_fu_1322[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_11_fu_1322[3]_i_11_n_3\,
      I1 => \accu_V_11_fu_1322_reg[7]_i_4_n_9\,
      I2 => \accu_V_11_fu_1322[3]_i_12_n_3\,
      I3 => \accu_V_11_fu_1322[3]_i_4_n_3\,
      O => \accu_V_11_fu_1322[3]_i_7_n_3\
    );
\accu_V_11_fu_1322[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln840_180_reg_21156(0),
      I1 => add_ln840_184_reg_21166(0),
      I2 => add_ln840_188_reg_21176(0),
      I3 => \accu_V_11_fu_1322[3]_i_14_n_3\,
      I4 => \accu_V_11_fu_1322_reg[7]_i_4_n_10\,
      O => \accu_V_11_fu_1322[3]_i_8_n_3\
    );
\accu_V_11_fu_1322[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => add_ln840_186_reg_21171(1),
      I1 => add_ln840_183_reg_21161(1),
      I2 => add_ln840_186_reg_21171(0),
      I3 => xor_ln1019_379_reg_21141,
      I4 => add_ln840_183_reg_21161(0),
      O => \accu_V_11_fu_1322[3]_i_9_n_3\
    );
\accu_V_11_fu_1322[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      I1 => accu_V_75_reg_22076(1),
      I2 => add_ln840_179_reg_21151(1),
      I3 => add_ln840_177_reg_21146(1),
      O => \accu_V_11_fu_1322[7]_i_10_n_3\
    );
\accu_V_11_fu_1322[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      I1 => accu_V_75_reg_22076(0),
      I2 => add_ln840_179_reg_21151(0),
      I3 => add_ln840_177_reg_21146(0),
      O => \accu_V_11_fu_1322[7]_i_11_n_3\
    );
\accu_V_11_fu_1322[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_75_reg_22076(3),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_43_fu_16440_p3(3)
    );
\accu_V_11_fu_1322[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => add_ln840_177_reg_21146(1),
      I1 => add_ln840_179_reg_21151(1),
      I2 => accu_V_75_reg_22076(1),
      I3 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      I4 => accu_V_75_reg_22076(2),
      O => \accu_V_11_fu_1322[7]_i_13_n_3\
    );
\accu_V_11_fu_1322[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \accu_V_11_fu_1322[7]_i_11_n_3\,
      I1 => add_ln840_179_reg_21151(1),
      I2 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      I3 => accu_V_75_reg_22076(1),
      I4 => add_ln840_177_reg_21146(1),
      O => \accu_V_11_fu_1322[7]_i_14_n_3\
    );
\accu_V_11_fu_1322[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      I1 => accu_V_75_reg_22076(0),
      I2 => add_ln840_179_reg_21151(0),
      I3 => add_ln840_177_reg_21146(0),
      O => \accu_V_11_fu_1322[7]_i_15_n_3\
    );
\accu_V_11_fu_1322[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \accu_V_11_fu_1322[7]_i_9_n_3\,
      I1 => \accu_V_11_fu_1322_reg[7]_i_4_n_7\,
      I2 => \accu_V_11_fu_1322_reg[7]_i_2_n_10\,
      O => \accu_V_11_fu_1322[7]_i_3_n_3\
    );
\accu_V_11_fu_1322[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_75_reg_22076(7),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_43_fu_16440_p3(7)
    );
\accu_V_11_fu_1322[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_75_reg_22076(6),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_43_fu_16440_p3(6)
    );
\accu_V_11_fu_1322[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_75_reg_22076(5),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_43_fu_16440_p3(5)
    );
\accu_V_11_fu_1322[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_75_reg_22076(4),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_43_fu_16440_p3(4)
    );
\accu_V_11_fu_1322[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E800000000000000"
    )
        port map (
      I0 => add_ln840_184_reg_21166(0),
      I1 => add_ln840_180_reg_21156(0),
      I2 => add_ln840_188_reg_21176(0),
      I3 => add_ln840_188_reg_21176(1),
      I4 => add_ln840_184_reg_21166(1),
      I5 => add_ln840_180_reg_21156(1),
      O => \accu_V_11_fu_1322[7]_i_9_n_3\
    );
\accu_V_11_fu_1322_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_75_fu_17574_p2(0),
      Q => accu_V_75_reg_22076(0),
      R => '0'
    );
\accu_V_11_fu_1322_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_75_fu_17574_p2(10),
      Q => accu_V_75_reg_22076(10),
      R => '0'
    );
\accu_V_11_fu_1322_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_11_fu_1322_reg[7]_i_1_n_3\,
      CO(3 downto 2) => \NLW_accu_V_11_fu_1322_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_11_fu_1322_reg[10]_i_1_n_5\,
      CO(0) => \accu_V_11_fu_1322_reg[10]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accu_V_11_fu_1322_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => accu_V_75_fu_17574_p2(10 downto 8),
      S(3) => '0',
      S(2) => \accu_V_11_fu_1322_reg[10]_i_2_n_8\,
      S(1) => \accu_V_11_fu_1322_reg[10]_i_2_n_9\,
      S(0) => \accu_V_11_fu_1322_reg[10]_i_2_n_10\
    );
\accu_V_11_fu_1322_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_11_fu_1322_reg[7]_i_2_n_3\,
      CO(3 downto 2) => \NLW_accu_V_11_fu_1322_reg[10]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_11_fu_1322_reg[10]_i_2_n_5\,
      CO(0) => \accu_V_11_fu_1322_reg[10]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accu_V_11_fu_1322_reg[10]_i_2_O_UNCONNECTED\(3),
      O(2) => \accu_V_11_fu_1322_reg[10]_i_2_n_8\,
      O(1) => \accu_V_11_fu_1322_reg[10]_i_2_n_9\,
      O(0) => \accu_V_11_fu_1322_reg[10]_i_2_n_10\,
      S(3) => '0',
      S(2 downto 0) => accu_V_43_fu_16440_p3(10 downto 8)
    );
\accu_V_11_fu_1322_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_75_fu_17574_p2(1),
      Q => accu_V_75_reg_22076(1),
      R => '0'
    );
\accu_V_11_fu_1322_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_75_fu_17574_p2(2),
      Q => accu_V_75_reg_22076(2),
      R => '0'
    );
\accu_V_11_fu_1322_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_75_fu_17574_p2(3),
      Q => accu_V_75_reg_22076(3),
      R => '0'
    );
\accu_V_11_fu_1322_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_11_fu_1322_reg[3]_i_1_n_3\,
      CO(2) => \accu_V_11_fu_1322_reg[3]_i_1_n_4\,
      CO(1) => \accu_V_11_fu_1322_reg[3]_i_1_n_5\,
      CO(0) => \accu_V_11_fu_1322_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_11_fu_1322[3]_i_2_n_3\,
      DI(2) => \accu_V_11_fu_1322[3]_i_3_n_3\,
      DI(1) => \accu_V_11_fu_1322[3]_i_4_n_3\,
      DI(0) => '0',
      O(3 downto 0) => accu_V_75_fu_17574_p2(3 downto 0),
      S(3) => \accu_V_11_fu_1322[3]_i_5_n_3\,
      S(2) => \accu_V_11_fu_1322[3]_i_6_n_3\,
      S(1) => \accu_V_11_fu_1322[3]_i_7_n_3\,
      S(0) => \accu_V_11_fu_1322[3]_i_8_n_3\
    );
\accu_V_11_fu_1322_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_75_fu_17574_p2(4),
      Q => accu_V_75_reg_22076(4),
      R => '0'
    );
\accu_V_11_fu_1322_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_75_fu_17574_p2(5),
      Q => accu_V_75_reg_22076(5),
      R => '0'
    );
\accu_V_11_fu_1322_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_75_fu_17574_p2(6),
      Q => accu_V_75_reg_22076(6),
      R => '0'
    );
\accu_V_11_fu_1322_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_75_fu_17574_p2(7),
      Q => accu_V_75_reg_22076(7),
      R => '0'
    );
\accu_V_11_fu_1322_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_11_fu_1322_reg[3]_i_1_n_3\,
      CO(3) => \accu_V_11_fu_1322_reg[7]_i_1_n_3\,
      CO(2) => \accu_V_11_fu_1322_reg[7]_i_1_n_4\,
      CO(1) => \accu_V_11_fu_1322_reg[7]_i_1_n_5\,
      CO(0) => \accu_V_11_fu_1322_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \accu_V_11_fu_1322_reg[7]_i_2_n_10\,
      O(3 downto 0) => accu_V_75_fu_17574_p2(7 downto 4),
      S(3) => \accu_V_11_fu_1322_reg[7]_i_2_n_7\,
      S(2) => \accu_V_11_fu_1322_reg[7]_i_2_n_8\,
      S(1) => \accu_V_11_fu_1322_reg[7]_i_2_n_9\,
      S(0) => \accu_V_11_fu_1322[7]_i_3_n_3\
    );
\accu_V_11_fu_1322_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_11_fu_1322_reg[7]_i_4_n_3\,
      CO(3) => \accu_V_11_fu_1322_reg[7]_i_2_n_3\,
      CO(2) => \accu_V_11_fu_1322_reg[7]_i_2_n_4\,
      CO(1) => \accu_V_11_fu_1322_reg[7]_i_2_n_5\,
      CO(0) => \accu_V_11_fu_1322_reg[7]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \accu_V_11_fu_1322_reg[7]_i_2_n_7\,
      O(2) => \accu_V_11_fu_1322_reg[7]_i_2_n_8\,
      O(1) => \accu_V_11_fu_1322_reg[7]_i_2_n_9\,
      O(0) => \accu_V_11_fu_1322_reg[7]_i_2_n_10\,
      S(3 downto 0) => accu_V_43_fu_16440_p3(7 downto 4)
    );
\accu_V_11_fu_1322_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_11_fu_1322_reg[7]_i_4_n_3\,
      CO(2) => \accu_V_11_fu_1322_reg[7]_i_4_n_4\,
      CO(1) => \accu_V_11_fu_1322_reg[7]_i_4_n_5\,
      CO(0) => \accu_V_11_fu_1322_reg[7]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \accu_V_11_fu_1322[7]_i_10_n_3\,
      DI(1) => \accu_V_11_fu_1322[7]_i_11_n_3\,
      DI(0) => '0',
      O(3) => \accu_V_11_fu_1322_reg[7]_i_4_n_7\,
      O(2) => \accu_V_11_fu_1322_reg[7]_i_4_n_8\,
      O(1) => \accu_V_11_fu_1322_reg[7]_i_4_n_9\,
      O(0) => \accu_V_11_fu_1322_reg[7]_i_4_n_10\,
      S(3) => accu_V_43_fu_16440_p3(3),
      S(2) => \accu_V_11_fu_1322[7]_i_13_n_3\,
      S(1) => \accu_V_11_fu_1322[7]_i_14_n_3\,
      S(0) => \accu_V_11_fu_1322[7]_i_15_n_3\
    );
\accu_V_11_fu_1322_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_75_fu_17574_p2(8),
      Q => accu_V_75_reg_22076(8),
      R => '0'
    );
\accu_V_11_fu_1322_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_75_fu_17574_p2(9),
      Q => accu_V_75_reg_22076(9),
      R => '0'
    );
\accu_V_12_fu_1326[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_76_reg_22081(10),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_44_fu_16433_p3(10)
    );
\accu_V_12_fu_1326[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_76_reg_22081(9),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_44_fu_16433_p3(9)
    );
\accu_V_12_fu_1326[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_76_reg_22081(8),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_44_fu_16433_p3(8)
    );
\accu_V_12_fu_1326[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FFFFE8FFE8E800"
    )
        port map (
      I0 => add_ln840_200_reg_21206(0),
      I1 => add_ln840_196_reg_21196(0),
      I2 => add_ln840_204_reg_21216(0),
      I3 => add_ln840_204_reg_21216(1),
      I4 => add_ln840_196_reg_21196(1),
      I5 => add_ln840_200_reg_21206(1),
      O => \accu_V_12_fu_1326[3]_i_10_n_3\
    );
\accu_V_12_fu_1326[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln840_202_reg_21211(0),
      I1 => xor_ln1019_411_reg_21181,
      I2 => add_ln840_199_reg_21201(0),
      I3 => add_ln840_202_reg_21211(1),
      I4 => add_ln840_199_reg_21201(1),
      O => \accu_V_12_fu_1326[3]_i_11_n_3\
    );
\accu_V_12_fu_1326[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln840_204_reg_21216(0),
      I1 => add_ln840_196_reg_21196(0),
      I2 => add_ln840_200_reg_21206(0),
      I3 => add_ln840_196_reg_21196(1),
      I4 => add_ln840_200_reg_21206(1),
      I5 => add_ln840_204_reg_21216(1),
      O => \accu_V_12_fu_1326[3]_i_12_n_3\
    );
\accu_V_12_fu_1326[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_204_reg_21216(0),
      I1 => add_ln840_200_reg_21206(0),
      I2 => add_ln840_196_reg_21196(0),
      O => \accu_V_12_fu_1326[3]_i_13_n_3\
    );
\accu_V_12_fu_1326[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_202_reg_21211(0),
      I1 => add_ln840_199_reg_21201(0),
      I2 => xor_ln1019_411_reg_21181,
      O => \accu_V_12_fu_1326[3]_i_14_n_3\
    );
\accu_V_12_fu_1326[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_12_fu_1326[3]_i_9_n_3\,
      I1 => \accu_V_12_fu_1326_reg[7]_i_4_n_8\,
      I2 => \accu_V_12_fu_1326[3]_i_10_n_3\,
      O => \accu_V_12_fu_1326[3]_i_2_n_3\
    );
\accu_V_12_fu_1326[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_12_fu_1326[3]_i_11_n_3\,
      I1 => \accu_V_12_fu_1326_reg[7]_i_4_n_9\,
      I2 => \accu_V_12_fu_1326[3]_i_12_n_3\,
      O => \accu_V_12_fu_1326[3]_i_3_n_3\
    );
\accu_V_12_fu_1326[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => xor_ln1019_411_reg_21181,
      I1 => add_ln840_199_reg_21201(0),
      I2 => add_ln840_202_reg_21211(0),
      I3 => \accu_V_12_fu_1326_reg[7]_i_4_n_10\,
      I4 => \accu_V_12_fu_1326[3]_i_13_n_3\,
      O => \accu_V_12_fu_1326[3]_i_4_n_3\
    );
\accu_V_12_fu_1326[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \accu_V_12_fu_1326[3]_i_10_n_3\,
      I1 => \accu_V_12_fu_1326_reg[7]_i_4_n_8\,
      I2 => \accu_V_12_fu_1326[3]_i_9_n_3\,
      I3 => \accu_V_12_fu_1326_reg[7]_i_4_n_7\,
      I4 => \accu_V_12_fu_1326[7]_i_9_n_3\,
      O => \accu_V_12_fu_1326[3]_i_5_n_3\
    );
\accu_V_12_fu_1326[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_12_fu_1326[3]_i_3_n_3\,
      I1 => \accu_V_12_fu_1326_reg[7]_i_4_n_8\,
      I2 => \accu_V_12_fu_1326[3]_i_9_n_3\,
      I3 => \accu_V_12_fu_1326[3]_i_10_n_3\,
      O => \accu_V_12_fu_1326[3]_i_6_n_3\
    );
\accu_V_12_fu_1326[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_12_fu_1326[3]_i_11_n_3\,
      I1 => \accu_V_12_fu_1326_reg[7]_i_4_n_9\,
      I2 => \accu_V_12_fu_1326[3]_i_12_n_3\,
      I3 => \accu_V_12_fu_1326[3]_i_4_n_3\,
      O => \accu_V_12_fu_1326[3]_i_7_n_3\
    );
\accu_V_12_fu_1326[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln840_196_reg_21196(0),
      I1 => add_ln840_200_reg_21206(0),
      I2 => add_ln840_204_reg_21216(0),
      I3 => \accu_V_12_fu_1326[3]_i_14_n_3\,
      I4 => \accu_V_12_fu_1326_reg[7]_i_4_n_10\,
      O => \accu_V_12_fu_1326[3]_i_8_n_3\
    );
\accu_V_12_fu_1326[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => add_ln840_202_reg_21211(1),
      I1 => add_ln840_199_reg_21201(1),
      I2 => add_ln840_202_reg_21211(0),
      I3 => xor_ln1019_411_reg_21181,
      I4 => add_ln840_199_reg_21201(0),
      O => \accu_V_12_fu_1326[3]_i_9_n_3\
    );
\accu_V_12_fu_1326[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      I1 => accu_V_76_reg_22081(1),
      I2 => add_ln840_195_reg_21191(1),
      I3 => add_ln840_193_reg_21186(1),
      O => \accu_V_12_fu_1326[7]_i_10_n_3\
    );
\accu_V_12_fu_1326[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      I1 => accu_V_76_reg_22081(0),
      I2 => add_ln840_195_reg_21191(0),
      I3 => add_ln840_193_reg_21186(0),
      O => \accu_V_12_fu_1326[7]_i_11_n_3\
    );
\accu_V_12_fu_1326[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_76_reg_22081(3),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_44_fu_16433_p3(3)
    );
\accu_V_12_fu_1326[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => add_ln840_193_reg_21186(1),
      I1 => add_ln840_195_reg_21191(1),
      I2 => accu_V_76_reg_22081(1),
      I3 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      I4 => accu_V_76_reg_22081(2),
      O => \accu_V_12_fu_1326[7]_i_13_n_3\
    );
\accu_V_12_fu_1326[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \accu_V_12_fu_1326[7]_i_11_n_3\,
      I1 => add_ln840_195_reg_21191(1),
      I2 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      I3 => accu_V_76_reg_22081(1),
      I4 => add_ln840_193_reg_21186(1),
      O => \accu_V_12_fu_1326[7]_i_14_n_3\
    );
\accu_V_12_fu_1326[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      I1 => accu_V_76_reg_22081(0),
      I2 => add_ln840_195_reg_21191(0),
      I3 => add_ln840_193_reg_21186(0),
      O => \accu_V_12_fu_1326[7]_i_15_n_3\
    );
\accu_V_12_fu_1326[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \accu_V_12_fu_1326[7]_i_9_n_3\,
      I1 => \accu_V_12_fu_1326_reg[7]_i_4_n_7\,
      I2 => \accu_V_12_fu_1326_reg[7]_i_2_n_10\,
      O => \accu_V_12_fu_1326[7]_i_3_n_3\
    );
\accu_V_12_fu_1326[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_76_reg_22081(7),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_44_fu_16433_p3(7)
    );
\accu_V_12_fu_1326[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_76_reg_22081(6),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_44_fu_16433_p3(6)
    );
\accu_V_12_fu_1326[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_76_reg_22081(5),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_44_fu_16433_p3(5)
    );
\accu_V_12_fu_1326[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_76_reg_22081(4),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_44_fu_16433_p3(4)
    );
\accu_V_12_fu_1326[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E800000000000000"
    )
        port map (
      I0 => add_ln840_200_reg_21206(0),
      I1 => add_ln840_196_reg_21196(0),
      I2 => add_ln840_204_reg_21216(0),
      I3 => add_ln840_204_reg_21216(1),
      I4 => add_ln840_200_reg_21206(1),
      I5 => add_ln840_196_reg_21196(1),
      O => \accu_V_12_fu_1326[7]_i_9_n_3\
    );
\accu_V_12_fu_1326_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_76_fu_17662_p2(0),
      Q => accu_V_76_reg_22081(0),
      R => '0'
    );
\accu_V_12_fu_1326_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_76_fu_17662_p2(10),
      Q => accu_V_76_reg_22081(10),
      R => '0'
    );
\accu_V_12_fu_1326_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_12_fu_1326_reg[7]_i_1_n_3\,
      CO(3 downto 2) => \NLW_accu_V_12_fu_1326_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_12_fu_1326_reg[10]_i_1_n_5\,
      CO(0) => \accu_V_12_fu_1326_reg[10]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accu_V_12_fu_1326_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => accu_V_76_fu_17662_p2(10 downto 8),
      S(3) => '0',
      S(2) => \accu_V_12_fu_1326_reg[10]_i_2_n_8\,
      S(1) => \accu_V_12_fu_1326_reg[10]_i_2_n_9\,
      S(0) => \accu_V_12_fu_1326_reg[10]_i_2_n_10\
    );
\accu_V_12_fu_1326_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_12_fu_1326_reg[7]_i_2_n_3\,
      CO(3 downto 2) => \NLW_accu_V_12_fu_1326_reg[10]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_12_fu_1326_reg[10]_i_2_n_5\,
      CO(0) => \accu_V_12_fu_1326_reg[10]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accu_V_12_fu_1326_reg[10]_i_2_O_UNCONNECTED\(3),
      O(2) => \accu_V_12_fu_1326_reg[10]_i_2_n_8\,
      O(1) => \accu_V_12_fu_1326_reg[10]_i_2_n_9\,
      O(0) => \accu_V_12_fu_1326_reg[10]_i_2_n_10\,
      S(3) => '0',
      S(2 downto 0) => accu_V_44_fu_16433_p3(10 downto 8)
    );
\accu_V_12_fu_1326_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_76_fu_17662_p2(1),
      Q => accu_V_76_reg_22081(1),
      R => '0'
    );
\accu_V_12_fu_1326_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_76_fu_17662_p2(2),
      Q => accu_V_76_reg_22081(2),
      R => '0'
    );
\accu_V_12_fu_1326_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_76_fu_17662_p2(3),
      Q => accu_V_76_reg_22081(3),
      R => '0'
    );
\accu_V_12_fu_1326_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_12_fu_1326_reg[3]_i_1_n_3\,
      CO(2) => \accu_V_12_fu_1326_reg[3]_i_1_n_4\,
      CO(1) => \accu_V_12_fu_1326_reg[3]_i_1_n_5\,
      CO(0) => \accu_V_12_fu_1326_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_12_fu_1326[3]_i_2_n_3\,
      DI(2) => \accu_V_12_fu_1326[3]_i_3_n_3\,
      DI(1) => \accu_V_12_fu_1326[3]_i_4_n_3\,
      DI(0) => '0',
      O(3 downto 0) => accu_V_76_fu_17662_p2(3 downto 0),
      S(3) => \accu_V_12_fu_1326[3]_i_5_n_3\,
      S(2) => \accu_V_12_fu_1326[3]_i_6_n_3\,
      S(1) => \accu_V_12_fu_1326[3]_i_7_n_3\,
      S(0) => \accu_V_12_fu_1326[3]_i_8_n_3\
    );
\accu_V_12_fu_1326_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_76_fu_17662_p2(4),
      Q => accu_V_76_reg_22081(4),
      R => '0'
    );
\accu_V_12_fu_1326_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_76_fu_17662_p2(5),
      Q => accu_V_76_reg_22081(5),
      R => '0'
    );
\accu_V_12_fu_1326_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_76_fu_17662_p2(6),
      Q => accu_V_76_reg_22081(6),
      R => '0'
    );
\accu_V_12_fu_1326_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_76_fu_17662_p2(7),
      Q => accu_V_76_reg_22081(7),
      R => '0'
    );
\accu_V_12_fu_1326_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_12_fu_1326_reg[3]_i_1_n_3\,
      CO(3) => \accu_V_12_fu_1326_reg[7]_i_1_n_3\,
      CO(2) => \accu_V_12_fu_1326_reg[7]_i_1_n_4\,
      CO(1) => \accu_V_12_fu_1326_reg[7]_i_1_n_5\,
      CO(0) => \accu_V_12_fu_1326_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \accu_V_12_fu_1326_reg[7]_i_2_n_10\,
      O(3 downto 0) => accu_V_76_fu_17662_p2(7 downto 4),
      S(3) => \accu_V_12_fu_1326_reg[7]_i_2_n_7\,
      S(2) => \accu_V_12_fu_1326_reg[7]_i_2_n_8\,
      S(1) => \accu_V_12_fu_1326_reg[7]_i_2_n_9\,
      S(0) => \accu_V_12_fu_1326[7]_i_3_n_3\
    );
\accu_V_12_fu_1326_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_12_fu_1326_reg[7]_i_4_n_3\,
      CO(3) => \accu_V_12_fu_1326_reg[7]_i_2_n_3\,
      CO(2) => \accu_V_12_fu_1326_reg[7]_i_2_n_4\,
      CO(1) => \accu_V_12_fu_1326_reg[7]_i_2_n_5\,
      CO(0) => \accu_V_12_fu_1326_reg[7]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \accu_V_12_fu_1326_reg[7]_i_2_n_7\,
      O(2) => \accu_V_12_fu_1326_reg[7]_i_2_n_8\,
      O(1) => \accu_V_12_fu_1326_reg[7]_i_2_n_9\,
      O(0) => \accu_V_12_fu_1326_reg[7]_i_2_n_10\,
      S(3 downto 0) => accu_V_44_fu_16433_p3(7 downto 4)
    );
\accu_V_12_fu_1326_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_12_fu_1326_reg[7]_i_4_n_3\,
      CO(2) => \accu_V_12_fu_1326_reg[7]_i_4_n_4\,
      CO(1) => \accu_V_12_fu_1326_reg[7]_i_4_n_5\,
      CO(0) => \accu_V_12_fu_1326_reg[7]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \accu_V_12_fu_1326[7]_i_10_n_3\,
      DI(1) => \accu_V_12_fu_1326[7]_i_11_n_3\,
      DI(0) => '0',
      O(3) => \accu_V_12_fu_1326_reg[7]_i_4_n_7\,
      O(2) => \accu_V_12_fu_1326_reg[7]_i_4_n_8\,
      O(1) => \accu_V_12_fu_1326_reg[7]_i_4_n_9\,
      O(0) => \accu_V_12_fu_1326_reg[7]_i_4_n_10\,
      S(3) => accu_V_44_fu_16433_p3(3),
      S(2) => \accu_V_12_fu_1326[7]_i_13_n_3\,
      S(1) => \accu_V_12_fu_1326[7]_i_14_n_3\,
      S(0) => \accu_V_12_fu_1326[7]_i_15_n_3\
    );
\accu_V_12_fu_1326_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_76_fu_17662_p2(8),
      Q => accu_V_76_reg_22081(8),
      R => '0'
    );
\accu_V_12_fu_1326_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_76_fu_17662_p2(9),
      Q => accu_V_76_reg_22081(9),
      R => '0'
    );
\accu_V_13_fu_1330[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_77_reg_22086(10),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_45_fu_16426_p3(10)
    );
\accu_V_13_fu_1330[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_77_reg_22086(9),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_45_fu_16426_p3(9)
    );
\accu_V_13_fu_1330[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_77_reg_22086(8),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_45_fu_16426_p3(8)
    );
\accu_V_13_fu_1330[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FFFFE8FFE8E800"
    )
        port map (
      I0 => add_ln840_216_reg_21246(0),
      I1 => add_ln840_212_reg_21236(0),
      I2 => add_ln840_220_reg_21256(0),
      I3 => add_ln840_220_reg_21256(1),
      I4 => add_ln840_212_reg_21236(1),
      I5 => add_ln840_216_reg_21246(1),
      O => \accu_V_13_fu_1330[3]_i_10_n_3\
    );
\accu_V_13_fu_1330[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln840_218_reg_21251(0),
      I1 => xor_ln1019_443_reg_21221,
      I2 => add_ln840_215_reg_21241(0),
      I3 => add_ln840_218_reg_21251(1),
      I4 => add_ln840_215_reg_21241(1),
      O => \accu_V_13_fu_1330[3]_i_11_n_3\
    );
\accu_V_13_fu_1330[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln840_220_reg_21256(0),
      I1 => add_ln840_212_reg_21236(0),
      I2 => add_ln840_216_reg_21246(0),
      I3 => add_ln840_212_reg_21236(1),
      I4 => add_ln840_216_reg_21246(1),
      I5 => add_ln840_220_reg_21256(1),
      O => \accu_V_13_fu_1330[3]_i_12_n_3\
    );
\accu_V_13_fu_1330[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_220_reg_21256(0),
      I1 => add_ln840_216_reg_21246(0),
      I2 => add_ln840_212_reg_21236(0),
      O => \accu_V_13_fu_1330[3]_i_13_n_3\
    );
\accu_V_13_fu_1330[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_218_reg_21251(0),
      I1 => add_ln840_215_reg_21241(0),
      I2 => xor_ln1019_443_reg_21221,
      O => \accu_V_13_fu_1330[3]_i_14_n_3\
    );
\accu_V_13_fu_1330[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_13_fu_1330[3]_i_9_n_3\,
      I1 => \accu_V_13_fu_1330_reg[7]_i_4_n_8\,
      I2 => \accu_V_13_fu_1330[3]_i_10_n_3\,
      O => \accu_V_13_fu_1330[3]_i_2_n_3\
    );
\accu_V_13_fu_1330[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_13_fu_1330[3]_i_11_n_3\,
      I1 => \accu_V_13_fu_1330_reg[7]_i_4_n_9\,
      I2 => \accu_V_13_fu_1330[3]_i_12_n_3\,
      O => \accu_V_13_fu_1330[3]_i_3_n_3\
    );
\accu_V_13_fu_1330[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => xor_ln1019_443_reg_21221,
      I1 => add_ln840_215_reg_21241(0),
      I2 => add_ln840_218_reg_21251(0),
      I3 => \accu_V_13_fu_1330_reg[7]_i_4_n_10\,
      I4 => \accu_V_13_fu_1330[3]_i_13_n_3\,
      O => \accu_V_13_fu_1330[3]_i_4_n_3\
    );
\accu_V_13_fu_1330[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \accu_V_13_fu_1330[3]_i_10_n_3\,
      I1 => \accu_V_13_fu_1330_reg[7]_i_4_n_8\,
      I2 => \accu_V_13_fu_1330[3]_i_9_n_3\,
      I3 => \accu_V_13_fu_1330_reg[7]_i_4_n_7\,
      I4 => \accu_V_13_fu_1330[7]_i_9_n_3\,
      O => \accu_V_13_fu_1330[3]_i_5_n_3\
    );
\accu_V_13_fu_1330[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_13_fu_1330[3]_i_3_n_3\,
      I1 => \accu_V_13_fu_1330_reg[7]_i_4_n_8\,
      I2 => \accu_V_13_fu_1330[3]_i_9_n_3\,
      I3 => \accu_V_13_fu_1330[3]_i_10_n_3\,
      O => \accu_V_13_fu_1330[3]_i_6_n_3\
    );
\accu_V_13_fu_1330[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_13_fu_1330[3]_i_11_n_3\,
      I1 => \accu_V_13_fu_1330_reg[7]_i_4_n_9\,
      I2 => \accu_V_13_fu_1330[3]_i_12_n_3\,
      I3 => \accu_V_13_fu_1330[3]_i_4_n_3\,
      O => \accu_V_13_fu_1330[3]_i_7_n_3\
    );
\accu_V_13_fu_1330[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln840_212_reg_21236(0),
      I1 => add_ln840_216_reg_21246(0),
      I2 => add_ln840_220_reg_21256(0),
      I3 => \accu_V_13_fu_1330[3]_i_14_n_3\,
      I4 => \accu_V_13_fu_1330_reg[7]_i_4_n_10\,
      O => \accu_V_13_fu_1330[3]_i_8_n_3\
    );
\accu_V_13_fu_1330[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => add_ln840_218_reg_21251(1),
      I1 => add_ln840_215_reg_21241(1),
      I2 => add_ln840_218_reg_21251(0),
      I3 => xor_ln1019_443_reg_21221,
      I4 => add_ln840_215_reg_21241(0),
      O => \accu_V_13_fu_1330[3]_i_9_n_3\
    );
\accu_V_13_fu_1330[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      I1 => accu_V_77_reg_22086(1),
      I2 => add_ln840_211_reg_21231(1),
      I3 => add_ln840_209_reg_21226(1),
      O => \accu_V_13_fu_1330[7]_i_10_n_3\
    );
\accu_V_13_fu_1330[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      I1 => accu_V_77_reg_22086(0),
      I2 => add_ln840_211_reg_21231(0),
      I3 => add_ln840_209_reg_21226(0),
      O => \accu_V_13_fu_1330[7]_i_11_n_3\
    );
\accu_V_13_fu_1330[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_77_reg_22086(3),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_45_fu_16426_p3(3)
    );
\accu_V_13_fu_1330[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => add_ln840_209_reg_21226(1),
      I1 => add_ln840_211_reg_21231(1),
      I2 => accu_V_77_reg_22086(1),
      I3 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      I4 => accu_V_77_reg_22086(2),
      O => \accu_V_13_fu_1330[7]_i_13_n_3\
    );
\accu_V_13_fu_1330[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \accu_V_13_fu_1330[7]_i_11_n_3\,
      I1 => add_ln840_211_reg_21231(1),
      I2 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      I3 => accu_V_77_reg_22086(1),
      I4 => add_ln840_209_reg_21226(1),
      O => \accu_V_13_fu_1330[7]_i_14_n_3\
    );
\accu_V_13_fu_1330[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      I1 => accu_V_77_reg_22086(0),
      I2 => add_ln840_211_reg_21231(0),
      I3 => add_ln840_209_reg_21226(0),
      O => \accu_V_13_fu_1330[7]_i_15_n_3\
    );
\accu_V_13_fu_1330[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \accu_V_13_fu_1330[7]_i_9_n_3\,
      I1 => \accu_V_13_fu_1330_reg[7]_i_4_n_7\,
      I2 => \accu_V_13_fu_1330_reg[7]_i_2_n_10\,
      O => \accu_V_13_fu_1330[7]_i_3_n_3\
    );
\accu_V_13_fu_1330[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_77_reg_22086(7),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_45_fu_16426_p3(7)
    );
\accu_V_13_fu_1330[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_77_reg_22086(6),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_45_fu_16426_p3(6)
    );
\accu_V_13_fu_1330[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_77_reg_22086(5),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_45_fu_16426_p3(5)
    );
\accu_V_13_fu_1330[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_77_reg_22086(4),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_45_fu_16426_p3(4)
    );
\accu_V_13_fu_1330[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E800000000000000"
    )
        port map (
      I0 => add_ln840_216_reg_21246(0),
      I1 => add_ln840_212_reg_21236(0),
      I2 => add_ln840_220_reg_21256(0),
      I3 => add_ln840_220_reg_21256(1),
      I4 => add_ln840_216_reg_21246(1),
      I5 => add_ln840_212_reg_21236(1),
      O => \accu_V_13_fu_1330[7]_i_9_n_3\
    );
\accu_V_13_fu_1330_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_77_fu_17750_p2(0),
      Q => accu_V_77_reg_22086(0),
      R => '0'
    );
\accu_V_13_fu_1330_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_77_fu_17750_p2(10),
      Q => accu_V_77_reg_22086(10),
      R => '0'
    );
\accu_V_13_fu_1330_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_13_fu_1330_reg[7]_i_1_n_3\,
      CO(3 downto 2) => \NLW_accu_V_13_fu_1330_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_13_fu_1330_reg[10]_i_1_n_5\,
      CO(0) => \accu_V_13_fu_1330_reg[10]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accu_V_13_fu_1330_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => accu_V_77_fu_17750_p2(10 downto 8),
      S(3) => '0',
      S(2) => \accu_V_13_fu_1330_reg[10]_i_2_n_8\,
      S(1) => \accu_V_13_fu_1330_reg[10]_i_2_n_9\,
      S(0) => \accu_V_13_fu_1330_reg[10]_i_2_n_10\
    );
\accu_V_13_fu_1330_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_13_fu_1330_reg[7]_i_2_n_3\,
      CO(3 downto 2) => \NLW_accu_V_13_fu_1330_reg[10]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_13_fu_1330_reg[10]_i_2_n_5\,
      CO(0) => \accu_V_13_fu_1330_reg[10]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accu_V_13_fu_1330_reg[10]_i_2_O_UNCONNECTED\(3),
      O(2) => \accu_V_13_fu_1330_reg[10]_i_2_n_8\,
      O(1) => \accu_V_13_fu_1330_reg[10]_i_2_n_9\,
      O(0) => \accu_V_13_fu_1330_reg[10]_i_2_n_10\,
      S(3) => '0',
      S(2 downto 0) => accu_V_45_fu_16426_p3(10 downto 8)
    );
\accu_V_13_fu_1330_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_77_fu_17750_p2(1),
      Q => accu_V_77_reg_22086(1),
      R => '0'
    );
\accu_V_13_fu_1330_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_77_fu_17750_p2(2),
      Q => accu_V_77_reg_22086(2),
      R => '0'
    );
\accu_V_13_fu_1330_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_77_fu_17750_p2(3),
      Q => accu_V_77_reg_22086(3),
      R => '0'
    );
\accu_V_13_fu_1330_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_13_fu_1330_reg[3]_i_1_n_3\,
      CO(2) => \accu_V_13_fu_1330_reg[3]_i_1_n_4\,
      CO(1) => \accu_V_13_fu_1330_reg[3]_i_1_n_5\,
      CO(0) => \accu_V_13_fu_1330_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_13_fu_1330[3]_i_2_n_3\,
      DI(2) => \accu_V_13_fu_1330[3]_i_3_n_3\,
      DI(1) => \accu_V_13_fu_1330[3]_i_4_n_3\,
      DI(0) => '0',
      O(3 downto 0) => accu_V_77_fu_17750_p2(3 downto 0),
      S(3) => \accu_V_13_fu_1330[3]_i_5_n_3\,
      S(2) => \accu_V_13_fu_1330[3]_i_6_n_3\,
      S(1) => \accu_V_13_fu_1330[3]_i_7_n_3\,
      S(0) => \accu_V_13_fu_1330[3]_i_8_n_3\
    );
\accu_V_13_fu_1330_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_77_fu_17750_p2(4),
      Q => accu_V_77_reg_22086(4),
      R => '0'
    );
\accu_V_13_fu_1330_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_77_fu_17750_p2(5),
      Q => accu_V_77_reg_22086(5),
      R => '0'
    );
\accu_V_13_fu_1330_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_77_fu_17750_p2(6),
      Q => accu_V_77_reg_22086(6),
      R => '0'
    );
\accu_V_13_fu_1330_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_77_fu_17750_p2(7),
      Q => accu_V_77_reg_22086(7),
      R => '0'
    );
\accu_V_13_fu_1330_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_13_fu_1330_reg[3]_i_1_n_3\,
      CO(3) => \accu_V_13_fu_1330_reg[7]_i_1_n_3\,
      CO(2) => \accu_V_13_fu_1330_reg[7]_i_1_n_4\,
      CO(1) => \accu_V_13_fu_1330_reg[7]_i_1_n_5\,
      CO(0) => \accu_V_13_fu_1330_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \accu_V_13_fu_1330_reg[7]_i_2_n_10\,
      O(3 downto 0) => accu_V_77_fu_17750_p2(7 downto 4),
      S(3) => \accu_V_13_fu_1330_reg[7]_i_2_n_7\,
      S(2) => \accu_V_13_fu_1330_reg[7]_i_2_n_8\,
      S(1) => \accu_V_13_fu_1330_reg[7]_i_2_n_9\,
      S(0) => \accu_V_13_fu_1330[7]_i_3_n_3\
    );
\accu_V_13_fu_1330_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_13_fu_1330_reg[7]_i_4_n_3\,
      CO(3) => \accu_V_13_fu_1330_reg[7]_i_2_n_3\,
      CO(2) => \accu_V_13_fu_1330_reg[7]_i_2_n_4\,
      CO(1) => \accu_V_13_fu_1330_reg[7]_i_2_n_5\,
      CO(0) => \accu_V_13_fu_1330_reg[7]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \accu_V_13_fu_1330_reg[7]_i_2_n_7\,
      O(2) => \accu_V_13_fu_1330_reg[7]_i_2_n_8\,
      O(1) => \accu_V_13_fu_1330_reg[7]_i_2_n_9\,
      O(0) => \accu_V_13_fu_1330_reg[7]_i_2_n_10\,
      S(3 downto 0) => accu_V_45_fu_16426_p3(7 downto 4)
    );
\accu_V_13_fu_1330_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_13_fu_1330_reg[7]_i_4_n_3\,
      CO(2) => \accu_V_13_fu_1330_reg[7]_i_4_n_4\,
      CO(1) => \accu_V_13_fu_1330_reg[7]_i_4_n_5\,
      CO(0) => \accu_V_13_fu_1330_reg[7]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \accu_V_13_fu_1330[7]_i_10_n_3\,
      DI(1) => \accu_V_13_fu_1330[7]_i_11_n_3\,
      DI(0) => '0',
      O(3) => \accu_V_13_fu_1330_reg[7]_i_4_n_7\,
      O(2) => \accu_V_13_fu_1330_reg[7]_i_4_n_8\,
      O(1) => \accu_V_13_fu_1330_reg[7]_i_4_n_9\,
      O(0) => \accu_V_13_fu_1330_reg[7]_i_4_n_10\,
      S(3) => accu_V_45_fu_16426_p3(3),
      S(2) => \accu_V_13_fu_1330[7]_i_13_n_3\,
      S(1) => \accu_V_13_fu_1330[7]_i_14_n_3\,
      S(0) => \accu_V_13_fu_1330[7]_i_15_n_3\
    );
\accu_V_13_fu_1330_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_77_fu_17750_p2(8),
      Q => accu_V_77_reg_22086(8),
      R => '0'
    );
\accu_V_13_fu_1330_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_77_fu_17750_p2(9),
      Q => accu_V_77_reg_22086(9),
      R => '0'
    );
\accu_V_14_fu_1334[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_78_reg_22091(10),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_46_fu_16419_p3(10)
    );
\accu_V_14_fu_1334[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_78_reg_22091(9),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_46_fu_16419_p3(9)
    );
\accu_V_14_fu_1334[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_78_reg_22091(8),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_46_fu_16419_p3(8)
    );
\accu_V_14_fu_1334[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FFFFE8FFE8E800"
    )
        port map (
      I0 => add_ln840_232_reg_21286(0),
      I1 => add_ln840_228_reg_21276(0),
      I2 => add_ln840_236_reg_21296(0),
      I3 => add_ln840_236_reg_21296(1),
      I4 => add_ln840_228_reg_21276(1),
      I5 => add_ln840_232_reg_21286(1),
      O => \accu_V_14_fu_1334[3]_i_10_n_3\
    );
\accu_V_14_fu_1334[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln840_234_reg_21291(0),
      I1 => xor_ln1019_475_reg_21261,
      I2 => add_ln840_231_reg_21281(0),
      I3 => add_ln840_234_reg_21291(1),
      I4 => add_ln840_231_reg_21281(1),
      O => \accu_V_14_fu_1334[3]_i_11_n_3\
    );
\accu_V_14_fu_1334[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln840_236_reg_21296(0),
      I1 => add_ln840_228_reg_21276(0),
      I2 => add_ln840_232_reg_21286(0),
      I3 => add_ln840_228_reg_21276(1),
      I4 => add_ln840_232_reg_21286(1),
      I5 => add_ln840_236_reg_21296(1),
      O => \accu_V_14_fu_1334[3]_i_12_n_3\
    );
\accu_V_14_fu_1334[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_236_reg_21296(0),
      I1 => add_ln840_232_reg_21286(0),
      I2 => add_ln840_228_reg_21276(0),
      O => \accu_V_14_fu_1334[3]_i_13_n_3\
    );
\accu_V_14_fu_1334[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_234_reg_21291(0),
      I1 => add_ln840_231_reg_21281(0),
      I2 => xor_ln1019_475_reg_21261,
      O => \accu_V_14_fu_1334[3]_i_14_n_3\
    );
\accu_V_14_fu_1334[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_14_fu_1334[3]_i_9_n_3\,
      I1 => \accu_V_14_fu_1334_reg[7]_i_4_n_8\,
      I2 => \accu_V_14_fu_1334[3]_i_10_n_3\,
      O => \accu_V_14_fu_1334[3]_i_2_n_3\
    );
\accu_V_14_fu_1334[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_14_fu_1334[3]_i_11_n_3\,
      I1 => \accu_V_14_fu_1334_reg[7]_i_4_n_9\,
      I2 => \accu_V_14_fu_1334[3]_i_12_n_3\,
      O => \accu_V_14_fu_1334[3]_i_3_n_3\
    );
\accu_V_14_fu_1334[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => xor_ln1019_475_reg_21261,
      I1 => add_ln840_231_reg_21281(0),
      I2 => add_ln840_234_reg_21291(0),
      I3 => \accu_V_14_fu_1334_reg[7]_i_4_n_10\,
      I4 => \accu_V_14_fu_1334[3]_i_13_n_3\,
      O => \accu_V_14_fu_1334[3]_i_4_n_3\
    );
\accu_V_14_fu_1334[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \accu_V_14_fu_1334[3]_i_10_n_3\,
      I1 => \accu_V_14_fu_1334_reg[7]_i_4_n_8\,
      I2 => \accu_V_14_fu_1334[3]_i_9_n_3\,
      I3 => \accu_V_14_fu_1334_reg[7]_i_4_n_7\,
      I4 => \accu_V_14_fu_1334[7]_i_9_n_3\,
      O => \accu_V_14_fu_1334[3]_i_5_n_3\
    );
\accu_V_14_fu_1334[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_14_fu_1334[3]_i_3_n_3\,
      I1 => \accu_V_14_fu_1334_reg[7]_i_4_n_8\,
      I2 => \accu_V_14_fu_1334[3]_i_9_n_3\,
      I3 => \accu_V_14_fu_1334[3]_i_10_n_3\,
      O => \accu_V_14_fu_1334[3]_i_6_n_3\
    );
\accu_V_14_fu_1334[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_14_fu_1334[3]_i_11_n_3\,
      I1 => \accu_V_14_fu_1334_reg[7]_i_4_n_9\,
      I2 => \accu_V_14_fu_1334[3]_i_12_n_3\,
      I3 => \accu_V_14_fu_1334[3]_i_4_n_3\,
      O => \accu_V_14_fu_1334[3]_i_7_n_3\
    );
\accu_V_14_fu_1334[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln840_228_reg_21276(0),
      I1 => add_ln840_232_reg_21286(0),
      I2 => add_ln840_236_reg_21296(0),
      I3 => \accu_V_14_fu_1334[3]_i_14_n_3\,
      I4 => \accu_V_14_fu_1334_reg[7]_i_4_n_10\,
      O => \accu_V_14_fu_1334[3]_i_8_n_3\
    );
\accu_V_14_fu_1334[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => add_ln840_234_reg_21291(1),
      I1 => add_ln840_231_reg_21281(1),
      I2 => add_ln840_234_reg_21291(0),
      I3 => xor_ln1019_475_reg_21261,
      I4 => add_ln840_231_reg_21281(0),
      O => \accu_V_14_fu_1334[3]_i_9_n_3\
    );
\accu_V_14_fu_1334[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      I1 => accu_V_78_reg_22091(1),
      I2 => add_ln840_227_reg_21271(1),
      I3 => add_ln840_225_reg_21266(1),
      O => \accu_V_14_fu_1334[7]_i_10_n_3\
    );
\accu_V_14_fu_1334[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      I1 => accu_V_78_reg_22091(0),
      I2 => add_ln840_227_reg_21271(0),
      I3 => add_ln840_225_reg_21266(0),
      O => \accu_V_14_fu_1334[7]_i_11_n_3\
    );
\accu_V_14_fu_1334[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_78_reg_22091(3),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_46_fu_16419_p3(3)
    );
\accu_V_14_fu_1334[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => add_ln840_225_reg_21266(1),
      I1 => add_ln840_227_reg_21271(1),
      I2 => accu_V_78_reg_22091(1),
      I3 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      I4 => accu_V_78_reg_22091(2),
      O => \accu_V_14_fu_1334[7]_i_13_n_3\
    );
\accu_V_14_fu_1334[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \accu_V_14_fu_1334[7]_i_11_n_3\,
      I1 => add_ln840_227_reg_21271(1),
      I2 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      I3 => accu_V_78_reg_22091(1),
      I4 => add_ln840_225_reg_21266(1),
      O => \accu_V_14_fu_1334[7]_i_14_n_3\
    );
\accu_V_14_fu_1334[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      I1 => accu_V_78_reg_22091(0),
      I2 => add_ln840_227_reg_21271(0),
      I3 => add_ln840_225_reg_21266(0),
      O => \accu_V_14_fu_1334[7]_i_15_n_3\
    );
\accu_V_14_fu_1334[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \accu_V_14_fu_1334[7]_i_9_n_3\,
      I1 => \accu_V_14_fu_1334_reg[7]_i_4_n_7\,
      I2 => \accu_V_14_fu_1334_reg[7]_i_2_n_10\,
      O => \accu_V_14_fu_1334[7]_i_3_n_3\
    );
\accu_V_14_fu_1334[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_78_reg_22091(7),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_46_fu_16419_p3(7)
    );
\accu_V_14_fu_1334[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_78_reg_22091(6),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_46_fu_16419_p3(6)
    );
\accu_V_14_fu_1334[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_78_reg_22091(5),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_46_fu_16419_p3(5)
    );
\accu_V_14_fu_1334[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_78_reg_22091(4),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_46_fu_16419_p3(4)
    );
\accu_V_14_fu_1334[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E800000000000000"
    )
        port map (
      I0 => add_ln840_232_reg_21286(0),
      I1 => add_ln840_228_reg_21276(0),
      I2 => add_ln840_236_reg_21296(0),
      I3 => add_ln840_236_reg_21296(1),
      I4 => add_ln840_232_reg_21286(1),
      I5 => add_ln840_228_reg_21276(1),
      O => \accu_V_14_fu_1334[7]_i_9_n_3\
    );
\accu_V_14_fu_1334_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_78_fu_17838_p2(0),
      Q => accu_V_78_reg_22091(0),
      R => '0'
    );
\accu_V_14_fu_1334_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_78_fu_17838_p2(10),
      Q => accu_V_78_reg_22091(10),
      R => '0'
    );
\accu_V_14_fu_1334_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_14_fu_1334_reg[7]_i_1_n_3\,
      CO(3 downto 2) => \NLW_accu_V_14_fu_1334_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_14_fu_1334_reg[10]_i_1_n_5\,
      CO(0) => \accu_V_14_fu_1334_reg[10]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accu_V_14_fu_1334_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => accu_V_78_fu_17838_p2(10 downto 8),
      S(3) => '0',
      S(2) => \accu_V_14_fu_1334_reg[10]_i_2_n_8\,
      S(1) => \accu_V_14_fu_1334_reg[10]_i_2_n_9\,
      S(0) => \accu_V_14_fu_1334_reg[10]_i_2_n_10\
    );
\accu_V_14_fu_1334_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_14_fu_1334_reg[7]_i_2_n_3\,
      CO(3 downto 2) => \NLW_accu_V_14_fu_1334_reg[10]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_14_fu_1334_reg[10]_i_2_n_5\,
      CO(0) => \accu_V_14_fu_1334_reg[10]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accu_V_14_fu_1334_reg[10]_i_2_O_UNCONNECTED\(3),
      O(2) => \accu_V_14_fu_1334_reg[10]_i_2_n_8\,
      O(1) => \accu_V_14_fu_1334_reg[10]_i_2_n_9\,
      O(0) => \accu_V_14_fu_1334_reg[10]_i_2_n_10\,
      S(3) => '0',
      S(2 downto 0) => accu_V_46_fu_16419_p3(10 downto 8)
    );
\accu_V_14_fu_1334_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_78_fu_17838_p2(1),
      Q => accu_V_78_reg_22091(1),
      R => '0'
    );
\accu_V_14_fu_1334_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_78_fu_17838_p2(2),
      Q => accu_V_78_reg_22091(2),
      R => '0'
    );
\accu_V_14_fu_1334_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_78_fu_17838_p2(3),
      Q => accu_V_78_reg_22091(3),
      R => '0'
    );
\accu_V_14_fu_1334_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_14_fu_1334_reg[3]_i_1_n_3\,
      CO(2) => \accu_V_14_fu_1334_reg[3]_i_1_n_4\,
      CO(1) => \accu_V_14_fu_1334_reg[3]_i_1_n_5\,
      CO(0) => \accu_V_14_fu_1334_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_14_fu_1334[3]_i_2_n_3\,
      DI(2) => \accu_V_14_fu_1334[3]_i_3_n_3\,
      DI(1) => \accu_V_14_fu_1334[3]_i_4_n_3\,
      DI(0) => '0',
      O(3 downto 0) => accu_V_78_fu_17838_p2(3 downto 0),
      S(3) => \accu_V_14_fu_1334[3]_i_5_n_3\,
      S(2) => \accu_V_14_fu_1334[3]_i_6_n_3\,
      S(1) => \accu_V_14_fu_1334[3]_i_7_n_3\,
      S(0) => \accu_V_14_fu_1334[3]_i_8_n_3\
    );
\accu_V_14_fu_1334_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_78_fu_17838_p2(4),
      Q => accu_V_78_reg_22091(4),
      R => '0'
    );
\accu_V_14_fu_1334_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_78_fu_17838_p2(5),
      Q => accu_V_78_reg_22091(5),
      R => '0'
    );
\accu_V_14_fu_1334_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_78_fu_17838_p2(6),
      Q => accu_V_78_reg_22091(6),
      R => '0'
    );
\accu_V_14_fu_1334_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_78_fu_17838_p2(7),
      Q => accu_V_78_reg_22091(7),
      R => '0'
    );
\accu_V_14_fu_1334_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_14_fu_1334_reg[3]_i_1_n_3\,
      CO(3) => \accu_V_14_fu_1334_reg[7]_i_1_n_3\,
      CO(2) => \accu_V_14_fu_1334_reg[7]_i_1_n_4\,
      CO(1) => \accu_V_14_fu_1334_reg[7]_i_1_n_5\,
      CO(0) => \accu_V_14_fu_1334_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \accu_V_14_fu_1334_reg[7]_i_2_n_10\,
      O(3 downto 0) => accu_V_78_fu_17838_p2(7 downto 4),
      S(3) => \accu_V_14_fu_1334_reg[7]_i_2_n_7\,
      S(2) => \accu_V_14_fu_1334_reg[7]_i_2_n_8\,
      S(1) => \accu_V_14_fu_1334_reg[7]_i_2_n_9\,
      S(0) => \accu_V_14_fu_1334[7]_i_3_n_3\
    );
\accu_V_14_fu_1334_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_14_fu_1334_reg[7]_i_4_n_3\,
      CO(3) => \accu_V_14_fu_1334_reg[7]_i_2_n_3\,
      CO(2) => \accu_V_14_fu_1334_reg[7]_i_2_n_4\,
      CO(1) => \accu_V_14_fu_1334_reg[7]_i_2_n_5\,
      CO(0) => \accu_V_14_fu_1334_reg[7]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \accu_V_14_fu_1334_reg[7]_i_2_n_7\,
      O(2) => \accu_V_14_fu_1334_reg[7]_i_2_n_8\,
      O(1) => \accu_V_14_fu_1334_reg[7]_i_2_n_9\,
      O(0) => \accu_V_14_fu_1334_reg[7]_i_2_n_10\,
      S(3 downto 0) => accu_V_46_fu_16419_p3(7 downto 4)
    );
\accu_V_14_fu_1334_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_14_fu_1334_reg[7]_i_4_n_3\,
      CO(2) => \accu_V_14_fu_1334_reg[7]_i_4_n_4\,
      CO(1) => \accu_V_14_fu_1334_reg[7]_i_4_n_5\,
      CO(0) => \accu_V_14_fu_1334_reg[7]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \accu_V_14_fu_1334[7]_i_10_n_3\,
      DI(1) => \accu_V_14_fu_1334[7]_i_11_n_3\,
      DI(0) => '0',
      O(3) => \accu_V_14_fu_1334_reg[7]_i_4_n_7\,
      O(2) => \accu_V_14_fu_1334_reg[7]_i_4_n_8\,
      O(1) => \accu_V_14_fu_1334_reg[7]_i_4_n_9\,
      O(0) => \accu_V_14_fu_1334_reg[7]_i_4_n_10\,
      S(3) => accu_V_46_fu_16419_p3(3),
      S(2) => \accu_V_14_fu_1334[7]_i_13_n_3\,
      S(1) => \accu_V_14_fu_1334[7]_i_14_n_3\,
      S(0) => \accu_V_14_fu_1334[7]_i_15_n_3\
    );
\accu_V_14_fu_1334_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_78_fu_17838_p2(8),
      Q => accu_V_78_reg_22091(8),
      R => '0'
    );
\accu_V_14_fu_1334_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_78_fu_17838_p2(9),
      Q => accu_V_78_reg_22091(9),
      R => '0'
    );
\accu_V_15_fu_1338[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_79_reg_22096(10),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_47_fu_16412_p3(10)
    );
\accu_V_15_fu_1338[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_79_reg_22096(9),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_47_fu_16412_p3(9)
    );
\accu_V_15_fu_1338[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_79_reg_22096(8),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_47_fu_16412_p3(8)
    );
\accu_V_15_fu_1338[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FFFFE8FFE8E800"
    )
        port map (
      I0 => add_ln840_248_reg_21326(0),
      I1 => add_ln840_244_reg_21316(0),
      I2 => add_ln840_252_reg_21336(0),
      I3 => add_ln840_252_reg_21336(1),
      I4 => add_ln840_244_reg_21316(1),
      I5 => add_ln840_248_reg_21326(1),
      O => \accu_V_15_fu_1338[3]_i_10_n_3\
    );
\accu_V_15_fu_1338[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln840_250_reg_21331(0),
      I1 => xor_ln1019_507_reg_21301,
      I2 => add_ln840_247_reg_21321(0),
      I3 => add_ln840_250_reg_21331(1),
      I4 => add_ln840_247_reg_21321(1),
      O => \accu_V_15_fu_1338[3]_i_11_n_3\
    );
\accu_V_15_fu_1338[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln840_252_reg_21336(0),
      I1 => add_ln840_244_reg_21316(0),
      I2 => add_ln840_248_reg_21326(0),
      I3 => add_ln840_244_reg_21316(1),
      I4 => add_ln840_248_reg_21326(1),
      I5 => add_ln840_252_reg_21336(1),
      O => \accu_V_15_fu_1338[3]_i_12_n_3\
    );
\accu_V_15_fu_1338[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_252_reg_21336(0),
      I1 => add_ln840_248_reg_21326(0),
      I2 => add_ln840_244_reg_21316(0),
      O => \accu_V_15_fu_1338[3]_i_13_n_3\
    );
\accu_V_15_fu_1338[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_250_reg_21331(0),
      I1 => add_ln840_247_reg_21321(0),
      I2 => xor_ln1019_507_reg_21301,
      O => \accu_V_15_fu_1338[3]_i_14_n_3\
    );
\accu_V_15_fu_1338[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_15_fu_1338[3]_i_9_n_3\,
      I1 => \accu_V_15_fu_1338_reg[7]_i_4_n_8\,
      I2 => \accu_V_15_fu_1338[3]_i_10_n_3\,
      O => \accu_V_15_fu_1338[3]_i_2_n_3\
    );
\accu_V_15_fu_1338[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_15_fu_1338[3]_i_11_n_3\,
      I1 => \accu_V_15_fu_1338_reg[7]_i_4_n_9\,
      I2 => \accu_V_15_fu_1338[3]_i_12_n_3\,
      O => \accu_V_15_fu_1338[3]_i_3_n_3\
    );
\accu_V_15_fu_1338[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => xor_ln1019_507_reg_21301,
      I1 => add_ln840_247_reg_21321(0),
      I2 => add_ln840_250_reg_21331(0),
      I3 => \accu_V_15_fu_1338_reg[7]_i_4_n_10\,
      I4 => \accu_V_15_fu_1338[3]_i_13_n_3\,
      O => \accu_V_15_fu_1338[3]_i_4_n_3\
    );
\accu_V_15_fu_1338[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \accu_V_15_fu_1338[3]_i_10_n_3\,
      I1 => \accu_V_15_fu_1338_reg[7]_i_4_n_8\,
      I2 => \accu_V_15_fu_1338[3]_i_9_n_3\,
      I3 => \accu_V_15_fu_1338_reg[7]_i_4_n_7\,
      I4 => \accu_V_15_fu_1338[7]_i_9_n_3\,
      O => \accu_V_15_fu_1338[3]_i_5_n_3\
    );
\accu_V_15_fu_1338[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_15_fu_1338[3]_i_3_n_3\,
      I1 => \accu_V_15_fu_1338_reg[7]_i_4_n_8\,
      I2 => \accu_V_15_fu_1338[3]_i_9_n_3\,
      I3 => \accu_V_15_fu_1338[3]_i_10_n_3\,
      O => \accu_V_15_fu_1338[3]_i_6_n_3\
    );
\accu_V_15_fu_1338[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_15_fu_1338[3]_i_11_n_3\,
      I1 => \accu_V_15_fu_1338_reg[7]_i_4_n_9\,
      I2 => \accu_V_15_fu_1338[3]_i_12_n_3\,
      I3 => \accu_V_15_fu_1338[3]_i_4_n_3\,
      O => \accu_V_15_fu_1338[3]_i_7_n_3\
    );
\accu_V_15_fu_1338[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln840_244_reg_21316(0),
      I1 => add_ln840_248_reg_21326(0),
      I2 => add_ln840_252_reg_21336(0),
      I3 => \accu_V_15_fu_1338[3]_i_14_n_3\,
      I4 => \accu_V_15_fu_1338_reg[7]_i_4_n_10\,
      O => \accu_V_15_fu_1338[3]_i_8_n_3\
    );
\accu_V_15_fu_1338[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => add_ln840_250_reg_21331(1),
      I1 => add_ln840_247_reg_21321(1),
      I2 => add_ln840_250_reg_21331(0),
      I3 => xor_ln1019_507_reg_21301,
      I4 => add_ln840_247_reg_21321(0),
      O => \accu_V_15_fu_1338[3]_i_9_n_3\
    );
\accu_V_15_fu_1338[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      I1 => accu_V_79_reg_22096(1),
      I2 => add_ln840_243_reg_21311(1),
      I3 => add_ln840_241_reg_21306(1),
      O => \accu_V_15_fu_1338[7]_i_10_n_3\
    );
\accu_V_15_fu_1338[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      I1 => accu_V_79_reg_22096(0),
      I2 => add_ln840_243_reg_21311(0),
      I3 => add_ln840_241_reg_21306(0),
      O => \accu_V_15_fu_1338[7]_i_11_n_3\
    );
\accu_V_15_fu_1338[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_79_reg_22096(3),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_47_fu_16412_p3(3)
    );
\accu_V_15_fu_1338[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => add_ln840_241_reg_21306(1),
      I1 => add_ln840_243_reg_21311(1),
      I2 => accu_V_79_reg_22096(1),
      I3 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      I4 => accu_V_79_reg_22096(2),
      O => \accu_V_15_fu_1338[7]_i_13_n_3\
    );
\accu_V_15_fu_1338[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \accu_V_15_fu_1338[7]_i_11_n_3\,
      I1 => add_ln840_243_reg_21311(1),
      I2 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      I3 => accu_V_79_reg_22096(1),
      I4 => add_ln840_241_reg_21306(1),
      O => \accu_V_15_fu_1338[7]_i_14_n_3\
    );
\accu_V_15_fu_1338[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      I1 => accu_V_79_reg_22096(0),
      I2 => add_ln840_243_reg_21311(0),
      I3 => add_ln840_241_reg_21306(0),
      O => \accu_V_15_fu_1338[7]_i_15_n_3\
    );
\accu_V_15_fu_1338[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \accu_V_15_fu_1338[7]_i_9_n_3\,
      I1 => \accu_V_15_fu_1338_reg[7]_i_4_n_7\,
      I2 => \accu_V_15_fu_1338_reg[7]_i_2_n_10\,
      O => \accu_V_15_fu_1338[7]_i_3_n_3\
    );
\accu_V_15_fu_1338[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_79_reg_22096(7),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_47_fu_16412_p3(7)
    );
\accu_V_15_fu_1338[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_79_reg_22096(6),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_47_fu_16412_p3(6)
    );
\accu_V_15_fu_1338[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_79_reg_22096(5),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_47_fu_16412_p3(5)
    );
\accu_V_15_fu_1338[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_79_reg_22096(4),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_47_fu_16412_p3(4)
    );
\accu_V_15_fu_1338[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E800000000000000"
    )
        port map (
      I0 => add_ln840_248_reg_21326(0),
      I1 => add_ln840_244_reg_21316(0),
      I2 => add_ln840_252_reg_21336(0),
      I3 => add_ln840_252_reg_21336(1),
      I4 => add_ln840_248_reg_21326(1),
      I5 => add_ln840_244_reg_21316(1),
      O => \accu_V_15_fu_1338[7]_i_9_n_3\
    );
\accu_V_15_fu_1338_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_79_fu_17926_p2(0),
      Q => accu_V_79_reg_22096(0),
      R => '0'
    );
\accu_V_15_fu_1338_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_79_fu_17926_p2(10),
      Q => accu_V_79_reg_22096(10),
      R => '0'
    );
\accu_V_15_fu_1338_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_15_fu_1338_reg[7]_i_1_n_3\,
      CO(3 downto 2) => \NLW_accu_V_15_fu_1338_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_15_fu_1338_reg[10]_i_1_n_5\,
      CO(0) => \accu_V_15_fu_1338_reg[10]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accu_V_15_fu_1338_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => accu_V_79_fu_17926_p2(10 downto 8),
      S(3) => '0',
      S(2) => \accu_V_15_fu_1338_reg[10]_i_2_n_8\,
      S(1) => \accu_V_15_fu_1338_reg[10]_i_2_n_9\,
      S(0) => \accu_V_15_fu_1338_reg[10]_i_2_n_10\
    );
\accu_V_15_fu_1338_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_15_fu_1338_reg[7]_i_2_n_3\,
      CO(3 downto 2) => \NLW_accu_V_15_fu_1338_reg[10]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_15_fu_1338_reg[10]_i_2_n_5\,
      CO(0) => \accu_V_15_fu_1338_reg[10]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accu_V_15_fu_1338_reg[10]_i_2_O_UNCONNECTED\(3),
      O(2) => \accu_V_15_fu_1338_reg[10]_i_2_n_8\,
      O(1) => \accu_V_15_fu_1338_reg[10]_i_2_n_9\,
      O(0) => \accu_V_15_fu_1338_reg[10]_i_2_n_10\,
      S(3) => '0',
      S(2 downto 0) => accu_V_47_fu_16412_p3(10 downto 8)
    );
\accu_V_15_fu_1338_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_79_fu_17926_p2(1),
      Q => accu_V_79_reg_22096(1),
      R => '0'
    );
\accu_V_15_fu_1338_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_79_fu_17926_p2(2),
      Q => accu_V_79_reg_22096(2),
      R => '0'
    );
\accu_V_15_fu_1338_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_79_fu_17926_p2(3),
      Q => accu_V_79_reg_22096(3),
      R => '0'
    );
\accu_V_15_fu_1338_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_15_fu_1338_reg[3]_i_1_n_3\,
      CO(2) => \accu_V_15_fu_1338_reg[3]_i_1_n_4\,
      CO(1) => \accu_V_15_fu_1338_reg[3]_i_1_n_5\,
      CO(0) => \accu_V_15_fu_1338_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_15_fu_1338[3]_i_2_n_3\,
      DI(2) => \accu_V_15_fu_1338[3]_i_3_n_3\,
      DI(1) => \accu_V_15_fu_1338[3]_i_4_n_3\,
      DI(0) => '0',
      O(3 downto 0) => accu_V_79_fu_17926_p2(3 downto 0),
      S(3) => \accu_V_15_fu_1338[3]_i_5_n_3\,
      S(2) => \accu_V_15_fu_1338[3]_i_6_n_3\,
      S(1) => \accu_V_15_fu_1338[3]_i_7_n_3\,
      S(0) => \accu_V_15_fu_1338[3]_i_8_n_3\
    );
\accu_V_15_fu_1338_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_79_fu_17926_p2(4),
      Q => accu_V_79_reg_22096(4),
      R => '0'
    );
\accu_V_15_fu_1338_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_79_fu_17926_p2(5),
      Q => accu_V_79_reg_22096(5),
      R => '0'
    );
\accu_V_15_fu_1338_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_79_fu_17926_p2(6),
      Q => accu_V_79_reg_22096(6),
      R => '0'
    );
\accu_V_15_fu_1338_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_79_fu_17926_p2(7),
      Q => accu_V_79_reg_22096(7),
      R => '0'
    );
\accu_V_15_fu_1338_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_15_fu_1338_reg[3]_i_1_n_3\,
      CO(3) => \accu_V_15_fu_1338_reg[7]_i_1_n_3\,
      CO(2) => \accu_V_15_fu_1338_reg[7]_i_1_n_4\,
      CO(1) => \accu_V_15_fu_1338_reg[7]_i_1_n_5\,
      CO(0) => \accu_V_15_fu_1338_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \accu_V_15_fu_1338_reg[7]_i_2_n_10\,
      O(3 downto 0) => accu_V_79_fu_17926_p2(7 downto 4),
      S(3) => \accu_V_15_fu_1338_reg[7]_i_2_n_7\,
      S(2) => \accu_V_15_fu_1338_reg[7]_i_2_n_8\,
      S(1) => \accu_V_15_fu_1338_reg[7]_i_2_n_9\,
      S(0) => \accu_V_15_fu_1338[7]_i_3_n_3\
    );
\accu_V_15_fu_1338_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_15_fu_1338_reg[7]_i_4_n_3\,
      CO(3) => \accu_V_15_fu_1338_reg[7]_i_2_n_3\,
      CO(2) => \accu_V_15_fu_1338_reg[7]_i_2_n_4\,
      CO(1) => \accu_V_15_fu_1338_reg[7]_i_2_n_5\,
      CO(0) => \accu_V_15_fu_1338_reg[7]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \accu_V_15_fu_1338_reg[7]_i_2_n_7\,
      O(2) => \accu_V_15_fu_1338_reg[7]_i_2_n_8\,
      O(1) => \accu_V_15_fu_1338_reg[7]_i_2_n_9\,
      O(0) => \accu_V_15_fu_1338_reg[7]_i_2_n_10\,
      S(3 downto 0) => accu_V_47_fu_16412_p3(7 downto 4)
    );
\accu_V_15_fu_1338_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_15_fu_1338_reg[7]_i_4_n_3\,
      CO(2) => \accu_V_15_fu_1338_reg[7]_i_4_n_4\,
      CO(1) => \accu_V_15_fu_1338_reg[7]_i_4_n_5\,
      CO(0) => \accu_V_15_fu_1338_reg[7]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \accu_V_15_fu_1338[7]_i_10_n_3\,
      DI(1) => \accu_V_15_fu_1338[7]_i_11_n_3\,
      DI(0) => '0',
      O(3) => \accu_V_15_fu_1338_reg[7]_i_4_n_7\,
      O(2) => \accu_V_15_fu_1338_reg[7]_i_4_n_8\,
      O(1) => \accu_V_15_fu_1338_reg[7]_i_4_n_9\,
      O(0) => \accu_V_15_fu_1338_reg[7]_i_4_n_10\,
      S(3) => accu_V_47_fu_16412_p3(3),
      S(2) => \accu_V_15_fu_1338[7]_i_13_n_3\,
      S(1) => \accu_V_15_fu_1338[7]_i_14_n_3\,
      S(0) => \accu_V_15_fu_1338[7]_i_15_n_3\
    );
\accu_V_15_fu_1338_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_79_fu_17926_p2(8),
      Q => accu_V_79_reg_22096(8),
      R => '0'
    );
\accu_V_15_fu_1338_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_79_fu_17926_p2(9),
      Q => accu_V_79_reg_22096(9),
      R => '0'
    );
\accu_V_16_fu_1342[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_80_reg_22101(10),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_48_fu_16405_p3(10)
    );
\accu_V_16_fu_1342[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_80_reg_22101(9),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_48_fu_16405_p3(9)
    );
\accu_V_16_fu_1342[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_80_reg_22101(8),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_48_fu_16405_p3(8)
    );
\accu_V_16_fu_1342[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FFFFE8FFE8E800"
    )
        port map (
      I0 => add_ln840_264_reg_21366(0),
      I1 => add_ln840_260_reg_21356(0),
      I2 => add_ln840_268_reg_21376(0),
      I3 => add_ln840_268_reg_21376(1),
      I4 => add_ln840_260_reg_21356(1),
      I5 => add_ln840_264_reg_21366(1),
      O => \accu_V_16_fu_1342[3]_i_10_n_3\
    );
\accu_V_16_fu_1342[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln840_266_reg_21371(0),
      I1 => xor_ln1019_539_reg_21341,
      I2 => add_ln840_263_reg_21361(0),
      I3 => add_ln840_266_reg_21371(1),
      I4 => add_ln840_263_reg_21361(1),
      O => \accu_V_16_fu_1342[3]_i_11_n_3\
    );
\accu_V_16_fu_1342[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln840_268_reg_21376(0),
      I1 => add_ln840_260_reg_21356(0),
      I2 => add_ln840_264_reg_21366(0),
      I3 => add_ln840_260_reg_21356(1),
      I4 => add_ln840_264_reg_21366(1),
      I5 => add_ln840_268_reg_21376(1),
      O => \accu_V_16_fu_1342[3]_i_12_n_3\
    );
\accu_V_16_fu_1342[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_268_reg_21376(0),
      I1 => add_ln840_264_reg_21366(0),
      I2 => add_ln840_260_reg_21356(0),
      O => \accu_V_16_fu_1342[3]_i_13_n_3\
    );
\accu_V_16_fu_1342[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_266_reg_21371(0),
      I1 => add_ln840_263_reg_21361(0),
      I2 => xor_ln1019_539_reg_21341,
      O => \accu_V_16_fu_1342[3]_i_14_n_3\
    );
\accu_V_16_fu_1342[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_16_fu_1342[3]_i_9_n_3\,
      I1 => \accu_V_16_fu_1342_reg[7]_i_4_n_8\,
      I2 => \accu_V_16_fu_1342[3]_i_10_n_3\,
      O => \accu_V_16_fu_1342[3]_i_2_n_3\
    );
\accu_V_16_fu_1342[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_16_fu_1342[3]_i_11_n_3\,
      I1 => \accu_V_16_fu_1342_reg[7]_i_4_n_9\,
      I2 => \accu_V_16_fu_1342[3]_i_12_n_3\,
      O => \accu_V_16_fu_1342[3]_i_3_n_3\
    );
\accu_V_16_fu_1342[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => xor_ln1019_539_reg_21341,
      I1 => add_ln840_263_reg_21361(0),
      I2 => add_ln840_266_reg_21371(0),
      I3 => \accu_V_16_fu_1342_reg[7]_i_4_n_10\,
      I4 => \accu_V_16_fu_1342[3]_i_13_n_3\,
      O => \accu_V_16_fu_1342[3]_i_4_n_3\
    );
\accu_V_16_fu_1342[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \accu_V_16_fu_1342[3]_i_10_n_3\,
      I1 => \accu_V_16_fu_1342_reg[7]_i_4_n_8\,
      I2 => \accu_V_16_fu_1342[3]_i_9_n_3\,
      I3 => \accu_V_16_fu_1342_reg[7]_i_4_n_7\,
      I4 => \accu_V_16_fu_1342[7]_i_9_n_3\,
      O => \accu_V_16_fu_1342[3]_i_5_n_3\
    );
\accu_V_16_fu_1342[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_16_fu_1342[3]_i_3_n_3\,
      I1 => \accu_V_16_fu_1342_reg[7]_i_4_n_8\,
      I2 => \accu_V_16_fu_1342[3]_i_9_n_3\,
      I3 => \accu_V_16_fu_1342[3]_i_10_n_3\,
      O => \accu_V_16_fu_1342[3]_i_6_n_3\
    );
\accu_V_16_fu_1342[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_16_fu_1342[3]_i_11_n_3\,
      I1 => \accu_V_16_fu_1342_reg[7]_i_4_n_9\,
      I2 => \accu_V_16_fu_1342[3]_i_12_n_3\,
      I3 => \accu_V_16_fu_1342[3]_i_4_n_3\,
      O => \accu_V_16_fu_1342[3]_i_7_n_3\
    );
\accu_V_16_fu_1342[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln840_260_reg_21356(0),
      I1 => add_ln840_264_reg_21366(0),
      I2 => add_ln840_268_reg_21376(0),
      I3 => \accu_V_16_fu_1342[3]_i_14_n_3\,
      I4 => \accu_V_16_fu_1342_reg[7]_i_4_n_10\,
      O => \accu_V_16_fu_1342[3]_i_8_n_3\
    );
\accu_V_16_fu_1342[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => add_ln840_266_reg_21371(1),
      I1 => add_ln840_263_reg_21361(1),
      I2 => add_ln840_266_reg_21371(0),
      I3 => xor_ln1019_539_reg_21341,
      I4 => add_ln840_263_reg_21361(0),
      O => \accu_V_16_fu_1342[3]_i_9_n_3\
    );
\accu_V_16_fu_1342[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      I1 => accu_V_80_reg_22101(1),
      I2 => add_ln840_259_reg_21351(1),
      I3 => add_ln840_257_reg_21346(1),
      O => \accu_V_16_fu_1342[7]_i_10_n_3\
    );
\accu_V_16_fu_1342[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      I1 => accu_V_80_reg_22101(0),
      I2 => add_ln840_259_reg_21351(0),
      I3 => add_ln840_257_reg_21346(0),
      O => \accu_V_16_fu_1342[7]_i_11_n_3\
    );
\accu_V_16_fu_1342[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_80_reg_22101(3),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_48_fu_16405_p3(3)
    );
\accu_V_16_fu_1342[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => add_ln840_257_reg_21346(1),
      I1 => add_ln840_259_reg_21351(1),
      I2 => accu_V_80_reg_22101(1),
      I3 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      I4 => accu_V_80_reg_22101(2),
      O => \accu_V_16_fu_1342[7]_i_13_n_3\
    );
\accu_V_16_fu_1342[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \accu_V_16_fu_1342[7]_i_11_n_3\,
      I1 => add_ln840_259_reg_21351(1),
      I2 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      I3 => accu_V_80_reg_22101(1),
      I4 => add_ln840_257_reg_21346(1),
      O => \accu_V_16_fu_1342[7]_i_14_n_3\
    );
\accu_V_16_fu_1342[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      I1 => accu_V_80_reg_22101(0),
      I2 => add_ln840_259_reg_21351(0),
      I3 => add_ln840_257_reg_21346(0),
      O => \accu_V_16_fu_1342[7]_i_15_n_3\
    );
\accu_V_16_fu_1342[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \accu_V_16_fu_1342[7]_i_9_n_3\,
      I1 => \accu_V_16_fu_1342_reg[7]_i_4_n_7\,
      I2 => \accu_V_16_fu_1342_reg[7]_i_2_n_10\,
      O => \accu_V_16_fu_1342[7]_i_3_n_3\
    );
\accu_V_16_fu_1342[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_80_reg_22101(7),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_48_fu_16405_p3(7)
    );
\accu_V_16_fu_1342[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_80_reg_22101(6),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_48_fu_16405_p3(6)
    );
\accu_V_16_fu_1342[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_80_reg_22101(5),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_48_fu_16405_p3(5)
    );
\accu_V_16_fu_1342[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_80_reg_22101(4),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_48_fu_16405_p3(4)
    );
\accu_V_16_fu_1342[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E800000000000000"
    )
        port map (
      I0 => add_ln840_264_reg_21366(0),
      I1 => add_ln840_260_reg_21356(0),
      I2 => add_ln840_268_reg_21376(0),
      I3 => add_ln840_268_reg_21376(1),
      I4 => add_ln840_264_reg_21366(1),
      I5 => add_ln840_260_reg_21356(1),
      O => \accu_V_16_fu_1342[7]_i_9_n_3\
    );
\accu_V_16_fu_1342_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_80_fu_18014_p2(0),
      Q => accu_V_80_reg_22101(0),
      R => '0'
    );
\accu_V_16_fu_1342_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_80_fu_18014_p2(10),
      Q => accu_V_80_reg_22101(10),
      R => '0'
    );
\accu_V_16_fu_1342_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_16_fu_1342_reg[7]_i_1_n_3\,
      CO(3 downto 2) => \NLW_accu_V_16_fu_1342_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_16_fu_1342_reg[10]_i_1_n_5\,
      CO(0) => \accu_V_16_fu_1342_reg[10]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accu_V_16_fu_1342_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => accu_V_80_fu_18014_p2(10 downto 8),
      S(3) => '0',
      S(2) => \accu_V_16_fu_1342_reg[10]_i_2_n_8\,
      S(1) => \accu_V_16_fu_1342_reg[10]_i_2_n_9\,
      S(0) => \accu_V_16_fu_1342_reg[10]_i_2_n_10\
    );
\accu_V_16_fu_1342_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_16_fu_1342_reg[7]_i_2_n_3\,
      CO(3 downto 2) => \NLW_accu_V_16_fu_1342_reg[10]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_16_fu_1342_reg[10]_i_2_n_5\,
      CO(0) => \accu_V_16_fu_1342_reg[10]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accu_V_16_fu_1342_reg[10]_i_2_O_UNCONNECTED\(3),
      O(2) => \accu_V_16_fu_1342_reg[10]_i_2_n_8\,
      O(1) => \accu_V_16_fu_1342_reg[10]_i_2_n_9\,
      O(0) => \accu_V_16_fu_1342_reg[10]_i_2_n_10\,
      S(3) => '0',
      S(2 downto 0) => accu_V_48_fu_16405_p3(10 downto 8)
    );
\accu_V_16_fu_1342_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_80_fu_18014_p2(1),
      Q => accu_V_80_reg_22101(1),
      R => '0'
    );
\accu_V_16_fu_1342_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_80_fu_18014_p2(2),
      Q => accu_V_80_reg_22101(2),
      R => '0'
    );
\accu_V_16_fu_1342_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_80_fu_18014_p2(3),
      Q => accu_V_80_reg_22101(3),
      R => '0'
    );
\accu_V_16_fu_1342_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_16_fu_1342_reg[3]_i_1_n_3\,
      CO(2) => \accu_V_16_fu_1342_reg[3]_i_1_n_4\,
      CO(1) => \accu_V_16_fu_1342_reg[3]_i_1_n_5\,
      CO(0) => \accu_V_16_fu_1342_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_16_fu_1342[3]_i_2_n_3\,
      DI(2) => \accu_V_16_fu_1342[3]_i_3_n_3\,
      DI(1) => \accu_V_16_fu_1342[3]_i_4_n_3\,
      DI(0) => '0',
      O(3 downto 0) => accu_V_80_fu_18014_p2(3 downto 0),
      S(3) => \accu_V_16_fu_1342[3]_i_5_n_3\,
      S(2) => \accu_V_16_fu_1342[3]_i_6_n_3\,
      S(1) => \accu_V_16_fu_1342[3]_i_7_n_3\,
      S(0) => \accu_V_16_fu_1342[3]_i_8_n_3\
    );
\accu_V_16_fu_1342_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_80_fu_18014_p2(4),
      Q => accu_V_80_reg_22101(4),
      R => '0'
    );
\accu_V_16_fu_1342_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_80_fu_18014_p2(5),
      Q => accu_V_80_reg_22101(5),
      R => '0'
    );
\accu_V_16_fu_1342_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_80_fu_18014_p2(6),
      Q => accu_V_80_reg_22101(6),
      R => '0'
    );
\accu_V_16_fu_1342_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_80_fu_18014_p2(7),
      Q => accu_V_80_reg_22101(7),
      R => '0'
    );
\accu_V_16_fu_1342_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_16_fu_1342_reg[3]_i_1_n_3\,
      CO(3) => \accu_V_16_fu_1342_reg[7]_i_1_n_3\,
      CO(2) => \accu_V_16_fu_1342_reg[7]_i_1_n_4\,
      CO(1) => \accu_V_16_fu_1342_reg[7]_i_1_n_5\,
      CO(0) => \accu_V_16_fu_1342_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \accu_V_16_fu_1342_reg[7]_i_2_n_10\,
      O(3 downto 0) => accu_V_80_fu_18014_p2(7 downto 4),
      S(3) => \accu_V_16_fu_1342_reg[7]_i_2_n_7\,
      S(2) => \accu_V_16_fu_1342_reg[7]_i_2_n_8\,
      S(1) => \accu_V_16_fu_1342_reg[7]_i_2_n_9\,
      S(0) => \accu_V_16_fu_1342[7]_i_3_n_3\
    );
\accu_V_16_fu_1342_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_16_fu_1342_reg[7]_i_4_n_3\,
      CO(3) => \accu_V_16_fu_1342_reg[7]_i_2_n_3\,
      CO(2) => \accu_V_16_fu_1342_reg[7]_i_2_n_4\,
      CO(1) => \accu_V_16_fu_1342_reg[7]_i_2_n_5\,
      CO(0) => \accu_V_16_fu_1342_reg[7]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \accu_V_16_fu_1342_reg[7]_i_2_n_7\,
      O(2) => \accu_V_16_fu_1342_reg[7]_i_2_n_8\,
      O(1) => \accu_V_16_fu_1342_reg[7]_i_2_n_9\,
      O(0) => \accu_V_16_fu_1342_reg[7]_i_2_n_10\,
      S(3 downto 0) => accu_V_48_fu_16405_p3(7 downto 4)
    );
\accu_V_16_fu_1342_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_16_fu_1342_reg[7]_i_4_n_3\,
      CO(2) => \accu_V_16_fu_1342_reg[7]_i_4_n_4\,
      CO(1) => \accu_V_16_fu_1342_reg[7]_i_4_n_5\,
      CO(0) => \accu_V_16_fu_1342_reg[7]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \accu_V_16_fu_1342[7]_i_10_n_3\,
      DI(1) => \accu_V_16_fu_1342[7]_i_11_n_3\,
      DI(0) => '0',
      O(3) => \accu_V_16_fu_1342_reg[7]_i_4_n_7\,
      O(2) => \accu_V_16_fu_1342_reg[7]_i_4_n_8\,
      O(1) => \accu_V_16_fu_1342_reg[7]_i_4_n_9\,
      O(0) => \accu_V_16_fu_1342_reg[7]_i_4_n_10\,
      S(3) => accu_V_48_fu_16405_p3(3),
      S(2) => \accu_V_16_fu_1342[7]_i_13_n_3\,
      S(1) => \accu_V_16_fu_1342[7]_i_14_n_3\,
      S(0) => \accu_V_16_fu_1342[7]_i_15_n_3\
    );
\accu_V_16_fu_1342_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_80_fu_18014_p2(8),
      Q => accu_V_80_reg_22101(8),
      R => '0'
    );
\accu_V_16_fu_1342_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_80_fu_18014_p2(9),
      Q => accu_V_80_reg_22101(9),
      R => '0'
    );
\accu_V_17_fu_1346[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_81_reg_22106(10),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_49_fu_16398_p3(10)
    );
\accu_V_17_fu_1346[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_81_reg_22106(9),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_49_fu_16398_p3(9)
    );
\accu_V_17_fu_1346[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_81_reg_22106(8),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_49_fu_16398_p3(8)
    );
\accu_V_17_fu_1346[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FFFFE8FFE8E800"
    )
        port map (
      I0 => add_ln840_280_reg_21406(0),
      I1 => add_ln840_276_reg_21396(0),
      I2 => add_ln840_284_reg_21416(0),
      I3 => add_ln840_284_reg_21416(1),
      I4 => add_ln840_276_reg_21396(1),
      I5 => add_ln840_280_reg_21406(1),
      O => \accu_V_17_fu_1346[3]_i_10_n_3\
    );
\accu_V_17_fu_1346[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln840_282_reg_21411(0),
      I1 => xor_ln1019_571_reg_21381,
      I2 => add_ln840_279_reg_21401(0),
      I3 => add_ln840_282_reg_21411(1),
      I4 => add_ln840_279_reg_21401(1),
      O => \accu_V_17_fu_1346[3]_i_11_n_3\
    );
\accu_V_17_fu_1346[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln840_284_reg_21416(0),
      I1 => add_ln840_276_reg_21396(0),
      I2 => add_ln840_280_reg_21406(0),
      I3 => add_ln840_276_reg_21396(1),
      I4 => add_ln840_280_reg_21406(1),
      I5 => add_ln840_284_reg_21416(1),
      O => \accu_V_17_fu_1346[3]_i_12_n_3\
    );
\accu_V_17_fu_1346[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_284_reg_21416(0),
      I1 => add_ln840_280_reg_21406(0),
      I2 => add_ln840_276_reg_21396(0),
      O => \accu_V_17_fu_1346[3]_i_13_n_3\
    );
\accu_V_17_fu_1346[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_282_reg_21411(0),
      I1 => add_ln840_279_reg_21401(0),
      I2 => xor_ln1019_571_reg_21381,
      O => \accu_V_17_fu_1346[3]_i_14_n_3\
    );
\accu_V_17_fu_1346[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_17_fu_1346[3]_i_9_n_3\,
      I1 => \accu_V_17_fu_1346_reg[7]_i_4_n_8\,
      I2 => \accu_V_17_fu_1346[3]_i_10_n_3\,
      O => \accu_V_17_fu_1346[3]_i_2_n_3\
    );
\accu_V_17_fu_1346[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_17_fu_1346[3]_i_11_n_3\,
      I1 => \accu_V_17_fu_1346_reg[7]_i_4_n_9\,
      I2 => \accu_V_17_fu_1346[3]_i_12_n_3\,
      O => \accu_V_17_fu_1346[3]_i_3_n_3\
    );
\accu_V_17_fu_1346[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => xor_ln1019_571_reg_21381,
      I1 => add_ln840_279_reg_21401(0),
      I2 => add_ln840_282_reg_21411(0),
      I3 => \accu_V_17_fu_1346_reg[7]_i_4_n_10\,
      I4 => \accu_V_17_fu_1346[3]_i_13_n_3\,
      O => \accu_V_17_fu_1346[3]_i_4_n_3\
    );
\accu_V_17_fu_1346[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \accu_V_17_fu_1346[3]_i_10_n_3\,
      I1 => \accu_V_17_fu_1346_reg[7]_i_4_n_8\,
      I2 => \accu_V_17_fu_1346[3]_i_9_n_3\,
      I3 => \accu_V_17_fu_1346_reg[7]_i_4_n_7\,
      I4 => \accu_V_17_fu_1346[7]_i_9_n_3\,
      O => \accu_V_17_fu_1346[3]_i_5_n_3\
    );
\accu_V_17_fu_1346[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_17_fu_1346[3]_i_3_n_3\,
      I1 => \accu_V_17_fu_1346_reg[7]_i_4_n_8\,
      I2 => \accu_V_17_fu_1346[3]_i_9_n_3\,
      I3 => \accu_V_17_fu_1346[3]_i_10_n_3\,
      O => \accu_V_17_fu_1346[3]_i_6_n_3\
    );
\accu_V_17_fu_1346[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_17_fu_1346[3]_i_11_n_3\,
      I1 => \accu_V_17_fu_1346_reg[7]_i_4_n_9\,
      I2 => \accu_V_17_fu_1346[3]_i_12_n_3\,
      I3 => \accu_V_17_fu_1346[3]_i_4_n_3\,
      O => \accu_V_17_fu_1346[3]_i_7_n_3\
    );
\accu_V_17_fu_1346[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln840_276_reg_21396(0),
      I1 => add_ln840_280_reg_21406(0),
      I2 => add_ln840_284_reg_21416(0),
      I3 => \accu_V_17_fu_1346[3]_i_14_n_3\,
      I4 => \accu_V_17_fu_1346_reg[7]_i_4_n_10\,
      O => \accu_V_17_fu_1346[3]_i_8_n_3\
    );
\accu_V_17_fu_1346[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => add_ln840_282_reg_21411(1),
      I1 => add_ln840_279_reg_21401(1),
      I2 => add_ln840_282_reg_21411(0),
      I3 => xor_ln1019_571_reg_21381,
      I4 => add_ln840_279_reg_21401(0),
      O => \accu_V_17_fu_1346[3]_i_9_n_3\
    );
\accu_V_17_fu_1346[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      I1 => accu_V_81_reg_22106(1),
      I2 => add_ln840_275_reg_21391(1),
      I3 => add_ln840_273_reg_21386(1),
      O => \accu_V_17_fu_1346[7]_i_10_n_3\
    );
\accu_V_17_fu_1346[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      I1 => accu_V_81_reg_22106(0),
      I2 => add_ln840_275_reg_21391(0),
      I3 => add_ln840_273_reg_21386(0),
      O => \accu_V_17_fu_1346[7]_i_11_n_3\
    );
\accu_V_17_fu_1346[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_81_reg_22106(3),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_49_fu_16398_p3(3)
    );
\accu_V_17_fu_1346[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => add_ln840_273_reg_21386(1),
      I1 => add_ln840_275_reg_21391(1),
      I2 => accu_V_81_reg_22106(1),
      I3 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      I4 => accu_V_81_reg_22106(2),
      O => \accu_V_17_fu_1346[7]_i_13_n_3\
    );
\accu_V_17_fu_1346[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \accu_V_17_fu_1346[7]_i_11_n_3\,
      I1 => add_ln840_275_reg_21391(1),
      I2 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      I3 => accu_V_81_reg_22106(1),
      I4 => add_ln840_273_reg_21386(1),
      O => \accu_V_17_fu_1346[7]_i_14_n_3\
    );
\accu_V_17_fu_1346[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      I1 => accu_V_81_reg_22106(0),
      I2 => add_ln840_275_reg_21391(0),
      I3 => add_ln840_273_reg_21386(0),
      O => \accu_V_17_fu_1346[7]_i_15_n_3\
    );
\accu_V_17_fu_1346[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \accu_V_17_fu_1346[7]_i_9_n_3\,
      I1 => \accu_V_17_fu_1346_reg[7]_i_4_n_7\,
      I2 => \accu_V_17_fu_1346_reg[7]_i_2_n_10\,
      O => \accu_V_17_fu_1346[7]_i_3_n_3\
    );
\accu_V_17_fu_1346[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_81_reg_22106(7),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_49_fu_16398_p3(7)
    );
\accu_V_17_fu_1346[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_81_reg_22106(6),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_49_fu_16398_p3(6)
    );
\accu_V_17_fu_1346[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_81_reg_22106(5),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_49_fu_16398_p3(5)
    );
\accu_V_17_fu_1346[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_81_reg_22106(4),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_49_fu_16398_p3(4)
    );
\accu_V_17_fu_1346[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E800000000000000"
    )
        port map (
      I0 => add_ln840_280_reg_21406(0),
      I1 => add_ln840_276_reg_21396(0),
      I2 => add_ln840_284_reg_21416(0),
      I3 => add_ln840_284_reg_21416(1),
      I4 => add_ln840_280_reg_21406(1),
      I5 => add_ln840_276_reg_21396(1),
      O => \accu_V_17_fu_1346[7]_i_9_n_3\
    );
\accu_V_17_fu_1346_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_81_fu_18102_p2(0),
      Q => accu_V_81_reg_22106(0),
      R => '0'
    );
\accu_V_17_fu_1346_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_81_fu_18102_p2(10),
      Q => accu_V_81_reg_22106(10),
      R => '0'
    );
\accu_V_17_fu_1346_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_17_fu_1346_reg[7]_i_1_n_3\,
      CO(3 downto 2) => \NLW_accu_V_17_fu_1346_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_17_fu_1346_reg[10]_i_1_n_5\,
      CO(0) => \accu_V_17_fu_1346_reg[10]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accu_V_17_fu_1346_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => accu_V_81_fu_18102_p2(10 downto 8),
      S(3) => '0',
      S(2) => \accu_V_17_fu_1346_reg[10]_i_2_n_8\,
      S(1) => \accu_V_17_fu_1346_reg[10]_i_2_n_9\,
      S(0) => \accu_V_17_fu_1346_reg[10]_i_2_n_10\
    );
\accu_V_17_fu_1346_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_17_fu_1346_reg[7]_i_2_n_3\,
      CO(3 downto 2) => \NLW_accu_V_17_fu_1346_reg[10]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_17_fu_1346_reg[10]_i_2_n_5\,
      CO(0) => \accu_V_17_fu_1346_reg[10]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accu_V_17_fu_1346_reg[10]_i_2_O_UNCONNECTED\(3),
      O(2) => \accu_V_17_fu_1346_reg[10]_i_2_n_8\,
      O(1) => \accu_V_17_fu_1346_reg[10]_i_2_n_9\,
      O(0) => \accu_V_17_fu_1346_reg[10]_i_2_n_10\,
      S(3) => '0',
      S(2 downto 0) => accu_V_49_fu_16398_p3(10 downto 8)
    );
\accu_V_17_fu_1346_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_81_fu_18102_p2(1),
      Q => accu_V_81_reg_22106(1),
      R => '0'
    );
\accu_V_17_fu_1346_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_81_fu_18102_p2(2),
      Q => accu_V_81_reg_22106(2),
      R => '0'
    );
\accu_V_17_fu_1346_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_81_fu_18102_p2(3),
      Q => accu_V_81_reg_22106(3),
      R => '0'
    );
\accu_V_17_fu_1346_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_17_fu_1346_reg[3]_i_1_n_3\,
      CO(2) => \accu_V_17_fu_1346_reg[3]_i_1_n_4\,
      CO(1) => \accu_V_17_fu_1346_reg[3]_i_1_n_5\,
      CO(0) => \accu_V_17_fu_1346_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_17_fu_1346[3]_i_2_n_3\,
      DI(2) => \accu_V_17_fu_1346[3]_i_3_n_3\,
      DI(1) => \accu_V_17_fu_1346[3]_i_4_n_3\,
      DI(0) => '0',
      O(3 downto 0) => accu_V_81_fu_18102_p2(3 downto 0),
      S(3) => \accu_V_17_fu_1346[3]_i_5_n_3\,
      S(2) => \accu_V_17_fu_1346[3]_i_6_n_3\,
      S(1) => \accu_V_17_fu_1346[3]_i_7_n_3\,
      S(0) => \accu_V_17_fu_1346[3]_i_8_n_3\
    );
\accu_V_17_fu_1346_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_81_fu_18102_p2(4),
      Q => accu_V_81_reg_22106(4),
      R => '0'
    );
\accu_V_17_fu_1346_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_81_fu_18102_p2(5),
      Q => accu_V_81_reg_22106(5),
      R => '0'
    );
\accu_V_17_fu_1346_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_81_fu_18102_p2(6),
      Q => accu_V_81_reg_22106(6),
      R => '0'
    );
\accu_V_17_fu_1346_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_81_fu_18102_p2(7),
      Q => accu_V_81_reg_22106(7),
      R => '0'
    );
\accu_V_17_fu_1346_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_17_fu_1346_reg[3]_i_1_n_3\,
      CO(3) => \accu_V_17_fu_1346_reg[7]_i_1_n_3\,
      CO(2) => \accu_V_17_fu_1346_reg[7]_i_1_n_4\,
      CO(1) => \accu_V_17_fu_1346_reg[7]_i_1_n_5\,
      CO(0) => \accu_V_17_fu_1346_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \accu_V_17_fu_1346_reg[7]_i_2_n_10\,
      O(3 downto 0) => accu_V_81_fu_18102_p2(7 downto 4),
      S(3) => \accu_V_17_fu_1346_reg[7]_i_2_n_7\,
      S(2) => \accu_V_17_fu_1346_reg[7]_i_2_n_8\,
      S(1) => \accu_V_17_fu_1346_reg[7]_i_2_n_9\,
      S(0) => \accu_V_17_fu_1346[7]_i_3_n_3\
    );
\accu_V_17_fu_1346_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_17_fu_1346_reg[7]_i_4_n_3\,
      CO(3) => \accu_V_17_fu_1346_reg[7]_i_2_n_3\,
      CO(2) => \accu_V_17_fu_1346_reg[7]_i_2_n_4\,
      CO(1) => \accu_V_17_fu_1346_reg[7]_i_2_n_5\,
      CO(0) => \accu_V_17_fu_1346_reg[7]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \accu_V_17_fu_1346_reg[7]_i_2_n_7\,
      O(2) => \accu_V_17_fu_1346_reg[7]_i_2_n_8\,
      O(1) => \accu_V_17_fu_1346_reg[7]_i_2_n_9\,
      O(0) => \accu_V_17_fu_1346_reg[7]_i_2_n_10\,
      S(3 downto 0) => accu_V_49_fu_16398_p3(7 downto 4)
    );
\accu_V_17_fu_1346_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_17_fu_1346_reg[7]_i_4_n_3\,
      CO(2) => \accu_V_17_fu_1346_reg[7]_i_4_n_4\,
      CO(1) => \accu_V_17_fu_1346_reg[7]_i_4_n_5\,
      CO(0) => \accu_V_17_fu_1346_reg[7]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \accu_V_17_fu_1346[7]_i_10_n_3\,
      DI(1) => \accu_V_17_fu_1346[7]_i_11_n_3\,
      DI(0) => '0',
      O(3) => \accu_V_17_fu_1346_reg[7]_i_4_n_7\,
      O(2) => \accu_V_17_fu_1346_reg[7]_i_4_n_8\,
      O(1) => \accu_V_17_fu_1346_reg[7]_i_4_n_9\,
      O(0) => \accu_V_17_fu_1346_reg[7]_i_4_n_10\,
      S(3) => accu_V_49_fu_16398_p3(3),
      S(2) => \accu_V_17_fu_1346[7]_i_13_n_3\,
      S(1) => \accu_V_17_fu_1346[7]_i_14_n_3\,
      S(0) => \accu_V_17_fu_1346[7]_i_15_n_3\
    );
\accu_V_17_fu_1346_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_81_fu_18102_p2(8),
      Q => accu_V_81_reg_22106(8),
      R => '0'
    );
\accu_V_17_fu_1346_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_81_fu_18102_p2(9),
      Q => accu_V_81_reg_22106(9),
      R => '0'
    );
\accu_V_18_fu_1350[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_82_reg_22111(10),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_50_fu_16391_p3(10)
    );
\accu_V_18_fu_1350[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_82_reg_22111(9),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_50_fu_16391_p3(9)
    );
\accu_V_18_fu_1350[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_82_reg_22111(8),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_50_fu_16391_p3(8)
    );
\accu_V_18_fu_1350[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FFFFE8FFE8E800"
    )
        port map (
      I0 => add_ln840_296_reg_21446(0),
      I1 => add_ln840_292_reg_21436(0),
      I2 => add_ln840_300_reg_21456(0),
      I3 => add_ln840_300_reg_21456(1),
      I4 => add_ln840_292_reg_21436(1),
      I5 => add_ln840_296_reg_21446(1),
      O => \accu_V_18_fu_1350[3]_i_10_n_3\
    );
\accu_V_18_fu_1350[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln840_298_reg_21451(0),
      I1 => xor_ln1019_603_reg_21421,
      I2 => add_ln840_295_reg_21441(0),
      I3 => add_ln840_298_reg_21451(1),
      I4 => add_ln840_295_reg_21441(1),
      O => \accu_V_18_fu_1350[3]_i_11_n_3\
    );
\accu_V_18_fu_1350[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln840_300_reg_21456(0),
      I1 => add_ln840_292_reg_21436(0),
      I2 => add_ln840_296_reg_21446(0),
      I3 => add_ln840_292_reg_21436(1),
      I4 => add_ln840_296_reg_21446(1),
      I5 => add_ln840_300_reg_21456(1),
      O => \accu_V_18_fu_1350[3]_i_12_n_3\
    );
\accu_V_18_fu_1350[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_300_reg_21456(0),
      I1 => add_ln840_296_reg_21446(0),
      I2 => add_ln840_292_reg_21436(0),
      O => \accu_V_18_fu_1350[3]_i_13_n_3\
    );
\accu_V_18_fu_1350[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_298_reg_21451(0),
      I1 => add_ln840_295_reg_21441(0),
      I2 => xor_ln1019_603_reg_21421,
      O => \accu_V_18_fu_1350[3]_i_14_n_3\
    );
\accu_V_18_fu_1350[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_18_fu_1350[3]_i_9_n_3\,
      I1 => \accu_V_18_fu_1350_reg[7]_i_4_n_8\,
      I2 => \accu_V_18_fu_1350[3]_i_10_n_3\,
      O => \accu_V_18_fu_1350[3]_i_2_n_3\
    );
\accu_V_18_fu_1350[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_18_fu_1350[3]_i_11_n_3\,
      I1 => \accu_V_18_fu_1350_reg[7]_i_4_n_9\,
      I2 => \accu_V_18_fu_1350[3]_i_12_n_3\,
      O => \accu_V_18_fu_1350[3]_i_3_n_3\
    );
\accu_V_18_fu_1350[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => xor_ln1019_603_reg_21421,
      I1 => add_ln840_295_reg_21441(0),
      I2 => add_ln840_298_reg_21451(0),
      I3 => \accu_V_18_fu_1350_reg[7]_i_4_n_10\,
      I4 => \accu_V_18_fu_1350[3]_i_13_n_3\,
      O => \accu_V_18_fu_1350[3]_i_4_n_3\
    );
\accu_V_18_fu_1350[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \accu_V_18_fu_1350[3]_i_10_n_3\,
      I1 => \accu_V_18_fu_1350_reg[7]_i_4_n_8\,
      I2 => \accu_V_18_fu_1350[3]_i_9_n_3\,
      I3 => \accu_V_18_fu_1350_reg[7]_i_4_n_7\,
      I4 => \accu_V_18_fu_1350[7]_i_9_n_3\,
      O => \accu_V_18_fu_1350[3]_i_5_n_3\
    );
\accu_V_18_fu_1350[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_18_fu_1350[3]_i_3_n_3\,
      I1 => \accu_V_18_fu_1350_reg[7]_i_4_n_8\,
      I2 => \accu_V_18_fu_1350[3]_i_9_n_3\,
      I3 => \accu_V_18_fu_1350[3]_i_10_n_3\,
      O => \accu_V_18_fu_1350[3]_i_6_n_3\
    );
\accu_V_18_fu_1350[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_18_fu_1350[3]_i_11_n_3\,
      I1 => \accu_V_18_fu_1350_reg[7]_i_4_n_9\,
      I2 => \accu_V_18_fu_1350[3]_i_12_n_3\,
      I3 => \accu_V_18_fu_1350[3]_i_4_n_3\,
      O => \accu_V_18_fu_1350[3]_i_7_n_3\
    );
\accu_V_18_fu_1350[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln840_292_reg_21436(0),
      I1 => add_ln840_296_reg_21446(0),
      I2 => add_ln840_300_reg_21456(0),
      I3 => \accu_V_18_fu_1350[3]_i_14_n_3\,
      I4 => \accu_V_18_fu_1350_reg[7]_i_4_n_10\,
      O => \accu_V_18_fu_1350[3]_i_8_n_3\
    );
\accu_V_18_fu_1350[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => add_ln840_298_reg_21451(1),
      I1 => add_ln840_295_reg_21441(1),
      I2 => add_ln840_298_reg_21451(0),
      I3 => xor_ln1019_603_reg_21421,
      I4 => add_ln840_295_reg_21441(0),
      O => \accu_V_18_fu_1350[3]_i_9_n_3\
    );
\accu_V_18_fu_1350[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      I1 => accu_V_82_reg_22111(1),
      I2 => add_ln840_291_reg_21431(1),
      I3 => add_ln840_289_reg_21426(1),
      O => \accu_V_18_fu_1350[7]_i_10_n_3\
    );
\accu_V_18_fu_1350[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      I1 => accu_V_82_reg_22111(0),
      I2 => add_ln840_291_reg_21431(0),
      I3 => add_ln840_289_reg_21426(0),
      O => \accu_V_18_fu_1350[7]_i_11_n_3\
    );
\accu_V_18_fu_1350[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_82_reg_22111(3),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_50_fu_16391_p3(3)
    );
\accu_V_18_fu_1350[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => add_ln840_289_reg_21426(1),
      I1 => add_ln840_291_reg_21431(1),
      I2 => accu_V_82_reg_22111(1),
      I3 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      I4 => accu_V_82_reg_22111(2),
      O => \accu_V_18_fu_1350[7]_i_13_n_3\
    );
\accu_V_18_fu_1350[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \accu_V_18_fu_1350[7]_i_11_n_3\,
      I1 => add_ln840_291_reg_21431(1),
      I2 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      I3 => accu_V_82_reg_22111(1),
      I4 => add_ln840_289_reg_21426(1),
      O => \accu_V_18_fu_1350[7]_i_14_n_3\
    );
\accu_V_18_fu_1350[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      I1 => accu_V_82_reg_22111(0),
      I2 => add_ln840_291_reg_21431(0),
      I3 => add_ln840_289_reg_21426(0),
      O => \accu_V_18_fu_1350[7]_i_15_n_3\
    );
\accu_V_18_fu_1350[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \accu_V_18_fu_1350[7]_i_9_n_3\,
      I1 => \accu_V_18_fu_1350_reg[7]_i_4_n_7\,
      I2 => \accu_V_18_fu_1350_reg[7]_i_2_n_10\,
      O => \accu_V_18_fu_1350[7]_i_3_n_3\
    );
\accu_V_18_fu_1350[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_82_reg_22111(7),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_50_fu_16391_p3(7)
    );
\accu_V_18_fu_1350[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_82_reg_22111(6),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_50_fu_16391_p3(6)
    );
\accu_V_18_fu_1350[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_82_reg_22111(5),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_50_fu_16391_p3(5)
    );
\accu_V_18_fu_1350[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_82_reg_22111(4),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_50_fu_16391_p3(4)
    );
\accu_V_18_fu_1350[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E800000000000000"
    )
        port map (
      I0 => add_ln840_296_reg_21446(0),
      I1 => add_ln840_292_reg_21436(0),
      I2 => add_ln840_300_reg_21456(0),
      I3 => add_ln840_300_reg_21456(1),
      I4 => add_ln840_296_reg_21446(1),
      I5 => add_ln840_292_reg_21436(1),
      O => \accu_V_18_fu_1350[7]_i_9_n_3\
    );
\accu_V_18_fu_1350_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_82_fu_18190_p2(0),
      Q => accu_V_82_reg_22111(0),
      R => '0'
    );
\accu_V_18_fu_1350_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_82_fu_18190_p2(10),
      Q => accu_V_82_reg_22111(10),
      R => '0'
    );
\accu_V_18_fu_1350_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_18_fu_1350_reg[7]_i_1_n_3\,
      CO(3 downto 2) => \NLW_accu_V_18_fu_1350_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_18_fu_1350_reg[10]_i_1_n_5\,
      CO(0) => \accu_V_18_fu_1350_reg[10]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accu_V_18_fu_1350_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => accu_V_82_fu_18190_p2(10 downto 8),
      S(3) => '0',
      S(2) => \accu_V_18_fu_1350_reg[10]_i_2_n_8\,
      S(1) => \accu_V_18_fu_1350_reg[10]_i_2_n_9\,
      S(0) => \accu_V_18_fu_1350_reg[10]_i_2_n_10\
    );
\accu_V_18_fu_1350_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_18_fu_1350_reg[7]_i_2_n_3\,
      CO(3 downto 2) => \NLW_accu_V_18_fu_1350_reg[10]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_18_fu_1350_reg[10]_i_2_n_5\,
      CO(0) => \accu_V_18_fu_1350_reg[10]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accu_V_18_fu_1350_reg[10]_i_2_O_UNCONNECTED\(3),
      O(2) => \accu_V_18_fu_1350_reg[10]_i_2_n_8\,
      O(1) => \accu_V_18_fu_1350_reg[10]_i_2_n_9\,
      O(0) => \accu_V_18_fu_1350_reg[10]_i_2_n_10\,
      S(3) => '0',
      S(2 downto 0) => accu_V_50_fu_16391_p3(10 downto 8)
    );
\accu_V_18_fu_1350_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_82_fu_18190_p2(1),
      Q => accu_V_82_reg_22111(1),
      R => '0'
    );
\accu_V_18_fu_1350_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_82_fu_18190_p2(2),
      Q => accu_V_82_reg_22111(2),
      R => '0'
    );
\accu_V_18_fu_1350_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_82_fu_18190_p2(3),
      Q => accu_V_82_reg_22111(3),
      R => '0'
    );
\accu_V_18_fu_1350_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_18_fu_1350_reg[3]_i_1_n_3\,
      CO(2) => \accu_V_18_fu_1350_reg[3]_i_1_n_4\,
      CO(1) => \accu_V_18_fu_1350_reg[3]_i_1_n_5\,
      CO(0) => \accu_V_18_fu_1350_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_18_fu_1350[3]_i_2_n_3\,
      DI(2) => \accu_V_18_fu_1350[3]_i_3_n_3\,
      DI(1) => \accu_V_18_fu_1350[3]_i_4_n_3\,
      DI(0) => '0',
      O(3 downto 0) => accu_V_82_fu_18190_p2(3 downto 0),
      S(3) => \accu_V_18_fu_1350[3]_i_5_n_3\,
      S(2) => \accu_V_18_fu_1350[3]_i_6_n_3\,
      S(1) => \accu_V_18_fu_1350[3]_i_7_n_3\,
      S(0) => \accu_V_18_fu_1350[3]_i_8_n_3\
    );
\accu_V_18_fu_1350_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_82_fu_18190_p2(4),
      Q => accu_V_82_reg_22111(4),
      R => '0'
    );
\accu_V_18_fu_1350_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_82_fu_18190_p2(5),
      Q => accu_V_82_reg_22111(5),
      R => '0'
    );
\accu_V_18_fu_1350_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_82_fu_18190_p2(6),
      Q => accu_V_82_reg_22111(6),
      R => '0'
    );
\accu_V_18_fu_1350_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_82_fu_18190_p2(7),
      Q => accu_V_82_reg_22111(7),
      R => '0'
    );
\accu_V_18_fu_1350_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_18_fu_1350_reg[3]_i_1_n_3\,
      CO(3) => \accu_V_18_fu_1350_reg[7]_i_1_n_3\,
      CO(2) => \accu_V_18_fu_1350_reg[7]_i_1_n_4\,
      CO(1) => \accu_V_18_fu_1350_reg[7]_i_1_n_5\,
      CO(0) => \accu_V_18_fu_1350_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \accu_V_18_fu_1350_reg[7]_i_2_n_10\,
      O(3 downto 0) => accu_V_82_fu_18190_p2(7 downto 4),
      S(3) => \accu_V_18_fu_1350_reg[7]_i_2_n_7\,
      S(2) => \accu_V_18_fu_1350_reg[7]_i_2_n_8\,
      S(1) => \accu_V_18_fu_1350_reg[7]_i_2_n_9\,
      S(0) => \accu_V_18_fu_1350[7]_i_3_n_3\
    );
\accu_V_18_fu_1350_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_18_fu_1350_reg[7]_i_4_n_3\,
      CO(3) => \accu_V_18_fu_1350_reg[7]_i_2_n_3\,
      CO(2) => \accu_V_18_fu_1350_reg[7]_i_2_n_4\,
      CO(1) => \accu_V_18_fu_1350_reg[7]_i_2_n_5\,
      CO(0) => \accu_V_18_fu_1350_reg[7]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \accu_V_18_fu_1350_reg[7]_i_2_n_7\,
      O(2) => \accu_V_18_fu_1350_reg[7]_i_2_n_8\,
      O(1) => \accu_V_18_fu_1350_reg[7]_i_2_n_9\,
      O(0) => \accu_V_18_fu_1350_reg[7]_i_2_n_10\,
      S(3 downto 0) => accu_V_50_fu_16391_p3(7 downto 4)
    );
\accu_V_18_fu_1350_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_18_fu_1350_reg[7]_i_4_n_3\,
      CO(2) => \accu_V_18_fu_1350_reg[7]_i_4_n_4\,
      CO(1) => \accu_V_18_fu_1350_reg[7]_i_4_n_5\,
      CO(0) => \accu_V_18_fu_1350_reg[7]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \accu_V_18_fu_1350[7]_i_10_n_3\,
      DI(1) => \accu_V_18_fu_1350[7]_i_11_n_3\,
      DI(0) => '0',
      O(3) => \accu_V_18_fu_1350_reg[7]_i_4_n_7\,
      O(2) => \accu_V_18_fu_1350_reg[7]_i_4_n_8\,
      O(1) => \accu_V_18_fu_1350_reg[7]_i_4_n_9\,
      O(0) => \accu_V_18_fu_1350_reg[7]_i_4_n_10\,
      S(3) => accu_V_50_fu_16391_p3(3),
      S(2) => \accu_V_18_fu_1350[7]_i_13_n_3\,
      S(1) => \accu_V_18_fu_1350[7]_i_14_n_3\,
      S(0) => \accu_V_18_fu_1350[7]_i_15_n_3\
    );
\accu_V_18_fu_1350_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_82_fu_18190_p2(8),
      Q => accu_V_82_reg_22111(8),
      R => '0'
    );
\accu_V_18_fu_1350_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_82_fu_18190_p2(9),
      Q => accu_V_82_reg_22111(9),
      R => '0'
    );
\accu_V_19_fu_1354[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_83_reg_22116(10),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_51_fu_16384_p3(10)
    );
\accu_V_19_fu_1354[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_83_reg_22116(9),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_51_fu_16384_p3(9)
    );
\accu_V_19_fu_1354[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_83_reg_22116(8),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_51_fu_16384_p3(8)
    );
\accu_V_19_fu_1354[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FFFFE8FFE8E800"
    )
        port map (
      I0 => add_ln840_312_reg_21486(0),
      I1 => add_ln840_308_reg_21476(0),
      I2 => add_ln840_316_reg_21496(0),
      I3 => add_ln840_316_reg_21496(1),
      I4 => add_ln840_308_reg_21476(1),
      I5 => add_ln840_312_reg_21486(1),
      O => \accu_V_19_fu_1354[3]_i_10_n_3\
    );
\accu_V_19_fu_1354[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln840_314_reg_21491(0),
      I1 => xor_ln1019_635_reg_21461,
      I2 => add_ln840_311_reg_21481(0),
      I3 => add_ln840_314_reg_21491(1),
      I4 => add_ln840_311_reg_21481(1),
      O => \accu_V_19_fu_1354[3]_i_11_n_3\
    );
\accu_V_19_fu_1354[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln840_316_reg_21496(0),
      I1 => add_ln840_308_reg_21476(0),
      I2 => add_ln840_312_reg_21486(0),
      I3 => add_ln840_308_reg_21476(1),
      I4 => add_ln840_312_reg_21486(1),
      I5 => add_ln840_316_reg_21496(1),
      O => \accu_V_19_fu_1354[3]_i_12_n_3\
    );
\accu_V_19_fu_1354[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_316_reg_21496(0),
      I1 => add_ln840_312_reg_21486(0),
      I2 => add_ln840_308_reg_21476(0),
      O => \accu_V_19_fu_1354[3]_i_13_n_3\
    );
\accu_V_19_fu_1354[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_314_reg_21491(0),
      I1 => add_ln840_311_reg_21481(0),
      I2 => xor_ln1019_635_reg_21461,
      O => \accu_V_19_fu_1354[3]_i_14_n_3\
    );
\accu_V_19_fu_1354[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_19_fu_1354[3]_i_9_n_3\,
      I1 => \accu_V_19_fu_1354_reg[7]_i_4_n_8\,
      I2 => \accu_V_19_fu_1354[3]_i_10_n_3\,
      O => \accu_V_19_fu_1354[3]_i_2_n_3\
    );
\accu_V_19_fu_1354[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_19_fu_1354[3]_i_11_n_3\,
      I1 => \accu_V_19_fu_1354_reg[7]_i_4_n_9\,
      I2 => \accu_V_19_fu_1354[3]_i_12_n_3\,
      O => \accu_V_19_fu_1354[3]_i_3_n_3\
    );
\accu_V_19_fu_1354[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => xor_ln1019_635_reg_21461,
      I1 => add_ln840_311_reg_21481(0),
      I2 => add_ln840_314_reg_21491(0),
      I3 => \accu_V_19_fu_1354_reg[7]_i_4_n_10\,
      I4 => \accu_V_19_fu_1354[3]_i_13_n_3\,
      O => \accu_V_19_fu_1354[3]_i_4_n_3\
    );
\accu_V_19_fu_1354[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \accu_V_19_fu_1354[3]_i_10_n_3\,
      I1 => \accu_V_19_fu_1354_reg[7]_i_4_n_8\,
      I2 => \accu_V_19_fu_1354[3]_i_9_n_3\,
      I3 => \accu_V_19_fu_1354_reg[7]_i_4_n_7\,
      I4 => \accu_V_19_fu_1354[7]_i_9_n_3\,
      O => \accu_V_19_fu_1354[3]_i_5_n_3\
    );
\accu_V_19_fu_1354[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_19_fu_1354[3]_i_3_n_3\,
      I1 => \accu_V_19_fu_1354_reg[7]_i_4_n_8\,
      I2 => \accu_V_19_fu_1354[3]_i_9_n_3\,
      I3 => \accu_V_19_fu_1354[3]_i_10_n_3\,
      O => \accu_V_19_fu_1354[3]_i_6_n_3\
    );
\accu_V_19_fu_1354[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_19_fu_1354[3]_i_11_n_3\,
      I1 => \accu_V_19_fu_1354_reg[7]_i_4_n_9\,
      I2 => \accu_V_19_fu_1354[3]_i_12_n_3\,
      I3 => \accu_V_19_fu_1354[3]_i_4_n_3\,
      O => \accu_V_19_fu_1354[3]_i_7_n_3\
    );
\accu_V_19_fu_1354[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln840_308_reg_21476(0),
      I1 => add_ln840_312_reg_21486(0),
      I2 => add_ln840_316_reg_21496(0),
      I3 => \accu_V_19_fu_1354[3]_i_14_n_3\,
      I4 => \accu_V_19_fu_1354_reg[7]_i_4_n_10\,
      O => \accu_V_19_fu_1354[3]_i_8_n_3\
    );
\accu_V_19_fu_1354[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => add_ln840_314_reg_21491(1),
      I1 => add_ln840_311_reg_21481(1),
      I2 => add_ln840_314_reg_21491(0),
      I3 => xor_ln1019_635_reg_21461,
      I4 => add_ln840_311_reg_21481(0),
      O => \accu_V_19_fu_1354[3]_i_9_n_3\
    );
\accu_V_19_fu_1354[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      I1 => accu_V_83_reg_22116(1),
      I2 => add_ln840_307_reg_21471(1),
      I3 => add_ln840_305_reg_21466(1),
      O => \accu_V_19_fu_1354[7]_i_10_n_3\
    );
\accu_V_19_fu_1354[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      I1 => accu_V_83_reg_22116(0),
      I2 => add_ln840_307_reg_21471(0),
      I3 => add_ln840_305_reg_21466(0),
      O => \accu_V_19_fu_1354[7]_i_11_n_3\
    );
\accu_V_19_fu_1354[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_83_reg_22116(3),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_51_fu_16384_p3(3)
    );
\accu_V_19_fu_1354[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => add_ln840_305_reg_21466(1),
      I1 => add_ln840_307_reg_21471(1),
      I2 => accu_V_83_reg_22116(1),
      I3 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      I4 => accu_V_83_reg_22116(2),
      O => \accu_V_19_fu_1354[7]_i_13_n_3\
    );
\accu_V_19_fu_1354[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \accu_V_19_fu_1354[7]_i_11_n_3\,
      I1 => add_ln840_307_reg_21471(1),
      I2 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      I3 => accu_V_83_reg_22116(1),
      I4 => add_ln840_305_reg_21466(1),
      O => \accu_V_19_fu_1354[7]_i_14_n_3\
    );
\accu_V_19_fu_1354[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      I1 => accu_V_83_reg_22116(0),
      I2 => add_ln840_307_reg_21471(0),
      I3 => add_ln840_305_reg_21466(0),
      O => \accu_V_19_fu_1354[7]_i_15_n_3\
    );
\accu_V_19_fu_1354[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \accu_V_19_fu_1354[7]_i_9_n_3\,
      I1 => \accu_V_19_fu_1354_reg[7]_i_4_n_7\,
      I2 => \accu_V_19_fu_1354_reg[7]_i_2_n_10\,
      O => \accu_V_19_fu_1354[7]_i_3_n_3\
    );
\accu_V_19_fu_1354[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_83_reg_22116(7),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_51_fu_16384_p3(7)
    );
\accu_V_19_fu_1354[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_83_reg_22116(6),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_51_fu_16384_p3(6)
    );
\accu_V_19_fu_1354[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_83_reg_22116(5),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_51_fu_16384_p3(5)
    );
\accu_V_19_fu_1354[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_83_reg_22116(4),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_51_fu_16384_p3(4)
    );
\accu_V_19_fu_1354[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E800000000000000"
    )
        port map (
      I0 => add_ln840_312_reg_21486(0),
      I1 => add_ln840_308_reg_21476(0),
      I2 => add_ln840_316_reg_21496(0),
      I3 => add_ln840_316_reg_21496(1),
      I4 => add_ln840_312_reg_21486(1),
      I5 => add_ln840_308_reg_21476(1),
      O => \accu_V_19_fu_1354[7]_i_9_n_3\
    );
\accu_V_19_fu_1354_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_83_fu_18278_p2(0),
      Q => accu_V_83_reg_22116(0),
      R => '0'
    );
\accu_V_19_fu_1354_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_83_fu_18278_p2(10),
      Q => accu_V_83_reg_22116(10),
      R => '0'
    );
\accu_V_19_fu_1354_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_19_fu_1354_reg[7]_i_1_n_3\,
      CO(3 downto 2) => \NLW_accu_V_19_fu_1354_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_19_fu_1354_reg[10]_i_1_n_5\,
      CO(0) => \accu_V_19_fu_1354_reg[10]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accu_V_19_fu_1354_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => accu_V_83_fu_18278_p2(10 downto 8),
      S(3) => '0',
      S(2) => \accu_V_19_fu_1354_reg[10]_i_2_n_8\,
      S(1) => \accu_V_19_fu_1354_reg[10]_i_2_n_9\,
      S(0) => \accu_V_19_fu_1354_reg[10]_i_2_n_10\
    );
\accu_V_19_fu_1354_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_19_fu_1354_reg[7]_i_2_n_3\,
      CO(3 downto 2) => \NLW_accu_V_19_fu_1354_reg[10]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_19_fu_1354_reg[10]_i_2_n_5\,
      CO(0) => \accu_V_19_fu_1354_reg[10]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accu_V_19_fu_1354_reg[10]_i_2_O_UNCONNECTED\(3),
      O(2) => \accu_V_19_fu_1354_reg[10]_i_2_n_8\,
      O(1) => \accu_V_19_fu_1354_reg[10]_i_2_n_9\,
      O(0) => \accu_V_19_fu_1354_reg[10]_i_2_n_10\,
      S(3) => '0',
      S(2 downto 0) => accu_V_51_fu_16384_p3(10 downto 8)
    );
\accu_V_19_fu_1354_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_83_fu_18278_p2(1),
      Q => accu_V_83_reg_22116(1),
      R => '0'
    );
\accu_V_19_fu_1354_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_83_fu_18278_p2(2),
      Q => accu_V_83_reg_22116(2),
      R => '0'
    );
\accu_V_19_fu_1354_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_83_fu_18278_p2(3),
      Q => accu_V_83_reg_22116(3),
      R => '0'
    );
\accu_V_19_fu_1354_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_19_fu_1354_reg[3]_i_1_n_3\,
      CO(2) => \accu_V_19_fu_1354_reg[3]_i_1_n_4\,
      CO(1) => \accu_V_19_fu_1354_reg[3]_i_1_n_5\,
      CO(0) => \accu_V_19_fu_1354_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_19_fu_1354[3]_i_2_n_3\,
      DI(2) => \accu_V_19_fu_1354[3]_i_3_n_3\,
      DI(1) => \accu_V_19_fu_1354[3]_i_4_n_3\,
      DI(0) => '0',
      O(3 downto 0) => accu_V_83_fu_18278_p2(3 downto 0),
      S(3) => \accu_V_19_fu_1354[3]_i_5_n_3\,
      S(2) => \accu_V_19_fu_1354[3]_i_6_n_3\,
      S(1) => \accu_V_19_fu_1354[3]_i_7_n_3\,
      S(0) => \accu_V_19_fu_1354[3]_i_8_n_3\
    );
\accu_V_19_fu_1354_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_83_fu_18278_p2(4),
      Q => accu_V_83_reg_22116(4),
      R => '0'
    );
\accu_V_19_fu_1354_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_83_fu_18278_p2(5),
      Q => accu_V_83_reg_22116(5),
      R => '0'
    );
\accu_V_19_fu_1354_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_83_fu_18278_p2(6),
      Q => accu_V_83_reg_22116(6),
      R => '0'
    );
\accu_V_19_fu_1354_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_83_fu_18278_p2(7),
      Q => accu_V_83_reg_22116(7),
      R => '0'
    );
\accu_V_19_fu_1354_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_19_fu_1354_reg[3]_i_1_n_3\,
      CO(3) => \accu_V_19_fu_1354_reg[7]_i_1_n_3\,
      CO(2) => \accu_V_19_fu_1354_reg[7]_i_1_n_4\,
      CO(1) => \accu_V_19_fu_1354_reg[7]_i_1_n_5\,
      CO(0) => \accu_V_19_fu_1354_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \accu_V_19_fu_1354_reg[7]_i_2_n_10\,
      O(3 downto 0) => accu_V_83_fu_18278_p2(7 downto 4),
      S(3) => \accu_V_19_fu_1354_reg[7]_i_2_n_7\,
      S(2) => \accu_V_19_fu_1354_reg[7]_i_2_n_8\,
      S(1) => \accu_V_19_fu_1354_reg[7]_i_2_n_9\,
      S(0) => \accu_V_19_fu_1354[7]_i_3_n_3\
    );
\accu_V_19_fu_1354_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_19_fu_1354_reg[7]_i_4_n_3\,
      CO(3) => \accu_V_19_fu_1354_reg[7]_i_2_n_3\,
      CO(2) => \accu_V_19_fu_1354_reg[7]_i_2_n_4\,
      CO(1) => \accu_V_19_fu_1354_reg[7]_i_2_n_5\,
      CO(0) => \accu_V_19_fu_1354_reg[7]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \accu_V_19_fu_1354_reg[7]_i_2_n_7\,
      O(2) => \accu_V_19_fu_1354_reg[7]_i_2_n_8\,
      O(1) => \accu_V_19_fu_1354_reg[7]_i_2_n_9\,
      O(0) => \accu_V_19_fu_1354_reg[7]_i_2_n_10\,
      S(3 downto 0) => accu_V_51_fu_16384_p3(7 downto 4)
    );
\accu_V_19_fu_1354_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_19_fu_1354_reg[7]_i_4_n_3\,
      CO(2) => \accu_V_19_fu_1354_reg[7]_i_4_n_4\,
      CO(1) => \accu_V_19_fu_1354_reg[7]_i_4_n_5\,
      CO(0) => \accu_V_19_fu_1354_reg[7]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \accu_V_19_fu_1354[7]_i_10_n_3\,
      DI(1) => \accu_V_19_fu_1354[7]_i_11_n_3\,
      DI(0) => '0',
      O(3) => \accu_V_19_fu_1354_reg[7]_i_4_n_7\,
      O(2) => \accu_V_19_fu_1354_reg[7]_i_4_n_8\,
      O(1) => \accu_V_19_fu_1354_reg[7]_i_4_n_9\,
      O(0) => \accu_V_19_fu_1354_reg[7]_i_4_n_10\,
      S(3) => accu_V_51_fu_16384_p3(3),
      S(2) => \accu_V_19_fu_1354[7]_i_13_n_3\,
      S(1) => \accu_V_19_fu_1354[7]_i_14_n_3\,
      S(0) => \accu_V_19_fu_1354[7]_i_15_n_3\
    );
\accu_V_19_fu_1354_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_83_fu_18278_p2(8),
      Q => accu_V_83_reg_22116(8),
      R => '0'
    );
\accu_V_19_fu_1354_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_83_fu_18278_p2(9),
      Q => accu_V_83_reg_22116(9),
      R => '0'
    );
\accu_V_1_fu_1282[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_65_reg_22026(10),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__1_n_3\,
      O => accu_V_33_fu_16510_p3(10)
    );
\accu_V_1_fu_1282[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_65_reg_22026(9),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__1_n_3\,
      O => accu_V_33_fu_16510_p3(9)
    );
\accu_V_1_fu_1282[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_65_reg_22026(8),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__1_n_3\,
      O => accu_V_33_fu_16510_p3(8)
    );
\accu_V_1_fu_1282[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FFFFE8FFE8E800"
    )
        port map (
      I0 => add_ln840_24_reg_20766(0),
      I1 => add_ln840_20_reg_20756(0),
      I2 => add_ln840_28_reg_20776(0),
      I3 => add_ln840_28_reg_20776(1),
      I4 => add_ln840_20_reg_20756(1),
      I5 => add_ln840_24_reg_20766(1),
      O => \accu_V_1_fu_1282[3]_i_10_n_3\
    );
\accu_V_1_fu_1282[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln840_26_reg_20771(0),
      I1 => xor_ln1019_59_reg_20741,
      I2 => add_ln840_23_reg_20761(0),
      I3 => add_ln840_26_reg_20771(1),
      I4 => add_ln840_23_reg_20761(1),
      O => \accu_V_1_fu_1282[3]_i_11_n_3\
    );
\accu_V_1_fu_1282[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln840_28_reg_20776(0),
      I1 => add_ln840_20_reg_20756(0),
      I2 => add_ln840_24_reg_20766(0),
      I3 => add_ln840_20_reg_20756(1),
      I4 => add_ln840_24_reg_20766(1),
      I5 => add_ln840_28_reg_20776(1),
      O => \accu_V_1_fu_1282[3]_i_12_n_3\
    );
\accu_V_1_fu_1282[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_28_reg_20776(0),
      I1 => add_ln840_24_reg_20766(0),
      I2 => add_ln840_20_reg_20756(0),
      O => \accu_V_1_fu_1282[3]_i_13_n_3\
    );
\accu_V_1_fu_1282[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_26_reg_20771(0),
      I1 => add_ln840_23_reg_20761(0),
      I2 => xor_ln1019_59_reg_20741,
      O => \accu_V_1_fu_1282[3]_i_14_n_3\
    );
\accu_V_1_fu_1282[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_1_fu_1282[3]_i_9_n_3\,
      I1 => \accu_V_1_fu_1282_reg[7]_i_4_n_8\,
      I2 => \accu_V_1_fu_1282[3]_i_10_n_3\,
      O => \accu_V_1_fu_1282[3]_i_2_n_3\
    );
\accu_V_1_fu_1282[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_1_fu_1282[3]_i_11_n_3\,
      I1 => \accu_V_1_fu_1282_reg[7]_i_4_n_9\,
      I2 => \accu_V_1_fu_1282[3]_i_12_n_3\,
      O => \accu_V_1_fu_1282[3]_i_3_n_3\
    );
\accu_V_1_fu_1282[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => xor_ln1019_59_reg_20741,
      I1 => add_ln840_23_reg_20761(0),
      I2 => add_ln840_26_reg_20771(0),
      I3 => \accu_V_1_fu_1282_reg[7]_i_4_n_10\,
      I4 => \accu_V_1_fu_1282[3]_i_13_n_3\,
      O => \accu_V_1_fu_1282[3]_i_4_n_3\
    );
\accu_V_1_fu_1282[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \accu_V_1_fu_1282[3]_i_10_n_3\,
      I1 => \accu_V_1_fu_1282_reg[7]_i_4_n_8\,
      I2 => \accu_V_1_fu_1282[3]_i_9_n_3\,
      I3 => \accu_V_1_fu_1282_reg[7]_i_4_n_7\,
      I4 => \accu_V_1_fu_1282[7]_i_9_n_3\,
      O => \accu_V_1_fu_1282[3]_i_5_n_3\
    );
\accu_V_1_fu_1282[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_1_fu_1282[3]_i_3_n_3\,
      I1 => \accu_V_1_fu_1282_reg[7]_i_4_n_8\,
      I2 => \accu_V_1_fu_1282[3]_i_9_n_3\,
      I3 => \accu_V_1_fu_1282[3]_i_10_n_3\,
      O => \accu_V_1_fu_1282[3]_i_6_n_3\
    );
\accu_V_1_fu_1282[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_1_fu_1282[3]_i_11_n_3\,
      I1 => \accu_V_1_fu_1282_reg[7]_i_4_n_9\,
      I2 => \accu_V_1_fu_1282[3]_i_12_n_3\,
      I3 => \accu_V_1_fu_1282[3]_i_4_n_3\,
      O => \accu_V_1_fu_1282[3]_i_7_n_3\
    );
\accu_V_1_fu_1282[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln840_20_reg_20756(0),
      I1 => add_ln840_24_reg_20766(0),
      I2 => add_ln840_28_reg_20776(0),
      I3 => \accu_V_1_fu_1282[3]_i_14_n_3\,
      I4 => \accu_V_1_fu_1282_reg[7]_i_4_n_10\,
      O => \accu_V_1_fu_1282[3]_i_8_n_3\
    );
\accu_V_1_fu_1282[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => add_ln840_26_reg_20771(1),
      I1 => add_ln840_23_reg_20761(1),
      I2 => add_ln840_26_reg_20771(0),
      I3 => xor_ln1019_59_reg_20741,
      I4 => add_ln840_23_reg_20761(0),
      O => \accu_V_1_fu_1282[3]_i_9_n_3\
    );
\accu_V_1_fu_1282[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_rep__1_n_3\,
      I1 => accu_V_65_reg_22026(1),
      I2 => add_ln840_19_reg_20751(1),
      I3 => add_ln840_17_reg_20746(1),
      O => \accu_V_1_fu_1282[7]_i_10_n_3\
    );
\accu_V_1_fu_1282[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_rep__1_n_3\,
      I1 => accu_V_65_reg_22026(0),
      I2 => add_ln840_19_reg_20751(0),
      I3 => add_ln840_17_reg_20746(0),
      O => \accu_V_1_fu_1282[7]_i_11_n_3\
    );
\accu_V_1_fu_1282[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_65_reg_22026(3),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__1_n_3\,
      O => accu_V_33_fu_16510_p3(3)
    );
\accu_V_1_fu_1282[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => add_ln840_17_reg_20746(1),
      I1 => add_ln840_19_reg_20751(1),
      I2 => accu_V_65_reg_22026(1),
      I3 => \icmp_ln272_reg_20665_reg[0]_rep__1_n_3\,
      I4 => accu_V_65_reg_22026(2),
      O => \accu_V_1_fu_1282[7]_i_13_n_3\
    );
\accu_V_1_fu_1282[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \accu_V_1_fu_1282[7]_i_11_n_3\,
      I1 => add_ln840_19_reg_20751(1),
      I2 => \icmp_ln272_reg_20665_reg[0]_rep__1_n_3\,
      I3 => accu_V_65_reg_22026(1),
      I4 => add_ln840_17_reg_20746(1),
      O => \accu_V_1_fu_1282[7]_i_14_n_3\
    );
\accu_V_1_fu_1282[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_rep__1_n_3\,
      I1 => accu_V_65_reg_22026(0),
      I2 => add_ln840_19_reg_20751(0),
      I3 => add_ln840_17_reg_20746(0),
      O => \accu_V_1_fu_1282[7]_i_15_n_3\
    );
\accu_V_1_fu_1282[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \accu_V_1_fu_1282[7]_i_9_n_3\,
      I1 => \accu_V_1_fu_1282_reg[7]_i_4_n_7\,
      I2 => \accu_V_1_fu_1282_reg[7]_i_2_n_10\,
      O => \accu_V_1_fu_1282[7]_i_3_n_3\
    );
\accu_V_1_fu_1282[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_65_reg_22026(7),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__1_n_3\,
      O => accu_V_33_fu_16510_p3(7)
    );
\accu_V_1_fu_1282[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_65_reg_22026(6),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__1_n_3\,
      O => accu_V_33_fu_16510_p3(6)
    );
\accu_V_1_fu_1282[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_65_reg_22026(5),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__1_n_3\,
      O => accu_V_33_fu_16510_p3(5)
    );
\accu_V_1_fu_1282[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_65_reg_22026(4),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__1_n_3\,
      O => accu_V_33_fu_16510_p3(4)
    );
\accu_V_1_fu_1282[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E800000000000000"
    )
        port map (
      I0 => add_ln840_24_reg_20766(0),
      I1 => add_ln840_20_reg_20756(0),
      I2 => add_ln840_28_reg_20776(0),
      I3 => add_ln840_28_reg_20776(1),
      I4 => add_ln840_24_reg_20766(1),
      I5 => add_ln840_20_reg_20756(1),
      O => \accu_V_1_fu_1282[7]_i_9_n_3\
    );
\accu_V_1_fu_1282_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_65_fu_16694_p2(0),
      Q => accu_V_65_reg_22026(0),
      R => '0'
    );
\accu_V_1_fu_1282_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_65_fu_16694_p2(10),
      Q => accu_V_65_reg_22026(10),
      R => '0'
    );
\accu_V_1_fu_1282_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_1_fu_1282_reg[7]_i_1_n_3\,
      CO(3 downto 2) => \NLW_accu_V_1_fu_1282_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_1_fu_1282_reg[10]_i_1_n_5\,
      CO(0) => \accu_V_1_fu_1282_reg[10]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accu_V_1_fu_1282_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => accu_V_65_fu_16694_p2(10 downto 8),
      S(3) => '0',
      S(2) => \accu_V_1_fu_1282_reg[10]_i_2_n_8\,
      S(1) => \accu_V_1_fu_1282_reg[10]_i_2_n_9\,
      S(0) => \accu_V_1_fu_1282_reg[10]_i_2_n_10\
    );
\accu_V_1_fu_1282_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_1_fu_1282_reg[7]_i_2_n_3\,
      CO(3 downto 2) => \NLW_accu_V_1_fu_1282_reg[10]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_1_fu_1282_reg[10]_i_2_n_5\,
      CO(0) => \accu_V_1_fu_1282_reg[10]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accu_V_1_fu_1282_reg[10]_i_2_O_UNCONNECTED\(3),
      O(2) => \accu_V_1_fu_1282_reg[10]_i_2_n_8\,
      O(1) => \accu_V_1_fu_1282_reg[10]_i_2_n_9\,
      O(0) => \accu_V_1_fu_1282_reg[10]_i_2_n_10\,
      S(3) => '0',
      S(2 downto 0) => accu_V_33_fu_16510_p3(10 downto 8)
    );
\accu_V_1_fu_1282_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_65_fu_16694_p2(1),
      Q => accu_V_65_reg_22026(1),
      R => '0'
    );
\accu_V_1_fu_1282_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_65_fu_16694_p2(2),
      Q => accu_V_65_reg_22026(2),
      R => '0'
    );
\accu_V_1_fu_1282_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_65_fu_16694_p2(3),
      Q => accu_V_65_reg_22026(3),
      R => '0'
    );
\accu_V_1_fu_1282_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_1_fu_1282_reg[3]_i_1_n_3\,
      CO(2) => \accu_V_1_fu_1282_reg[3]_i_1_n_4\,
      CO(1) => \accu_V_1_fu_1282_reg[3]_i_1_n_5\,
      CO(0) => \accu_V_1_fu_1282_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_1_fu_1282[3]_i_2_n_3\,
      DI(2) => \accu_V_1_fu_1282[3]_i_3_n_3\,
      DI(1) => \accu_V_1_fu_1282[3]_i_4_n_3\,
      DI(0) => '0',
      O(3 downto 0) => accu_V_65_fu_16694_p2(3 downto 0),
      S(3) => \accu_V_1_fu_1282[3]_i_5_n_3\,
      S(2) => \accu_V_1_fu_1282[3]_i_6_n_3\,
      S(1) => \accu_V_1_fu_1282[3]_i_7_n_3\,
      S(0) => \accu_V_1_fu_1282[3]_i_8_n_3\
    );
\accu_V_1_fu_1282_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_65_fu_16694_p2(4),
      Q => accu_V_65_reg_22026(4),
      R => '0'
    );
\accu_V_1_fu_1282_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_65_fu_16694_p2(5),
      Q => accu_V_65_reg_22026(5),
      R => '0'
    );
\accu_V_1_fu_1282_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_65_fu_16694_p2(6),
      Q => accu_V_65_reg_22026(6),
      R => '0'
    );
\accu_V_1_fu_1282_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_65_fu_16694_p2(7),
      Q => accu_V_65_reg_22026(7),
      R => '0'
    );
\accu_V_1_fu_1282_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_1_fu_1282_reg[3]_i_1_n_3\,
      CO(3) => \accu_V_1_fu_1282_reg[7]_i_1_n_3\,
      CO(2) => \accu_V_1_fu_1282_reg[7]_i_1_n_4\,
      CO(1) => \accu_V_1_fu_1282_reg[7]_i_1_n_5\,
      CO(0) => \accu_V_1_fu_1282_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \accu_V_1_fu_1282_reg[7]_i_2_n_10\,
      O(3 downto 0) => accu_V_65_fu_16694_p2(7 downto 4),
      S(3) => \accu_V_1_fu_1282_reg[7]_i_2_n_7\,
      S(2) => \accu_V_1_fu_1282_reg[7]_i_2_n_8\,
      S(1) => \accu_V_1_fu_1282_reg[7]_i_2_n_9\,
      S(0) => \accu_V_1_fu_1282[7]_i_3_n_3\
    );
\accu_V_1_fu_1282_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_1_fu_1282_reg[7]_i_4_n_3\,
      CO(3) => \accu_V_1_fu_1282_reg[7]_i_2_n_3\,
      CO(2) => \accu_V_1_fu_1282_reg[7]_i_2_n_4\,
      CO(1) => \accu_V_1_fu_1282_reg[7]_i_2_n_5\,
      CO(0) => \accu_V_1_fu_1282_reg[7]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \accu_V_1_fu_1282_reg[7]_i_2_n_7\,
      O(2) => \accu_V_1_fu_1282_reg[7]_i_2_n_8\,
      O(1) => \accu_V_1_fu_1282_reg[7]_i_2_n_9\,
      O(0) => \accu_V_1_fu_1282_reg[7]_i_2_n_10\,
      S(3 downto 0) => accu_V_33_fu_16510_p3(7 downto 4)
    );
\accu_V_1_fu_1282_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_1_fu_1282_reg[7]_i_4_n_3\,
      CO(2) => \accu_V_1_fu_1282_reg[7]_i_4_n_4\,
      CO(1) => \accu_V_1_fu_1282_reg[7]_i_4_n_5\,
      CO(0) => \accu_V_1_fu_1282_reg[7]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \accu_V_1_fu_1282[7]_i_10_n_3\,
      DI(1) => \accu_V_1_fu_1282[7]_i_11_n_3\,
      DI(0) => '0',
      O(3) => \accu_V_1_fu_1282_reg[7]_i_4_n_7\,
      O(2) => \accu_V_1_fu_1282_reg[7]_i_4_n_8\,
      O(1) => \accu_V_1_fu_1282_reg[7]_i_4_n_9\,
      O(0) => \accu_V_1_fu_1282_reg[7]_i_4_n_10\,
      S(3) => accu_V_33_fu_16510_p3(3),
      S(2) => \accu_V_1_fu_1282[7]_i_13_n_3\,
      S(1) => \accu_V_1_fu_1282[7]_i_14_n_3\,
      S(0) => \accu_V_1_fu_1282[7]_i_15_n_3\
    );
\accu_V_1_fu_1282_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_65_fu_16694_p2(8),
      Q => accu_V_65_reg_22026(8),
      R => '0'
    );
\accu_V_1_fu_1282_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_65_fu_16694_p2(9),
      Q => accu_V_65_reg_22026(9),
      R => '0'
    );
\accu_V_20_fu_1358[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_84_reg_22121(10),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_52_fu_16377_p3(10)
    );
\accu_V_20_fu_1358[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_84_reg_22121(9),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_52_fu_16377_p3(9)
    );
\accu_V_20_fu_1358[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_84_reg_22121(8),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_52_fu_16377_p3(8)
    );
\accu_V_20_fu_1358[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FFFFE8FFE8E800"
    )
        port map (
      I0 => add_ln840_328_reg_21526(0),
      I1 => add_ln840_324_reg_21516(0),
      I2 => add_ln840_332_reg_21536(0),
      I3 => add_ln840_332_reg_21536(1),
      I4 => add_ln840_324_reg_21516(1),
      I5 => add_ln840_328_reg_21526(1),
      O => \accu_V_20_fu_1358[3]_i_10_n_3\
    );
\accu_V_20_fu_1358[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln840_330_reg_21531(0),
      I1 => xor_ln1019_667_reg_21501,
      I2 => add_ln840_327_reg_21521(0),
      I3 => add_ln840_330_reg_21531(1),
      I4 => add_ln840_327_reg_21521(1),
      O => \accu_V_20_fu_1358[3]_i_11_n_3\
    );
\accu_V_20_fu_1358[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln840_332_reg_21536(0),
      I1 => add_ln840_324_reg_21516(0),
      I2 => add_ln840_328_reg_21526(0),
      I3 => add_ln840_324_reg_21516(1),
      I4 => add_ln840_328_reg_21526(1),
      I5 => add_ln840_332_reg_21536(1),
      O => \accu_V_20_fu_1358[3]_i_12_n_3\
    );
\accu_V_20_fu_1358[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_332_reg_21536(0),
      I1 => add_ln840_328_reg_21526(0),
      I2 => add_ln840_324_reg_21516(0),
      O => \accu_V_20_fu_1358[3]_i_13_n_3\
    );
\accu_V_20_fu_1358[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_330_reg_21531(0),
      I1 => add_ln840_327_reg_21521(0),
      I2 => xor_ln1019_667_reg_21501,
      O => \accu_V_20_fu_1358[3]_i_14_n_3\
    );
\accu_V_20_fu_1358[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_20_fu_1358[3]_i_9_n_3\,
      I1 => \accu_V_20_fu_1358_reg[7]_i_4_n_8\,
      I2 => \accu_V_20_fu_1358[3]_i_10_n_3\,
      O => \accu_V_20_fu_1358[3]_i_2_n_3\
    );
\accu_V_20_fu_1358[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_20_fu_1358[3]_i_11_n_3\,
      I1 => \accu_V_20_fu_1358_reg[7]_i_4_n_9\,
      I2 => \accu_V_20_fu_1358[3]_i_12_n_3\,
      O => \accu_V_20_fu_1358[3]_i_3_n_3\
    );
\accu_V_20_fu_1358[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => xor_ln1019_667_reg_21501,
      I1 => add_ln840_327_reg_21521(0),
      I2 => add_ln840_330_reg_21531(0),
      I3 => \accu_V_20_fu_1358_reg[7]_i_4_n_10\,
      I4 => \accu_V_20_fu_1358[3]_i_13_n_3\,
      O => \accu_V_20_fu_1358[3]_i_4_n_3\
    );
\accu_V_20_fu_1358[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \accu_V_20_fu_1358[3]_i_10_n_3\,
      I1 => \accu_V_20_fu_1358_reg[7]_i_4_n_8\,
      I2 => \accu_V_20_fu_1358[3]_i_9_n_3\,
      I3 => \accu_V_20_fu_1358_reg[7]_i_4_n_7\,
      I4 => \accu_V_20_fu_1358[7]_i_9_n_3\,
      O => \accu_V_20_fu_1358[3]_i_5_n_3\
    );
\accu_V_20_fu_1358[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_20_fu_1358[3]_i_3_n_3\,
      I1 => \accu_V_20_fu_1358_reg[7]_i_4_n_8\,
      I2 => \accu_V_20_fu_1358[3]_i_9_n_3\,
      I3 => \accu_V_20_fu_1358[3]_i_10_n_3\,
      O => \accu_V_20_fu_1358[3]_i_6_n_3\
    );
\accu_V_20_fu_1358[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_20_fu_1358[3]_i_11_n_3\,
      I1 => \accu_V_20_fu_1358_reg[7]_i_4_n_9\,
      I2 => \accu_V_20_fu_1358[3]_i_12_n_3\,
      I3 => \accu_V_20_fu_1358[3]_i_4_n_3\,
      O => \accu_V_20_fu_1358[3]_i_7_n_3\
    );
\accu_V_20_fu_1358[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln840_324_reg_21516(0),
      I1 => add_ln840_328_reg_21526(0),
      I2 => add_ln840_332_reg_21536(0),
      I3 => \accu_V_20_fu_1358[3]_i_14_n_3\,
      I4 => \accu_V_20_fu_1358_reg[7]_i_4_n_10\,
      O => \accu_V_20_fu_1358[3]_i_8_n_3\
    );
\accu_V_20_fu_1358[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => add_ln840_330_reg_21531(1),
      I1 => add_ln840_327_reg_21521(1),
      I2 => add_ln840_330_reg_21531(0),
      I3 => xor_ln1019_667_reg_21501,
      I4 => add_ln840_327_reg_21521(0),
      O => \accu_V_20_fu_1358[3]_i_9_n_3\
    );
\accu_V_20_fu_1358[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      I1 => accu_V_84_reg_22121(1),
      I2 => add_ln840_323_reg_21511(1),
      I3 => add_ln840_321_reg_21506(1),
      O => \accu_V_20_fu_1358[7]_i_10_n_3\
    );
\accu_V_20_fu_1358[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      I1 => accu_V_84_reg_22121(0),
      I2 => add_ln840_323_reg_21511(0),
      I3 => add_ln840_321_reg_21506(0),
      O => \accu_V_20_fu_1358[7]_i_11_n_3\
    );
\accu_V_20_fu_1358[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_84_reg_22121(3),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_52_fu_16377_p3(3)
    );
\accu_V_20_fu_1358[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => add_ln840_321_reg_21506(1),
      I1 => add_ln840_323_reg_21511(1),
      I2 => accu_V_84_reg_22121(1),
      I3 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      I4 => accu_V_84_reg_22121(2),
      O => \accu_V_20_fu_1358[7]_i_13_n_3\
    );
\accu_V_20_fu_1358[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \accu_V_20_fu_1358[7]_i_11_n_3\,
      I1 => add_ln840_323_reg_21511(1),
      I2 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      I3 => accu_V_84_reg_22121(1),
      I4 => add_ln840_321_reg_21506(1),
      O => \accu_V_20_fu_1358[7]_i_14_n_3\
    );
\accu_V_20_fu_1358[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      I1 => accu_V_84_reg_22121(0),
      I2 => add_ln840_323_reg_21511(0),
      I3 => add_ln840_321_reg_21506(0),
      O => \accu_V_20_fu_1358[7]_i_15_n_3\
    );
\accu_V_20_fu_1358[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \accu_V_20_fu_1358[7]_i_9_n_3\,
      I1 => \accu_V_20_fu_1358_reg[7]_i_4_n_7\,
      I2 => \accu_V_20_fu_1358_reg[7]_i_2_n_10\,
      O => \accu_V_20_fu_1358[7]_i_3_n_3\
    );
\accu_V_20_fu_1358[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_84_reg_22121(7),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_52_fu_16377_p3(7)
    );
\accu_V_20_fu_1358[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_84_reg_22121(6),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_52_fu_16377_p3(6)
    );
\accu_V_20_fu_1358[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_84_reg_22121(5),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_52_fu_16377_p3(5)
    );
\accu_V_20_fu_1358[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_84_reg_22121(4),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_52_fu_16377_p3(4)
    );
\accu_V_20_fu_1358[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E800000000000000"
    )
        port map (
      I0 => add_ln840_328_reg_21526(0),
      I1 => add_ln840_324_reg_21516(0),
      I2 => add_ln840_332_reg_21536(0),
      I3 => add_ln840_332_reg_21536(1),
      I4 => add_ln840_328_reg_21526(1),
      I5 => add_ln840_324_reg_21516(1),
      O => \accu_V_20_fu_1358[7]_i_9_n_3\
    );
\accu_V_20_fu_1358_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_84_fu_18366_p2(0),
      Q => accu_V_84_reg_22121(0),
      R => '0'
    );
\accu_V_20_fu_1358_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_84_fu_18366_p2(10),
      Q => accu_V_84_reg_22121(10),
      R => '0'
    );
\accu_V_20_fu_1358_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_20_fu_1358_reg[7]_i_1_n_3\,
      CO(3 downto 2) => \NLW_accu_V_20_fu_1358_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_20_fu_1358_reg[10]_i_1_n_5\,
      CO(0) => \accu_V_20_fu_1358_reg[10]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accu_V_20_fu_1358_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => accu_V_84_fu_18366_p2(10 downto 8),
      S(3) => '0',
      S(2) => \accu_V_20_fu_1358_reg[10]_i_2_n_8\,
      S(1) => \accu_V_20_fu_1358_reg[10]_i_2_n_9\,
      S(0) => \accu_V_20_fu_1358_reg[10]_i_2_n_10\
    );
\accu_V_20_fu_1358_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_20_fu_1358_reg[7]_i_2_n_3\,
      CO(3 downto 2) => \NLW_accu_V_20_fu_1358_reg[10]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_20_fu_1358_reg[10]_i_2_n_5\,
      CO(0) => \accu_V_20_fu_1358_reg[10]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accu_V_20_fu_1358_reg[10]_i_2_O_UNCONNECTED\(3),
      O(2) => \accu_V_20_fu_1358_reg[10]_i_2_n_8\,
      O(1) => \accu_V_20_fu_1358_reg[10]_i_2_n_9\,
      O(0) => \accu_V_20_fu_1358_reg[10]_i_2_n_10\,
      S(3) => '0',
      S(2 downto 0) => accu_V_52_fu_16377_p3(10 downto 8)
    );
\accu_V_20_fu_1358_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_84_fu_18366_p2(1),
      Q => accu_V_84_reg_22121(1),
      R => '0'
    );
\accu_V_20_fu_1358_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_84_fu_18366_p2(2),
      Q => accu_V_84_reg_22121(2),
      R => '0'
    );
\accu_V_20_fu_1358_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_84_fu_18366_p2(3),
      Q => accu_V_84_reg_22121(3),
      R => '0'
    );
\accu_V_20_fu_1358_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_20_fu_1358_reg[3]_i_1_n_3\,
      CO(2) => \accu_V_20_fu_1358_reg[3]_i_1_n_4\,
      CO(1) => \accu_V_20_fu_1358_reg[3]_i_1_n_5\,
      CO(0) => \accu_V_20_fu_1358_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_20_fu_1358[3]_i_2_n_3\,
      DI(2) => \accu_V_20_fu_1358[3]_i_3_n_3\,
      DI(1) => \accu_V_20_fu_1358[3]_i_4_n_3\,
      DI(0) => '0',
      O(3 downto 0) => accu_V_84_fu_18366_p2(3 downto 0),
      S(3) => \accu_V_20_fu_1358[3]_i_5_n_3\,
      S(2) => \accu_V_20_fu_1358[3]_i_6_n_3\,
      S(1) => \accu_V_20_fu_1358[3]_i_7_n_3\,
      S(0) => \accu_V_20_fu_1358[3]_i_8_n_3\
    );
\accu_V_20_fu_1358_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_84_fu_18366_p2(4),
      Q => accu_V_84_reg_22121(4),
      R => '0'
    );
\accu_V_20_fu_1358_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_84_fu_18366_p2(5),
      Q => accu_V_84_reg_22121(5),
      R => '0'
    );
\accu_V_20_fu_1358_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_84_fu_18366_p2(6),
      Q => accu_V_84_reg_22121(6),
      R => '0'
    );
\accu_V_20_fu_1358_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_84_fu_18366_p2(7),
      Q => accu_V_84_reg_22121(7),
      R => '0'
    );
\accu_V_20_fu_1358_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_20_fu_1358_reg[3]_i_1_n_3\,
      CO(3) => \accu_V_20_fu_1358_reg[7]_i_1_n_3\,
      CO(2) => \accu_V_20_fu_1358_reg[7]_i_1_n_4\,
      CO(1) => \accu_V_20_fu_1358_reg[7]_i_1_n_5\,
      CO(0) => \accu_V_20_fu_1358_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \accu_V_20_fu_1358_reg[7]_i_2_n_10\,
      O(3 downto 0) => accu_V_84_fu_18366_p2(7 downto 4),
      S(3) => \accu_V_20_fu_1358_reg[7]_i_2_n_7\,
      S(2) => \accu_V_20_fu_1358_reg[7]_i_2_n_8\,
      S(1) => \accu_V_20_fu_1358_reg[7]_i_2_n_9\,
      S(0) => \accu_V_20_fu_1358[7]_i_3_n_3\
    );
\accu_V_20_fu_1358_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_20_fu_1358_reg[7]_i_4_n_3\,
      CO(3) => \accu_V_20_fu_1358_reg[7]_i_2_n_3\,
      CO(2) => \accu_V_20_fu_1358_reg[7]_i_2_n_4\,
      CO(1) => \accu_V_20_fu_1358_reg[7]_i_2_n_5\,
      CO(0) => \accu_V_20_fu_1358_reg[7]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \accu_V_20_fu_1358_reg[7]_i_2_n_7\,
      O(2) => \accu_V_20_fu_1358_reg[7]_i_2_n_8\,
      O(1) => \accu_V_20_fu_1358_reg[7]_i_2_n_9\,
      O(0) => \accu_V_20_fu_1358_reg[7]_i_2_n_10\,
      S(3 downto 0) => accu_V_52_fu_16377_p3(7 downto 4)
    );
\accu_V_20_fu_1358_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_20_fu_1358_reg[7]_i_4_n_3\,
      CO(2) => \accu_V_20_fu_1358_reg[7]_i_4_n_4\,
      CO(1) => \accu_V_20_fu_1358_reg[7]_i_4_n_5\,
      CO(0) => \accu_V_20_fu_1358_reg[7]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \accu_V_20_fu_1358[7]_i_10_n_3\,
      DI(1) => \accu_V_20_fu_1358[7]_i_11_n_3\,
      DI(0) => '0',
      O(3) => \accu_V_20_fu_1358_reg[7]_i_4_n_7\,
      O(2) => \accu_V_20_fu_1358_reg[7]_i_4_n_8\,
      O(1) => \accu_V_20_fu_1358_reg[7]_i_4_n_9\,
      O(0) => \accu_V_20_fu_1358_reg[7]_i_4_n_10\,
      S(3) => accu_V_52_fu_16377_p3(3),
      S(2) => \accu_V_20_fu_1358[7]_i_13_n_3\,
      S(1) => \accu_V_20_fu_1358[7]_i_14_n_3\,
      S(0) => \accu_V_20_fu_1358[7]_i_15_n_3\
    );
\accu_V_20_fu_1358_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_84_fu_18366_p2(8),
      Q => accu_V_84_reg_22121(8),
      R => '0'
    );
\accu_V_20_fu_1358_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_84_fu_18366_p2(9),
      Q => accu_V_84_reg_22121(9),
      R => '0'
    );
\accu_V_21_fu_1362[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_85_reg_22126(10),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_53_fu_16370_p3(10)
    );
\accu_V_21_fu_1362[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_85_reg_22126(9),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_53_fu_16370_p3(9)
    );
\accu_V_21_fu_1362[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_85_reg_22126(8),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_53_fu_16370_p3(8)
    );
\accu_V_21_fu_1362[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FFFFE8FFE8E800"
    )
        port map (
      I0 => add_ln840_344_reg_21566(0),
      I1 => add_ln840_340_reg_21556(0),
      I2 => add_ln840_348_reg_21576(0),
      I3 => add_ln840_348_reg_21576(1),
      I4 => add_ln840_340_reg_21556(1),
      I5 => add_ln840_344_reg_21566(1),
      O => \accu_V_21_fu_1362[3]_i_10_n_3\
    );
\accu_V_21_fu_1362[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln840_346_reg_21571(0),
      I1 => xor_ln1019_699_reg_21541,
      I2 => add_ln840_343_reg_21561(0),
      I3 => add_ln840_346_reg_21571(1),
      I4 => add_ln840_343_reg_21561(1),
      O => \accu_V_21_fu_1362[3]_i_11_n_3\
    );
\accu_V_21_fu_1362[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln840_348_reg_21576(0),
      I1 => add_ln840_340_reg_21556(0),
      I2 => add_ln840_344_reg_21566(0),
      I3 => add_ln840_340_reg_21556(1),
      I4 => add_ln840_344_reg_21566(1),
      I5 => add_ln840_348_reg_21576(1),
      O => \accu_V_21_fu_1362[3]_i_12_n_3\
    );
\accu_V_21_fu_1362[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_348_reg_21576(0),
      I1 => add_ln840_344_reg_21566(0),
      I2 => add_ln840_340_reg_21556(0),
      O => \accu_V_21_fu_1362[3]_i_13_n_3\
    );
\accu_V_21_fu_1362[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_346_reg_21571(0),
      I1 => add_ln840_343_reg_21561(0),
      I2 => xor_ln1019_699_reg_21541,
      O => \accu_V_21_fu_1362[3]_i_14_n_3\
    );
\accu_V_21_fu_1362[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_21_fu_1362[3]_i_9_n_3\,
      I1 => \accu_V_21_fu_1362_reg[7]_i_4_n_8\,
      I2 => \accu_V_21_fu_1362[3]_i_10_n_3\,
      O => \accu_V_21_fu_1362[3]_i_2_n_3\
    );
\accu_V_21_fu_1362[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_21_fu_1362[3]_i_11_n_3\,
      I1 => \accu_V_21_fu_1362_reg[7]_i_4_n_9\,
      I2 => \accu_V_21_fu_1362[3]_i_12_n_3\,
      O => \accu_V_21_fu_1362[3]_i_3_n_3\
    );
\accu_V_21_fu_1362[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => xor_ln1019_699_reg_21541,
      I1 => add_ln840_343_reg_21561(0),
      I2 => add_ln840_346_reg_21571(0),
      I3 => \accu_V_21_fu_1362_reg[7]_i_4_n_10\,
      I4 => \accu_V_21_fu_1362[3]_i_13_n_3\,
      O => \accu_V_21_fu_1362[3]_i_4_n_3\
    );
\accu_V_21_fu_1362[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \accu_V_21_fu_1362[3]_i_10_n_3\,
      I1 => \accu_V_21_fu_1362_reg[7]_i_4_n_8\,
      I2 => \accu_V_21_fu_1362[3]_i_9_n_3\,
      I3 => \accu_V_21_fu_1362_reg[7]_i_4_n_7\,
      I4 => \accu_V_21_fu_1362[7]_i_9_n_3\,
      O => \accu_V_21_fu_1362[3]_i_5_n_3\
    );
\accu_V_21_fu_1362[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_21_fu_1362[3]_i_3_n_3\,
      I1 => \accu_V_21_fu_1362_reg[7]_i_4_n_8\,
      I2 => \accu_V_21_fu_1362[3]_i_9_n_3\,
      I3 => \accu_V_21_fu_1362[3]_i_10_n_3\,
      O => \accu_V_21_fu_1362[3]_i_6_n_3\
    );
\accu_V_21_fu_1362[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_21_fu_1362[3]_i_11_n_3\,
      I1 => \accu_V_21_fu_1362_reg[7]_i_4_n_9\,
      I2 => \accu_V_21_fu_1362[3]_i_12_n_3\,
      I3 => \accu_V_21_fu_1362[3]_i_4_n_3\,
      O => \accu_V_21_fu_1362[3]_i_7_n_3\
    );
\accu_V_21_fu_1362[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln840_340_reg_21556(0),
      I1 => add_ln840_344_reg_21566(0),
      I2 => add_ln840_348_reg_21576(0),
      I3 => \accu_V_21_fu_1362[3]_i_14_n_3\,
      I4 => \accu_V_21_fu_1362_reg[7]_i_4_n_10\,
      O => \accu_V_21_fu_1362[3]_i_8_n_3\
    );
\accu_V_21_fu_1362[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => add_ln840_346_reg_21571(1),
      I1 => add_ln840_343_reg_21561(1),
      I2 => add_ln840_346_reg_21571(0),
      I3 => xor_ln1019_699_reg_21541,
      I4 => add_ln840_343_reg_21561(0),
      O => \accu_V_21_fu_1362[3]_i_9_n_3\
    );
\accu_V_21_fu_1362[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      I1 => accu_V_85_reg_22126(1),
      I2 => add_ln840_339_reg_21551(1),
      I3 => add_ln840_337_reg_21546(1),
      O => \accu_V_21_fu_1362[7]_i_10_n_3\
    );
\accu_V_21_fu_1362[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      I1 => accu_V_85_reg_22126(0),
      I2 => add_ln840_339_reg_21551(0),
      I3 => add_ln840_337_reg_21546(0),
      O => \accu_V_21_fu_1362[7]_i_11_n_3\
    );
\accu_V_21_fu_1362[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_85_reg_22126(3),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_53_fu_16370_p3(3)
    );
\accu_V_21_fu_1362[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => add_ln840_337_reg_21546(1),
      I1 => add_ln840_339_reg_21551(1),
      I2 => accu_V_85_reg_22126(1),
      I3 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      I4 => accu_V_85_reg_22126(2),
      O => \accu_V_21_fu_1362[7]_i_13_n_3\
    );
\accu_V_21_fu_1362[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \accu_V_21_fu_1362[7]_i_11_n_3\,
      I1 => add_ln840_339_reg_21551(1),
      I2 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      I3 => accu_V_85_reg_22126(1),
      I4 => add_ln840_337_reg_21546(1),
      O => \accu_V_21_fu_1362[7]_i_14_n_3\
    );
\accu_V_21_fu_1362[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      I1 => accu_V_85_reg_22126(0),
      I2 => add_ln840_339_reg_21551(0),
      I3 => add_ln840_337_reg_21546(0),
      O => \accu_V_21_fu_1362[7]_i_15_n_3\
    );
\accu_V_21_fu_1362[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \accu_V_21_fu_1362[7]_i_9_n_3\,
      I1 => \accu_V_21_fu_1362_reg[7]_i_4_n_7\,
      I2 => \accu_V_21_fu_1362_reg[7]_i_2_n_10\,
      O => \accu_V_21_fu_1362[7]_i_3_n_3\
    );
\accu_V_21_fu_1362[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_85_reg_22126(7),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_53_fu_16370_p3(7)
    );
\accu_V_21_fu_1362[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_85_reg_22126(6),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_53_fu_16370_p3(6)
    );
\accu_V_21_fu_1362[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_85_reg_22126(5),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_53_fu_16370_p3(5)
    );
\accu_V_21_fu_1362[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_85_reg_22126(4),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      O => accu_V_53_fu_16370_p3(4)
    );
\accu_V_21_fu_1362[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E800000000000000"
    )
        port map (
      I0 => add_ln840_344_reg_21566(0),
      I1 => add_ln840_340_reg_21556(0),
      I2 => add_ln840_348_reg_21576(0),
      I3 => add_ln840_348_reg_21576(1),
      I4 => add_ln840_344_reg_21566(1),
      I5 => add_ln840_340_reg_21556(1),
      O => \accu_V_21_fu_1362[7]_i_9_n_3\
    );
\accu_V_21_fu_1362_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_85_fu_18454_p2(0),
      Q => accu_V_85_reg_22126(0),
      R => '0'
    );
\accu_V_21_fu_1362_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_85_fu_18454_p2(10),
      Q => accu_V_85_reg_22126(10),
      R => '0'
    );
\accu_V_21_fu_1362_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_21_fu_1362_reg[7]_i_1_n_3\,
      CO(3 downto 2) => \NLW_accu_V_21_fu_1362_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_21_fu_1362_reg[10]_i_1_n_5\,
      CO(0) => \accu_V_21_fu_1362_reg[10]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accu_V_21_fu_1362_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => accu_V_85_fu_18454_p2(10 downto 8),
      S(3) => '0',
      S(2) => \accu_V_21_fu_1362_reg[10]_i_2_n_8\,
      S(1) => \accu_V_21_fu_1362_reg[10]_i_2_n_9\,
      S(0) => \accu_V_21_fu_1362_reg[10]_i_2_n_10\
    );
\accu_V_21_fu_1362_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_21_fu_1362_reg[7]_i_2_n_3\,
      CO(3 downto 2) => \NLW_accu_V_21_fu_1362_reg[10]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_21_fu_1362_reg[10]_i_2_n_5\,
      CO(0) => \accu_V_21_fu_1362_reg[10]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accu_V_21_fu_1362_reg[10]_i_2_O_UNCONNECTED\(3),
      O(2) => \accu_V_21_fu_1362_reg[10]_i_2_n_8\,
      O(1) => \accu_V_21_fu_1362_reg[10]_i_2_n_9\,
      O(0) => \accu_V_21_fu_1362_reg[10]_i_2_n_10\,
      S(3) => '0',
      S(2 downto 0) => accu_V_53_fu_16370_p3(10 downto 8)
    );
\accu_V_21_fu_1362_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_85_fu_18454_p2(1),
      Q => accu_V_85_reg_22126(1),
      R => '0'
    );
\accu_V_21_fu_1362_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_85_fu_18454_p2(2),
      Q => accu_V_85_reg_22126(2),
      R => '0'
    );
\accu_V_21_fu_1362_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_85_fu_18454_p2(3),
      Q => accu_V_85_reg_22126(3),
      R => '0'
    );
\accu_V_21_fu_1362_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_21_fu_1362_reg[3]_i_1_n_3\,
      CO(2) => \accu_V_21_fu_1362_reg[3]_i_1_n_4\,
      CO(1) => \accu_V_21_fu_1362_reg[3]_i_1_n_5\,
      CO(0) => \accu_V_21_fu_1362_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_21_fu_1362[3]_i_2_n_3\,
      DI(2) => \accu_V_21_fu_1362[3]_i_3_n_3\,
      DI(1) => \accu_V_21_fu_1362[3]_i_4_n_3\,
      DI(0) => '0',
      O(3 downto 0) => accu_V_85_fu_18454_p2(3 downto 0),
      S(3) => \accu_V_21_fu_1362[3]_i_5_n_3\,
      S(2) => \accu_V_21_fu_1362[3]_i_6_n_3\,
      S(1) => \accu_V_21_fu_1362[3]_i_7_n_3\,
      S(0) => \accu_V_21_fu_1362[3]_i_8_n_3\
    );
\accu_V_21_fu_1362_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_85_fu_18454_p2(4),
      Q => accu_V_85_reg_22126(4),
      R => '0'
    );
\accu_V_21_fu_1362_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_85_fu_18454_p2(5),
      Q => accu_V_85_reg_22126(5),
      R => '0'
    );
\accu_V_21_fu_1362_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_85_fu_18454_p2(6),
      Q => accu_V_85_reg_22126(6),
      R => '0'
    );
\accu_V_21_fu_1362_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_85_fu_18454_p2(7),
      Q => accu_V_85_reg_22126(7),
      R => '0'
    );
\accu_V_21_fu_1362_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_21_fu_1362_reg[3]_i_1_n_3\,
      CO(3) => \accu_V_21_fu_1362_reg[7]_i_1_n_3\,
      CO(2) => \accu_V_21_fu_1362_reg[7]_i_1_n_4\,
      CO(1) => \accu_V_21_fu_1362_reg[7]_i_1_n_5\,
      CO(0) => \accu_V_21_fu_1362_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \accu_V_21_fu_1362_reg[7]_i_2_n_10\,
      O(3 downto 0) => accu_V_85_fu_18454_p2(7 downto 4),
      S(3) => \accu_V_21_fu_1362_reg[7]_i_2_n_7\,
      S(2) => \accu_V_21_fu_1362_reg[7]_i_2_n_8\,
      S(1) => \accu_V_21_fu_1362_reg[7]_i_2_n_9\,
      S(0) => \accu_V_21_fu_1362[7]_i_3_n_3\
    );
\accu_V_21_fu_1362_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_21_fu_1362_reg[7]_i_4_n_3\,
      CO(3) => \accu_V_21_fu_1362_reg[7]_i_2_n_3\,
      CO(2) => \accu_V_21_fu_1362_reg[7]_i_2_n_4\,
      CO(1) => \accu_V_21_fu_1362_reg[7]_i_2_n_5\,
      CO(0) => \accu_V_21_fu_1362_reg[7]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \accu_V_21_fu_1362_reg[7]_i_2_n_7\,
      O(2) => \accu_V_21_fu_1362_reg[7]_i_2_n_8\,
      O(1) => \accu_V_21_fu_1362_reg[7]_i_2_n_9\,
      O(0) => \accu_V_21_fu_1362_reg[7]_i_2_n_10\,
      S(3 downto 0) => accu_V_53_fu_16370_p3(7 downto 4)
    );
\accu_V_21_fu_1362_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_21_fu_1362_reg[7]_i_4_n_3\,
      CO(2) => \accu_V_21_fu_1362_reg[7]_i_4_n_4\,
      CO(1) => \accu_V_21_fu_1362_reg[7]_i_4_n_5\,
      CO(0) => \accu_V_21_fu_1362_reg[7]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \accu_V_21_fu_1362[7]_i_10_n_3\,
      DI(1) => \accu_V_21_fu_1362[7]_i_11_n_3\,
      DI(0) => '0',
      O(3) => \accu_V_21_fu_1362_reg[7]_i_4_n_7\,
      O(2) => \accu_V_21_fu_1362_reg[7]_i_4_n_8\,
      O(1) => \accu_V_21_fu_1362_reg[7]_i_4_n_9\,
      O(0) => \accu_V_21_fu_1362_reg[7]_i_4_n_10\,
      S(3) => accu_V_53_fu_16370_p3(3),
      S(2) => \accu_V_21_fu_1362[7]_i_13_n_3\,
      S(1) => \accu_V_21_fu_1362[7]_i_14_n_3\,
      S(0) => \accu_V_21_fu_1362[7]_i_15_n_3\
    );
\accu_V_21_fu_1362_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_85_fu_18454_p2(8),
      Q => accu_V_85_reg_22126(8),
      R => '0'
    );
\accu_V_21_fu_1362_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_85_fu_18454_p2(9),
      Q => accu_V_85_reg_22126(9),
      R => '0'
    );
\accu_V_22_fu_1366[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_86_reg_22131(10),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_54_fu_16363_p3(10)
    );
\accu_V_22_fu_1366[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_86_reg_22131(9),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_54_fu_16363_p3(9)
    );
\accu_V_22_fu_1366[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_86_reg_22131(8),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_54_fu_16363_p3(8)
    );
\accu_V_22_fu_1366[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FFFFE8FFE8E800"
    )
        port map (
      I0 => add_ln840_360_reg_21606(0),
      I1 => add_ln840_356_reg_21596(0),
      I2 => add_ln840_364_reg_21616(0),
      I3 => add_ln840_364_reg_21616(1),
      I4 => add_ln840_356_reg_21596(1),
      I5 => add_ln840_360_reg_21606(1),
      O => \accu_V_22_fu_1366[3]_i_10_n_3\
    );
\accu_V_22_fu_1366[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln840_362_reg_21611(0),
      I1 => xor_ln1019_731_reg_21581,
      I2 => add_ln840_359_reg_21601(0),
      I3 => add_ln840_362_reg_21611(1),
      I4 => add_ln840_359_reg_21601(1),
      O => \accu_V_22_fu_1366[3]_i_11_n_3\
    );
\accu_V_22_fu_1366[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln840_364_reg_21616(0),
      I1 => add_ln840_356_reg_21596(0),
      I2 => add_ln840_360_reg_21606(0),
      I3 => add_ln840_356_reg_21596(1),
      I4 => add_ln840_360_reg_21606(1),
      I5 => add_ln840_364_reg_21616(1),
      O => \accu_V_22_fu_1366[3]_i_12_n_3\
    );
\accu_V_22_fu_1366[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_364_reg_21616(0),
      I1 => add_ln840_360_reg_21606(0),
      I2 => add_ln840_356_reg_21596(0),
      O => \accu_V_22_fu_1366[3]_i_13_n_3\
    );
\accu_V_22_fu_1366[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_362_reg_21611(0),
      I1 => add_ln840_359_reg_21601(0),
      I2 => xor_ln1019_731_reg_21581,
      O => \accu_V_22_fu_1366[3]_i_14_n_3\
    );
\accu_V_22_fu_1366[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_22_fu_1366[3]_i_9_n_3\,
      I1 => \accu_V_22_fu_1366_reg[7]_i_4_n_8\,
      I2 => \accu_V_22_fu_1366[3]_i_10_n_3\,
      O => \accu_V_22_fu_1366[3]_i_2_n_3\
    );
\accu_V_22_fu_1366[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_22_fu_1366[3]_i_11_n_3\,
      I1 => \accu_V_22_fu_1366_reg[7]_i_4_n_9\,
      I2 => \accu_V_22_fu_1366[3]_i_12_n_3\,
      O => \accu_V_22_fu_1366[3]_i_3_n_3\
    );
\accu_V_22_fu_1366[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => xor_ln1019_731_reg_21581,
      I1 => add_ln840_359_reg_21601(0),
      I2 => add_ln840_362_reg_21611(0),
      I3 => \accu_V_22_fu_1366_reg[7]_i_4_n_10\,
      I4 => \accu_V_22_fu_1366[3]_i_13_n_3\,
      O => \accu_V_22_fu_1366[3]_i_4_n_3\
    );
\accu_V_22_fu_1366[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \accu_V_22_fu_1366[3]_i_10_n_3\,
      I1 => \accu_V_22_fu_1366_reg[7]_i_4_n_8\,
      I2 => \accu_V_22_fu_1366[3]_i_9_n_3\,
      I3 => \accu_V_22_fu_1366_reg[7]_i_4_n_7\,
      I4 => \accu_V_22_fu_1366[7]_i_9_n_3\,
      O => \accu_V_22_fu_1366[3]_i_5_n_3\
    );
\accu_V_22_fu_1366[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_22_fu_1366[3]_i_3_n_3\,
      I1 => \accu_V_22_fu_1366_reg[7]_i_4_n_8\,
      I2 => \accu_V_22_fu_1366[3]_i_9_n_3\,
      I3 => \accu_V_22_fu_1366[3]_i_10_n_3\,
      O => \accu_V_22_fu_1366[3]_i_6_n_3\
    );
\accu_V_22_fu_1366[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_22_fu_1366[3]_i_11_n_3\,
      I1 => \accu_V_22_fu_1366_reg[7]_i_4_n_9\,
      I2 => \accu_V_22_fu_1366[3]_i_12_n_3\,
      I3 => \accu_V_22_fu_1366[3]_i_4_n_3\,
      O => \accu_V_22_fu_1366[3]_i_7_n_3\
    );
\accu_V_22_fu_1366[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln840_356_reg_21596(0),
      I1 => add_ln840_360_reg_21606(0),
      I2 => add_ln840_364_reg_21616(0),
      I3 => \accu_V_22_fu_1366[3]_i_14_n_3\,
      I4 => \accu_V_22_fu_1366_reg[7]_i_4_n_10\,
      O => \accu_V_22_fu_1366[3]_i_8_n_3\
    );
\accu_V_22_fu_1366[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => add_ln840_362_reg_21611(1),
      I1 => add_ln840_359_reg_21601(1),
      I2 => add_ln840_362_reg_21611(0),
      I3 => xor_ln1019_731_reg_21581,
      I4 => add_ln840_359_reg_21601(0),
      O => \accu_V_22_fu_1366[3]_i_9_n_3\
    );
\accu_V_22_fu_1366[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      I1 => accu_V_86_reg_22131(1),
      I2 => add_ln840_355_reg_21591(1),
      I3 => add_ln840_353_reg_21586(1),
      O => \accu_V_22_fu_1366[7]_i_10_n_3\
    );
\accu_V_22_fu_1366[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      I1 => accu_V_86_reg_22131(0),
      I2 => add_ln840_355_reg_21591(0),
      I3 => add_ln840_353_reg_21586(0),
      O => \accu_V_22_fu_1366[7]_i_11_n_3\
    );
\accu_V_22_fu_1366[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_86_reg_22131(3),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_54_fu_16363_p3(3)
    );
\accu_V_22_fu_1366[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => add_ln840_353_reg_21586(1),
      I1 => add_ln840_355_reg_21591(1),
      I2 => accu_V_86_reg_22131(1),
      I3 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      I4 => accu_V_86_reg_22131(2),
      O => \accu_V_22_fu_1366[7]_i_13_n_3\
    );
\accu_V_22_fu_1366[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \accu_V_22_fu_1366[7]_i_11_n_3\,
      I1 => add_ln840_355_reg_21591(1),
      I2 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      I3 => accu_V_86_reg_22131(1),
      I4 => add_ln840_353_reg_21586(1),
      O => \accu_V_22_fu_1366[7]_i_14_n_3\
    );
\accu_V_22_fu_1366[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      I1 => accu_V_86_reg_22131(0),
      I2 => add_ln840_355_reg_21591(0),
      I3 => add_ln840_353_reg_21586(0),
      O => \accu_V_22_fu_1366[7]_i_15_n_3\
    );
\accu_V_22_fu_1366[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \accu_V_22_fu_1366[7]_i_9_n_3\,
      I1 => \accu_V_22_fu_1366_reg[7]_i_4_n_7\,
      I2 => \accu_V_22_fu_1366_reg[7]_i_2_n_10\,
      O => \accu_V_22_fu_1366[7]_i_3_n_3\
    );
\accu_V_22_fu_1366[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_86_reg_22131(7),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_54_fu_16363_p3(7)
    );
\accu_V_22_fu_1366[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_86_reg_22131(6),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_54_fu_16363_p3(6)
    );
\accu_V_22_fu_1366[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_86_reg_22131(5),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_54_fu_16363_p3(5)
    );
\accu_V_22_fu_1366[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_86_reg_22131(4),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_54_fu_16363_p3(4)
    );
\accu_V_22_fu_1366[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E800000000000000"
    )
        port map (
      I0 => add_ln840_360_reg_21606(0),
      I1 => add_ln840_356_reg_21596(0),
      I2 => add_ln840_364_reg_21616(0),
      I3 => add_ln840_364_reg_21616(1),
      I4 => add_ln840_360_reg_21606(1),
      I5 => add_ln840_356_reg_21596(1),
      O => \accu_V_22_fu_1366[7]_i_9_n_3\
    );
\accu_V_22_fu_1366_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_86_fu_18542_p2(0),
      Q => accu_V_86_reg_22131(0),
      R => '0'
    );
\accu_V_22_fu_1366_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_86_fu_18542_p2(10),
      Q => accu_V_86_reg_22131(10),
      R => '0'
    );
\accu_V_22_fu_1366_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_22_fu_1366_reg[7]_i_1_n_3\,
      CO(3 downto 2) => \NLW_accu_V_22_fu_1366_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_22_fu_1366_reg[10]_i_1_n_5\,
      CO(0) => \accu_V_22_fu_1366_reg[10]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accu_V_22_fu_1366_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => accu_V_86_fu_18542_p2(10 downto 8),
      S(3) => '0',
      S(2) => \accu_V_22_fu_1366_reg[10]_i_2_n_8\,
      S(1) => \accu_V_22_fu_1366_reg[10]_i_2_n_9\,
      S(0) => \accu_V_22_fu_1366_reg[10]_i_2_n_10\
    );
\accu_V_22_fu_1366_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_22_fu_1366_reg[7]_i_2_n_3\,
      CO(3 downto 2) => \NLW_accu_V_22_fu_1366_reg[10]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_22_fu_1366_reg[10]_i_2_n_5\,
      CO(0) => \accu_V_22_fu_1366_reg[10]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accu_V_22_fu_1366_reg[10]_i_2_O_UNCONNECTED\(3),
      O(2) => \accu_V_22_fu_1366_reg[10]_i_2_n_8\,
      O(1) => \accu_V_22_fu_1366_reg[10]_i_2_n_9\,
      O(0) => \accu_V_22_fu_1366_reg[10]_i_2_n_10\,
      S(3) => '0',
      S(2 downto 0) => accu_V_54_fu_16363_p3(10 downto 8)
    );
\accu_V_22_fu_1366_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_86_fu_18542_p2(1),
      Q => accu_V_86_reg_22131(1),
      R => '0'
    );
\accu_V_22_fu_1366_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_86_fu_18542_p2(2),
      Q => accu_V_86_reg_22131(2),
      R => '0'
    );
\accu_V_22_fu_1366_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_86_fu_18542_p2(3),
      Q => accu_V_86_reg_22131(3),
      R => '0'
    );
\accu_V_22_fu_1366_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_22_fu_1366_reg[3]_i_1_n_3\,
      CO(2) => \accu_V_22_fu_1366_reg[3]_i_1_n_4\,
      CO(1) => \accu_V_22_fu_1366_reg[3]_i_1_n_5\,
      CO(0) => \accu_V_22_fu_1366_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_22_fu_1366[3]_i_2_n_3\,
      DI(2) => \accu_V_22_fu_1366[3]_i_3_n_3\,
      DI(1) => \accu_V_22_fu_1366[3]_i_4_n_3\,
      DI(0) => '0',
      O(3 downto 0) => accu_V_86_fu_18542_p2(3 downto 0),
      S(3) => \accu_V_22_fu_1366[3]_i_5_n_3\,
      S(2) => \accu_V_22_fu_1366[3]_i_6_n_3\,
      S(1) => \accu_V_22_fu_1366[3]_i_7_n_3\,
      S(0) => \accu_V_22_fu_1366[3]_i_8_n_3\
    );
\accu_V_22_fu_1366_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_86_fu_18542_p2(4),
      Q => accu_V_86_reg_22131(4),
      R => '0'
    );
\accu_V_22_fu_1366_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_86_fu_18542_p2(5),
      Q => accu_V_86_reg_22131(5),
      R => '0'
    );
\accu_V_22_fu_1366_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_86_fu_18542_p2(6),
      Q => accu_V_86_reg_22131(6),
      R => '0'
    );
\accu_V_22_fu_1366_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_86_fu_18542_p2(7),
      Q => accu_V_86_reg_22131(7),
      R => '0'
    );
\accu_V_22_fu_1366_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_22_fu_1366_reg[3]_i_1_n_3\,
      CO(3) => \accu_V_22_fu_1366_reg[7]_i_1_n_3\,
      CO(2) => \accu_V_22_fu_1366_reg[7]_i_1_n_4\,
      CO(1) => \accu_V_22_fu_1366_reg[7]_i_1_n_5\,
      CO(0) => \accu_V_22_fu_1366_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \accu_V_22_fu_1366_reg[7]_i_2_n_10\,
      O(3 downto 0) => accu_V_86_fu_18542_p2(7 downto 4),
      S(3) => \accu_V_22_fu_1366_reg[7]_i_2_n_7\,
      S(2) => \accu_V_22_fu_1366_reg[7]_i_2_n_8\,
      S(1) => \accu_V_22_fu_1366_reg[7]_i_2_n_9\,
      S(0) => \accu_V_22_fu_1366[7]_i_3_n_3\
    );
\accu_V_22_fu_1366_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_22_fu_1366_reg[7]_i_4_n_3\,
      CO(3) => \accu_V_22_fu_1366_reg[7]_i_2_n_3\,
      CO(2) => \accu_V_22_fu_1366_reg[7]_i_2_n_4\,
      CO(1) => \accu_V_22_fu_1366_reg[7]_i_2_n_5\,
      CO(0) => \accu_V_22_fu_1366_reg[7]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \accu_V_22_fu_1366_reg[7]_i_2_n_7\,
      O(2) => \accu_V_22_fu_1366_reg[7]_i_2_n_8\,
      O(1) => \accu_V_22_fu_1366_reg[7]_i_2_n_9\,
      O(0) => \accu_V_22_fu_1366_reg[7]_i_2_n_10\,
      S(3 downto 0) => accu_V_54_fu_16363_p3(7 downto 4)
    );
\accu_V_22_fu_1366_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_22_fu_1366_reg[7]_i_4_n_3\,
      CO(2) => \accu_V_22_fu_1366_reg[7]_i_4_n_4\,
      CO(1) => \accu_V_22_fu_1366_reg[7]_i_4_n_5\,
      CO(0) => \accu_V_22_fu_1366_reg[7]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \accu_V_22_fu_1366[7]_i_10_n_3\,
      DI(1) => \accu_V_22_fu_1366[7]_i_11_n_3\,
      DI(0) => '0',
      O(3) => \accu_V_22_fu_1366_reg[7]_i_4_n_7\,
      O(2) => \accu_V_22_fu_1366_reg[7]_i_4_n_8\,
      O(1) => \accu_V_22_fu_1366_reg[7]_i_4_n_9\,
      O(0) => \accu_V_22_fu_1366_reg[7]_i_4_n_10\,
      S(3) => accu_V_54_fu_16363_p3(3),
      S(2) => \accu_V_22_fu_1366[7]_i_13_n_3\,
      S(1) => \accu_V_22_fu_1366[7]_i_14_n_3\,
      S(0) => \accu_V_22_fu_1366[7]_i_15_n_3\
    );
\accu_V_22_fu_1366_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_86_fu_18542_p2(8),
      Q => accu_V_86_reg_22131(8),
      R => '0'
    );
\accu_V_22_fu_1366_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_86_fu_18542_p2(9),
      Q => accu_V_86_reg_22131(9),
      R => '0'
    );
\accu_V_23_fu_1370[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_87_reg_22136(10),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_55_fu_16356_p3(10)
    );
\accu_V_23_fu_1370[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_87_reg_22136(9),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_55_fu_16356_p3(9)
    );
\accu_V_23_fu_1370[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_87_reg_22136(8),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_55_fu_16356_p3(8)
    );
\accu_V_23_fu_1370[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FFFFE8FFE8E800"
    )
        port map (
      I0 => add_ln840_376_reg_21646(0),
      I1 => add_ln840_372_reg_21636(0),
      I2 => add_ln840_380_reg_21656(0),
      I3 => add_ln840_380_reg_21656(1),
      I4 => add_ln840_372_reg_21636(1),
      I5 => add_ln840_376_reg_21646(1),
      O => \accu_V_23_fu_1370[3]_i_10_n_3\
    );
\accu_V_23_fu_1370[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln840_378_reg_21651(0),
      I1 => xor_ln1019_763_reg_21621,
      I2 => add_ln840_375_reg_21641(0),
      I3 => add_ln840_378_reg_21651(1),
      I4 => add_ln840_375_reg_21641(1),
      O => \accu_V_23_fu_1370[3]_i_11_n_3\
    );
\accu_V_23_fu_1370[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln840_380_reg_21656(0),
      I1 => add_ln840_372_reg_21636(0),
      I2 => add_ln840_376_reg_21646(0),
      I3 => add_ln840_372_reg_21636(1),
      I4 => add_ln840_376_reg_21646(1),
      I5 => add_ln840_380_reg_21656(1),
      O => \accu_V_23_fu_1370[3]_i_12_n_3\
    );
\accu_V_23_fu_1370[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_380_reg_21656(0),
      I1 => add_ln840_376_reg_21646(0),
      I2 => add_ln840_372_reg_21636(0),
      O => \accu_V_23_fu_1370[3]_i_13_n_3\
    );
\accu_V_23_fu_1370[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_378_reg_21651(0),
      I1 => add_ln840_375_reg_21641(0),
      I2 => xor_ln1019_763_reg_21621,
      O => \accu_V_23_fu_1370[3]_i_14_n_3\
    );
\accu_V_23_fu_1370[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_23_fu_1370[3]_i_9_n_3\,
      I1 => \accu_V_23_fu_1370_reg[7]_i_4_n_8\,
      I2 => \accu_V_23_fu_1370[3]_i_10_n_3\,
      O => \accu_V_23_fu_1370[3]_i_2_n_3\
    );
\accu_V_23_fu_1370[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_23_fu_1370[3]_i_11_n_3\,
      I1 => \accu_V_23_fu_1370_reg[7]_i_4_n_9\,
      I2 => \accu_V_23_fu_1370[3]_i_12_n_3\,
      O => \accu_V_23_fu_1370[3]_i_3_n_3\
    );
\accu_V_23_fu_1370[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => xor_ln1019_763_reg_21621,
      I1 => add_ln840_375_reg_21641(0),
      I2 => add_ln840_378_reg_21651(0),
      I3 => \accu_V_23_fu_1370_reg[7]_i_4_n_10\,
      I4 => \accu_V_23_fu_1370[3]_i_13_n_3\,
      O => \accu_V_23_fu_1370[3]_i_4_n_3\
    );
\accu_V_23_fu_1370[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \accu_V_23_fu_1370[3]_i_10_n_3\,
      I1 => \accu_V_23_fu_1370_reg[7]_i_4_n_8\,
      I2 => \accu_V_23_fu_1370[3]_i_9_n_3\,
      I3 => \accu_V_23_fu_1370_reg[7]_i_4_n_7\,
      I4 => \accu_V_23_fu_1370[7]_i_9_n_3\,
      O => \accu_V_23_fu_1370[3]_i_5_n_3\
    );
\accu_V_23_fu_1370[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_23_fu_1370[3]_i_3_n_3\,
      I1 => \accu_V_23_fu_1370_reg[7]_i_4_n_8\,
      I2 => \accu_V_23_fu_1370[3]_i_9_n_3\,
      I3 => \accu_V_23_fu_1370[3]_i_10_n_3\,
      O => \accu_V_23_fu_1370[3]_i_6_n_3\
    );
\accu_V_23_fu_1370[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_23_fu_1370[3]_i_11_n_3\,
      I1 => \accu_V_23_fu_1370_reg[7]_i_4_n_9\,
      I2 => \accu_V_23_fu_1370[3]_i_12_n_3\,
      I3 => \accu_V_23_fu_1370[3]_i_4_n_3\,
      O => \accu_V_23_fu_1370[3]_i_7_n_3\
    );
\accu_V_23_fu_1370[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln840_372_reg_21636(0),
      I1 => add_ln840_376_reg_21646(0),
      I2 => add_ln840_380_reg_21656(0),
      I3 => \accu_V_23_fu_1370[3]_i_14_n_3\,
      I4 => \accu_V_23_fu_1370_reg[7]_i_4_n_10\,
      O => \accu_V_23_fu_1370[3]_i_8_n_3\
    );
\accu_V_23_fu_1370[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => add_ln840_378_reg_21651(1),
      I1 => add_ln840_375_reg_21641(1),
      I2 => add_ln840_378_reg_21651(0),
      I3 => xor_ln1019_763_reg_21621,
      I4 => add_ln840_375_reg_21641(0),
      O => \accu_V_23_fu_1370[3]_i_9_n_3\
    );
\accu_V_23_fu_1370[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      I1 => accu_V_87_reg_22136(1),
      I2 => add_ln840_371_reg_21631(1),
      I3 => add_ln840_369_reg_21626(1),
      O => \accu_V_23_fu_1370[7]_i_10_n_3\
    );
\accu_V_23_fu_1370[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      I1 => accu_V_87_reg_22136(0),
      I2 => add_ln840_371_reg_21631(0),
      I3 => add_ln840_369_reg_21626(0),
      O => \accu_V_23_fu_1370[7]_i_11_n_3\
    );
\accu_V_23_fu_1370[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_87_reg_22136(3),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_55_fu_16356_p3(3)
    );
\accu_V_23_fu_1370[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => add_ln840_369_reg_21626(1),
      I1 => add_ln840_371_reg_21631(1),
      I2 => accu_V_87_reg_22136(1),
      I3 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      I4 => accu_V_87_reg_22136(2),
      O => \accu_V_23_fu_1370[7]_i_13_n_3\
    );
\accu_V_23_fu_1370[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \accu_V_23_fu_1370[7]_i_11_n_3\,
      I1 => add_ln840_371_reg_21631(1),
      I2 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      I3 => accu_V_87_reg_22136(1),
      I4 => add_ln840_369_reg_21626(1),
      O => \accu_V_23_fu_1370[7]_i_14_n_3\
    );
\accu_V_23_fu_1370[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      I1 => accu_V_87_reg_22136(0),
      I2 => add_ln840_371_reg_21631(0),
      I3 => add_ln840_369_reg_21626(0),
      O => \accu_V_23_fu_1370[7]_i_15_n_3\
    );
\accu_V_23_fu_1370[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \accu_V_23_fu_1370[7]_i_9_n_3\,
      I1 => \accu_V_23_fu_1370_reg[7]_i_4_n_7\,
      I2 => \accu_V_23_fu_1370_reg[7]_i_2_n_10\,
      O => \accu_V_23_fu_1370[7]_i_3_n_3\
    );
\accu_V_23_fu_1370[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_87_reg_22136(7),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_55_fu_16356_p3(7)
    );
\accu_V_23_fu_1370[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_87_reg_22136(6),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_55_fu_16356_p3(6)
    );
\accu_V_23_fu_1370[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_87_reg_22136(5),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_55_fu_16356_p3(5)
    );
\accu_V_23_fu_1370[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_87_reg_22136(4),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_55_fu_16356_p3(4)
    );
\accu_V_23_fu_1370[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E800000000000000"
    )
        port map (
      I0 => add_ln840_376_reg_21646(0),
      I1 => add_ln840_372_reg_21636(0),
      I2 => add_ln840_380_reg_21656(0),
      I3 => add_ln840_380_reg_21656(1),
      I4 => add_ln840_376_reg_21646(1),
      I5 => add_ln840_372_reg_21636(1),
      O => \accu_V_23_fu_1370[7]_i_9_n_3\
    );
\accu_V_23_fu_1370_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_87_fu_18630_p2(0),
      Q => accu_V_87_reg_22136(0),
      R => '0'
    );
\accu_V_23_fu_1370_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_87_fu_18630_p2(10),
      Q => accu_V_87_reg_22136(10),
      R => '0'
    );
\accu_V_23_fu_1370_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_23_fu_1370_reg[7]_i_1_n_3\,
      CO(3 downto 2) => \NLW_accu_V_23_fu_1370_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_23_fu_1370_reg[10]_i_1_n_5\,
      CO(0) => \accu_V_23_fu_1370_reg[10]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accu_V_23_fu_1370_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => accu_V_87_fu_18630_p2(10 downto 8),
      S(3) => '0',
      S(2) => \accu_V_23_fu_1370_reg[10]_i_2_n_8\,
      S(1) => \accu_V_23_fu_1370_reg[10]_i_2_n_9\,
      S(0) => \accu_V_23_fu_1370_reg[10]_i_2_n_10\
    );
\accu_V_23_fu_1370_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_23_fu_1370_reg[7]_i_2_n_3\,
      CO(3 downto 2) => \NLW_accu_V_23_fu_1370_reg[10]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_23_fu_1370_reg[10]_i_2_n_5\,
      CO(0) => \accu_V_23_fu_1370_reg[10]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accu_V_23_fu_1370_reg[10]_i_2_O_UNCONNECTED\(3),
      O(2) => \accu_V_23_fu_1370_reg[10]_i_2_n_8\,
      O(1) => \accu_V_23_fu_1370_reg[10]_i_2_n_9\,
      O(0) => \accu_V_23_fu_1370_reg[10]_i_2_n_10\,
      S(3) => '0',
      S(2 downto 0) => accu_V_55_fu_16356_p3(10 downto 8)
    );
\accu_V_23_fu_1370_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_87_fu_18630_p2(1),
      Q => accu_V_87_reg_22136(1),
      R => '0'
    );
\accu_V_23_fu_1370_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_87_fu_18630_p2(2),
      Q => accu_V_87_reg_22136(2),
      R => '0'
    );
\accu_V_23_fu_1370_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_87_fu_18630_p2(3),
      Q => accu_V_87_reg_22136(3),
      R => '0'
    );
\accu_V_23_fu_1370_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_23_fu_1370_reg[3]_i_1_n_3\,
      CO(2) => \accu_V_23_fu_1370_reg[3]_i_1_n_4\,
      CO(1) => \accu_V_23_fu_1370_reg[3]_i_1_n_5\,
      CO(0) => \accu_V_23_fu_1370_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_23_fu_1370[3]_i_2_n_3\,
      DI(2) => \accu_V_23_fu_1370[3]_i_3_n_3\,
      DI(1) => \accu_V_23_fu_1370[3]_i_4_n_3\,
      DI(0) => '0',
      O(3 downto 0) => accu_V_87_fu_18630_p2(3 downto 0),
      S(3) => \accu_V_23_fu_1370[3]_i_5_n_3\,
      S(2) => \accu_V_23_fu_1370[3]_i_6_n_3\,
      S(1) => \accu_V_23_fu_1370[3]_i_7_n_3\,
      S(0) => \accu_V_23_fu_1370[3]_i_8_n_3\
    );
\accu_V_23_fu_1370_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_87_fu_18630_p2(4),
      Q => accu_V_87_reg_22136(4),
      R => '0'
    );
\accu_V_23_fu_1370_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_87_fu_18630_p2(5),
      Q => accu_V_87_reg_22136(5),
      R => '0'
    );
\accu_V_23_fu_1370_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_87_fu_18630_p2(6),
      Q => accu_V_87_reg_22136(6),
      R => '0'
    );
\accu_V_23_fu_1370_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_87_fu_18630_p2(7),
      Q => accu_V_87_reg_22136(7),
      R => '0'
    );
\accu_V_23_fu_1370_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_23_fu_1370_reg[3]_i_1_n_3\,
      CO(3) => \accu_V_23_fu_1370_reg[7]_i_1_n_3\,
      CO(2) => \accu_V_23_fu_1370_reg[7]_i_1_n_4\,
      CO(1) => \accu_V_23_fu_1370_reg[7]_i_1_n_5\,
      CO(0) => \accu_V_23_fu_1370_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \accu_V_23_fu_1370_reg[7]_i_2_n_10\,
      O(3 downto 0) => accu_V_87_fu_18630_p2(7 downto 4),
      S(3) => \accu_V_23_fu_1370_reg[7]_i_2_n_7\,
      S(2) => \accu_V_23_fu_1370_reg[7]_i_2_n_8\,
      S(1) => \accu_V_23_fu_1370_reg[7]_i_2_n_9\,
      S(0) => \accu_V_23_fu_1370[7]_i_3_n_3\
    );
\accu_V_23_fu_1370_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_23_fu_1370_reg[7]_i_4_n_3\,
      CO(3) => \accu_V_23_fu_1370_reg[7]_i_2_n_3\,
      CO(2) => \accu_V_23_fu_1370_reg[7]_i_2_n_4\,
      CO(1) => \accu_V_23_fu_1370_reg[7]_i_2_n_5\,
      CO(0) => \accu_V_23_fu_1370_reg[7]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \accu_V_23_fu_1370_reg[7]_i_2_n_7\,
      O(2) => \accu_V_23_fu_1370_reg[7]_i_2_n_8\,
      O(1) => \accu_V_23_fu_1370_reg[7]_i_2_n_9\,
      O(0) => \accu_V_23_fu_1370_reg[7]_i_2_n_10\,
      S(3 downto 0) => accu_V_55_fu_16356_p3(7 downto 4)
    );
\accu_V_23_fu_1370_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_23_fu_1370_reg[7]_i_4_n_3\,
      CO(2) => \accu_V_23_fu_1370_reg[7]_i_4_n_4\,
      CO(1) => \accu_V_23_fu_1370_reg[7]_i_4_n_5\,
      CO(0) => \accu_V_23_fu_1370_reg[7]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \accu_V_23_fu_1370[7]_i_10_n_3\,
      DI(1) => \accu_V_23_fu_1370[7]_i_11_n_3\,
      DI(0) => '0',
      O(3) => \accu_V_23_fu_1370_reg[7]_i_4_n_7\,
      O(2) => \accu_V_23_fu_1370_reg[7]_i_4_n_8\,
      O(1) => \accu_V_23_fu_1370_reg[7]_i_4_n_9\,
      O(0) => \accu_V_23_fu_1370_reg[7]_i_4_n_10\,
      S(3) => accu_V_55_fu_16356_p3(3),
      S(2) => \accu_V_23_fu_1370[7]_i_13_n_3\,
      S(1) => \accu_V_23_fu_1370[7]_i_14_n_3\,
      S(0) => \accu_V_23_fu_1370[7]_i_15_n_3\
    );
\accu_V_23_fu_1370_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_87_fu_18630_p2(8),
      Q => accu_V_87_reg_22136(8),
      R => '0'
    );
\accu_V_23_fu_1370_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_87_fu_18630_p2(9),
      Q => accu_V_87_reg_22136(9),
      R => '0'
    );
\accu_V_24_fu_1374[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_88_reg_22141(10),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_56_fu_16349_p3(10)
    );
\accu_V_24_fu_1374[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_88_reg_22141(9),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_56_fu_16349_p3(9)
    );
\accu_V_24_fu_1374[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_88_reg_22141(8),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_56_fu_16349_p3(8)
    );
\accu_V_24_fu_1374[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FFFFE8FFE8E800"
    )
        port map (
      I0 => add_ln840_392_reg_21686(0),
      I1 => add_ln840_388_reg_21676(0),
      I2 => add_ln840_396_reg_21696(0),
      I3 => add_ln840_396_reg_21696(1),
      I4 => add_ln840_388_reg_21676(1),
      I5 => add_ln840_392_reg_21686(1),
      O => \accu_V_24_fu_1374[3]_i_10_n_3\
    );
\accu_V_24_fu_1374[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln840_394_reg_21691(0),
      I1 => xor_ln1019_795_reg_21661,
      I2 => add_ln840_391_reg_21681(0),
      I3 => add_ln840_394_reg_21691(1),
      I4 => add_ln840_391_reg_21681(1),
      O => \accu_V_24_fu_1374[3]_i_11_n_3\
    );
\accu_V_24_fu_1374[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln840_396_reg_21696(0),
      I1 => add_ln840_388_reg_21676(0),
      I2 => add_ln840_392_reg_21686(0),
      I3 => add_ln840_388_reg_21676(1),
      I4 => add_ln840_392_reg_21686(1),
      I5 => add_ln840_396_reg_21696(1),
      O => \accu_V_24_fu_1374[3]_i_12_n_3\
    );
\accu_V_24_fu_1374[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_396_reg_21696(0),
      I1 => add_ln840_392_reg_21686(0),
      I2 => add_ln840_388_reg_21676(0),
      O => \accu_V_24_fu_1374[3]_i_13_n_3\
    );
\accu_V_24_fu_1374[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_394_reg_21691(0),
      I1 => add_ln840_391_reg_21681(0),
      I2 => xor_ln1019_795_reg_21661,
      O => \accu_V_24_fu_1374[3]_i_14_n_3\
    );
\accu_V_24_fu_1374[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_24_fu_1374[3]_i_9_n_3\,
      I1 => \accu_V_24_fu_1374_reg[7]_i_4_n_8\,
      I2 => \accu_V_24_fu_1374[3]_i_10_n_3\,
      O => \accu_V_24_fu_1374[3]_i_2_n_3\
    );
\accu_V_24_fu_1374[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_24_fu_1374[3]_i_11_n_3\,
      I1 => \accu_V_24_fu_1374_reg[7]_i_4_n_9\,
      I2 => \accu_V_24_fu_1374[3]_i_12_n_3\,
      O => \accu_V_24_fu_1374[3]_i_3_n_3\
    );
\accu_V_24_fu_1374[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => xor_ln1019_795_reg_21661,
      I1 => add_ln840_391_reg_21681(0),
      I2 => add_ln840_394_reg_21691(0),
      I3 => \accu_V_24_fu_1374_reg[7]_i_4_n_10\,
      I4 => \accu_V_24_fu_1374[3]_i_13_n_3\,
      O => \accu_V_24_fu_1374[3]_i_4_n_3\
    );
\accu_V_24_fu_1374[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \accu_V_24_fu_1374[3]_i_10_n_3\,
      I1 => \accu_V_24_fu_1374_reg[7]_i_4_n_8\,
      I2 => \accu_V_24_fu_1374[3]_i_9_n_3\,
      I3 => \accu_V_24_fu_1374_reg[7]_i_4_n_7\,
      I4 => \accu_V_24_fu_1374[7]_i_9_n_3\,
      O => \accu_V_24_fu_1374[3]_i_5_n_3\
    );
\accu_V_24_fu_1374[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_24_fu_1374[3]_i_3_n_3\,
      I1 => \accu_V_24_fu_1374_reg[7]_i_4_n_8\,
      I2 => \accu_V_24_fu_1374[3]_i_9_n_3\,
      I3 => \accu_V_24_fu_1374[3]_i_10_n_3\,
      O => \accu_V_24_fu_1374[3]_i_6_n_3\
    );
\accu_V_24_fu_1374[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_24_fu_1374[3]_i_11_n_3\,
      I1 => \accu_V_24_fu_1374_reg[7]_i_4_n_9\,
      I2 => \accu_V_24_fu_1374[3]_i_12_n_3\,
      I3 => \accu_V_24_fu_1374[3]_i_4_n_3\,
      O => \accu_V_24_fu_1374[3]_i_7_n_3\
    );
\accu_V_24_fu_1374[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln840_388_reg_21676(0),
      I1 => add_ln840_392_reg_21686(0),
      I2 => add_ln840_396_reg_21696(0),
      I3 => \accu_V_24_fu_1374[3]_i_14_n_3\,
      I4 => \accu_V_24_fu_1374_reg[7]_i_4_n_10\,
      O => \accu_V_24_fu_1374[3]_i_8_n_3\
    );
\accu_V_24_fu_1374[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => add_ln840_394_reg_21691(1),
      I1 => add_ln840_391_reg_21681(1),
      I2 => add_ln840_394_reg_21691(0),
      I3 => xor_ln1019_795_reg_21661,
      I4 => add_ln840_391_reg_21681(0),
      O => \accu_V_24_fu_1374[3]_i_9_n_3\
    );
\accu_V_24_fu_1374[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      I1 => accu_V_88_reg_22141(1),
      I2 => add_ln840_387_reg_21671(1),
      I3 => add_ln840_385_reg_21666(1),
      O => \accu_V_24_fu_1374[7]_i_10_n_3\
    );
\accu_V_24_fu_1374[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      I1 => accu_V_88_reg_22141(0),
      I2 => add_ln840_387_reg_21671(0),
      I3 => add_ln840_385_reg_21666(0),
      O => \accu_V_24_fu_1374[7]_i_11_n_3\
    );
\accu_V_24_fu_1374[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_88_reg_22141(3),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_56_fu_16349_p3(3)
    );
\accu_V_24_fu_1374[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => add_ln840_385_reg_21666(1),
      I1 => add_ln840_387_reg_21671(1),
      I2 => accu_V_88_reg_22141(1),
      I3 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      I4 => accu_V_88_reg_22141(2),
      O => \accu_V_24_fu_1374[7]_i_13_n_3\
    );
\accu_V_24_fu_1374[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \accu_V_24_fu_1374[7]_i_11_n_3\,
      I1 => add_ln840_387_reg_21671(1),
      I2 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      I3 => accu_V_88_reg_22141(1),
      I4 => add_ln840_385_reg_21666(1),
      O => \accu_V_24_fu_1374[7]_i_14_n_3\
    );
\accu_V_24_fu_1374[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      I1 => accu_V_88_reg_22141(0),
      I2 => add_ln840_387_reg_21671(0),
      I3 => add_ln840_385_reg_21666(0),
      O => \accu_V_24_fu_1374[7]_i_15_n_3\
    );
\accu_V_24_fu_1374[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \accu_V_24_fu_1374[7]_i_9_n_3\,
      I1 => \accu_V_24_fu_1374_reg[7]_i_4_n_7\,
      I2 => \accu_V_24_fu_1374_reg[7]_i_2_n_10\,
      O => \accu_V_24_fu_1374[7]_i_3_n_3\
    );
\accu_V_24_fu_1374[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_88_reg_22141(7),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_56_fu_16349_p3(7)
    );
\accu_V_24_fu_1374[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_88_reg_22141(6),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_56_fu_16349_p3(6)
    );
\accu_V_24_fu_1374[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_88_reg_22141(5),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_56_fu_16349_p3(5)
    );
\accu_V_24_fu_1374[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_88_reg_22141(4),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_56_fu_16349_p3(4)
    );
\accu_V_24_fu_1374[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E800000000000000"
    )
        port map (
      I0 => add_ln840_392_reg_21686(0),
      I1 => add_ln840_388_reg_21676(0),
      I2 => add_ln840_396_reg_21696(0),
      I3 => add_ln840_396_reg_21696(1),
      I4 => add_ln840_392_reg_21686(1),
      I5 => add_ln840_388_reg_21676(1),
      O => \accu_V_24_fu_1374[7]_i_9_n_3\
    );
\accu_V_24_fu_1374_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_88_fu_18718_p2(0),
      Q => accu_V_88_reg_22141(0),
      R => '0'
    );
\accu_V_24_fu_1374_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_88_fu_18718_p2(10),
      Q => accu_V_88_reg_22141(10),
      R => '0'
    );
\accu_V_24_fu_1374_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_24_fu_1374_reg[7]_i_1_n_3\,
      CO(3 downto 2) => \NLW_accu_V_24_fu_1374_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_24_fu_1374_reg[10]_i_1_n_5\,
      CO(0) => \accu_V_24_fu_1374_reg[10]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accu_V_24_fu_1374_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => accu_V_88_fu_18718_p2(10 downto 8),
      S(3) => '0',
      S(2) => \accu_V_24_fu_1374_reg[10]_i_2_n_8\,
      S(1) => \accu_V_24_fu_1374_reg[10]_i_2_n_9\,
      S(0) => \accu_V_24_fu_1374_reg[10]_i_2_n_10\
    );
\accu_V_24_fu_1374_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_24_fu_1374_reg[7]_i_2_n_3\,
      CO(3 downto 2) => \NLW_accu_V_24_fu_1374_reg[10]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_24_fu_1374_reg[10]_i_2_n_5\,
      CO(0) => \accu_V_24_fu_1374_reg[10]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accu_V_24_fu_1374_reg[10]_i_2_O_UNCONNECTED\(3),
      O(2) => \accu_V_24_fu_1374_reg[10]_i_2_n_8\,
      O(1) => \accu_V_24_fu_1374_reg[10]_i_2_n_9\,
      O(0) => \accu_V_24_fu_1374_reg[10]_i_2_n_10\,
      S(3) => '0',
      S(2 downto 0) => accu_V_56_fu_16349_p3(10 downto 8)
    );
\accu_V_24_fu_1374_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_88_fu_18718_p2(1),
      Q => accu_V_88_reg_22141(1),
      R => '0'
    );
\accu_V_24_fu_1374_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_88_fu_18718_p2(2),
      Q => accu_V_88_reg_22141(2),
      R => '0'
    );
\accu_V_24_fu_1374_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_88_fu_18718_p2(3),
      Q => accu_V_88_reg_22141(3),
      R => '0'
    );
\accu_V_24_fu_1374_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_24_fu_1374_reg[3]_i_1_n_3\,
      CO(2) => \accu_V_24_fu_1374_reg[3]_i_1_n_4\,
      CO(1) => \accu_V_24_fu_1374_reg[3]_i_1_n_5\,
      CO(0) => \accu_V_24_fu_1374_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_24_fu_1374[3]_i_2_n_3\,
      DI(2) => \accu_V_24_fu_1374[3]_i_3_n_3\,
      DI(1) => \accu_V_24_fu_1374[3]_i_4_n_3\,
      DI(0) => '0',
      O(3 downto 0) => accu_V_88_fu_18718_p2(3 downto 0),
      S(3) => \accu_V_24_fu_1374[3]_i_5_n_3\,
      S(2) => \accu_V_24_fu_1374[3]_i_6_n_3\,
      S(1) => \accu_V_24_fu_1374[3]_i_7_n_3\,
      S(0) => \accu_V_24_fu_1374[3]_i_8_n_3\
    );
\accu_V_24_fu_1374_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_88_fu_18718_p2(4),
      Q => accu_V_88_reg_22141(4),
      R => '0'
    );
\accu_V_24_fu_1374_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_88_fu_18718_p2(5),
      Q => accu_V_88_reg_22141(5),
      R => '0'
    );
\accu_V_24_fu_1374_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_88_fu_18718_p2(6),
      Q => accu_V_88_reg_22141(6),
      R => '0'
    );
\accu_V_24_fu_1374_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_88_fu_18718_p2(7),
      Q => accu_V_88_reg_22141(7),
      R => '0'
    );
\accu_V_24_fu_1374_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_24_fu_1374_reg[3]_i_1_n_3\,
      CO(3) => \accu_V_24_fu_1374_reg[7]_i_1_n_3\,
      CO(2) => \accu_V_24_fu_1374_reg[7]_i_1_n_4\,
      CO(1) => \accu_V_24_fu_1374_reg[7]_i_1_n_5\,
      CO(0) => \accu_V_24_fu_1374_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \accu_V_24_fu_1374_reg[7]_i_2_n_10\,
      O(3 downto 0) => accu_V_88_fu_18718_p2(7 downto 4),
      S(3) => \accu_V_24_fu_1374_reg[7]_i_2_n_7\,
      S(2) => \accu_V_24_fu_1374_reg[7]_i_2_n_8\,
      S(1) => \accu_V_24_fu_1374_reg[7]_i_2_n_9\,
      S(0) => \accu_V_24_fu_1374[7]_i_3_n_3\
    );
\accu_V_24_fu_1374_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_24_fu_1374_reg[7]_i_4_n_3\,
      CO(3) => \accu_V_24_fu_1374_reg[7]_i_2_n_3\,
      CO(2) => \accu_V_24_fu_1374_reg[7]_i_2_n_4\,
      CO(1) => \accu_V_24_fu_1374_reg[7]_i_2_n_5\,
      CO(0) => \accu_V_24_fu_1374_reg[7]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \accu_V_24_fu_1374_reg[7]_i_2_n_7\,
      O(2) => \accu_V_24_fu_1374_reg[7]_i_2_n_8\,
      O(1) => \accu_V_24_fu_1374_reg[7]_i_2_n_9\,
      O(0) => \accu_V_24_fu_1374_reg[7]_i_2_n_10\,
      S(3 downto 0) => accu_V_56_fu_16349_p3(7 downto 4)
    );
\accu_V_24_fu_1374_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_24_fu_1374_reg[7]_i_4_n_3\,
      CO(2) => \accu_V_24_fu_1374_reg[7]_i_4_n_4\,
      CO(1) => \accu_V_24_fu_1374_reg[7]_i_4_n_5\,
      CO(0) => \accu_V_24_fu_1374_reg[7]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \accu_V_24_fu_1374[7]_i_10_n_3\,
      DI(1) => \accu_V_24_fu_1374[7]_i_11_n_3\,
      DI(0) => '0',
      O(3) => \accu_V_24_fu_1374_reg[7]_i_4_n_7\,
      O(2) => \accu_V_24_fu_1374_reg[7]_i_4_n_8\,
      O(1) => \accu_V_24_fu_1374_reg[7]_i_4_n_9\,
      O(0) => \accu_V_24_fu_1374_reg[7]_i_4_n_10\,
      S(3) => accu_V_56_fu_16349_p3(3),
      S(2) => \accu_V_24_fu_1374[7]_i_13_n_3\,
      S(1) => \accu_V_24_fu_1374[7]_i_14_n_3\,
      S(0) => \accu_V_24_fu_1374[7]_i_15_n_3\
    );
\accu_V_24_fu_1374_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_88_fu_18718_p2(8),
      Q => accu_V_88_reg_22141(8),
      R => '0'
    );
\accu_V_24_fu_1374_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_88_fu_18718_p2(9),
      Q => accu_V_88_reg_22141(9),
      R => '0'
    );
\accu_V_25_fu_1378[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_89_reg_22146(10),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_57_fu_16342_p3(10)
    );
\accu_V_25_fu_1378[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_89_reg_22146(9),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_57_fu_16342_p3(9)
    );
\accu_V_25_fu_1378[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_89_reg_22146(8),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_57_fu_16342_p3(8)
    );
\accu_V_25_fu_1378[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FFFFE8FFE8E800"
    )
        port map (
      I0 => add_ln840_408_reg_21726(0),
      I1 => add_ln840_404_reg_21716(0),
      I2 => add_ln840_412_reg_21736(0),
      I3 => add_ln840_412_reg_21736(1),
      I4 => add_ln840_404_reg_21716(1),
      I5 => add_ln840_408_reg_21726(1),
      O => \accu_V_25_fu_1378[3]_i_10_n_3\
    );
\accu_V_25_fu_1378[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln840_410_reg_21731(0),
      I1 => xor_ln1019_827_reg_21701,
      I2 => add_ln840_407_reg_21721(0),
      I3 => add_ln840_410_reg_21731(1),
      I4 => add_ln840_407_reg_21721(1),
      O => \accu_V_25_fu_1378[3]_i_11_n_3\
    );
\accu_V_25_fu_1378[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln840_412_reg_21736(0),
      I1 => add_ln840_404_reg_21716(0),
      I2 => add_ln840_408_reg_21726(0),
      I3 => add_ln840_404_reg_21716(1),
      I4 => add_ln840_408_reg_21726(1),
      I5 => add_ln840_412_reg_21736(1),
      O => \accu_V_25_fu_1378[3]_i_12_n_3\
    );
\accu_V_25_fu_1378[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_412_reg_21736(0),
      I1 => add_ln840_408_reg_21726(0),
      I2 => add_ln840_404_reg_21716(0),
      O => \accu_V_25_fu_1378[3]_i_13_n_3\
    );
\accu_V_25_fu_1378[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_410_reg_21731(0),
      I1 => add_ln840_407_reg_21721(0),
      I2 => xor_ln1019_827_reg_21701,
      O => \accu_V_25_fu_1378[3]_i_14_n_3\
    );
\accu_V_25_fu_1378[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_25_fu_1378[3]_i_9_n_3\,
      I1 => \accu_V_25_fu_1378_reg[7]_i_4_n_8\,
      I2 => \accu_V_25_fu_1378[3]_i_10_n_3\,
      O => \accu_V_25_fu_1378[3]_i_2_n_3\
    );
\accu_V_25_fu_1378[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_25_fu_1378[3]_i_11_n_3\,
      I1 => \accu_V_25_fu_1378_reg[7]_i_4_n_9\,
      I2 => \accu_V_25_fu_1378[3]_i_12_n_3\,
      O => \accu_V_25_fu_1378[3]_i_3_n_3\
    );
\accu_V_25_fu_1378[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => xor_ln1019_827_reg_21701,
      I1 => add_ln840_407_reg_21721(0),
      I2 => add_ln840_410_reg_21731(0),
      I3 => \accu_V_25_fu_1378_reg[7]_i_4_n_10\,
      I4 => \accu_V_25_fu_1378[3]_i_13_n_3\,
      O => \accu_V_25_fu_1378[3]_i_4_n_3\
    );
\accu_V_25_fu_1378[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \accu_V_25_fu_1378[3]_i_10_n_3\,
      I1 => \accu_V_25_fu_1378_reg[7]_i_4_n_8\,
      I2 => \accu_V_25_fu_1378[3]_i_9_n_3\,
      I3 => \accu_V_25_fu_1378_reg[7]_i_4_n_7\,
      I4 => \accu_V_25_fu_1378[7]_i_9_n_3\,
      O => \accu_V_25_fu_1378[3]_i_5_n_3\
    );
\accu_V_25_fu_1378[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_25_fu_1378[3]_i_3_n_3\,
      I1 => \accu_V_25_fu_1378_reg[7]_i_4_n_8\,
      I2 => \accu_V_25_fu_1378[3]_i_9_n_3\,
      I3 => \accu_V_25_fu_1378[3]_i_10_n_3\,
      O => \accu_V_25_fu_1378[3]_i_6_n_3\
    );
\accu_V_25_fu_1378[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_25_fu_1378[3]_i_11_n_3\,
      I1 => \accu_V_25_fu_1378_reg[7]_i_4_n_9\,
      I2 => \accu_V_25_fu_1378[3]_i_12_n_3\,
      I3 => \accu_V_25_fu_1378[3]_i_4_n_3\,
      O => \accu_V_25_fu_1378[3]_i_7_n_3\
    );
\accu_V_25_fu_1378[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln840_404_reg_21716(0),
      I1 => add_ln840_408_reg_21726(0),
      I2 => add_ln840_412_reg_21736(0),
      I3 => \accu_V_25_fu_1378[3]_i_14_n_3\,
      I4 => \accu_V_25_fu_1378_reg[7]_i_4_n_10\,
      O => \accu_V_25_fu_1378[3]_i_8_n_3\
    );
\accu_V_25_fu_1378[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => add_ln840_410_reg_21731(1),
      I1 => add_ln840_407_reg_21721(1),
      I2 => add_ln840_410_reg_21731(0),
      I3 => xor_ln1019_827_reg_21701,
      I4 => add_ln840_407_reg_21721(0),
      O => \accu_V_25_fu_1378[3]_i_9_n_3\
    );
\accu_V_25_fu_1378[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      I1 => accu_V_89_reg_22146(1),
      I2 => add_ln840_403_reg_21711(1),
      I3 => add_ln840_401_reg_21706(1),
      O => \accu_V_25_fu_1378[7]_i_10_n_3\
    );
\accu_V_25_fu_1378[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      I1 => accu_V_89_reg_22146(0),
      I2 => add_ln840_403_reg_21711(0),
      I3 => add_ln840_401_reg_21706(0),
      O => \accu_V_25_fu_1378[7]_i_11_n_3\
    );
\accu_V_25_fu_1378[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_89_reg_22146(3),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_57_fu_16342_p3(3)
    );
\accu_V_25_fu_1378[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => add_ln840_401_reg_21706(1),
      I1 => add_ln840_403_reg_21711(1),
      I2 => accu_V_89_reg_22146(1),
      I3 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      I4 => accu_V_89_reg_22146(2),
      O => \accu_V_25_fu_1378[7]_i_13_n_3\
    );
\accu_V_25_fu_1378[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \accu_V_25_fu_1378[7]_i_11_n_3\,
      I1 => add_ln840_403_reg_21711(1),
      I2 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      I3 => accu_V_89_reg_22146(1),
      I4 => add_ln840_401_reg_21706(1),
      O => \accu_V_25_fu_1378[7]_i_14_n_3\
    );
\accu_V_25_fu_1378[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      I1 => accu_V_89_reg_22146(0),
      I2 => add_ln840_403_reg_21711(0),
      I3 => add_ln840_401_reg_21706(0),
      O => \accu_V_25_fu_1378[7]_i_15_n_3\
    );
\accu_V_25_fu_1378[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \accu_V_25_fu_1378[7]_i_9_n_3\,
      I1 => \accu_V_25_fu_1378_reg[7]_i_4_n_7\,
      I2 => \accu_V_25_fu_1378_reg[7]_i_2_n_10\,
      O => \accu_V_25_fu_1378[7]_i_3_n_3\
    );
\accu_V_25_fu_1378[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_89_reg_22146(7),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_57_fu_16342_p3(7)
    );
\accu_V_25_fu_1378[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_89_reg_22146(6),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_57_fu_16342_p3(6)
    );
\accu_V_25_fu_1378[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_89_reg_22146(5),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_57_fu_16342_p3(5)
    );
\accu_V_25_fu_1378[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_89_reg_22146(4),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_57_fu_16342_p3(4)
    );
\accu_V_25_fu_1378[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E800000000000000"
    )
        port map (
      I0 => add_ln840_408_reg_21726(0),
      I1 => add_ln840_404_reg_21716(0),
      I2 => add_ln840_412_reg_21736(0),
      I3 => add_ln840_412_reg_21736(1),
      I4 => add_ln840_408_reg_21726(1),
      I5 => add_ln840_404_reg_21716(1),
      O => \accu_V_25_fu_1378[7]_i_9_n_3\
    );
\accu_V_25_fu_1378_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_89_fu_18806_p2(0),
      Q => accu_V_89_reg_22146(0),
      R => '0'
    );
\accu_V_25_fu_1378_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_89_fu_18806_p2(10),
      Q => accu_V_89_reg_22146(10),
      R => '0'
    );
\accu_V_25_fu_1378_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_25_fu_1378_reg[7]_i_1_n_3\,
      CO(3 downto 2) => \NLW_accu_V_25_fu_1378_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_25_fu_1378_reg[10]_i_1_n_5\,
      CO(0) => \accu_V_25_fu_1378_reg[10]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accu_V_25_fu_1378_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => accu_V_89_fu_18806_p2(10 downto 8),
      S(3) => '0',
      S(2) => \accu_V_25_fu_1378_reg[10]_i_2_n_8\,
      S(1) => \accu_V_25_fu_1378_reg[10]_i_2_n_9\,
      S(0) => \accu_V_25_fu_1378_reg[10]_i_2_n_10\
    );
\accu_V_25_fu_1378_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_25_fu_1378_reg[7]_i_2_n_3\,
      CO(3 downto 2) => \NLW_accu_V_25_fu_1378_reg[10]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_25_fu_1378_reg[10]_i_2_n_5\,
      CO(0) => \accu_V_25_fu_1378_reg[10]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accu_V_25_fu_1378_reg[10]_i_2_O_UNCONNECTED\(3),
      O(2) => \accu_V_25_fu_1378_reg[10]_i_2_n_8\,
      O(1) => \accu_V_25_fu_1378_reg[10]_i_2_n_9\,
      O(0) => \accu_V_25_fu_1378_reg[10]_i_2_n_10\,
      S(3) => '0',
      S(2 downto 0) => accu_V_57_fu_16342_p3(10 downto 8)
    );
\accu_V_25_fu_1378_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_89_fu_18806_p2(1),
      Q => accu_V_89_reg_22146(1),
      R => '0'
    );
\accu_V_25_fu_1378_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_89_fu_18806_p2(2),
      Q => accu_V_89_reg_22146(2),
      R => '0'
    );
\accu_V_25_fu_1378_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_89_fu_18806_p2(3),
      Q => accu_V_89_reg_22146(3),
      R => '0'
    );
\accu_V_25_fu_1378_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_25_fu_1378_reg[3]_i_1_n_3\,
      CO(2) => \accu_V_25_fu_1378_reg[3]_i_1_n_4\,
      CO(1) => \accu_V_25_fu_1378_reg[3]_i_1_n_5\,
      CO(0) => \accu_V_25_fu_1378_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_25_fu_1378[3]_i_2_n_3\,
      DI(2) => \accu_V_25_fu_1378[3]_i_3_n_3\,
      DI(1) => \accu_V_25_fu_1378[3]_i_4_n_3\,
      DI(0) => '0',
      O(3 downto 0) => accu_V_89_fu_18806_p2(3 downto 0),
      S(3) => \accu_V_25_fu_1378[3]_i_5_n_3\,
      S(2) => \accu_V_25_fu_1378[3]_i_6_n_3\,
      S(1) => \accu_V_25_fu_1378[3]_i_7_n_3\,
      S(0) => \accu_V_25_fu_1378[3]_i_8_n_3\
    );
\accu_V_25_fu_1378_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_89_fu_18806_p2(4),
      Q => accu_V_89_reg_22146(4),
      R => '0'
    );
\accu_V_25_fu_1378_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_89_fu_18806_p2(5),
      Q => accu_V_89_reg_22146(5),
      R => '0'
    );
\accu_V_25_fu_1378_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_89_fu_18806_p2(6),
      Q => accu_V_89_reg_22146(6),
      R => '0'
    );
\accu_V_25_fu_1378_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_89_fu_18806_p2(7),
      Q => accu_V_89_reg_22146(7),
      R => '0'
    );
\accu_V_25_fu_1378_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_25_fu_1378_reg[3]_i_1_n_3\,
      CO(3) => \accu_V_25_fu_1378_reg[7]_i_1_n_3\,
      CO(2) => \accu_V_25_fu_1378_reg[7]_i_1_n_4\,
      CO(1) => \accu_V_25_fu_1378_reg[7]_i_1_n_5\,
      CO(0) => \accu_V_25_fu_1378_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \accu_V_25_fu_1378_reg[7]_i_2_n_10\,
      O(3 downto 0) => accu_V_89_fu_18806_p2(7 downto 4),
      S(3) => \accu_V_25_fu_1378_reg[7]_i_2_n_7\,
      S(2) => \accu_V_25_fu_1378_reg[7]_i_2_n_8\,
      S(1) => \accu_V_25_fu_1378_reg[7]_i_2_n_9\,
      S(0) => \accu_V_25_fu_1378[7]_i_3_n_3\
    );
\accu_V_25_fu_1378_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_25_fu_1378_reg[7]_i_4_n_3\,
      CO(3) => \accu_V_25_fu_1378_reg[7]_i_2_n_3\,
      CO(2) => \accu_V_25_fu_1378_reg[7]_i_2_n_4\,
      CO(1) => \accu_V_25_fu_1378_reg[7]_i_2_n_5\,
      CO(0) => \accu_V_25_fu_1378_reg[7]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \accu_V_25_fu_1378_reg[7]_i_2_n_7\,
      O(2) => \accu_V_25_fu_1378_reg[7]_i_2_n_8\,
      O(1) => \accu_V_25_fu_1378_reg[7]_i_2_n_9\,
      O(0) => \accu_V_25_fu_1378_reg[7]_i_2_n_10\,
      S(3 downto 0) => accu_V_57_fu_16342_p3(7 downto 4)
    );
\accu_V_25_fu_1378_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_25_fu_1378_reg[7]_i_4_n_3\,
      CO(2) => \accu_V_25_fu_1378_reg[7]_i_4_n_4\,
      CO(1) => \accu_V_25_fu_1378_reg[7]_i_4_n_5\,
      CO(0) => \accu_V_25_fu_1378_reg[7]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \accu_V_25_fu_1378[7]_i_10_n_3\,
      DI(1) => \accu_V_25_fu_1378[7]_i_11_n_3\,
      DI(0) => '0',
      O(3) => \accu_V_25_fu_1378_reg[7]_i_4_n_7\,
      O(2) => \accu_V_25_fu_1378_reg[7]_i_4_n_8\,
      O(1) => \accu_V_25_fu_1378_reg[7]_i_4_n_9\,
      O(0) => \accu_V_25_fu_1378_reg[7]_i_4_n_10\,
      S(3) => accu_V_57_fu_16342_p3(3),
      S(2) => \accu_V_25_fu_1378[7]_i_13_n_3\,
      S(1) => \accu_V_25_fu_1378[7]_i_14_n_3\,
      S(0) => \accu_V_25_fu_1378[7]_i_15_n_3\
    );
\accu_V_25_fu_1378_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_89_fu_18806_p2(8),
      Q => accu_V_89_reg_22146(8),
      R => '0'
    );
\accu_V_25_fu_1378_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_89_fu_18806_p2(9),
      Q => accu_V_89_reg_22146(9),
      R => '0'
    );
\accu_V_26_fu_1382[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_90_reg_22151(10),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_58_fu_16335_p3(10)
    );
\accu_V_26_fu_1382[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_90_reg_22151(9),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_58_fu_16335_p3(9)
    );
\accu_V_26_fu_1382[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_90_reg_22151(8),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_58_fu_16335_p3(8)
    );
\accu_V_26_fu_1382[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FFFFE8FFE8E800"
    )
        port map (
      I0 => add_ln840_424_reg_21766(0),
      I1 => add_ln840_420_reg_21756(0),
      I2 => add_ln840_428_reg_21776(0),
      I3 => add_ln840_428_reg_21776(1),
      I4 => add_ln840_420_reg_21756(1),
      I5 => add_ln840_424_reg_21766(1),
      O => \accu_V_26_fu_1382[3]_i_10_n_3\
    );
\accu_V_26_fu_1382[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln840_426_reg_21771(0),
      I1 => xor_ln1019_859_reg_21741,
      I2 => add_ln840_423_reg_21761(0),
      I3 => add_ln840_426_reg_21771(1),
      I4 => add_ln840_423_reg_21761(1),
      O => \accu_V_26_fu_1382[3]_i_11_n_3\
    );
\accu_V_26_fu_1382[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln840_428_reg_21776(0),
      I1 => add_ln840_420_reg_21756(0),
      I2 => add_ln840_424_reg_21766(0),
      I3 => add_ln840_420_reg_21756(1),
      I4 => add_ln840_424_reg_21766(1),
      I5 => add_ln840_428_reg_21776(1),
      O => \accu_V_26_fu_1382[3]_i_12_n_3\
    );
\accu_V_26_fu_1382[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_428_reg_21776(0),
      I1 => add_ln840_424_reg_21766(0),
      I2 => add_ln840_420_reg_21756(0),
      O => \accu_V_26_fu_1382[3]_i_13_n_3\
    );
\accu_V_26_fu_1382[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_426_reg_21771(0),
      I1 => add_ln840_423_reg_21761(0),
      I2 => xor_ln1019_859_reg_21741,
      O => \accu_V_26_fu_1382[3]_i_14_n_3\
    );
\accu_V_26_fu_1382[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_26_fu_1382[3]_i_9_n_3\,
      I1 => \accu_V_26_fu_1382_reg[7]_i_4_n_8\,
      I2 => \accu_V_26_fu_1382[3]_i_10_n_3\,
      O => \accu_V_26_fu_1382[3]_i_2_n_3\
    );
\accu_V_26_fu_1382[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_26_fu_1382[3]_i_11_n_3\,
      I1 => \accu_V_26_fu_1382_reg[7]_i_4_n_9\,
      I2 => \accu_V_26_fu_1382[3]_i_12_n_3\,
      O => \accu_V_26_fu_1382[3]_i_3_n_3\
    );
\accu_V_26_fu_1382[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => xor_ln1019_859_reg_21741,
      I1 => add_ln840_423_reg_21761(0),
      I2 => add_ln840_426_reg_21771(0),
      I3 => \accu_V_26_fu_1382_reg[7]_i_4_n_10\,
      I4 => \accu_V_26_fu_1382[3]_i_13_n_3\,
      O => \accu_V_26_fu_1382[3]_i_4_n_3\
    );
\accu_V_26_fu_1382[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \accu_V_26_fu_1382[3]_i_10_n_3\,
      I1 => \accu_V_26_fu_1382_reg[7]_i_4_n_8\,
      I2 => \accu_V_26_fu_1382[3]_i_9_n_3\,
      I3 => \accu_V_26_fu_1382_reg[7]_i_4_n_7\,
      I4 => \accu_V_26_fu_1382[7]_i_9_n_3\,
      O => \accu_V_26_fu_1382[3]_i_5_n_3\
    );
\accu_V_26_fu_1382[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_26_fu_1382[3]_i_3_n_3\,
      I1 => \accu_V_26_fu_1382_reg[7]_i_4_n_8\,
      I2 => \accu_V_26_fu_1382[3]_i_9_n_3\,
      I3 => \accu_V_26_fu_1382[3]_i_10_n_3\,
      O => \accu_V_26_fu_1382[3]_i_6_n_3\
    );
\accu_V_26_fu_1382[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_26_fu_1382[3]_i_11_n_3\,
      I1 => \accu_V_26_fu_1382_reg[7]_i_4_n_9\,
      I2 => \accu_V_26_fu_1382[3]_i_12_n_3\,
      I3 => \accu_V_26_fu_1382[3]_i_4_n_3\,
      O => \accu_V_26_fu_1382[3]_i_7_n_3\
    );
\accu_V_26_fu_1382[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln840_420_reg_21756(0),
      I1 => add_ln840_424_reg_21766(0),
      I2 => add_ln840_428_reg_21776(0),
      I3 => \accu_V_26_fu_1382[3]_i_14_n_3\,
      I4 => \accu_V_26_fu_1382_reg[7]_i_4_n_10\,
      O => \accu_V_26_fu_1382[3]_i_8_n_3\
    );
\accu_V_26_fu_1382[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => add_ln840_426_reg_21771(1),
      I1 => add_ln840_423_reg_21761(1),
      I2 => add_ln840_426_reg_21771(0),
      I3 => xor_ln1019_859_reg_21741,
      I4 => add_ln840_423_reg_21761(0),
      O => \accu_V_26_fu_1382[3]_i_9_n_3\
    );
\accu_V_26_fu_1382[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      I1 => accu_V_90_reg_22151(1),
      I2 => add_ln840_419_reg_21751(1),
      I3 => add_ln840_417_reg_21746(1),
      O => \accu_V_26_fu_1382[7]_i_10_n_3\
    );
\accu_V_26_fu_1382[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      I1 => accu_V_90_reg_22151(0),
      I2 => add_ln840_419_reg_21751(0),
      I3 => add_ln840_417_reg_21746(0),
      O => \accu_V_26_fu_1382[7]_i_11_n_3\
    );
\accu_V_26_fu_1382[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_90_reg_22151(3),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_58_fu_16335_p3(3)
    );
\accu_V_26_fu_1382[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => add_ln840_417_reg_21746(1),
      I1 => add_ln840_419_reg_21751(1),
      I2 => accu_V_90_reg_22151(1),
      I3 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      I4 => accu_V_90_reg_22151(2),
      O => \accu_V_26_fu_1382[7]_i_13_n_3\
    );
\accu_V_26_fu_1382[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \accu_V_26_fu_1382[7]_i_11_n_3\,
      I1 => add_ln840_419_reg_21751(1),
      I2 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      I3 => accu_V_90_reg_22151(1),
      I4 => add_ln840_417_reg_21746(1),
      O => \accu_V_26_fu_1382[7]_i_14_n_3\
    );
\accu_V_26_fu_1382[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      I1 => accu_V_90_reg_22151(0),
      I2 => add_ln840_419_reg_21751(0),
      I3 => add_ln840_417_reg_21746(0),
      O => \accu_V_26_fu_1382[7]_i_15_n_3\
    );
\accu_V_26_fu_1382[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \accu_V_26_fu_1382[7]_i_9_n_3\,
      I1 => \accu_V_26_fu_1382_reg[7]_i_4_n_7\,
      I2 => \accu_V_26_fu_1382_reg[7]_i_2_n_10\,
      O => \accu_V_26_fu_1382[7]_i_3_n_3\
    );
\accu_V_26_fu_1382[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_90_reg_22151(7),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_58_fu_16335_p3(7)
    );
\accu_V_26_fu_1382[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_90_reg_22151(6),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_58_fu_16335_p3(6)
    );
\accu_V_26_fu_1382[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_90_reg_22151(5),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_58_fu_16335_p3(5)
    );
\accu_V_26_fu_1382[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_90_reg_22151(4),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_58_fu_16335_p3(4)
    );
\accu_V_26_fu_1382[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E800000000000000"
    )
        port map (
      I0 => add_ln840_424_reg_21766(0),
      I1 => add_ln840_420_reg_21756(0),
      I2 => add_ln840_428_reg_21776(0),
      I3 => add_ln840_428_reg_21776(1),
      I4 => add_ln840_424_reg_21766(1),
      I5 => add_ln840_420_reg_21756(1),
      O => \accu_V_26_fu_1382[7]_i_9_n_3\
    );
\accu_V_26_fu_1382_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_90_fu_18894_p2(0),
      Q => accu_V_90_reg_22151(0),
      R => '0'
    );
\accu_V_26_fu_1382_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_90_fu_18894_p2(10),
      Q => accu_V_90_reg_22151(10),
      R => '0'
    );
\accu_V_26_fu_1382_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_26_fu_1382_reg[7]_i_1_n_3\,
      CO(3 downto 2) => \NLW_accu_V_26_fu_1382_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_26_fu_1382_reg[10]_i_1_n_5\,
      CO(0) => \accu_V_26_fu_1382_reg[10]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accu_V_26_fu_1382_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => accu_V_90_fu_18894_p2(10 downto 8),
      S(3) => '0',
      S(2) => \accu_V_26_fu_1382_reg[10]_i_2_n_8\,
      S(1) => \accu_V_26_fu_1382_reg[10]_i_2_n_9\,
      S(0) => \accu_V_26_fu_1382_reg[10]_i_2_n_10\
    );
\accu_V_26_fu_1382_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_26_fu_1382_reg[7]_i_2_n_3\,
      CO(3 downto 2) => \NLW_accu_V_26_fu_1382_reg[10]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_26_fu_1382_reg[10]_i_2_n_5\,
      CO(0) => \accu_V_26_fu_1382_reg[10]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accu_V_26_fu_1382_reg[10]_i_2_O_UNCONNECTED\(3),
      O(2) => \accu_V_26_fu_1382_reg[10]_i_2_n_8\,
      O(1) => \accu_V_26_fu_1382_reg[10]_i_2_n_9\,
      O(0) => \accu_V_26_fu_1382_reg[10]_i_2_n_10\,
      S(3) => '0',
      S(2 downto 0) => accu_V_58_fu_16335_p3(10 downto 8)
    );
\accu_V_26_fu_1382_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_90_fu_18894_p2(1),
      Q => accu_V_90_reg_22151(1),
      R => '0'
    );
\accu_V_26_fu_1382_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_90_fu_18894_p2(2),
      Q => accu_V_90_reg_22151(2),
      R => '0'
    );
\accu_V_26_fu_1382_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_90_fu_18894_p2(3),
      Q => accu_V_90_reg_22151(3),
      R => '0'
    );
\accu_V_26_fu_1382_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_26_fu_1382_reg[3]_i_1_n_3\,
      CO(2) => \accu_V_26_fu_1382_reg[3]_i_1_n_4\,
      CO(1) => \accu_V_26_fu_1382_reg[3]_i_1_n_5\,
      CO(0) => \accu_V_26_fu_1382_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_26_fu_1382[3]_i_2_n_3\,
      DI(2) => \accu_V_26_fu_1382[3]_i_3_n_3\,
      DI(1) => \accu_V_26_fu_1382[3]_i_4_n_3\,
      DI(0) => '0',
      O(3 downto 0) => accu_V_90_fu_18894_p2(3 downto 0),
      S(3) => \accu_V_26_fu_1382[3]_i_5_n_3\,
      S(2) => \accu_V_26_fu_1382[3]_i_6_n_3\,
      S(1) => \accu_V_26_fu_1382[3]_i_7_n_3\,
      S(0) => \accu_V_26_fu_1382[3]_i_8_n_3\
    );
\accu_V_26_fu_1382_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_90_fu_18894_p2(4),
      Q => accu_V_90_reg_22151(4),
      R => '0'
    );
\accu_V_26_fu_1382_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_90_fu_18894_p2(5),
      Q => accu_V_90_reg_22151(5),
      R => '0'
    );
\accu_V_26_fu_1382_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_90_fu_18894_p2(6),
      Q => accu_V_90_reg_22151(6),
      R => '0'
    );
\accu_V_26_fu_1382_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_90_fu_18894_p2(7),
      Q => accu_V_90_reg_22151(7),
      R => '0'
    );
\accu_V_26_fu_1382_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_26_fu_1382_reg[3]_i_1_n_3\,
      CO(3) => \accu_V_26_fu_1382_reg[7]_i_1_n_3\,
      CO(2) => \accu_V_26_fu_1382_reg[7]_i_1_n_4\,
      CO(1) => \accu_V_26_fu_1382_reg[7]_i_1_n_5\,
      CO(0) => \accu_V_26_fu_1382_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \accu_V_26_fu_1382_reg[7]_i_2_n_10\,
      O(3 downto 0) => accu_V_90_fu_18894_p2(7 downto 4),
      S(3) => \accu_V_26_fu_1382_reg[7]_i_2_n_7\,
      S(2) => \accu_V_26_fu_1382_reg[7]_i_2_n_8\,
      S(1) => \accu_V_26_fu_1382_reg[7]_i_2_n_9\,
      S(0) => \accu_V_26_fu_1382[7]_i_3_n_3\
    );
\accu_V_26_fu_1382_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_26_fu_1382_reg[7]_i_4_n_3\,
      CO(3) => \accu_V_26_fu_1382_reg[7]_i_2_n_3\,
      CO(2) => \accu_V_26_fu_1382_reg[7]_i_2_n_4\,
      CO(1) => \accu_V_26_fu_1382_reg[7]_i_2_n_5\,
      CO(0) => \accu_V_26_fu_1382_reg[7]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \accu_V_26_fu_1382_reg[7]_i_2_n_7\,
      O(2) => \accu_V_26_fu_1382_reg[7]_i_2_n_8\,
      O(1) => \accu_V_26_fu_1382_reg[7]_i_2_n_9\,
      O(0) => \accu_V_26_fu_1382_reg[7]_i_2_n_10\,
      S(3 downto 0) => accu_V_58_fu_16335_p3(7 downto 4)
    );
\accu_V_26_fu_1382_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_26_fu_1382_reg[7]_i_4_n_3\,
      CO(2) => \accu_V_26_fu_1382_reg[7]_i_4_n_4\,
      CO(1) => \accu_V_26_fu_1382_reg[7]_i_4_n_5\,
      CO(0) => \accu_V_26_fu_1382_reg[7]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \accu_V_26_fu_1382[7]_i_10_n_3\,
      DI(1) => \accu_V_26_fu_1382[7]_i_11_n_3\,
      DI(0) => '0',
      O(3) => \accu_V_26_fu_1382_reg[7]_i_4_n_7\,
      O(2) => \accu_V_26_fu_1382_reg[7]_i_4_n_8\,
      O(1) => \accu_V_26_fu_1382_reg[7]_i_4_n_9\,
      O(0) => \accu_V_26_fu_1382_reg[7]_i_4_n_10\,
      S(3) => accu_V_58_fu_16335_p3(3),
      S(2) => \accu_V_26_fu_1382[7]_i_13_n_3\,
      S(1) => \accu_V_26_fu_1382[7]_i_14_n_3\,
      S(0) => \accu_V_26_fu_1382[7]_i_15_n_3\
    );
\accu_V_26_fu_1382_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_90_fu_18894_p2(8),
      Q => accu_V_90_reg_22151(8),
      R => '0'
    );
\accu_V_26_fu_1382_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_90_fu_18894_p2(9),
      Q => accu_V_90_reg_22151(9),
      R => '0'
    );
\accu_V_27_fu_1386[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_91_reg_22156(10),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_59_fu_16328_p3(10)
    );
\accu_V_27_fu_1386[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_91_reg_22156(9),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_59_fu_16328_p3(9)
    );
\accu_V_27_fu_1386[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_91_reg_22156(8),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_59_fu_16328_p3(8)
    );
\accu_V_27_fu_1386[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FFFFE8FFE8E800"
    )
        port map (
      I0 => add_ln840_440_reg_21806(0),
      I1 => add_ln840_436_reg_21796(0),
      I2 => add_ln840_444_reg_21816(0),
      I3 => add_ln840_444_reg_21816(1),
      I4 => add_ln840_436_reg_21796(1),
      I5 => add_ln840_440_reg_21806(1),
      O => \accu_V_27_fu_1386[3]_i_10_n_3\
    );
\accu_V_27_fu_1386[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln840_442_reg_21811(0),
      I1 => xor_ln1019_891_reg_21781,
      I2 => add_ln840_439_reg_21801(0),
      I3 => add_ln840_442_reg_21811(1),
      I4 => add_ln840_439_reg_21801(1),
      O => \accu_V_27_fu_1386[3]_i_11_n_3\
    );
\accu_V_27_fu_1386[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln840_444_reg_21816(0),
      I1 => add_ln840_436_reg_21796(0),
      I2 => add_ln840_440_reg_21806(0),
      I3 => add_ln840_436_reg_21796(1),
      I4 => add_ln840_440_reg_21806(1),
      I5 => add_ln840_444_reg_21816(1),
      O => \accu_V_27_fu_1386[3]_i_12_n_3\
    );
\accu_V_27_fu_1386[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_444_reg_21816(0),
      I1 => add_ln840_440_reg_21806(0),
      I2 => add_ln840_436_reg_21796(0),
      O => \accu_V_27_fu_1386[3]_i_13_n_3\
    );
\accu_V_27_fu_1386[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_442_reg_21811(0),
      I1 => add_ln840_439_reg_21801(0),
      I2 => xor_ln1019_891_reg_21781,
      O => \accu_V_27_fu_1386[3]_i_14_n_3\
    );
\accu_V_27_fu_1386[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_27_fu_1386[3]_i_9_n_3\,
      I1 => \accu_V_27_fu_1386_reg[7]_i_4_n_8\,
      I2 => \accu_V_27_fu_1386[3]_i_10_n_3\,
      O => \accu_V_27_fu_1386[3]_i_2_n_3\
    );
\accu_V_27_fu_1386[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_27_fu_1386[3]_i_11_n_3\,
      I1 => \accu_V_27_fu_1386_reg[7]_i_4_n_9\,
      I2 => \accu_V_27_fu_1386[3]_i_12_n_3\,
      O => \accu_V_27_fu_1386[3]_i_3_n_3\
    );
\accu_V_27_fu_1386[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => xor_ln1019_891_reg_21781,
      I1 => add_ln840_439_reg_21801(0),
      I2 => add_ln840_442_reg_21811(0),
      I3 => \accu_V_27_fu_1386_reg[7]_i_4_n_10\,
      I4 => \accu_V_27_fu_1386[3]_i_13_n_3\,
      O => \accu_V_27_fu_1386[3]_i_4_n_3\
    );
\accu_V_27_fu_1386[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \accu_V_27_fu_1386[3]_i_10_n_3\,
      I1 => \accu_V_27_fu_1386_reg[7]_i_4_n_8\,
      I2 => \accu_V_27_fu_1386[3]_i_9_n_3\,
      I3 => \accu_V_27_fu_1386_reg[7]_i_4_n_7\,
      I4 => \accu_V_27_fu_1386[7]_i_9_n_3\,
      O => \accu_V_27_fu_1386[3]_i_5_n_3\
    );
\accu_V_27_fu_1386[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_27_fu_1386[3]_i_3_n_3\,
      I1 => \accu_V_27_fu_1386_reg[7]_i_4_n_8\,
      I2 => \accu_V_27_fu_1386[3]_i_9_n_3\,
      I3 => \accu_V_27_fu_1386[3]_i_10_n_3\,
      O => \accu_V_27_fu_1386[3]_i_6_n_3\
    );
\accu_V_27_fu_1386[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_27_fu_1386[3]_i_11_n_3\,
      I1 => \accu_V_27_fu_1386_reg[7]_i_4_n_9\,
      I2 => \accu_V_27_fu_1386[3]_i_12_n_3\,
      I3 => \accu_V_27_fu_1386[3]_i_4_n_3\,
      O => \accu_V_27_fu_1386[3]_i_7_n_3\
    );
\accu_V_27_fu_1386[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln840_436_reg_21796(0),
      I1 => add_ln840_440_reg_21806(0),
      I2 => add_ln840_444_reg_21816(0),
      I3 => \accu_V_27_fu_1386[3]_i_14_n_3\,
      I4 => \accu_V_27_fu_1386_reg[7]_i_4_n_10\,
      O => \accu_V_27_fu_1386[3]_i_8_n_3\
    );
\accu_V_27_fu_1386[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => add_ln840_442_reg_21811(1),
      I1 => add_ln840_439_reg_21801(1),
      I2 => add_ln840_442_reg_21811(0),
      I3 => xor_ln1019_891_reg_21781,
      I4 => add_ln840_439_reg_21801(0),
      O => \accu_V_27_fu_1386[3]_i_9_n_3\
    );
\accu_V_27_fu_1386[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      I1 => accu_V_91_reg_22156(1),
      I2 => add_ln840_435_reg_21791(1),
      I3 => add_ln840_433_reg_21786(1),
      O => \accu_V_27_fu_1386[7]_i_10_n_3\
    );
\accu_V_27_fu_1386[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      I1 => accu_V_91_reg_22156(0),
      I2 => add_ln840_435_reg_21791(0),
      I3 => add_ln840_433_reg_21786(0),
      O => \accu_V_27_fu_1386[7]_i_11_n_3\
    );
\accu_V_27_fu_1386[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_91_reg_22156(3),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_59_fu_16328_p3(3)
    );
\accu_V_27_fu_1386[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => add_ln840_433_reg_21786(1),
      I1 => add_ln840_435_reg_21791(1),
      I2 => accu_V_91_reg_22156(1),
      I3 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      I4 => accu_V_91_reg_22156(2),
      O => \accu_V_27_fu_1386[7]_i_13_n_3\
    );
\accu_V_27_fu_1386[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \accu_V_27_fu_1386[7]_i_11_n_3\,
      I1 => add_ln840_435_reg_21791(1),
      I2 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      I3 => accu_V_91_reg_22156(1),
      I4 => add_ln840_433_reg_21786(1),
      O => \accu_V_27_fu_1386[7]_i_14_n_3\
    );
\accu_V_27_fu_1386[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      I1 => accu_V_91_reg_22156(0),
      I2 => add_ln840_435_reg_21791(0),
      I3 => add_ln840_433_reg_21786(0),
      O => \accu_V_27_fu_1386[7]_i_15_n_3\
    );
\accu_V_27_fu_1386[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \accu_V_27_fu_1386[7]_i_9_n_3\,
      I1 => \accu_V_27_fu_1386_reg[7]_i_4_n_7\,
      I2 => \accu_V_27_fu_1386_reg[7]_i_2_n_10\,
      O => \accu_V_27_fu_1386[7]_i_3_n_3\
    );
\accu_V_27_fu_1386[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_91_reg_22156(7),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_59_fu_16328_p3(7)
    );
\accu_V_27_fu_1386[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_91_reg_22156(6),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_59_fu_16328_p3(6)
    );
\accu_V_27_fu_1386[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_91_reg_22156(5),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_59_fu_16328_p3(5)
    );
\accu_V_27_fu_1386[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_91_reg_22156(4),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_59_fu_16328_p3(4)
    );
\accu_V_27_fu_1386[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E800000000000000"
    )
        port map (
      I0 => add_ln840_440_reg_21806(0),
      I1 => add_ln840_436_reg_21796(0),
      I2 => add_ln840_444_reg_21816(0),
      I3 => add_ln840_444_reg_21816(1),
      I4 => add_ln840_440_reg_21806(1),
      I5 => add_ln840_436_reg_21796(1),
      O => \accu_V_27_fu_1386[7]_i_9_n_3\
    );
\accu_V_27_fu_1386_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_91_fu_18982_p2(0),
      Q => accu_V_91_reg_22156(0),
      R => '0'
    );
\accu_V_27_fu_1386_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_91_fu_18982_p2(10),
      Q => accu_V_91_reg_22156(10),
      R => '0'
    );
\accu_V_27_fu_1386_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_27_fu_1386_reg[7]_i_1_n_3\,
      CO(3 downto 2) => \NLW_accu_V_27_fu_1386_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_27_fu_1386_reg[10]_i_1_n_5\,
      CO(0) => \accu_V_27_fu_1386_reg[10]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accu_V_27_fu_1386_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => accu_V_91_fu_18982_p2(10 downto 8),
      S(3) => '0',
      S(2) => \accu_V_27_fu_1386_reg[10]_i_2_n_8\,
      S(1) => \accu_V_27_fu_1386_reg[10]_i_2_n_9\,
      S(0) => \accu_V_27_fu_1386_reg[10]_i_2_n_10\
    );
\accu_V_27_fu_1386_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_27_fu_1386_reg[7]_i_2_n_3\,
      CO(3 downto 2) => \NLW_accu_V_27_fu_1386_reg[10]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_27_fu_1386_reg[10]_i_2_n_5\,
      CO(0) => \accu_V_27_fu_1386_reg[10]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accu_V_27_fu_1386_reg[10]_i_2_O_UNCONNECTED\(3),
      O(2) => \accu_V_27_fu_1386_reg[10]_i_2_n_8\,
      O(1) => \accu_V_27_fu_1386_reg[10]_i_2_n_9\,
      O(0) => \accu_V_27_fu_1386_reg[10]_i_2_n_10\,
      S(3) => '0',
      S(2 downto 0) => accu_V_59_fu_16328_p3(10 downto 8)
    );
\accu_V_27_fu_1386_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_91_fu_18982_p2(1),
      Q => accu_V_91_reg_22156(1),
      R => '0'
    );
\accu_V_27_fu_1386_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_91_fu_18982_p2(2),
      Q => accu_V_91_reg_22156(2),
      R => '0'
    );
\accu_V_27_fu_1386_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_91_fu_18982_p2(3),
      Q => accu_V_91_reg_22156(3),
      R => '0'
    );
\accu_V_27_fu_1386_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_27_fu_1386_reg[3]_i_1_n_3\,
      CO(2) => \accu_V_27_fu_1386_reg[3]_i_1_n_4\,
      CO(1) => \accu_V_27_fu_1386_reg[3]_i_1_n_5\,
      CO(0) => \accu_V_27_fu_1386_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_27_fu_1386[3]_i_2_n_3\,
      DI(2) => \accu_V_27_fu_1386[3]_i_3_n_3\,
      DI(1) => \accu_V_27_fu_1386[3]_i_4_n_3\,
      DI(0) => '0',
      O(3 downto 0) => accu_V_91_fu_18982_p2(3 downto 0),
      S(3) => \accu_V_27_fu_1386[3]_i_5_n_3\,
      S(2) => \accu_V_27_fu_1386[3]_i_6_n_3\,
      S(1) => \accu_V_27_fu_1386[3]_i_7_n_3\,
      S(0) => \accu_V_27_fu_1386[3]_i_8_n_3\
    );
\accu_V_27_fu_1386_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_91_fu_18982_p2(4),
      Q => accu_V_91_reg_22156(4),
      R => '0'
    );
\accu_V_27_fu_1386_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_91_fu_18982_p2(5),
      Q => accu_V_91_reg_22156(5),
      R => '0'
    );
\accu_V_27_fu_1386_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_91_fu_18982_p2(6),
      Q => accu_V_91_reg_22156(6),
      R => '0'
    );
\accu_V_27_fu_1386_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_91_fu_18982_p2(7),
      Q => accu_V_91_reg_22156(7),
      R => '0'
    );
\accu_V_27_fu_1386_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_27_fu_1386_reg[3]_i_1_n_3\,
      CO(3) => \accu_V_27_fu_1386_reg[7]_i_1_n_3\,
      CO(2) => \accu_V_27_fu_1386_reg[7]_i_1_n_4\,
      CO(1) => \accu_V_27_fu_1386_reg[7]_i_1_n_5\,
      CO(0) => \accu_V_27_fu_1386_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \accu_V_27_fu_1386_reg[7]_i_2_n_10\,
      O(3 downto 0) => accu_V_91_fu_18982_p2(7 downto 4),
      S(3) => \accu_V_27_fu_1386_reg[7]_i_2_n_7\,
      S(2) => \accu_V_27_fu_1386_reg[7]_i_2_n_8\,
      S(1) => \accu_V_27_fu_1386_reg[7]_i_2_n_9\,
      S(0) => \accu_V_27_fu_1386[7]_i_3_n_3\
    );
\accu_V_27_fu_1386_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_27_fu_1386_reg[7]_i_4_n_3\,
      CO(3) => \accu_V_27_fu_1386_reg[7]_i_2_n_3\,
      CO(2) => \accu_V_27_fu_1386_reg[7]_i_2_n_4\,
      CO(1) => \accu_V_27_fu_1386_reg[7]_i_2_n_5\,
      CO(0) => \accu_V_27_fu_1386_reg[7]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \accu_V_27_fu_1386_reg[7]_i_2_n_7\,
      O(2) => \accu_V_27_fu_1386_reg[7]_i_2_n_8\,
      O(1) => \accu_V_27_fu_1386_reg[7]_i_2_n_9\,
      O(0) => \accu_V_27_fu_1386_reg[7]_i_2_n_10\,
      S(3 downto 0) => accu_V_59_fu_16328_p3(7 downto 4)
    );
\accu_V_27_fu_1386_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_27_fu_1386_reg[7]_i_4_n_3\,
      CO(2) => \accu_V_27_fu_1386_reg[7]_i_4_n_4\,
      CO(1) => \accu_V_27_fu_1386_reg[7]_i_4_n_5\,
      CO(0) => \accu_V_27_fu_1386_reg[7]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \accu_V_27_fu_1386[7]_i_10_n_3\,
      DI(1) => \accu_V_27_fu_1386[7]_i_11_n_3\,
      DI(0) => '0',
      O(3) => \accu_V_27_fu_1386_reg[7]_i_4_n_7\,
      O(2) => \accu_V_27_fu_1386_reg[7]_i_4_n_8\,
      O(1) => \accu_V_27_fu_1386_reg[7]_i_4_n_9\,
      O(0) => \accu_V_27_fu_1386_reg[7]_i_4_n_10\,
      S(3) => accu_V_59_fu_16328_p3(3),
      S(2) => \accu_V_27_fu_1386[7]_i_13_n_3\,
      S(1) => \accu_V_27_fu_1386[7]_i_14_n_3\,
      S(0) => \accu_V_27_fu_1386[7]_i_15_n_3\
    );
\accu_V_27_fu_1386_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_91_fu_18982_p2(8),
      Q => accu_V_91_reg_22156(8),
      R => '0'
    );
\accu_V_27_fu_1386_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_91_fu_18982_p2(9),
      Q => accu_V_91_reg_22156(9),
      R => '0'
    );
\accu_V_28_fu_1390[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_92_reg_22161(10),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_60_fu_16321_p3(10)
    );
\accu_V_28_fu_1390[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_92_reg_22161(9),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_60_fu_16321_p3(9)
    );
\accu_V_28_fu_1390[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_92_reg_22161(8),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_60_fu_16321_p3(8)
    );
\accu_V_28_fu_1390[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FFFFE8FFE8E800"
    )
        port map (
      I0 => add_ln840_456_reg_21846(0),
      I1 => add_ln840_452_reg_21836(0),
      I2 => add_ln840_460_reg_21856(0),
      I3 => add_ln840_460_reg_21856(1),
      I4 => add_ln840_452_reg_21836(1),
      I5 => add_ln840_456_reg_21846(1),
      O => \accu_V_28_fu_1390[3]_i_10_n_3\
    );
\accu_V_28_fu_1390[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln840_458_reg_21851(0),
      I1 => xor_ln1019_923_reg_21821,
      I2 => add_ln840_455_reg_21841(0),
      I3 => add_ln840_458_reg_21851(1),
      I4 => add_ln840_455_reg_21841(1),
      O => \accu_V_28_fu_1390[3]_i_11_n_3\
    );
\accu_V_28_fu_1390[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln840_460_reg_21856(0),
      I1 => add_ln840_452_reg_21836(0),
      I2 => add_ln840_456_reg_21846(0),
      I3 => add_ln840_452_reg_21836(1),
      I4 => add_ln840_456_reg_21846(1),
      I5 => add_ln840_460_reg_21856(1),
      O => \accu_V_28_fu_1390[3]_i_12_n_3\
    );
\accu_V_28_fu_1390[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_460_reg_21856(0),
      I1 => add_ln840_456_reg_21846(0),
      I2 => add_ln840_452_reg_21836(0),
      O => \accu_V_28_fu_1390[3]_i_13_n_3\
    );
\accu_V_28_fu_1390[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_458_reg_21851(0),
      I1 => add_ln840_455_reg_21841(0),
      I2 => xor_ln1019_923_reg_21821,
      O => \accu_V_28_fu_1390[3]_i_14_n_3\
    );
\accu_V_28_fu_1390[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_28_fu_1390[3]_i_9_n_3\,
      I1 => \accu_V_28_fu_1390_reg[7]_i_4_n_8\,
      I2 => \accu_V_28_fu_1390[3]_i_10_n_3\,
      O => \accu_V_28_fu_1390[3]_i_2_n_3\
    );
\accu_V_28_fu_1390[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_28_fu_1390[3]_i_11_n_3\,
      I1 => \accu_V_28_fu_1390_reg[7]_i_4_n_9\,
      I2 => \accu_V_28_fu_1390[3]_i_12_n_3\,
      O => \accu_V_28_fu_1390[3]_i_3_n_3\
    );
\accu_V_28_fu_1390[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => xor_ln1019_923_reg_21821,
      I1 => add_ln840_455_reg_21841(0),
      I2 => add_ln840_458_reg_21851(0),
      I3 => \accu_V_28_fu_1390_reg[7]_i_4_n_10\,
      I4 => \accu_V_28_fu_1390[3]_i_13_n_3\,
      O => \accu_V_28_fu_1390[3]_i_4_n_3\
    );
\accu_V_28_fu_1390[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \accu_V_28_fu_1390[3]_i_10_n_3\,
      I1 => \accu_V_28_fu_1390_reg[7]_i_4_n_8\,
      I2 => \accu_V_28_fu_1390[3]_i_9_n_3\,
      I3 => \accu_V_28_fu_1390_reg[7]_i_4_n_7\,
      I4 => \accu_V_28_fu_1390[7]_i_9_n_3\,
      O => \accu_V_28_fu_1390[3]_i_5_n_3\
    );
\accu_V_28_fu_1390[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_28_fu_1390[3]_i_3_n_3\,
      I1 => \accu_V_28_fu_1390_reg[7]_i_4_n_8\,
      I2 => \accu_V_28_fu_1390[3]_i_9_n_3\,
      I3 => \accu_V_28_fu_1390[3]_i_10_n_3\,
      O => \accu_V_28_fu_1390[3]_i_6_n_3\
    );
\accu_V_28_fu_1390[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_28_fu_1390[3]_i_11_n_3\,
      I1 => \accu_V_28_fu_1390_reg[7]_i_4_n_9\,
      I2 => \accu_V_28_fu_1390[3]_i_12_n_3\,
      I3 => \accu_V_28_fu_1390[3]_i_4_n_3\,
      O => \accu_V_28_fu_1390[3]_i_7_n_3\
    );
\accu_V_28_fu_1390[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln840_452_reg_21836(0),
      I1 => add_ln840_456_reg_21846(0),
      I2 => add_ln840_460_reg_21856(0),
      I3 => \accu_V_28_fu_1390[3]_i_14_n_3\,
      I4 => \accu_V_28_fu_1390_reg[7]_i_4_n_10\,
      O => \accu_V_28_fu_1390[3]_i_8_n_3\
    );
\accu_V_28_fu_1390[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => add_ln840_458_reg_21851(1),
      I1 => add_ln840_455_reg_21841(1),
      I2 => add_ln840_458_reg_21851(0),
      I3 => xor_ln1019_923_reg_21821,
      I4 => add_ln840_455_reg_21841(0),
      O => \accu_V_28_fu_1390[3]_i_9_n_3\
    );
\accu_V_28_fu_1390[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      I1 => accu_V_92_reg_22161(1),
      I2 => add_ln840_451_reg_21831(1),
      I3 => add_ln840_449_reg_21826(1),
      O => \accu_V_28_fu_1390[7]_i_10_n_3\
    );
\accu_V_28_fu_1390[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      I1 => accu_V_92_reg_22161(0),
      I2 => add_ln840_451_reg_21831(0),
      I3 => add_ln840_449_reg_21826(0),
      O => \accu_V_28_fu_1390[7]_i_11_n_3\
    );
\accu_V_28_fu_1390[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_92_reg_22161(3),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_60_fu_16321_p3(3)
    );
\accu_V_28_fu_1390[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => add_ln840_449_reg_21826(1),
      I1 => add_ln840_451_reg_21831(1),
      I2 => accu_V_92_reg_22161(1),
      I3 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      I4 => accu_V_92_reg_22161(2),
      O => \accu_V_28_fu_1390[7]_i_13_n_3\
    );
\accu_V_28_fu_1390[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \accu_V_28_fu_1390[7]_i_11_n_3\,
      I1 => add_ln840_451_reg_21831(1),
      I2 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      I3 => accu_V_92_reg_22161(1),
      I4 => add_ln840_449_reg_21826(1),
      O => \accu_V_28_fu_1390[7]_i_14_n_3\
    );
\accu_V_28_fu_1390[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      I1 => accu_V_92_reg_22161(0),
      I2 => add_ln840_451_reg_21831(0),
      I3 => add_ln840_449_reg_21826(0),
      O => \accu_V_28_fu_1390[7]_i_15_n_3\
    );
\accu_V_28_fu_1390[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \accu_V_28_fu_1390[7]_i_9_n_3\,
      I1 => \accu_V_28_fu_1390_reg[7]_i_4_n_7\,
      I2 => \accu_V_28_fu_1390_reg[7]_i_2_n_10\,
      O => \accu_V_28_fu_1390[7]_i_3_n_3\
    );
\accu_V_28_fu_1390[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_92_reg_22161(7),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_60_fu_16321_p3(7)
    );
\accu_V_28_fu_1390[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_92_reg_22161(6),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_60_fu_16321_p3(6)
    );
\accu_V_28_fu_1390[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_92_reg_22161(5),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_60_fu_16321_p3(5)
    );
\accu_V_28_fu_1390[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_92_reg_22161(4),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_60_fu_16321_p3(4)
    );
\accu_V_28_fu_1390[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E800000000000000"
    )
        port map (
      I0 => add_ln840_456_reg_21846(0),
      I1 => add_ln840_452_reg_21836(0),
      I2 => add_ln840_460_reg_21856(0),
      I3 => add_ln840_460_reg_21856(1),
      I4 => add_ln840_456_reg_21846(1),
      I5 => add_ln840_452_reg_21836(1),
      O => \accu_V_28_fu_1390[7]_i_9_n_3\
    );
\accu_V_28_fu_1390_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_92_fu_19070_p2(0),
      Q => accu_V_92_reg_22161(0),
      R => '0'
    );
\accu_V_28_fu_1390_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_92_fu_19070_p2(10),
      Q => accu_V_92_reg_22161(10),
      R => '0'
    );
\accu_V_28_fu_1390_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_28_fu_1390_reg[7]_i_1_n_3\,
      CO(3 downto 2) => \NLW_accu_V_28_fu_1390_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_28_fu_1390_reg[10]_i_1_n_5\,
      CO(0) => \accu_V_28_fu_1390_reg[10]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accu_V_28_fu_1390_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => accu_V_92_fu_19070_p2(10 downto 8),
      S(3) => '0',
      S(2) => \accu_V_28_fu_1390_reg[10]_i_2_n_8\,
      S(1) => \accu_V_28_fu_1390_reg[10]_i_2_n_9\,
      S(0) => \accu_V_28_fu_1390_reg[10]_i_2_n_10\
    );
\accu_V_28_fu_1390_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_28_fu_1390_reg[7]_i_2_n_3\,
      CO(3 downto 2) => \NLW_accu_V_28_fu_1390_reg[10]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_28_fu_1390_reg[10]_i_2_n_5\,
      CO(0) => \accu_V_28_fu_1390_reg[10]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accu_V_28_fu_1390_reg[10]_i_2_O_UNCONNECTED\(3),
      O(2) => \accu_V_28_fu_1390_reg[10]_i_2_n_8\,
      O(1) => \accu_V_28_fu_1390_reg[10]_i_2_n_9\,
      O(0) => \accu_V_28_fu_1390_reg[10]_i_2_n_10\,
      S(3) => '0',
      S(2 downto 0) => accu_V_60_fu_16321_p3(10 downto 8)
    );
\accu_V_28_fu_1390_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_92_fu_19070_p2(1),
      Q => accu_V_92_reg_22161(1),
      R => '0'
    );
\accu_V_28_fu_1390_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_92_fu_19070_p2(2),
      Q => accu_V_92_reg_22161(2),
      R => '0'
    );
\accu_V_28_fu_1390_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_92_fu_19070_p2(3),
      Q => accu_V_92_reg_22161(3),
      R => '0'
    );
\accu_V_28_fu_1390_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_28_fu_1390_reg[3]_i_1_n_3\,
      CO(2) => \accu_V_28_fu_1390_reg[3]_i_1_n_4\,
      CO(1) => \accu_V_28_fu_1390_reg[3]_i_1_n_5\,
      CO(0) => \accu_V_28_fu_1390_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_28_fu_1390[3]_i_2_n_3\,
      DI(2) => \accu_V_28_fu_1390[3]_i_3_n_3\,
      DI(1) => \accu_V_28_fu_1390[3]_i_4_n_3\,
      DI(0) => '0',
      O(3 downto 0) => accu_V_92_fu_19070_p2(3 downto 0),
      S(3) => \accu_V_28_fu_1390[3]_i_5_n_3\,
      S(2) => \accu_V_28_fu_1390[3]_i_6_n_3\,
      S(1) => \accu_V_28_fu_1390[3]_i_7_n_3\,
      S(0) => \accu_V_28_fu_1390[3]_i_8_n_3\
    );
\accu_V_28_fu_1390_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_92_fu_19070_p2(4),
      Q => accu_V_92_reg_22161(4),
      R => '0'
    );
\accu_V_28_fu_1390_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_92_fu_19070_p2(5),
      Q => accu_V_92_reg_22161(5),
      R => '0'
    );
\accu_V_28_fu_1390_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_92_fu_19070_p2(6),
      Q => accu_V_92_reg_22161(6),
      R => '0'
    );
\accu_V_28_fu_1390_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_92_fu_19070_p2(7),
      Q => accu_V_92_reg_22161(7),
      R => '0'
    );
\accu_V_28_fu_1390_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_28_fu_1390_reg[3]_i_1_n_3\,
      CO(3) => \accu_V_28_fu_1390_reg[7]_i_1_n_3\,
      CO(2) => \accu_V_28_fu_1390_reg[7]_i_1_n_4\,
      CO(1) => \accu_V_28_fu_1390_reg[7]_i_1_n_5\,
      CO(0) => \accu_V_28_fu_1390_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \accu_V_28_fu_1390_reg[7]_i_2_n_10\,
      O(3 downto 0) => accu_V_92_fu_19070_p2(7 downto 4),
      S(3) => \accu_V_28_fu_1390_reg[7]_i_2_n_7\,
      S(2) => \accu_V_28_fu_1390_reg[7]_i_2_n_8\,
      S(1) => \accu_V_28_fu_1390_reg[7]_i_2_n_9\,
      S(0) => \accu_V_28_fu_1390[7]_i_3_n_3\
    );
\accu_V_28_fu_1390_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_28_fu_1390_reg[7]_i_4_n_3\,
      CO(3) => \accu_V_28_fu_1390_reg[7]_i_2_n_3\,
      CO(2) => \accu_V_28_fu_1390_reg[7]_i_2_n_4\,
      CO(1) => \accu_V_28_fu_1390_reg[7]_i_2_n_5\,
      CO(0) => \accu_V_28_fu_1390_reg[7]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \accu_V_28_fu_1390_reg[7]_i_2_n_7\,
      O(2) => \accu_V_28_fu_1390_reg[7]_i_2_n_8\,
      O(1) => \accu_V_28_fu_1390_reg[7]_i_2_n_9\,
      O(0) => \accu_V_28_fu_1390_reg[7]_i_2_n_10\,
      S(3 downto 0) => accu_V_60_fu_16321_p3(7 downto 4)
    );
\accu_V_28_fu_1390_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_28_fu_1390_reg[7]_i_4_n_3\,
      CO(2) => \accu_V_28_fu_1390_reg[7]_i_4_n_4\,
      CO(1) => \accu_V_28_fu_1390_reg[7]_i_4_n_5\,
      CO(0) => \accu_V_28_fu_1390_reg[7]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \accu_V_28_fu_1390[7]_i_10_n_3\,
      DI(1) => \accu_V_28_fu_1390[7]_i_11_n_3\,
      DI(0) => '0',
      O(3) => \accu_V_28_fu_1390_reg[7]_i_4_n_7\,
      O(2) => \accu_V_28_fu_1390_reg[7]_i_4_n_8\,
      O(1) => \accu_V_28_fu_1390_reg[7]_i_4_n_9\,
      O(0) => \accu_V_28_fu_1390_reg[7]_i_4_n_10\,
      S(3) => accu_V_60_fu_16321_p3(3),
      S(2) => \accu_V_28_fu_1390[7]_i_13_n_3\,
      S(1) => \accu_V_28_fu_1390[7]_i_14_n_3\,
      S(0) => \accu_V_28_fu_1390[7]_i_15_n_3\
    );
\accu_V_28_fu_1390_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_92_fu_19070_p2(8),
      Q => accu_V_92_reg_22161(8),
      R => '0'
    );
\accu_V_28_fu_1390_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_92_fu_19070_p2(9),
      Q => accu_V_92_reg_22161(9),
      R => '0'
    );
\accu_V_29_fu_1394[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_93_reg_22166(10),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_61_fu_16314_p3(10)
    );
\accu_V_29_fu_1394[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_93_reg_22166(9),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_61_fu_16314_p3(9)
    );
\accu_V_29_fu_1394[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_93_reg_22166(8),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_61_fu_16314_p3(8)
    );
\accu_V_29_fu_1394[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FFFFE8FFE8E800"
    )
        port map (
      I0 => add_ln840_472_reg_21886(0),
      I1 => add_ln840_468_reg_21876(0),
      I2 => add_ln840_476_reg_21896(0),
      I3 => add_ln840_476_reg_21896(1),
      I4 => add_ln840_468_reg_21876(1),
      I5 => add_ln840_472_reg_21886(1),
      O => \accu_V_29_fu_1394[3]_i_10_n_3\
    );
\accu_V_29_fu_1394[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln840_474_reg_21891(0),
      I1 => xor_ln1019_955_reg_21861,
      I2 => add_ln840_471_reg_21881(0),
      I3 => add_ln840_474_reg_21891(1),
      I4 => add_ln840_471_reg_21881(1),
      O => \accu_V_29_fu_1394[3]_i_11_n_3\
    );
\accu_V_29_fu_1394[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln840_476_reg_21896(0),
      I1 => add_ln840_468_reg_21876(0),
      I2 => add_ln840_472_reg_21886(0),
      I3 => add_ln840_468_reg_21876(1),
      I4 => add_ln840_472_reg_21886(1),
      I5 => add_ln840_476_reg_21896(1),
      O => \accu_V_29_fu_1394[3]_i_12_n_3\
    );
\accu_V_29_fu_1394[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_476_reg_21896(0),
      I1 => add_ln840_472_reg_21886(0),
      I2 => add_ln840_468_reg_21876(0),
      O => \accu_V_29_fu_1394[3]_i_13_n_3\
    );
\accu_V_29_fu_1394[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_474_reg_21891(0),
      I1 => add_ln840_471_reg_21881(0),
      I2 => xor_ln1019_955_reg_21861,
      O => \accu_V_29_fu_1394[3]_i_14_n_3\
    );
\accu_V_29_fu_1394[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_29_fu_1394[3]_i_9_n_3\,
      I1 => \accu_V_29_fu_1394_reg[7]_i_4_n_8\,
      I2 => \accu_V_29_fu_1394[3]_i_10_n_3\,
      O => \accu_V_29_fu_1394[3]_i_2_n_3\
    );
\accu_V_29_fu_1394[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_29_fu_1394[3]_i_11_n_3\,
      I1 => \accu_V_29_fu_1394_reg[7]_i_4_n_9\,
      I2 => \accu_V_29_fu_1394[3]_i_12_n_3\,
      O => \accu_V_29_fu_1394[3]_i_3_n_3\
    );
\accu_V_29_fu_1394[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => xor_ln1019_955_reg_21861,
      I1 => add_ln840_471_reg_21881(0),
      I2 => add_ln840_474_reg_21891(0),
      I3 => \accu_V_29_fu_1394_reg[7]_i_4_n_10\,
      I4 => \accu_V_29_fu_1394[3]_i_13_n_3\,
      O => \accu_V_29_fu_1394[3]_i_4_n_3\
    );
\accu_V_29_fu_1394[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \accu_V_29_fu_1394[3]_i_10_n_3\,
      I1 => \accu_V_29_fu_1394_reg[7]_i_4_n_8\,
      I2 => \accu_V_29_fu_1394[3]_i_9_n_3\,
      I3 => \accu_V_29_fu_1394_reg[7]_i_4_n_7\,
      I4 => \accu_V_29_fu_1394[7]_i_9_n_3\,
      O => \accu_V_29_fu_1394[3]_i_5_n_3\
    );
\accu_V_29_fu_1394[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_29_fu_1394[3]_i_3_n_3\,
      I1 => \accu_V_29_fu_1394_reg[7]_i_4_n_8\,
      I2 => \accu_V_29_fu_1394[3]_i_9_n_3\,
      I3 => \accu_V_29_fu_1394[3]_i_10_n_3\,
      O => \accu_V_29_fu_1394[3]_i_6_n_3\
    );
\accu_V_29_fu_1394[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_29_fu_1394[3]_i_11_n_3\,
      I1 => \accu_V_29_fu_1394_reg[7]_i_4_n_9\,
      I2 => \accu_V_29_fu_1394[3]_i_12_n_3\,
      I3 => \accu_V_29_fu_1394[3]_i_4_n_3\,
      O => \accu_V_29_fu_1394[3]_i_7_n_3\
    );
\accu_V_29_fu_1394[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln840_468_reg_21876(0),
      I1 => add_ln840_472_reg_21886(0),
      I2 => add_ln840_476_reg_21896(0),
      I3 => \accu_V_29_fu_1394[3]_i_14_n_3\,
      I4 => \accu_V_29_fu_1394_reg[7]_i_4_n_10\,
      O => \accu_V_29_fu_1394[3]_i_8_n_3\
    );
\accu_V_29_fu_1394[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => add_ln840_474_reg_21891(1),
      I1 => add_ln840_471_reg_21881(1),
      I2 => add_ln840_474_reg_21891(0),
      I3 => xor_ln1019_955_reg_21861,
      I4 => add_ln840_471_reg_21881(0),
      O => \accu_V_29_fu_1394[3]_i_9_n_3\
    );
\accu_V_29_fu_1394[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      I1 => accu_V_93_reg_22166(1),
      I2 => add_ln840_467_reg_21871(1),
      I3 => add_ln840_465_reg_21866(1),
      O => \accu_V_29_fu_1394[7]_i_10_n_3\
    );
\accu_V_29_fu_1394[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      I1 => accu_V_93_reg_22166(0),
      I2 => add_ln840_467_reg_21871(0),
      I3 => add_ln840_465_reg_21866(0),
      O => \accu_V_29_fu_1394[7]_i_11_n_3\
    );
\accu_V_29_fu_1394[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_93_reg_22166(3),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_61_fu_16314_p3(3)
    );
\accu_V_29_fu_1394[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => add_ln840_465_reg_21866(1),
      I1 => add_ln840_467_reg_21871(1),
      I2 => accu_V_93_reg_22166(1),
      I3 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      I4 => accu_V_93_reg_22166(2),
      O => \accu_V_29_fu_1394[7]_i_13_n_3\
    );
\accu_V_29_fu_1394[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \accu_V_29_fu_1394[7]_i_11_n_3\,
      I1 => add_ln840_467_reg_21871(1),
      I2 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      I3 => accu_V_93_reg_22166(1),
      I4 => add_ln840_465_reg_21866(1),
      O => \accu_V_29_fu_1394[7]_i_14_n_3\
    );
\accu_V_29_fu_1394[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      I1 => accu_V_93_reg_22166(0),
      I2 => add_ln840_467_reg_21871(0),
      I3 => add_ln840_465_reg_21866(0),
      O => \accu_V_29_fu_1394[7]_i_15_n_3\
    );
\accu_V_29_fu_1394[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \accu_V_29_fu_1394[7]_i_9_n_3\,
      I1 => \accu_V_29_fu_1394_reg[7]_i_4_n_7\,
      I2 => \accu_V_29_fu_1394_reg[7]_i_2_n_10\,
      O => \accu_V_29_fu_1394[7]_i_3_n_3\
    );
\accu_V_29_fu_1394[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_93_reg_22166(7),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_61_fu_16314_p3(7)
    );
\accu_V_29_fu_1394[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_93_reg_22166(6),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_61_fu_16314_p3(6)
    );
\accu_V_29_fu_1394[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_93_reg_22166(5),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_61_fu_16314_p3(5)
    );
\accu_V_29_fu_1394[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_93_reg_22166(4),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_61_fu_16314_p3(4)
    );
\accu_V_29_fu_1394[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E800000000000000"
    )
        port map (
      I0 => add_ln840_472_reg_21886(0),
      I1 => add_ln840_468_reg_21876(0),
      I2 => add_ln840_476_reg_21896(0),
      I3 => add_ln840_476_reg_21896(1),
      I4 => add_ln840_472_reg_21886(1),
      I5 => add_ln840_468_reg_21876(1),
      O => \accu_V_29_fu_1394[7]_i_9_n_3\
    );
\accu_V_29_fu_1394_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_93_fu_19158_p2(0),
      Q => accu_V_93_reg_22166(0),
      R => '0'
    );
\accu_V_29_fu_1394_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_93_fu_19158_p2(10),
      Q => accu_V_93_reg_22166(10),
      R => '0'
    );
\accu_V_29_fu_1394_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_29_fu_1394_reg[7]_i_1_n_3\,
      CO(3 downto 2) => \NLW_accu_V_29_fu_1394_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_29_fu_1394_reg[10]_i_1_n_5\,
      CO(0) => \accu_V_29_fu_1394_reg[10]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accu_V_29_fu_1394_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => accu_V_93_fu_19158_p2(10 downto 8),
      S(3) => '0',
      S(2) => \accu_V_29_fu_1394_reg[10]_i_2_n_8\,
      S(1) => \accu_V_29_fu_1394_reg[10]_i_2_n_9\,
      S(0) => \accu_V_29_fu_1394_reg[10]_i_2_n_10\
    );
\accu_V_29_fu_1394_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_29_fu_1394_reg[7]_i_2_n_3\,
      CO(3 downto 2) => \NLW_accu_V_29_fu_1394_reg[10]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_29_fu_1394_reg[10]_i_2_n_5\,
      CO(0) => \accu_V_29_fu_1394_reg[10]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accu_V_29_fu_1394_reg[10]_i_2_O_UNCONNECTED\(3),
      O(2) => \accu_V_29_fu_1394_reg[10]_i_2_n_8\,
      O(1) => \accu_V_29_fu_1394_reg[10]_i_2_n_9\,
      O(0) => \accu_V_29_fu_1394_reg[10]_i_2_n_10\,
      S(3) => '0',
      S(2 downto 0) => accu_V_61_fu_16314_p3(10 downto 8)
    );
\accu_V_29_fu_1394_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_93_fu_19158_p2(1),
      Q => accu_V_93_reg_22166(1),
      R => '0'
    );
\accu_V_29_fu_1394_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_93_fu_19158_p2(2),
      Q => accu_V_93_reg_22166(2),
      R => '0'
    );
\accu_V_29_fu_1394_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_93_fu_19158_p2(3),
      Q => accu_V_93_reg_22166(3),
      R => '0'
    );
\accu_V_29_fu_1394_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_29_fu_1394_reg[3]_i_1_n_3\,
      CO(2) => \accu_V_29_fu_1394_reg[3]_i_1_n_4\,
      CO(1) => \accu_V_29_fu_1394_reg[3]_i_1_n_5\,
      CO(0) => \accu_V_29_fu_1394_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_29_fu_1394[3]_i_2_n_3\,
      DI(2) => \accu_V_29_fu_1394[3]_i_3_n_3\,
      DI(1) => \accu_V_29_fu_1394[3]_i_4_n_3\,
      DI(0) => '0',
      O(3 downto 0) => accu_V_93_fu_19158_p2(3 downto 0),
      S(3) => \accu_V_29_fu_1394[3]_i_5_n_3\,
      S(2) => \accu_V_29_fu_1394[3]_i_6_n_3\,
      S(1) => \accu_V_29_fu_1394[3]_i_7_n_3\,
      S(0) => \accu_V_29_fu_1394[3]_i_8_n_3\
    );
\accu_V_29_fu_1394_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_93_fu_19158_p2(4),
      Q => accu_V_93_reg_22166(4),
      R => '0'
    );
\accu_V_29_fu_1394_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_93_fu_19158_p2(5),
      Q => accu_V_93_reg_22166(5),
      R => '0'
    );
\accu_V_29_fu_1394_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_93_fu_19158_p2(6),
      Q => accu_V_93_reg_22166(6),
      R => '0'
    );
\accu_V_29_fu_1394_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_93_fu_19158_p2(7),
      Q => accu_V_93_reg_22166(7),
      R => '0'
    );
\accu_V_29_fu_1394_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_29_fu_1394_reg[3]_i_1_n_3\,
      CO(3) => \accu_V_29_fu_1394_reg[7]_i_1_n_3\,
      CO(2) => \accu_V_29_fu_1394_reg[7]_i_1_n_4\,
      CO(1) => \accu_V_29_fu_1394_reg[7]_i_1_n_5\,
      CO(0) => \accu_V_29_fu_1394_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \accu_V_29_fu_1394_reg[7]_i_2_n_10\,
      O(3 downto 0) => accu_V_93_fu_19158_p2(7 downto 4),
      S(3) => \accu_V_29_fu_1394_reg[7]_i_2_n_7\,
      S(2) => \accu_V_29_fu_1394_reg[7]_i_2_n_8\,
      S(1) => \accu_V_29_fu_1394_reg[7]_i_2_n_9\,
      S(0) => \accu_V_29_fu_1394[7]_i_3_n_3\
    );
\accu_V_29_fu_1394_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_29_fu_1394_reg[7]_i_4_n_3\,
      CO(3) => \accu_V_29_fu_1394_reg[7]_i_2_n_3\,
      CO(2) => \accu_V_29_fu_1394_reg[7]_i_2_n_4\,
      CO(1) => \accu_V_29_fu_1394_reg[7]_i_2_n_5\,
      CO(0) => \accu_V_29_fu_1394_reg[7]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \accu_V_29_fu_1394_reg[7]_i_2_n_7\,
      O(2) => \accu_V_29_fu_1394_reg[7]_i_2_n_8\,
      O(1) => \accu_V_29_fu_1394_reg[7]_i_2_n_9\,
      O(0) => \accu_V_29_fu_1394_reg[7]_i_2_n_10\,
      S(3 downto 0) => accu_V_61_fu_16314_p3(7 downto 4)
    );
\accu_V_29_fu_1394_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_29_fu_1394_reg[7]_i_4_n_3\,
      CO(2) => \accu_V_29_fu_1394_reg[7]_i_4_n_4\,
      CO(1) => \accu_V_29_fu_1394_reg[7]_i_4_n_5\,
      CO(0) => \accu_V_29_fu_1394_reg[7]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \accu_V_29_fu_1394[7]_i_10_n_3\,
      DI(1) => \accu_V_29_fu_1394[7]_i_11_n_3\,
      DI(0) => '0',
      O(3) => \accu_V_29_fu_1394_reg[7]_i_4_n_7\,
      O(2) => \accu_V_29_fu_1394_reg[7]_i_4_n_8\,
      O(1) => \accu_V_29_fu_1394_reg[7]_i_4_n_9\,
      O(0) => \accu_V_29_fu_1394_reg[7]_i_4_n_10\,
      S(3) => accu_V_61_fu_16314_p3(3),
      S(2) => \accu_V_29_fu_1394[7]_i_13_n_3\,
      S(1) => \accu_V_29_fu_1394[7]_i_14_n_3\,
      S(0) => \accu_V_29_fu_1394[7]_i_15_n_3\
    );
\accu_V_29_fu_1394_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_93_fu_19158_p2(8),
      Q => accu_V_93_reg_22166(8),
      R => '0'
    );
\accu_V_29_fu_1394_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_93_fu_19158_p2(9),
      Q => accu_V_93_reg_22166(9),
      R => '0'
    );
\accu_V_2_fu_1286[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_66_reg_22031(10),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_34_fu_16503_p3(10)
    );
\accu_V_2_fu_1286[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_66_reg_22031(9),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_34_fu_16503_p3(9)
    );
\accu_V_2_fu_1286[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_66_reg_22031(8),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_34_fu_16503_p3(8)
    );
\accu_V_2_fu_1286[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FFFFE8FFE8E800"
    )
        port map (
      I0 => add_ln840_40_reg_20806(0),
      I1 => add_ln840_36_reg_20796(0),
      I2 => add_ln840_44_reg_20816(0),
      I3 => add_ln840_44_reg_20816(1),
      I4 => add_ln840_36_reg_20796(1),
      I5 => add_ln840_40_reg_20806(1),
      O => \accu_V_2_fu_1286[3]_i_10_n_3\
    );
\accu_V_2_fu_1286[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln840_42_reg_20811(0),
      I1 => xor_ln1019_91_reg_20781,
      I2 => add_ln840_39_reg_20801(0),
      I3 => add_ln840_42_reg_20811(1),
      I4 => add_ln840_39_reg_20801(1),
      O => \accu_V_2_fu_1286[3]_i_11_n_3\
    );
\accu_V_2_fu_1286[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln840_44_reg_20816(0),
      I1 => add_ln840_36_reg_20796(0),
      I2 => add_ln840_40_reg_20806(0),
      I3 => add_ln840_36_reg_20796(1),
      I4 => add_ln840_40_reg_20806(1),
      I5 => add_ln840_44_reg_20816(1),
      O => \accu_V_2_fu_1286[3]_i_12_n_3\
    );
\accu_V_2_fu_1286[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_44_reg_20816(0),
      I1 => add_ln840_40_reg_20806(0),
      I2 => add_ln840_36_reg_20796(0),
      O => \accu_V_2_fu_1286[3]_i_13_n_3\
    );
\accu_V_2_fu_1286[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_42_reg_20811(0),
      I1 => add_ln840_39_reg_20801(0),
      I2 => xor_ln1019_91_reg_20781,
      O => \accu_V_2_fu_1286[3]_i_14_n_3\
    );
\accu_V_2_fu_1286[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_2_fu_1286[3]_i_9_n_3\,
      I1 => \accu_V_2_fu_1286_reg[7]_i_4_n_8\,
      I2 => \accu_V_2_fu_1286[3]_i_10_n_3\,
      O => \accu_V_2_fu_1286[3]_i_2_n_3\
    );
\accu_V_2_fu_1286[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_2_fu_1286[3]_i_11_n_3\,
      I1 => \accu_V_2_fu_1286_reg[7]_i_4_n_9\,
      I2 => \accu_V_2_fu_1286[3]_i_12_n_3\,
      O => \accu_V_2_fu_1286[3]_i_3_n_3\
    );
\accu_V_2_fu_1286[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => xor_ln1019_91_reg_20781,
      I1 => add_ln840_39_reg_20801(0),
      I2 => add_ln840_42_reg_20811(0),
      I3 => \accu_V_2_fu_1286_reg[7]_i_4_n_10\,
      I4 => \accu_V_2_fu_1286[3]_i_13_n_3\,
      O => \accu_V_2_fu_1286[3]_i_4_n_3\
    );
\accu_V_2_fu_1286[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \accu_V_2_fu_1286[3]_i_10_n_3\,
      I1 => \accu_V_2_fu_1286_reg[7]_i_4_n_8\,
      I2 => \accu_V_2_fu_1286[3]_i_9_n_3\,
      I3 => \accu_V_2_fu_1286_reg[7]_i_4_n_7\,
      I4 => \accu_V_2_fu_1286[7]_i_9_n_3\,
      O => \accu_V_2_fu_1286[3]_i_5_n_3\
    );
\accu_V_2_fu_1286[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_2_fu_1286[3]_i_3_n_3\,
      I1 => \accu_V_2_fu_1286_reg[7]_i_4_n_8\,
      I2 => \accu_V_2_fu_1286[3]_i_9_n_3\,
      I3 => \accu_V_2_fu_1286[3]_i_10_n_3\,
      O => \accu_V_2_fu_1286[3]_i_6_n_3\
    );
\accu_V_2_fu_1286[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_2_fu_1286[3]_i_11_n_3\,
      I1 => \accu_V_2_fu_1286_reg[7]_i_4_n_9\,
      I2 => \accu_V_2_fu_1286[3]_i_12_n_3\,
      I3 => \accu_V_2_fu_1286[3]_i_4_n_3\,
      O => \accu_V_2_fu_1286[3]_i_7_n_3\
    );
\accu_V_2_fu_1286[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln840_36_reg_20796(0),
      I1 => add_ln840_40_reg_20806(0),
      I2 => add_ln840_44_reg_20816(0),
      I3 => \accu_V_2_fu_1286[3]_i_14_n_3\,
      I4 => \accu_V_2_fu_1286_reg[7]_i_4_n_10\,
      O => \accu_V_2_fu_1286[3]_i_8_n_3\
    );
\accu_V_2_fu_1286[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => add_ln840_42_reg_20811(1),
      I1 => add_ln840_39_reg_20801(1),
      I2 => add_ln840_42_reg_20811(0),
      I3 => xor_ln1019_91_reg_20781,
      I4 => add_ln840_39_reg_20801(0),
      O => \accu_V_2_fu_1286[3]_i_9_n_3\
    );
\accu_V_2_fu_1286[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      I1 => accu_V_66_reg_22031(1),
      I2 => add_ln840_35_reg_20791(1),
      I3 => add_ln840_33_reg_20786(1),
      O => \accu_V_2_fu_1286[7]_i_10_n_3\
    );
\accu_V_2_fu_1286[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      I1 => accu_V_66_reg_22031(0),
      I2 => add_ln840_35_reg_20791(0),
      I3 => add_ln840_33_reg_20786(0),
      O => \accu_V_2_fu_1286[7]_i_11_n_3\
    );
\accu_V_2_fu_1286[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_66_reg_22031(3),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_34_fu_16503_p3(3)
    );
\accu_V_2_fu_1286[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => add_ln840_33_reg_20786(1),
      I1 => add_ln840_35_reg_20791(1),
      I2 => accu_V_66_reg_22031(1),
      I3 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      I4 => accu_V_66_reg_22031(2),
      O => \accu_V_2_fu_1286[7]_i_13_n_3\
    );
\accu_V_2_fu_1286[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \accu_V_2_fu_1286[7]_i_11_n_3\,
      I1 => add_ln840_35_reg_20791(1),
      I2 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      I3 => accu_V_66_reg_22031(1),
      I4 => add_ln840_33_reg_20786(1),
      O => \accu_V_2_fu_1286[7]_i_14_n_3\
    );
\accu_V_2_fu_1286[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      I1 => accu_V_66_reg_22031(0),
      I2 => add_ln840_35_reg_20791(0),
      I3 => add_ln840_33_reg_20786(0),
      O => \accu_V_2_fu_1286[7]_i_15_n_3\
    );
\accu_V_2_fu_1286[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \accu_V_2_fu_1286[7]_i_9_n_3\,
      I1 => \accu_V_2_fu_1286_reg[7]_i_4_n_7\,
      I2 => \accu_V_2_fu_1286_reg[7]_i_2_n_10\,
      O => \accu_V_2_fu_1286[7]_i_3_n_3\
    );
\accu_V_2_fu_1286[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_66_reg_22031(7),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_34_fu_16503_p3(7)
    );
\accu_V_2_fu_1286[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_66_reg_22031(6),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_34_fu_16503_p3(6)
    );
\accu_V_2_fu_1286[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_66_reg_22031(5),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_34_fu_16503_p3(5)
    );
\accu_V_2_fu_1286[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_66_reg_22031(4),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_34_fu_16503_p3(4)
    );
\accu_V_2_fu_1286[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E800000000000000"
    )
        port map (
      I0 => add_ln840_40_reg_20806(0),
      I1 => add_ln840_36_reg_20796(0),
      I2 => add_ln840_44_reg_20816(0),
      I3 => add_ln840_44_reg_20816(1),
      I4 => add_ln840_40_reg_20806(1),
      I5 => add_ln840_36_reg_20796(1),
      O => \accu_V_2_fu_1286[7]_i_9_n_3\
    );
\accu_V_2_fu_1286_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_66_fu_16782_p2(0),
      Q => accu_V_66_reg_22031(0),
      R => '0'
    );
\accu_V_2_fu_1286_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_66_fu_16782_p2(10),
      Q => accu_V_66_reg_22031(10),
      R => '0'
    );
\accu_V_2_fu_1286_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_2_fu_1286_reg[7]_i_1_n_3\,
      CO(3 downto 2) => \NLW_accu_V_2_fu_1286_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_2_fu_1286_reg[10]_i_1_n_5\,
      CO(0) => \accu_V_2_fu_1286_reg[10]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accu_V_2_fu_1286_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => accu_V_66_fu_16782_p2(10 downto 8),
      S(3) => '0',
      S(2) => \accu_V_2_fu_1286_reg[10]_i_2_n_8\,
      S(1) => \accu_V_2_fu_1286_reg[10]_i_2_n_9\,
      S(0) => \accu_V_2_fu_1286_reg[10]_i_2_n_10\
    );
\accu_V_2_fu_1286_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_2_fu_1286_reg[7]_i_2_n_3\,
      CO(3 downto 2) => \NLW_accu_V_2_fu_1286_reg[10]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_2_fu_1286_reg[10]_i_2_n_5\,
      CO(0) => \accu_V_2_fu_1286_reg[10]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accu_V_2_fu_1286_reg[10]_i_2_O_UNCONNECTED\(3),
      O(2) => \accu_V_2_fu_1286_reg[10]_i_2_n_8\,
      O(1) => \accu_V_2_fu_1286_reg[10]_i_2_n_9\,
      O(0) => \accu_V_2_fu_1286_reg[10]_i_2_n_10\,
      S(3) => '0',
      S(2 downto 0) => accu_V_34_fu_16503_p3(10 downto 8)
    );
\accu_V_2_fu_1286_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_66_fu_16782_p2(1),
      Q => accu_V_66_reg_22031(1),
      R => '0'
    );
\accu_V_2_fu_1286_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_66_fu_16782_p2(2),
      Q => accu_V_66_reg_22031(2),
      R => '0'
    );
\accu_V_2_fu_1286_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_66_fu_16782_p2(3),
      Q => accu_V_66_reg_22031(3),
      R => '0'
    );
\accu_V_2_fu_1286_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_2_fu_1286_reg[3]_i_1_n_3\,
      CO(2) => \accu_V_2_fu_1286_reg[3]_i_1_n_4\,
      CO(1) => \accu_V_2_fu_1286_reg[3]_i_1_n_5\,
      CO(0) => \accu_V_2_fu_1286_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_2_fu_1286[3]_i_2_n_3\,
      DI(2) => \accu_V_2_fu_1286[3]_i_3_n_3\,
      DI(1) => \accu_V_2_fu_1286[3]_i_4_n_3\,
      DI(0) => '0',
      O(3 downto 0) => accu_V_66_fu_16782_p2(3 downto 0),
      S(3) => \accu_V_2_fu_1286[3]_i_5_n_3\,
      S(2) => \accu_V_2_fu_1286[3]_i_6_n_3\,
      S(1) => \accu_V_2_fu_1286[3]_i_7_n_3\,
      S(0) => \accu_V_2_fu_1286[3]_i_8_n_3\
    );
\accu_V_2_fu_1286_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_66_fu_16782_p2(4),
      Q => accu_V_66_reg_22031(4),
      R => '0'
    );
\accu_V_2_fu_1286_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_66_fu_16782_p2(5),
      Q => accu_V_66_reg_22031(5),
      R => '0'
    );
\accu_V_2_fu_1286_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_66_fu_16782_p2(6),
      Q => accu_V_66_reg_22031(6),
      R => '0'
    );
\accu_V_2_fu_1286_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_66_fu_16782_p2(7),
      Q => accu_V_66_reg_22031(7),
      R => '0'
    );
\accu_V_2_fu_1286_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_2_fu_1286_reg[3]_i_1_n_3\,
      CO(3) => \accu_V_2_fu_1286_reg[7]_i_1_n_3\,
      CO(2) => \accu_V_2_fu_1286_reg[7]_i_1_n_4\,
      CO(1) => \accu_V_2_fu_1286_reg[7]_i_1_n_5\,
      CO(0) => \accu_V_2_fu_1286_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \accu_V_2_fu_1286_reg[7]_i_2_n_10\,
      O(3 downto 0) => accu_V_66_fu_16782_p2(7 downto 4),
      S(3) => \accu_V_2_fu_1286_reg[7]_i_2_n_7\,
      S(2) => \accu_V_2_fu_1286_reg[7]_i_2_n_8\,
      S(1) => \accu_V_2_fu_1286_reg[7]_i_2_n_9\,
      S(0) => \accu_V_2_fu_1286[7]_i_3_n_3\
    );
\accu_V_2_fu_1286_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_2_fu_1286_reg[7]_i_4_n_3\,
      CO(3) => \accu_V_2_fu_1286_reg[7]_i_2_n_3\,
      CO(2) => \accu_V_2_fu_1286_reg[7]_i_2_n_4\,
      CO(1) => \accu_V_2_fu_1286_reg[7]_i_2_n_5\,
      CO(0) => \accu_V_2_fu_1286_reg[7]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \accu_V_2_fu_1286_reg[7]_i_2_n_7\,
      O(2) => \accu_V_2_fu_1286_reg[7]_i_2_n_8\,
      O(1) => \accu_V_2_fu_1286_reg[7]_i_2_n_9\,
      O(0) => \accu_V_2_fu_1286_reg[7]_i_2_n_10\,
      S(3 downto 0) => accu_V_34_fu_16503_p3(7 downto 4)
    );
\accu_V_2_fu_1286_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_2_fu_1286_reg[7]_i_4_n_3\,
      CO(2) => \accu_V_2_fu_1286_reg[7]_i_4_n_4\,
      CO(1) => \accu_V_2_fu_1286_reg[7]_i_4_n_5\,
      CO(0) => \accu_V_2_fu_1286_reg[7]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \accu_V_2_fu_1286[7]_i_10_n_3\,
      DI(1) => \accu_V_2_fu_1286[7]_i_11_n_3\,
      DI(0) => '0',
      O(3) => \accu_V_2_fu_1286_reg[7]_i_4_n_7\,
      O(2) => \accu_V_2_fu_1286_reg[7]_i_4_n_8\,
      O(1) => \accu_V_2_fu_1286_reg[7]_i_4_n_9\,
      O(0) => \accu_V_2_fu_1286_reg[7]_i_4_n_10\,
      S(3) => accu_V_34_fu_16503_p3(3),
      S(2) => \accu_V_2_fu_1286[7]_i_13_n_3\,
      S(1) => \accu_V_2_fu_1286[7]_i_14_n_3\,
      S(0) => \accu_V_2_fu_1286[7]_i_15_n_3\
    );
\accu_V_2_fu_1286_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_66_fu_16782_p2(8),
      Q => accu_V_66_reg_22031(8),
      R => '0'
    );
\accu_V_2_fu_1286_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_66_fu_16782_p2(9),
      Q => accu_V_66_reg_22031(9),
      R => '0'
    );
\accu_V_30_fu_1398[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_94_reg_22171(10),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_62_fu_16307_p3(10)
    );
\accu_V_30_fu_1398[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_94_reg_22171(9),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_62_fu_16307_p3(9)
    );
\accu_V_30_fu_1398[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_94_reg_22171(8),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_62_fu_16307_p3(8)
    );
\accu_V_30_fu_1398[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FFFFE8FFE8E800"
    )
        port map (
      I0 => add_ln840_488_reg_21926(0),
      I1 => add_ln840_484_reg_21916(0),
      I2 => add_ln840_492_reg_21936(0),
      I3 => add_ln840_492_reg_21936(1),
      I4 => add_ln840_484_reg_21916(1),
      I5 => add_ln840_488_reg_21926(1),
      O => \accu_V_30_fu_1398[3]_i_10_n_3\
    );
\accu_V_30_fu_1398[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln840_490_reg_21931(0),
      I1 => xor_ln1019_987_reg_21901,
      I2 => add_ln840_487_reg_21921(0),
      I3 => add_ln840_490_reg_21931(1),
      I4 => add_ln840_487_reg_21921(1),
      O => \accu_V_30_fu_1398[3]_i_11_n_3\
    );
\accu_V_30_fu_1398[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln840_492_reg_21936(0),
      I1 => add_ln840_484_reg_21916(0),
      I2 => add_ln840_488_reg_21926(0),
      I3 => add_ln840_484_reg_21916(1),
      I4 => add_ln840_488_reg_21926(1),
      I5 => add_ln840_492_reg_21936(1),
      O => \accu_V_30_fu_1398[3]_i_12_n_3\
    );
\accu_V_30_fu_1398[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_492_reg_21936(0),
      I1 => add_ln840_488_reg_21926(0),
      I2 => add_ln840_484_reg_21916(0),
      O => \accu_V_30_fu_1398[3]_i_13_n_3\
    );
\accu_V_30_fu_1398[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_490_reg_21931(0),
      I1 => add_ln840_487_reg_21921(0),
      I2 => xor_ln1019_987_reg_21901,
      O => \accu_V_30_fu_1398[3]_i_14_n_3\
    );
\accu_V_30_fu_1398[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_30_fu_1398[3]_i_9_n_3\,
      I1 => \accu_V_30_fu_1398_reg[7]_i_4_n_8\,
      I2 => \accu_V_30_fu_1398[3]_i_10_n_3\,
      O => \accu_V_30_fu_1398[3]_i_2_n_3\
    );
\accu_V_30_fu_1398[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_30_fu_1398[3]_i_11_n_3\,
      I1 => \accu_V_30_fu_1398_reg[7]_i_4_n_9\,
      I2 => \accu_V_30_fu_1398[3]_i_12_n_3\,
      O => \accu_V_30_fu_1398[3]_i_3_n_3\
    );
\accu_V_30_fu_1398[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => xor_ln1019_987_reg_21901,
      I1 => add_ln840_487_reg_21921(0),
      I2 => add_ln840_490_reg_21931(0),
      I3 => \accu_V_30_fu_1398_reg[7]_i_4_n_10\,
      I4 => \accu_V_30_fu_1398[3]_i_13_n_3\,
      O => \accu_V_30_fu_1398[3]_i_4_n_3\
    );
\accu_V_30_fu_1398[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \accu_V_30_fu_1398[3]_i_10_n_3\,
      I1 => \accu_V_30_fu_1398_reg[7]_i_4_n_8\,
      I2 => \accu_V_30_fu_1398[3]_i_9_n_3\,
      I3 => \accu_V_30_fu_1398_reg[7]_i_4_n_7\,
      I4 => \accu_V_30_fu_1398[7]_i_9_n_3\,
      O => \accu_V_30_fu_1398[3]_i_5_n_3\
    );
\accu_V_30_fu_1398[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_30_fu_1398[3]_i_3_n_3\,
      I1 => \accu_V_30_fu_1398_reg[7]_i_4_n_8\,
      I2 => \accu_V_30_fu_1398[3]_i_9_n_3\,
      I3 => \accu_V_30_fu_1398[3]_i_10_n_3\,
      O => \accu_V_30_fu_1398[3]_i_6_n_3\
    );
\accu_V_30_fu_1398[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_30_fu_1398[3]_i_11_n_3\,
      I1 => \accu_V_30_fu_1398_reg[7]_i_4_n_9\,
      I2 => \accu_V_30_fu_1398[3]_i_12_n_3\,
      I3 => \accu_V_30_fu_1398[3]_i_4_n_3\,
      O => \accu_V_30_fu_1398[3]_i_7_n_3\
    );
\accu_V_30_fu_1398[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln840_484_reg_21916(0),
      I1 => add_ln840_488_reg_21926(0),
      I2 => add_ln840_492_reg_21936(0),
      I3 => \accu_V_30_fu_1398[3]_i_14_n_3\,
      I4 => \accu_V_30_fu_1398_reg[7]_i_4_n_10\,
      O => \accu_V_30_fu_1398[3]_i_8_n_3\
    );
\accu_V_30_fu_1398[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => add_ln840_490_reg_21931(1),
      I1 => add_ln840_487_reg_21921(1),
      I2 => add_ln840_490_reg_21931(0),
      I3 => xor_ln1019_987_reg_21901,
      I4 => add_ln840_487_reg_21921(0),
      O => \accu_V_30_fu_1398[3]_i_9_n_3\
    );
\accu_V_30_fu_1398[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      I1 => accu_V_94_reg_22171(1),
      I2 => add_ln840_483_reg_21911(1),
      I3 => add_ln840_481_reg_21906(1),
      O => \accu_V_30_fu_1398[7]_i_10_n_3\
    );
\accu_V_30_fu_1398[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      I1 => accu_V_94_reg_22171(0),
      I2 => add_ln840_483_reg_21911(0),
      I3 => add_ln840_481_reg_21906(0),
      O => \accu_V_30_fu_1398[7]_i_11_n_3\
    );
\accu_V_30_fu_1398[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_94_reg_22171(3),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_62_fu_16307_p3(3)
    );
\accu_V_30_fu_1398[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => add_ln840_481_reg_21906(1),
      I1 => add_ln840_483_reg_21911(1),
      I2 => accu_V_94_reg_22171(1),
      I3 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      I4 => accu_V_94_reg_22171(2),
      O => \accu_V_30_fu_1398[7]_i_13_n_3\
    );
\accu_V_30_fu_1398[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \accu_V_30_fu_1398[7]_i_11_n_3\,
      I1 => add_ln840_483_reg_21911(1),
      I2 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      I3 => accu_V_94_reg_22171(1),
      I4 => add_ln840_481_reg_21906(1),
      O => \accu_V_30_fu_1398[7]_i_14_n_3\
    );
\accu_V_30_fu_1398[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      I1 => accu_V_94_reg_22171(0),
      I2 => add_ln840_483_reg_21911(0),
      I3 => add_ln840_481_reg_21906(0),
      O => \accu_V_30_fu_1398[7]_i_15_n_3\
    );
\accu_V_30_fu_1398[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \accu_V_30_fu_1398[7]_i_9_n_3\,
      I1 => \accu_V_30_fu_1398_reg[7]_i_4_n_7\,
      I2 => \accu_V_30_fu_1398_reg[7]_i_2_n_10\,
      O => \accu_V_30_fu_1398[7]_i_3_n_3\
    );
\accu_V_30_fu_1398[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_94_reg_22171(7),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_62_fu_16307_p3(7)
    );
\accu_V_30_fu_1398[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_94_reg_22171(6),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_62_fu_16307_p3(6)
    );
\accu_V_30_fu_1398[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_94_reg_22171(5),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_62_fu_16307_p3(5)
    );
\accu_V_30_fu_1398[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_94_reg_22171(4),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_62_fu_16307_p3(4)
    );
\accu_V_30_fu_1398[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E800000000000000"
    )
        port map (
      I0 => add_ln840_488_reg_21926(0),
      I1 => add_ln840_484_reg_21916(0),
      I2 => add_ln840_492_reg_21936(0),
      I3 => add_ln840_492_reg_21936(1),
      I4 => add_ln840_488_reg_21926(1),
      I5 => add_ln840_484_reg_21916(1),
      O => \accu_V_30_fu_1398[7]_i_9_n_3\
    );
\accu_V_30_fu_1398_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_94_fu_19246_p2(0),
      Q => accu_V_94_reg_22171(0),
      R => '0'
    );
\accu_V_30_fu_1398_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_94_fu_19246_p2(10),
      Q => accu_V_94_reg_22171(10),
      R => '0'
    );
\accu_V_30_fu_1398_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_30_fu_1398_reg[7]_i_1_n_3\,
      CO(3 downto 2) => \NLW_accu_V_30_fu_1398_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_30_fu_1398_reg[10]_i_1_n_5\,
      CO(0) => \accu_V_30_fu_1398_reg[10]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accu_V_30_fu_1398_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => accu_V_94_fu_19246_p2(10 downto 8),
      S(3) => '0',
      S(2) => \accu_V_30_fu_1398_reg[10]_i_2_n_8\,
      S(1) => \accu_V_30_fu_1398_reg[10]_i_2_n_9\,
      S(0) => \accu_V_30_fu_1398_reg[10]_i_2_n_10\
    );
\accu_V_30_fu_1398_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_30_fu_1398_reg[7]_i_2_n_3\,
      CO(3 downto 2) => \NLW_accu_V_30_fu_1398_reg[10]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_30_fu_1398_reg[10]_i_2_n_5\,
      CO(0) => \accu_V_30_fu_1398_reg[10]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accu_V_30_fu_1398_reg[10]_i_2_O_UNCONNECTED\(3),
      O(2) => \accu_V_30_fu_1398_reg[10]_i_2_n_8\,
      O(1) => \accu_V_30_fu_1398_reg[10]_i_2_n_9\,
      O(0) => \accu_V_30_fu_1398_reg[10]_i_2_n_10\,
      S(3) => '0',
      S(2 downto 0) => accu_V_62_fu_16307_p3(10 downto 8)
    );
\accu_V_30_fu_1398_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_94_fu_19246_p2(1),
      Q => accu_V_94_reg_22171(1),
      R => '0'
    );
\accu_V_30_fu_1398_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_94_fu_19246_p2(2),
      Q => accu_V_94_reg_22171(2),
      R => '0'
    );
\accu_V_30_fu_1398_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_94_fu_19246_p2(3),
      Q => accu_V_94_reg_22171(3),
      R => '0'
    );
\accu_V_30_fu_1398_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_30_fu_1398_reg[3]_i_1_n_3\,
      CO(2) => \accu_V_30_fu_1398_reg[3]_i_1_n_4\,
      CO(1) => \accu_V_30_fu_1398_reg[3]_i_1_n_5\,
      CO(0) => \accu_V_30_fu_1398_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_30_fu_1398[3]_i_2_n_3\,
      DI(2) => \accu_V_30_fu_1398[3]_i_3_n_3\,
      DI(1) => \accu_V_30_fu_1398[3]_i_4_n_3\,
      DI(0) => '0',
      O(3 downto 0) => accu_V_94_fu_19246_p2(3 downto 0),
      S(3) => \accu_V_30_fu_1398[3]_i_5_n_3\,
      S(2) => \accu_V_30_fu_1398[3]_i_6_n_3\,
      S(1) => \accu_V_30_fu_1398[3]_i_7_n_3\,
      S(0) => \accu_V_30_fu_1398[3]_i_8_n_3\
    );
\accu_V_30_fu_1398_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_94_fu_19246_p2(4),
      Q => accu_V_94_reg_22171(4),
      R => '0'
    );
\accu_V_30_fu_1398_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_94_fu_19246_p2(5),
      Q => accu_V_94_reg_22171(5),
      R => '0'
    );
\accu_V_30_fu_1398_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_94_fu_19246_p2(6),
      Q => accu_V_94_reg_22171(6),
      R => '0'
    );
\accu_V_30_fu_1398_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_94_fu_19246_p2(7),
      Q => accu_V_94_reg_22171(7),
      R => '0'
    );
\accu_V_30_fu_1398_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_30_fu_1398_reg[3]_i_1_n_3\,
      CO(3) => \accu_V_30_fu_1398_reg[7]_i_1_n_3\,
      CO(2) => \accu_V_30_fu_1398_reg[7]_i_1_n_4\,
      CO(1) => \accu_V_30_fu_1398_reg[7]_i_1_n_5\,
      CO(0) => \accu_V_30_fu_1398_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \accu_V_30_fu_1398_reg[7]_i_2_n_10\,
      O(3 downto 0) => accu_V_94_fu_19246_p2(7 downto 4),
      S(3) => \accu_V_30_fu_1398_reg[7]_i_2_n_7\,
      S(2) => \accu_V_30_fu_1398_reg[7]_i_2_n_8\,
      S(1) => \accu_V_30_fu_1398_reg[7]_i_2_n_9\,
      S(0) => \accu_V_30_fu_1398[7]_i_3_n_3\
    );
\accu_V_30_fu_1398_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_30_fu_1398_reg[7]_i_4_n_3\,
      CO(3) => \accu_V_30_fu_1398_reg[7]_i_2_n_3\,
      CO(2) => \accu_V_30_fu_1398_reg[7]_i_2_n_4\,
      CO(1) => \accu_V_30_fu_1398_reg[7]_i_2_n_5\,
      CO(0) => \accu_V_30_fu_1398_reg[7]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \accu_V_30_fu_1398_reg[7]_i_2_n_7\,
      O(2) => \accu_V_30_fu_1398_reg[7]_i_2_n_8\,
      O(1) => \accu_V_30_fu_1398_reg[7]_i_2_n_9\,
      O(0) => \accu_V_30_fu_1398_reg[7]_i_2_n_10\,
      S(3 downto 0) => accu_V_62_fu_16307_p3(7 downto 4)
    );
\accu_V_30_fu_1398_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_30_fu_1398_reg[7]_i_4_n_3\,
      CO(2) => \accu_V_30_fu_1398_reg[7]_i_4_n_4\,
      CO(1) => \accu_V_30_fu_1398_reg[7]_i_4_n_5\,
      CO(0) => \accu_V_30_fu_1398_reg[7]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \accu_V_30_fu_1398[7]_i_10_n_3\,
      DI(1) => \accu_V_30_fu_1398[7]_i_11_n_3\,
      DI(0) => '0',
      O(3) => \accu_V_30_fu_1398_reg[7]_i_4_n_7\,
      O(2) => \accu_V_30_fu_1398_reg[7]_i_4_n_8\,
      O(1) => \accu_V_30_fu_1398_reg[7]_i_4_n_9\,
      O(0) => \accu_V_30_fu_1398_reg[7]_i_4_n_10\,
      S(3) => accu_V_62_fu_16307_p3(3),
      S(2) => \accu_V_30_fu_1398[7]_i_13_n_3\,
      S(1) => \accu_V_30_fu_1398[7]_i_14_n_3\,
      S(0) => \accu_V_30_fu_1398[7]_i_15_n_3\
    );
\accu_V_30_fu_1398_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_94_fu_19246_p2(8),
      Q => accu_V_94_reg_22171(8),
      R => '0'
    );
\accu_V_30_fu_1398_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_94_fu_19246_p2(9),
      Q => accu_V_94_reg_22171(9),
      R => '0'
    );
\accu_V_31_fu_1402[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_95_reg_22176(10),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_63_fu_16300_p3(10)
    );
\accu_V_31_fu_1402[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_95_reg_22176(9),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_63_fu_16300_p3(9)
    );
\accu_V_31_fu_1402[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_95_reg_22176(8),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_63_fu_16300_p3(8)
    );
\accu_V_31_fu_1402[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FFFFE8FFE8E800"
    )
        port map (
      I0 => add_ln840_504_reg_21966(0),
      I1 => add_ln840_500_reg_21956(0),
      I2 => add_ln840_508_reg_21976(0),
      I3 => add_ln840_508_reg_21976(1),
      I4 => add_ln840_500_reg_21956(1),
      I5 => add_ln840_504_reg_21966(1),
      O => \accu_V_31_fu_1402[3]_i_10_n_3\
    );
\accu_V_31_fu_1402[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln840_506_reg_21971(0),
      I1 => xor_ln1019_1019_reg_21941,
      I2 => add_ln840_503_reg_21961(0),
      I3 => add_ln840_506_reg_21971(1),
      I4 => add_ln840_503_reg_21961(1),
      O => \accu_V_31_fu_1402[3]_i_11_n_3\
    );
\accu_V_31_fu_1402[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln840_508_reg_21976(0),
      I1 => add_ln840_500_reg_21956(0),
      I2 => add_ln840_504_reg_21966(0),
      I3 => add_ln840_500_reg_21956(1),
      I4 => add_ln840_504_reg_21966(1),
      I5 => add_ln840_508_reg_21976(1),
      O => \accu_V_31_fu_1402[3]_i_12_n_3\
    );
\accu_V_31_fu_1402[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_508_reg_21976(0),
      I1 => add_ln840_504_reg_21966(0),
      I2 => add_ln840_500_reg_21956(0),
      O => \accu_V_31_fu_1402[3]_i_13_n_3\
    );
\accu_V_31_fu_1402[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_506_reg_21971(0),
      I1 => add_ln840_503_reg_21961(0),
      I2 => xor_ln1019_1019_reg_21941,
      O => \accu_V_31_fu_1402[3]_i_14_n_3\
    );
\accu_V_31_fu_1402[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_31_fu_1402[3]_i_9_n_3\,
      I1 => \accu_V_31_fu_1402_reg[7]_i_4_n_8\,
      I2 => \accu_V_31_fu_1402[3]_i_10_n_3\,
      O => \accu_V_31_fu_1402[3]_i_2_n_3\
    );
\accu_V_31_fu_1402[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_31_fu_1402[3]_i_11_n_3\,
      I1 => \accu_V_31_fu_1402_reg[7]_i_4_n_9\,
      I2 => \accu_V_31_fu_1402[3]_i_12_n_3\,
      O => \accu_V_31_fu_1402[3]_i_3_n_3\
    );
\accu_V_31_fu_1402[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => xor_ln1019_1019_reg_21941,
      I1 => add_ln840_503_reg_21961(0),
      I2 => add_ln840_506_reg_21971(0),
      I3 => \accu_V_31_fu_1402_reg[7]_i_4_n_10\,
      I4 => \accu_V_31_fu_1402[3]_i_13_n_3\,
      O => \accu_V_31_fu_1402[3]_i_4_n_3\
    );
\accu_V_31_fu_1402[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \accu_V_31_fu_1402[3]_i_10_n_3\,
      I1 => \accu_V_31_fu_1402_reg[7]_i_4_n_8\,
      I2 => \accu_V_31_fu_1402[3]_i_9_n_3\,
      I3 => \accu_V_31_fu_1402_reg[7]_i_4_n_7\,
      I4 => \accu_V_31_fu_1402[7]_i_9_n_3\,
      O => \accu_V_31_fu_1402[3]_i_5_n_3\
    );
\accu_V_31_fu_1402[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_31_fu_1402[3]_i_3_n_3\,
      I1 => \accu_V_31_fu_1402_reg[7]_i_4_n_8\,
      I2 => \accu_V_31_fu_1402[3]_i_9_n_3\,
      I3 => \accu_V_31_fu_1402[3]_i_10_n_3\,
      O => \accu_V_31_fu_1402[3]_i_6_n_3\
    );
\accu_V_31_fu_1402[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_31_fu_1402[3]_i_11_n_3\,
      I1 => \accu_V_31_fu_1402_reg[7]_i_4_n_9\,
      I2 => \accu_V_31_fu_1402[3]_i_12_n_3\,
      I3 => \accu_V_31_fu_1402[3]_i_4_n_3\,
      O => \accu_V_31_fu_1402[3]_i_7_n_3\
    );
\accu_V_31_fu_1402[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln840_500_reg_21956(0),
      I1 => add_ln840_504_reg_21966(0),
      I2 => add_ln840_508_reg_21976(0),
      I3 => \accu_V_31_fu_1402[3]_i_14_n_3\,
      I4 => \accu_V_31_fu_1402_reg[7]_i_4_n_10\,
      O => \accu_V_31_fu_1402[3]_i_8_n_3\
    );
\accu_V_31_fu_1402[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => add_ln840_506_reg_21971(1),
      I1 => add_ln840_503_reg_21961(1),
      I2 => add_ln840_506_reg_21971(0),
      I3 => xor_ln1019_1019_reg_21941,
      I4 => add_ln840_503_reg_21961(0),
      O => \accu_V_31_fu_1402[3]_i_9_n_3\
    );
\accu_V_31_fu_1402[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      I1 => accu_V_95_reg_22176(1),
      I2 => add_ln840_499_reg_21951(1),
      I3 => add_ln840_497_reg_21946(1),
      O => \accu_V_31_fu_1402[7]_i_10_n_3\
    );
\accu_V_31_fu_1402[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      I1 => accu_V_95_reg_22176(0),
      I2 => add_ln840_499_reg_21951(0),
      I3 => add_ln840_497_reg_21946(0),
      O => \accu_V_31_fu_1402[7]_i_11_n_3\
    );
\accu_V_31_fu_1402[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_95_reg_22176(3),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_63_fu_16300_p3(3)
    );
\accu_V_31_fu_1402[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => add_ln840_497_reg_21946(1),
      I1 => add_ln840_499_reg_21951(1),
      I2 => accu_V_95_reg_22176(1),
      I3 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      I4 => accu_V_95_reg_22176(2),
      O => \accu_V_31_fu_1402[7]_i_13_n_3\
    );
\accu_V_31_fu_1402[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \accu_V_31_fu_1402[7]_i_11_n_3\,
      I1 => add_ln840_499_reg_21951(1),
      I2 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      I3 => accu_V_95_reg_22176(1),
      I4 => add_ln840_497_reg_21946(1),
      O => \accu_V_31_fu_1402[7]_i_14_n_3\
    );
\accu_V_31_fu_1402[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      I1 => accu_V_95_reg_22176(0),
      I2 => add_ln840_499_reg_21951(0),
      I3 => add_ln840_497_reg_21946(0),
      O => \accu_V_31_fu_1402[7]_i_15_n_3\
    );
\accu_V_31_fu_1402[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \accu_V_31_fu_1402[7]_i_9_n_3\,
      I1 => \accu_V_31_fu_1402_reg[7]_i_4_n_7\,
      I2 => \accu_V_31_fu_1402_reg[7]_i_2_n_10\,
      O => \accu_V_31_fu_1402[7]_i_3_n_3\
    );
\accu_V_31_fu_1402[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_95_reg_22176(7),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_63_fu_16300_p3(7)
    );
\accu_V_31_fu_1402[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_95_reg_22176(6),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_63_fu_16300_p3(6)
    );
\accu_V_31_fu_1402[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_95_reg_22176(5),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_63_fu_16300_p3(5)
    );
\accu_V_31_fu_1402[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_95_reg_22176(4),
      I1 => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      O => accu_V_63_fu_16300_p3(4)
    );
\accu_V_31_fu_1402[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E800000000000000"
    )
        port map (
      I0 => add_ln840_504_reg_21966(0),
      I1 => add_ln840_500_reg_21956(0),
      I2 => add_ln840_508_reg_21976(0),
      I3 => add_ln840_508_reg_21976(1),
      I4 => add_ln840_504_reg_21966(1),
      I5 => add_ln840_500_reg_21956(1),
      O => \accu_V_31_fu_1402[7]_i_9_n_3\
    );
\accu_V_31_fu_1402_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_95_fu_19334_p2(0),
      Q => accu_V_95_reg_22176(0),
      R => '0'
    );
\accu_V_31_fu_1402_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_95_fu_19334_p2(10),
      Q => accu_V_95_reg_22176(10),
      R => '0'
    );
\accu_V_31_fu_1402_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_31_fu_1402_reg[7]_i_1_n_3\,
      CO(3 downto 2) => \NLW_accu_V_31_fu_1402_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_31_fu_1402_reg[10]_i_1_n_5\,
      CO(0) => \accu_V_31_fu_1402_reg[10]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accu_V_31_fu_1402_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => accu_V_95_fu_19334_p2(10 downto 8),
      S(3) => '0',
      S(2) => \accu_V_31_fu_1402_reg[10]_i_2_n_8\,
      S(1) => \accu_V_31_fu_1402_reg[10]_i_2_n_9\,
      S(0) => \accu_V_31_fu_1402_reg[10]_i_2_n_10\
    );
\accu_V_31_fu_1402_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_31_fu_1402_reg[7]_i_2_n_3\,
      CO(3 downto 2) => \NLW_accu_V_31_fu_1402_reg[10]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_31_fu_1402_reg[10]_i_2_n_5\,
      CO(0) => \accu_V_31_fu_1402_reg[10]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accu_V_31_fu_1402_reg[10]_i_2_O_UNCONNECTED\(3),
      O(2) => \accu_V_31_fu_1402_reg[10]_i_2_n_8\,
      O(1) => \accu_V_31_fu_1402_reg[10]_i_2_n_9\,
      O(0) => \accu_V_31_fu_1402_reg[10]_i_2_n_10\,
      S(3) => '0',
      S(2 downto 0) => accu_V_63_fu_16300_p3(10 downto 8)
    );
\accu_V_31_fu_1402_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_95_fu_19334_p2(1),
      Q => accu_V_95_reg_22176(1),
      R => '0'
    );
\accu_V_31_fu_1402_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_95_fu_19334_p2(2),
      Q => accu_V_95_reg_22176(2),
      R => '0'
    );
\accu_V_31_fu_1402_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_95_fu_19334_p2(3),
      Q => accu_V_95_reg_22176(3),
      R => '0'
    );
\accu_V_31_fu_1402_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_31_fu_1402_reg[3]_i_1_n_3\,
      CO(2) => \accu_V_31_fu_1402_reg[3]_i_1_n_4\,
      CO(1) => \accu_V_31_fu_1402_reg[3]_i_1_n_5\,
      CO(0) => \accu_V_31_fu_1402_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_31_fu_1402[3]_i_2_n_3\,
      DI(2) => \accu_V_31_fu_1402[3]_i_3_n_3\,
      DI(1) => \accu_V_31_fu_1402[3]_i_4_n_3\,
      DI(0) => '0',
      O(3 downto 0) => accu_V_95_fu_19334_p2(3 downto 0),
      S(3) => \accu_V_31_fu_1402[3]_i_5_n_3\,
      S(2) => \accu_V_31_fu_1402[3]_i_6_n_3\,
      S(1) => \accu_V_31_fu_1402[3]_i_7_n_3\,
      S(0) => \accu_V_31_fu_1402[3]_i_8_n_3\
    );
\accu_V_31_fu_1402_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_95_fu_19334_p2(4),
      Q => accu_V_95_reg_22176(4),
      R => '0'
    );
\accu_V_31_fu_1402_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_95_fu_19334_p2(5),
      Q => accu_V_95_reg_22176(5),
      R => '0'
    );
\accu_V_31_fu_1402_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_95_fu_19334_p2(6),
      Q => accu_V_95_reg_22176(6),
      R => '0'
    );
\accu_V_31_fu_1402_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_95_fu_19334_p2(7),
      Q => accu_V_95_reg_22176(7),
      R => '0'
    );
\accu_V_31_fu_1402_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_31_fu_1402_reg[3]_i_1_n_3\,
      CO(3) => \accu_V_31_fu_1402_reg[7]_i_1_n_3\,
      CO(2) => \accu_V_31_fu_1402_reg[7]_i_1_n_4\,
      CO(1) => \accu_V_31_fu_1402_reg[7]_i_1_n_5\,
      CO(0) => \accu_V_31_fu_1402_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \accu_V_31_fu_1402_reg[7]_i_2_n_10\,
      O(3 downto 0) => accu_V_95_fu_19334_p2(7 downto 4),
      S(3) => \accu_V_31_fu_1402_reg[7]_i_2_n_7\,
      S(2) => \accu_V_31_fu_1402_reg[7]_i_2_n_8\,
      S(1) => \accu_V_31_fu_1402_reg[7]_i_2_n_9\,
      S(0) => \accu_V_31_fu_1402[7]_i_3_n_3\
    );
\accu_V_31_fu_1402_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_31_fu_1402_reg[7]_i_4_n_3\,
      CO(3) => \accu_V_31_fu_1402_reg[7]_i_2_n_3\,
      CO(2) => \accu_V_31_fu_1402_reg[7]_i_2_n_4\,
      CO(1) => \accu_V_31_fu_1402_reg[7]_i_2_n_5\,
      CO(0) => \accu_V_31_fu_1402_reg[7]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \accu_V_31_fu_1402_reg[7]_i_2_n_7\,
      O(2) => \accu_V_31_fu_1402_reg[7]_i_2_n_8\,
      O(1) => \accu_V_31_fu_1402_reg[7]_i_2_n_9\,
      O(0) => \accu_V_31_fu_1402_reg[7]_i_2_n_10\,
      S(3 downto 0) => accu_V_63_fu_16300_p3(7 downto 4)
    );
\accu_V_31_fu_1402_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_31_fu_1402_reg[7]_i_4_n_3\,
      CO(2) => \accu_V_31_fu_1402_reg[7]_i_4_n_4\,
      CO(1) => \accu_V_31_fu_1402_reg[7]_i_4_n_5\,
      CO(0) => \accu_V_31_fu_1402_reg[7]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \accu_V_31_fu_1402[7]_i_10_n_3\,
      DI(1) => \accu_V_31_fu_1402[7]_i_11_n_3\,
      DI(0) => '0',
      O(3) => \accu_V_31_fu_1402_reg[7]_i_4_n_7\,
      O(2) => \accu_V_31_fu_1402_reg[7]_i_4_n_8\,
      O(1) => \accu_V_31_fu_1402_reg[7]_i_4_n_9\,
      O(0) => \accu_V_31_fu_1402_reg[7]_i_4_n_10\,
      S(3) => accu_V_63_fu_16300_p3(3),
      S(2) => \accu_V_31_fu_1402[7]_i_13_n_3\,
      S(1) => \accu_V_31_fu_1402[7]_i_14_n_3\,
      S(0) => \accu_V_31_fu_1402[7]_i_15_n_3\
    );
\accu_V_31_fu_1402_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_95_fu_19334_p2(8),
      Q => accu_V_95_reg_22176(8),
      R => '0'
    );
\accu_V_31_fu_1402_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_95_fu_19334_p2(9),
      Q => accu_V_95_reg_22176(9),
      R => '0'
    );
\accu_V_3_fu_1290[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_67_reg_22036(10),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_35_fu_16496_p3(10)
    );
\accu_V_3_fu_1290[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_67_reg_22036(9),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_35_fu_16496_p3(9)
    );
\accu_V_3_fu_1290[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_67_reg_22036(8),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_35_fu_16496_p3(8)
    );
\accu_V_3_fu_1290[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FFFFE8FFE8E800"
    )
        port map (
      I0 => add_ln840_56_reg_20846(0),
      I1 => add_ln840_52_reg_20836(0),
      I2 => add_ln840_60_reg_20856(0),
      I3 => add_ln840_60_reg_20856(1),
      I4 => add_ln840_52_reg_20836(1),
      I5 => add_ln840_56_reg_20846(1),
      O => \accu_V_3_fu_1290[3]_i_10_n_3\
    );
\accu_V_3_fu_1290[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln840_58_reg_20851(0),
      I1 => xor_ln1019_123_reg_20821,
      I2 => add_ln840_55_reg_20841(0),
      I3 => add_ln840_58_reg_20851(1),
      I4 => add_ln840_55_reg_20841(1),
      O => \accu_V_3_fu_1290[3]_i_11_n_3\
    );
\accu_V_3_fu_1290[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln840_60_reg_20856(0),
      I1 => add_ln840_52_reg_20836(0),
      I2 => add_ln840_56_reg_20846(0),
      I3 => add_ln840_52_reg_20836(1),
      I4 => add_ln840_56_reg_20846(1),
      I5 => add_ln840_60_reg_20856(1),
      O => \accu_V_3_fu_1290[3]_i_12_n_3\
    );
\accu_V_3_fu_1290[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_60_reg_20856(0),
      I1 => add_ln840_56_reg_20846(0),
      I2 => add_ln840_52_reg_20836(0),
      O => \accu_V_3_fu_1290[3]_i_13_n_3\
    );
\accu_V_3_fu_1290[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_58_reg_20851(0),
      I1 => add_ln840_55_reg_20841(0),
      I2 => xor_ln1019_123_reg_20821,
      O => \accu_V_3_fu_1290[3]_i_14_n_3\
    );
\accu_V_3_fu_1290[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_3_fu_1290[3]_i_9_n_3\,
      I1 => \accu_V_3_fu_1290_reg[7]_i_4_n_8\,
      I2 => \accu_V_3_fu_1290[3]_i_10_n_3\,
      O => \accu_V_3_fu_1290[3]_i_2_n_3\
    );
\accu_V_3_fu_1290[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_3_fu_1290[3]_i_11_n_3\,
      I1 => \accu_V_3_fu_1290_reg[7]_i_4_n_9\,
      I2 => \accu_V_3_fu_1290[3]_i_12_n_3\,
      O => \accu_V_3_fu_1290[3]_i_3_n_3\
    );
\accu_V_3_fu_1290[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => xor_ln1019_123_reg_20821,
      I1 => add_ln840_55_reg_20841(0),
      I2 => add_ln840_58_reg_20851(0),
      I3 => \accu_V_3_fu_1290_reg[7]_i_4_n_10\,
      I4 => \accu_V_3_fu_1290[3]_i_13_n_3\,
      O => \accu_V_3_fu_1290[3]_i_4_n_3\
    );
\accu_V_3_fu_1290[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \accu_V_3_fu_1290[3]_i_10_n_3\,
      I1 => \accu_V_3_fu_1290_reg[7]_i_4_n_8\,
      I2 => \accu_V_3_fu_1290[3]_i_9_n_3\,
      I3 => \accu_V_3_fu_1290_reg[7]_i_4_n_7\,
      I4 => \accu_V_3_fu_1290[7]_i_9_n_3\,
      O => \accu_V_3_fu_1290[3]_i_5_n_3\
    );
\accu_V_3_fu_1290[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_3_fu_1290[3]_i_3_n_3\,
      I1 => \accu_V_3_fu_1290_reg[7]_i_4_n_8\,
      I2 => \accu_V_3_fu_1290[3]_i_9_n_3\,
      I3 => \accu_V_3_fu_1290[3]_i_10_n_3\,
      O => \accu_V_3_fu_1290[3]_i_6_n_3\
    );
\accu_V_3_fu_1290[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_3_fu_1290[3]_i_11_n_3\,
      I1 => \accu_V_3_fu_1290_reg[7]_i_4_n_9\,
      I2 => \accu_V_3_fu_1290[3]_i_12_n_3\,
      I3 => \accu_V_3_fu_1290[3]_i_4_n_3\,
      O => \accu_V_3_fu_1290[3]_i_7_n_3\
    );
\accu_V_3_fu_1290[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln840_52_reg_20836(0),
      I1 => add_ln840_56_reg_20846(0),
      I2 => add_ln840_60_reg_20856(0),
      I3 => \accu_V_3_fu_1290[3]_i_14_n_3\,
      I4 => \accu_V_3_fu_1290_reg[7]_i_4_n_10\,
      O => \accu_V_3_fu_1290[3]_i_8_n_3\
    );
\accu_V_3_fu_1290[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => add_ln840_58_reg_20851(1),
      I1 => add_ln840_55_reg_20841(1),
      I2 => add_ln840_58_reg_20851(0),
      I3 => xor_ln1019_123_reg_20821,
      I4 => add_ln840_55_reg_20841(0),
      O => \accu_V_3_fu_1290[3]_i_9_n_3\
    );
\accu_V_3_fu_1290[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      I1 => accu_V_67_reg_22036(1),
      I2 => add_ln840_51_reg_20831(1),
      I3 => add_ln840_49_reg_20826(1),
      O => \accu_V_3_fu_1290[7]_i_10_n_3\
    );
\accu_V_3_fu_1290[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      I1 => accu_V_67_reg_22036(0),
      I2 => add_ln840_51_reg_20831(0),
      I3 => add_ln840_49_reg_20826(0),
      O => \accu_V_3_fu_1290[7]_i_11_n_3\
    );
\accu_V_3_fu_1290[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_67_reg_22036(3),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_35_fu_16496_p3(3)
    );
\accu_V_3_fu_1290[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => add_ln840_49_reg_20826(1),
      I1 => add_ln840_51_reg_20831(1),
      I2 => accu_V_67_reg_22036(1),
      I3 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      I4 => accu_V_67_reg_22036(2),
      O => \accu_V_3_fu_1290[7]_i_13_n_3\
    );
\accu_V_3_fu_1290[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \accu_V_3_fu_1290[7]_i_11_n_3\,
      I1 => add_ln840_51_reg_20831(1),
      I2 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      I3 => accu_V_67_reg_22036(1),
      I4 => add_ln840_49_reg_20826(1),
      O => \accu_V_3_fu_1290[7]_i_14_n_3\
    );
\accu_V_3_fu_1290[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      I1 => accu_V_67_reg_22036(0),
      I2 => add_ln840_51_reg_20831(0),
      I3 => add_ln840_49_reg_20826(0),
      O => \accu_V_3_fu_1290[7]_i_15_n_3\
    );
\accu_V_3_fu_1290[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \accu_V_3_fu_1290[7]_i_9_n_3\,
      I1 => \accu_V_3_fu_1290_reg[7]_i_4_n_7\,
      I2 => \accu_V_3_fu_1290_reg[7]_i_2_n_10\,
      O => \accu_V_3_fu_1290[7]_i_3_n_3\
    );
\accu_V_3_fu_1290[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_67_reg_22036(7),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_35_fu_16496_p3(7)
    );
\accu_V_3_fu_1290[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_67_reg_22036(6),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_35_fu_16496_p3(6)
    );
\accu_V_3_fu_1290[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_67_reg_22036(5),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_35_fu_16496_p3(5)
    );
\accu_V_3_fu_1290[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_67_reg_22036(4),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_35_fu_16496_p3(4)
    );
\accu_V_3_fu_1290[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E800000000000000"
    )
        port map (
      I0 => add_ln840_56_reg_20846(0),
      I1 => add_ln840_52_reg_20836(0),
      I2 => add_ln840_60_reg_20856(0),
      I3 => add_ln840_60_reg_20856(1),
      I4 => add_ln840_56_reg_20846(1),
      I5 => add_ln840_52_reg_20836(1),
      O => \accu_V_3_fu_1290[7]_i_9_n_3\
    );
\accu_V_3_fu_1290_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_67_fu_16870_p2(0),
      Q => accu_V_67_reg_22036(0),
      R => '0'
    );
\accu_V_3_fu_1290_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_67_fu_16870_p2(10),
      Q => accu_V_67_reg_22036(10),
      R => '0'
    );
\accu_V_3_fu_1290_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_3_fu_1290_reg[7]_i_1_n_3\,
      CO(3 downto 2) => \NLW_accu_V_3_fu_1290_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_3_fu_1290_reg[10]_i_1_n_5\,
      CO(0) => \accu_V_3_fu_1290_reg[10]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accu_V_3_fu_1290_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => accu_V_67_fu_16870_p2(10 downto 8),
      S(3) => '0',
      S(2) => \accu_V_3_fu_1290_reg[10]_i_2_n_8\,
      S(1) => \accu_V_3_fu_1290_reg[10]_i_2_n_9\,
      S(0) => \accu_V_3_fu_1290_reg[10]_i_2_n_10\
    );
\accu_V_3_fu_1290_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_3_fu_1290_reg[7]_i_2_n_3\,
      CO(3 downto 2) => \NLW_accu_V_3_fu_1290_reg[10]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_3_fu_1290_reg[10]_i_2_n_5\,
      CO(0) => \accu_V_3_fu_1290_reg[10]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accu_V_3_fu_1290_reg[10]_i_2_O_UNCONNECTED\(3),
      O(2) => \accu_V_3_fu_1290_reg[10]_i_2_n_8\,
      O(1) => \accu_V_3_fu_1290_reg[10]_i_2_n_9\,
      O(0) => \accu_V_3_fu_1290_reg[10]_i_2_n_10\,
      S(3) => '0',
      S(2 downto 0) => accu_V_35_fu_16496_p3(10 downto 8)
    );
\accu_V_3_fu_1290_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_67_fu_16870_p2(1),
      Q => accu_V_67_reg_22036(1),
      R => '0'
    );
\accu_V_3_fu_1290_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_67_fu_16870_p2(2),
      Q => accu_V_67_reg_22036(2),
      R => '0'
    );
\accu_V_3_fu_1290_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_67_fu_16870_p2(3),
      Q => accu_V_67_reg_22036(3),
      R => '0'
    );
\accu_V_3_fu_1290_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_3_fu_1290_reg[3]_i_1_n_3\,
      CO(2) => \accu_V_3_fu_1290_reg[3]_i_1_n_4\,
      CO(1) => \accu_V_3_fu_1290_reg[3]_i_1_n_5\,
      CO(0) => \accu_V_3_fu_1290_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_3_fu_1290[3]_i_2_n_3\,
      DI(2) => \accu_V_3_fu_1290[3]_i_3_n_3\,
      DI(1) => \accu_V_3_fu_1290[3]_i_4_n_3\,
      DI(0) => '0',
      O(3 downto 0) => accu_V_67_fu_16870_p2(3 downto 0),
      S(3) => \accu_V_3_fu_1290[3]_i_5_n_3\,
      S(2) => \accu_V_3_fu_1290[3]_i_6_n_3\,
      S(1) => \accu_V_3_fu_1290[3]_i_7_n_3\,
      S(0) => \accu_V_3_fu_1290[3]_i_8_n_3\
    );
\accu_V_3_fu_1290_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_67_fu_16870_p2(4),
      Q => accu_V_67_reg_22036(4),
      R => '0'
    );
\accu_V_3_fu_1290_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_67_fu_16870_p2(5),
      Q => accu_V_67_reg_22036(5),
      R => '0'
    );
\accu_V_3_fu_1290_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_67_fu_16870_p2(6),
      Q => accu_V_67_reg_22036(6),
      R => '0'
    );
\accu_V_3_fu_1290_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_67_fu_16870_p2(7),
      Q => accu_V_67_reg_22036(7),
      R => '0'
    );
\accu_V_3_fu_1290_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_3_fu_1290_reg[3]_i_1_n_3\,
      CO(3) => \accu_V_3_fu_1290_reg[7]_i_1_n_3\,
      CO(2) => \accu_V_3_fu_1290_reg[7]_i_1_n_4\,
      CO(1) => \accu_V_3_fu_1290_reg[7]_i_1_n_5\,
      CO(0) => \accu_V_3_fu_1290_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \accu_V_3_fu_1290_reg[7]_i_2_n_10\,
      O(3 downto 0) => accu_V_67_fu_16870_p2(7 downto 4),
      S(3) => \accu_V_3_fu_1290_reg[7]_i_2_n_7\,
      S(2) => \accu_V_3_fu_1290_reg[7]_i_2_n_8\,
      S(1) => \accu_V_3_fu_1290_reg[7]_i_2_n_9\,
      S(0) => \accu_V_3_fu_1290[7]_i_3_n_3\
    );
\accu_V_3_fu_1290_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_3_fu_1290_reg[7]_i_4_n_3\,
      CO(3) => \accu_V_3_fu_1290_reg[7]_i_2_n_3\,
      CO(2) => \accu_V_3_fu_1290_reg[7]_i_2_n_4\,
      CO(1) => \accu_V_3_fu_1290_reg[7]_i_2_n_5\,
      CO(0) => \accu_V_3_fu_1290_reg[7]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \accu_V_3_fu_1290_reg[7]_i_2_n_7\,
      O(2) => \accu_V_3_fu_1290_reg[7]_i_2_n_8\,
      O(1) => \accu_V_3_fu_1290_reg[7]_i_2_n_9\,
      O(0) => \accu_V_3_fu_1290_reg[7]_i_2_n_10\,
      S(3 downto 0) => accu_V_35_fu_16496_p3(7 downto 4)
    );
\accu_V_3_fu_1290_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_3_fu_1290_reg[7]_i_4_n_3\,
      CO(2) => \accu_V_3_fu_1290_reg[7]_i_4_n_4\,
      CO(1) => \accu_V_3_fu_1290_reg[7]_i_4_n_5\,
      CO(0) => \accu_V_3_fu_1290_reg[7]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \accu_V_3_fu_1290[7]_i_10_n_3\,
      DI(1) => \accu_V_3_fu_1290[7]_i_11_n_3\,
      DI(0) => '0',
      O(3) => \accu_V_3_fu_1290_reg[7]_i_4_n_7\,
      O(2) => \accu_V_3_fu_1290_reg[7]_i_4_n_8\,
      O(1) => \accu_V_3_fu_1290_reg[7]_i_4_n_9\,
      O(0) => \accu_V_3_fu_1290_reg[7]_i_4_n_10\,
      S(3) => accu_V_35_fu_16496_p3(3),
      S(2) => \accu_V_3_fu_1290[7]_i_13_n_3\,
      S(1) => \accu_V_3_fu_1290[7]_i_14_n_3\,
      S(0) => \accu_V_3_fu_1290[7]_i_15_n_3\
    );
\accu_V_3_fu_1290_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_67_fu_16870_p2(8),
      Q => accu_V_67_reg_22036(8),
      R => '0'
    );
\accu_V_3_fu_1290_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_67_fu_16870_p2(9),
      Q => accu_V_67_reg_22036(9),
      R => '0'
    );
\accu_V_4_fu_1294[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_68_reg_22041(10),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_36_fu_16489_p3(10)
    );
\accu_V_4_fu_1294[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_68_reg_22041(9),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_36_fu_16489_p3(9)
    );
\accu_V_4_fu_1294[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_68_reg_22041(8),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_36_fu_16489_p3(8)
    );
\accu_V_4_fu_1294[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FFFFE8FFE8E800"
    )
        port map (
      I0 => add_ln840_72_reg_20886(0),
      I1 => add_ln840_68_reg_20876(0),
      I2 => add_ln840_76_reg_20896(0),
      I3 => add_ln840_76_reg_20896(1),
      I4 => add_ln840_68_reg_20876(1),
      I5 => add_ln840_72_reg_20886(1),
      O => \accu_V_4_fu_1294[3]_i_10_n_3\
    );
\accu_V_4_fu_1294[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln840_74_reg_20891(0),
      I1 => xor_ln1019_155_reg_20861,
      I2 => add_ln840_71_reg_20881(0),
      I3 => add_ln840_74_reg_20891(1),
      I4 => add_ln840_71_reg_20881(1),
      O => \accu_V_4_fu_1294[3]_i_11_n_3\
    );
\accu_V_4_fu_1294[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln840_76_reg_20896(0),
      I1 => add_ln840_68_reg_20876(0),
      I2 => add_ln840_72_reg_20886(0),
      I3 => add_ln840_68_reg_20876(1),
      I4 => add_ln840_72_reg_20886(1),
      I5 => add_ln840_76_reg_20896(1),
      O => \accu_V_4_fu_1294[3]_i_12_n_3\
    );
\accu_V_4_fu_1294[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_76_reg_20896(0),
      I1 => add_ln840_72_reg_20886(0),
      I2 => add_ln840_68_reg_20876(0),
      O => \accu_V_4_fu_1294[3]_i_13_n_3\
    );
\accu_V_4_fu_1294[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_74_reg_20891(0),
      I1 => add_ln840_71_reg_20881(0),
      I2 => xor_ln1019_155_reg_20861,
      O => \accu_V_4_fu_1294[3]_i_14_n_3\
    );
\accu_V_4_fu_1294[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_4_fu_1294[3]_i_9_n_3\,
      I1 => \accu_V_4_fu_1294_reg[7]_i_4_n_8\,
      I2 => \accu_V_4_fu_1294[3]_i_10_n_3\,
      O => \accu_V_4_fu_1294[3]_i_2_n_3\
    );
\accu_V_4_fu_1294[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_4_fu_1294[3]_i_11_n_3\,
      I1 => \accu_V_4_fu_1294_reg[7]_i_4_n_9\,
      I2 => \accu_V_4_fu_1294[3]_i_12_n_3\,
      O => \accu_V_4_fu_1294[3]_i_3_n_3\
    );
\accu_V_4_fu_1294[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => xor_ln1019_155_reg_20861,
      I1 => add_ln840_71_reg_20881(0),
      I2 => add_ln840_74_reg_20891(0),
      I3 => \accu_V_4_fu_1294_reg[7]_i_4_n_10\,
      I4 => \accu_V_4_fu_1294[3]_i_13_n_3\,
      O => \accu_V_4_fu_1294[3]_i_4_n_3\
    );
\accu_V_4_fu_1294[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \accu_V_4_fu_1294[3]_i_10_n_3\,
      I1 => \accu_V_4_fu_1294_reg[7]_i_4_n_8\,
      I2 => \accu_V_4_fu_1294[3]_i_9_n_3\,
      I3 => \accu_V_4_fu_1294_reg[7]_i_4_n_7\,
      I4 => \accu_V_4_fu_1294[7]_i_9_n_3\,
      O => \accu_V_4_fu_1294[3]_i_5_n_3\
    );
\accu_V_4_fu_1294[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_4_fu_1294[3]_i_3_n_3\,
      I1 => \accu_V_4_fu_1294_reg[7]_i_4_n_8\,
      I2 => \accu_V_4_fu_1294[3]_i_9_n_3\,
      I3 => \accu_V_4_fu_1294[3]_i_10_n_3\,
      O => \accu_V_4_fu_1294[3]_i_6_n_3\
    );
\accu_V_4_fu_1294[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_4_fu_1294[3]_i_11_n_3\,
      I1 => \accu_V_4_fu_1294_reg[7]_i_4_n_9\,
      I2 => \accu_V_4_fu_1294[3]_i_12_n_3\,
      I3 => \accu_V_4_fu_1294[3]_i_4_n_3\,
      O => \accu_V_4_fu_1294[3]_i_7_n_3\
    );
\accu_V_4_fu_1294[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln840_68_reg_20876(0),
      I1 => add_ln840_72_reg_20886(0),
      I2 => add_ln840_76_reg_20896(0),
      I3 => \accu_V_4_fu_1294[3]_i_14_n_3\,
      I4 => \accu_V_4_fu_1294_reg[7]_i_4_n_10\,
      O => \accu_V_4_fu_1294[3]_i_8_n_3\
    );
\accu_V_4_fu_1294[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => add_ln840_74_reg_20891(1),
      I1 => add_ln840_71_reg_20881(1),
      I2 => add_ln840_74_reg_20891(0),
      I3 => xor_ln1019_155_reg_20861,
      I4 => add_ln840_71_reg_20881(0),
      O => \accu_V_4_fu_1294[3]_i_9_n_3\
    );
\accu_V_4_fu_1294[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      I1 => accu_V_68_reg_22041(1),
      I2 => add_ln840_67_reg_20871(1),
      I3 => add_ln840_65_reg_20866(1),
      O => \accu_V_4_fu_1294[7]_i_10_n_3\
    );
\accu_V_4_fu_1294[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      I1 => accu_V_68_reg_22041(0),
      I2 => add_ln840_67_reg_20871(0),
      I3 => add_ln840_65_reg_20866(0),
      O => \accu_V_4_fu_1294[7]_i_11_n_3\
    );
\accu_V_4_fu_1294[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_68_reg_22041(3),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_36_fu_16489_p3(3)
    );
\accu_V_4_fu_1294[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => add_ln840_65_reg_20866(1),
      I1 => add_ln840_67_reg_20871(1),
      I2 => accu_V_68_reg_22041(1),
      I3 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      I4 => accu_V_68_reg_22041(2),
      O => \accu_V_4_fu_1294[7]_i_13_n_3\
    );
\accu_V_4_fu_1294[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \accu_V_4_fu_1294[7]_i_11_n_3\,
      I1 => add_ln840_67_reg_20871(1),
      I2 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      I3 => accu_V_68_reg_22041(1),
      I4 => add_ln840_65_reg_20866(1),
      O => \accu_V_4_fu_1294[7]_i_14_n_3\
    );
\accu_V_4_fu_1294[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      I1 => accu_V_68_reg_22041(0),
      I2 => add_ln840_67_reg_20871(0),
      I3 => add_ln840_65_reg_20866(0),
      O => \accu_V_4_fu_1294[7]_i_15_n_3\
    );
\accu_V_4_fu_1294[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \accu_V_4_fu_1294[7]_i_9_n_3\,
      I1 => \accu_V_4_fu_1294_reg[7]_i_4_n_7\,
      I2 => \accu_V_4_fu_1294_reg[7]_i_2_n_10\,
      O => \accu_V_4_fu_1294[7]_i_3_n_3\
    );
\accu_V_4_fu_1294[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_68_reg_22041(7),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_36_fu_16489_p3(7)
    );
\accu_V_4_fu_1294[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_68_reg_22041(6),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_36_fu_16489_p3(6)
    );
\accu_V_4_fu_1294[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_68_reg_22041(5),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_36_fu_16489_p3(5)
    );
\accu_V_4_fu_1294[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_68_reg_22041(4),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_36_fu_16489_p3(4)
    );
\accu_V_4_fu_1294[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E800000000000000"
    )
        port map (
      I0 => add_ln840_72_reg_20886(0),
      I1 => add_ln840_68_reg_20876(0),
      I2 => add_ln840_76_reg_20896(0),
      I3 => add_ln840_76_reg_20896(1),
      I4 => add_ln840_72_reg_20886(1),
      I5 => add_ln840_68_reg_20876(1),
      O => \accu_V_4_fu_1294[7]_i_9_n_3\
    );
\accu_V_4_fu_1294_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_68_fu_16958_p2(0),
      Q => accu_V_68_reg_22041(0),
      R => '0'
    );
\accu_V_4_fu_1294_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_68_fu_16958_p2(10),
      Q => accu_V_68_reg_22041(10),
      R => '0'
    );
\accu_V_4_fu_1294_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_4_fu_1294_reg[7]_i_1_n_3\,
      CO(3 downto 2) => \NLW_accu_V_4_fu_1294_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_4_fu_1294_reg[10]_i_1_n_5\,
      CO(0) => \accu_V_4_fu_1294_reg[10]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accu_V_4_fu_1294_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => accu_V_68_fu_16958_p2(10 downto 8),
      S(3) => '0',
      S(2) => \accu_V_4_fu_1294_reg[10]_i_2_n_8\,
      S(1) => \accu_V_4_fu_1294_reg[10]_i_2_n_9\,
      S(0) => \accu_V_4_fu_1294_reg[10]_i_2_n_10\
    );
\accu_V_4_fu_1294_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_4_fu_1294_reg[7]_i_2_n_3\,
      CO(3 downto 2) => \NLW_accu_V_4_fu_1294_reg[10]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_4_fu_1294_reg[10]_i_2_n_5\,
      CO(0) => \accu_V_4_fu_1294_reg[10]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accu_V_4_fu_1294_reg[10]_i_2_O_UNCONNECTED\(3),
      O(2) => \accu_V_4_fu_1294_reg[10]_i_2_n_8\,
      O(1) => \accu_V_4_fu_1294_reg[10]_i_2_n_9\,
      O(0) => \accu_V_4_fu_1294_reg[10]_i_2_n_10\,
      S(3) => '0',
      S(2 downto 0) => accu_V_36_fu_16489_p3(10 downto 8)
    );
\accu_V_4_fu_1294_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_68_fu_16958_p2(1),
      Q => accu_V_68_reg_22041(1),
      R => '0'
    );
\accu_V_4_fu_1294_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_68_fu_16958_p2(2),
      Q => accu_V_68_reg_22041(2),
      R => '0'
    );
\accu_V_4_fu_1294_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_68_fu_16958_p2(3),
      Q => accu_V_68_reg_22041(3),
      R => '0'
    );
\accu_V_4_fu_1294_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_4_fu_1294_reg[3]_i_1_n_3\,
      CO(2) => \accu_V_4_fu_1294_reg[3]_i_1_n_4\,
      CO(1) => \accu_V_4_fu_1294_reg[3]_i_1_n_5\,
      CO(0) => \accu_V_4_fu_1294_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_4_fu_1294[3]_i_2_n_3\,
      DI(2) => \accu_V_4_fu_1294[3]_i_3_n_3\,
      DI(1) => \accu_V_4_fu_1294[3]_i_4_n_3\,
      DI(0) => '0',
      O(3 downto 0) => accu_V_68_fu_16958_p2(3 downto 0),
      S(3) => \accu_V_4_fu_1294[3]_i_5_n_3\,
      S(2) => \accu_V_4_fu_1294[3]_i_6_n_3\,
      S(1) => \accu_V_4_fu_1294[3]_i_7_n_3\,
      S(0) => \accu_V_4_fu_1294[3]_i_8_n_3\
    );
\accu_V_4_fu_1294_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_68_fu_16958_p2(4),
      Q => accu_V_68_reg_22041(4),
      R => '0'
    );
\accu_V_4_fu_1294_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_68_fu_16958_p2(5),
      Q => accu_V_68_reg_22041(5),
      R => '0'
    );
\accu_V_4_fu_1294_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_68_fu_16958_p2(6),
      Q => accu_V_68_reg_22041(6),
      R => '0'
    );
\accu_V_4_fu_1294_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_68_fu_16958_p2(7),
      Q => accu_V_68_reg_22041(7),
      R => '0'
    );
\accu_V_4_fu_1294_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_4_fu_1294_reg[3]_i_1_n_3\,
      CO(3) => \accu_V_4_fu_1294_reg[7]_i_1_n_3\,
      CO(2) => \accu_V_4_fu_1294_reg[7]_i_1_n_4\,
      CO(1) => \accu_V_4_fu_1294_reg[7]_i_1_n_5\,
      CO(0) => \accu_V_4_fu_1294_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \accu_V_4_fu_1294_reg[7]_i_2_n_10\,
      O(3 downto 0) => accu_V_68_fu_16958_p2(7 downto 4),
      S(3) => \accu_V_4_fu_1294_reg[7]_i_2_n_7\,
      S(2) => \accu_V_4_fu_1294_reg[7]_i_2_n_8\,
      S(1) => \accu_V_4_fu_1294_reg[7]_i_2_n_9\,
      S(0) => \accu_V_4_fu_1294[7]_i_3_n_3\
    );
\accu_V_4_fu_1294_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_4_fu_1294_reg[7]_i_4_n_3\,
      CO(3) => \accu_V_4_fu_1294_reg[7]_i_2_n_3\,
      CO(2) => \accu_V_4_fu_1294_reg[7]_i_2_n_4\,
      CO(1) => \accu_V_4_fu_1294_reg[7]_i_2_n_5\,
      CO(0) => \accu_V_4_fu_1294_reg[7]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \accu_V_4_fu_1294_reg[7]_i_2_n_7\,
      O(2) => \accu_V_4_fu_1294_reg[7]_i_2_n_8\,
      O(1) => \accu_V_4_fu_1294_reg[7]_i_2_n_9\,
      O(0) => \accu_V_4_fu_1294_reg[7]_i_2_n_10\,
      S(3 downto 0) => accu_V_36_fu_16489_p3(7 downto 4)
    );
\accu_V_4_fu_1294_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_4_fu_1294_reg[7]_i_4_n_3\,
      CO(2) => \accu_V_4_fu_1294_reg[7]_i_4_n_4\,
      CO(1) => \accu_V_4_fu_1294_reg[7]_i_4_n_5\,
      CO(0) => \accu_V_4_fu_1294_reg[7]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \accu_V_4_fu_1294[7]_i_10_n_3\,
      DI(1) => \accu_V_4_fu_1294[7]_i_11_n_3\,
      DI(0) => '0',
      O(3) => \accu_V_4_fu_1294_reg[7]_i_4_n_7\,
      O(2) => \accu_V_4_fu_1294_reg[7]_i_4_n_8\,
      O(1) => \accu_V_4_fu_1294_reg[7]_i_4_n_9\,
      O(0) => \accu_V_4_fu_1294_reg[7]_i_4_n_10\,
      S(3) => accu_V_36_fu_16489_p3(3),
      S(2) => \accu_V_4_fu_1294[7]_i_13_n_3\,
      S(1) => \accu_V_4_fu_1294[7]_i_14_n_3\,
      S(0) => \accu_V_4_fu_1294[7]_i_15_n_3\
    );
\accu_V_4_fu_1294_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_68_fu_16958_p2(8),
      Q => accu_V_68_reg_22041(8),
      R => '0'
    );
\accu_V_4_fu_1294_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_68_fu_16958_p2(9),
      Q => accu_V_68_reg_22041(9),
      R => '0'
    );
\accu_V_5_fu_1298[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_69_reg_22046(10),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_37_fu_16482_p3(10)
    );
\accu_V_5_fu_1298[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_69_reg_22046(9),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_37_fu_16482_p3(9)
    );
\accu_V_5_fu_1298[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_69_reg_22046(8),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_37_fu_16482_p3(8)
    );
\accu_V_5_fu_1298[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FFFFE8FFE8E800"
    )
        port map (
      I0 => add_ln840_88_reg_20926(0),
      I1 => add_ln840_84_reg_20916(0),
      I2 => add_ln840_92_reg_20936(0),
      I3 => add_ln840_92_reg_20936(1),
      I4 => add_ln840_84_reg_20916(1),
      I5 => add_ln840_88_reg_20926(1),
      O => \accu_V_5_fu_1298[3]_i_10_n_3\
    );
\accu_V_5_fu_1298[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln840_90_reg_20931(0),
      I1 => xor_ln1019_187_reg_20901,
      I2 => add_ln840_87_reg_20921(0),
      I3 => add_ln840_90_reg_20931(1),
      I4 => add_ln840_87_reg_20921(1),
      O => \accu_V_5_fu_1298[3]_i_11_n_3\
    );
\accu_V_5_fu_1298[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln840_92_reg_20936(0),
      I1 => add_ln840_84_reg_20916(0),
      I2 => add_ln840_88_reg_20926(0),
      I3 => add_ln840_84_reg_20916(1),
      I4 => add_ln840_88_reg_20926(1),
      I5 => add_ln840_92_reg_20936(1),
      O => \accu_V_5_fu_1298[3]_i_12_n_3\
    );
\accu_V_5_fu_1298[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_92_reg_20936(0),
      I1 => add_ln840_88_reg_20926(0),
      I2 => add_ln840_84_reg_20916(0),
      O => \accu_V_5_fu_1298[3]_i_13_n_3\
    );
\accu_V_5_fu_1298[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_90_reg_20931(0),
      I1 => add_ln840_87_reg_20921(0),
      I2 => xor_ln1019_187_reg_20901,
      O => \accu_V_5_fu_1298[3]_i_14_n_3\
    );
\accu_V_5_fu_1298[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_5_fu_1298[3]_i_9_n_3\,
      I1 => \accu_V_5_fu_1298_reg[7]_i_4_n_8\,
      I2 => \accu_V_5_fu_1298[3]_i_10_n_3\,
      O => \accu_V_5_fu_1298[3]_i_2_n_3\
    );
\accu_V_5_fu_1298[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_5_fu_1298[3]_i_11_n_3\,
      I1 => \accu_V_5_fu_1298_reg[7]_i_4_n_9\,
      I2 => \accu_V_5_fu_1298[3]_i_12_n_3\,
      O => \accu_V_5_fu_1298[3]_i_3_n_3\
    );
\accu_V_5_fu_1298[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => xor_ln1019_187_reg_20901,
      I1 => add_ln840_87_reg_20921(0),
      I2 => add_ln840_90_reg_20931(0),
      I3 => \accu_V_5_fu_1298_reg[7]_i_4_n_10\,
      I4 => \accu_V_5_fu_1298[3]_i_13_n_3\,
      O => \accu_V_5_fu_1298[3]_i_4_n_3\
    );
\accu_V_5_fu_1298[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \accu_V_5_fu_1298[3]_i_10_n_3\,
      I1 => \accu_V_5_fu_1298_reg[7]_i_4_n_8\,
      I2 => \accu_V_5_fu_1298[3]_i_9_n_3\,
      I3 => \accu_V_5_fu_1298_reg[7]_i_4_n_7\,
      I4 => \accu_V_5_fu_1298[7]_i_9_n_3\,
      O => \accu_V_5_fu_1298[3]_i_5_n_3\
    );
\accu_V_5_fu_1298[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_5_fu_1298[3]_i_3_n_3\,
      I1 => \accu_V_5_fu_1298_reg[7]_i_4_n_8\,
      I2 => \accu_V_5_fu_1298[3]_i_9_n_3\,
      I3 => \accu_V_5_fu_1298[3]_i_10_n_3\,
      O => \accu_V_5_fu_1298[3]_i_6_n_3\
    );
\accu_V_5_fu_1298[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_5_fu_1298[3]_i_11_n_3\,
      I1 => \accu_V_5_fu_1298_reg[7]_i_4_n_9\,
      I2 => \accu_V_5_fu_1298[3]_i_12_n_3\,
      I3 => \accu_V_5_fu_1298[3]_i_4_n_3\,
      O => \accu_V_5_fu_1298[3]_i_7_n_3\
    );
\accu_V_5_fu_1298[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln840_84_reg_20916(0),
      I1 => add_ln840_88_reg_20926(0),
      I2 => add_ln840_92_reg_20936(0),
      I3 => \accu_V_5_fu_1298[3]_i_14_n_3\,
      I4 => \accu_V_5_fu_1298_reg[7]_i_4_n_10\,
      O => \accu_V_5_fu_1298[3]_i_8_n_3\
    );
\accu_V_5_fu_1298[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => add_ln840_90_reg_20931(1),
      I1 => add_ln840_87_reg_20921(1),
      I2 => add_ln840_90_reg_20931(0),
      I3 => xor_ln1019_187_reg_20901,
      I4 => add_ln840_87_reg_20921(0),
      O => \accu_V_5_fu_1298[3]_i_9_n_3\
    );
\accu_V_5_fu_1298[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      I1 => accu_V_69_reg_22046(1),
      I2 => add_ln840_83_reg_20911(1),
      I3 => add_ln840_81_reg_20906(1),
      O => \accu_V_5_fu_1298[7]_i_10_n_3\
    );
\accu_V_5_fu_1298[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      I1 => accu_V_69_reg_22046(0),
      I2 => add_ln840_83_reg_20911(0),
      I3 => add_ln840_81_reg_20906(0),
      O => \accu_V_5_fu_1298[7]_i_11_n_3\
    );
\accu_V_5_fu_1298[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_69_reg_22046(3),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_37_fu_16482_p3(3)
    );
\accu_V_5_fu_1298[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => add_ln840_81_reg_20906(1),
      I1 => add_ln840_83_reg_20911(1),
      I2 => accu_V_69_reg_22046(1),
      I3 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      I4 => accu_V_69_reg_22046(2),
      O => \accu_V_5_fu_1298[7]_i_13_n_3\
    );
\accu_V_5_fu_1298[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \accu_V_5_fu_1298[7]_i_11_n_3\,
      I1 => add_ln840_83_reg_20911(1),
      I2 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      I3 => accu_V_69_reg_22046(1),
      I4 => add_ln840_81_reg_20906(1),
      O => \accu_V_5_fu_1298[7]_i_14_n_3\
    );
\accu_V_5_fu_1298[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      I1 => accu_V_69_reg_22046(0),
      I2 => add_ln840_83_reg_20911(0),
      I3 => add_ln840_81_reg_20906(0),
      O => \accu_V_5_fu_1298[7]_i_15_n_3\
    );
\accu_V_5_fu_1298[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \accu_V_5_fu_1298[7]_i_9_n_3\,
      I1 => \accu_V_5_fu_1298_reg[7]_i_4_n_7\,
      I2 => \accu_V_5_fu_1298_reg[7]_i_2_n_10\,
      O => \accu_V_5_fu_1298[7]_i_3_n_3\
    );
\accu_V_5_fu_1298[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_69_reg_22046(7),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_37_fu_16482_p3(7)
    );
\accu_V_5_fu_1298[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_69_reg_22046(6),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_37_fu_16482_p3(6)
    );
\accu_V_5_fu_1298[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_69_reg_22046(5),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_37_fu_16482_p3(5)
    );
\accu_V_5_fu_1298[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_69_reg_22046(4),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_37_fu_16482_p3(4)
    );
\accu_V_5_fu_1298[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E800000000000000"
    )
        port map (
      I0 => add_ln840_88_reg_20926(0),
      I1 => add_ln840_84_reg_20916(0),
      I2 => add_ln840_92_reg_20936(0),
      I3 => add_ln840_92_reg_20936(1),
      I4 => add_ln840_88_reg_20926(1),
      I5 => add_ln840_84_reg_20916(1),
      O => \accu_V_5_fu_1298[7]_i_9_n_3\
    );
\accu_V_5_fu_1298_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_69_fu_17046_p2(0),
      Q => accu_V_69_reg_22046(0),
      R => '0'
    );
\accu_V_5_fu_1298_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_69_fu_17046_p2(10),
      Q => accu_V_69_reg_22046(10),
      R => '0'
    );
\accu_V_5_fu_1298_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_5_fu_1298_reg[7]_i_1_n_3\,
      CO(3 downto 2) => \NLW_accu_V_5_fu_1298_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_5_fu_1298_reg[10]_i_1_n_5\,
      CO(0) => \accu_V_5_fu_1298_reg[10]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accu_V_5_fu_1298_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => accu_V_69_fu_17046_p2(10 downto 8),
      S(3) => '0',
      S(2) => \accu_V_5_fu_1298_reg[10]_i_2_n_8\,
      S(1) => \accu_V_5_fu_1298_reg[10]_i_2_n_9\,
      S(0) => \accu_V_5_fu_1298_reg[10]_i_2_n_10\
    );
\accu_V_5_fu_1298_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_5_fu_1298_reg[7]_i_2_n_3\,
      CO(3 downto 2) => \NLW_accu_V_5_fu_1298_reg[10]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_5_fu_1298_reg[10]_i_2_n_5\,
      CO(0) => \accu_V_5_fu_1298_reg[10]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accu_V_5_fu_1298_reg[10]_i_2_O_UNCONNECTED\(3),
      O(2) => \accu_V_5_fu_1298_reg[10]_i_2_n_8\,
      O(1) => \accu_V_5_fu_1298_reg[10]_i_2_n_9\,
      O(0) => \accu_V_5_fu_1298_reg[10]_i_2_n_10\,
      S(3) => '0',
      S(2 downto 0) => accu_V_37_fu_16482_p3(10 downto 8)
    );
\accu_V_5_fu_1298_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_69_fu_17046_p2(1),
      Q => accu_V_69_reg_22046(1),
      R => '0'
    );
\accu_V_5_fu_1298_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_69_fu_17046_p2(2),
      Q => accu_V_69_reg_22046(2),
      R => '0'
    );
\accu_V_5_fu_1298_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_69_fu_17046_p2(3),
      Q => accu_V_69_reg_22046(3),
      R => '0'
    );
\accu_V_5_fu_1298_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_5_fu_1298_reg[3]_i_1_n_3\,
      CO(2) => \accu_V_5_fu_1298_reg[3]_i_1_n_4\,
      CO(1) => \accu_V_5_fu_1298_reg[3]_i_1_n_5\,
      CO(0) => \accu_V_5_fu_1298_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_5_fu_1298[3]_i_2_n_3\,
      DI(2) => \accu_V_5_fu_1298[3]_i_3_n_3\,
      DI(1) => \accu_V_5_fu_1298[3]_i_4_n_3\,
      DI(0) => '0',
      O(3 downto 0) => accu_V_69_fu_17046_p2(3 downto 0),
      S(3) => \accu_V_5_fu_1298[3]_i_5_n_3\,
      S(2) => \accu_V_5_fu_1298[3]_i_6_n_3\,
      S(1) => \accu_V_5_fu_1298[3]_i_7_n_3\,
      S(0) => \accu_V_5_fu_1298[3]_i_8_n_3\
    );
\accu_V_5_fu_1298_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_69_fu_17046_p2(4),
      Q => accu_V_69_reg_22046(4),
      R => '0'
    );
\accu_V_5_fu_1298_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_69_fu_17046_p2(5),
      Q => accu_V_69_reg_22046(5),
      R => '0'
    );
\accu_V_5_fu_1298_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_69_fu_17046_p2(6),
      Q => accu_V_69_reg_22046(6),
      R => '0'
    );
\accu_V_5_fu_1298_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_69_fu_17046_p2(7),
      Q => accu_V_69_reg_22046(7),
      R => '0'
    );
\accu_V_5_fu_1298_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_5_fu_1298_reg[3]_i_1_n_3\,
      CO(3) => \accu_V_5_fu_1298_reg[7]_i_1_n_3\,
      CO(2) => \accu_V_5_fu_1298_reg[7]_i_1_n_4\,
      CO(1) => \accu_V_5_fu_1298_reg[7]_i_1_n_5\,
      CO(0) => \accu_V_5_fu_1298_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \accu_V_5_fu_1298_reg[7]_i_2_n_10\,
      O(3 downto 0) => accu_V_69_fu_17046_p2(7 downto 4),
      S(3) => \accu_V_5_fu_1298_reg[7]_i_2_n_7\,
      S(2) => \accu_V_5_fu_1298_reg[7]_i_2_n_8\,
      S(1) => \accu_V_5_fu_1298_reg[7]_i_2_n_9\,
      S(0) => \accu_V_5_fu_1298[7]_i_3_n_3\
    );
\accu_V_5_fu_1298_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_5_fu_1298_reg[7]_i_4_n_3\,
      CO(3) => \accu_V_5_fu_1298_reg[7]_i_2_n_3\,
      CO(2) => \accu_V_5_fu_1298_reg[7]_i_2_n_4\,
      CO(1) => \accu_V_5_fu_1298_reg[7]_i_2_n_5\,
      CO(0) => \accu_V_5_fu_1298_reg[7]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \accu_V_5_fu_1298_reg[7]_i_2_n_7\,
      O(2) => \accu_V_5_fu_1298_reg[7]_i_2_n_8\,
      O(1) => \accu_V_5_fu_1298_reg[7]_i_2_n_9\,
      O(0) => \accu_V_5_fu_1298_reg[7]_i_2_n_10\,
      S(3 downto 0) => accu_V_37_fu_16482_p3(7 downto 4)
    );
\accu_V_5_fu_1298_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_5_fu_1298_reg[7]_i_4_n_3\,
      CO(2) => \accu_V_5_fu_1298_reg[7]_i_4_n_4\,
      CO(1) => \accu_V_5_fu_1298_reg[7]_i_4_n_5\,
      CO(0) => \accu_V_5_fu_1298_reg[7]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \accu_V_5_fu_1298[7]_i_10_n_3\,
      DI(1) => \accu_V_5_fu_1298[7]_i_11_n_3\,
      DI(0) => '0',
      O(3) => \accu_V_5_fu_1298_reg[7]_i_4_n_7\,
      O(2) => \accu_V_5_fu_1298_reg[7]_i_4_n_8\,
      O(1) => \accu_V_5_fu_1298_reg[7]_i_4_n_9\,
      O(0) => \accu_V_5_fu_1298_reg[7]_i_4_n_10\,
      S(3) => accu_V_37_fu_16482_p3(3),
      S(2) => \accu_V_5_fu_1298[7]_i_13_n_3\,
      S(1) => \accu_V_5_fu_1298[7]_i_14_n_3\,
      S(0) => \accu_V_5_fu_1298[7]_i_15_n_3\
    );
\accu_V_5_fu_1298_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_69_fu_17046_p2(8),
      Q => accu_V_69_reg_22046(8),
      R => '0'
    );
\accu_V_5_fu_1298_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_69_fu_17046_p2(9),
      Q => accu_V_69_reg_22046(9),
      R => '0'
    );
\accu_V_64_reg_22021[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_ns_iter2_fsm1\,
      I1 => \^icmp_ln249_reg_20653\,
      O => accu_V_10_fu_13180
    );
\accu_V_64_reg_22021[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2AAA2AAA2AA"
    )
        port map (
      I0 => ap_CS_iter1_fsm_state2,
      I1 => ap_CS_iter2_fsm_state3,
      I2 => \^icmp_ln249_reg_20653_pp0_iter1_reg\,
      I3 => \^icmp_ln290_reg_21981_pp0_iter1_reg\,
      I4 => Q(2),
      I5 => out_V_TREADY_int_regslice,
      O => \^ap_ns_iter2_fsm1\
    );
\accu_V_64_reg_22021[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_fu_1278(10),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__1_n_3\,
      O => accu_V_32_fu_16517_p3(10)
    );
\accu_V_64_reg_22021[10]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_fu_1278(9),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__1_n_3\,
      O => accu_V_32_fu_16517_p3(9)
    );
\accu_V_64_reg_22021[10]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_fu_1278(8),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__1_n_3\,
      O => accu_V_32_fu_16517_p3(8)
    );
\accu_V_64_reg_22021[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FFFFE8FFE8E800"
    )
        port map (
      I0 => add_ln840_8_reg_20726(0),
      I1 => add_ln840_4_reg_20716(0),
      I2 => add_ln840_12_reg_20736(0),
      I3 => add_ln840_12_reg_20736(1),
      I4 => add_ln840_4_reg_20716(1),
      I5 => add_ln840_8_reg_20726(1),
      O => \accu_V_64_reg_22021[3]_i_10_n_3\
    );
\accu_V_64_reg_22021[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln840_10_reg_20731(0),
      I1 => xor_ln1019_27_reg_20701,
      I2 => add_ln840_7_reg_20721(0),
      I3 => add_ln840_10_reg_20731(1),
      I4 => add_ln840_7_reg_20721(1),
      O => \accu_V_64_reg_22021[3]_i_11_n_3\
    );
\accu_V_64_reg_22021[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln840_12_reg_20736(0),
      I1 => add_ln840_4_reg_20716(0),
      I2 => add_ln840_8_reg_20726(0),
      I3 => add_ln840_4_reg_20716(1),
      I4 => add_ln840_8_reg_20726(1),
      I5 => add_ln840_12_reg_20736(1),
      O => \accu_V_64_reg_22021[3]_i_12_n_3\
    );
\accu_V_64_reg_22021[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_12_reg_20736(0),
      I1 => add_ln840_8_reg_20726(0),
      I2 => add_ln840_4_reg_20716(0),
      O => \accu_V_64_reg_22021[3]_i_13_n_3\
    );
\accu_V_64_reg_22021[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_10_reg_20731(0),
      I1 => add_ln840_7_reg_20721(0),
      I2 => xor_ln1019_27_reg_20701,
      O => \accu_V_64_reg_22021[3]_i_14_n_3\
    );
\accu_V_64_reg_22021[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_64_reg_22021[3]_i_9_n_3\,
      I1 => \accu_V_64_reg_22021_reg[7]_i_4_n_8\,
      I2 => \accu_V_64_reg_22021[3]_i_10_n_3\,
      O => \accu_V_64_reg_22021[3]_i_2_n_3\
    );
\accu_V_64_reg_22021[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_64_reg_22021[3]_i_11_n_3\,
      I1 => \accu_V_64_reg_22021_reg[7]_i_4_n_9\,
      I2 => \accu_V_64_reg_22021[3]_i_12_n_3\,
      O => \accu_V_64_reg_22021[3]_i_3_n_3\
    );
\accu_V_64_reg_22021[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => xor_ln1019_27_reg_20701,
      I1 => add_ln840_7_reg_20721(0),
      I2 => add_ln840_10_reg_20731(0),
      I3 => \accu_V_64_reg_22021_reg[7]_i_4_n_10\,
      I4 => \accu_V_64_reg_22021[3]_i_13_n_3\,
      O => \accu_V_64_reg_22021[3]_i_4_n_3\
    );
\accu_V_64_reg_22021[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \accu_V_64_reg_22021[3]_i_10_n_3\,
      I1 => \accu_V_64_reg_22021_reg[7]_i_4_n_8\,
      I2 => \accu_V_64_reg_22021[3]_i_9_n_3\,
      I3 => \accu_V_64_reg_22021_reg[7]_i_4_n_7\,
      I4 => \accu_V_64_reg_22021[7]_i_9_n_3\,
      O => \accu_V_64_reg_22021[3]_i_5_n_3\
    );
\accu_V_64_reg_22021[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_64_reg_22021[3]_i_3_n_3\,
      I1 => \accu_V_64_reg_22021_reg[7]_i_4_n_8\,
      I2 => \accu_V_64_reg_22021[3]_i_9_n_3\,
      I3 => \accu_V_64_reg_22021[3]_i_10_n_3\,
      O => \accu_V_64_reg_22021[3]_i_6_n_3\
    );
\accu_V_64_reg_22021[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_64_reg_22021[3]_i_11_n_3\,
      I1 => \accu_V_64_reg_22021_reg[7]_i_4_n_9\,
      I2 => \accu_V_64_reg_22021[3]_i_12_n_3\,
      I3 => \accu_V_64_reg_22021[3]_i_4_n_3\,
      O => \accu_V_64_reg_22021[3]_i_7_n_3\
    );
\accu_V_64_reg_22021[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln840_4_reg_20716(0),
      I1 => add_ln840_8_reg_20726(0),
      I2 => add_ln840_12_reg_20736(0),
      I3 => \accu_V_64_reg_22021[3]_i_14_n_3\,
      I4 => \accu_V_64_reg_22021_reg[7]_i_4_n_10\,
      O => \accu_V_64_reg_22021[3]_i_8_n_3\
    );
\accu_V_64_reg_22021[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => add_ln840_10_reg_20731(1),
      I1 => add_ln840_7_reg_20721(1),
      I2 => add_ln840_10_reg_20731(0),
      I3 => xor_ln1019_27_reg_20701,
      I4 => add_ln840_7_reg_20721(0),
      O => \accu_V_64_reg_22021[3]_i_9_n_3\
    );
\accu_V_64_reg_22021[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_rep__1_n_3\,
      I1 => accu_V_fu_1278(1),
      I2 => add_ln840_3_reg_20711(1),
      I3 => add_ln840_1_reg_20706(1),
      O => \accu_V_64_reg_22021[7]_i_10_n_3\
    );
\accu_V_64_reg_22021[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_rep__1_n_3\,
      I1 => accu_V_fu_1278(0),
      I2 => add_ln840_3_reg_20711(0),
      I3 => add_ln840_1_reg_20706(0),
      O => \accu_V_64_reg_22021[7]_i_11_n_3\
    );
\accu_V_64_reg_22021[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_fu_1278(3),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__1_n_3\,
      O => accu_V_32_fu_16517_p3(3)
    );
\accu_V_64_reg_22021[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => add_ln840_1_reg_20706(1),
      I1 => add_ln840_3_reg_20711(1),
      I2 => accu_V_fu_1278(1),
      I3 => \icmp_ln272_reg_20665_reg[0]_rep__1_n_3\,
      I4 => accu_V_fu_1278(2),
      O => \accu_V_64_reg_22021[7]_i_13_n_3\
    );
\accu_V_64_reg_22021[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \accu_V_64_reg_22021[7]_i_11_n_3\,
      I1 => add_ln840_3_reg_20711(1),
      I2 => \icmp_ln272_reg_20665_reg[0]_rep__1_n_3\,
      I3 => accu_V_fu_1278(1),
      I4 => add_ln840_1_reg_20706(1),
      O => \accu_V_64_reg_22021[7]_i_14_n_3\
    );
\accu_V_64_reg_22021[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_rep__1_n_3\,
      I1 => accu_V_fu_1278(0),
      I2 => add_ln840_3_reg_20711(0),
      I3 => add_ln840_1_reg_20706(0),
      O => \accu_V_64_reg_22021[7]_i_15_n_3\
    );
\accu_V_64_reg_22021[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \accu_V_64_reg_22021[7]_i_9_n_3\,
      I1 => \accu_V_64_reg_22021_reg[7]_i_4_n_7\,
      I2 => \accu_V_64_reg_22021_reg[7]_i_2_n_10\,
      O => \accu_V_64_reg_22021[7]_i_3_n_3\
    );
\accu_V_64_reg_22021[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_fu_1278(7),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__1_n_3\,
      O => accu_V_32_fu_16517_p3(7)
    );
\accu_V_64_reg_22021[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_fu_1278(6),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__1_n_3\,
      O => accu_V_32_fu_16517_p3(6)
    );
\accu_V_64_reg_22021[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_fu_1278(5),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__1_n_3\,
      O => accu_V_32_fu_16517_p3(5)
    );
\accu_V_64_reg_22021[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_fu_1278(4),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__1_n_3\,
      O => accu_V_32_fu_16517_p3(4)
    );
\accu_V_64_reg_22021[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E800000000000000"
    )
        port map (
      I0 => add_ln840_8_reg_20726(0),
      I1 => add_ln840_4_reg_20716(0),
      I2 => add_ln840_12_reg_20736(0),
      I3 => add_ln840_12_reg_20736(1),
      I4 => add_ln840_8_reg_20726(1),
      I5 => add_ln840_4_reg_20716(1),
      O => \accu_V_64_reg_22021[7]_i_9_n_3\
    );
\accu_V_64_reg_22021_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_64_fu_16606_p2(0),
      Q => accu_V_fu_1278(0),
      R => '0'
    );
\accu_V_64_reg_22021_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_64_fu_16606_p2(10),
      Q => accu_V_fu_1278(10),
      R => '0'
    );
\accu_V_64_reg_22021_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_64_reg_22021_reg[7]_i_1_n_3\,
      CO(3 downto 2) => \NLW_accu_V_64_reg_22021_reg[10]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_64_reg_22021_reg[10]_i_2_n_5\,
      CO(0) => \accu_V_64_reg_22021_reg[10]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accu_V_64_reg_22021_reg[10]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => accu_V_64_fu_16606_p2(10 downto 8),
      S(3) => '0',
      S(2) => \accu_V_64_reg_22021_reg[10]_i_4_n_8\,
      S(1) => \accu_V_64_reg_22021_reg[10]_i_4_n_9\,
      S(0) => \accu_V_64_reg_22021_reg[10]_i_4_n_10\
    );
\accu_V_64_reg_22021_reg[10]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_64_reg_22021_reg[7]_i_2_n_3\,
      CO(3 downto 2) => \NLW_accu_V_64_reg_22021_reg[10]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_64_reg_22021_reg[10]_i_4_n_5\,
      CO(0) => \accu_V_64_reg_22021_reg[10]_i_4_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accu_V_64_reg_22021_reg[10]_i_4_O_UNCONNECTED\(3),
      O(2) => \accu_V_64_reg_22021_reg[10]_i_4_n_8\,
      O(1) => \accu_V_64_reg_22021_reg[10]_i_4_n_9\,
      O(0) => \accu_V_64_reg_22021_reg[10]_i_4_n_10\,
      S(3) => '0',
      S(2 downto 0) => accu_V_32_fu_16517_p3(10 downto 8)
    );
\accu_V_64_reg_22021_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_64_fu_16606_p2(1),
      Q => accu_V_fu_1278(1),
      R => '0'
    );
\accu_V_64_reg_22021_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_64_fu_16606_p2(2),
      Q => accu_V_fu_1278(2),
      R => '0'
    );
\accu_V_64_reg_22021_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_64_fu_16606_p2(3),
      Q => accu_V_fu_1278(3),
      R => '0'
    );
\accu_V_64_reg_22021_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_64_reg_22021_reg[3]_i_1_n_3\,
      CO(2) => \accu_V_64_reg_22021_reg[3]_i_1_n_4\,
      CO(1) => \accu_V_64_reg_22021_reg[3]_i_1_n_5\,
      CO(0) => \accu_V_64_reg_22021_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_64_reg_22021[3]_i_2_n_3\,
      DI(2) => \accu_V_64_reg_22021[3]_i_3_n_3\,
      DI(1) => \accu_V_64_reg_22021[3]_i_4_n_3\,
      DI(0) => '0',
      O(3 downto 0) => accu_V_64_fu_16606_p2(3 downto 0),
      S(3) => \accu_V_64_reg_22021[3]_i_5_n_3\,
      S(2) => \accu_V_64_reg_22021[3]_i_6_n_3\,
      S(1) => \accu_V_64_reg_22021[3]_i_7_n_3\,
      S(0) => \accu_V_64_reg_22021[3]_i_8_n_3\
    );
\accu_V_64_reg_22021_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_64_fu_16606_p2(4),
      Q => accu_V_fu_1278(4),
      R => '0'
    );
\accu_V_64_reg_22021_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_64_fu_16606_p2(5),
      Q => accu_V_fu_1278(5),
      R => '0'
    );
\accu_V_64_reg_22021_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_64_fu_16606_p2(6),
      Q => accu_V_fu_1278(6),
      R => '0'
    );
\accu_V_64_reg_22021_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_64_fu_16606_p2(7),
      Q => accu_V_fu_1278(7),
      R => '0'
    );
\accu_V_64_reg_22021_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_64_reg_22021_reg[3]_i_1_n_3\,
      CO(3) => \accu_V_64_reg_22021_reg[7]_i_1_n_3\,
      CO(2) => \accu_V_64_reg_22021_reg[7]_i_1_n_4\,
      CO(1) => \accu_V_64_reg_22021_reg[7]_i_1_n_5\,
      CO(0) => \accu_V_64_reg_22021_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \accu_V_64_reg_22021_reg[7]_i_2_n_10\,
      O(3 downto 0) => accu_V_64_fu_16606_p2(7 downto 4),
      S(3) => \accu_V_64_reg_22021_reg[7]_i_2_n_7\,
      S(2) => \accu_V_64_reg_22021_reg[7]_i_2_n_8\,
      S(1) => \accu_V_64_reg_22021_reg[7]_i_2_n_9\,
      S(0) => \accu_V_64_reg_22021[7]_i_3_n_3\
    );
\accu_V_64_reg_22021_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_64_reg_22021_reg[7]_i_4_n_3\,
      CO(3) => \accu_V_64_reg_22021_reg[7]_i_2_n_3\,
      CO(2) => \accu_V_64_reg_22021_reg[7]_i_2_n_4\,
      CO(1) => \accu_V_64_reg_22021_reg[7]_i_2_n_5\,
      CO(0) => \accu_V_64_reg_22021_reg[7]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \accu_V_64_reg_22021_reg[7]_i_2_n_7\,
      O(2) => \accu_V_64_reg_22021_reg[7]_i_2_n_8\,
      O(1) => \accu_V_64_reg_22021_reg[7]_i_2_n_9\,
      O(0) => \accu_V_64_reg_22021_reg[7]_i_2_n_10\,
      S(3 downto 0) => accu_V_32_fu_16517_p3(7 downto 4)
    );
\accu_V_64_reg_22021_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_64_reg_22021_reg[7]_i_4_n_3\,
      CO(2) => \accu_V_64_reg_22021_reg[7]_i_4_n_4\,
      CO(1) => \accu_V_64_reg_22021_reg[7]_i_4_n_5\,
      CO(0) => \accu_V_64_reg_22021_reg[7]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \accu_V_64_reg_22021[7]_i_10_n_3\,
      DI(1) => \accu_V_64_reg_22021[7]_i_11_n_3\,
      DI(0) => '0',
      O(3) => \accu_V_64_reg_22021_reg[7]_i_4_n_7\,
      O(2) => \accu_V_64_reg_22021_reg[7]_i_4_n_8\,
      O(1) => \accu_V_64_reg_22021_reg[7]_i_4_n_9\,
      O(0) => \accu_V_64_reg_22021_reg[7]_i_4_n_10\,
      S(3) => accu_V_32_fu_16517_p3(3),
      S(2) => \accu_V_64_reg_22021[7]_i_13_n_3\,
      S(1) => \accu_V_64_reg_22021[7]_i_14_n_3\,
      S(0) => \accu_V_64_reg_22021[7]_i_15_n_3\
    );
\accu_V_64_reg_22021_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_64_fu_16606_p2(8),
      Q => accu_V_fu_1278(8),
      R => '0'
    );
\accu_V_64_reg_22021_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_64_fu_16606_p2(9),
      Q => accu_V_fu_1278(9),
      R => '0'
    );
\accu_V_6_fu_1302[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_70_reg_22051(10),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_38_fu_16475_p3(10)
    );
\accu_V_6_fu_1302[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_70_reg_22051(9),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_38_fu_16475_p3(9)
    );
\accu_V_6_fu_1302[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_70_reg_22051(8),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_38_fu_16475_p3(8)
    );
\accu_V_6_fu_1302[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FFFFE8FFE8E800"
    )
        port map (
      I0 => add_ln840_104_reg_20966(0),
      I1 => add_ln840_100_reg_20956(0),
      I2 => add_ln840_108_reg_20976(0),
      I3 => add_ln840_108_reg_20976(1),
      I4 => add_ln840_100_reg_20956(1),
      I5 => add_ln840_104_reg_20966(1),
      O => \accu_V_6_fu_1302[3]_i_10_n_3\
    );
\accu_V_6_fu_1302[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln840_106_reg_20971(0),
      I1 => xor_ln1019_219_reg_20941,
      I2 => add_ln840_103_reg_20961(0),
      I3 => add_ln840_106_reg_20971(1),
      I4 => add_ln840_103_reg_20961(1),
      O => \accu_V_6_fu_1302[3]_i_11_n_3\
    );
\accu_V_6_fu_1302[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln840_108_reg_20976(0),
      I1 => add_ln840_100_reg_20956(0),
      I2 => add_ln840_104_reg_20966(0),
      I3 => add_ln840_100_reg_20956(1),
      I4 => add_ln840_104_reg_20966(1),
      I5 => add_ln840_108_reg_20976(1),
      O => \accu_V_6_fu_1302[3]_i_12_n_3\
    );
\accu_V_6_fu_1302[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_108_reg_20976(0),
      I1 => add_ln840_104_reg_20966(0),
      I2 => add_ln840_100_reg_20956(0),
      O => \accu_V_6_fu_1302[3]_i_13_n_3\
    );
\accu_V_6_fu_1302[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_106_reg_20971(0),
      I1 => add_ln840_103_reg_20961(0),
      I2 => xor_ln1019_219_reg_20941,
      O => \accu_V_6_fu_1302[3]_i_14_n_3\
    );
\accu_V_6_fu_1302[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_6_fu_1302[3]_i_9_n_3\,
      I1 => \accu_V_6_fu_1302_reg[7]_i_4_n_8\,
      I2 => \accu_V_6_fu_1302[3]_i_10_n_3\,
      O => \accu_V_6_fu_1302[3]_i_2_n_3\
    );
\accu_V_6_fu_1302[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_6_fu_1302[3]_i_11_n_3\,
      I1 => \accu_V_6_fu_1302_reg[7]_i_4_n_9\,
      I2 => \accu_V_6_fu_1302[3]_i_12_n_3\,
      O => \accu_V_6_fu_1302[3]_i_3_n_3\
    );
\accu_V_6_fu_1302[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => xor_ln1019_219_reg_20941,
      I1 => add_ln840_103_reg_20961(0),
      I2 => add_ln840_106_reg_20971(0),
      I3 => \accu_V_6_fu_1302_reg[7]_i_4_n_10\,
      I4 => \accu_V_6_fu_1302[3]_i_13_n_3\,
      O => \accu_V_6_fu_1302[3]_i_4_n_3\
    );
\accu_V_6_fu_1302[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \accu_V_6_fu_1302[3]_i_10_n_3\,
      I1 => \accu_V_6_fu_1302_reg[7]_i_4_n_8\,
      I2 => \accu_V_6_fu_1302[3]_i_9_n_3\,
      I3 => \accu_V_6_fu_1302_reg[7]_i_4_n_7\,
      I4 => \accu_V_6_fu_1302[7]_i_9_n_3\,
      O => \accu_V_6_fu_1302[3]_i_5_n_3\
    );
\accu_V_6_fu_1302[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_6_fu_1302[3]_i_3_n_3\,
      I1 => \accu_V_6_fu_1302_reg[7]_i_4_n_8\,
      I2 => \accu_V_6_fu_1302[3]_i_9_n_3\,
      I3 => \accu_V_6_fu_1302[3]_i_10_n_3\,
      O => \accu_V_6_fu_1302[3]_i_6_n_3\
    );
\accu_V_6_fu_1302[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_6_fu_1302[3]_i_11_n_3\,
      I1 => \accu_V_6_fu_1302_reg[7]_i_4_n_9\,
      I2 => \accu_V_6_fu_1302[3]_i_12_n_3\,
      I3 => \accu_V_6_fu_1302[3]_i_4_n_3\,
      O => \accu_V_6_fu_1302[3]_i_7_n_3\
    );
\accu_V_6_fu_1302[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln840_100_reg_20956(0),
      I1 => add_ln840_104_reg_20966(0),
      I2 => add_ln840_108_reg_20976(0),
      I3 => \accu_V_6_fu_1302[3]_i_14_n_3\,
      I4 => \accu_V_6_fu_1302_reg[7]_i_4_n_10\,
      O => \accu_V_6_fu_1302[3]_i_8_n_3\
    );
\accu_V_6_fu_1302[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => add_ln840_106_reg_20971(1),
      I1 => add_ln840_103_reg_20961(1),
      I2 => add_ln840_106_reg_20971(0),
      I3 => xor_ln1019_219_reg_20941,
      I4 => add_ln840_103_reg_20961(0),
      O => \accu_V_6_fu_1302[3]_i_9_n_3\
    );
\accu_V_6_fu_1302[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      I1 => accu_V_70_reg_22051(1),
      I2 => add_ln840_99_reg_20951(1),
      I3 => add_ln840_97_reg_20946(1),
      O => \accu_V_6_fu_1302[7]_i_10_n_3\
    );
\accu_V_6_fu_1302[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      I1 => accu_V_70_reg_22051(0),
      I2 => add_ln840_99_reg_20951(0),
      I3 => add_ln840_97_reg_20946(0),
      O => \accu_V_6_fu_1302[7]_i_11_n_3\
    );
\accu_V_6_fu_1302[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_70_reg_22051(3),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_38_fu_16475_p3(3)
    );
\accu_V_6_fu_1302[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => add_ln840_97_reg_20946(1),
      I1 => add_ln840_99_reg_20951(1),
      I2 => accu_V_70_reg_22051(1),
      I3 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      I4 => accu_V_70_reg_22051(2),
      O => \accu_V_6_fu_1302[7]_i_13_n_3\
    );
\accu_V_6_fu_1302[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \accu_V_6_fu_1302[7]_i_11_n_3\,
      I1 => add_ln840_99_reg_20951(1),
      I2 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      I3 => accu_V_70_reg_22051(1),
      I4 => add_ln840_97_reg_20946(1),
      O => \accu_V_6_fu_1302[7]_i_14_n_3\
    );
\accu_V_6_fu_1302[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      I1 => accu_V_70_reg_22051(0),
      I2 => add_ln840_99_reg_20951(0),
      I3 => add_ln840_97_reg_20946(0),
      O => \accu_V_6_fu_1302[7]_i_15_n_3\
    );
\accu_V_6_fu_1302[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \accu_V_6_fu_1302[7]_i_9_n_3\,
      I1 => \accu_V_6_fu_1302_reg[7]_i_4_n_7\,
      I2 => \accu_V_6_fu_1302_reg[7]_i_2_n_10\,
      O => \accu_V_6_fu_1302[7]_i_3_n_3\
    );
\accu_V_6_fu_1302[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_70_reg_22051(7),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_38_fu_16475_p3(7)
    );
\accu_V_6_fu_1302[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_70_reg_22051(6),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_38_fu_16475_p3(6)
    );
\accu_V_6_fu_1302[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_70_reg_22051(5),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_38_fu_16475_p3(5)
    );
\accu_V_6_fu_1302[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_70_reg_22051(4),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_38_fu_16475_p3(4)
    );
\accu_V_6_fu_1302[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E800000000000000"
    )
        port map (
      I0 => add_ln840_104_reg_20966(0),
      I1 => add_ln840_100_reg_20956(0),
      I2 => add_ln840_108_reg_20976(0),
      I3 => add_ln840_108_reg_20976(1),
      I4 => add_ln840_104_reg_20966(1),
      I5 => add_ln840_100_reg_20956(1),
      O => \accu_V_6_fu_1302[7]_i_9_n_3\
    );
\accu_V_6_fu_1302_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_70_fu_17134_p2(0),
      Q => accu_V_70_reg_22051(0),
      R => '0'
    );
\accu_V_6_fu_1302_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_70_fu_17134_p2(10),
      Q => accu_V_70_reg_22051(10),
      R => '0'
    );
\accu_V_6_fu_1302_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_6_fu_1302_reg[7]_i_1_n_3\,
      CO(3 downto 2) => \NLW_accu_V_6_fu_1302_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_6_fu_1302_reg[10]_i_1_n_5\,
      CO(0) => \accu_V_6_fu_1302_reg[10]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accu_V_6_fu_1302_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => accu_V_70_fu_17134_p2(10 downto 8),
      S(3) => '0',
      S(2) => \accu_V_6_fu_1302_reg[10]_i_2_n_8\,
      S(1) => \accu_V_6_fu_1302_reg[10]_i_2_n_9\,
      S(0) => \accu_V_6_fu_1302_reg[10]_i_2_n_10\
    );
\accu_V_6_fu_1302_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_6_fu_1302_reg[7]_i_2_n_3\,
      CO(3 downto 2) => \NLW_accu_V_6_fu_1302_reg[10]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_6_fu_1302_reg[10]_i_2_n_5\,
      CO(0) => \accu_V_6_fu_1302_reg[10]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accu_V_6_fu_1302_reg[10]_i_2_O_UNCONNECTED\(3),
      O(2) => \accu_V_6_fu_1302_reg[10]_i_2_n_8\,
      O(1) => \accu_V_6_fu_1302_reg[10]_i_2_n_9\,
      O(0) => \accu_V_6_fu_1302_reg[10]_i_2_n_10\,
      S(3) => '0',
      S(2 downto 0) => accu_V_38_fu_16475_p3(10 downto 8)
    );
\accu_V_6_fu_1302_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_70_fu_17134_p2(1),
      Q => accu_V_70_reg_22051(1),
      R => '0'
    );
\accu_V_6_fu_1302_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_70_fu_17134_p2(2),
      Q => accu_V_70_reg_22051(2),
      R => '0'
    );
\accu_V_6_fu_1302_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_70_fu_17134_p2(3),
      Q => accu_V_70_reg_22051(3),
      R => '0'
    );
\accu_V_6_fu_1302_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_6_fu_1302_reg[3]_i_1_n_3\,
      CO(2) => \accu_V_6_fu_1302_reg[3]_i_1_n_4\,
      CO(1) => \accu_V_6_fu_1302_reg[3]_i_1_n_5\,
      CO(0) => \accu_V_6_fu_1302_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_6_fu_1302[3]_i_2_n_3\,
      DI(2) => \accu_V_6_fu_1302[3]_i_3_n_3\,
      DI(1) => \accu_V_6_fu_1302[3]_i_4_n_3\,
      DI(0) => '0',
      O(3 downto 0) => accu_V_70_fu_17134_p2(3 downto 0),
      S(3) => \accu_V_6_fu_1302[3]_i_5_n_3\,
      S(2) => \accu_V_6_fu_1302[3]_i_6_n_3\,
      S(1) => \accu_V_6_fu_1302[3]_i_7_n_3\,
      S(0) => \accu_V_6_fu_1302[3]_i_8_n_3\
    );
\accu_V_6_fu_1302_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_70_fu_17134_p2(4),
      Q => accu_V_70_reg_22051(4),
      R => '0'
    );
\accu_V_6_fu_1302_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_70_fu_17134_p2(5),
      Q => accu_V_70_reg_22051(5),
      R => '0'
    );
\accu_V_6_fu_1302_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_70_fu_17134_p2(6),
      Q => accu_V_70_reg_22051(6),
      R => '0'
    );
\accu_V_6_fu_1302_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_70_fu_17134_p2(7),
      Q => accu_V_70_reg_22051(7),
      R => '0'
    );
\accu_V_6_fu_1302_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_6_fu_1302_reg[3]_i_1_n_3\,
      CO(3) => \accu_V_6_fu_1302_reg[7]_i_1_n_3\,
      CO(2) => \accu_V_6_fu_1302_reg[7]_i_1_n_4\,
      CO(1) => \accu_V_6_fu_1302_reg[7]_i_1_n_5\,
      CO(0) => \accu_V_6_fu_1302_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \accu_V_6_fu_1302_reg[7]_i_2_n_10\,
      O(3 downto 0) => accu_V_70_fu_17134_p2(7 downto 4),
      S(3) => \accu_V_6_fu_1302_reg[7]_i_2_n_7\,
      S(2) => \accu_V_6_fu_1302_reg[7]_i_2_n_8\,
      S(1) => \accu_V_6_fu_1302_reg[7]_i_2_n_9\,
      S(0) => \accu_V_6_fu_1302[7]_i_3_n_3\
    );
\accu_V_6_fu_1302_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_6_fu_1302_reg[7]_i_4_n_3\,
      CO(3) => \accu_V_6_fu_1302_reg[7]_i_2_n_3\,
      CO(2) => \accu_V_6_fu_1302_reg[7]_i_2_n_4\,
      CO(1) => \accu_V_6_fu_1302_reg[7]_i_2_n_5\,
      CO(0) => \accu_V_6_fu_1302_reg[7]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \accu_V_6_fu_1302_reg[7]_i_2_n_7\,
      O(2) => \accu_V_6_fu_1302_reg[7]_i_2_n_8\,
      O(1) => \accu_V_6_fu_1302_reg[7]_i_2_n_9\,
      O(0) => \accu_V_6_fu_1302_reg[7]_i_2_n_10\,
      S(3 downto 0) => accu_V_38_fu_16475_p3(7 downto 4)
    );
\accu_V_6_fu_1302_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_6_fu_1302_reg[7]_i_4_n_3\,
      CO(2) => \accu_V_6_fu_1302_reg[7]_i_4_n_4\,
      CO(1) => \accu_V_6_fu_1302_reg[7]_i_4_n_5\,
      CO(0) => \accu_V_6_fu_1302_reg[7]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \accu_V_6_fu_1302[7]_i_10_n_3\,
      DI(1) => \accu_V_6_fu_1302[7]_i_11_n_3\,
      DI(0) => '0',
      O(3) => \accu_V_6_fu_1302_reg[7]_i_4_n_7\,
      O(2) => \accu_V_6_fu_1302_reg[7]_i_4_n_8\,
      O(1) => \accu_V_6_fu_1302_reg[7]_i_4_n_9\,
      O(0) => \accu_V_6_fu_1302_reg[7]_i_4_n_10\,
      S(3) => accu_V_38_fu_16475_p3(3),
      S(2) => \accu_V_6_fu_1302[7]_i_13_n_3\,
      S(1) => \accu_V_6_fu_1302[7]_i_14_n_3\,
      S(0) => \accu_V_6_fu_1302[7]_i_15_n_3\
    );
\accu_V_6_fu_1302_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_70_fu_17134_p2(8),
      Q => accu_V_70_reg_22051(8),
      R => '0'
    );
\accu_V_6_fu_1302_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_70_fu_17134_p2(9),
      Q => accu_V_70_reg_22051(9),
      R => '0'
    );
\accu_V_71_reg_22056[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_7_fu_1306(10),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_39_fu_16468_p3(10)
    );
\accu_V_71_reg_22056[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_7_fu_1306(9),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_39_fu_16468_p3(9)
    );
\accu_V_71_reg_22056[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_7_fu_1306(8),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_39_fu_16468_p3(8)
    );
\accu_V_71_reg_22056[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FFFFE8FFE8E800"
    )
        port map (
      I0 => add_ln840_120_reg_21006(0),
      I1 => add_ln840_116_reg_20996(0),
      I2 => add_ln840_124_reg_21016(0),
      I3 => add_ln840_124_reg_21016(1),
      I4 => add_ln840_116_reg_20996(1),
      I5 => add_ln840_120_reg_21006(1),
      O => \accu_V_71_reg_22056[3]_i_10_n_3\
    );
\accu_V_71_reg_22056[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln840_122_reg_21011(0),
      I1 => xor_ln1019_251_reg_20981,
      I2 => add_ln840_119_reg_21001(0),
      I3 => add_ln840_122_reg_21011(1),
      I4 => add_ln840_119_reg_21001(1),
      O => \accu_V_71_reg_22056[3]_i_11_n_3\
    );
\accu_V_71_reg_22056[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln840_124_reg_21016(0),
      I1 => add_ln840_116_reg_20996(0),
      I2 => add_ln840_120_reg_21006(0),
      I3 => add_ln840_116_reg_20996(1),
      I4 => add_ln840_120_reg_21006(1),
      I5 => add_ln840_124_reg_21016(1),
      O => \accu_V_71_reg_22056[3]_i_12_n_3\
    );
\accu_V_71_reg_22056[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_124_reg_21016(0),
      I1 => add_ln840_120_reg_21006(0),
      I2 => add_ln840_116_reg_20996(0),
      O => \accu_V_71_reg_22056[3]_i_13_n_3\
    );
\accu_V_71_reg_22056[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_122_reg_21011(0),
      I1 => add_ln840_119_reg_21001(0),
      I2 => xor_ln1019_251_reg_20981,
      O => \accu_V_71_reg_22056[3]_i_14_n_3\
    );
\accu_V_71_reg_22056[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_71_reg_22056[3]_i_9_n_3\,
      I1 => \accu_V_71_reg_22056_reg[7]_i_4_n_8\,
      I2 => \accu_V_71_reg_22056[3]_i_10_n_3\,
      O => \accu_V_71_reg_22056[3]_i_2_n_3\
    );
\accu_V_71_reg_22056[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_71_reg_22056[3]_i_11_n_3\,
      I1 => \accu_V_71_reg_22056_reg[7]_i_4_n_9\,
      I2 => \accu_V_71_reg_22056[3]_i_12_n_3\,
      O => \accu_V_71_reg_22056[3]_i_3_n_3\
    );
\accu_V_71_reg_22056[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => xor_ln1019_251_reg_20981,
      I1 => add_ln840_119_reg_21001(0),
      I2 => add_ln840_122_reg_21011(0),
      I3 => \accu_V_71_reg_22056_reg[7]_i_4_n_10\,
      I4 => \accu_V_71_reg_22056[3]_i_13_n_3\,
      O => \accu_V_71_reg_22056[3]_i_4_n_3\
    );
\accu_V_71_reg_22056[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \accu_V_71_reg_22056[3]_i_10_n_3\,
      I1 => \accu_V_71_reg_22056_reg[7]_i_4_n_8\,
      I2 => \accu_V_71_reg_22056[3]_i_9_n_3\,
      I3 => \accu_V_71_reg_22056_reg[7]_i_4_n_7\,
      I4 => \accu_V_71_reg_22056[7]_i_9_n_3\,
      O => \accu_V_71_reg_22056[3]_i_5_n_3\
    );
\accu_V_71_reg_22056[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_71_reg_22056[3]_i_3_n_3\,
      I1 => \accu_V_71_reg_22056_reg[7]_i_4_n_8\,
      I2 => \accu_V_71_reg_22056[3]_i_9_n_3\,
      I3 => \accu_V_71_reg_22056[3]_i_10_n_3\,
      O => \accu_V_71_reg_22056[3]_i_6_n_3\
    );
\accu_V_71_reg_22056[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_71_reg_22056[3]_i_11_n_3\,
      I1 => \accu_V_71_reg_22056_reg[7]_i_4_n_9\,
      I2 => \accu_V_71_reg_22056[3]_i_12_n_3\,
      I3 => \accu_V_71_reg_22056[3]_i_4_n_3\,
      O => \accu_V_71_reg_22056[3]_i_7_n_3\
    );
\accu_V_71_reg_22056[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln840_116_reg_20996(0),
      I1 => add_ln840_120_reg_21006(0),
      I2 => add_ln840_124_reg_21016(0),
      I3 => \accu_V_71_reg_22056[3]_i_14_n_3\,
      I4 => \accu_V_71_reg_22056_reg[7]_i_4_n_10\,
      O => \accu_V_71_reg_22056[3]_i_8_n_3\
    );
\accu_V_71_reg_22056[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => add_ln840_122_reg_21011(1),
      I1 => add_ln840_119_reg_21001(1),
      I2 => add_ln840_122_reg_21011(0),
      I3 => xor_ln1019_251_reg_20981,
      I4 => add_ln840_119_reg_21001(0),
      O => \accu_V_71_reg_22056[3]_i_9_n_3\
    );
\accu_V_71_reg_22056[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      I1 => accu_V_7_fu_1306(1),
      I2 => add_ln840_115_reg_20991(1),
      I3 => add_ln840_113_reg_20986(1),
      O => \accu_V_71_reg_22056[7]_i_10_n_3\
    );
\accu_V_71_reg_22056[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      I1 => accu_V_7_fu_1306(0),
      I2 => add_ln840_115_reg_20991(0),
      I3 => add_ln840_113_reg_20986(0),
      O => \accu_V_71_reg_22056[7]_i_11_n_3\
    );
\accu_V_71_reg_22056[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_7_fu_1306(3),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_39_fu_16468_p3(3)
    );
\accu_V_71_reg_22056[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => add_ln840_113_reg_20986(1),
      I1 => add_ln840_115_reg_20991(1),
      I2 => accu_V_7_fu_1306(1),
      I3 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      I4 => accu_V_7_fu_1306(2),
      O => \accu_V_71_reg_22056[7]_i_13_n_3\
    );
\accu_V_71_reg_22056[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \accu_V_71_reg_22056[7]_i_11_n_3\,
      I1 => add_ln840_115_reg_20991(1),
      I2 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      I3 => accu_V_7_fu_1306(1),
      I4 => add_ln840_113_reg_20986(1),
      O => \accu_V_71_reg_22056[7]_i_14_n_3\
    );
\accu_V_71_reg_22056[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      I1 => accu_V_7_fu_1306(0),
      I2 => add_ln840_115_reg_20991(0),
      I3 => add_ln840_113_reg_20986(0),
      O => \accu_V_71_reg_22056[7]_i_15_n_3\
    );
\accu_V_71_reg_22056[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \accu_V_71_reg_22056[7]_i_9_n_3\,
      I1 => \accu_V_71_reg_22056_reg[7]_i_4_n_7\,
      I2 => \accu_V_71_reg_22056_reg[7]_i_2_n_10\,
      O => \accu_V_71_reg_22056[7]_i_3_n_3\
    );
\accu_V_71_reg_22056[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_7_fu_1306(7),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_39_fu_16468_p3(7)
    );
\accu_V_71_reg_22056[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_7_fu_1306(6),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_39_fu_16468_p3(6)
    );
\accu_V_71_reg_22056[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_7_fu_1306(5),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_39_fu_16468_p3(5)
    );
\accu_V_71_reg_22056[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_7_fu_1306(4),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_39_fu_16468_p3(4)
    );
\accu_V_71_reg_22056[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E800000000000000"
    )
        port map (
      I0 => add_ln840_120_reg_21006(0),
      I1 => add_ln840_116_reg_20996(0),
      I2 => add_ln840_124_reg_21016(0),
      I3 => add_ln840_124_reg_21016(1),
      I4 => add_ln840_120_reg_21006(1),
      I5 => add_ln840_116_reg_20996(1),
      O => \accu_V_71_reg_22056[7]_i_9_n_3\
    );
\accu_V_71_reg_22056_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_71_fu_17222_p2(0),
      Q => accu_V_7_fu_1306(0),
      R => '0'
    );
\accu_V_71_reg_22056_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_71_fu_17222_p2(10),
      Q => accu_V_7_fu_1306(10),
      R => '0'
    );
\accu_V_71_reg_22056_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_71_reg_22056_reg[7]_i_1_n_3\,
      CO(3 downto 2) => \NLW_accu_V_71_reg_22056_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_71_reg_22056_reg[10]_i_1_n_5\,
      CO(0) => \accu_V_71_reg_22056_reg[10]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accu_V_71_reg_22056_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => accu_V_71_fu_17222_p2(10 downto 8),
      S(3) => '0',
      S(2) => \accu_V_71_reg_22056_reg[10]_i_2_n_8\,
      S(1) => \accu_V_71_reg_22056_reg[10]_i_2_n_9\,
      S(0) => \accu_V_71_reg_22056_reg[10]_i_2_n_10\
    );
\accu_V_71_reg_22056_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_71_reg_22056_reg[7]_i_2_n_3\,
      CO(3 downto 2) => \NLW_accu_V_71_reg_22056_reg[10]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_71_reg_22056_reg[10]_i_2_n_5\,
      CO(0) => \accu_V_71_reg_22056_reg[10]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accu_V_71_reg_22056_reg[10]_i_2_O_UNCONNECTED\(3),
      O(2) => \accu_V_71_reg_22056_reg[10]_i_2_n_8\,
      O(1) => \accu_V_71_reg_22056_reg[10]_i_2_n_9\,
      O(0) => \accu_V_71_reg_22056_reg[10]_i_2_n_10\,
      S(3) => '0',
      S(2 downto 0) => accu_V_39_fu_16468_p3(10 downto 8)
    );
\accu_V_71_reg_22056_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_71_fu_17222_p2(1),
      Q => accu_V_7_fu_1306(1),
      R => '0'
    );
\accu_V_71_reg_22056_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_71_fu_17222_p2(2),
      Q => accu_V_7_fu_1306(2),
      R => '0'
    );
\accu_V_71_reg_22056_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_71_fu_17222_p2(3),
      Q => accu_V_7_fu_1306(3),
      R => '0'
    );
\accu_V_71_reg_22056_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_71_reg_22056_reg[3]_i_1_n_3\,
      CO(2) => \accu_V_71_reg_22056_reg[3]_i_1_n_4\,
      CO(1) => \accu_V_71_reg_22056_reg[3]_i_1_n_5\,
      CO(0) => \accu_V_71_reg_22056_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_71_reg_22056[3]_i_2_n_3\,
      DI(2) => \accu_V_71_reg_22056[3]_i_3_n_3\,
      DI(1) => \accu_V_71_reg_22056[3]_i_4_n_3\,
      DI(0) => '0',
      O(3 downto 0) => accu_V_71_fu_17222_p2(3 downto 0),
      S(3) => \accu_V_71_reg_22056[3]_i_5_n_3\,
      S(2) => \accu_V_71_reg_22056[3]_i_6_n_3\,
      S(1) => \accu_V_71_reg_22056[3]_i_7_n_3\,
      S(0) => \accu_V_71_reg_22056[3]_i_8_n_3\
    );
\accu_V_71_reg_22056_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_71_fu_17222_p2(4),
      Q => accu_V_7_fu_1306(4),
      R => '0'
    );
\accu_V_71_reg_22056_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_71_fu_17222_p2(5),
      Q => accu_V_7_fu_1306(5),
      R => '0'
    );
\accu_V_71_reg_22056_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_71_fu_17222_p2(6),
      Q => accu_V_7_fu_1306(6),
      R => '0'
    );
\accu_V_71_reg_22056_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_71_fu_17222_p2(7),
      Q => accu_V_7_fu_1306(7),
      R => '0'
    );
\accu_V_71_reg_22056_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_71_reg_22056_reg[3]_i_1_n_3\,
      CO(3) => \accu_V_71_reg_22056_reg[7]_i_1_n_3\,
      CO(2) => \accu_V_71_reg_22056_reg[7]_i_1_n_4\,
      CO(1) => \accu_V_71_reg_22056_reg[7]_i_1_n_5\,
      CO(0) => \accu_V_71_reg_22056_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \accu_V_71_reg_22056_reg[7]_i_2_n_10\,
      O(3 downto 0) => accu_V_71_fu_17222_p2(7 downto 4),
      S(3) => \accu_V_71_reg_22056_reg[7]_i_2_n_7\,
      S(2) => \accu_V_71_reg_22056_reg[7]_i_2_n_8\,
      S(1) => \accu_V_71_reg_22056_reg[7]_i_2_n_9\,
      S(0) => \accu_V_71_reg_22056[7]_i_3_n_3\
    );
\accu_V_71_reg_22056_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_71_reg_22056_reg[7]_i_4_n_3\,
      CO(3) => \accu_V_71_reg_22056_reg[7]_i_2_n_3\,
      CO(2) => \accu_V_71_reg_22056_reg[7]_i_2_n_4\,
      CO(1) => \accu_V_71_reg_22056_reg[7]_i_2_n_5\,
      CO(0) => \accu_V_71_reg_22056_reg[7]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \accu_V_71_reg_22056_reg[7]_i_2_n_7\,
      O(2) => \accu_V_71_reg_22056_reg[7]_i_2_n_8\,
      O(1) => \accu_V_71_reg_22056_reg[7]_i_2_n_9\,
      O(0) => \accu_V_71_reg_22056_reg[7]_i_2_n_10\,
      S(3 downto 0) => accu_V_39_fu_16468_p3(7 downto 4)
    );
\accu_V_71_reg_22056_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_71_reg_22056_reg[7]_i_4_n_3\,
      CO(2) => \accu_V_71_reg_22056_reg[7]_i_4_n_4\,
      CO(1) => \accu_V_71_reg_22056_reg[7]_i_4_n_5\,
      CO(0) => \accu_V_71_reg_22056_reg[7]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \accu_V_71_reg_22056[7]_i_10_n_3\,
      DI(1) => \accu_V_71_reg_22056[7]_i_11_n_3\,
      DI(0) => '0',
      O(3) => \accu_V_71_reg_22056_reg[7]_i_4_n_7\,
      O(2) => \accu_V_71_reg_22056_reg[7]_i_4_n_8\,
      O(1) => \accu_V_71_reg_22056_reg[7]_i_4_n_9\,
      O(0) => \accu_V_71_reg_22056_reg[7]_i_4_n_10\,
      S(3) => accu_V_39_fu_16468_p3(3),
      S(2) => \accu_V_71_reg_22056[7]_i_13_n_3\,
      S(1) => \accu_V_71_reg_22056[7]_i_14_n_3\,
      S(0) => \accu_V_71_reg_22056[7]_i_15_n_3\
    );
\accu_V_71_reg_22056_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_71_fu_17222_p2(8),
      Q => accu_V_7_fu_1306(8),
      R => '0'
    );
\accu_V_71_reg_22056_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_71_fu_17222_p2(9),
      Q => accu_V_7_fu_1306(9),
      R => '0'
    );
\accu_V_72_reg_22061[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_8_fu_1310(10),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_40_fu_16461_p3(10)
    );
\accu_V_72_reg_22061[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_8_fu_1310(9),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_40_fu_16461_p3(9)
    );
\accu_V_72_reg_22061[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_8_fu_1310(8),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_40_fu_16461_p3(8)
    );
\accu_V_72_reg_22061[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FFFFE8FFE8E800"
    )
        port map (
      I0 => add_ln840_136_reg_21046(0),
      I1 => add_ln840_132_reg_21036(0),
      I2 => add_ln840_140_reg_21056(0),
      I3 => add_ln840_140_reg_21056(1),
      I4 => add_ln840_132_reg_21036(1),
      I5 => add_ln840_136_reg_21046(1),
      O => \accu_V_72_reg_22061[3]_i_10_n_3\
    );
\accu_V_72_reg_22061[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln840_138_reg_21051(0),
      I1 => xor_ln1019_283_reg_21021,
      I2 => add_ln840_135_reg_21041(0),
      I3 => add_ln840_138_reg_21051(1),
      I4 => add_ln840_135_reg_21041(1),
      O => \accu_V_72_reg_22061[3]_i_11_n_3\
    );
\accu_V_72_reg_22061[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln840_140_reg_21056(0),
      I1 => add_ln840_132_reg_21036(0),
      I2 => add_ln840_136_reg_21046(0),
      I3 => add_ln840_132_reg_21036(1),
      I4 => add_ln840_136_reg_21046(1),
      I5 => add_ln840_140_reg_21056(1),
      O => \accu_V_72_reg_22061[3]_i_12_n_3\
    );
\accu_V_72_reg_22061[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_140_reg_21056(0),
      I1 => add_ln840_136_reg_21046(0),
      I2 => add_ln840_132_reg_21036(0),
      O => \accu_V_72_reg_22061[3]_i_13_n_3\
    );
\accu_V_72_reg_22061[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_138_reg_21051(0),
      I1 => add_ln840_135_reg_21041(0),
      I2 => xor_ln1019_283_reg_21021,
      O => \accu_V_72_reg_22061[3]_i_14_n_3\
    );
\accu_V_72_reg_22061[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_72_reg_22061[3]_i_9_n_3\,
      I1 => \accu_V_72_reg_22061_reg[7]_i_4_n_8\,
      I2 => \accu_V_72_reg_22061[3]_i_10_n_3\,
      O => \accu_V_72_reg_22061[3]_i_2_n_3\
    );
\accu_V_72_reg_22061[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_72_reg_22061[3]_i_11_n_3\,
      I1 => \accu_V_72_reg_22061_reg[7]_i_4_n_9\,
      I2 => \accu_V_72_reg_22061[3]_i_12_n_3\,
      O => \accu_V_72_reg_22061[3]_i_3_n_3\
    );
\accu_V_72_reg_22061[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => xor_ln1019_283_reg_21021,
      I1 => add_ln840_135_reg_21041(0),
      I2 => add_ln840_138_reg_21051(0),
      I3 => \accu_V_72_reg_22061_reg[7]_i_4_n_10\,
      I4 => \accu_V_72_reg_22061[3]_i_13_n_3\,
      O => \accu_V_72_reg_22061[3]_i_4_n_3\
    );
\accu_V_72_reg_22061[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \accu_V_72_reg_22061[3]_i_10_n_3\,
      I1 => \accu_V_72_reg_22061_reg[7]_i_4_n_8\,
      I2 => \accu_V_72_reg_22061[3]_i_9_n_3\,
      I3 => \accu_V_72_reg_22061_reg[7]_i_4_n_7\,
      I4 => \accu_V_72_reg_22061[7]_i_9_n_3\,
      O => \accu_V_72_reg_22061[3]_i_5_n_3\
    );
\accu_V_72_reg_22061[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_72_reg_22061[3]_i_3_n_3\,
      I1 => \accu_V_72_reg_22061_reg[7]_i_4_n_8\,
      I2 => \accu_V_72_reg_22061[3]_i_9_n_3\,
      I3 => \accu_V_72_reg_22061[3]_i_10_n_3\,
      O => \accu_V_72_reg_22061[3]_i_6_n_3\
    );
\accu_V_72_reg_22061[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_72_reg_22061[3]_i_11_n_3\,
      I1 => \accu_V_72_reg_22061_reg[7]_i_4_n_9\,
      I2 => \accu_V_72_reg_22061[3]_i_12_n_3\,
      I3 => \accu_V_72_reg_22061[3]_i_4_n_3\,
      O => \accu_V_72_reg_22061[3]_i_7_n_3\
    );
\accu_V_72_reg_22061[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln840_132_reg_21036(0),
      I1 => add_ln840_136_reg_21046(0),
      I2 => add_ln840_140_reg_21056(0),
      I3 => \accu_V_72_reg_22061[3]_i_14_n_3\,
      I4 => \accu_V_72_reg_22061_reg[7]_i_4_n_10\,
      O => \accu_V_72_reg_22061[3]_i_8_n_3\
    );
\accu_V_72_reg_22061[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => add_ln840_138_reg_21051(1),
      I1 => add_ln840_135_reg_21041(1),
      I2 => add_ln840_138_reg_21051(0),
      I3 => xor_ln1019_283_reg_21021,
      I4 => add_ln840_135_reg_21041(0),
      O => \accu_V_72_reg_22061[3]_i_9_n_3\
    );
\accu_V_72_reg_22061[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      I1 => accu_V_8_fu_1310(1),
      I2 => add_ln840_131_reg_21031(1),
      I3 => add_ln840_129_reg_21026(1),
      O => \accu_V_72_reg_22061[7]_i_10_n_3\
    );
\accu_V_72_reg_22061[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      I1 => accu_V_8_fu_1310(0),
      I2 => add_ln840_131_reg_21031(0),
      I3 => add_ln840_129_reg_21026(0),
      O => \accu_V_72_reg_22061[7]_i_11_n_3\
    );
\accu_V_72_reg_22061[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_8_fu_1310(3),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_40_fu_16461_p3(3)
    );
\accu_V_72_reg_22061[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => add_ln840_129_reg_21026(1),
      I1 => add_ln840_131_reg_21031(1),
      I2 => accu_V_8_fu_1310(1),
      I3 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      I4 => accu_V_8_fu_1310(2),
      O => \accu_V_72_reg_22061[7]_i_13_n_3\
    );
\accu_V_72_reg_22061[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \accu_V_72_reg_22061[7]_i_11_n_3\,
      I1 => add_ln840_131_reg_21031(1),
      I2 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      I3 => accu_V_8_fu_1310(1),
      I4 => add_ln840_129_reg_21026(1),
      O => \accu_V_72_reg_22061[7]_i_14_n_3\
    );
\accu_V_72_reg_22061[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      I1 => accu_V_8_fu_1310(0),
      I2 => add_ln840_131_reg_21031(0),
      I3 => add_ln840_129_reg_21026(0),
      O => \accu_V_72_reg_22061[7]_i_15_n_3\
    );
\accu_V_72_reg_22061[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \accu_V_72_reg_22061[7]_i_9_n_3\,
      I1 => \accu_V_72_reg_22061_reg[7]_i_4_n_7\,
      I2 => \accu_V_72_reg_22061_reg[7]_i_2_n_10\,
      O => \accu_V_72_reg_22061[7]_i_3_n_3\
    );
\accu_V_72_reg_22061[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_8_fu_1310(7),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_40_fu_16461_p3(7)
    );
\accu_V_72_reg_22061[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_8_fu_1310(6),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_40_fu_16461_p3(6)
    );
\accu_V_72_reg_22061[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_8_fu_1310(5),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_40_fu_16461_p3(5)
    );
\accu_V_72_reg_22061[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_8_fu_1310(4),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_40_fu_16461_p3(4)
    );
\accu_V_72_reg_22061[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E800000000000000"
    )
        port map (
      I0 => add_ln840_136_reg_21046(0),
      I1 => add_ln840_132_reg_21036(0),
      I2 => add_ln840_140_reg_21056(0),
      I3 => add_ln840_140_reg_21056(1),
      I4 => add_ln840_136_reg_21046(1),
      I5 => add_ln840_132_reg_21036(1),
      O => \accu_V_72_reg_22061[7]_i_9_n_3\
    );
\accu_V_72_reg_22061_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_72_fu_17310_p2(0),
      Q => accu_V_8_fu_1310(0),
      R => '0'
    );
\accu_V_72_reg_22061_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_72_fu_17310_p2(10),
      Q => accu_V_8_fu_1310(10),
      R => '0'
    );
\accu_V_72_reg_22061_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_72_reg_22061_reg[7]_i_1_n_3\,
      CO(3 downto 2) => \NLW_accu_V_72_reg_22061_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_72_reg_22061_reg[10]_i_1_n_5\,
      CO(0) => \accu_V_72_reg_22061_reg[10]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accu_V_72_reg_22061_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => accu_V_72_fu_17310_p2(10 downto 8),
      S(3) => '0',
      S(2) => \accu_V_72_reg_22061_reg[10]_i_2_n_8\,
      S(1) => \accu_V_72_reg_22061_reg[10]_i_2_n_9\,
      S(0) => \accu_V_72_reg_22061_reg[10]_i_2_n_10\
    );
\accu_V_72_reg_22061_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_72_reg_22061_reg[7]_i_2_n_3\,
      CO(3 downto 2) => \NLW_accu_V_72_reg_22061_reg[10]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_72_reg_22061_reg[10]_i_2_n_5\,
      CO(0) => \accu_V_72_reg_22061_reg[10]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accu_V_72_reg_22061_reg[10]_i_2_O_UNCONNECTED\(3),
      O(2) => \accu_V_72_reg_22061_reg[10]_i_2_n_8\,
      O(1) => \accu_V_72_reg_22061_reg[10]_i_2_n_9\,
      O(0) => \accu_V_72_reg_22061_reg[10]_i_2_n_10\,
      S(3) => '0',
      S(2 downto 0) => accu_V_40_fu_16461_p3(10 downto 8)
    );
\accu_V_72_reg_22061_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_72_fu_17310_p2(1),
      Q => accu_V_8_fu_1310(1),
      R => '0'
    );
\accu_V_72_reg_22061_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_72_fu_17310_p2(2),
      Q => accu_V_8_fu_1310(2),
      R => '0'
    );
\accu_V_72_reg_22061_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_72_fu_17310_p2(3),
      Q => accu_V_8_fu_1310(3),
      R => '0'
    );
\accu_V_72_reg_22061_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_72_reg_22061_reg[3]_i_1_n_3\,
      CO(2) => \accu_V_72_reg_22061_reg[3]_i_1_n_4\,
      CO(1) => \accu_V_72_reg_22061_reg[3]_i_1_n_5\,
      CO(0) => \accu_V_72_reg_22061_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_72_reg_22061[3]_i_2_n_3\,
      DI(2) => \accu_V_72_reg_22061[3]_i_3_n_3\,
      DI(1) => \accu_V_72_reg_22061[3]_i_4_n_3\,
      DI(0) => '0',
      O(3 downto 0) => accu_V_72_fu_17310_p2(3 downto 0),
      S(3) => \accu_V_72_reg_22061[3]_i_5_n_3\,
      S(2) => \accu_V_72_reg_22061[3]_i_6_n_3\,
      S(1) => \accu_V_72_reg_22061[3]_i_7_n_3\,
      S(0) => \accu_V_72_reg_22061[3]_i_8_n_3\
    );
\accu_V_72_reg_22061_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_72_fu_17310_p2(4),
      Q => accu_V_8_fu_1310(4),
      R => '0'
    );
\accu_V_72_reg_22061_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_72_fu_17310_p2(5),
      Q => accu_V_8_fu_1310(5),
      R => '0'
    );
\accu_V_72_reg_22061_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_72_fu_17310_p2(6),
      Q => accu_V_8_fu_1310(6),
      R => '0'
    );
\accu_V_72_reg_22061_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_72_fu_17310_p2(7),
      Q => accu_V_8_fu_1310(7),
      R => '0'
    );
\accu_V_72_reg_22061_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_72_reg_22061_reg[3]_i_1_n_3\,
      CO(3) => \accu_V_72_reg_22061_reg[7]_i_1_n_3\,
      CO(2) => \accu_V_72_reg_22061_reg[7]_i_1_n_4\,
      CO(1) => \accu_V_72_reg_22061_reg[7]_i_1_n_5\,
      CO(0) => \accu_V_72_reg_22061_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \accu_V_72_reg_22061_reg[7]_i_2_n_10\,
      O(3 downto 0) => accu_V_72_fu_17310_p2(7 downto 4),
      S(3) => \accu_V_72_reg_22061_reg[7]_i_2_n_7\,
      S(2) => \accu_V_72_reg_22061_reg[7]_i_2_n_8\,
      S(1) => \accu_V_72_reg_22061_reg[7]_i_2_n_9\,
      S(0) => \accu_V_72_reg_22061[7]_i_3_n_3\
    );
\accu_V_72_reg_22061_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_72_reg_22061_reg[7]_i_4_n_3\,
      CO(3) => \accu_V_72_reg_22061_reg[7]_i_2_n_3\,
      CO(2) => \accu_V_72_reg_22061_reg[7]_i_2_n_4\,
      CO(1) => \accu_V_72_reg_22061_reg[7]_i_2_n_5\,
      CO(0) => \accu_V_72_reg_22061_reg[7]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \accu_V_72_reg_22061_reg[7]_i_2_n_7\,
      O(2) => \accu_V_72_reg_22061_reg[7]_i_2_n_8\,
      O(1) => \accu_V_72_reg_22061_reg[7]_i_2_n_9\,
      O(0) => \accu_V_72_reg_22061_reg[7]_i_2_n_10\,
      S(3 downto 0) => accu_V_40_fu_16461_p3(7 downto 4)
    );
\accu_V_72_reg_22061_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_72_reg_22061_reg[7]_i_4_n_3\,
      CO(2) => \accu_V_72_reg_22061_reg[7]_i_4_n_4\,
      CO(1) => \accu_V_72_reg_22061_reg[7]_i_4_n_5\,
      CO(0) => \accu_V_72_reg_22061_reg[7]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \accu_V_72_reg_22061[7]_i_10_n_3\,
      DI(1) => \accu_V_72_reg_22061[7]_i_11_n_3\,
      DI(0) => '0',
      O(3) => \accu_V_72_reg_22061_reg[7]_i_4_n_7\,
      O(2) => \accu_V_72_reg_22061_reg[7]_i_4_n_8\,
      O(1) => \accu_V_72_reg_22061_reg[7]_i_4_n_9\,
      O(0) => \accu_V_72_reg_22061_reg[7]_i_4_n_10\,
      S(3) => accu_V_40_fu_16461_p3(3),
      S(2) => \accu_V_72_reg_22061[7]_i_13_n_3\,
      S(1) => \accu_V_72_reg_22061[7]_i_14_n_3\,
      S(0) => \accu_V_72_reg_22061[7]_i_15_n_3\
    );
\accu_V_72_reg_22061_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_72_fu_17310_p2(8),
      Q => accu_V_8_fu_1310(8),
      R => '0'
    );
\accu_V_72_reg_22061_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_72_fu_17310_p2(9),
      Q => accu_V_8_fu_1310(9),
      R => '0'
    );
\accu_V_73_reg_22066[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_9_fu_1314(10),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_41_fu_16454_p3(10)
    );
\accu_V_73_reg_22066[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_9_fu_1314(9),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_41_fu_16454_p3(9)
    );
\accu_V_73_reg_22066[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_9_fu_1314(8),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_41_fu_16454_p3(8)
    );
\accu_V_73_reg_22066[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FFFFE8FFE8E800"
    )
        port map (
      I0 => add_ln840_152_reg_21086(0),
      I1 => add_ln840_148_reg_21076(0),
      I2 => add_ln840_156_reg_21096(0),
      I3 => add_ln840_156_reg_21096(1),
      I4 => add_ln840_148_reg_21076(1),
      I5 => add_ln840_152_reg_21086(1),
      O => \accu_V_73_reg_22066[3]_i_10_n_3\
    );
\accu_V_73_reg_22066[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln840_154_reg_21091(0),
      I1 => xor_ln1019_315_reg_21061,
      I2 => add_ln840_151_reg_21081(0),
      I3 => add_ln840_154_reg_21091(1),
      I4 => add_ln840_151_reg_21081(1),
      O => \accu_V_73_reg_22066[3]_i_11_n_3\
    );
\accu_V_73_reg_22066[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln840_156_reg_21096(0),
      I1 => add_ln840_148_reg_21076(0),
      I2 => add_ln840_152_reg_21086(0),
      I3 => add_ln840_148_reg_21076(1),
      I4 => add_ln840_152_reg_21086(1),
      I5 => add_ln840_156_reg_21096(1),
      O => \accu_V_73_reg_22066[3]_i_12_n_3\
    );
\accu_V_73_reg_22066[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_156_reg_21096(0),
      I1 => add_ln840_152_reg_21086(0),
      I2 => add_ln840_148_reg_21076(0),
      O => \accu_V_73_reg_22066[3]_i_13_n_3\
    );
\accu_V_73_reg_22066[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_154_reg_21091(0),
      I1 => add_ln840_151_reg_21081(0),
      I2 => xor_ln1019_315_reg_21061,
      O => \accu_V_73_reg_22066[3]_i_14_n_3\
    );
\accu_V_73_reg_22066[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_73_reg_22066[3]_i_9_n_3\,
      I1 => \accu_V_73_reg_22066_reg[7]_i_4_n_8\,
      I2 => \accu_V_73_reg_22066[3]_i_10_n_3\,
      O => \accu_V_73_reg_22066[3]_i_2_n_3\
    );
\accu_V_73_reg_22066[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \accu_V_73_reg_22066[3]_i_11_n_3\,
      I1 => \accu_V_73_reg_22066_reg[7]_i_4_n_9\,
      I2 => \accu_V_73_reg_22066[3]_i_12_n_3\,
      O => \accu_V_73_reg_22066[3]_i_3_n_3\
    );
\accu_V_73_reg_22066[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => xor_ln1019_315_reg_21061,
      I1 => add_ln840_151_reg_21081(0),
      I2 => add_ln840_154_reg_21091(0),
      I3 => \accu_V_73_reg_22066_reg[7]_i_4_n_10\,
      I4 => \accu_V_73_reg_22066[3]_i_13_n_3\,
      O => \accu_V_73_reg_22066[3]_i_4_n_3\
    );
\accu_V_73_reg_22066[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \accu_V_73_reg_22066[3]_i_10_n_3\,
      I1 => \accu_V_73_reg_22066_reg[7]_i_4_n_8\,
      I2 => \accu_V_73_reg_22066[3]_i_9_n_3\,
      I3 => \accu_V_73_reg_22066_reg[7]_i_4_n_7\,
      I4 => \accu_V_73_reg_22066[7]_i_9_n_3\,
      O => \accu_V_73_reg_22066[3]_i_5_n_3\
    );
\accu_V_73_reg_22066[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_73_reg_22066[3]_i_3_n_3\,
      I1 => \accu_V_73_reg_22066_reg[7]_i_4_n_8\,
      I2 => \accu_V_73_reg_22066[3]_i_9_n_3\,
      I3 => \accu_V_73_reg_22066[3]_i_10_n_3\,
      O => \accu_V_73_reg_22066[3]_i_6_n_3\
    );
\accu_V_73_reg_22066[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \accu_V_73_reg_22066[3]_i_11_n_3\,
      I1 => \accu_V_73_reg_22066_reg[7]_i_4_n_9\,
      I2 => \accu_V_73_reg_22066[3]_i_12_n_3\,
      I3 => \accu_V_73_reg_22066[3]_i_4_n_3\,
      O => \accu_V_73_reg_22066[3]_i_7_n_3\
    );
\accu_V_73_reg_22066[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln840_148_reg_21076(0),
      I1 => add_ln840_152_reg_21086(0),
      I2 => add_ln840_156_reg_21096(0),
      I3 => \accu_V_73_reg_22066[3]_i_14_n_3\,
      I4 => \accu_V_73_reg_22066_reg[7]_i_4_n_10\,
      O => \accu_V_73_reg_22066[3]_i_8_n_3\
    );
\accu_V_73_reg_22066[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => add_ln840_154_reg_21091(1),
      I1 => add_ln840_151_reg_21081(1),
      I2 => add_ln840_154_reg_21091(0),
      I3 => xor_ln1019_315_reg_21061,
      I4 => add_ln840_151_reg_21081(0),
      O => \accu_V_73_reg_22066[3]_i_9_n_3\
    );
\accu_V_73_reg_22066[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      I1 => accu_V_9_fu_1314(1),
      I2 => add_ln840_147_reg_21071(1),
      I3 => add_ln840_145_reg_21066(1),
      O => \accu_V_73_reg_22066[7]_i_10_n_3\
    );
\accu_V_73_reg_22066[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      I1 => accu_V_9_fu_1314(0),
      I2 => add_ln840_147_reg_21071(0),
      I3 => add_ln840_145_reg_21066(0),
      O => \accu_V_73_reg_22066[7]_i_11_n_3\
    );
\accu_V_73_reg_22066[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_9_fu_1314(3),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_41_fu_16454_p3(3)
    );
\accu_V_73_reg_22066[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => add_ln840_145_reg_21066(1),
      I1 => add_ln840_147_reg_21071(1),
      I2 => accu_V_9_fu_1314(1),
      I3 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      I4 => accu_V_9_fu_1314(2),
      O => \accu_V_73_reg_22066[7]_i_13_n_3\
    );
\accu_V_73_reg_22066[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \accu_V_73_reg_22066[7]_i_11_n_3\,
      I1 => add_ln840_147_reg_21071(1),
      I2 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      I3 => accu_V_9_fu_1314(1),
      I4 => add_ln840_145_reg_21066(1),
      O => \accu_V_73_reg_22066[7]_i_14_n_3\
    );
\accu_V_73_reg_22066[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      I1 => accu_V_9_fu_1314(0),
      I2 => add_ln840_147_reg_21071(0),
      I3 => add_ln840_145_reg_21066(0),
      O => \accu_V_73_reg_22066[7]_i_15_n_3\
    );
\accu_V_73_reg_22066[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \accu_V_73_reg_22066[7]_i_9_n_3\,
      I1 => \accu_V_73_reg_22066_reg[7]_i_4_n_7\,
      I2 => \accu_V_73_reg_22066_reg[7]_i_2_n_10\,
      O => \accu_V_73_reg_22066[7]_i_3_n_3\
    );
\accu_V_73_reg_22066[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_9_fu_1314(7),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_41_fu_16454_p3(7)
    );
\accu_V_73_reg_22066[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_9_fu_1314(6),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_41_fu_16454_p3(6)
    );
\accu_V_73_reg_22066[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_9_fu_1314(5),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_41_fu_16454_p3(5)
    );
\accu_V_73_reg_22066[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => accu_V_9_fu_1314(4),
      I1 => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      O => accu_V_41_fu_16454_p3(4)
    );
\accu_V_73_reg_22066[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E800000000000000"
    )
        port map (
      I0 => add_ln840_152_reg_21086(0),
      I1 => add_ln840_148_reg_21076(0),
      I2 => add_ln840_156_reg_21096(0),
      I3 => add_ln840_156_reg_21096(1),
      I4 => add_ln840_152_reg_21086(1),
      I5 => add_ln840_148_reg_21076(1),
      O => \accu_V_73_reg_22066[7]_i_9_n_3\
    );
\accu_V_73_reg_22066_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_73_fu_17398_p2(0),
      Q => accu_V_9_fu_1314(0),
      R => '0'
    );
\accu_V_73_reg_22066_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_73_fu_17398_p2(10),
      Q => accu_V_9_fu_1314(10),
      R => '0'
    );
\accu_V_73_reg_22066_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_73_reg_22066_reg[7]_i_1_n_3\,
      CO(3 downto 2) => \NLW_accu_V_73_reg_22066_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_73_reg_22066_reg[10]_i_1_n_5\,
      CO(0) => \accu_V_73_reg_22066_reg[10]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accu_V_73_reg_22066_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => accu_V_73_fu_17398_p2(10 downto 8),
      S(3) => '0',
      S(2) => \accu_V_73_reg_22066_reg[10]_i_2_n_8\,
      S(1) => \accu_V_73_reg_22066_reg[10]_i_2_n_9\,
      S(0) => \accu_V_73_reg_22066_reg[10]_i_2_n_10\
    );
\accu_V_73_reg_22066_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_73_reg_22066_reg[7]_i_2_n_3\,
      CO(3 downto 2) => \NLW_accu_V_73_reg_22066_reg[10]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \accu_V_73_reg_22066_reg[10]_i_2_n_5\,
      CO(0) => \accu_V_73_reg_22066_reg[10]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_accu_V_73_reg_22066_reg[10]_i_2_O_UNCONNECTED\(3),
      O(2) => \accu_V_73_reg_22066_reg[10]_i_2_n_8\,
      O(1) => \accu_V_73_reg_22066_reg[10]_i_2_n_9\,
      O(0) => \accu_V_73_reg_22066_reg[10]_i_2_n_10\,
      S(3) => '0',
      S(2 downto 0) => accu_V_41_fu_16454_p3(10 downto 8)
    );
\accu_V_73_reg_22066_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_73_fu_17398_p2(1),
      Q => accu_V_9_fu_1314(1),
      R => '0'
    );
\accu_V_73_reg_22066_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_73_fu_17398_p2(2),
      Q => accu_V_9_fu_1314(2),
      R => '0'
    );
\accu_V_73_reg_22066_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_73_fu_17398_p2(3),
      Q => accu_V_9_fu_1314(3),
      R => '0'
    );
\accu_V_73_reg_22066_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_73_reg_22066_reg[3]_i_1_n_3\,
      CO(2) => \accu_V_73_reg_22066_reg[3]_i_1_n_4\,
      CO(1) => \accu_V_73_reg_22066_reg[3]_i_1_n_5\,
      CO(0) => \accu_V_73_reg_22066_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \accu_V_73_reg_22066[3]_i_2_n_3\,
      DI(2) => \accu_V_73_reg_22066[3]_i_3_n_3\,
      DI(1) => \accu_V_73_reg_22066[3]_i_4_n_3\,
      DI(0) => '0',
      O(3 downto 0) => accu_V_73_fu_17398_p2(3 downto 0),
      S(3) => \accu_V_73_reg_22066[3]_i_5_n_3\,
      S(2) => \accu_V_73_reg_22066[3]_i_6_n_3\,
      S(1) => \accu_V_73_reg_22066[3]_i_7_n_3\,
      S(0) => \accu_V_73_reg_22066[3]_i_8_n_3\
    );
\accu_V_73_reg_22066_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_73_fu_17398_p2(4),
      Q => accu_V_9_fu_1314(4),
      R => '0'
    );
\accu_V_73_reg_22066_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_73_fu_17398_p2(5),
      Q => accu_V_9_fu_1314(5),
      R => '0'
    );
\accu_V_73_reg_22066_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_73_fu_17398_p2(6),
      Q => accu_V_9_fu_1314(6),
      R => '0'
    );
\accu_V_73_reg_22066_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_73_fu_17398_p2(7),
      Q => accu_V_9_fu_1314(7),
      R => '0'
    );
\accu_V_73_reg_22066_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_73_reg_22066_reg[3]_i_1_n_3\,
      CO(3) => \accu_V_73_reg_22066_reg[7]_i_1_n_3\,
      CO(2) => \accu_V_73_reg_22066_reg[7]_i_1_n_4\,
      CO(1) => \accu_V_73_reg_22066_reg[7]_i_1_n_5\,
      CO(0) => \accu_V_73_reg_22066_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \accu_V_73_reg_22066_reg[7]_i_2_n_10\,
      O(3 downto 0) => accu_V_73_fu_17398_p2(7 downto 4),
      S(3) => \accu_V_73_reg_22066_reg[7]_i_2_n_7\,
      S(2) => \accu_V_73_reg_22066_reg[7]_i_2_n_8\,
      S(1) => \accu_V_73_reg_22066_reg[7]_i_2_n_9\,
      S(0) => \accu_V_73_reg_22066[7]_i_3_n_3\
    );
\accu_V_73_reg_22066_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \accu_V_73_reg_22066_reg[7]_i_4_n_3\,
      CO(3) => \accu_V_73_reg_22066_reg[7]_i_2_n_3\,
      CO(2) => \accu_V_73_reg_22066_reg[7]_i_2_n_4\,
      CO(1) => \accu_V_73_reg_22066_reg[7]_i_2_n_5\,
      CO(0) => \accu_V_73_reg_22066_reg[7]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \accu_V_73_reg_22066_reg[7]_i_2_n_7\,
      O(2) => \accu_V_73_reg_22066_reg[7]_i_2_n_8\,
      O(1) => \accu_V_73_reg_22066_reg[7]_i_2_n_9\,
      O(0) => \accu_V_73_reg_22066_reg[7]_i_2_n_10\,
      S(3 downto 0) => accu_V_41_fu_16454_p3(7 downto 4)
    );
\accu_V_73_reg_22066_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accu_V_73_reg_22066_reg[7]_i_4_n_3\,
      CO(2) => \accu_V_73_reg_22066_reg[7]_i_4_n_4\,
      CO(1) => \accu_V_73_reg_22066_reg[7]_i_4_n_5\,
      CO(0) => \accu_V_73_reg_22066_reg[7]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \accu_V_73_reg_22066[7]_i_10_n_3\,
      DI(1) => \accu_V_73_reg_22066[7]_i_11_n_3\,
      DI(0) => '0',
      O(3) => \accu_V_73_reg_22066_reg[7]_i_4_n_7\,
      O(2) => \accu_V_73_reg_22066_reg[7]_i_4_n_8\,
      O(1) => \accu_V_73_reg_22066_reg[7]_i_4_n_9\,
      O(0) => \accu_V_73_reg_22066_reg[7]_i_4_n_10\,
      S(3) => accu_V_41_fu_16454_p3(3),
      S(2) => \accu_V_73_reg_22066[7]_i_13_n_3\,
      S(1) => \accu_V_73_reg_22066[7]_i_14_n_3\,
      S(0) => \accu_V_73_reg_22066[7]_i_15_n_3\
    );
\accu_V_73_reg_22066_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_73_fu_17398_p2(8),
      Q => accu_V_9_fu_1314(8),
      R => '0'
    );
\accu_V_73_reg_22066_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accu_V_10_fu_13180,
      D => accu_V_73_fu_17398_p2(9),
      Q => accu_V_9_fu_1314(9),
      R => '0'
    );
\add_ln840_100_reg_20956_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_100_reg_20956_reg[1]_0\(0),
      Q => add_ln840_100_reg_20956(0),
      R => '0'
    );
\add_ln840_100_reg_20956_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_100_reg_20956_reg[1]_0\(1),
      Q => add_ln840_100_reg_20956(1),
      R => '0'
    );
\add_ln840_103_reg_20961_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_103_reg_20961_reg[1]_0\(0),
      Q => add_ln840_103_reg_20961(0),
      R => '0'
    );
\add_ln840_103_reg_20961_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_103_reg_20961_reg[1]_0\(1),
      Q => add_ln840_103_reg_20961(1),
      R => '0'
    );
\add_ln840_104_reg_20966_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_104_reg_20966_reg[1]_0\(0),
      Q => add_ln840_104_reg_20966(0),
      R => '0'
    );
\add_ln840_104_reg_20966_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_104_reg_20966_reg[1]_0\(1),
      Q => add_ln840_104_reg_20966(1),
      R => '0'
    );
\add_ln840_106_reg_20971_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_106_reg_20971_reg[1]_0\(0),
      Q => add_ln840_106_reg_20971(0),
      R => '0'
    );
\add_ln840_106_reg_20971_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_106_reg_20971_reg[1]_0\(1),
      Q => add_ln840_106_reg_20971(1),
      R => '0'
    );
\add_ln840_108_reg_20976_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => add_ln840_108_fu_5442_p2(0),
      Q => add_ln840_108_reg_20976(0),
      R => '0'
    );
\add_ln840_108_reg_20976_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => add_ln840_108_fu_5442_p2(1),
      Q => add_ln840_108_reg_20976(1),
      R => '0'
    );
\add_ln840_10_reg_20731_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_10_reg_20731_reg[1]_0\(0),
      Q => add_ln840_10_reg_20731(0),
      R => '0'
    );
\add_ln840_10_reg_20731_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_10_reg_20731_reg[1]_0\(1),
      Q => add_ln840_10_reg_20731(1),
      R => '0'
    );
\add_ln840_113_reg_20986_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_113_reg_20986_reg[1]_0\(0),
      Q => add_ln840_113_reg_20986(0),
      R => '0'
    );
\add_ln840_113_reg_20986_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_113_reg_20986_reg[1]_0\(1),
      Q => add_ln840_113_reg_20986(1),
      R => '0'
    );
\add_ln840_115_reg_20991_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_115_reg_20991_reg[1]_0\(0),
      Q => add_ln840_115_reg_20991(0),
      R => '0'
    );
\add_ln840_115_reg_20991_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_115_reg_20991_reg[1]_0\(1),
      Q => add_ln840_115_reg_20991(1),
      R => '0'
    );
\add_ln840_116_reg_20996_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_116_reg_20996_reg[1]_0\(0),
      Q => add_ln840_116_reg_20996(0),
      R => '0'
    );
\add_ln840_116_reg_20996_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_116_reg_20996_reg[1]_0\(1),
      Q => add_ln840_116_reg_20996(1),
      R => '0'
    );
\add_ln840_119_reg_21001_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_119_reg_21001_reg[1]_0\(0),
      Q => add_ln840_119_reg_21001(0),
      R => '0'
    );
\add_ln840_119_reg_21001_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_119_reg_21001_reg[1]_0\(1),
      Q => add_ln840_119_reg_21001(1),
      R => '0'
    );
\add_ln840_120_reg_21006_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_120_reg_21006_reg[1]_0\(0),
      Q => add_ln840_120_reg_21006(0),
      R => '0'
    );
\add_ln840_120_reg_21006_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_120_reg_21006_reg[1]_0\(1),
      Q => add_ln840_120_reg_21006(1),
      R => '0'
    );
\add_ln840_122_reg_21011_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_122_reg_21011_reg[1]_0\(0),
      Q => add_ln840_122_reg_21011(0),
      R => '0'
    );
\add_ln840_122_reg_21011_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_122_reg_21011_reg[1]_0\(1),
      Q => add_ln840_122_reg_21011(1),
      R => '0'
    );
\add_ln840_124_reg_21016_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => add_ln840_124_fu_5870_p2(0),
      Q => add_ln840_124_reg_21016(0),
      R => '0'
    );
\add_ln840_124_reg_21016_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => add_ln840_124_fu_5870_p2(1),
      Q => add_ln840_124_reg_21016(1),
      R => '0'
    );
\add_ln840_129_reg_21026_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_129_reg_21026_reg[1]_0\(0),
      Q => add_ln840_129_reg_21026(0),
      R => '0'
    );
\add_ln840_129_reg_21026_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_129_reg_21026_reg[1]_0\(1),
      Q => add_ln840_129_reg_21026(1),
      R => '0'
    );
\add_ln840_12_reg_20736_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => add_ln840_12_fu_2874_p2(0),
      Q => add_ln840_12_reg_20736(0),
      R => '0'
    );
\add_ln840_12_reg_20736_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => add_ln840_12_fu_2874_p2(1),
      Q => add_ln840_12_reg_20736(1),
      R => '0'
    );
\add_ln840_131_reg_21031_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_131_reg_21031_reg[1]_0\(0),
      Q => add_ln840_131_reg_21031(0),
      R => '0'
    );
\add_ln840_131_reg_21031_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_131_reg_21031_reg[1]_0\(1),
      Q => add_ln840_131_reg_21031(1),
      R => '0'
    );
\add_ln840_132_reg_21036_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_132_reg_21036_reg[1]_0\(0),
      Q => add_ln840_132_reg_21036(0),
      R => '0'
    );
\add_ln840_132_reg_21036_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_132_reg_21036_reg[1]_0\(1),
      Q => add_ln840_132_reg_21036(1),
      R => '0'
    );
\add_ln840_135_reg_21041_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_135_reg_21041_reg[1]_0\(0),
      Q => add_ln840_135_reg_21041(0),
      R => '0'
    );
\add_ln840_135_reg_21041_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_135_reg_21041_reg[1]_0\(1),
      Q => add_ln840_135_reg_21041(1),
      R => '0'
    );
\add_ln840_136_reg_21046_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_136_reg_21046_reg[1]_0\(0),
      Q => add_ln840_136_reg_21046(0),
      R => '0'
    );
\add_ln840_136_reg_21046_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_136_reg_21046_reg[1]_0\(1),
      Q => add_ln840_136_reg_21046(1),
      R => '0'
    );
\add_ln840_138_reg_21051_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_138_reg_21051_reg[1]_0\(0),
      Q => add_ln840_138_reg_21051(0),
      R => '0'
    );
\add_ln840_138_reg_21051_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_138_reg_21051_reg[1]_0\(1),
      Q => add_ln840_138_reg_21051(1),
      R => '0'
    );
\add_ln840_140_reg_21056_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => add_ln840_140_fu_6298_p2(0),
      Q => add_ln840_140_reg_21056(0),
      R => '0'
    );
\add_ln840_140_reg_21056_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => add_ln840_140_fu_6298_p2(1),
      Q => add_ln840_140_reg_21056(1),
      R => '0'
    );
\add_ln840_145_reg_21066_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_145_reg_21066_reg[1]_0\(0),
      Q => add_ln840_145_reg_21066(0),
      R => '0'
    );
\add_ln840_145_reg_21066_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_145_reg_21066_reg[1]_0\(1),
      Q => add_ln840_145_reg_21066(1),
      R => '0'
    );
\add_ln840_147_reg_21071_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_147_reg_21071_reg[1]_0\(0),
      Q => add_ln840_147_reg_21071(0),
      R => '0'
    );
\add_ln840_147_reg_21071_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_147_reg_21071_reg[1]_0\(1),
      Q => add_ln840_147_reg_21071(1),
      R => '0'
    );
\add_ln840_148_reg_21076_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_148_reg_21076_reg[1]_0\(0),
      Q => add_ln840_148_reg_21076(0),
      R => '0'
    );
\add_ln840_148_reg_21076_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_148_reg_21076_reg[1]_0\(1),
      Q => add_ln840_148_reg_21076(1),
      R => '0'
    );
\add_ln840_151_reg_21081_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_151_reg_21081_reg[1]_0\(0),
      Q => add_ln840_151_reg_21081(0),
      R => '0'
    );
\add_ln840_151_reg_21081_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_151_reg_21081_reg[1]_0\(1),
      Q => add_ln840_151_reg_21081(1),
      R => '0'
    );
\add_ln840_152_reg_21086_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_152_reg_21086_reg[1]_0\(0),
      Q => add_ln840_152_reg_21086(0),
      R => '0'
    );
\add_ln840_152_reg_21086_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_152_reg_21086_reg[1]_0\(1),
      Q => add_ln840_152_reg_21086(1),
      R => '0'
    );
\add_ln840_154_reg_21091_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_154_reg_21091_reg[1]_0\(0),
      Q => add_ln840_154_reg_21091(0),
      R => '0'
    );
\add_ln840_154_reg_21091_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_154_reg_21091_reg[1]_0\(1),
      Q => add_ln840_154_reg_21091(1),
      R => '0'
    );
\add_ln840_156_reg_21096_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => add_ln840_156_fu_6726_p2(0),
      Q => add_ln840_156_reg_21096(0),
      R => '0'
    );
\add_ln840_156_reg_21096_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => add_ln840_156_fu_6726_p2(1),
      Q => add_ln840_156_reg_21096(1),
      R => '0'
    );
\add_ln840_161_reg_21106_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_161_reg_21106_reg[1]_0\(0),
      Q => add_ln840_161_reg_21106(0),
      R => '0'
    );
\add_ln840_161_reg_21106_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_161_reg_21106_reg[1]_0\(1),
      Q => add_ln840_161_reg_21106(1),
      R => '0'
    );
\add_ln840_163_reg_21111_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_163_reg_21111_reg[1]_0\(0),
      Q => add_ln840_163_reg_21111(0),
      R => '0'
    );
\add_ln840_163_reg_21111_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_163_reg_21111_reg[1]_0\(1),
      Q => add_ln840_163_reg_21111(1),
      R => '0'
    );
\add_ln840_164_reg_21116_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_164_reg_21116_reg[1]_0\(0),
      Q => add_ln840_164_reg_21116(0),
      R => '0'
    );
\add_ln840_164_reg_21116_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_164_reg_21116_reg[1]_0\(1),
      Q => add_ln840_164_reg_21116(1),
      R => '0'
    );
\add_ln840_167_reg_21121_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_167_reg_21121_reg[1]_0\(0),
      Q => add_ln840_167_reg_21121(0),
      R => '0'
    );
\add_ln840_167_reg_21121_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_167_reg_21121_reg[1]_0\(1),
      Q => add_ln840_167_reg_21121(1),
      R => '0'
    );
\add_ln840_168_reg_21126_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_168_reg_21126_reg[1]_0\(0),
      Q => add_ln840_168_reg_21126(0),
      R => '0'
    );
\add_ln840_168_reg_21126_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_168_reg_21126_reg[1]_0\(1),
      Q => add_ln840_168_reg_21126(1),
      R => '0'
    );
\add_ln840_170_reg_21131_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_170_reg_21131_reg[1]_0\(0),
      Q => add_ln840_170_reg_21131(0),
      R => '0'
    );
\add_ln840_170_reg_21131_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_170_reg_21131_reg[1]_0\(1),
      Q => add_ln840_170_reg_21131(1),
      R => '0'
    );
\add_ln840_172_reg_21136_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => add_ln840_172_fu_7154_p2(0),
      Q => add_ln840_172_reg_21136(0),
      R => '0'
    );
\add_ln840_172_reg_21136_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => add_ln840_172_fu_7154_p2(1),
      Q => add_ln840_172_reg_21136(1),
      R => '0'
    );
\add_ln840_177_reg_21146_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_177_reg_21146_reg[1]_0\(0),
      Q => add_ln840_177_reg_21146(0),
      R => '0'
    );
\add_ln840_177_reg_21146_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_177_reg_21146_reg[1]_0\(1),
      Q => add_ln840_177_reg_21146(1),
      R => '0'
    );
\add_ln840_179_reg_21151_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_179_reg_21151_reg[1]_0\(0),
      Q => add_ln840_179_reg_21151(0),
      R => '0'
    );
\add_ln840_179_reg_21151_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_179_reg_21151_reg[1]_0\(1),
      Q => add_ln840_179_reg_21151(1),
      R => '0'
    );
\add_ln840_17_reg_20746_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_17_reg_20746_reg[1]_0\(0),
      Q => add_ln840_17_reg_20746(0),
      R => '0'
    );
\add_ln840_17_reg_20746_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_17_reg_20746_reg[1]_0\(1),
      Q => add_ln840_17_reg_20746(1),
      R => '0'
    );
\add_ln840_180_reg_21156_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_180_reg_21156_reg[1]_0\(0),
      Q => add_ln840_180_reg_21156(0),
      R => '0'
    );
\add_ln840_180_reg_21156_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_180_reg_21156_reg[1]_0\(1),
      Q => add_ln840_180_reg_21156(1),
      R => '0'
    );
\add_ln840_183_reg_21161_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_183_reg_21161_reg[1]_0\(0),
      Q => add_ln840_183_reg_21161(0),
      R => '0'
    );
\add_ln840_183_reg_21161_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_183_reg_21161_reg[1]_0\(1),
      Q => add_ln840_183_reg_21161(1),
      R => '0'
    );
\add_ln840_184_reg_21166_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_184_reg_21166_reg[1]_0\(0),
      Q => add_ln840_184_reg_21166(0),
      R => '0'
    );
\add_ln840_184_reg_21166_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_184_reg_21166_reg[1]_0\(1),
      Q => add_ln840_184_reg_21166(1),
      R => '0'
    );
\add_ln840_186_reg_21171_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_186_reg_21171_reg[1]_0\(0),
      Q => add_ln840_186_reg_21171(0),
      R => '0'
    );
\add_ln840_186_reg_21171_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_186_reg_21171_reg[1]_0\(1),
      Q => add_ln840_186_reg_21171(1),
      R => '0'
    );
\add_ln840_188_reg_21176_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => add_ln840_188_fu_7582_p2(0),
      Q => add_ln840_188_reg_21176(0),
      R => '0'
    );
\add_ln840_188_reg_21176_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => add_ln840_188_fu_7582_p2(1),
      Q => add_ln840_188_reg_21176(1),
      R => '0'
    );
\add_ln840_193_reg_21186_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_193_reg_21186_reg[1]_0\(0),
      Q => add_ln840_193_reg_21186(0),
      R => '0'
    );
\add_ln840_193_reg_21186_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_193_reg_21186_reg[1]_0\(1),
      Q => add_ln840_193_reg_21186(1),
      R => '0'
    );
\add_ln840_195_reg_21191_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_195_reg_21191_reg[1]_0\(0),
      Q => add_ln840_195_reg_21191(0),
      R => '0'
    );
\add_ln840_195_reg_21191_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_195_reg_21191_reg[1]_0\(1),
      Q => add_ln840_195_reg_21191(1),
      R => '0'
    );
\add_ln840_196_reg_21196_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_196_reg_21196_reg[1]_0\(0),
      Q => add_ln840_196_reg_21196(0),
      R => '0'
    );
\add_ln840_196_reg_21196_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_196_reg_21196_reg[1]_0\(1),
      Q => add_ln840_196_reg_21196(1),
      R => '0'
    );
\add_ln840_199_reg_21201_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_199_reg_21201_reg[1]_0\(0),
      Q => add_ln840_199_reg_21201(0),
      R => '0'
    );
\add_ln840_199_reg_21201_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_199_reg_21201_reg[1]_0\(1),
      Q => add_ln840_199_reg_21201(1),
      R => '0'
    );
\add_ln840_19_reg_20751_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_19_reg_20751_reg[1]_0\(0),
      Q => add_ln840_19_reg_20751(0),
      R => '0'
    );
\add_ln840_19_reg_20751_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_19_reg_20751_reg[1]_0\(1),
      Q => add_ln840_19_reg_20751(1),
      R => '0'
    );
\add_ln840_1_reg_20706_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_1_reg_20706_reg[1]_0\(0),
      Q => add_ln840_1_reg_20706(0),
      R => '0'
    );
\add_ln840_1_reg_20706_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_1_reg_20706_reg[1]_0\(1),
      Q => add_ln840_1_reg_20706(1),
      R => '0'
    );
\add_ln840_200_reg_21206_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_200_reg_21206_reg[1]_0\(0),
      Q => add_ln840_200_reg_21206(0),
      R => '0'
    );
\add_ln840_200_reg_21206_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_200_reg_21206_reg[1]_0\(1),
      Q => add_ln840_200_reg_21206(1),
      R => '0'
    );
\add_ln840_202_reg_21211_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_202_reg_21211_reg[1]_0\(0),
      Q => add_ln840_202_reg_21211(0),
      R => '0'
    );
\add_ln840_202_reg_21211_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_202_reg_21211_reg[1]_0\(1),
      Q => add_ln840_202_reg_21211(1),
      R => '0'
    );
\add_ln840_204_reg_21216_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => add_ln840_204_fu_8010_p2(0),
      Q => add_ln840_204_reg_21216(0),
      R => '0'
    );
\add_ln840_204_reg_21216_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => add_ln840_204_fu_8010_p2(1),
      Q => add_ln840_204_reg_21216(1),
      R => '0'
    );
\add_ln840_209_reg_21226_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_209_reg_21226_reg[1]_0\(0),
      Q => add_ln840_209_reg_21226(0),
      R => '0'
    );
\add_ln840_209_reg_21226_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_209_reg_21226_reg[1]_0\(1),
      Q => add_ln840_209_reg_21226(1),
      R => '0'
    );
\add_ln840_20_reg_20756_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_20_reg_20756_reg[1]_0\(0),
      Q => add_ln840_20_reg_20756(0),
      R => '0'
    );
\add_ln840_20_reg_20756_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_20_reg_20756_reg[1]_0\(1),
      Q => add_ln840_20_reg_20756(1),
      R => '0'
    );
\add_ln840_211_reg_21231_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_211_reg_21231_reg[1]_0\(0),
      Q => add_ln840_211_reg_21231(0),
      R => '0'
    );
\add_ln840_211_reg_21231_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_211_reg_21231_reg[1]_0\(1),
      Q => add_ln840_211_reg_21231(1),
      R => '0'
    );
\add_ln840_212_reg_21236_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_212_reg_21236_reg[1]_0\(0),
      Q => add_ln840_212_reg_21236(0),
      R => '0'
    );
\add_ln840_212_reg_21236_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_212_reg_21236_reg[1]_0\(1),
      Q => add_ln840_212_reg_21236(1),
      R => '0'
    );
\add_ln840_215_reg_21241_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_215_reg_21241_reg[1]_0\(0),
      Q => add_ln840_215_reg_21241(0),
      R => '0'
    );
\add_ln840_215_reg_21241_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_215_reg_21241_reg[1]_0\(1),
      Q => add_ln840_215_reg_21241(1),
      R => '0'
    );
\add_ln840_216_reg_21246_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_216_reg_21246_reg[1]_0\(0),
      Q => add_ln840_216_reg_21246(0),
      R => '0'
    );
\add_ln840_216_reg_21246_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_216_reg_21246_reg[1]_0\(1),
      Q => add_ln840_216_reg_21246(1),
      R => '0'
    );
\add_ln840_218_reg_21251_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_218_reg_21251_reg[1]_0\(0),
      Q => add_ln840_218_reg_21251(0),
      R => '0'
    );
\add_ln840_218_reg_21251_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_218_reg_21251_reg[1]_0\(1),
      Q => add_ln840_218_reg_21251(1),
      R => '0'
    );
\add_ln840_220_reg_21256_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => add_ln840_220_fu_8438_p2(0),
      Q => add_ln840_220_reg_21256(0),
      R => '0'
    );
\add_ln840_220_reg_21256_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => add_ln840_220_fu_8438_p2(1),
      Q => add_ln840_220_reg_21256(1),
      R => '0'
    );
\add_ln840_225_reg_21266_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_225_reg_21266_reg[1]_0\(0),
      Q => add_ln840_225_reg_21266(0),
      R => '0'
    );
\add_ln840_225_reg_21266_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_225_reg_21266_reg[1]_0\(1),
      Q => add_ln840_225_reg_21266(1),
      R => '0'
    );
\add_ln840_227_reg_21271_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_227_reg_21271_reg[1]_0\(0),
      Q => add_ln840_227_reg_21271(0),
      R => '0'
    );
\add_ln840_227_reg_21271_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_227_reg_21271_reg[1]_0\(1),
      Q => add_ln840_227_reg_21271(1),
      R => '0'
    );
\add_ln840_228_reg_21276_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_228_reg_21276_reg[1]_0\(0),
      Q => add_ln840_228_reg_21276(0),
      R => '0'
    );
\add_ln840_228_reg_21276_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_228_reg_21276_reg[1]_0\(1),
      Q => add_ln840_228_reg_21276(1),
      R => '0'
    );
\add_ln840_231_reg_21281_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_231_reg_21281_reg[1]_0\(0),
      Q => add_ln840_231_reg_21281(0),
      R => '0'
    );
\add_ln840_231_reg_21281_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_231_reg_21281_reg[1]_0\(1),
      Q => add_ln840_231_reg_21281(1),
      R => '0'
    );
\add_ln840_232_reg_21286_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_232_reg_21286_reg[1]_0\(0),
      Q => add_ln840_232_reg_21286(0),
      R => '0'
    );
\add_ln840_232_reg_21286_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_232_reg_21286_reg[1]_0\(1),
      Q => add_ln840_232_reg_21286(1),
      R => '0'
    );
\add_ln840_234_reg_21291_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_234_reg_21291_reg[1]_0\(0),
      Q => add_ln840_234_reg_21291(0),
      R => '0'
    );
\add_ln840_234_reg_21291_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_234_reg_21291_reg[1]_0\(1),
      Q => add_ln840_234_reg_21291(1),
      R => '0'
    );
\add_ln840_236_reg_21296_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => add_ln840_236_fu_8866_p2(0),
      Q => add_ln840_236_reg_21296(0),
      R => '0'
    );
\add_ln840_236_reg_21296_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => add_ln840_236_fu_8866_p2(1),
      Q => add_ln840_236_reg_21296(1),
      R => '0'
    );
\add_ln840_23_reg_20761_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_23_reg_20761_reg[1]_0\(0),
      Q => add_ln840_23_reg_20761(0),
      R => '0'
    );
\add_ln840_23_reg_20761_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_23_reg_20761_reg[1]_0\(1),
      Q => add_ln840_23_reg_20761(1),
      R => '0'
    );
\add_ln840_241_reg_21306_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_241_reg_21306_reg[1]_0\(0),
      Q => add_ln840_241_reg_21306(0),
      R => '0'
    );
\add_ln840_241_reg_21306_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_241_reg_21306_reg[1]_0\(1),
      Q => add_ln840_241_reg_21306(1),
      R => '0'
    );
\add_ln840_243_reg_21311_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_243_reg_21311_reg[1]_0\(0),
      Q => add_ln840_243_reg_21311(0),
      R => '0'
    );
\add_ln840_243_reg_21311_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_243_reg_21311_reg[1]_0\(1),
      Q => add_ln840_243_reg_21311(1),
      R => '0'
    );
\add_ln840_244_reg_21316_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_244_reg_21316_reg[1]_0\(0),
      Q => add_ln840_244_reg_21316(0),
      R => '0'
    );
\add_ln840_244_reg_21316_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_244_reg_21316_reg[1]_0\(1),
      Q => add_ln840_244_reg_21316(1),
      R => '0'
    );
\add_ln840_247_reg_21321_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_247_reg_21321_reg[1]_0\(0),
      Q => add_ln840_247_reg_21321(0),
      R => '0'
    );
\add_ln840_247_reg_21321_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_247_reg_21321_reg[1]_0\(1),
      Q => add_ln840_247_reg_21321(1),
      R => '0'
    );
\add_ln840_248_reg_21326_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_248_reg_21326_reg[1]_0\(0),
      Q => add_ln840_248_reg_21326(0),
      R => '0'
    );
\add_ln840_248_reg_21326_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_248_reg_21326_reg[1]_0\(1),
      Q => add_ln840_248_reg_21326(1),
      R => '0'
    );
\add_ln840_24_reg_20766_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_24_reg_20766_reg[1]_0\(0),
      Q => add_ln840_24_reg_20766(0),
      R => '0'
    );
\add_ln840_24_reg_20766_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_24_reg_20766_reg[1]_0\(1),
      Q => add_ln840_24_reg_20766(1),
      R => '0'
    );
\add_ln840_250_reg_21331_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_250_reg_21331_reg[1]_0\(0),
      Q => add_ln840_250_reg_21331(0),
      R => '0'
    );
\add_ln840_250_reg_21331_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_250_reg_21331_reg[1]_0\(1),
      Q => add_ln840_250_reg_21331(1),
      R => '0'
    );
\add_ln840_252_reg_21336_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => add_ln840_252_fu_9294_p2(0),
      Q => add_ln840_252_reg_21336(0),
      R => '0'
    );
\add_ln840_252_reg_21336_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => add_ln840_252_fu_9294_p2(1),
      Q => add_ln840_252_reg_21336(1),
      R => '0'
    );
\add_ln840_257_reg_21346_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_257_reg_21346_reg[1]_0\(0),
      Q => add_ln840_257_reg_21346(0),
      R => '0'
    );
\add_ln840_257_reg_21346_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_257_reg_21346_reg[1]_0\(1),
      Q => add_ln840_257_reg_21346(1),
      R => '0'
    );
\add_ln840_259_reg_21351_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_259_reg_21351_reg[1]_0\(0),
      Q => add_ln840_259_reg_21351(0),
      R => '0'
    );
\add_ln840_259_reg_21351_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_259_reg_21351_reg[1]_0\(1),
      Q => add_ln840_259_reg_21351(1),
      R => '0'
    );
\add_ln840_260_reg_21356_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_260_reg_21356_reg[1]_0\(0),
      Q => add_ln840_260_reg_21356(0),
      R => '0'
    );
\add_ln840_260_reg_21356_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_260_reg_21356_reg[1]_0\(1),
      Q => add_ln840_260_reg_21356(1),
      R => '0'
    );
\add_ln840_263_reg_21361_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_263_reg_21361_reg[1]_0\(0),
      Q => add_ln840_263_reg_21361(0),
      R => '0'
    );
\add_ln840_263_reg_21361_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_263_reg_21361_reg[1]_0\(1),
      Q => add_ln840_263_reg_21361(1),
      R => '0'
    );
\add_ln840_264_reg_21366_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_264_reg_21366_reg[1]_0\(0),
      Q => add_ln840_264_reg_21366(0),
      R => '0'
    );
\add_ln840_264_reg_21366_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_264_reg_21366_reg[1]_0\(1),
      Q => add_ln840_264_reg_21366(1),
      R => '0'
    );
\add_ln840_266_reg_21371_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_266_reg_21371_reg[1]_0\(0),
      Q => add_ln840_266_reg_21371(0),
      R => '0'
    );
\add_ln840_266_reg_21371_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_266_reg_21371_reg[1]_0\(1),
      Q => add_ln840_266_reg_21371(1),
      R => '0'
    );
\add_ln840_268_reg_21376_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => add_ln840_268_fu_9722_p2(0),
      Q => add_ln840_268_reg_21376(0),
      R => '0'
    );
\add_ln840_268_reg_21376_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => add_ln840_268_fu_9722_p2(1),
      Q => add_ln840_268_reg_21376(1),
      R => '0'
    );
\add_ln840_26_reg_20771_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_26_reg_20771_reg[1]_0\(0),
      Q => add_ln840_26_reg_20771(0),
      R => '0'
    );
\add_ln840_26_reg_20771_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_26_reg_20771_reg[1]_0\(1),
      Q => add_ln840_26_reg_20771(1),
      R => '0'
    );
\add_ln840_273_reg_21386_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_273_reg_21386_reg[1]_0\(0),
      Q => add_ln840_273_reg_21386(0),
      R => '0'
    );
\add_ln840_273_reg_21386_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_273_reg_21386_reg[1]_0\(1),
      Q => add_ln840_273_reg_21386(1),
      R => '0'
    );
\add_ln840_275_reg_21391_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_275_reg_21391_reg[1]_0\(0),
      Q => add_ln840_275_reg_21391(0),
      R => '0'
    );
\add_ln840_275_reg_21391_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_275_reg_21391_reg[1]_0\(1),
      Q => add_ln840_275_reg_21391(1),
      R => '0'
    );
\add_ln840_276_reg_21396_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_276_reg_21396_reg[1]_0\(0),
      Q => add_ln840_276_reg_21396(0),
      R => '0'
    );
\add_ln840_276_reg_21396_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_276_reg_21396_reg[1]_0\(1),
      Q => add_ln840_276_reg_21396(1),
      R => '0'
    );
\add_ln840_279_reg_21401_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_279_reg_21401_reg[1]_0\(0),
      Q => add_ln840_279_reg_21401(0),
      R => '0'
    );
\add_ln840_279_reg_21401_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_279_reg_21401_reg[1]_0\(1),
      Q => add_ln840_279_reg_21401(1),
      R => '0'
    );
\add_ln840_280_reg_21406_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_280_reg_21406_reg[1]_0\(0),
      Q => add_ln840_280_reg_21406(0),
      R => '0'
    );
\add_ln840_280_reg_21406_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_280_reg_21406_reg[1]_0\(1),
      Q => add_ln840_280_reg_21406(1),
      R => '0'
    );
\add_ln840_282_reg_21411_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_282_reg_21411_reg[1]_0\(0),
      Q => add_ln840_282_reg_21411(0),
      R => '0'
    );
\add_ln840_282_reg_21411_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_282_reg_21411_reg[1]_0\(1),
      Q => add_ln840_282_reg_21411(1),
      R => '0'
    );
\add_ln840_284_reg_21416_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => add_ln840_284_fu_10150_p2(0),
      Q => add_ln840_284_reg_21416(0),
      R => '0'
    );
\add_ln840_284_reg_21416_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => add_ln840_284_fu_10150_p2(1),
      Q => add_ln840_284_reg_21416(1),
      R => '0'
    );
\add_ln840_289_reg_21426_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_289_reg_21426_reg[1]_0\(0),
      Q => add_ln840_289_reg_21426(0),
      R => '0'
    );
\add_ln840_289_reg_21426_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_289_reg_21426_reg[1]_0\(1),
      Q => add_ln840_289_reg_21426(1),
      R => '0'
    );
\add_ln840_28_reg_20776_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => add_ln840_28_fu_3302_p2(0),
      Q => add_ln840_28_reg_20776(0),
      R => '0'
    );
\add_ln840_28_reg_20776_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => add_ln840_28_fu_3302_p2(1),
      Q => add_ln840_28_reg_20776(1),
      R => '0'
    );
\add_ln840_291_reg_21431_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_291_reg_21431_reg[1]_0\(0),
      Q => add_ln840_291_reg_21431(0),
      R => '0'
    );
\add_ln840_291_reg_21431_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_291_reg_21431_reg[1]_0\(1),
      Q => add_ln840_291_reg_21431(1),
      R => '0'
    );
\add_ln840_292_reg_21436_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_292_reg_21436_reg[1]_0\(0),
      Q => add_ln840_292_reg_21436(0),
      R => '0'
    );
\add_ln840_292_reg_21436_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_292_reg_21436_reg[1]_0\(1),
      Q => add_ln840_292_reg_21436(1),
      R => '0'
    );
\add_ln840_295_reg_21441_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_295_reg_21441_reg[1]_0\(0),
      Q => add_ln840_295_reg_21441(0),
      R => '0'
    );
\add_ln840_295_reg_21441_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_295_reg_21441_reg[1]_0\(1),
      Q => add_ln840_295_reg_21441(1),
      R => '0'
    );
\add_ln840_296_reg_21446_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_296_reg_21446_reg[1]_0\(0),
      Q => add_ln840_296_reg_21446(0),
      R => '0'
    );
\add_ln840_296_reg_21446_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_296_reg_21446_reg[1]_0\(1),
      Q => add_ln840_296_reg_21446(1),
      R => '0'
    );
\add_ln840_298_reg_21451_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_298_reg_21451_reg[1]_0\(0),
      Q => add_ln840_298_reg_21451(0),
      R => '0'
    );
\add_ln840_298_reg_21451_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_298_reg_21451_reg[1]_0\(1),
      Q => add_ln840_298_reg_21451(1),
      R => '0'
    );
\add_ln840_300_reg_21456_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => add_ln840_300_fu_10578_p2(0),
      Q => add_ln840_300_reg_21456(0),
      R => '0'
    );
\add_ln840_300_reg_21456_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => add_ln840_300_fu_10578_p2(1),
      Q => add_ln840_300_reg_21456(1),
      R => '0'
    );
\add_ln840_305_reg_21466_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_305_reg_21466_reg[1]_0\(0),
      Q => add_ln840_305_reg_21466(0),
      R => '0'
    );
\add_ln840_305_reg_21466_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_305_reg_21466_reg[1]_0\(1),
      Q => add_ln840_305_reg_21466(1),
      R => '0'
    );
\add_ln840_307_reg_21471_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_307_reg_21471_reg[1]_0\(0),
      Q => add_ln840_307_reg_21471(0),
      R => '0'
    );
\add_ln840_307_reg_21471_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_307_reg_21471_reg[1]_0\(1),
      Q => add_ln840_307_reg_21471(1),
      R => '0'
    );
\add_ln840_308_reg_21476_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_308_reg_21476_reg[1]_0\(0),
      Q => add_ln840_308_reg_21476(0),
      R => '0'
    );
\add_ln840_308_reg_21476_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_308_reg_21476_reg[1]_0\(1),
      Q => add_ln840_308_reg_21476(1),
      R => '0'
    );
\add_ln840_311_reg_21481_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_311_reg_21481_reg[1]_0\(0),
      Q => add_ln840_311_reg_21481(0),
      R => '0'
    );
\add_ln840_311_reg_21481_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_311_reg_21481_reg[1]_0\(1),
      Q => add_ln840_311_reg_21481(1),
      R => '0'
    );
\add_ln840_312_reg_21486_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_312_reg_21486_reg[1]_0\(0),
      Q => add_ln840_312_reg_21486(0),
      R => '0'
    );
\add_ln840_312_reg_21486_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_312_reg_21486_reg[1]_0\(1),
      Q => add_ln840_312_reg_21486(1),
      R => '0'
    );
\add_ln840_314_reg_21491_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_314_reg_21491_reg[1]_0\(0),
      Q => add_ln840_314_reg_21491(0),
      R => '0'
    );
\add_ln840_314_reg_21491_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_314_reg_21491_reg[1]_0\(1),
      Q => add_ln840_314_reg_21491(1),
      R => '0'
    );
\add_ln840_316_reg_21496_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => add_ln840_316_fu_11006_p2(0),
      Q => add_ln840_316_reg_21496(0),
      R => '0'
    );
\add_ln840_316_reg_21496_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => add_ln840_316_fu_11006_p2(1),
      Q => add_ln840_316_reg_21496(1),
      R => '0'
    );
\add_ln840_321_reg_21506_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_321_reg_21506_reg[1]_0\(0),
      Q => add_ln840_321_reg_21506(0),
      R => '0'
    );
\add_ln840_321_reg_21506_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_321_reg_21506_reg[1]_0\(1),
      Q => add_ln840_321_reg_21506(1),
      R => '0'
    );
\add_ln840_323_reg_21511_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_323_reg_21511_reg[1]_0\(0),
      Q => add_ln840_323_reg_21511(0),
      R => '0'
    );
\add_ln840_323_reg_21511_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_323_reg_21511_reg[1]_0\(1),
      Q => add_ln840_323_reg_21511(1),
      R => '0'
    );
\add_ln840_324_reg_21516_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_324_reg_21516_reg[1]_0\(0),
      Q => add_ln840_324_reg_21516(0),
      R => '0'
    );
\add_ln840_324_reg_21516_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_324_reg_21516_reg[1]_0\(1),
      Q => add_ln840_324_reg_21516(1),
      R => '0'
    );
\add_ln840_327_reg_21521_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_327_reg_21521_reg[1]_0\(0),
      Q => add_ln840_327_reg_21521(0),
      R => '0'
    );
\add_ln840_327_reg_21521_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_327_reg_21521_reg[1]_0\(1),
      Q => add_ln840_327_reg_21521(1),
      R => '0'
    );
\add_ln840_328_reg_21526_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_328_reg_21526_reg[1]_0\(0),
      Q => add_ln840_328_reg_21526(0),
      R => '0'
    );
\add_ln840_328_reg_21526_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_328_reg_21526_reg[1]_0\(1),
      Q => add_ln840_328_reg_21526(1),
      R => '0'
    );
\add_ln840_330_reg_21531_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_330_reg_21531_reg[1]_0\(0),
      Q => add_ln840_330_reg_21531(0),
      R => '0'
    );
\add_ln840_330_reg_21531_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_330_reg_21531_reg[1]_0\(1),
      Q => add_ln840_330_reg_21531(1),
      R => '0'
    );
\add_ln840_332_reg_21536_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => add_ln840_332_fu_11434_p2(0),
      Q => add_ln840_332_reg_21536(0),
      R => '0'
    );
\add_ln840_332_reg_21536_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => add_ln840_332_fu_11434_p2(1),
      Q => add_ln840_332_reg_21536(1),
      R => '0'
    );
\add_ln840_337_reg_21546_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_337_reg_21546_reg[1]_0\(0),
      Q => add_ln840_337_reg_21546(0),
      R => '0'
    );
\add_ln840_337_reg_21546_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_337_reg_21546_reg[1]_0\(1),
      Q => add_ln840_337_reg_21546(1),
      R => '0'
    );
\add_ln840_339_reg_21551_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_339_reg_21551_reg[1]_0\(0),
      Q => add_ln840_339_reg_21551(0),
      R => '0'
    );
\add_ln840_339_reg_21551_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_339_reg_21551_reg[1]_0\(1),
      Q => add_ln840_339_reg_21551(1),
      R => '0'
    );
\add_ln840_33_reg_20786_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_33_reg_20786_reg[1]_0\(0),
      Q => add_ln840_33_reg_20786(0),
      R => '0'
    );
\add_ln840_33_reg_20786_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_33_reg_20786_reg[1]_0\(1),
      Q => add_ln840_33_reg_20786(1),
      R => '0'
    );
\add_ln840_340_reg_21556_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_340_reg_21556_reg[1]_0\(0),
      Q => add_ln840_340_reg_21556(0),
      R => '0'
    );
\add_ln840_340_reg_21556_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_340_reg_21556_reg[1]_0\(1),
      Q => add_ln840_340_reg_21556(1),
      R => '0'
    );
\add_ln840_343_reg_21561_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_343_reg_21561_reg[1]_0\(0),
      Q => add_ln840_343_reg_21561(0),
      R => '0'
    );
\add_ln840_343_reg_21561_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_343_reg_21561_reg[1]_0\(1),
      Q => add_ln840_343_reg_21561(1),
      R => '0'
    );
\add_ln840_344_reg_21566_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_344_reg_21566_reg[1]_0\(0),
      Q => add_ln840_344_reg_21566(0),
      R => '0'
    );
\add_ln840_344_reg_21566_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_344_reg_21566_reg[1]_0\(1),
      Q => add_ln840_344_reg_21566(1),
      R => '0'
    );
\add_ln840_346_reg_21571_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_346_reg_21571_reg[1]_0\(0),
      Q => add_ln840_346_reg_21571(0),
      R => '0'
    );
\add_ln840_346_reg_21571_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_346_reg_21571_reg[1]_0\(1),
      Q => add_ln840_346_reg_21571(1),
      R => '0'
    );
\add_ln840_348_reg_21576_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => add_ln840_348_fu_11862_p2(0),
      Q => add_ln840_348_reg_21576(0),
      R => '0'
    );
\add_ln840_348_reg_21576_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => add_ln840_348_fu_11862_p2(1),
      Q => add_ln840_348_reg_21576(1),
      R => '0'
    );
\add_ln840_353_reg_21586_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_353_reg_21586_reg[1]_0\(0),
      Q => add_ln840_353_reg_21586(0),
      R => '0'
    );
\add_ln840_353_reg_21586_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_353_reg_21586_reg[1]_0\(1),
      Q => add_ln840_353_reg_21586(1),
      R => '0'
    );
\add_ln840_355_reg_21591_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_355_reg_21591_reg[1]_0\(0),
      Q => add_ln840_355_reg_21591(0),
      R => '0'
    );
\add_ln840_355_reg_21591_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_355_reg_21591_reg[1]_0\(1),
      Q => add_ln840_355_reg_21591(1),
      R => '0'
    );
\add_ln840_356_reg_21596_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_356_reg_21596_reg[1]_0\(0),
      Q => add_ln840_356_reg_21596(0),
      R => '0'
    );
\add_ln840_356_reg_21596_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_356_reg_21596_reg[1]_0\(1),
      Q => add_ln840_356_reg_21596(1),
      R => '0'
    );
\add_ln840_359_reg_21601_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_359_reg_21601_reg[1]_0\(0),
      Q => add_ln840_359_reg_21601(0),
      R => '0'
    );
\add_ln840_359_reg_21601_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_359_reg_21601_reg[1]_0\(1),
      Q => add_ln840_359_reg_21601(1),
      R => '0'
    );
\add_ln840_35_reg_20791_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_35_reg_20791_reg[1]_0\(0),
      Q => add_ln840_35_reg_20791(0),
      R => '0'
    );
\add_ln840_35_reg_20791_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_35_reg_20791_reg[1]_0\(1),
      Q => add_ln840_35_reg_20791(1),
      R => '0'
    );
\add_ln840_360_reg_21606_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_360_reg_21606_reg[1]_0\(0),
      Q => add_ln840_360_reg_21606(0),
      R => '0'
    );
\add_ln840_360_reg_21606_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_360_reg_21606_reg[1]_0\(1),
      Q => add_ln840_360_reg_21606(1),
      R => '0'
    );
\add_ln840_362_reg_21611_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_362_reg_21611_reg[1]_0\(0),
      Q => add_ln840_362_reg_21611(0),
      R => '0'
    );
\add_ln840_362_reg_21611_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_362_reg_21611_reg[1]_0\(1),
      Q => add_ln840_362_reg_21611(1),
      R => '0'
    );
\add_ln840_364_reg_21616_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => add_ln840_364_fu_12290_p2(0),
      Q => add_ln840_364_reg_21616(0),
      R => '0'
    );
\add_ln840_364_reg_21616_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => add_ln840_364_fu_12290_p2(1),
      Q => add_ln840_364_reg_21616(1),
      R => '0'
    );
\add_ln840_369_reg_21626_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_369_reg_21626_reg[1]_0\(0),
      Q => add_ln840_369_reg_21626(0),
      R => '0'
    );
\add_ln840_369_reg_21626_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_369_reg_21626_reg[1]_0\(1),
      Q => add_ln840_369_reg_21626(1),
      R => '0'
    );
\add_ln840_36_reg_20796_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_36_reg_20796_reg[1]_0\(0),
      Q => add_ln840_36_reg_20796(0),
      R => '0'
    );
\add_ln840_36_reg_20796_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_36_reg_20796_reg[1]_0\(1),
      Q => add_ln840_36_reg_20796(1),
      R => '0'
    );
\add_ln840_371_reg_21631_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_371_reg_21631_reg[1]_0\(0),
      Q => add_ln840_371_reg_21631(0),
      R => '0'
    );
\add_ln840_371_reg_21631_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_371_reg_21631_reg[1]_0\(1),
      Q => add_ln840_371_reg_21631(1),
      R => '0'
    );
\add_ln840_372_reg_21636_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_372_reg_21636_reg[1]_0\(0),
      Q => add_ln840_372_reg_21636(0),
      R => '0'
    );
\add_ln840_372_reg_21636_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_372_reg_21636_reg[1]_0\(1),
      Q => add_ln840_372_reg_21636(1),
      R => '0'
    );
\add_ln840_375_reg_21641_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_375_reg_21641_reg[1]_0\(0),
      Q => add_ln840_375_reg_21641(0),
      R => '0'
    );
\add_ln840_375_reg_21641_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_375_reg_21641_reg[1]_0\(1),
      Q => add_ln840_375_reg_21641(1),
      R => '0'
    );
\add_ln840_376_reg_21646_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_376_reg_21646_reg[1]_0\(0),
      Q => add_ln840_376_reg_21646(0),
      R => '0'
    );
\add_ln840_376_reg_21646_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_376_reg_21646_reg[1]_0\(1),
      Q => add_ln840_376_reg_21646(1),
      R => '0'
    );
\add_ln840_378_reg_21651_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_378_reg_21651_reg[1]_0\(0),
      Q => add_ln840_378_reg_21651(0),
      R => '0'
    );
\add_ln840_378_reg_21651_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_378_reg_21651_reg[1]_0\(1),
      Q => add_ln840_378_reg_21651(1),
      R => '0'
    );
\add_ln840_380_reg_21656_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => add_ln840_380_fu_12718_p2(0),
      Q => add_ln840_380_reg_21656(0),
      R => '0'
    );
\add_ln840_380_reg_21656_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => add_ln840_380_fu_12718_p2(1),
      Q => add_ln840_380_reg_21656(1),
      R => '0'
    );
\add_ln840_385_reg_21666_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_385_reg_21666_reg[1]_0\(0),
      Q => add_ln840_385_reg_21666(0),
      R => '0'
    );
\add_ln840_385_reg_21666_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_385_reg_21666_reg[1]_0\(1),
      Q => add_ln840_385_reg_21666(1),
      R => '0'
    );
\add_ln840_387_reg_21671_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_387_reg_21671_reg[1]_0\(0),
      Q => add_ln840_387_reg_21671(0),
      R => '0'
    );
\add_ln840_387_reg_21671_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_387_reg_21671_reg[1]_0\(1),
      Q => add_ln840_387_reg_21671(1),
      R => '0'
    );
\add_ln840_388_reg_21676_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_388_reg_21676_reg[1]_0\(0),
      Q => add_ln840_388_reg_21676(0),
      R => '0'
    );
\add_ln840_388_reg_21676_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_388_reg_21676_reg[1]_0\(1),
      Q => add_ln840_388_reg_21676(1),
      R => '0'
    );
\add_ln840_391_reg_21681_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_391_reg_21681_reg[1]_0\(0),
      Q => add_ln840_391_reg_21681(0),
      R => '0'
    );
\add_ln840_391_reg_21681_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_391_reg_21681_reg[1]_0\(1),
      Q => add_ln840_391_reg_21681(1),
      R => '0'
    );
\add_ln840_392_reg_21686_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_392_reg_21686_reg[1]_0\(0),
      Q => add_ln840_392_reg_21686(0),
      R => '0'
    );
\add_ln840_392_reg_21686_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_392_reg_21686_reg[1]_0\(1),
      Q => add_ln840_392_reg_21686(1),
      R => '0'
    );
\add_ln840_394_reg_21691_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_394_reg_21691_reg[1]_0\(0),
      Q => add_ln840_394_reg_21691(0),
      R => '0'
    );
\add_ln840_394_reg_21691_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_394_reg_21691_reg[1]_0\(1),
      Q => add_ln840_394_reg_21691(1),
      R => '0'
    );
\add_ln840_396_reg_21696_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => add_ln840_396_fu_13146_p2(0),
      Q => add_ln840_396_reg_21696(0),
      R => '0'
    );
\add_ln840_396_reg_21696_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => add_ln840_396_fu_13146_p2(1),
      Q => add_ln840_396_reg_21696(1),
      R => '0'
    );
\add_ln840_39_reg_20801_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_39_reg_20801_reg[1]_0\(0),
      Q => add_ln840_39_reg_20801(0),
      R => '0'
    );
\add_ln840_39_reg_20801_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_39_reg_20801_reg[1]_0\(1),
      Q => add_ln840_39_reg_20801(1),
      R => '0'
    );
\add_ln840_3_reg_20711_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_3_reg_20711_reg[1]_0\(0),
      Q => add_ln840_3_reg_20711(0),
      R => '0'
    );
\add_ln840_3_reg_20711_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_3_reg_20711_reg[1]_0\(1),
      Q => add_ln840_3_reg_20711(1),
      R => '0'
    );
\add_ln840_401_reg_21706_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_401_reg_21706_reg[1]_0\(0),
      Q => add_ln840_401_reg_21706(0),
      R => '0'
    );
\add_ln840_401_reg_21706_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_401_reg_21706_reg[1]_0\(1),
      Q => add_ln840_401_reg_21706(1),
      R => '0'
    );
\add_ln840_403_reg_21711_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_403_reg_21711_reg[1]_0\(0),
      Q => add_ln840_403_reg_21711(0),
      R => '0'
    );
\add_ln840_403_reg_21711_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_403_reg_21711_reg[1]_0\(1),
      Q => add_ln840_403_reg_21711(1),
      R => '0'
    );
\add_ln840_404_reg_21716_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_404_reg_21716_reg[1]_0\(0),
      Q => add_ln840_404_reg_21716(0),
      R => '0'
    );
\add_ln840_404_reg_21716_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_404_reg_21716_reg[1]_0\(1),
      Q => add_ln840_404_reg_21716(1),
      R => '0'
    );
\add_ln840_407_reg_21721_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_407_reg_21721_reg[1]_0\(0),
      Q => add_ln840_407_reg_21721(0),
      R => '0'
    );
\add_ln840_407_reg_21721_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_407_reg_21721_reg[1]_0\(1),
      Q => add_ln840_407_reg_21721(1),
      R => '0'
    );
\add_ln840_408_reg_21726_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_408_reg_21726_reg[1]_0\(0),
      Q => add_ln840_408_reg_21726(0),
      R => '0'
    );
\add_ln840_408_reg_21726_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_408_reg_21726_reg[1]_0\(1),
      Q => add_ln840_408_reg_21726(1),
      R => '0'
    );
\add_ln840_40_reg_20806_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_40_reg_20806_reg[1]_0\(0),
      Q => add_ln840_40_reg_20806(0),
      R => '0'
    );
\add_ln840_40_reg_20806_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_40_reg_20806_reg[1]_0\(1),
      Q => add_ln840_40_reg_20806(1),
      R => '0'
    );
\add_ln840_410_reg_21731_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_410_reg_21731_reg[1]_0\(0),
      Q => add_ln840_410_reg_21731(0),
      R => '0'
    );
\add_ln840_410_reg_21731_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_410_reg_21731_reg[1]_0\(1),
      Q => add_ln840_410_reg_21731(1),
      R => '0'
    );
\add_ln840_412_reg_21736_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => add_ln840_412_fu_13574_p2(0),
      Q => add_ln840_412_reg_21736(0),
      R => '0'
    );
\add_ln840_412_reg_21736_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => add_ln840_412_fu_13574_p2(1),
      Q => add_ln840_412_reg_21736(1),
      R => '0'
    );
\add_ln840_417_reg_21746_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_417_reg_21746_reg[1]_0\(0),
      Q => add_ln840_417_reg_21746(0),
      R => '0'
    );
\add_ln840_417_reg_21746_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_417_reg_21746_reg[1]_0\(1),
      Q => add_ln840_417_reg_21746(1),
      R => '0'
    );
\add_ln840_419_reg_21751_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_419_reg_21751_reg[1]_0\(0),
      Q => add_ln840_419_reg_21751(0),
      R => '0'
    );
\add_ln840_419_reg_21751_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_419_reg_21751_reg[1]_0\(1),
      Q => add_ln840_419_reg_21751(1),
      R => '0'
    );
\add_ln840_420_reg_21756_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_420_reg_21756_reg[1]_0\(0),
      Q => add_ln840_420_reg_21756(0),
      R => '0'
    );
\add_ln840_420_reg_21756_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_420_reg_21756_reg[1]_0\(1),
      Q => add_ln840_420_reg_21756(1),
      R => '0'
    );
\add_ln840_423_reg_21761_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_423_reg_21761_reg[1]_0\(0),
      Q => add_ln840_423_reg_21761(0),
      R => '0'
    );
\add_ln840_423_reg_21761_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_423_reg_21761_reg[1]_0\(1),
      Q => add_ln840_423_reg_21761(1),
      R => '0'
    );
\add_ln840_424_reg_21766_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_424_reg_21766_reg[1]_0\(0),
      Q => add_ln840_424_reg_21766(0),
      R => '0'
    );
\add_ln840_424_reg_21766_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_424_reg_21766_reg[1]_0\(1),
      Q => add_ln840_424_reg_21766(1),
      R => '0'
    );
\add_ln840_426_reg_21771_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_426_reg_21771_reg[1]_0\(0),
      Q => add_ln840_426_reg_21771(0),
      R => '0'
    );
\add_ln840_426_reg_21771_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_426_reg_21771_reg[1]_0\(1),
      Q => add_ln840_426_reg_21771(1),
      R => '0'
    );
\add_ln840_428_reg_21776_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => add_ln840_428_fu_14002_p2(0),
      Q => add_ln840_428_reg_21776(0),
      R => '0'
    );
\add_ln840_428_reg_21776_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => add_ln840_428_fu_14002_p2(1),
      Q => add_ln840_428_reg_21776(1),
      R => '0'
    );
\add_ln840_42_reg_20811_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_42_reg_20811_reg[1]_0\(0),
      Q => add_ln840_42_reg_20811(0),
      R => '0'
    );
\add_ln840_42_reg_20811_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_42_reg_20811_reg[1]_0\(1),
      Q => add_ln840_42_reg_20811(1),
      R => '0'
    );
\add_ln840_433_reg_21786_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_433_reg_21786_reg[1]_0\(0),
      Q => add_ln840_433_reg_21786(0),
      R => '0'
    );
\add_ln840_433_reg_21786_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_433_reg_21786_reg[1]_0\(1),
      Q => add_ln840_433_reg_21786(1),
      R => '0'
    );
\add_ln840_435_reg_21791_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_435_reg_21791_reg[1]_0\(0),
      Q => add_ln840_435_reg_21791(0),
      R => '0'
    );
\add_ln840_435_reg_21791_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_435_reg_21791_reg[1]_0\(1),
      Q => add_ln840_435_reg_21791(1),
      R => '0'
    );
\add_ln840_436_reg_21796_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_436_reg_21796_reg[1]_0\(0),
      Q => add_ln840_436_reg_21796(0),
      R => '0'
    );
\add_ln840_436_reg_21796_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_436_reg_21796_reg[1]_0\(1),
      Q => add_ln840_436_reg_21796(1),
      R => '0'
    );
\add_ln840_439_reg_21801_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_439_reg_21801_reg[1]_0\(0),
      Q => add_ln840_439_reg_21801(0),
      R => '0'
    );
\add_ln840_439_reg_21801_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_439_reg_21801_reg[1]_0\(1),
      Q => add_ln840_439_reg_21801(1),
      R => '0'
    );
\add_ln840_440_reg_21806_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_440_reg_21806_reg[1]_0\(0),
      Q => add_ln840_440_reg_21806(0),
      R => '0'
    );
\add_ln840_440_reg_21806_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_440_reg_21806_reg[1]_0\(1),
      Q => add_ln840_440_reg_21806(1),
      R => '0'
    );
\add_ln840_442_reg_21811_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_442_reg_21811_reg[1]_0\(0),
      Q => add_ln840_442_reg_21811(0),
      R => '0'
    );
\add_ln840_442_reg_21811_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_442_reg_21811_reg[1]_0\(1),
      Q => add_ln840_442_reg_21811(1),
      R => '0'
    );
\add_ln840_444_reg_21816_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => add_ln840_444_fu_14430_p2(0),
      Q => add_ln840_444_reg_21816(0),
      R => '0'
    );
\add_ln840_444_reg_21816_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => add_ln840_444_fu_14430_p2(1),
      Q => add_ln840_444_reg_21816(1),
      R => '0'
    );
\add_ln840_449_reg_21826_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_449_reg_21826_reg[1]_0\(0),
      Q => add_ln840_449_reg_21826(0),
      R => '0'
    );
\add_ln840_449_reg_21826_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_449_reg_21826_reg[1]_0\(1),
      Q => add_ln840_449_reg_21826(1),
      R => '0'
    );
\add_ln840_44_reg_20816_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => add_ln840_44_fu_3730_p2(0),
      Q => add_ln840_44_reg_20816(0),
      R => '0'
    );
\add_ln840_44_reg_20816_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => add_ln840_44_fu_3730_p2(1),
      Q => add_ln840_44_reg_20816(1),
      R => '0'
    );
\add_ln840_451_reg_21831_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_451_reg_21831_reg[1]_0\(0),
      Q => add_ln840_451_reg_21831(0),
      R => '0'
    );
\add_ln840_451_reg_21831_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_451_reg_21831_reg[1]_0\(1),
      Q => add_ln840_451_reg_21831(1),
      R => '0'
    );
\add_ln840_452_reg_21836_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_452_reg_21836_reg[1]_0\(0),
      Q => add_ln840_452_reg_21836(0),
      R => '0'
    );
\add_ln840_452_reg_21836_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_452_reg_21836_reg[1]_0\(1),
      Q => add_ln840_452_reg_21836(1),
      R => '0'
    );
\add_ln840_455_reg_21841_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_455_reg_21841_reg[1]_0\(0),
      Q => add_ln840_455_reg_21841(0),
      R => '0'
    );
\add_ln840_455_reg_21841_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_455_reg_21841_reg[1]_0\(1),
      Q => add_ln840_455_reg_21841(1),
      R => '0'
    );
\add_ln840_456_reg_21846_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_456_reg_21846_reg[1]_0\(0),
      Q => add_ln840_456_reg_21846(0),
      R => '0'
    );
\add_ln840_456_reg_21846_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_456_reg_21846_reg[1]_0\(1),
      Q => add_ln840_456_reg_21846(1),
      R => '0'
    );
\add_ln840_458_reg_21851_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_458_reg_21851_reg[1]_0\(0),
      Q => add_ln840_458_reg_21851(0),
      R => '0'
    );
\add_ln840_458_reg_21851_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_458_reg_21851_reg[1]_0\(1),
      Q => add_ln840_458_reg_21851(1),
      R => '0'
    );
\add_ln840_460_reg_21856_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => add_ln840_460_fu_14858_p2(0),
      Q => add_ln840_460_reg_21856(0),
      R => '0'
    );
\add_ln840_460_reg_21856_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => add_ln840_460_fu_14858_p2(1),
      Q => add_ln840_460_reg_21856(1),
      R => '0'
    );
\add_ln840_465_reg_21866_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_465_reg_21866_reg[1]_0\(0),
      Q => add_ln840_465_reg_21866(0),
      R => '0'
    );
\add_ln840_465_reg_21866_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_465_reg_21866_reg[1]_0\(1),
      Q => add_ln840_465_reg_21866(1),
      R => '0'
    );
\add_ln840_467_reg_21871_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_467_reg_21871_reg[1]_0\(0),
      Q => add_ln840_467_reg_21871(0),
      R => '0'
    );
\add_ln840_467_reg_21871_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_467_reg_21871_reg[1]_0\(1),
      Q => add_ln840_467_reg_21871(1),
      R => '0'
    );
\add_ln840_468_reg_21876_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_468_reg_21876_reg[1]_0\(0),
      Q => add_ln840_468_reg_21876(0),
      R => '0'
    );
\add_ln840_468_reg_21876_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_468_reg_21876_reg[1]_0\(1),
      Q => add_ln840_468_reg_21876(1),
      R => '0'
    );
\add_ln840_471_reg_21881_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_471_reg_21881_reg[1]_0\(0),
      Q => add_ln840_471_reg_21881(0),
      R => '0'
    );
\add_ln840_471_reg_21881_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_471_reg_21881_reg[1]_0\(1),
      Q => add_ln840_471_reg_21881(1),
      R => '0'
    );
\add_ln840_472_reg_21886_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_472_reg_21886_reg[1]_0\(0),
      Q => add_ln840_472_reg_21886(0),
      R => '0'
    );
\add_ln840_472_reg_21886_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_472_reg_21886_reg[1]_0\(1),
      Q => add_ln840_472_reg_21886(1),
      R => '0'
    );
\add_ln840_474_reg_21891_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_474_reg_21891_reg[1]_0\(0),
      Q => add_ln840_474_reg_21891(0),
      R => '0'
    );
\add_ln840_474_reg_21891_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_474_reg_21891_reg[1]_0\(1),
      Q => add_ln840_474_reg_21891(1),
      R => '0'
    );
\add_ln840_476_reg_21896_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => add_ln840_476_fu_15286_p2(0),
      Q => add_ln840_476_reg_21896(0),
      R => '0'
    );
\add_ln840_476_reg_21896_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => add_ln840_476_fu_15286_p2(1),
      Q => add_ln840_476_reg_21896(1),
      R => '0'
    );
\add_ln840_481_reg_21906_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_481_reg_21906_reg[1]_0\(0),
      Q => add_ln840_481_reg_21906(0),
      R => '0'
    );
\add_ln840_481_reg_21906_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_481_reg_21906_reg[1]_0\(1),
      Q => add_ln840_481_reg_21906(1),
      R => '0'
    );
\add_ln840_483_reg_21911_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_483_reg_21911_reg[1]_0\(0),
      Q => add_ln840_483_reg_21911(0),
      R => '0'
    );
\add_ln840_483_reg_21911_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_483_reg_21911_reg[1]_0\(1),
      Q => add_ln840_483_reg_21911(1),
      R => '0'
    );
\add_ln840_484_reg_21916_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_484_reg_21916_reg[1]_0\(0),
      Q => add_ln840_484_reg_21916(0),
      R => '0'
    );
\add_ln840_484_reg_21916_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_484_reg_21916_reg[1]_0\(1),
      Q => add_ln840_484_reg_21916(1),
      R => '0'
    );
\add_ln840_487_reg_21921_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_487_reg_21921_reg[1]_0\(0),
      Q => add_ln840_487_reg_21921(0),
      R => '0'
    );
\add_ln840_487_reg_21921_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_487_reg_21921_reg[1]_0\(1),
      Q => add_ln840_487_reg_21921(1),
      R => '0'
    );
\add_ln840_488_reg_21926_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_488_reg_21926_reg[1]_0\(0),
      Q => add_ln840_488_reg_21926(0),
      R => '0'
    );
\add_ln840_488_reg_21926_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_488_reg_21926_reg[1]_0\(1),
      Q => add_ln840_488_reg_21926(1),
      R => '0'
    );
\add_ln840_490_reg_21931_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_490_reg_21931_reg[1]_0\(0),
      Q => add_ln840_490_reg_21931(0),
      R => '0'
    );
\add_ln840_490_reg_21931_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_490_reg_21931_reg[1]_0\(1),
      Q => add_ln840_490_reg_21931(1),
      R => '0'
    );
\add_ln840_492_reg_21936_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => add_ln840_492_fu_15714_p2(0),
      Q => add_ln840_492_reg_21936(0),
      R => '0'
    );
\add_ln840_492_reg_21936_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => add_ln840_492_fu_15714_p2(1),
      Q => add_ln840_492_reg_21936(1),
      R => '0'
    );
\add_ln840_497_reg_21946_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_497_reg_21946_reg[1]_0\(0),
      Q => add_ln840_497_reg_21946(0),
      R => '0'
    );
\add_ln840_497_reg_21946_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_497_reg_21946_reg[1]_0\(1),
      Q => add_ln840_497_reg_21946(1),
      R => '0'
    );
\add_ln840_499_reg_21951_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_499_reg_21951_reg[1]_0\(0),
      Q => add_ln840_499_reg_21951(0),
      R => '0'
    );
\add_ln840_499_reg_21951_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_499_reg_21951_reg[1]_0\(1),
      Q => add_ln840_499_reg_21951(1),
      R => '0'
    );
\add_ln840_49_reg_20826_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_49_reg_20826_reg[1]_0\(0),
      Q => add_ln840_49_reg_20826(0),
      R => '0'
    );
\add_ln840_49_reg_20826_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_49_reg_20826_reg[1]_0\(1),
      Q => add_ln840_49_reg_20826(1),
      R => '0'
    );
\add_ln840_4_reg_20716_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_4_reg_20716_reg[1]_0\(0),
      Q => add_ln840_4_reg_20716(0),
      R => '0'
    );
\add_ln840_4_reg_20716_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_4_reg_20716_reg[1]_0\(1),
      Q => add_ln840_4_reg_20716(1),
      R => '0'
    );
\add_ln840_500_reg_21956_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_500_reg_21956_reg[1]_0\(0),
      Q => add_ln840_500_reg_21956(0),
      R => '0'
    );
\add_ln840_500_reg_21956_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_500_reg_21956_reg[1]_0\(1),
      Q => add_ln840_500_reg_21956(1),
      R => '0'
    );
\add_ln840_503_reg_21961_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_503_reg_21961_reg[1]_0\(0),
      Q => add_ln840_503_reg_21961(0),
      R => '0'
    );
\add_ln840_503_reg_21961_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_503_reg_21961_reg[1]_0\(1),
      Q => add_ln840_503_reg_21961(1),
      R => '0'
    );
\add_ln840_504_reg_21966_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_504_reg_21966_reg[1]_0\(0),
      Q => add_ln840_504_reg_21966(0),
      R => '0'
    );
\add_ln840_504_reg_21966_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_504_reg_21966_reg[1]_0\(1),
      Q => add_ln840_504_reg_21966(1),
      R => '0'
    );
\add_ln840_506_reg_21971_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_506_reg_21971_reg[1]_0\(0),
      Q => add_ln840_506_reg_21971(0),
      R => '0'
    );
\add_ln840_506_reg_21971_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_506_reg_21971_reg[1]_0\(1),
      Q => add_ln840_506_reg_21971(1),
      R => '0'
    );
\add_ln840_508_reg_21976_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => add_ln840_508_fu_16142_p2(0),
      Q => add_ln840_508_reg_21976(0),
      R => '0'
    );
\add_ln840_508_reg_21976_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => add_ln840_508_fu_16142_p2(1),
      Q => add_ln840_508_reg_21976(1),
      R => '0'
    );
\add_ln840_51_reg_20831_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_51_reg_20831_reg[1]_0\(0),
      Q => add_ln840_51_reg_20831(0),
      R => '0'
    );
\add_ln840_51_reg_20831_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_51_reg_20831_reg[1]_0\(1),
      Q => add_ln840_51_reg_20831(1),
      R => '0'
    );
\add_ln840_52_reg_20836_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_52_reg_20836_reg[1]_0\(0),
      Q => add_ln840_52_reg_20836(0),
      R => '0'
    );
\add_ln840_52_reg_20836_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_52_reg_20836_reg[1]_0\(1),
      Q => add_ln840_52_reg_20836(1),
      R => '0'
    );
\add_ln840_55_reg_20841_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_55_reg_20841_reg[1]_0\(0),
      Q => add_ln840_55_reg_20841(0),
      R => '0'
    );
\add_ln840_55_reg_20841_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_55_reg_20841_reg[1]_0\(1),
      Q => add_ln840_55_reg_20841(1),
      R => '0'
    );
\add_ln840_56_reg_20846_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_56_reg_20846_reg[1]_0\(0),
      Q => add_ln840_56_reg_20846(0),
      R => '0'
    );
\add_ln840_56_reg_20846_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_56_reg_20846_reg[1]_0\(1),
      Q => add_ln840_56_reg_20846(1),
      R => '0'
    );
\add_ln840_58_reg_20851_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_58_reg_20851_reg[1]_0\(0),
      Q => add_ln840_58_reg_20851(0),
      R => '0'
    );
\add_ln840_58_reg_20851_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_58_reg_20851_reg[1]_0\(1),
      Q => add_ln840_58_reg_20851(1),
      R => '0'
    );
\add_ln840_60_reg_20856_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => add_ln840_60_fu_4158_p2(0),
      Q => add_ln840_60_reg_20856(0),
      R => '0'
    );
\add_ln840_60_reg_20856_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => add_ln840_60_fu_4158_p2(1),
      Q => add_ln840_60_reg_20856(1),
      R => '0'
    );
\add_ln840_65_reg_20866_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_65_reg_20866_reg[1]_0\(0),
      Q => add_ln840_65_reg_20866(0),
      R => '0'
    );
\add_ln840_65_reg_20866_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_65_reg_20866_reg[1]_0\(1),
      Q => add_ln840_65_reg_20866(1),
      R => '0'
    );
\add_ln840_67_reg_20871_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_67_reg_20871_reg[1]_0\(0),
      Q => add_ln840_67_reg_20871(0),
      R => '0'
    );
\add_ln840_67_reg_20871_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_67_reg_20871_reg[1]_0\(1),
      Q => add_ln840_67_reg_20871(1),
      R => '0'
    );
\add_ln840_68_reg_20876_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_68_reg_20876_reg[1]_0\(0),
      Q => add_ln840_68_reg_20876(0),
      R => '0'
    );
\add_ln840_68_reg_20876_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_68_reg_20876_reg[1]_0\(1),
      Q => add_ln840_68_reg_20876(1),
      R => '0'
    );
\add_ln840_71_reg_20881_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_71_reg_20881_reg[1]_0\(0),
      Q => add_ln840_71_reg_20881(0),
      R => '0'
    );
\add_ln840_71_reg_20881_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_71_reg_20881_reg[1]_0\(1),
      Q => add_ln840_71_reg_20881(1),
      R => '0'
    );
\add_ln840_72_reg_20886_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_72_reg_20886_reg[1]_0\(0),
      Q => add_ln840_72_reg_20886(0),
      R => '0'
    );
\add_ln840_72_reg_20886_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_72_reg_20886_reg[1]_0\(1),
      Q => add_ln840_72_reg_20886(1),
      R => '0'
    );
\add_ln840_74_reg_20891_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_74_reg_20891_reg[1]_0\(0),
      Q => add_ln840_74_reg_20891(0),
      R => '0'
    );
\add_ln840_74_reg_20891_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_74_reg_20891_reg[1]_0\(1),
      Q => add_ln840_74_reg_20891(1),
      R => '0'
    );
\add_ln840_76_reg_20896_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => add_ln840_76_fu_4586_p2(0),
      Q => add_ln840_76_reg_20896(0),
      R => '0'
    );
\add_ln840_76_reg_20896_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => add_ln840_76_fu_4586_p2(1),
      Q => add_ln840_76_reg_20896(1),
      R => '0'
    );
\add_ln840_7_reg_20721_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_7_reg_20721_reg[1]_0\(0),
      Q => add_ln840_7_reg_20721(0),
      R => '0'
    );
\add_ln840_7_reg_20721_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_7_reg_20721_reg[1]_0\(1),
      Q => add_ln840_7_reg_20721(1),
      R => '0'
    );
\add_ln840_81_reg_20906_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_81_reg_20906_reg[1]_0\(0),
      Q => add_ln840_81_reg_20906(0),
      R => '0'
    );
\add_ln840_81_reg_20906_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_81_reg_20906_reg[1]_0\(1),
      Q => add_ln840_81_reg_20906(1),
      R => '0'
    );
\add_ln840_83_reg_20911_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_83_reg_20911_reg[1]_0\(0),
      Q => add_ln840_83_reg_20911(0),
      R => '0'
    );
\add_ln840_83_reg_20911_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_83_reg_20911_reg[1]_0\(1),
      Q => add_ln840_83_reg_20911(1),
      R => '0'
    );
\add_ln840_84_reg_20916_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_84_reg_20916_reg[1]_0\(0),
      Q => add_ln840_84_reg_20916(0),
      R => '0'
    );
\add_ln840_84_reg_20916_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_84_reg_20916_reg[1]_0\(1),
      Q => add_ln840_84_reg_20916(1),
      R => '0'
    );
\add_ln840_87_reg_20921_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_87_reg_20921_reg[1]_0\(0),
      Q => add_ln840_87_reg_20921(0),
      R => '0'
    );
\add_ln840_87_reg_20921_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_87_reg_20921_reg[1]_0\(1),
      Q => add_ln840_87_reg_20921(1),
      R => '0'
    );
\add_ln840_88_reg_20926_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_88_reg_20926_reg[1]_0\(0),
      Q => add_ln840_88_reg_20926(0),
      R => '0'
    );
\add_ln840_88_reg_20926_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_88_reg_20926_reg[1]_0\(1),
      Q => add_ln840_88_reg_20926(1),
      R => '0'
    );
\add_ln840_8_reg_20726_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_8_reg_20726_reg[1]_0\(0),
      Q => add_ln840_8_reg_20726(0),
      R => '0'
    );
\add_ln840_8_reg_20726_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_8_reg_20726_reg[1]_0\(1),
      Q => add_ln840_8_reg_20726(1),
      R => '0'
    );
\add_ln840_90_reg_20931_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_90_reg_20931_reg[1]_0\(0),
      Q => add_ln840_90_reg_20931(0),
      R => '0'
    );
\add_ln840_90_reg_20931_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_90_reg_20931_reg[1]_0\(1),
      Q => add_ln840_90_reg_20931(1),
      R => '0'
    );
\add_ln840_92_reg_20936_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => add_ln840_92_fu_5014_p2(0),
      Q => add_ln840_92_reg_20936(0),
      R => '0'
    );
\add_ln840_92_reg_20936_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => add_ln840_92_fu_5014_p2(1),
      Q => add_ln840_92_reg_20936(1),
      R => '0'
    );
\add_ln840_97_reg_20946_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_97_reg_20946_reg[1]_0\(0),
      Q => add_ln840_97_reg_20946(0),
      R => '0'
    );
\add_ln840_97_reg_20946_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_97_reg_20946_reg[1]_0\(1),
      Q => add_ln840_97_reg_20946(1),
      R => '0'
    );
\add_ln840_99_reg_20951_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_99_reg_20951_reg[1]_0\(0),
      Q => add_ln840_99_reg_20951(0),
      R => '0'
    );
\add_ln840_99_reg_20951_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \add_ln840_99_reg_20951_reg[1]_0\(1),
      Q => add_ln840_99_reg_20951(1),
      R => '0'
    );
\ap_CS_iter1_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_iter1_fsm(1),
      Q => ap_CS_iter1_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_iter2_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAAEAAAEAA"
    )
        port map (
      I0 => ap_CS_iter1_fsm_state2,
      I1 => ap_CS_iter2_fsm_state3,
      I2 => \^icmp_ln249_reg_20653_pp0_iter1_reg\,
      I3 => \^icmp_ln290_reg_21981_pp0_iter1_reg\,
      I4 => Q(2),
      I5 => out_V_TREADY_int_regslice,
      O => ap_NS_iter2_fsm(1)
    );
\ap_CS_iter2_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_iter2_fsm(1),
      Q => ap_CS_iter2_fsm_state3,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      Q => \^ap_loop_exit_ready_pp0_iter1_reg\,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter2_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEEEA022"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter2_reg,
      I1 => ap_CS_iter1_fsm_state2,
      I2 => ap_loop_exit_ready_pp0_iter2_reg_i_2_n_3,
      I3 => ap_CS_iter2_fsm_state3,
      I4 => \^ap_loop_exit_ready_pp0_iter1_reg\,
      O => ap_loop_exit_ready_pp0_iter2_reg_i_1_n_3
    );
ap_loop_exit_ready_pp0_iter2_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => \^icmp_ln249_reg_20653_pp0_iter1_reg\,
      I1 => \^icmp_ln290_reg_21981_pp0_iter1_reg\,
      I2 => Q(2),
      I3 => out_V_TREADY_int_regslice,
      O => ap_loop_exit_ready_pp0_iter2_reg_i_2_n_3
    );
ap_loop_exit_ready_pp0_iter2_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_exit_ready_pp0_iter2_reg_i_1_n_3,
      Q => ap_loop_exit_ready_pp0_iter2_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.top_StreamingDataflowPartition_1_0_MatrixVectorActivation_0_flow_control_loop_pipe_sequential_init
     port map (
      \B_V_data_1_payload_B_reg[0]\ => \B_V_data_1_payload_B_reg[0]\,
      \B_V_data_1_payload_B_reg[10]\ => \B_V_data_1_payload_B_reg[10]\,
      \B_V_data_1_payload_B_reg[11]\ => \B_V_data_1_payload_B_reg[11]\,
      \B_V_data_1_payload_B_reg[12]\ => \B_V_data_1_payload_B_reg[12]\,
      \B_V_data_1_payload_B_reg[13]\ => \B_V_data_1_payload_B_reg[13]\,
      \B_V_data_1_payload_B_reg[14]\ => \B_V_data_1_payload_B_reg[14]\,
      \B_V_data_1_payload_B_reg[1]\ => \B_V_data_1_payload_B_reg[1]\,
      \B_V_data_1_payload_B_reg[2]\ => \B_V_data_1_payload_B_reg[2]\,
      \B_V_data_1_payload_B_reg[3]\ => \B_V_data_1_payload_B_reg[3]\,
      \B_V_data_1_payload_B_reg[4]\ => \B_V_data_1_payload_B_reg[4]\,
      \B_V_data_1_payload_B_reg[6]\(1 downto 0) => add_ln840_508_fu_16142_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[6]_0\(1 downto 0) => add_ln840_492_fu_15714_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[6]_1\(1 downto 0) => add_ln840_476_fu_15286_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[6]_10\(1 downto 0) => add_ln840_332_fu_11434_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[6]_11\(1 downto 0) => add_ln840_316_fu_11006_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[6]_12\(1 downto 0) => add_ln840_300_fu_10578_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[6]_13\(1 downto 0) => add_ln840_284_fu_10150_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[6]_14\(1 downto 0) => add_ln840_268_fu_9722_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[6]_15\(1 downto 0) => add_ln840_252_fu_9294_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[6]_16\(1 downto 0) => add_ln840_236_fu_8866_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[6]_17\(1 downto 0) => add_ln840_220_fu_8438_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[6]_18\(1 downto 0) => add_ln840_204_fu_8010_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[6]_19\(1 downto 0) => add_ln840_188_fu_7582_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[6]_2\(1 downto 0) => add_ln840_460_fu_14858_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[6]_20\(1 downto 0) => add_ln840_172_fu_7154_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[6]_21\(1 downto 0) => add_ln840_156_fu_6726_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[6]_22\(1 downto 0) => add_ln840_140_fu_6298_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[6]_23\(1 downto 0) => add_ln840_124_fu_5870_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[6]_24\(1 downto 0) => add_ln840_108_fu_5442_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[6]_25\(1 downto 0) => add_ln840_92_fu_5014_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[6]_26\(1 downto 0) => add_ln840_76_fu_4586_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[6]_27\(1 downto 0) => add_ln840_60_fu_4158_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[6]_28\(1 downto 0) => add_ln840_44_fu_3730_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[6]_29\(1 downto 0) => add_ln840_28_fu_3302_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[6]_3\(1 downto 0) => add_ln840_444_fu_14430_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[6]_30\(1 downto 0) => add_ln840_12_fu_2874_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[6]_4\(1 downto 0) => add_ln840_428_fu_14002_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[6]_5\(1 downto 0) => add_ln840_412_fu_13574_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[6]_6\(1 downto 0) => add_ln840_396_fu_13146_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[6]_7\(1 downto 0) => add_ln840_380_fu_12718_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[6]_8\(1 downto 0) => add_ln840_364_fu_12290_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[6]_9\(1 downto 0) => add_ln840_348_fu_11862_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[7]\ => \B_V_data_1_payload_B_reg[7]\,
      \B_V_data_1_payload_B_reg[8]\ => \B_V_data_1_payload_B_reg[8]\,
      \B_V_data_1_payload_B_reg[9]\ => \B_V_data_1_payload_B_reg[9]\,
      B_V_data_1_sel => B_V_data_1_sel,
      \B_V_data_1_state_reg[0]\(0) => \^i_fu_1274\,
      \B_V_data_1_state_reg[1]\ => \B_V_data_1_state_reg[1]\,
      D(31 downto 0) => nf_fu_16169_p2(31 downto 0),
      E(0) => flow_control_loop_pipe_sequential_init_U_n_4,
      Q(31) => \sf_fu_1270_reg_n_3_[31]\,
      Q(30) => \sf_fu_1270_reg_n_3_[30]\,
      Q(29) => \sf_fu_1270_reg_n_3_[29]\,
      Q(28) => \sf_fu_1270_reg_n_3_[28]\,
      Q(27) => \sf_fu_1270_reg_n_3_[27]\,
      Q(26) => \sf_fu_1270_reg_n_3_[26]\,
      Q(25) => \sf_fu_1270_reg_n_3_[25]\,
      Q(24) => \sf_fu_1270_reg_n_3_[24]\,
      Q(23) => \sf_fu_1270_reg_n_3_[23]\,
      Q(22) => \sf_fu_1270_reg_n_3_[22]\,
      Q(21) => \sf_fu_1270_reg_n_3_[21]\,
      Q(20) => \sf_fu_1270_reg_n_3_[20]\,
      Q(19) => \sf_fu_1270_reg_n_3_[19]\,
      Q(18) => \sf_fu_1270_reg_n_3_[18]\,
      Q(17) => \sf_fu_1270_reg_n_3_[17]\,
      Q(16) => \sf_fu_1270_reg_n_3_[16]\,
      Q(15) => \sf_fu_1270_reg_n_3_[15]\,
      Q(14) => \sf_fu_1270_reg_n_3_[14]\,
      Q(13) => \sf_fu_1270_reg_n_3_[13]\,
      Q(12) => \sf_fu_1270_reg_n_3_[12]\,
      Q(11) => \sf_fu_1270_reg_n_3_[11]\,
      Q(10) => \sf_fu_1270_reg_n_3_[10]\,
      Q(9) => \sf_fu_1270_reg_n_3_[9]\,
      Q(8) => \sf_fu_1270_reg_n_3_[8]\,
      Q(7) => \sf_fu_1270_reg_n_3_[7]\,
      Q(6) => \sf_fu_1270_reg_n_3_[6]\,
      Q(5) => \sf_fu_1270_reg_n_3_[5]\,
      Q(4) => \sf_fu_1270_reg_n_3_[4]\,
      Q(3) => \sf_fu_1270_reg_n_3_[3]\,
      Q(2) => \sf_fu_1270_reg_n_3_[2]\,
      Q(1) => \sf_fu_1270_reg_n_3_[1]\,
      Q(0) => \sf_fu_1270_reg_n_3_[0]\,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_130,
      \add_ln840_12_reg_20736[1]_i_4_0\(15 downto 0) => inputBuf_V_48_fu_1598(15 downto 0),
      \add_ln840_12_reg_20736_reg[1]\(15 downto 0) => \add_ln840_12_reg_20736_reg[1]_0\(15 downto 0),
      \add_ln840_12_reg_20736_reg[1]_0\(15 downto 0) => \add_ln840_12_reg_20736_reg[1]_1\(15 downto 0),
      \add_ln840_12_reg_20736_reg[1]_i_26_0\(15 downto 0) => inputBuf_V_39_fu_1562(15 downto 0),
      \add_ln840_12_reg_20736_reg[1]_i_26_1\(15 downto 0) => inputBuf_V_38_fu_1558(15 downto 0),
      \add_ln840_12_reg_20736_reg[1]_i_26_2\(15 downto 0) => inputBuf_V_37_fu_1554(15 downto 0),
      \add_ln840_12_reg_20736_reg[1]_i_26_3\(15 downto 0) => inputBuf_V_36_fu_1550(15 downto 0),
      \add_ln840_12_reg_20736_reg[1]_i_26_4\(15 downto 0) => inputBuf_V_35_fu_1546(15 downto 0),
      \add_ln840_12_reg_20736_reg[1]_i_26_5\(15 downto 0) => inputBuf_V_34_fu_1542(15 downto 0),
      \add_ln840_12_reg_20736_reg[1]_i_26_6\(15 downto 0) => inputBuf_V_33_fu_1538(15 downto 0),
      \add_ln840_12_reg_20736_reg[1]_i_26_7\(15 downto 0) => inputBuf_V_32_fu_1534(15 downto 0),
      \add_ln840_12_reg_20736_reg[1]_i_27_0\(15 downto 0) => inputBuf_V_43_fu_1578(15 downto 0),
      \add_ln840_12_reg_20736_reg[1]_i_27_1\(15 downto 0) => inputBuf_V_42_fu_1574(15 downto 0),
      \add_ln840_12_reg_20736_reg[1]_i_27_2\(15 downto 0) => inputBuf_V_41_fu_1570(15 downto 0),
      \add_ln840_12_reg_20736_reg[1]_i_27_3\(15 downto 0) => inputBuf_V_40_fu_1566(15 downto 0),
      \add_ln840_12_reg_20736_reg[1]_i_27_4\(15 downto 0) => inputBuf_V_47_fu_1594(15 downto 0),
      \add_ln840_12_reg_20736_reg[1]_i_27_5\(15 downto 0) => inputBuf_V_46_fu_1590(15 downto 0),
      \add_ln840_12_reg_20736_reg[1]_i_27_6\(15 downto 0) => inputBuf_V_45_fu_1586(15 downto 0),
      \add_ln840_12_reg_20736_reg[1]_i_27_7\(15 downto 0) => inputBuf_V_44_fu_1582(15 downto 0),
      \add_ln840_12_reg_20736_reg[1]_i_28_0\(15 downto 0) => inputBuf_V_23_fu_1498(15 downto 0),
      \add_ln840_12_reg_20736_reg[1]_i_28_1\(15 downto 0) => inputBuf_V_22_fu_1494(15 downto 0),
      \add_ln840_12_reg_20736_reg[1]_i_28_2\(15 downto 0) => inputBuf_V_21_fu_1490(15 downto 0),
      \add_ln840_12_reg_20736_reg[1]_i_28_3\(15 downto 0) => inputBuf_V_20_fu_1486(15 downto 0),
      \add_ln840_12_reg_20736_reg[1]_i_28_4\(15 downto 0) => inputBuf_V_19_fu_1482(15 downto 0),
      \add_ln840_12_reg_20736_reg[1]_i_28_5\(15 downto 0) => inputBuf_V_18_fu_1478(15 downto 0),
      \add_ln840_12_reg_20736_reg[1]_i_28_6\(15 downto 0) => inputBuf_V_17_fu_1474(15 downto 0),
      \add_ln840_12_reg_20736_reg[1]_i_28_7\(15 downto 0) => inputBuf_V_16_fu_1470(15 downto 0),
      \add_ln840_12_reg_20736_reg[1]_i_29_0\(15 downto 0) => inputBuf_V_31_fu_1530(15 downto 0),
      \add_ln840_12_reg_20736_reg[1]_i_29_1\(15 downto 0) => inputBuf_V_30_fu_1526(15 downto 0),
      \add_ln840_12_reg_20736_reg[1]_i_29_2\(15 downto 0) => inputBuf_V_29_fu_1522(15 downto 0),
      \add_ln840_12_reg_20736_reg[1]_i_29_3\(15 downto 0) => inputBuf_V_28_fu_1518(15 downto 0),
      \add_ln840_12_reg_20736_reg[1]_i_29_4\(15 downto 0) => inputBuf_V_27_fu_1514(15 downto 0),
      \add_ln840_12_reg_20736_reg[1]_i_29_5\(15 downto 0) => inputBuf_V_26_fu_1510(15 downto 0),
      \add_ln840_12_reg_20736_reg[1]_i_29_6\(15 downto 0) => inputBuf_V_25_fu_1506(15 downto 0),
      \add_ln840_12_reg_20736_reg[1]_i_29_7\(15 downto 0) => inputBuf_V_24_fu_1502(15 downto 0),
      \add_ln840_12_reg_20736_reg[1]_i_30_0\(15 downto 0) => inputBuf_V_7_fu_1434(15 downto 0),
      \add_ln840_12_reg_20736_reg[1]_i_30_1\(15 downto 0) => inputBuf_V_6_fu_1430(15 downto 0),
      \add_ln840_12_reg_20736_reg[1]_i_30_2\(15 downto 0) => inputBuf_V_5_fu_1426(15 downto 0),
      \add_ln840_12_reg_20736_reg[1]_i_30_3\(15 downto 0) => inputBuf_V_4_fu_1422(15 downto 0),
      \add_ln840_12_reg_20736_reg[1]_i_30_4\(15 downto 0) => inputBuf_V_3_fu_1418(15 downto 0),
      \add_ln840_12_reg_20736_reg[1]_i_30_5\(15 downto 0) => inputBuf_V_2_fu_1414(15 downto 0),
      \add_ln840_12_reg_20736_reg[1]_i_30_6\(15 downto 0) => inputBuf_V_1_fu_1410(15 downto 0),
      \add_ln840_12_reg_20736_reg[1]_i_30_7\(15 downto 0) => inputBuf_V_fu_1406(15 downto 0),
      \add_ln840_12_reg_20736_reg[1]_i_31_0\(15 downto 0) => inputBuf_V_15_fu_1466(15 downto 0),
      \add_ln840_12_reg_20736_reg[1]_i_31_1\(15 downto 0) => inputBuf_V_14_fu_1462(15 downto 0),
      \add_ln840_12_reg_20736_reg[1]_i_31_2\(15 downto 0) => inputBuf_V_13_fu_1458(15 downto 0),
      \add_ln840_12_reg_20736_reg[1]_i_31_3\(15 downto 0) => inputBuf_V_12_fu_1454(15 downto 0),
      \add_ln840_12_reg_20736_reg[1]_i_31_4\(15 downto 0) => inputBuf_V_11_fu_1450(15 downto 0),
      \add_ln840_12_reg_20736_reg[1]_i_31_5\(15 downto 0) => inputBuf_V_10_fu_1446(15 downto 0),
      \add_ln840_12_reg_20736_reg[1]_i_31_6\(15 downto 0) => inputBuf_V_9_fu_1442(15 downto 0),
      \add_ln840_12_reg_20736_reg[1]_i_31_7\(15 downto 0) => inputBuf_V_8_fu_1438(15 downto 0),
      \ap_CS_fsm_reg[0]\(1 downto 0) => D(1 downto 0),
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      \ap_CS_fsm_reg[2]\(2 downto 0) => Q(2 downto 0),
      \ap_CS_iter1_fsm_reg[1]\ => \^icmp_ln290_reg_21981_pp0_iter1_reg\,
      \ap_CS_iter1_fsm_reg[1]_0\ => \^icmp_ln249_reg_20653_pp0_iter1_reg\,
      ap_CS_iter1_fsm_state2 => ap_CS_iter1_fsm_state2,
      ap_CS_iter2_fsm_state3 => ap_CS_iter2_fsm_state3,
      ap_NS_fsm10_out => ap_NS_fsm10_out,
      ap_NS_iter1_fsm(0) => ap_NS_iter1_fsm(1),
      ap_clk => ap_clk,
      ap_done_cache => ap_done_cache,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_loop_exit_ready_pp0_iter2_reg => ap_loop_exit_ready_pp0_iter2_reg,
      ap_loop_exit_ready_pp0_iter2_reg_reg => ap_done_reg1,
      ap_loop_init_int_reg_0(6) => flow_control_loop_pipe_sequential_init_U_n_41,
      ap_loop_init_int_reg_0(5) => flow_control_loop_pipe_sequential_init_U_n_42,
      ap_loop_init_int_reg_0(4) => flow_control_loop_pipe_sequential_init_U_n_43,
      ap_loop_init_int_reg_0(3) => flow_control_loop_pipe_sequential_init_U_n_44,
      ap_loop_init_int_reg_0(2) => flow_control_loop_pipe_sequential_init_U_n_45,
      ap_loop_init_int_reg_0(1) => flow_control_loop_pipe_sequential_init_U_n_46,
      ap_loop_init_int_reg_0(0) => flow_control_loop_pipe_sequential_init_U_n_47,
      ap_loop_init_int_reg_1(0) => flow_control_loop_pipe_sequential_init_U_n_179,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg_0 => ap_condition_14012,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg_1(0) => inputBuf_V_7_fu_14340,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg_2(0) => inputBuf_V_5_fu_14260,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg_3(0) => sf_fu_1270,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg_4(0) => nf_1_fu_1602,
      \i_fu_1274_reg[1]\ => icmp_ln249_fu_1803_p2,
      \i_fu_1274_reg[6]\(6) => \i_fu_1274_reg_n_3_[6]\,
      \i_fu_1274_reg[6]\(5) => \i_fu_1274_reg_n_3_[5]\,
      \i_fu_1274_reg[6]\(4) => \i_fu_1274_reg_n_3_[4]\,
      \i_fu_1274_reg[6]\(3) => \i_fu_1274_reg_n_3_[3]\,
      \i_fu_1274_reg[6]\(2) => \i_fu_1274_reg_n_3_[2]\,
      \i_fu_1274_reg[6]\(1) => \i_fu_1274_reg_n_3_[1]\,
      \i_fu_1274_reg[6]\(0) => \i_fu_1274_reg_n_3_[0]\,
      \icmp_ln272_reg_20665_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_128,
      \icmp_ln272_reg_20665_reg[0]_0\ => flow_control_loop_pipe_sequential_init_U_n_214,
      \icmp_ln272_reg_20665_reg[0]_1\ => flow_control_loop_pipe_sequential_init_U_n_215,
      \icmp_ln272_reg_20665_reg[0]_2\ => flow_control_loop_pipe_sequential_init_U_n_216,
      \icmp_ln272_reg_20665_reg[0]_3\ => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      \icmp_ln290_reg_21981[0]_i_7\ => \^icmp_ln290_fu_16154_p2\,
      \icmp_ln290_reg_21981_reg[0]\ => \icmp_ln290_reg_21981[0]_i_5_n_3\,
      \icmp_ln290_reg_21981_reg[0]_0\ => \icmp_ln290_reg_21981[0]_i_6_n_3\,
      \icmp_ln290_reg_21981_reg[0]_1\ => \icmp_ln290_reg_21981[0]_i_7_n_3\,
      \icmp_ln290_reg_21981_reg[0]_2\ => \icmp_ln290_reg_21981[0]_i_14_n_3\,
      in0_V_TREADY_int_regslice => in0_V_TREADY_int_regslice,
      in0_V_TVALID_int_regslice => in0_V_TVALID_int_regslice,
      \nf_1_fu_1602[31]_i_4_0\ => \nf_1_fu_1602[31]_i_12_n_3\,
      \nf_1_fu_1602_reg[0]\ => \nf_1_fu_1602[31]_i_9_n_3\,
      \nf_1_fu_1602_reg[0]_0\ => \nf_1_fu_1602[31]_i_10_n_3\,
      \nf_1_fu_1602_reg[0]_1\ => \nf_1_fu_1602[31]_i_11_n_3\,
      \nf_1_fu_1602_reg[31]\(31) => \nf_1_fu_1602_reg_n_3_[31]\,
      \nf_1_fu_1602_reg[31]\(30) => \nf_1_fu_1602_reg_n_3_[30]\,
      \nf_1_fu_1602_reg[31]\(29) => \nf_1_fu_1602_reg_n_3_[29]\,
      \nf_1_fu_1602_reg[31]\(28) => \nf_1_fu_1602_reg_n_3_[28]\,
      \nf_1_fu_1602_reg[31]\(27) => \nf_1_fu_1602_reg_n_3_[27]\,
      \nf_1_fu_1602_reg[31]\(26) => \nf_1_fu_1602_reg_n_3_[26]\,
      \nf_1_fu_1602_reg[31]\(25) => \nf_1_fu_1602_reg_n_3_[25]\,
      \nf_1_fu_1602_reg[31]\(24) => \nf_1_fu_1602_reg_n_3_[24]\,
      \nf_1_fu_1602_reg[31]\(23) => \nf_1_fu_1602_reg_n_3_[23]\,
      \nf_1_fu_1602_reg[31]\(22) => \nf_1_fu_1602_reg_n_3_[22]\,
      \nf_1_fu_1602_reg[31]\(21) => \nf_1_fu_1602_reg_n_3_[21]\,
      \nf_1_fu_1602_reg[31]\(20) => \nf_1_fu_1602_reg_n_3_[20]\,
      \nf_1_fu_1602_reg[31]\(19) => \nf_1_fu_1602_reg_n_3_[19]\,
      \nf_1_fu_1602_reg[31]\(18) => \nf_1_fu_1602_reg_n_3_[18]\,
      \nf_1_fu_1602_reg[31]\(17) => \nf_1_fu_1602_reg_n_3_[17]\,
      \nf_1_fu_1602_reg[31]\(16) => \nf_1_fu_1602_reg_n_3_[16]\,
      \nf_1_fu_1602_reg[31]\(15) => \nf_1_fu_1602_reg_n_3_[15]\,
      \nf_1_fu_1602_reg[31]\(14) => \nf_1_fu_1602_reg_n_3_[14]\,
      \nf_1_fu_1602_reg[31]\(13) => \nf_1_fu_1602_reg_n_3_[13]\,
      \nf_1_fu_1602_reg[31]\(12) => \nf_1_fu_1602_reg_n_3_[12]\,
      \nf_1_fu_1602_reg[31]\(11) => \nf_1_fu_1602_reg_n_3_[11]\,
      \nf_1_fu_1602_reg[31]\(10) => \nf_1_fu_1602_reg_n_3_[10]\,
      \nf_1_fu_1602_reg[31]\(9) => \nf_1_fu_1602_reg_n_3_[9]\,
      \nf_1_fu_1602_reg[31]\(8) => \nf_1_fu_1602_reg_n_3_[8]\,
      \nf_1_fu_1602_reg[31]\(7) => \nf_1_fu_1602_reg_n_3_[7]\,
      \nf_1_fu_1602_reg[31]\(6) => \nf_1_fu_1602_reg_n_3_[6]\,
      \nf_1_fu_1602_reg[31]\(5) => \nf_1_fu_1602_reg_n_3_[5]\,
      \nf_1_fu_1602_reg[31]\(4) => \nf_1_fu_1602_reg_n_3_[4]\,
      \nf_1_fu_1602_reg[31]\(3) => \nf_1_fu_1602_reg_n_3_[3]\,
      \nf_1_fu_1602_reg[31]\(2) => \nf_1_fu_1602_reg_n_3_[2]\,
      \nf_1_fu_1602_reg[31]\(1) => \nf_1_fu_1602_reg_n_3_[1]\,
      \nf_1_fu_1602_reg[31]\(0) => \^nf_1_fu_1602_reg[0]_0\(0),
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice,
      \sf_fu_1270_reg[0]\(0) => flow_control_loop_pipe_sequential_init_U_n_5,
      \sf_fu_1270_reg[0]_0\(0) => flow_control_loop_pipe_sequential_init_U_n_6,
      \sf_fu_1270_reg[0]_1\(0) => inputBuf_V_47_fu_15940,
      \sf_fu_1270_reg[0]_10\(0) => inputBuf_V_23_fu_14980,
      \sf_fu_1270_reg[0]_11\(0) => inputBuf_V_21_fu_14900,
      \sf_fu_1270_reg[0]_12\(0) => inputBuf_V_17_fu_14740,
      \sf_fu_1270_reg[0]_13\(0) => inputBuf_V_15_fu_14660,
      \sf_fu_1270_reg[0]_14\(0) => inputBuf_V_13_fu_14580,
      \sf_fu_1270_reg[0]_15\(0) => inputBuf_V_9_fu_14420,
      \sf_fu_1270_reg[0]_16\(0) => inputBuf_V_11_fu_14500,
      \sf_fu_1270_reg[0]_17\(0) => inputBuf_V_19_fu_14820,
      \sf_fu_1270_reg[0]_18\(0) => inputBuf_V_27_fu_15140,
      \sf_fu_1270_reg[0]_19\(0) => inputBuf_V_35_fu_15460,
      \sf_fu_1270_reg[0]_2\(0) => inputBuf_V_45_fu_15860,
      \sf_fu_1270_reg[0]_20\(0) => inputBuf_V_43_fu_15780,
      \sf_fu_1270_reg[0]_21\(0) => inputBuf_V_42_fu_15740,
      \sf_fu_1270_reg[0]_22\(0) => inputBuf_V_34_fu_15420,
      \sf_fu_1270_reg[0]_23\(0) => inputBuf_V_26_fu_15100,
      \sf_fu_1270_reg[0]_24\(0) => inputBuf_V_18_fu_14780,
      \sf_fu_1270_reg[0]_25\(0) => inputBuf_V_10_fu_14460,
      \sf_fu_1270_reg[0]_3\(0) => inputBuf_V_41_fu_15700,
      \sf_fu_1270_reg[0]_4\(0) => inputBuf_V_39_fu_15620,
      \sf_fu_1270_reg[0]_5\(0) => inputBuf_V_37_fu_15540,
      \sf_fu_1270_reg[0]_6\(0) => inputBuf_V_33_fu_15380,
      \sf_fu_1270_reg[0]_7\(0) => inputBuf_V_31_fu_15300,
      \sf_fu_1270_reg[0]_8\(0) => inputBuf_V_29_fu_15220,
      \sf_fu_1270_reg[0]_9\(0) => inputBuf_V_25_fu_15060,
      \sf_fu_1270_reg[1]\(0) => inputBuf_V_4_fu_14220,
      \sf_fu_1270_reg[1]_0\(0) => inputBuf_V_6_fu_14300,
      \sf_fu_1270_reg[1]_1\(0) => inputBuf_V_12_fu_14540,
      \sf_fu_1270_reg[1]_2\(0) => inputBuf_V_14_fu_14620,
      \sf_fu_1270_reg[1]_3\(0) => inputBuf_V_20_fu_14860,
      \sf_fu_1270_reg[1]_4\(0) => inputBuf_V_22_fu_14940,
      \sf_fu_1270_reg[1]_5\(0) => inputBuf_V_28_fu_15180,
      \sf_fu_1270_reg[1]_6\(0) => inputBuf_V_30_fu_15260,
      \sf_fu_1270_reg[1]_7\(0) => inputBuf_V_38_fu_15580,
      \sf_fu_1270_reg[1]_8\(0) => inputBuf_V_44_fu_15820,
      \sf_fu_1270_reg[1]_9\(0) => inputBuf_V_46_fu_15900,
      \sf_fu_1270_reg[2]\(0) => inputBuf_V_36_fu_15500,
      \sf_fu_1270_reg[31]\(31 downto 0) => sf_2_fu_16148_p2(31 downto 0),
      \sf_fu_1270_reg[3]\(0) => inputBuf_V_1_fu_14100,
      \sf_fu_1270_reg[3]_0\(0) => inputBuf_V_16_fu_14700,
      \sf_fu_1270_reg[4]\(0) => inputBuf_V_fu_14060,
      \sf_fu_1270_reg[4]_0\(0) => inputBuf_V_32_fu_15340,
      \sf_fu_1270_reg[5]\(0) => inputBuf_V_8_fu_14380,
      \sf_fu_1270_reg[5]_0\(0) => inputBuf_V_24_fu_15020,
      \sf_fu_1270_reg[5]_1\(0) => inputBuf_V_40_fu_15660,
      weights_V_TDATA_int_regslice(95 downto 0) => weights_V_TDATA_int_regslice(95 downto 0),
      weights_V_TVALID_int_regslice => weights_V_TVALID_int_regslice
    );
\i_fu_1274_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => flow_control_loop_pipe_sequential_init_U_n_47,
      Q => \i_fu_1274_reg_n_3_[0]\,
      R => '0'
    );
\i_fu_1274_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => flow_control_loop_pipe_sequential_init_U_n_46,
      Q => \i_fu_1274_reg_n_3_[1]\,
      R => '0'
    );
\i_fu_1274_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => flow_control_loop_pipe_sequential_init_U_n_45,
      Q => \i_fu_1274_reg_n_3_[2]\,
      R => '0'
    );
\i_fu_1274_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => flow_control_loop_pipe_sequential_init_U_n_44,
      Q => \i_fu_1274_reg_n_3_[3]\,
      R => '0'
    );
\i_fu_1274_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => flow_control_loop_pipe_sequential_init_U_n_43,
      Q => \i_fu_1274_reg_n_3_[4]\,
      R => '0'
    );
\i_fu_1274_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => flow_control_loop_pipe_sequential_init_U_n_42,
      Q => \i_fu_1274_reg_n_3_[5]\,
      R => '0'
    );
\i_fu_1274_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => flow_control_loop_pipe_sequential_init_U_n_41,
      Q => \i_fu_1274_reg_n_3_[6]\,
      R => '0'
    );
\icmp_ln249_reg_20653_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln249_reg_20653_pp0_iter1_reg_reg[0]_0\,
      Q => \^icmp_ln249_reg_20653_pp0_iter1_reg\,
      R => '0'
    );
\icmp_ln249_reg_20653_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln249_reg_20653_reg[0]_0\,
      Q => \^icmp_ln249_reg_20653\,
      R => '0'
    );
\icmp_ln272_reg_20665_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_128,
      Q => \icmp_ln272_reg_20665_reg_n_3_[0]\,
      R => '0'
    );
\icmp_ln272_reg_20665_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_214,
      Q => \icmp_ln272_reg_20665_reg[0]_rep_n_3\,
      R => '0'
    );
\icmp_ln272_reg_20665_reg[0]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_215,
      Q => \icmp_ln272_reg_20665_reg[0]_rep__0_n_3\,
      R => '0'
    );
\icmp_ln272_reg_20665_reg[0]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_216,
      Q => \icmp_ln272_reg_20665_reg[0]_rep__1_n_3\,
      R => '0'
    );
\icmp_ln290_reg_21981[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => sf_2_fu_16148_p2(13),
      I1 => sf_2_fu_16148_p2(10),
      I2 => sf_2_fu_16148_p2(4),
      I3 => sf_2_fu_16148_p2(28),
      O => \icmp_ln290_reg_21981[0]_i_14_n_3\
    );
\icmp_ln290_reg_21981[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_2_fu_16148_p2(16),
      I1 => sf_2_fu_16148_p2(6),
      I2 => sf_2_fu_16148_p2(19),
      I3 => sf_2_fu_16148_p2(12),
      O => \icmp_ln290_reg_21981[0]_i_15_n_3\
    );
\icmp_ln290_reg_21981[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_2_fu_16148_p2(23),
      I1 => sf_2_fu_16148_p2(11),
      I2 => sf_2_fu_16148_p2(25),
      I3 => sf_2_fu_16148_p2(27),
      O => \icmp_ln290_reg_21981[0]_i_16_n_3\
    );
\icmp_ln290_reg_21981[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_2_fu_16148_p2(30),
      I1 => sf_2_fu_16148_p2(29),
      I2 => sf_2_fu_16148_p2(7),
      I3 => sf_2_fu_16148_p2(8),
      O => \icmp_ln290_reg_21981[0]_i_17_n_3\
    );
\icmp_ln290_reg_21981[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sf_2_fu_16148_p2(15),
      I1 => sf_2_fu_16148_p2(14),
      I2 => sf_2_fu_16148_p2(2),
      I3 => sf_2_fu_16148_p2(21),
      I4 => \icmp_ln290_reg_21981[0]_i_15_n_3\,
      O => \icmp_ln290_reg_21981[0]_i_5_n_3\
    );
\icmp_ln290_reg_21981[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => sf_2_fu_16148_p2(18),
      I1 => sf_2_fu_16148_p2(5),
      I2 => sf_2_fu_16148_p2(20),
      I3 => sf_2_fu_16148_p2(17),
      I4 => \icmp_ln290_reg_21981[0]_i_16_n_3\,
      O => \icmp_ln290_reg_21981[0]_i_6_n_3\
    );
\icmp_ln290_reg_21981[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sf_2_fu_16148_p2(22),
      I1 => sf_2_fu_16148_p2(31),
      I2 => sf_2_fu_16148_p2(1),
      I3 => sf_2_fu_16148_p2(3),
      I4 => \icmp_ln290_reg_21981[0]_i_17_n_3\,
      O => \icmp_ln290_reg_21981[0]_i_7_n_3\
    );
\icmp_ln290_reg_21981_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln290_reg_21981_pp0_iter1_reg_reg[0]_0\,
      Q => \^icmp_ln290_reg_21981_pp0_iter1_reg\,
      R => '0'
    );
\icmp_ln290_reg_21981_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => \^icmp_ln290_fu_16154_p2\,
      Q => icmp_ln290_reg_21981,
      R => '0'
    );
\inputBuf_V_10_fu_1446_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_10_fu_14460,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(0),
      Q => inputBuf_V_10_fu_1446(0),
      R => '0'
    );
\inputBuf_V_10_fu_1446_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_10_fu_14460,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(10),
      Q => inputBuf_V_10_fu_1446(10),
      R => '0'
    );
\inputBuf_V_10_fu_1446_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_10_fu_14460,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(11),
      Q => inputBuf_V_10_fu_1446(11),
      R => '0'
    );
\inputBuf_V_10_fu_1446_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_10_fu_14460,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(12),
      Q => inputBuf_V_10_fu_1446(12),
      R => '0'
    );
\inputBuf_V_10_fu_1446_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_10_fu_14460,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(13),
      Q => inputBuf_V_10_fu_1446(13),
      R => '0'
    );
\inputBuf_V_10_fu_1446_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_10_fu_14460,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(14),
      Q => inputBuf_V_10_fu_1446(14),
      R => '0'
    );
\inputBuf_V_10_fu_1446_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_10_fu_14460,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(15),
      Q => inputBuf_V_10_fu_1446(15),
      R => '0'
    );
\inputBuf_V_10_fu_1446_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_10_fu_14460,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(1),
      Q => inputBuf_V_10_fu_1446(1),
      R => '0'
    );
\inputBuf_V_10_fu_1446_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_10_fu_14460,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(2),
      Q => inputBuf_V_10_fu_1446(2),
      R => '0'
    );
\inputBuf_V_10_fu_1446_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_10_fu_14460,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(3),
      Q => inputBuf_V_10_fu_1446(3),
      R => '0'
    );
\inputBuf_V_10_fu_1446_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_10_fu_14460,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(4),
      Q => inputBuf_V_10_fu_1446(4),
      R => '0'
    );
\inputBuf_V_10_fu_1446_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_10_fu_14460,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(5),
      Q => inputBuf_V_10_fu_1446(5),
      R => '0'
    );
\inputBuf_V_10_fu_1446_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_10_fu_14460,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(6),
      Q => inputBuf_V_10_fu_1446(6),
      R => '0'
    );
\inputBuf_V_10_fu_1446_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_10_fu_14460,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(7),
      Q => inputBuf_V_10_fu_1446(7),
      R => '0'
    );
\inputBuf_V_10_fu_1446_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_10_fu_14460,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(8),
      Q => inputBuf_V_10_fu_1446(8),
      R => '0'
    );
\inputBuf_V_10_fu_1446_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_10_fu_14460,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(9),
      Q => inputBuf_V_10_fu_1446(9),
      R => '0'
    );
\inputBuf_V_11_fu_1450_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_11_fu_14500,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(0),
      Q => inputBuf_V_11_fu_1450(0),
      R => '0'
    );
\inputBuf_V_11_fu_1450_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_11_fu_14500,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(10),
      Q => inputBuf_V_11_fu_1450(10),
      R => '0'
    );
\inputBuf_V_11_fu_1450_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_11_fu_14500,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(11),
      Q => inputBuf_V_11_fu_1450(11),
      R => '0'
    );
\inputBuf_V_11_fu_1450_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_11_fu_14500,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(12),
      Q => inputBuf_V_11_fu_1450(12),
      R => '0'
    );
\inputBuf_V_11_fu_1450_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_11_fu_14500,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(13),
      Q => inputBuf_V_11_fu_1450(13),
      R => '0'
    );
\inputBuf_V_11_fu_1450_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_11_fu_14500,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(14),
      Q => inputBuf_V_11_fu_1450(14),
      R => '0'
    );
\inputBuf_V_11_fu_1450_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_11_fu_14500,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(15),
      Q => inputBuf_V_11_fu_1450(15),
      R => '0'
    );
\inputBuf_V_11_fu_1450_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_11_fu_14500,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(1),
      Q => inputBuf_V_11_fu_1450(1),
      R => '0'
    );
\inputBuf_V_11_fu_1450_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_11_fu_14500,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(2),
      Q => inputBuf_V_11_fu_1450(2),
      R => '0'
    );
\inputBuf_V_11_fu_1450_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_11_fu_14500,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(3),
      Q => inputBuf_V_11_fu_1450(3),
      R => '0'
    );
\inputBuf_V_11_fu_1450_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_11_fu_14500,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(4),
      Q => inputBuf_V_11_fu_1450(4),
      R => '0'
    );
\inputBuf_V_11_fu_1450_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_11_fu_14500,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(5),
      Q => inputBuf_V_11_fu_1450(5),
      R => '0'
    );
\inputBuf_V_11_fu_1450_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_11_fu_14500,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(6),
      Q => inputBuf_V_11_fu_1450(6),
      R => '0'
    );
\inputBuf_V_11_fu_1450_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_11_fu_14500,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(7),
      Q => inputBuf_V_11_fu_1450(7),
      R => '0'
    );
\inputBuf_V_11_fu_1450_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_11_fu_14500,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(8),
      Q => inputBuf_V_11_fu_1450(8),
      R => '0'
    );
\inputBuf_V_11_fu_1450_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_11_fu_14500,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(9),
      Q => inputBuf_V_11_fu_1450(9),
      R => '0'
    );
\inputBuf_V_12_fu_1454_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_12_fu_14540,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(0),
      Q => inputBuf_V_12_fu_1454(0),
      R => '0'
    );
\inputBuf_V_12_fu_1454_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_12_fu_14540,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(10),
      Q => inputBuf_V_12_fu_1454(10),
      R => '0'
    );
\inputBuf_V_12_fu_1454_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_12_fu_14540,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(11),
      Q => inputBuf_V_12_fu_1454(11),
      R => '0'
    );
\inputBuf_V_12_fu_1454_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_12_fu_14540,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(12),
      Q => inputBuf_V_12_fu_1454(12),
      R => '0'
    );
\inputBuf_V_12_fu_1454_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_12_fu_14540,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(13),
      Q => inputBuf_V_12_fu_1454(13),
      R => '0'
    );
\inputBuf_V_12_fu_1454_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_12_fu_14540,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(14),
      Q => inputBuf_V_12_fu_1454(14),
      R => '0'
    );
\inputBuf_V_12_fu_1454_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_12_fu_14540,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(15),
      Q => inputBuf_V_12_fu_1454(15),
      R => '0'
    );
\inputBuf_V_12_fu_1454_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_12_fu_14540,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(1),
      Q => inputBuf_V_12_fu_1454(1),
      R => '0'
    );
\inputBuf_V_12_fu_1454_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_12_fu_14540,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(2),
      Q => inputBuf_V_12_fu_1454(2),
      R => '0'
    );
\inputBuf_V_12_fu_1454_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_12_fu_14540,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(3),
      Q => inputBuf_V_12_fu_1454(3),
      R => '0'
    );
\inputBuf_V_12_fu_1454_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_12_fu_14540,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(4),
      Q => inputBuf_V_12_fu_1454(4),
      R => '0'
    );
\inputBuf_V_12_fu_1454_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_12_fu_14540,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(5),
      Q => inputBuf_V_12_fu_1454(5),
      R => '0'
    );
\inputBuf_V_12_fu_1454_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_12_fu_14540,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(6),
      Q => inputBuf_V_12_fu_1454(6),
      R => '0'
    );
\inputBuf_V_12_fu_1454_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_12_fu_14540,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(7),
      Q => inputBuf_V_12_fu_1454(7),
      R => '0'
    );
\inputBuf_V_12_fu_1454_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_12_fu_14540,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(8),
      Q => inputBuf_V_12_fu_1454(8),
      R => '0'
    );
\inputBuf_V_12_fu_1454_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_12_fu_14540,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(9),
      Q => inputBuf_V_12_fu_1454(9),
      R => '0'
    );
\inputBuf_V_13_fu_1458_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_13_fu_14580,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(0),
      Q => inputBuf_V_13_fu_1458(0),
      R => '0'
    );
\inputBuf_V_13_fu_1458_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_13_fu_14580,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(10),
      Q => inputBuf_V_13_fu_1458(10),
      R => '0'
    );
\inputBuf_V_13_fu_1458_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_13_fu_14580,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(11),
      Q => inputBuf_V_13_fu_1458(11),
      R => '0'
    );
\inputBuf_V_13_fu_1458_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_13_fu_14580,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(12),
      Q => inputBuf_V_13_fu_1458(12),
      R => '0'
    );
\inputBuf_V_13_fu_1458_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_13_fu_14580,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(13),
      Q => inputBuf_V_13_fu_1458(13),
      R => '0'
    );
\inputBuf_V_13_fu_1458_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_13_fu_14580,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(14),
      Q => inputBuf_V_13_fu_1458(14),
      R => '0'
    );
\inputBuf_V_13_fu_1458_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_13_fu_14580,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(15),
      Q => inputBuf_V_13_fu_1458(15),
      R => '0'
    );
\inputBuf_V_13_fu_1458_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_13_fu_14580,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(1),
      Q => inputBuf_V_13_fu_1458(1),
      R => '0'
    );
\inputBuf_V_13_fu_1458_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_13_fu_14580,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(2),
      Q => inputBuf_V_13_fu_1458(2),
      R => '0'
    );
\inputBuf_V_13_fu_1458_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_13_fu_14580,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(3),
      Q => inputBuf_V_13_fu_1458(3),
      R => '0'
    );
\inputBuf_V_13_fu_1458_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_13_fu_14580,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(4),
      Q => inputBuf_V_13_fu_1458(4),
      R => '0'
    );
\inputBuf_V_13_fu_1458_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_13_fu_14580,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(5),
      Q => inputBuf_V_13_fu_1458(5),
      R => '0'
    );
\inputBuf_V_13_fu_1458_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_13_fu_14580,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(6),
      Q => inputBuf_V_13_fu_1458(6),
      R => '0'
    );
\inputBuf_V_13_fu_1458_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_13_fu_14580,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(7),
      Q => inputBuf_V_13_fu_1458(7),
      R => '0'
    );
\inputBuf_V_13_fu_1458_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_13_fu_14580,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(8),
      Q => inputBuf_V_13_fu_1458(8),
      R => '0'
    );
\inputBuf_V_13_fu_1458_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_13_fu_14580,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(9),
      Q => inputBuf_V_13_fu_1458(9),
      R => '0'
    );
\inputBuf_V_14_fu_1462_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_14_fu_14620,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(0),
      Q => inputBuf_V_14_fu_1462(0),
      R => '0'
    );
\inputBuf_V_14_fu_1462_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_14_fu_14620,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(10),
      Q => inputBuf_V_14_fu_1462(10),
      R => '0'
    );
\inputBuf_V_14_fu_1462_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_14_fu_14620,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(11),
      Q => inputBuf_V_14_fu_1462(11),
      R => '0'
    );
\inputBuf_V_14_fu_1462_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_14_fu_14620,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(12),
      Q => inputBuf_V_14_fu_1462(12),
      R => '0'
    );
\inputBuf_V_14_fu_1462_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_14_fu_14620,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(13),
      Q => inputBuf_V_14_fu_1462(13),
      R => '0'
    );
\inputBuf_V_14_fu_1462_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_14_fu_14620,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(14),
      Q => inputBuf_V_14_fu_1462(14),
      R => '0'
    );
\inputBuf_V_14_fu_1462_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_14_fu_14620,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(15),
      Q => inputBuf_V_14_fu_1462(15),
      R => '0'
    );
\inputBuf_V_14_fu_1462_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_14_fu_14620,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(1),
      Q => inputBuf_V_14_fu_1462(1),
      R => '0'
    );
\inputBuf_V_14_fu_1462_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_14_fu_14620,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(2),
      Q => inputBuf_V_14_fu_1462(2),
      R => '0'
    );
\inputBuf_V_14_fu_1462_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_14_fu_14620,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(3),
      Q => inputBuf_V_14_fu_1462(3),
      R => '0'
    );
\inputBuf_V_14_fu_1462_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_14_fu_14620,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(4),
      Q => inputBuf_V_14_fu_1462(4),
      R => '0'
    );
\inputBuf_V_14_fu_1462_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_14_fu_14620,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(5),
      Q => inputBuf_V_14_fu_1462(5),
      R => '0'
    );
\inputBuf_V_14_fu_1462_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_14_fu_14620,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(6),
      Q => inputBuf_V_14_fu_1462(6),
      R => '0'
    );
\inputBuf_V_14_fu_1462_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_14_fu_14620,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(7),
      Q => inputBuf_V_14_fu_1462(7),
      R => '0'
    );
\inputBuf_V_14_fu_1462_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_14_fu_14620,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(8),
      Q => inputBuf_V_14_fu_1462(8),
      R => '0'
    );
\inputBuf_V_14_fu_1462_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_14_fu_14620,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(9),
      Q => inputBuf_V_14_fu_1462(9),
      R => '0'
    );
\inputBuf_V_15_fu_1466_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_15_fu_14660,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(0),
      Q => inputBuf_V_15_fu_1466(0),
      R => '0'
    );
\inputBuf_V_15_fu_1466_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_15_fu_14660,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(10),
      Q => inputBuf_V_15_fu_1466(10),
      R => '0'
    );
\inputBuf_V_15_fu_1466_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_15_fu_14660,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(11),
      Q => inputBuf_V_15_fu_1466(11),
      R => '0'
    );
\inputBuf_V_15_fu_1466_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_15_fu_14660,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(12),
      Q => inputBuf_V_15_fu_1466(12),
      R => '0'
    );
\inputBuf_V_15_fu_1466_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_15_fu_14660,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(13),
      Q => inputBuf_V_15_fu_1466(13),
      R => '0'
    );
\inputBuf_V_15_fu_1466_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_15_fu_14660,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(14),
      Q => inputBuf_V_15_fu_1466(14),
      R => '0'
    );
\inputBuf_V_15_fu_1466_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_15_fu_14660,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(15),
      Q => inputBuf_V_15_fu_1466(15),
      R => '0'
    );
\inputBuf_V_15_fu_1466_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_15_fu_14660,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(1),
      Q => inputBuf_V_15_fu_1466(1),
      R => '0'
    );
\inputBuf_V_15_fu_1466_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_15_fu_14660,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(2),
      Q => inputBuf_V_15_fu_1466(2),
      R => '0'
    );
\inputBuf_V_15_fu_1466_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_15_fu_14660,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(3),
      Q => inputBuf_V_15_fu_1466(3),
      R => '0'
    );
\inputBuf_V_15_fu_1466_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_15_fu_14660,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(4),
      Q => inputBuf_V_15_fu_1466(4),
      R => '0'
    );
\inputBuf_V_15_fu_1466_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_15_fu_14660,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(5),
      Q => inputBuf_V_15_fu_1466(5),
      R => '0'
    );
\inputBuf_V_15_fu_1466_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_15_fu_14660,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(6),
      Q => inputBuf_V_15_fu_1466(6),
      R => '0'
    );
\inputBuf_V_15_fu_1466_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_15_fu_14660,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(7),
      Q => inputBuf_V_15_fu_1466(7),
      R => '0'
    );
\inputBuf_V_15_fu_1466_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_15_fu_14660,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(8),
      Q => inputBuf_V_15_fu_1466(8),
      R => '0'
    );
\inputBuf_V_15_fu_1466_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_15_fu_14660,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(9),
      Q => inputBuf_V_15_fu_1466(9),
      R => '0'
    );
\inputBuf_V_16_fu_1470_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_16_fu_14700,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(0),
      Q => inputBuf_V_16_fu_1470(0),
      R => '0'
    );
\inputBuf_V_16_fu_1470_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_16_fu_14700,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(10),
      Q => inputBuf_V_16_fu_1470(10),
      R => '0'
    );
\inputBuf_V_16_fu_1470_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_16_fu_14700,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(11),
      Q => inputBuf_V_16_fu_1470(11),
      R => '0'
    );
\inputBuf_V_16_fu_1470_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_16_fu_14700,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(12),
      Q => inputBuf_V_16_fu_1470(12),
      R => '0'
    );
\inputBuf_V_16_fu_1470_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_16_fu_14700,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(13),
      Q => inputBuf_V_16_fu_1470(13),
      R => '0'
    );
\inputBuf_V_16_fu_1470_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_16_fu_14700,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(14),
      Q => inputBuf_V_16_fu_1470(14),
      R => '0'
    );
\inputBuf_V_16_fu_1470_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_16_fu_14700,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(15),
      Q => inputBuf_V_16_fu_1470(15),
      R => '0'
    );
\inputBuf_V_16_fu_1470_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_16_fu_14700,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(1),
      Q => inputBuf_V_16_fu_1470(1),
      R => '0'
    );
\inputBuf_V_16_fu_1470_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_16_fu_14700,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(2),
      Q => inputBuf_V_16_fu_1470(2),
      R => '0'
    );
\inputBuf_V_16_fu_1470_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_16_fu_14700,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(3),
      Q => inputBuf_V_16_fu_1470(3),
      R => '0'
    );
\inputBuf_V_16_fu_1470_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_16_fu_14700,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(4),
      Q => inputBuf_V_16_fu_1470(4),
      R => '0'
    );
\inputBuf_V_16_fu_1470_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_16_fu_14700,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(5),
      Q => inputBuf_V_16_fu_1470(5),
      R => '0'
    );
\inputBuf_V_16_fu_1470_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_16_fu_14700,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(6),
      Q => inputBuf_V_16_fu_1470(6),
      R => '0'
    );
\inputBuf_V_16_fu_1470_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_16_fu_14700,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(7),
      Q => inputBuf_V_16_fu_1470(7),
      R => '0'
    );
\inputBuf_V_16_fu_1470_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_16_fu_14700,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(8),
      Q => inputBuf_V_16_fu_1470(8),
      R => '0'
    );
\inputBuf_V_16_fu_1470_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_16_fu_14700,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(9),
      Q => inputBuf_V_16_fu_1470(9),
      R => '0'
    );
\inputBuf_V_17_fu_1474_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_17_fu_14740,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(0),
      Q => inputBuf_V_17_fu_1474(0),
      R => '0'
    );
\inputBuf_V_17_fu_1474_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_17_fu_14740,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(10),
      Q => inputBuf_V_17_fu_1474(10),
      R => '0'
    );
\inputBuf_V_17_fu_1474_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_17_fu_14740,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(11),
      Q => inputBuf_V_17_fu_1474(11),
      R => '0'
    );
\inputBuf_V_17_fu_1474_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_17_fu_14740,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(12),
      Q => inputBuf_V_17_fu_1474(12),
      R => '0'
    );
\inputBuf_V_17_fu_1474_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_17_fu_14740,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(13),
      Q => inputBuf_V_17_fu_1474(13),
      R => '0'
    );
\inputBuf_V_17_fu_1474_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_17_fu_14740,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(14),
      Q => inputBuf_V_17_fu_1474(14),
      R => '0'
    );
\inputBuf_V_17_fu_1474_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_17_fu_14740,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(15),
      Q => inputBuf_V_17_fu_1474(15),
      R => '0'
    );
\inputBuf_V_17_fu_1474_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_17_fu_14740,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(1),
      Q => inputBuf_V_17_fu_1474(1),
      R => '0'
    );
\inputBuf_V_17_fu_1474_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_17_fu_14740,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(2),
      Q => inputBuf_V_17_fu_1474(2),
      R => '0'
    );
\inputBuf_V_17_fu_1474_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_17_fu_14740,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(3),
      Q => inputBuf_V_17_fu_1474(3),
      R => '0'
    );
\inputBuf_V_17_fu_1474_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_17_fu_14740,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(4),
      Q => inputBuf_V_17_fu_1474(4),
      R => '0'
    );
\inputBuf_V_17_fu_1474_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_17_fu_14740,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(5),
      Q => inputBuf_V_17_fu_1474(5),
      R => '0'
    );
\inputBuf_V_17_fu_1474_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_17_fu_14740,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(6),
      Q => inputBuf_V_17_fu_1474(6),
      R => '0'
    );
\inputBuf_V_17_fu_1474_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_17_fu_14740,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(7),
      Q => inputBuf_V_17_fu_1474(7),
      R => '0'
    );
\inputBuf_V_17_fu_1474_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_17_fu_14740,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(8),
      Q => inputBuf_V_17_fu_1474(8),
      R => '0'
    );
\inputBuf_V_17_fu_1474_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_17_fu_14740,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(9),
      Q => inputBuf_V_17_fu_1474(9),
      R => '0'
    );
\inputBuf_V_18_fu_1478_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_18_fu_14780,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(0),
      Q => inputBuf_V_18_fu_1478(0),
      R => '0'
    );
\inputBuf_V_18_fu_1478_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_18_fu_14780,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(10),
      Q => inputBuf_V_18_fu_1478(10),
      R => '0'
    );
\inputBuf_V_18_fu_1478_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_18_fu_14780,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(11),
      Q => inputBuf_V_18_fu_1478(11),
      R => '0'
    );
\inputBuf_V_18_fu_1478_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_18_fu_14780,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(12),
      Q => inputBuf_V_18_fu_1478(12),
      R => '0'
    );
\inputBuf_V_18_fu_1478_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_18_fu_14780,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(13),
      Q => inputBuf_V_18_fu_1478(13),
      R => '0'
    );
\inputBuf_V_18_fu_1478_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_18_fu_14780,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(14),
      Q => inputBuf_V_18_fu_1478(14),
      R => '0'
    );
\inputBuf_V_18_fu_1478_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_18_fu_14780,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(15),
      Q => inputBuf_V_18_fu_1478(15),
      R => '0'
    );
\inputBuf_V_18_fu_1478_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_18_fu_14780,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(1),
      Q => inputBuf_V_18_fu_1478(1),
      R => '0'
    );
\inputBuf_V_18_fu_1478_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_18_fu_14780,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(2),
      Q => inputBuf_V_18_fu_1478(2),
      R => '0'
    );
\inputBuf_V_18_fu_1478_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_18_fu_14780,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(3),
      Q => inputBuf_V_18_fu_1478(3),
      R => '0'
    );
\inputBuf_V_18_fu_1478_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_18_fu_14780,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(4),
      Q => inputBuf_V_18_fu_1478(4),
      R => '0'
    );
\inputBuf_V_18_fu_1478_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_18_fu_14780,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(5),
      Q => inputBuf_V_18_fu_1478(5),
      R => '0'
    );
\inputBuf_V_18_fu_1478_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_18_fu_14780,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(6),
      Q => inputBuf_V_18_fu_1478(6),
      R => '0'
    );
\inputBuf_V_18_fu_1478_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_18_fu_14780,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(7),
      Q => inputBuf_V_18_fu_1478(7),
      R => '0'
    );
\inputBuf_V_18_fu_1478_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_18_fu_14780,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(8),
      Q => inputBuf_V_18_fu_1478(8),
      R => '0'
    );
\inputBuf_V_18_fu_1478_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_18_fu_14780,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(9),
      Q => inputBuf_V_18_fu_1478(9),
      R => '0'
    );
\inputBuf_V_19_fu_1482_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_19_fu_14820,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(0),
      Q => inputBuf_V_19_fu_1482(0),
      R => '0'
    );
\inputBuf_V_19_fu_1482_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_19_fu_14820,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(10),
      Q => inputBuf_V_19_fu_1482(10),
      R => '0'
    );
\inputBuf_V_19_fu_1482_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_19_fu_14820,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(11),
      Q => inputBuf_V_19_fu_1482(11),
      R => '0'
    );
\inputBuf_V_19_fu_1482_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_19_fu_14820,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(12),
      Q => inputBuf_V_19_fu_1482(12),
      R => '0'
    );
\inputBuf_V_19_fu_1482_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_19_fu_14820,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(13),
      Q => inputBuf_V_19_fu_1482(13),
      R => '0'
    );
\inputBuf_V_19_fu_1482_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_19_fu_14820,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(14),
      Q => inputBuf_V_19_fu_1482(14),
      R => '0'
    );
\inputBuf_V_19_fu_1482_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_19_fu_14820,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(15),
      Q => inputBuf_V_19_fu_1482(15),
      R => '0'
    );
\inputBuf_V_19_fu_1482_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_19_fu_14820,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(1),
      Q => inputBuf_V_19_fu_1482(1),
      R => '0'
    );
\inputBuf_V_19_fu_1482_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_19_fu_14820,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(2),
      Q => inputBuf_V_19_fu_1482(2),
      R => '0'
    );
\inputBuf_V_19_fu_1482_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_19_fu_14820,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(3),
      Q => inputBuf_V_19_fu_1482(3),
      R => '0'
    );
\inputBuf_V_19_fu_1482_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_19_fu_14820,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(4),
      Q => inputBuf_V_19_fu_1482(4),
      R => '0'
    );
\inputBuf_V_19_fu_1482_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_19_fu_14820,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(5),
      Q => inputBuf_V_19_fu_1482(5),
      R => '0'
    );
\inputBuf_V_19_fu_1482_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_19_fu_14820,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(6),
      Q => inputBuf_V_19_fu_1482(6),
      R => '0'
    );
\inputBuf_V_19_fu_1482_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_19_fu_14820,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(7),
      Q => inputBuf_V_19_fu_1482(7),
      R => '0'
    );
\inputBuf_V_19_fu_1482_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_19_fu_14820,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(8),
      Q => inputBuf_V_19_fu_1482(8),
      R => '0'
    );
\inputBuf_V_19_fu_1482_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_19_fu_14820,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(9),
      Q => inputBuf_V_19_fu_1482(9),
      R => '0'
    );
\inputBuf_V_1_fu_1410_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_14100,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(0),
      Q => inputBuf_V_1_fu_1410(0),
      R => '0'
    );
\inputBuf_V_1_fu_1410_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_14100,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(10),
      Q => inputBuf_V_1_fu_1410(10),
      R => '0'
    );
\inputBuf_V_1_fu_1410_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_14100,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(11),
      Q => inputBuf_V_1_fu_1410(11),
      R => '0'
    );
\inputBuf_V_1_fu_1410_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_14100,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(12),
      Q => inputBuf_V_1_fu_1410(12),
      R => '0'
    );
\inputBuf_V_1_fu_1410_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_14100,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(13),
      Q => inputBuf_V_1_fu_1410(13),
      R => '0'
    );
\inputBuf_V_1_fu_1410_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_14100,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(14),
      Q => inputBuf_V_1_fu_1410(14),
      R => '0'
    );
\inputBuf_V_1_fu_1410_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_14100,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(15),
      Q => inputBuf_V_1_fu_1410(15),
      R => '0'
    );
\inputBuf_V_1_fu_1410_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_14100,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(1),
      Q => inputBuf_V_1_fu_1410(1),
      R => '0'
    );
\inputBuf_V_1_fu_1410_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_14100,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(2),
      Q => inputBuf_V_1_fu_1410(2),
      R => '0'
    );
\inputBuf_V_1_fu_1410_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_14100,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(3),
      Q => inputBuf_V_1_fu_1410(3),
      R => '0'
    );
\inputBuf_V_1_fu_1410_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_14100,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(4),
      Q => inputBuf_V_1_fu_1410(4),
      R => '0'
    );
\inputBuf_V_1_fu_1410_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_14100,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(5),
      Q => inputBuf_V_1_fu_1410(5),
      R => '0'
    );
\inputBuf_V_1_fu_1410_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_14100,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(6),
      Q => inputBuf_V_1_fu_1410(6),
      R => '0'
    );
\inputBuf_V_1_fu_1410_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_14100,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(7),
      Q => inputBuf_V_1_fu_1410(7),
      R => '0'
    );
\inputBuf_V_1_fu_1410_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_14100,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(8),
      Q => inputBuf_V_1_fu_1410(8),
      R => '0'
    );
\inputBuf_V_1_fu_1410_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_14100,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(9),
      Q => inputBuf_V_1_fu_1410(9),
      R => '0'
    );
\inputBuf_V_20_fu_1486_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_20_fu_14860,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(0),
      Q => inputBuf_V_20_fu_1486(0),
      R => '0'
    );
\inputBuf_V_20_fu_1486_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_20_fu_14860,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(10),
      Q => inputBuf_V_20_fu_1486(10),
      R => '0'
    );
\inputBuf_V_20_fu_1486_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_20_fu_14860,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(11),
      Q => inputBuf_V_20_fu_1486(11),
      R => '0'
    );
\inputBuf_V_20_fu_1486_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_20_fu_14860,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(12),
      Q => inputBuf_V_20_fu_1486(12),
      R => '0'
    );
\inputBuf_V_20_fu_1486_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_20_fu_14860,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(13),
      Q => inputBuf_V_20_fu_1486(13),
      R => '0'
    );
\inputBuf_V_20_fu_1486_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_20_fu_14860,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(14),
      Q => inputBuf_V_20_fu_1486(14),
      R => '0'
    );
\inputBuf_V_20_fu_1486_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_20_fu_14860,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(15),
      Q => inputBuf_V_20_fu_1486(15),
      R => '0'
    );
\inputBuf_V_20_fu_1486_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_20_fu_14860,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(1),
      Q => inputBuf_V_20_fu_1486(1),
      R => '0'
    );
\inputBuf_V_20_fu_1486_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_20_fu_14860,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(2),
      Q => inputBuf_V_20_fu_1486(2),
      R => '0'
    );
\inputBuf_V_20_fu_1486_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_20_fu_14860,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(3),
      Q => inputBuf_V_20_fu_1486(3),
      R => '0'
    );
\inputBuf_V_20_fu_1486_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_20_fu_14860,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(4),
      Q => inputBuf_V_20_fu_1486(4),
      R => '0'
    );
\inputBuf_V_20_fu_1486_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_20_fu_14860,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(5),
      Q => inputBuf_V_20_fu_1486(5),
      R => '0'
    );
\inputBuf_V_20_fu_1486_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_20_fu_14860,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(6),
      Q => inputBuf_V_20_fu_1486(6),
      R => '0'
    );
\inputBuf_V_20_fu_1486_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_20_fu_14860,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(7),
      Q => inputBuf_V_20_fu_1486(7),
      R => '0'
    );
\inputBuf_V_20_fu_1486_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_20_fu_14860,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(8),
      Q => inputBuf_V_20_fu_1486(8),
      R => '0'
    );
\inputBuf_V_20_fu_1486_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_20_fu_14860,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(9),
      Q => inputBuf_V_20_fu_1486(9),
      R => '0'
    );
\inputBuf_V_21_fu_1490_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_21_fu_14900,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(0),
      Q => inputBuf_V_21_fu_1490(0),
      R => '0'
    );
\inputBuf_V_21_fu_1490_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_21_fu_14900,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(10),
      Q => inputBuf_V_21_fu_1490(10),
      R => '0'
    );
\inputBuf_V_21_fu_1490_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_21_fu_14900,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(11),
      Q => inputBuf_V_21_fu_1490(11),
      R => '0'
    );
\inputBuf_V_21_fu_1490_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_21_fu_14900,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(12),
      Q => inputBuf_V_21_fu_1490(12),
      R => '0'
    );
\inputBuf_V_21_fu_1490_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_21_fu_14900,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(13),
      Q => inputBuf_V_21_fu_1490(13),
      R => '0'
    );
\inputBuf_V_21_fu_1490_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_21_fu_14900,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(14),
      Q => inputBuf_V_21_fu_1490(14),
      R => '0'
    );
\inputBuf_V_21_fu_1490_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_21_fu_14900,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(15),
      Q => inputBuf_V_21_fu_1490(15),
      R => '0'
    );
\inputBuf_V_21_fu_1490_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_21_fu_14900,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(1),
      Q => inputBuf_V_21_fu_1490(1),
      R => '0'
    );
\inputBuf_V_21_fu_1490_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_21_fu_14900,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(2),
      Q => inputBuf_V_21_fu_1490(2),
      R => '0'
    );
\inputBuf_V_21_fu_1490_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_21_fu_14900,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(3),
      Q => inputBuf_V_21_fu_1490(3),
      R => '0'
    );
\inputBuf_V_21_fu_1490_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_21_fu_14900,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(4),
      Q => inputBuf_V_21_fu_1490(4),
      R => '0'
    );
\inputBuf_V_21_fu_1490_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_21_fu_14900,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(5),
      Q => inputBuf_V_21_fu_1490(5),
      R => '0'
    );
\inputBuf_V_21_fu_1490_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_21_fu_14900,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(6),
      Q => inputBuf_V_21_fu_1490(6),
      R => '0'
    );
\inputBuf_V_21_fu_1490_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_21_fu_14900,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(7),
      Q => inputBuf_V_21_fu_1490(7),
      R => '0'
    );
\inputBuf_V_21_fu_1490_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_21_fu_14900,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(8),
      Q => inputBuf_V_21_fu_1490(8),
      R => '0'
    );
\inputBuf_V_21_fu_1490_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_21_fu_14900,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(9),
      Q => inputBuf_V_21_fu_1490(9),
      R => '0'
    );
\inputBuf_V_22_fu_1494_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_22_fu_14940,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(0),
      Q => inputBuf_V_22_fu_1494(0),
      R => '0'
    );
\inputBuf_V_22_fu_1494_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_22_fu_14940,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(10),
      Q => inputBuf_V_22_fu_1494(10),
      R => '0'
    );
\inputBuf_V_22_fu_1494_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_22_fu_14940,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(11),
      Q => inputBuf_V_22_fu_1494(11),
      R => '0'
    );
\inputBuf_V_22_fu_1494_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_22_fu_14940,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(12),
      Q => inputBuf_V_22_fu_1494(12),
      R => '0'
    );
\inputBuf_V_22_fu_1494_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_22_fu_14940,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(13),
      Q => inputBuf_V_22_fu_1494(13),
      R => '0'
    );
\inputBuf_V_22_fu_1494_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_22_fu_14940,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(14),
      Q => inputBuf_V_22_fu_1494(14),
      R => '0'
    );
\inputBuf_V_22_fu_1494_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_22_fu_14940,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(15),
      Q => inputBuf_V_22_fu_1494(15),
      R => '0'
    );
\inputBuf_V_22_fu_1494_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_22_fu_14940,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(1),
      Q => inputBuf_V_22_fu_1494(1),
      R => '0'
    );
\inputBuf_V_22_fu_1494_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_22_fu_14940,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(2),
      Q => inputBuf_V_22_fu_1494(2),
      R => '0'
    );
\inputBuf_V_22_fu_1494_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_22_fu_14940,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(3),
      Q => inputBuf_V_22_fu_1494(3),
      R => '0'
    );
\inputBuf_V_22_fu_1494_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_22_fu_14940,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(4),
      Q => inputBuf_V_22_fu_1494(4),
      R => '0'
    );
\inputBuf_V_22_fu_1494_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_22_fu_14940,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(5),
      Q => inputBuf_V_22_fu_1494(5),
      R => '0'
    );
\inputBuf_V_22_fu_1494_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_22_fu_14940,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(6),
      Q => inputBuf_V_22_fu_1494(6),
      R => '0'
    );
\inputBuf_V_22_fu_1494_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_22_fu_14940,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(7),
      Q => inputBuf_V_22_fu_1494(7),
      R => '0'
    );
\inputBuf_V_22_fu_1494_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_22_fu_14940,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(8),
      Q => inputBuf_V_22_fu_1494(8),
      R => '0'
    );
\inputBuf_V_22_fu_1494_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_22_fu_14940,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(9),
      Q => inputBuf_V_22_fu_1494(9),
      R => '0'
    );
\inputBuf_V_23_fu_1498_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_23_fu_14980,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(0),
      Q => inputBuf_V_23_fu_1498(0),
      R => '0'
    );
\inputBuf_V_23_fu_1498_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_23_fu_14980,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(10),
      Q => inputBuf_V_23_fu_1498(10),
      R => '0'
    );
\inputBuf_V_23_fu_1498_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_23_fu_14980,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(11),
      Q => inputBuf_V_23_fu_1498(11),
      R => '0'
    );
\inputBuf_V_23_fu_1498_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_23_fu_14980,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(12),
      Q => inputBuf_V_23_fu_1498(12),
      R => '0'
    );
\inputBuf_V_23_fu_1498_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_23_fu_14980,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(13),
      Q => inputBuf_V_23_fu_1498(13),
      R => '0'
    );
\inputBuf_V_23_fu_1498_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_23_fu_14980,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(14),
      Q => inputBuf_V_23_fu_1498(14),
      R => '0'
    );
\inputBuf_V_23_fu_1498_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_23_fu_14980,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(15),
      Q => inputBuf_V_23_fu_1498(15),
      R => '0'
    );
\inputBuf_V_23_fu_1498_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_23_fu_14980,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(1),
      Q => inputBuf_V_23_fu_1498(1),
      R => '0'
    );
\inputBuf_V_23_fu_1498_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_23_fu_14980,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(2),
      Q => inputBuf_V_23_fu_1498(2),
      R => '0'
    );
\inputBuf_V_23_fu_1498_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_23_fu_14980,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(3),
      Q => inputBuf_V_23_fu_1498(3),
      R => '0'
    );
\inputBuf_V_23_fu_1498_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_23_fu_14980,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(4),
      Q => inputBuf_V_23_fu_1498(4),
      R => '0'
    );
\inputBuf_V_23_fu_1498_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_23_fu_14980,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(5),
      Q => inputBuf_V_23_fu_1498(5),
      R => '0'
    );
\inputBuf_V_23_fu_1498_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_23_fu_14980,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(6),
      Q => inputBuf_V_23_fu_1498(6),
      R => '0'
    );
\inputBuf_V_23_fu_1498_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_23_fu_14980,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(7),
      Q => inputBuf_V_23_fu_1498(7),
      R => '0'
    );
\inputBuf_V_23_fu_1498_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_23_fu_14980,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(8),
      Q => inputBuf_V_23_fu_1498(8),
      R => '0'
    );
\inputBuf_V_23_fu_1498_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_23_fu_14980,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(9),
      Q => inputBuf_V_23_fu_1498(9),
      R => '0'
    );
\inputBuf_V_24_fu_1502_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_24_fu_15020,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(0),
      Q => inputBuf_V_24_fu_1502(0),
      R => '0'
    );
\inputBuf_V_24_fu_1502_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_24_fu_15020,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(10),
      Q => inputBuf_V_24_fu_1502(10),
      R => '0'
    );
\inputBuf_V_24_fu_1502_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_24_fu_15020,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(11),
      Q => inputBuf_V_24_fu_1502(11),
      R => '0'
    );
\inputBuf_V_24_fu_1502_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_24_fu_15020,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(12),
      Q => inputBuf_V_24_fu_1502(12),
      R => '0'
    );
\inputBuf_V_24_fu_1502_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_24_fu_15020,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(13),
      Q => inputBuf_V_24_fu_1502(13),
      R => '0'
    );
\inputBuf_V_24_fu_1502_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_24_fu_15020,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(14),
      Q => inputBuf_V_24_fu_1502(14),
      R => '0'
    );
\inputBuf_V_24_fu_1502_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_24_fu_15020,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(15),
      Q => inputBuf_V_24_fu_1502(15),
      R => '0'
    );
\inputBuf_V_24_fu_1502_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_24_fu_15020,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(1),
      Q => inputBuf_V_24_fu_1502(1),
      R => '0'
    );
\inputBuf_V_24_fu_1502_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_24_fu_15020,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(2),
      Q => inputBuf_V_24_fu_1502(2),
      R => '0'
    );
\inputBuf_V_24_fu_1502_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_24_fu_15020,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(3),
      Q => inputBuf_V_24_fu_1502(3),
      R => '0'
    );
\inputBuf_V_24_fu_1502_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_24_fu_15020,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(4),
      Q => inputBuf_V_24_fu_1502(4),
      R => '0'
    );
\inputBuf_V_24_fu_1502_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_24_fu_15020,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(5),
      Q => inputBuf_V_24_fu_1502(5),
      R => '0'
    );
\inputBuf_V_24_fu_1502_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_24_fu_15020,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(6),
      Q => inputBuf_V_24_fu_1502(6),
      R => '0'
    );
\inputBuf_V_24_fu_1502_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_24_fu_15020,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(7),
      Q => inputBuf_V_24_fu_1502(7),
      R => '0'
    );
\inputBuf_V_24_fu_1502_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_24_fu_15020,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(8),
      Q => inputBuf_V_24_fu_1502(8),
      R => '0'
    );
\inputBuf_V_24_fu_1502_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_24_fu_15020,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(9),
      Q => inputBuf_V_24_fu_1502(9),
      R => '0'
    );
\inputBuf_V_25_fu_1506_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_25_fu_15060,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(0),
      Q => inputBuf_V_25_fu_1506(0),
      R => '0'
    );
\inputBuf_V_25_fu_1506_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_25_fu_15060,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(10),
      Q => inputBuf_V_25_fu_1506(10),
      R => '0'
    );
\inputBuf_V_25_fu_1506_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_25_fu_15060,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(11),
      Q => inputBuf_V_25_fu_1506(11),
      R => '0'
    );
\inputBuf_V_25_fu_1506_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_25_fu_15060,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(12),
      Q => inputBuf_V_25_fu_1506(12),
      R => '0'
    );
\inputBuf_V_25_fu_1506_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_25_fu_15060,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(13),
      Q => inputBuf_V_25_fu_1506(13),
      R => '0'
    );
\inputBuf_V_25_fu_1506_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_25_fu_15060,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(14),
      Q => inputBuf_V_25_fu_1506(14),
      R => '0'
    );
\inputBuf_V_25_fu_1506_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_25_fu_15060,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(15),
      Q => inputBuf_V_25_fu_1506(15),
      R => '0'
    );
\inputBuf_V_25_fu_1506_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_25_fu_15060,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(1),
      Q => inputBuf_V_25_fu_1506(1),
      R => '0'
    );
\inputBuf_V_25_fu_1506_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_25_fu_15060,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(2),
      Q => inputBuf_V_25_fu_1506(2),
      R => '0'
    );
\inputBuf_V_25_fu_1506_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_25_fu_15060,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(3),
      Q => inputBuf_V_25_fu_1506(3),
      R => '0'
    );
\inputBuf_V_25_fu_1506_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_25_fu_15060,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(4),
      Q => inputBuf_V_25_fu_1506(4),
      R => '0'
    );
\inputBuf_V_25_fu_1506_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_25_fu_15060,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(5),
      Q => inputBuf_V_25_fu_1506(5),
      R => '0'
    );
\inputBuf_V_25_fu_1506_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_25_fu_15060,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(6),
      Q => inputBuf_V_25_fu_1506(6),
      R => '0'
    );
\inputBuf_V_25_fu_1506_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_25_fu_15060,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(7),
      Q => inputBuf_V_25_fu_1506(7),
      R => '0'
    );
\inputBuf_V_25_fu_1506_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_25_fu_15060,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(8),
      Q => inputBuf_V_25_fu_1506(8),
      R => '0'
    );
\inputBuf_V_25_fu_1506_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_25_fu_15060,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(9),
      Q => inputBuf_V_25_fu_1506(9),
      R => '0'
    );
\inputBuf_V_26_fu_1510_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_26_fu_15100,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(0),
      Q => inputBuf_V_26_fu_1510(0),
      R => '0'
    );
\inputBuf_V_26_fu_1510_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_26_fu_15100,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(10),
      Q => inputBuf_V_26_fu_1510(10),
      R => '0'
    );
\inputBuf_V_26_fu_1510_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_26_fu_15100,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(11),
      Q => inputBuf_V_26_fu_1510(11),
      R => '0'
    );
\inputBuf_V_26_fu_1510_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_26_fu_15100,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(12),
      Q => inputBuf_V_26_fu_1510(12),
      R => '0'
    );
\inputBuf_V_26_fu_1510_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_26_fu_15100,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(13),
      Q => inputBuf_V_26_fu_1510(13),
      R => '0'
    );
\inputBuf_V_26_fu_1510_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_26_fu_15100,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(14),
      Q => inputBuf_V_26_fu_1510(14),
      R => '0'
    );
\inputBuf_V_26_fu_1510_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_26_fu_15100,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(15),
      Q => inputBuf_V_26_fu_1510(15),
      R => '0'
    );
\inputBuf_V_26_fu_1510_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_26_fu_15100,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(1),
      Q => inputBuf_V_26_fu_1510(1),
      R => '0'
    );
\inputBuf_V_26_fu_1510_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_26_fu_15100,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(2),
      Q => inputBuf_V_26_fu_1510(2),
      R => '0'
    );
\inputBuf_V_26_fu_1510_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_26_fu_15100,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(3),
      Q => inputBuf_V_26_fu_1510(3),
      R => '0'
    );
\inputBuf_V_26_fu_1510_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_26_fu_15100,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(4),
      Q => inputBuf_V_26_fu_1510(4),
      R => '0'
    );
\inputBuf_V_26_fu_1510_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_26_fu_15100,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(5),
      Q => inputBuf_V_26_fu_1510(5),
      R => '0'
    );
\inputBuf_V_26_fu_1510_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_26_fu_15100,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(6),
      Q => inputBuf_V_26_fu_1510(6),
      R => '0'
    );
\inputBuf_V_26_fu_1510_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_26_fu_15100,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(7),
      Q => inputBuf_V_26_fu_1510(7),
      R => '0'
    );
\inputBuf_V_26_fu_1510_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_26_fu_15100,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(8),
      Q => inputBuf_V_26_fu_1510(8),
      R => '0'
    );
\inputBuf_V_26_fu_1510_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_26_fu_15100,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(9),
      Q => inputBuf_V_26_fu_1510(9),
      R => '0'
    );
\inputBuf_V_27_fu_1514_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_27_fu_15140,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(0),
      Q => inputBuf_V_27_fu_1514(0),
      R => '0'
    );
\inputBuf_V_27_fu_1514_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_27_fu_15140,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(10),
      Q => inputBuf_V_27_fu_1514(10),
      R => '0'
    );
\inputBuf_V_27_fu_1514_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_27_fu_15140,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(11),
      Q => inputBuf_V_27_fu_1514(11),
      R => '0'
    );
\inputBuf_V_27_fu_1514_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_27_fu_15140,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(12),
      Q => inputBuf_V_27_fu_1514(12),
      R => '0'
    );
\inputBuf_V_27_fu_1514_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_27_fu_15140,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(13),
      Q => inputBuf_V_27_fu_1514(13),
      R => '0'
    );
\inputBuf_V_27_fu_1514_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_27_fu_15140,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(14),
      Q => inputBuf_V_27_fu_1514(14),
      R => '0'
    );
\inputBuf_V_27_fu_1514_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_27_fu_15140,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(15),
      Q => inputBuf_V_27_fu_1514(15),
      R => '0'
    );
\inputBuf_V_27_fu_1514_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_27_fu_15140,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(1),
      Q => inputBuf_V_27_fu_1514(1),
      R => '0'
    );
\inputBuf_V_27_fu_1514_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_27_fu_15140,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(2),
      Q => inputBuf_V_27_fu_1514(2),
      R => '0'
    );
\inputBuf_V_27_fu_1514_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_27_fu_15140,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(3),
      Q => inputBuf_V_27_fu_1514(3),
      R => '0'
    );
\inputBuf_V_27_fu_1514_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_27_fu_15140,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(4),
      Q => inputBuf_V_27_fu_1514(4),
      R => '0'
    );
\inputBuf_V_27_fu_1514_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_27_fu_15140,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(5),
      Q => inputBuf_V_27_fu_1514(5),
      R => '0'
    );
\inputBuf_V_27_fu_1514_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_27_fu_15140,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(6),
      Q => inputBuf_V_27_fu_1514(6),
      R => '0'
    );
\inputBuf_V_27_fu_1514_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_27_fu_15140,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(7),
      Q => inputBuf_V_27_fu_1514(7),
      R => '0'
    );
\inputBuf_V_27_fu_1514_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_27_fu_15140,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(8),
      Q => inputBuf_V_27_fu_1514(8),
      R => '0'
    );
\inputBuf_V_27_fu_1514_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_27_fu_15140,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(9),
      Q => inputBuf_V_27_fu_1514(9),
      R => '0'
    );
\inputBuf_V_28_fu_1518_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_28_fu_15180,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(0),
      Q => inputBuf_V_28_fu_1518(0),
      R => '0'
    );
\inputBuf_V_28_fu_1518_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_28_fu_15180,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(10),
      Q => inputBuf_V_28_fu_1518(10),
      R => '0'
    );
\inputBuf_V_28_fu_1518_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_28_fu_15180,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(11),
      Q => inputBuf_V_28_fu_1518(11),
      R => '0'
    );
\inputBuf_V_28_fu_1518_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_28_fu_15180,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(12),
      Q => inputBuf_V_28_fu_1518(12),
      R => '0'
    );
\inputBuf_V_28_fu_1518_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_28_fu_15180,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(13),
      Q => inputBuf_V_28_fu_1518(13),
      R => '0'
    );
\inputBuf_V_28_fu_1518_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_28_fu_15180,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(14),
      Q => inputBuf_V_28_fu_1518(14),
      R => '0'
    );
\inputBuf_V_28_fu_1518_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_28_fu_15180,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(15),
      Q => inputBuf_V_28_fu_1518(15),
      R => '0'
    );
\inputBuf_V_28_fu_1518_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_28_fu_15180,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(1),
      Q => inputBuf_V_28_fu_1518(1),
      R => '0'
    );
\inputBuf_V_28_fu_1518_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_28_fu_15180,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(2),
      Q => inputBuf_V_28_fu_1518(2),
      R => '0'
    );
\inputBuf_V_28_fu_1518_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_28_fu_15180,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(3),
      Q => inputBuf_V_28_fu_1518(3),
      R => '0'
    );
\inputBuf_V_28_fu_1518_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_28_fu_15180,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(4),
      Q => inputBuf_V_28_fu_1518(4),
      R => '0'
    );
\inputBuf_V_28_fu_1518_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_28_fu_15180,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(5),
      Q => inputBuf_V_28_fu_1518(5),
      R => '0'
    );
\inputBuf_V_28_fu_1518_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_28_fu_15180,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(6),
      Q => inputBuf_V_28_fu_1518(6),
      R => '0'
    );
\inputBuf_V_28_fu_1518_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_28_fu_15180,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(7),
      Q => inputBuf_V_28_fu_1518(7),
      R => '0'
    );
\inputBuf_V_28_fu_1518_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_28_fu_15180,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(8),
      Q => inputBuf_V_28_fu_1518(8),
      R => '0'
    );
\inputBuf_V_28_fu_1518_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_28_fu_15180,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(9),
      Q => inputBuf_V_28_fu_1518(9),
      R => '0'
    );
\inputBuf_V_29_fu_1522_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_29_fu_15220,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(0),
      Q => inputBuf_V_29_fu_1522(0),
      R => '0'
    );
\inputBuf_V_29_fu_1522_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_29_fu_15220,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(10),
      Q => inputBuf_V_29_fu_1522(10),
      R => '0'
    );
\inputBuf_V_29_fu_1522_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_29_fu_15220,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(11),
      Q => inputBuf_V_29_fu_1522(11),
      R => '0'
    );
\inputBuf_V_29_fu_1522_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_29_fu_15220,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(12),
      Q => inputBuf_V_29_fu_1522(12),
      R => '0'
    );
\inputBuf_V_29_fu_1522_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_29_fu_15220,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(13),
      Q => inputBuf_V_29_fu_1522(13),
      R => '0'
    );
\inputBuf_V_29_fu_1522_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_29_fu_15220,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(14),
      Q => inputBuf_V_29_fu_1522(14),
      R => '0'
    );
\inputBuf_V_29_fu_1522_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_29_fu_15220,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(15),
      Q => inputBuf_V_29_fu_1522(15),
      R => '0'
    );
\inputBuf_V_29_fu_1522_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_29_fu_15220,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(1),
      Q => inputBuf_V_29_fu_1522(1),
      R => '0'
    );
\inputBuf_V_29_fu_1522_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_29_fu_15220,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(2),
      Q => inputBuf_V_29_fu_1522(2),
      R => '0'
    );
\inputBuf_V_29_fu_1522_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_29_fu_15220,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(3),
      Q => inputBuf_V_29_fu_1522(3),
      R => '0'
    );
\inputBuf_V_29_fu_1522_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_29_fu_15220,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(4),
      Q => inputBuf_V_29_fu_1522(4),
      R => '0'
    );
\inputBuf_V_29_fu_1522_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_29_fu_15220,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(5),
      Q => inputBuf_V_29_fu_1522(5),
      R => '0'
    );
\inputBuf_V_29_fu_1522_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_29_fu_15220,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(6),
      Q => inputBuf_V_29_fu_1522(6),
      R => '0'
    );
\inputBuf_V_29_fu_1522_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_29_fu_15220,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(7),
      Q => inputBuf_V_29_fu_1522(7),
      R => '0'
    );
\inputBuf_V_29_fu_1522_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_29_fu_15220,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(8),
      Q => inputBuf_V_29_fu_1522(8),
      R => '0'
    );
\inputBuf_V_29_fu_1522_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_29_fu_15220,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(9),
      Q => inputBuf_V_29_fu_1522(9),
      R => '0'
    );
\inputBuf_V_2_fu_1414_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(0),
      Q => inputBuf_V_2_fu_1414(0),
      R => '0'
    );
\inputBuf_V_2_fu_1414_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(10),
      Q => inputBuf_V_2_fu_1414(10),
      R => '0'
    );
\inputBuf_V_2_fu_1414_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(11),
      Q => inputBuf_V_2_fu_1414(11),
      R => '0'
    );
\inputBuf_V_2_fu_1414_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(12),
      Q => inputBuf_V_2_fu_1414(12),
      R => '0'
    );
\inputBuf_V_2_fu_1414_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(13),
      Q => inputBuf_V_2_fu_1414(13),
      R => '0'
    );
\inputBuf_V_2_fu_1414_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(14),
      Q => inputBuf_V_2_fu_1414(14),
      R => '0'
    );
\inputBuf_V_2_fu_1414_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(15),
      Q => inputBuf_V_2_fu_1414(15),
      R => '0'
    );
\inputBuf_V_2_fu_1414_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(1),
      Q => inputBuf_V_2_fu_1414(1),
      R => '0'
    );
\inputBuf_V_2_fu_1414_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(2),
      Q => inputBuf_V_2_fu_1414(2),
      R => '0'
    );
\inputBuf_V_2_fu_1414_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(3),
      Q => inputBuf_V_2_fu_1414(3),
      R => '0'
    );
\inputBuf_V_2_fu_1414_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(4),
      Q => inputBuf_V_2_fu_1414(4),
      R => '0'
    );
\inputBuf_V_2_fu_1414_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(5),
      Q => inputBuf_V_2_fu_1414(5),
      R => '0'
    );
\inputBuf_V_2_fu_1414_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(6),
      Q => inputBuf_V_2_fu_1414(6),
      R => '0'
    );
\inputBuf_V_2_fu_1414_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(7),
      Q => inputBuf_V_2_fu_1414(7),
      R => '0'
    );
\inputBuf_V_2_fu_1414_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(8),
      Q => inputBuf_V_2_fu_1414(8),
      R => '0'
    );
\inputBuf_V_2_fu_1414_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(9),
      Q => inputBuf_V_2_fu_1414(9),
      R => '0'
    );
\inputBuf_V_30_fu_1526_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_30_fu_15260,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(0),
      Q => inputBuf_V_30_fu_1526(0),
      R => '0'
    );
\inputBuf_V_30_fu_1526_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_30_fu_15260,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(10),
      Q => inputBuf_V_30_fu_1526(10),
      R => '0'
    );
\inputBuf_V_30_fu_1526_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_30_fu_15260,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(11),
      Q => inputBuf_V_30_fu_1526(11),
      R => '0'
    );
\inputBuf_V_30_fu_1526_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_30_fu_15260,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(12),
      Q => inputBuf_V_30_fu_1526(12),
      R => '0'
    );
\inputBuf_V_30_fu_1526_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_30_fu_15260,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(13),
      Q => inputBuf_V_30_fu_1526(13),
      R => '0'
    );
\inputBuf_V_30_fu_1526_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_30_fu_15260,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(14),
      Q => inputBuf_V_30_fu_1526(14),
      R => '0'
    );
\inputBuf_V_30_fu_1526_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_30_fu_15260,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(15),
      Q => inputBuf_V_30_fu_1526(15),
      R => '0'
    );
\inputBuf_V_30_fu_1526_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_30_fu_15260,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(1),
      Q => inputBuf_V_30_fu_1526(1),
      R => '0'
    );
\inputBuf_V_30_fu_1526_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_30_fu_15260,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(2),
      Q => inputBuf_V_30_fu_1526(2),
      R => '0'
    );
\inputBuf_V_30_fu_1526_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_30_fu_15260,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(3),
      Q => inputBuf_V_30_fu_1526(3),
      R => '0'
    );
\inputBuf_V_30_fu_1526_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_30_fu_15260,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(4),
      Q => inputBuf_V_30_fu_1526(4),
      R => '0'
    );
\inputBuf_V_30_fu_1526_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_30_fu_15260,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(5),
      Q => inputBuf_V_30_fu_1526(5),
      R => '0'
    );
\inputBuf_V_30_fu_1526_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_30_fu_15260,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(6),
      Q => inputBuf_V_30_fu_1526(6),
      R => '0'
    );
\inputBuf_V_30_fu_1526_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_30_fu_15260,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(7),
      Q => inputBuf_V_30_fu_1526(7),
      R => '0'
    );
\inputBuf_V_30_fu_1526_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_30_fu_15260,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(8),
      Q => inputBuf_V_30_fu_1526(8),
      R => '0'
    );
\inputBuf_V_30_fu_1526_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_30_fu_15260,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(9),
      Q => inputBuf_V_30_fu_1526(9),
      R => '0'
    );
\inputBuf_V_31_fu_1530_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_31_fu_15300,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(0),
      Q => inputBuf_V_31_fu_1530(0),
      R => '0'
    );
\inputBuf_V_31_fu_1530_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_31_fu_15300,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(10),
      Q => inputBuf_V_31_fu_1530(10),
      R => '0'
    );
\inputBuf_V_31_fu_1530_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_31_fu_15300,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(11),
      Q => inputBuf_V_31_fu_1530(11),
      R => '0'
    );
\inputBuf_V_31_fu_1530_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_31_fu_15300,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(12),
      Q => inputBuf_V_31_fu_1530(12),
      R => '0'
    );
\inputBuf_V_31_fu_1530_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_31_fu_15300,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(13),
      Q => inputBuf_V_31_fu_1530(13),
      R => '0'
    );
\inputBuf_V_31_fu_1530_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_31_fu_15300,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(14),
      Q => inputBuf_V_31_fu_1530(14),
      R => '0'
    );
\inputBuf_V_31_fu_1530_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_31_fu_15300,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(15),
      Q => inputBuf_V_31_fu_1530(15),
      R => '0'
    );
\inputBuf_V_31_fu_1530_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_31_fu_15300,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(1),
      Q => inputBuf_V_31_fu_1530(1),
      R => '0'
    );
\inputBuf_V_31_fu_1530_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_31_fu_15300,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(2),
      Q => inputBuf_V_31_fu_1530(2),
      R => '0'
    );
\inputBuf_V_31_fu_1530_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_31_fu_15300,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(3),
      Q => inputBuf_V_31_fu_1530(3),
      R => '0'
    );
\inputBuf_V_31_fu_1530_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_31_fu_15300,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(4),
      Q => inputBuf_V_31_fu_1530(4),
      R => '0'
    );
\inputBuf_V_31_fu_1530_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_31_fu_15300,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(5),
      Q => inputBuf_V_31_fu_1530(5),
      R => '0'
    );
\inputBuf_V_31_fu_1530_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_31_fu_15300,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(6),
      Q => inputBuf_V_31_fu_1530(6),
      R => '0'
    );
\inputBuf_V_31_fu_1530_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_31_fu_15300,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(7),
      Q => inputBuf_V_31_fu_1530(7),
      R => '0'
    );
\inputBuf_V_31_fu_1530_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_31_fu_15300,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(8),
      Q => inputBuf_V_31_fu_1530(8),
      R => '0'
    );
\inputBuf_V_31_fu_1530_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_31_fu_15300,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(9),
      Q => inputBuf_V_31_fu_1530(9),
      R => '0'
    );
\inputBuf_V_32_fu_1534_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_32_fu_15340,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(0),
      Q => inputBuf_V_32_fu_1534(0),
      R => '0'
    );
\inputBuf_V_32_fu_1534_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_32_fu_15340,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(10),
      Q => inputBuf_V_32_fu_1534(10),
      R => '0'
    );
\inputBuf_V_32_fu_1534_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_32_fu_15340,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(11),
      Q => inputBuf_V_32_fu_1534(11),
      R => '0'
    );
\inputBuf_V_32_fu_1534_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_32_fu_15340,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(12),
      Q => inputBuf_V_32_fu_1534(12),
      R => '0'
    );
\inputBuf_V_32_fu_1534_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_32_fu_15340,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(13),
      Q => inputBuf_V_32_fu_1534(13),
      R => '0'
    );
\inputBuf_V_32_fu_1534_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_32_fu_15340,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(14),
      Q => inputBuf_V_32_fu_1534(14),
      R => '0'
    );
\inputBuf_V_32_fu_1534_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_32_fu_15340,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(15),
      Q => inputBuf_V_32_fu_1534(15),
      R => '0'
    );
\inputBuf_V_32_fu_1534_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_32_fu_15340,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(1),
      Q => inputBuf_V_32_fu_1534(1),
      R => '0'
    );
\inputBuf_V_32_fu_1534_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_32_fu_15340,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(2),
      Q => inputBuf_V_32_fu_1534(2),
      R => '0'
    );
\inputBuf_V_32_fu_1534_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_32_fu_15340,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(3),
      Q => inputBuf_V_32_fu_1534(3),
      R => '0'
    );
\inputBuf_V_32_fu_1534_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_32_fu_15340,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(4),
      Q => inputBuf_V_32_fu_1534(4),
      R => '0'
    );
\inputBuf_V_32_fu_1534_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_32_fu_15340,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(5),
      Q => inputBuf_V_32_fu_1534(5),
      R => '0'
    );
\inputBuf_V_32_fu_1534_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_32_fu_15340,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(6),
      Q => inputBuf_V_32_fu_1534(6),
      R => '0'
    );
\inputBuf_V_32_fu_1534_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_32_fu_15340,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(7),
      Q => inputBuf_V_32_fu_1534(7),
      R => '0'
    );
\inputBuf_V_32_fu_1534_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_32_fu_15340,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(8),
      Q => inputBuf_V_32_fu_1534(8),
      R => '0'
    );
\inputBuf_V_32_fu_1534_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_32_fu_15340,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(9),
      Q => inputBuf_V_32_fu_1534(9),
      R => '0'
    );
\inputBuf_V_33_fu_1538_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_33_fu_15380,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(0),
      Q => inputBuf_V_33_fu_1538(0),
      R => '0'
    );
\inputBuf_V_33_fu_1538_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_33_fu_15380,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(10),
      Q => inputBuf_V_33_fu_1538(10),
      R => '0'
    );
\inputBuf_V_33_fu_1538_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_33_fu_15380,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(11),
      Q => inputBuf_V_33_fu_1538(11),
      R => '0'
    );
\inputBuf_V_33_fu_1538_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_33_fu_15380,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(12),
      Q => inputBuf_V_33_fu_1538(12),
      R => '0'
    );
\inputBuf_V_33_fu_1538_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_33_fu_15380,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(13),
      Q => inputBuf_V_33_fu_1538(13),
      R => '0'
    );
\inputBuf_V_33_fu_1538_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_33_fu_15380,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(14),
      Q => inputBuf_V_33_fu_1538(14),
      R => '0'
    );
\inputBuf_V_33_fu_1538_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_33_fu_15380,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(15),
      Q => inputBuf_V_33_fu_1538(15),
      R => '0'
    );
\inputBuf_V_33_fu_1538_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_33_fu_15380,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(1),
      Q => inputBuf_V_33_fu_1538(1),
      R => '0'
    );
\inputBuf_V_33_fu_1538_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_33_fu_15380,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(2),
      Q => inputBuf_V_33_fu_1538(2),
      R => '0'
    );
\inputBuf_V_33_fu_1538_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_33_fu_15380,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(3),
      Q => inputBuf_V_33_fu_1538(3),
      R => '0'
    );
\inputBuf_V_33_fu_1538_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_33_fu_15380,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(4),
      Q => inputBuf_V_33_fu_1538(4),
      R => '0'
    );
\inputBuf_V_33_fu_1538_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_33_fu_15380,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(5),
      Q => inputBuf_V_33_fu_1538(5),
      R => '0'
    );
\inputBuf_V_33_fu_1538_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_33_fu_15380,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(6),
      Q => inputBuf_V_33_fu_1538(6),
      R => '0'
    );
\inputBuf_V_33_fu_1538_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_33_fu_15380,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(7),
      Q => inputBuf_V_33_fu_1538(7),
      R => '0'
    );
\inputBuf_V_33_fu_1538_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_33_fu_15380,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(8),
      Q => inputBuf_V_33_fu_1538(8),
      R => '0'
    );
\inputBuf_V_33_fu_1538_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_33_fu_15380,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(9),
      Q => inputBuf_V_33_fu_1538(9),
      R => '0'
    );
\inputBuf_V_34_fu_1542_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_34_fu_15420,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(0),
      Q => inputBuf_V_34_fu_1542(0),
      R => '0'
    );
\inputBuf_V_34_fu_1542_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_34_fu_15420,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(10),
      Q => inputBuf_V_34_fu_1542(10),
      R => '0'
    );
\inputBuf_V_34_fu_1542_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_34_fu_15420,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(11),
      Q => inputBuf_V_34_fu_1542(11),
      R => '0'
    );
\inputBuf_V_34_fu_1542_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_34_fu_15420,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(12),
      Q => inputBuf_V_34_fu_1542(12),
      R => '0'
    );
\inputBuf_V_34_fu_1542_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_34_fu_15420,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(13),
      Q => inputBuf_V_34_fu_1542(13),
      R => '0'
    );
\inputBuf_V_34_fu_1542_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_34_fu_15420,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(14),
      Q => inputBuf_V_34_fu_1542(14),
      R => '0'
    );
\inputBuf_V_34_fu_1542_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_34_fu_15420,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(15),
      Q => inputBuf_V_34_fu_1542(15),
      R => '0'
    );
\inputBuf_V_34_fu_1542_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_34_fu_15420,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(1),
      Q => inputBuf_V_34_fu_1542(1),
      R => '0'
    );
\inputBuf_V_34_fu_1542_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_34_fu_15420,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(2),
      Q => inputBuf_V_34_fu_1542(2),
      R => '0'
    );
\inputBuf_V_34_fu_1542_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_34_fu_15420,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(3),
      Q => inputBuf_V_34_fu_1542(3),
      R => '0'
    );
\inputBuf_V_34_fu_1542_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_34_fu_15420,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(4),
      Q => inputBuf_V_34_fu_1542(4),
      R => '0'
    );
\inputBuf_V_34_fu_1542_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_34_fu_15420,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(5),
      Q => inputBuf_V_34_fu_1542(5),
      R => '0'
    );
\inputBuf_V_34_fu_1542_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_34_fu_15420,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(6),
      Q => inputBuf_V_34_fu_1542(6),
      R => '0'
    );
\inputBuf_V_34_fu_1542_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_34_fu_15420,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(7),
      Q => inputBuf_V_34_fu_1542(7),
      R => '0'
    );
\inputBuf_V_34_fu_1542_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_34_fu_15420,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(8),
      Q => inputBuf_V_34_fu_1542(8),
      R => '0'
    );
\inputBuf_V_34_fu_1542_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_34_fu_15420,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(9),
      Q => inputBuf_V_34_fu_1542(9),
      R => '0'
    );
\inputBuf_V_35_fu_1546_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_35_fu_15460,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(0),
      Q => inputBuf_V_35_fu_1546(0),
      R => '0'
    );
\inputBuf_V_35_fu_1546_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_35_fu_15460,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(10),
      Q => inputBuf_V_35_fu_1546(10),
      R => '0'
    );
\inputBuf_V_35_fu_1546_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_35_fu_15460,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(11),
      Q => inputBuf_V_35_fu_1546(11),
      R => '0'
    );
\inputBuf_V_35_fu_1546_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_35_fu_15460,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(12),
      Q => inputBuf_V_35_fu_1546(12),
      R => '0'
    );
\inputBuf_V_35_fu_1546_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_35_fu_15460,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(13),
      Q => inputBuf_V_35_fu_1546(13),
      R => '0'
    );
\inputBuf_V_35_fu_1546_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_35_fu_15460,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(14),
      Q => inputBuf_V_35_fu_1546(14),
      R => '0'
    );
\inputBuf_V_35_fu_1546_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_35_fu_15460,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(15),
      Q => inputBuf_V_35_fu_1546(15),
      R => '0'
    );
\inputBuf_V_35_fu_1546_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_35_fu_15460,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(1),
      Q => inputBuf_V_35_fu_1546(1),
      R => '0'
    );
\inputBuf_V_35_fu_1546_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_35_fu_15460,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(2),
      Q => inputBuf_V_35_fu_1546(2),
      R => '0'
    );
\inputBuf_V_35_fu_1546_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_35_fu_15460,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(3),
      Q => inputBuf_V_35_fu_1546(3),
      R => '0'
    );
\inputBuf_V_35_fu_1546_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_35_fu_15460,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(4),
      Q => inputBuf_V_35_fu_1546(4),
      R => '0'
    );
\inputBuf_V_35_fu_1546_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_35_fu_15460,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(5),
      Q => inputBuf_V_35_fu_1546(5),
      R => '0'
    );
\inputBuf_V_35_fu_1546_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_35_fu_15460,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(6),
      Q => inputBuf_V_35_fu_1546(6),
      R => '0'
    );
\inputBuf_V_35_fu_1546_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_35_fu_15460,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(7),
      Q => inputBuf_V_35_fu_1546(7),
      R => '0'
    );
\inputBuf_V_35_fu_1546_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_35_fu_15460,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(8),
      Q => inputBuf_V_35_fu_1546(8),
      R => '0'
    );
\inputBuf_V_35_fu_1546_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_35_fu_15460,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(9),
      Q => inputBuf_V_35_fu_1546(9),
      R => '0'
    );
\inputBuf_V_36_fu_1550_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_36_fu_15500,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(0),
      Q => inputBuf_V_36_fu_1550(0),
      R => '0'
    );
\inputBuf_V_36_fu_1550_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_36_fu_15500,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(10),
      Q => inputBuf_V_36_fu_1550(10),
      R => '0'
    );
\inputBuf_V_36_fu_1550_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_36_fu_15500,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(11),
      Q => inputBuf_V_36_fu_1550(11),
      R => '0'
    );
\inputBuf_V_36_fu_1550_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_36_fu_15500,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(12),
      Q => inputBuf_V_36_fu_1550(12),
      R => '0'
    );
\inputBuf_V_36_fu_1550_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_36_fu_15500,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(13),
      Q => inputBuf_V_36_fu_1550(13),
      R => '0'
    );
\inputBuf_V_36_fu_1550_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_36_fu_15500,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(14),
      Q => inputBuf_V_36_fu_1550(14),
      R => '0'
    );
\inputBuf_V_36_fu_1550_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_36_fu_15500,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(15),
      Q => inputBuf_V_36_fu_1550(15),
      R => '0'
    );
\inputBuf_V_36_fu_1550_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_36_fu_15500,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(1),
      Q => inputBuf_V_36_fu_1550(1),
      R => '0'
    );
\inputBuf_V_36_fu_1550_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_36_fu_15500,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(2),
      Q => inputBuf_V_36_fu_1550(2),
      R => '0'
    );
\inputBuf_V_36_fu_1550_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_36_fu_15500,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(3),
      Q => inputBuf_V_36_fu_1550(3),
      R => '0'
    );
\inputBuf_V_36_fu_1550_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_36_fu_15500,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(4),
      Q => inputBuf_V_36_fu_1550(4),
      R => '0'
    );
\inputBuf_V_36_fu_1550_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_36_fu_15500,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(5),
      Q => inputBuf_V_36_fu_1550(5),
      R => '0'
    );
\inputBuf_V_36_fu_1550_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_36_fu_15500,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(6),
      Q => inputBuf_V_36_fu_1550(6),
      R => '0'
    );
\inputBuf_V_36_fu_1550_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_36_fu_15500,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(7),
      Q => inputBuf_V_36_fu_1550(7),
      R => '0'
    );
\inputBuf_V_36_fu_1550_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_36_fu_15500,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(8),
      Q => inputBuf_V_36_fu_1550(8),
      R => '0'
    );
\inputBuf_V_36_fu_1550_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_36_fu_15500,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(9),
      Q => inputBuf_V_36_fu_1550(9),
      R => '0'
    );
\inputBuf_V_37_fu_1554_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_37_fu_15540,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(0),
      Q => inputBuf_V_37_fu_1554(0),
      R => '0'
    );
\inputBuf_V_37_fu_1554_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_37_fu_15540,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(10),
      Q => inputBuf_V_37_fu_1554(10),
      R => '0'
    );
\inputBuf_V_37_fu_1554_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_37_fu_15540,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(11),
      Q => inputBuf_V_37_fu_1554(11),
      R => '0'
    );
\inputBuf_V_37_fu_1554_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_37_fu_15540,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(12),
      Q => inputBuf_V_37_fu_1554(12),
      R => '0'
    );
\inputBuf_V_37_fu_1554_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_37_fu_15540,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(13),
      Q => inputBuf_V_37_fu_1554(13),
      R => '0'
    );
\inputBuf_V_37_fu_1554_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_37_fu_15540,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(14),
      Q => inputBuf_V_37_fu_1554(14),
      R => '0'
    );
\inputBuf_V_37_fu_1554_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_37_fu_15540,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(15),
      Q => inputBuf_V_37_fu_1554(15),
      R => '0'
    );
\inputBuf_V_37_fu_1554_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_37_fu_15540,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(1),
      Q => inputBuf_V_37_fu_1554(1),
      R => '0'
    );
\inputBuf_V_37_fu_1554_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_37_fu_15540,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(2),
      Q => inputBuf_V_37_fu_1554(2),
      R => '0'
    );
\inputBuf_V_37_fu_1554_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_37_fu_15540,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(3),
      Q => inputBuf_V_37_fu_1554(3),
      R => '0'
    );
\inputBuf_V_37_fu_1554_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_37_fu_15540,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(4),
      Q => inputBuf_V_37_fu_1554(4),
      R => '0'
    );
\inputBuf_V_37_fu_1554_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_37_fu_15540,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(5),
      Q => inputBuf_V_37_fu_1554(5),
      R => '0'
    );
\inputBuf_V_37_fu_1554_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_37_fu_15540,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(6),
      Q => inputBuf_V_37_fu_1554(6),
      R => '0'
    );
\inputBuf_V_37_fu_1554_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_37_fu_15540,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(7),
      Q => inputBuf_V_37_fu_1554(7),
      R => '0'
    );
\inputBuf_V_37_fu_1554_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_37_fu_15540,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(8),
      Q => inputBuf_V_37_fu_1554(8),
      R => '0'
    );
\inputBuf_V_37_fu_1554_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_37_fu_15540,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(9),
      Q => inputBuf_V_37_fu_1554(9),
      R => '0'
    );
\inputBuf_V_38_fu_1558_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_38_fu_15580,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(0),
      Q => inputBuf_V_38_fu_1558(0),
      R => '0'
    );
\inputBuf_V_38_fu_1558_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_38_fu_15580,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(10),
      Q => inputBuf_V_38_fu_1558(10),
      R => '0'
    );
\inputBuf_V_38_fu_1558_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_38_fu_15580,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(11),
      Q => inputBuf_V_38_fu_1558(11),
      R => '0'
    );
\inputBuf_V_38_fu_1558_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_38_fu_15580,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(12),
      Q => inputBuf_V_38_fu_1558(12),
      R => '0'
    );
\inputBuf_V_38_fu_1558_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_38_fu_15580,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(13),
      Q => inputBuf_V_38_fu_1558(13),
      R => '0'
    );
\inputBuf_V_38_fu_1558_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_38_fu_15580,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(14),
      Q => inputBuf_V_38_fu_1558(14),
      R => '0'
    );
\inputBuf_V_38_fu_1558_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_38_fu_15580,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(15),
      Q => inputBuf_V_38_fu_1558(15),
      R => '0'
    );
\inputBuf_V_38_fu_1558_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_38_fu_15580,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(1),
      Q => inputBuf_V_38_fu_1558(1),
      R => '0'
    );
\inputBuf_V_38_fu_1558_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_38_fu_15580,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(2),
      Q => inputBuf_V_38_fu_1558(2),
      R => '0'
    );
\inputBuf_V_38_fu_1558_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_38_fu_15580,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(3),
      Q => inputBuf_V_38_fu_1558(3),
      R => '0'
    );
\inputBuf_V_38_fu_1558_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_38_fu_15580,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(4),
      Q => inputBuf_V_38_fu_1558(4),
      R => '0'
    );
\inputBuf_V_38_fu_1558_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_38_fu_15580,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(5),
      Q => inputBuf_V_38_fu_1558(5),
      R => '0'
    );
\inputBuf_V_38_fu_1558_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_38_fu_15580,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(6),
      Q => inputBuf_V_38_fu_1558(6),
      R => '0'
    );
\inputBuf_V_38_fu_1558_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_38_fu_15580,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(7),
      Q => inputBuf_V_38_fu_1558(7),
      R => '0'
    );
\inputBuf_V_38_fu_1558_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_38_fu_15580,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(8),
      Q => inputBuf_V_38_fu_1558(8),
      R => '0'
    );
\inputBuf_V_38_fu_1558_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_38_fu_15580,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(9),
      Q => inputBuf_V_38_fu_1558(9),
      R => '0'
    );
\inputBuf_V_39_fu_1562_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_39_fu_15620,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(0),
      Q => inputBuf_V_39_fu_1562(0),
      R => '0'
    );
\inputBuf_V_39_fu_1562_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_39_fu_15620,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(10),
      Q => inputBuf_V_39_fu_1562(10),
      R => '0'
    );
\inputBuf_V_39_fu_1562_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_39_fu_15620,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(11),
      Q => inputBuf_V_39_fu_1562(11),
      R => '0'
    );
\inputBuf_V_39_fu_1562_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_39_fu_15620,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(12),
      Q => inputBuf_V_39_fu_1562(12),
      R => '0'
    );
\inputBuf_V_39_fu_1562_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_39_fu_15620,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(13),
      Q => inputBuf_V_39_fu_1562(13),
      R => '0'
    );
\inputBuf_V_39_fu_1562_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_39_fu_15620,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(14),
      Q => inputBuf_V_39_fu_1562(14),
      R => '0'
    );
\inputBuf_V_39_fu_1562_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_39_fu_15620,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(15),
      Q => inputBuf_V_39_fu_1562(15),
      R => '0'
    );
\inputBuf_V_39_fu_1562_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_39_fu_15620,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(1),
      Q => inputBuf_V_39_fu_1562(1),
      R => '0'
    );
\inputBuf_V_39_fu_1562_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_39_fu_15620,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(2),
      Q => inputBuf_V_39_fu_1562(2),
      R => '0'
    );
\inputBuf_V_39_fu_1562_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_39_fu_15620,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(3),
      Q => inputBuf_V_39_fu_1562(3),
      R => '0'
    );
\inputBuf_V_39_fu_1562_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_39_fu_15620,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(4),
      Q => inputBuf_V_39_fu_1562(4),
      R => '0'
    );
\inputBuf_V_39_fu_1562_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_39_fu_15620,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(5),
      Q => inputBuf_V_39_fu_1562(5),
      R => '0'
    );
\inputBuf_V_39_fu_1562_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_39_fu_15620,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(6),
      Q => inputBuf_V_39_fu_1562(6),
      R => '0'
    );
\inputBuf_V_39_fu_1562_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_39_fu_15620,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(7),
      Q => inputBuf_V_39_fu_1562(7),
      R => '0'
    );
\inputBuf_V_39_fu_1562_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_39_fu_15620,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(8),
      Q => inputBuf_V_39_fu_1562(8),
      R => '0'
    );
\inputBuf_V_39_fu_1562_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_39_fu_15620,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(9),
      Q => inputBuf_V_39_fu_1562(9),
      R => '0'
    );
\inputBuf_V_3_fu_1418_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_5,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(0),
      Q => inputBuf_V_3_fu_1418(0),
      R => '0'
    );
\inputBuf_V_3_fu_1418_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_5,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(10),
      Q => inputBuf_V_3_fu_1418(10),
      R => '0'
    );
\inputBuf_V_3_fu_1418_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_5,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(11),
      Q => inputBuf_V_3_fu_1418(11),
      R => '0'
    );
\inputBuf_V_3_fu_1418_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_5,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(12),
      Q => inputBuf_V_3_fu_1418(12),
      R => '0'
    );
\inputBuf_V_3_fu_1418_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_5,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(13),
      Q => inputBuf_V_3_fu_1418(13),
      R => '0'
    );
\inputBuf_V_3_fu_1418_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_5,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(14),
      Q => inputBuf_V_3_fu_1418(14),
      R => '0'
    );
\inputBuf_V_3_fu_1418_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_5,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(15),
      Q => inputBuf_V_3_fu_1418(15),
      R => '0'
    );
\inputBuf_V_3_fu_1418_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_5,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(1),
      Q => inputBuf_V_3_fu_1418(1),
      R => '0'
    );
\inputBuf_V_3_fu_1418_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_5,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(2),
      Q => inputBuf_V_3_fu_1418(2),
      R => '0'
    );
\inputBuf_V_3_fu_1418_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_5,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(3),
      Q => inputBuf_V_3_fu_1418(3),
      R => '0'
    );
\inputBuf_V_3_fu_1418_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_5,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(4),
      Q => inputBuf_V_3_fu_1418(4),
      R => '0'
    );
\inputBuf_V_3_fu_1418_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_5,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(5),
      Q => inputBuf_V_3_fu_1418(5),
      R => '0'
    );
\inputBuf_V_3_fu_1418_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_5,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(6),
      Q => inputBuf_V_3_fu_1418(6),
      R => '0'
    );
\inputBuf_V_3_fu_1418_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_5,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(7),
      Q => inputBuf_V_3_fu_1418(7),
      R => '0'
    );
\inputBuf_V_3_fu_1418_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_5,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(8),
      Q => inputBuf_V_3_fu_1418(8),
      R => '0'
    );
\inputBuf_V_3_fu_1418_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_5,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(9),
      Q => inputBuf_V_3_fu_1418(9),
      R => '0'
    );
\inputBuf_V_40_fu_1566_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_40_fu_15660,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(0),
      Q => inputBuf_V_40_fu_1566(0),
      R => '0'
    );
\inputBuf_V_40_fu_1566_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_40_fu_15660,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(10),
      Q => inputBuf_V_40_fu_1566(10),
      R => '0'
    );
\inputBuf_V_40_fu_1566_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_40_fu_15660,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(11),
      Q => inputBuf_V_40_fu_1566(11),
      R => '0'
    );
\inputBuf_V_40_fu_1566_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_40_fu_15660,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(12),
      Q => inputBuf_V_40_fu_1566(12),
      R => '0'
    );
\inputBuf_V_40_fu_1566_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_40_fu_15660,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(13),
      Q => inputBuf_V_40_fu_1566(13),
      R => '0'
    );
\inputBuf_V_40_fu_1566_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_40_fu_15660,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(14),
      Q => inputBuf_V_40_fu_1566(14),
      R => '0'
    );
\inputBuf_V_40_fu_1566_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_40_fu_15660,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(15),
      Q => inputBuf_V_40_fu_1566(15),
      R => '0'
    );
\inputBuf_V_40_fu_1566_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_40_fu_15660,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(1),
      Q => inputBuf_V_40_fu_1566(1),
      R => '0'
    );
\inputBuf_V_40_fu_1566_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_40_fu_15660,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(2),
      Q => inputBuf_V_40_fu_1566(2),
      R => '0'
    );
\inputBuf_V_40_fu_1566_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_40_fu_15660,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(3),
      Q => inputBuf_V_40_fu_1566(3),
      R => '0'
    );
\inputBuf_V_40_fu_1566_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_40_fu_15660,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(4),
      Q => inputBuf_V_40_fu_1566(4),
      R => '0'
    );
\inputBuf_V_40_fu_1566_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_40_fu_15660,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(5),
      Q => inputBuf_V_40_fu_1566(5),
      R => '0'
    );
\inputBuf_V_40_fu_1566_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_40_fu_15660,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(6),
      Q => inputBuf_V_40_fu_1566(6),
      R => '0'
    );
\inputBuf_V_40_fu_1566_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_40_fu_15660,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(7),
      Q => inputBuf_V_40_fu_1566(7),
      R => '0'
    );
\inputBuf_V_40_fu_1566_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_40_fu_15660,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(8),
      Q => inputBuf_V_40_fu_1566(8),
      R => '0'
    );
\inputBuf_V_40_fu_1566_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_40_fu_15660,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(9),
      Q => inputBuf_V_40_fu_1566(9),
      R => '0'
    );
\inputBuf_V_41_fu_1570_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_41_fu_15700,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(0),
      Q => inputBuf_V_41_fu_1570(0),
      R => '0'
    );
\inputBuf_V_41_fu_1570_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_41_fu_15700,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(10),
      Q => inputBuf_V_41_fu_1570(10),
      R => '0'
    );
\inputBuf_V_41_fu_1570_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_41_fu_15700,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(11),
      Q => inputBuf_V_41_fu_1570(11),
      R => '0'
    );
\inputBuf_V_41_fu_1570_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_41_fu_15700,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(12),
      Q => inputBuf_V_41_fu_1570(12),
      R => '0'
    );
\inputBuf_V_41_fu_1570_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_41_fu_15700,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(13),
      Q => inputBuf_V_41_fu_1570(13),
      R => '0'
    );
\inputBuf_V_41_fu_1570_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_41_fu_15700,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(14),
      Q => inputBuf_V_41_fu_1570(14),
      R => '0'
    );
\inputBuf_V_41_fu_1570_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_41_fu_15700,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(15),
      Q => inputBuf_V_41_fu_1570(15),
      R => '0'
    );
\inputBuf_V_41_fu_1570_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_41_fu_15700,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(1),
      Q => inputBuf_V_41_fu_1570(1),
      R => '0'
    );
\inputBuf_V_41_fu_1570_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_41_fu_15700,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(2),
      Q => inputBuf_V_41_fu_1570(2),
      R => '0'
    );
\inputBuf_V_41_fu_1570_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_41_fu_15700,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(3),
      Q => inputBuf_V_41_fu_1570(3),
      R => '0'
    );
\inputBuf_V_41_fu_1570_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_41_fu_15700,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(4),
      Q => inputBuf_V_41_fu_1570(4),
      R => '0'
    );
\inputBuf_V_41_fu_1570_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_41_fu_15700,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(5),
      Q => inputBuf_V_41_fu_1570(5),
      R => '0'
    );
\inputBuf_V_41_fu_1570_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_41_fu_15700,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(6),
      Q => inputBuf_V_41_fu_1570(6),
      R => '0'
    );
\inputBuf_V_41_fu_1570_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_41_fu_15700,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(7),
      Q => inputBuf_V_41_fu_1570(7),
      R => '0'
    );
\inputBuf_V_41_fu_1570_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_41_fu_15700,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(8),
      Q => inputBuf_V_41_fu_1570(8),
      R => '0'
    );
\inputBuf_V_41_fu_1570_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_41_fu_15700,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(9),
      Q => inputBuf_V_41_fu_1570(9),
      R => '0'
    );
\inputBuf_V_42_fu_1574_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_42_fu_15740,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(0),
      Q => inputBuf_V_42_fu_1574(0),
      R => '0'
    );
\inputBuf_V_42_fu_1574_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_42_fu_15740,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(10),
      Q => inputBuf_V_42_fu_1574(10),
      R => '0'
    );
\inputBuf_V_42_fu_1574_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_42_fu_15740,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(11),
      Q => inputBuf_V_42_fu_1574(11),
      R => '0'
    );
\inputBuf_V_42_fu_1574_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_42_fu_15740,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(12),
      Q => inputBuf_V_42_fu_1574(12),
      R => '0'
    );
\inputBuf_V_42_fu_1574_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_42_fu_15740,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(13),
      Q => inputBuf_V_42_fu_1574(13),
      R => '0'
    );
\inputBuf_V_42_fu_1574_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_42_fu_15740,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(14),
      Q => inputBuf_V_42_fu_1574(14),
      R => '0'
    );
\inputBuf_V_42_fu_1574_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_42_fu_15740,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(15),
      Q => inputBuf_V_42_fu_1574(15),
      R => '0'
    );
\inputBuf_V_42_fu_1574_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_42_fu_15740,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(1),
      Q => inputBuf_V_42_fu_1574(1),
      R => '0'
    );
\inputBuf_V_42_fu_1574_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_42_fu_15740,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(2),
      Q => inputBuf_V_42_fu_1574(2),
      R => '0'
    );
\inputBuf_V_42_fu_1574_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_42_fu_15740,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(3),
      Q => inputBuf_V_42_fu_1574(3),
      R => '0'
    );
\inputBuf_V_42_fu_1574_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_42_fu_15740,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(4),
      Q => inputBuf_V_42_fu_1574(4),
      R => '0'
    );
\inputBuf_V_42_fu_1574_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_42_fu_15740,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(5),
      Q => inputBuf_V_42_fu_1574(5),
      R => '0'
    );
\inputBuf_V_42_fu_1574_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_42_fu_15740,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(6),
      Q => inputBuf_V_42_fu_1574(6),
      R => '0'
    );
\inputBuf_V_42_fu_1574_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_42_fu_15740,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(7),
      Q => inputBuf_V_42_fu_1574(7),
      R => '0'
    );
\inputBuf_V_42_fu_1574_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_42_fu_15740,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(8),
      Q => inputBuf_V_42_fu_1574(8),
      R => '0'
    );
\inputBuf_V_42_fu_1574_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_42_fu_15740,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(9),
      Q => inputBuf_V_42_fu_1574(9),
      R => '0'
    );
\inputBuf_V_43_fu_1578_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_43_fu_15780,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(0),
      Q => inputBuf_V_43_fu_1578(0),
      R => '0'
    );
\inputBuf_V_43_fu_1578_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_43_fu_15780,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(10),
      Q => inputBuf_V_43_fu_1578(10),
      R => '0'
    );
\inputBuf_V_43_fu_1578_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_43_fu_15780,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(11),
      Q => inputBuf_V_43_fu_1578(11),
      R => '0'
    );
\inputBuf_V_43_fu_1578_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_43_fu_15780,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(12),
      Q => inputBuf_V_43_fu_1578(12),
      R => '0'
    );
\inputBuf_V_43_fu_1578_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_43_fu_15780,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(13),
      Q => inputBuf_V_43_fu_1578(13),
      R => '0'
    );
\inputBuf_V_43_fu_1578_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_43_fu_15780,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(14),
      Q => inputBuf_V_43_fu_1578(14),
      R => '0'
    );
\inputBuf_V_43_fu_1578_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_43_fu_15780,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(15),
      Q => inputBuf_V_43_fu_1578(15),
      R => '0'
    );
\inputBuf_V_43_fu_1578_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_43_fu_15780,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(1),
      Q => inputBuf_V_43_fu_1578(1),
      R => '0'
    );
\inputBuf_V_43_fu_1578_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_43_fu_15780,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(2),
      Q => inputBuf_V_43_fu_1578(2),
      R => '0'
    );
\inputBuf_V_43_fu_1578_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_43_fu_15780,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(3),
      Q => inputBuf_V_43_fu_1578(3),
      R => '0'
    );
\inputBuf_V_43_fu_1578_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_43_fu_15780,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(4),
      Q => inputBuf_V_43_fu_1578(4),
      R => '0'
    );
\inputBuf_V_43_fu_1578_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_43_fu_15780,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(5),
      Q => inputBuf_V_43_fu_1578(5),
      R => '0'
    );
\inputBuf_V_43_fu_1578_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_43_fu_15780,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(6),
      Q => inputBuf_V_43_fu_1578(6),
      R => '0'
    );
\inputBuf_V_43_fu_1578_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_43_fu_15780,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(7),
      Q => inputBuf_V_43_fu_1578(7),
      R => '0'
    );
\inputBuf_V_43_fu_1578_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_43_fu_15780,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(8),
      Q => inputBuf_V_43_fu_1578(8),
      R => '0'
    );
\inputBuf_V_43_fu_1578_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_43_fu_15780,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(9),
      Q => inputBuf_V_43_fu_1578(9),
      R => '0'
    );
\inputBuf_V_44_fu_1582_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_44_fu_15820,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(0),
      Q => inputBuf_V_44_fu_1582(0),
      R => '0'
    );
\inputBuf_V_44_fu_1582_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_44_fu_15820,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(10),
      Q => inputBuf_V_44_fu_1582(10),
      R => '0'
    );
\inputBuf_V_44_fu_1582_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_44_fu_15820,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(11),
      Q => inputBuf_V_44_fu_1582(11),
      R => '0'
    );
\inputBuf_V_44_fu_1582_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_44_fu_15820,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(12),
      Q => inputBuf_V_44_fu_1582(12),
      R => '0'
    );
\inputBuf_V_44_fu_1582_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_44_fu_15820,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(13),
      Q => inputBuf_V_44_fu_1582(13),
      R => '0'
    );
\inputBuf_V_44_fu_1582_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_44_fu_15820,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(14),
      Q => inputBuf_V_44_fu_1582(14),
      R => '0'
    );
\inputBuf_V_44_fu_1582_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_44_fu_15820,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(15),
      Q => inputBuf_V_44_fu_1582(15),
      R => '0'
    );
\inputBuf_V_44_fu_1582_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_44_fu_15820,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(1),
      Q => inputBuf_V_44_fu_1582(1),
      R => '0'
    );
\inputBuf_V_44_fu_1582_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_44_fu_15820,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(2),
      Q => inputBuf_V_44_fu_1582(2),
      R => '0'
    );
\inputBuf_V_44_fu_1582_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_44_fu_15820,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(3),
      Q => inputBuf_V_44_fu_1582(3),
      R => '0'
    );
\inputBuf_V_44_fu_1582_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_44_fu_15820,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(4),
      Q => inputBuf_V_44_fu_1582(4),
      R => '0'
    );
\inputBuf_V_44_fu_1582_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_44_fu_15820,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(5),
      Q => inputBuf_V_44_fu_1582(5),
      R => '0'
    );
\inputBuf_V_44_fu_1582_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_44_fu_15820,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(6),
      Q => inputBuf_V_44_fu_1582(6),
      R => '0'
    );
\inputBuf_V_44_fu_1582_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_44_fu_15820,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(7),
      Q => inputBuf_V_44_fu_1582(7),
      R => '0'
    );
\inputBuf_V_44_fu_1582_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_44_fu_15820,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(8),
      Q => inputBuf_V_44_fu_1582(8),
      R => '0'
    );
\inputBuf_V_44_fu_1582_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_44_fu_15820,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(9),
      Q => inputBuf_V_44_fu_1582(9),
      R => '0'
    );
\inputBuf_V_45_fu_1586_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_45_fu_15860,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(0),
      Q => inputBuf_V_45_fu_1586(0),
      R => '0'
    );
\inputBuf_V_45_fu_1586_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_45_fu_15860,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(10),
      Q => inputBuf_V_45_fu_1586(10),
      R => '0'
    );
\inputBuf_V_45_fu_1586_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_45_fu_15860,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(11),
      Q => inputBuf_V_45_fu_1586(11),
      R => '0'
    );
\inputBuf_V_45_fu_1586_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_45_fu_15860,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(12),
      Q => inputBuf_V_45_fu_1586(12),
      R => '0'
    );
\inputBuf_V_45_fu_1586_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_45_fu_15860,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(13),
      Q => inputBuf_V_45_fu_1586(13),
      R => '0'
    );
\inputBuf_V_45_fu_1586_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_45_fu_15860,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(14),
      Q => inputBuf_V_45_fu_1586(14),
      R => '0'
    );
\inputBuf_V_45_fu_1586_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_45_fu_15860,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(15),
      Q => inputBuf_V_45_fu_1586(15),
      R => '0'
    );
\inputBuf_V_45_fu_1586_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_45_fu_15860,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(1),
      Q => inputBuf_V_45_fu_1586(1),
      R => '0'
    );
\inputBuf_V_45_fu_1586_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_45_fu_15860,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(2),
      Q => inputBuf_V_45_fu_1586(2),
      R => '0'
    );
\inputBuf_V_45_fu_1586_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_45_fu_15860,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(3),
      Q => inputBuf_V_45_fu_1586(3),
      R => '0'
    );
\inputBuf_V_45_fu_1586_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_45_fu_15860,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(4),
      Q => inputBuf_V_45_fu_1586(4),
      R => '0'
    );
\inputBuf_V_45_fu_1586_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_45_fu_15860,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(5),
      Q => inputBuf_V_45_fu_1586(5),
      R => '0'
    );
\inputBuf_V_45_fu_1586_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_45_fu_15860,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(6),
      Q => inputBuf_V_45_fu_1586(6),
      R => '0'
    );
\inputBuf_V_45_fu_1586_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_45_fu_15860,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(7),
      Q => inputBuf_V_45_fu_1586(7),
      R => '0'
    );
\inputBuf_V_45_fu_1586_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_45_fu_15860,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(8),
      Q => inputBuf_V_45_fu_1586(8),
      R => '0'
    );
\inputBuf_V_45_fu_1586_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_45_fu_15860,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(9),
      Q => inputBuf_V_45_fu_1586(9),
      R => '0'
    );
\inputBuf_V_46_fu_1590_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_46_fu_15900,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(0),
      Q => inputBuf_V_46_fu_1590(0),
      R => '0'
    );
\inputBuf_V_46_fu_1590_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_46_fu_15900,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(10),
      Q => inputBuf_V_46_fu_1590(10),
      R => '0'
    );
\inputBuf_V_46_fu_1590_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_46_fu_15900,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(11),
      Q => inputBuf_V_46_fu_1590(11),
      R => '0'
    );
\inputBuf_V_46_fu_1590_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_46_fu_15900,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(12),
      Q => inputBuf_V_46_fu_1590(12),
      R => '0'
    );
\inputBuf_V_46_fu_1590_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_46_fu_15900,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(13),
      Q => inputBuf_V_46_fu_1590(13),
      R => '0'
    );
\inputBuf_V_46_fu_1590_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_46_fu_15900,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(14),
      Q => inputBuf_V_46_fu_1590(14),
      R => '0'
    );
\inputBuf_V_46_fu_1590_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_46_fu_15900,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(15),
      Q => inputBuf_V_46_fu_1590(15),
      R => '0'
    );
\inputBuf_V_46_fu_1590_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_46_fu_15900,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(1),
      Q => inputBuf_V_46_fu_1590(1),
      R => '0'
    );
\inputBuf_V_46_fu_1590_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_46_fu_15900,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(2),
      Q => inputBuf_V_46_fu_1590(2),
      R => '0'
    );
\inputBuf_V_46_fu_1590_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_46_fu_15900,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(3),
      Q => inputBuf_V_46_fu_1590(3),
      R => '0'
    );
\inputBuf_V_46_fu_1590_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_46_fu_15900,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(4),
      Q => inputBuf_V_46_fu_1590(4),
      R => '0'
    );
\inputBuf_V_46_fu_1590_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_46_fu_15900,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(5),
      Q => inputBuf_V_46_fu_1590(5),
      R => '0'
    );
\inputBuf_V_46_fu_1590_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_46_fu_15900,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(6),
      Q => inputBuf_V_46_fu_1590(6),
      R => '0'
    );
\inputBuf_V_46_fu_1590_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_46_fu_15900,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(7),
      Q => inputBuf_V_46_fu_1590(7),
      R => '0'
    );
\inputBuf_V_46_fu_1590_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_46_fu_15900,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(8),
      Q => inputBuf_V_46_fu_1590(8),
      R => '0'
    );
\inputBuf_V_46_fu_1590_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_46_fu_15900,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(9),
      Q => inputBuf_V_46_fu_1590(9),
      R => '0'
    );
\inputBuf_V_47_fu_1594_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_47_fu_15940,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(0),
      Q => inputBuf_V_47_fu_1594(0),
      R => '0'
    );
\inputBuf_V_47_fu_1594_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_47_fu_15940,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(10),
      Q => inputBuf_V_47_fu_1594(10),
      R => '0'
    );
\inputBuf_V_47_fu_1594_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_47_fu_15940,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(11),
      Q => inputBuf_V_47_fu_1594(11),
      R => '0'
    );
\inputBuf_V_47_fu_1594_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_47_fu_15940,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(12),
      Q => inputBuf_V_47_fu_1594(12),
      R => '0'
    );
\inputBuf_V_47_fu_1594_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_47_fu_15940,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(13),
      Q => inputBuf_V_47_fu_1594(13),
      R => '0'
    );
\inputBuf_V_47_fu_1594_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_47_fu_15940,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(14),
      Q => inputBuf_V_47_fu_1594(14),
      R => '0'
    );
\inputBuf_V_47_fu_1594_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_47_fu_15940,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(15),
      Q => inputBuf_V_47_fu_1594(15),
      R => '0'
    );
\inputBuf_V_47_fu_1594_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_47_fu_15940,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(1),
      Q => inputBuf_V_47_fu_1594(1),
      R => '0'
    );
\inputBuf_V_47_fu_1594_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_47_fu_15940,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(2),
      Q => inputBuf_V_47_fu_1594(2),
      R => '0'
    );
\inputBuf_V_47_fu_1594_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_47_fu_15940,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(3),
      Q => inputBuf_V_47_fu_1594(3),
      R => '0'
    );
\inputBuf_V_47_fu_1594_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_47_fu_15940,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(4),
      Q => inputBuf_V_47_fu_1594(4),
      R => '0'
    );
\inputBuf_V_47_fu_1594_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_47_fu_15940,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(5),
      Q => inputBuf_V_47_fu_1594(5),
      R => '0'
    );
\inputBuf_V_47_fu_1594_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_47_fu_15940,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(6),
      Q => inputBuf_V_47_fu_1594(6),
      R => '0'
    );
\inputBuf_V_47_fu_1594_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_47_fu_15940,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(7),
      Q => inputBuf_V_47_fu_1594(7),
      R => '0'
    );
\inputBuf_V_47_fu_1594_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_47_fu_15940,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(8),
      Q => inputBuf_V_47_fu_1594(8),
      R => '0'
    );
\inputBuf_V_47_fu_1594_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_47_fu_15940,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(9),
      Q => inputBuf_V_47_fu_1594(9),
      R => '0'
    );
\inputBuf_V_48_fu_1598_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_4,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(0),
      Q => inputBuf_V_48_fu_1598(0),
      R => '0'
    );
\inputBuf_V_48_fu_1598_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_4,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(10),
      Q => inputBuf_V_48_fu_1598(10),
      R => '0'
    );
\inputBuf_V_48_fu_1598_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_4,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(11),
      Q => inputBuf_V_48_fu_1598(11),
      R => '0'
    );
\inputBuf_V_48_fu_1598_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_4,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(12),
      Q => inputBuf_V_48_fu_1598(12),
      R => '0'
    );
\inputBuf_V_48_fu_1598_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_4,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(13),
      Q => inputBuf_V_48_fu_1598(13),
      R => '0'
    );
\inputBuf_V_48_fu_1598_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_4,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(14),
      Q => inputBuf_V_48_fu_1598(14),
      R => '0'
    );
\inputBuf_V_48_fu_1598_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_4,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(15),
      Q => inputBuf_V_48_fu_1598(15),
      R => '0'
    );
\inputBuf_V_48_fu_1598_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_4,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(1),
      Q => inputBuf_V_48_fu_1598(1),
      R => '0'
    );
\inputBuf_V_48_fu_1598_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_4,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(2),
      Q => inputBuf_V_48_fu_1598(2),
      R => '0'
    );
\inputBuf_V_48_fu_1598_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_4,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(3),
      Q => inputBuf_V_48_fu_1598(3),
      R => '0'
    );
\inputBuf_V_48_fu_1598_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_4,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(4),
      Q => inputBuf_V_48_fu_1598(4),
      R => '0'
    );
\inputBuf_V_48_fu_1598_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_4,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(5),
      Q => inputBuf_V_48_fu_1598(5),
      R => '0'
    );
\inputBuf_V_48_fu_1598_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_4,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(6),
      Q => inputBuf_V_48_fu_1598(6),
      R => '0'
    );
\inputBuf_V_48_fu_1598_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_4,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(7),
      Q => inputBuf_V_48_fu_1598(7),
      R => '0'
    );
\inputBuf_V_48_fu_1598_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_4,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(8),
      Q => inputBuf_V_48_fu_1598(8),
      R => '0'
    );
\inputBuf_V_48_fu_1598_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_4,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(9),
      Q => inputBuf_V_48_fu_1598(9),
      R => '0'
    );
\inputBuf_V_4_fu_1422_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_4_fu_14220,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(0),
      Q => inputBuf_V_4_fu_1422(0),
      R => '0'
    );
\inputBuf_V_4_fu_1422_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_4_fu_14220,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(10),
      Q => inputBuf_V_4_fu_1422(10),
      R => '0'
    );
\inputBuf_V_4_fu_1422_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_4_fu_14220,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(11),
      Q => inputBuf_V_4_fu_1422(11),
      R => '0'
    );
\inputBuf_V_4_fu_1422_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_4_fu_14220,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(12),
      Q => inputBuf_V_4_fu_1422(12),
      R => '0'
    );
\inputBuf_V_4_fu_1422_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_4_fu_14220,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(13),
      Q => inputBuf_V_4_fu_1422(13),
      R => '0'
    );
\inputBuf_V_4_fu_1422_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_4_fu_14220,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(14),
      Q => inputBuf_V_4_fu_1422(14),
      R => '0'
    );
\inputBuf_V_4_fu_1422_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_4_fu_14220,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(15),
      Q => inputBuf_V_4_fu_1422(15),
      R => '0'
    );
\inputBuf_V_4_fu_1422_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_4_fu_14220,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(1),
      Q => inputBuf_V_4_fu_1422(1),
      R => '0'
    );
\inputBuf_V_4_fu_1422_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_4_fu_14220,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(2),
      Q => inputBuf_V_4_fu_1422(2),
      R => '0'
    );
\inputBuf_V_4_fu_1422_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_4_fu_14220,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(3),
      Q => inputBuf_V_4_fu_1422(3),
      R => '0'
    );
\inputBuf_V_4_fu_1422_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_4_fu_14220,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(4),
      Q => inputBuf_V_4_fu_1422(4),
      R => '0'
    );
\inputBuf_V_4_fu_1422_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_4_fu_14220,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(5),
      Q => inputBuf_V_4_fu_1422(5),
      R => '0'
    );
\inputBuf_V_4_fu_1422_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_4_fu_14220,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(6),
      Q => inputBuf_V_4_fu_1422(6),
      R => '0'
    );
\inputBuf_V_4_fu_1422_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_4_fu_14220,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(7),
      Q => inputBuf_V_4_fu_1422(7),
      R => '0'
    );
\inputBuf_V_4_fu_1422_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_4_fu_14220,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(8),
      Q => inputBuf_V_4_fu_1422(8),
      R => '0'
    );
\inputBuf_V_4_fu_1422_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_4_fu_14220,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(9),
      Q => inputBuf_V_4_fu_1422(9),
      R => '0'
    );
\inputBuf_V_5_fu_1426_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_5_fu_14260,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(0),
      Q => inputBuf_V_5_fu_1426(0),
      R => '0'
    );
\inputBuf_V_5_fu_1426_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_5_fu_14260,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(10),
      Q => inputBuf_V_5_fu_1426(10),
      R => '0'
    );
\inputBuf_V_5_fu_1426_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_5_fu_14260,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(11),
      Q => inputBuf_V_5_fu_1426(11),
      R => '0'
    );
\inputBuf_V_5_fu_1426_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_5_fu_14260,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(12),
      Q => inputBuf_V_5_fu_1426(12),
      R => '0'
    );
\inputBuf_V_5_fu_1426_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_5_fu_14260,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(13),
      Q => inputBuf_V_5_fu_1426(13),
      R => '0'
    );
\inputBuf_V_5_fu_1426_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_5_fu_14260,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(14),
      Q => inputBuf_V_5_fu_1426(14),
      R => '0'
    );
\inputBuf_V_5_fu_1426_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_5_fu_14260,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(15),
      Q => inputBuf_V_5_fu_1426(15),
      R => '0'
    );
\inputBuf_V_5_fu_1426_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_5_fu_14260,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(1),
      Q => inputBuf_V_5_fu_1426(1),
      R => '0'
    );
\inputBuf_V_5_fu_1426_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_5_fu_14260,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(2),
      Q => inputBuf_V_5_fu_1426(2),
      R => '0'
    );
\inputBuf_V_5_fu_1426_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_5_fu_14260,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(3),
      Q => inputBuf_V_5_fu_1426(3),
      R => '0'
    );
\inputBuf_V_5_fu_1426_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_5_fu_14260,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(4),
      Q => inputBuf_V_5_fu_1426(4),
      R => '0'
    );
\inputBuf_V_5_fu_1426_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_5_fu_14260,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(5),
      Q => inputBuf_V_5_fu_1426(5),
      R => '0'
    );
\inputBuf_V_5_fu_1426_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_5_fu_14260,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(6),
      Q => inputBuf_V_5_fu_1426(6),
      R => '0'
    );
\inputBuf_V_5_fu_1426_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_5_fu_14260,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(7),
      Q => inputBuf_V_5_fu_1426(7),
      R => '0'
    );
\inputBuf_V_5_fu_1426_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_5_fu_14260,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(8),
      Q => inputBuf_V_5_fu_1426(8),
      R => '0'
    );
\inputBuf_V_5_fu_1426_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_5_fu_14260,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(9),
      Q => inputBuf_V_5_fu_1426(9),
      R => '0'
    );
\inputBuf_V_6_fu_1430_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_6_fu_14300,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(0),
      Q => inputBuf_V_6_fu_1430(0),
      R => '0'
    );
\inputBuf_V_6_fu_1430_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_6_fu_14300,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(10),
      Q => inputBuf_V_6_fu_1430(10),
      R => '0'
    );
\inputBuf_V_6_fu_1430_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_6_fu_14300,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(11),
      Q => inputBuf_V_6_fu_1430(11),
      R => '0'
    );
\inputBuf_V_6_fu_1430_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_6_fu_14300,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(12),
      Q => inputBuf_V_6_fu_1430(12),
      R => '0'
    );
\inputBuf_V_6_fu_1430_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_6_fu_14300,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(13),
      Q => inputBuf_V_6_fu_1430(13),
      R => '0'
    );
\inputBuf_V_6_fu_1430_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_6_fu_14300,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(14),
      Q => inputBuf_V_6_fu_1430(14),
      R => '0'
    );
\inputBuf_V_6_fu_1430_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_6_fu_14300,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(15),
      Q => inputBuf_V_6_fu_1430(15),
      R => '0'
    );
\inputBuf_V_6_fu_1430_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_6_fu_14300,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(1),
      Q => inputBuf_V_6_fu_1430(1),
      R => '0'
    );
\inputBuf_V_6_fu_1430_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_6_fu_14300,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(2),
      Q => inputBuf_V_6_fu_1430(2),
      R => '0'
    );
\inputBuf_V_6_fu_1430_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_6_fu_14300,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(3),
      Q => inputBuf_V_6_fu_1430(3),
      R => '0'
    );
\inputBuf_V_6_fu_1430_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_6_fu_14300,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(4),
      Q => inputBuf_V_6_fu_1430(4),
      R => '0'
    );
\inputBuf_V_6_fu_1430_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_6_fu_14300,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(5),
      Q => inputBuf_V_6_fu_1430(5),
      R => '0'
    );
\inputBuf_V_6_fu_1430_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_6_fu_14300,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(6),
      Q => inputBuf_V_6_fu_1430(6),
      R => '0'
    );
\inputBuf_V_6_fu_1430_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_6_fu_14300,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(7),
      Q => inputBuf_V_6_fu_1430(7),
      R => '0'
    );
\inputBuf_V_6_fu_1430_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_6_fu_14300,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(8),
      Q => inputBuf_V_6_fu_1430(8),
      R => '0'
    );
\inputBuf_V_6_fu_1430_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_6_fu_14300,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(9),
      Q => inputBuf_V_6_fu_1430(9),
      R => '0'
    );
\inputBuf_V_7_fu_1434_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_7_fu_14340,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(0),
      Q => inputBuf_V_7_fu_1434(0),
      R => '0'
    );
\inputBuf_V_7_fu_1434_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_7_fu_14340,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(10),
      Q => inputBuf_V_7_fu_1434(10),
      R => '0'
    );
\inputBuf_V_7_fu_1434_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_7_fu_14340,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(11),
      Q => inputBuf_V_7_fu_1434(11),
      R => '0'
    );
\inputBuf_V_7_fu_1434_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_7_fu_14340,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(12),
      Q => inputBuf_V_7_fu_1434(12),
      R => '0'
    );
\inputBuf_V_7_fu_1434_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_7_fu_14340,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(13),
      Q => inputBuf_V_7_fu_1434(13),
      R => '0'
    );
\inputBuf_V_7_fu_1434_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_7_fu_14340,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(14),
      Q => inputBuf_V_7_fu_1434(14),
      R => '0'
    );
\inputBuf_V_7_fu_1434_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_7_fu_14340,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(15),
      Q => inputBuf_V_7_fu_1434(15),
      R => '0'
    );
\inputBuf_V_7_fu_1434_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_7_fu_14340,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(1),
      Q => inputBuf_V_7_fu_1434(1),
      R => '0'
    );
\inputBuf_V_7_fu_1434_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_7_fu_14340,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(2),
      Q => inputBuf_V_7_fu_1434(2),
      R => '0'
    );
\inputBuf_V_7_fu_1434_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_7_fu_14340,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(3),
      Q => inputBuf_V_7_fu_1434(3),
      R => '0'
    );
\inputBuf_V_7_fu_1434_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_7_fu_14340,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(4),
      Q => inputBuf_V_7_fu_1434(4),
      R => '0'
    );
\inputBuf_V_7_fu_1434_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_7_fu_14340,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(5),
      Q => inputBuf_V_7_fu_1434(5),
      R => '0'
    );
\inputBuf_V_7_fu_1434_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_7_fu_14340,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(6),
      Q => inputBuf_V_7_fu_1434(6),
      R => '0'
    );
\inputBuf_V_7_fu_1434_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_7_fu_14340,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(7),
      Q => inputBuf_V_7_fu_1434(7),
      R => '0'
    );
\inputBuf_V_7_fu_1434_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_7_fu_14340,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(8),
      Q => inputBuf_V_7_fu_1434(8),
      R => '0'
    );
\inputBuf_V_7_fu_1434_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_7_fu_14340,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(9),
      Q => inputBuf_V_7_fu_1434(9),
      R => '0'
    );
\inputBuf_V_8_fu_1438_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_8_fu_14380,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(0),
      Q => inputBuf_V_8_fu_1438(0),
      R => '0'
    );
\inputBuf_V_8_fu_1438_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_8_fu_14380,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(10),
      Q => inputBuf_V_8_fu_1438(10),
      R => '0'
    );
\inputBuf_V_8_fu_1438_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_8_fu_14380,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(11),
      Q => inputBuf_V_8_fu_1438(11),
      R => '0'
    );
\inputBuf_V_8_fu_1438_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_8_fu_14380,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(12),
      Q => inputBuf_V_8_fu_1438(12),
      R => '0'
    );
\inputBuf_V_8_fu_1438_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_8_fu_14380,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(13),
      Q => inputBuf_V_8_fu_1438(13),
      R => '0'
    );
\inputBuf_V_8_fu_1438_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_8_fu_14380,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(14),
      Q => inputBuf_V_8_fu_1438(14),
      R => '0'
    );
\inputBuf_V_8_fu_1438_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_8_fu_14380,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(15),
      Q => inputBuf_V_8_fu_1438(15),
      R => '0'
    );
\inputBuf_V_8_fu_1438_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_8_fu_14380,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(1),
      Q => inputBuf_V_8_fu_1438(1),
      R => '0'
    );
\inputBuf_V_8_fu_1438_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_8_fu_14380,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(2),
      Q => inputBuf_V_8_fu_1438(2),
      R => '0'
    );
\inputBuf_V_8_fu_1438_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_8_fu_14380,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(3),
      Q => inputBuf_V_8_fu_1438(3),
      R => '0'
    );
\inputBuf_V_8_fu_1438_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_8_fu_14380,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(4),
      Q => inputBuf_V_8_fu_1438(4),
      R => '0'
    );
\inputBuf_V_8_fu_1438_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_8_fu_14380,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(5),
      Q => inputBuf_V_8_fu_1438(5),
      R => '0'
    );
\inputBuf_V_8_fu_1438_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_8_fu_14380,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(6),
      Q => inputBuf_V_8_fu_1438(6),
      R => '0'
    );
\inputBuf_V_8_fu_1438_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_8_fu_14380,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(7),
      Q => inputBuf_V_8_fu_1438(7),
      R => '0'
    );
\inputBuf_V_8_fu_1438_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_8_fu_14380,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(8),
      Q => inputBuf_V_8_fu_1438(8),
      R => '0'
    );
\inputBuf_V_8_fu_1438_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_8_fu_14380,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(9),
      Q => inputBuf_V_8_fu_1438(9),
      R => '0'
    );
\inputBuf_V_9_fu_1442_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_9_fu_14420,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(0),
      Q => inputBuf_V_9_fu_1442(0),
      R => '0'
    );
\inputBuf_V_9_fu_1442_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_9_fu_14420,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(10),
      Q => inputBuf_V_9_fu_1442(10),
      R => '0'
    );
\inputBuf_V_9_fu_1442_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_9_fu_14420,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(11),
      Q => inputBuf_V_9_fu_1442(11),
      R => '0'
    );
\inputBuf_V_9_fu_1442_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_9_fu_14420,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(12),
      Q => inputBuf_V_9_fu_1442(12),
      R => '0'
    );
\inputBuf_V_9_fu_1442_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_9_fu_14420,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(13),
      Q => inputBuf_V_9_fu_1442(13),
      R => '0'
    );
\inputBuf_V_9_fu_1442_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_9_fu_14420,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(14),
      Q => inputBuf_V_9_fu_1442(14),
      R => '0'
    );
\inputBuf_V_9_fu_1442_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_9_fu_14420,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(15),
      Q => inputBuf_V_9_fu_1442(15),
      R => '0'
    );
\inputBuf_V_9_fu_1442_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_9_fu_14420,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(1),
      Q => inputBuf_V_9_fu_1442(1),
      R => '0'
    );
\inputBuf_V_9_fu_1442_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_9_fu_14420,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(2),
      Q => inputBuf_V_9_fu_1442(2),
      R => '0'
    );
\inputBuf_V_9_fu_1442_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_9_fu_14420,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(3),
      Q => inputBuf_V_9_fu_1442(3),
      R => '0'
    );
\inputBuf_V_9_fu_1442_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_9_fu_14420,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(4),
      Q => inputBuf_V_9_fu_1442(4),
      R => '0'
    );
\inputBuf_V_9_fu_1442_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_9_fu_14420,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(5),
      Q => inputBuf_V_9_fu_1442(5),
      R => '0'
    );
\inputBuf_V_9_fu_1442_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_9_fu_14420,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(6),
      Q => inputBuf_V_9_fu_1442(6),
      R => '0'
    );
\inputBuf_V_9_fu_1442_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_9_fu_14420,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(7),
      Q => inputBuf_V_9_fu_1442(7),
      R => '0'
    );
\inputBuf_V_9_fu_1442_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_9_fu_14420,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(8),
      Q => inputBuf_V_9_fu_1442(8),
      R => '0'
    );
\inputBuf_V_9_fu_1442_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_9_fu_14420,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(9),
      Q => inputBuf_V_9_fu_1442(9),
      R => '0'
    );
\inputBuf_V_fu_1406_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_14060,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(0),
      Q => inputBuf_V_fu_1406(0),
      R => '0'
    );
\inputBuf_V_fu_1406_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_14060,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(10),
      Q => inputBuf_V_fu_1406(10),
      R => '0'
    );
\inputBuf_V_fu_1406_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_14060,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(11),
      Q => inputBuf_V_fu_1406(11),
      R => '0'
    );
\inputBuf_V_fu_1406_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_14060,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(12),
      Q => inputBuf_V_fu_1406(12),
      R => '0'
    );
\inputBuf_V_fu_1406_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_14060,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(13),
      Q => inputBuf_V_fu_1406(13),
      R => '0'
    );
\inputBuf_V_fu_1406_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_14060,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(14),
      Q => inputBuf_V_fu_1406(14),
      R => '0'
    );
\inputBuf_V_fu_1406_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_14060,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(15),
      Q => inputBuf_V_fu_1406(15),
      R => '0'
    );
\inputBuf_V_fu_1406_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_14060,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(1),
      Q => inputBuf_V_fu_1406(1),
      R => '0'
    );
\inputBuf_V_fu_1406_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_14060,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(2),
      Q => inputBuf_V_fu_1406(2),
      R => '0'
    );
\inputBuf_V_fu_1406_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_14060,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(3),
      Q => inputBuf_V_fu_1406(3),
      R => '0'
    );
\inputBuf_V_fu_1406_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_14060,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(4),
      Q => inputBuf_V_fu_1406(4),
      R => '0'
    );
\inputBuf_V_fu_1406_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_14060,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(5),
      Q => inputBuf_V_fu_1406(5),
      R => '0'
    );
\inputBuf_V_fu_1406_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_14060,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(6),
      Q => inputBuf_V_fu_1406(6),
      R => '0'
    );
\inputBuf_V_fu_1406_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_14060,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(7),
      Q => inputBuf_V_fu_1406(7),
      R => '0'
    );
\inputBuf_V_fu_1406_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_14060,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(8),
      Q => inputBuf_V_fu_1406(8),
      R => '0'
    );
\inputBuf_V_fu_1406_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_14060,
      D => \inputBuf_V_47_fu_1594_reg[15]_0\(9),
      Q => inputBuf_V_fu_1406(9),
      R => '0'
    );
\nf_1_fu_1602[31]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => nf_fu_16169_p2(9),
      I1 => nf_fu_16169_p2(15),
      I2 => nf_fu_16169_p2(8),
      I3 => nf_fu_16169_p2(26),
      I4 => \nf_1_fu_1602[31]_i_14_n_3\,
      O => \nf_1_fu_1602[31]_i_10_n_3\
    );
\nf_1_fu_1602[31]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => nf_fu_16169_p2(7),
      I1 => nf_fu_16169_p2(1),
      I2 => nf_fu_16169_p2(21),
      I3 => nf_fu_16169_p2(17),
      I4 => \nf_1_fu_1602[31]_i_15_n_3\,
      O => \nf_1_fu_1602[31]_i_11_n_3\
    );
\nf_1_fu_1602[31]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => nf_fu_16169_p2(28),
      I1 => nf_fu_16169_p2(29),
      I2 => nf_fu_16169_p2(30),
      I3 => nf_fu_16169_p2(11),
      O => \nf_1_fu_1602[31]_i_12_n_3\
    );
\nf_1_fu_1602[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => nf_fu_16169_p2(19),
      I1 => nf_fu_16169_p2(14),
      I2 => nf_fu_16169_p2(25),
      I3 => nf_fu_16169_p2(23),
      O => \nf_1_fu_1602[31]_i_13_n_3\
    );
\nf_1_fu_1602[31]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => nf_fu_16169_p2(31),
      I1 => nf_fu_16169_p2(4),
      I2 => nf_fu_16169_p2(12),
      I3 => nf_fu_16169_p2(10),
      O => \nf_1_fu_1602[31]_i_14_n_3\
    );
\nf_1_fu_1602[31]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => nf_fu_16169_p2(22),
      I1 => nf_fu_16169_p2(13),
      I2 => nf_fu_16169_p2(16),
      I3 => nf_fu_16169_p2(6),
      O => \nf_1_fu_1602[31]_i_15_n_3\
    );
\nf_1_fu_1602[31]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => nf_fu_16169_p2(20),
      I1 => nf_fu_16169_p2(24),
      I2 => nf_fu_16169_p2(18),
      I3 => nf_fu_16169_p2(27),
      I4 => \nf_1_fu_1602[31]_i_13_n_3\,
      O => \nf_1_fu_1602[31]_i_9_n_3\
    );
\nf_1_fu_1602_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1602,
      D => nf_fu_16169_p2(0),
      Q => \^nf_1_fu_1602_reg[0]_0\(0),
      R => flow_control_loop_pipe_sequential_init_U_n_179
    );
\nf_1_fu_1602_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1602,
      D => nf_fu_16169_p2(10),
      Q => \nf_1_fu_1602_reg_n_3_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_179
    );
\nf_1_fu_1602_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1602,
      D => nf_fu_16169_p2(11),
      Q => \nf_1_fu_1602_reg_n_3_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_179
    );
\nf_1_fu_1602_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1602,
      D => nf_fu_16169_p2(12),
      Q => \nf_1_fu_1602_reg_n_3_[12]\,
      R => flow_control_loop_pipe_sequential_init_U_n_179
    );
\nf_1_fu_1602_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1602,
      D => nf_fu_16169_p2(13),
      Q => \nf_1_fu_1602_reg_n_3_[13]\,
      R => flow_control_loop_pipe_sequential_init_U_n_179
    );
\nf_1_fu_1602_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1602,
      D => nf_fu_16169_p2(14),
      Q => \nf_1_fu_1602_reg_n_3_[14]\,
      R => flow_control_loop_pipe_sequential_init_U_n_179
    );
\nf_1_fu_1602_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1602,
      D => nf_fu_16169_p2(15),
      Q => \nf_1_fu_1602_reg_n_3_[15]\,
      R => flow_control_loop_pipe_sequential_init_U_n_179
    );
\nf_1_fu_1602_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1602,
      D => nf_fu_16169_p2(16),
      Q => \nf_1_fu_1602_reg_n_3_[16]\,
      R => flow_control_loop_pipe_sequential_init_U_n_179
    );
\nf_1_fu_1602_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1602,
      D => nf_fu_16169_p2(17),
      Q => \nf_1_fu_1602_reg_n_3_[17]\,
      R => flow_control_loop_pipe_sequential_init_U_n_179
    );
\nf_1_fu_1602_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1602,
      D => nf_fu_16169_p2(18),
      Q => \nf_1_fu_1602_reg_n_3_[18]\,
      R => flow_control_loop_pipe_sequential_init_U_n_179
    );
\nf_1_fu_1602_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1602,
      D => nf_fu_16169_p2(19),
      Q => \nf_1_fu_1602_reg_n_3_[19]\,
      R => flow_control_loop_pipe_sequential_init_U_n_179
    );
\nf_1_fu_1602_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1602,
      D => nf_fu_16169_p2(1),
      Q => \nf_1_fu_1602_reg_n_3_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_179
    );
\nf_1_fu_1602_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1602,
      D => nf_fu_16169_p2(20),
      Q => \nf_1_fu_1602_reg_n_3_[20]\,
      R => flow_control_loop_pipe_sequential_init_U_n_179
    );
\nf_1_fu_1602_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1602,
      D => nf_fu_16169_p2(21),
      Q => \nf_1_fu_1602_reg_n_3_[21]\,
      R => flow_control_loop_pipe_sequential_init_U_n_179
    );
\nf_1_fu_1602_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1602,
      D => nf_fu_16169_p2(22),
      Q => \nf_1_fu_1602_reg_n_3_[22]\,
      R => flow_control_loop_pipe_sequential_init_U_n_179
    );
\nf_1_fu_1602_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1602,
      D => nf_fu_16169_p2(23),
      Q => \nf_1_fu_1602_reg_n_3_[23]\,
      R => flow_control_loop_pipe_sequential_init_U_n_179
    );
\nf_1_fu_1602_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1602,
      D => nf_fu_16169_p2(24),
      Q => \nf_1_fu_1602_reg_n_3_[24]\,
      R => flow_control_loop_pipe_sequential_init_U_n_179
    );
\nf_1_fu_1602_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1602,
      D => nf_fu_16169_p2(25),
      Q => \nf_1_fu_1602_reg_n_3_[25]\,
      R => flow_control_loop_pipe_sequential_init_U_n_179
    );
\nf_1_fu_1602_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1602,
      D => nf_fu_16169_p2(26),
      Q => \nf_1_fu_1602_reg_n_3_[26]\,
      R => flow_control_loop_pipe_sequential_init_U_n_179
    );
\nf_1_fu_1602_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1602,
      D => nf_fu_16169_p2(27),
      Q => \nf_1_fu_1602_reg_n_3_[27]\,
      R => flow_control_loop_pipe_sequential_init_U_n_179
    );
\nf_1_fu_1602_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1602,
      D => nf_fu_16169_p2(28),
      Q => \nf_1_fu_1602_reg_n_3_[28]\,
      R => flow_control_loop_pipe_sequential_init_U_n_179
    );
\nf_1_fu_1602_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1602,
      D => nf_fu_16169_p2(29),
      Q => \nf_1_fu_1602_reg_n_3_[29]\,
      R => flow_control_loop_pipe_sequential_init_U_n_179
    );
\nf_1_fu_1602_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1602,
      D => nf_fu_16169_p2(2),
      Q => \nf_1_fu_1602_reg_n_3_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_179
    );
\nf_1_fu_1602_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1602,
      D => nf_fu_16169_p2(30),
      Q => \nf_1_fu_1602_reg_n_3_[30]\,
      R => flow_control_loop_pipe_sequential_init_U_n_179
    );
\nf_1_fu_1602_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1602,
      D => nf_fu_16169_p2(31),
      Q => \nf_1_fu_1602_reg_n_3_[31]\,
      R => flow_control_loop_pipe_sequential_init_U_n_179
    );
\nf_1_fu_1602_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1602,
      D => nf_fu_16169_p2(3),
      Q => \nf_1_fu_1602_reg_n_3_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_179
    );
\nf_1_fu_1602_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1602,
      D => nf_fu_16169_p2(4),
      Q => \nf_1_fu_1602_reg_n_3_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_179
    );
\nf_1_fu_1602_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1602,
      D => nf_fu_16169_p2(5),
      Q => \nf_1_fu_1602_reg_n_3_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_179
    );
\nf_1_fu_1602_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1602,
      D => nf_fu_16169_p2(6),
      Q => \nf_1_fu_1602_reg_n_3_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_179
    );
\nf_1_fu_1602_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1602,
      D => nf_fu_16169_p2(7),
      Q => \nf_1_fu_1602_reg_n_3_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_179
    );
\nf_1_fu_1602_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1602,
      D => nf_fu_16169_p2(8),
      Q => \nf_1_fu_1602_reg_n_3_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_179
    );
\nf_1_fu_1602_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1602,
      D => nf_fu_16169_p2(9),
      Q => \nf_1_fu_1602_reg_n_3_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_179
    );
\sf_fu_1270_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_1270,
      D => sf_2_fu_16148_p2(0),
      Q => \sf_fu_1270_reg_n_3_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_130
    );
\sf_fu_1270_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_1270,
      D => sf_2_fu_16148_p2(10),
      Q => \sf_fu_1270_reg_n_3_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_130
    );
\sf_fu_1270_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_1270,
      D => sf_2_fu_16148_p2(11),
      Q => \sf_fu_1270_reg_n_3_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_130
    );
\sf_fu_1270_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_1270,
      D => sf_2_fu_16148_p2(12),
      Q => \sf_fu_1270_reg_n_3_[12]\,
      R => flow_control_loop_pipe_sequential_init_U_n_130
    );
\sf_fu_1270_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_1270,
      D => sf_2_fu_16148_p2(13),
      Q => \sf_fu_1270_reg_n_3_[13]\,
      R => flow_control_loop_pipe_sequential_init_U_n_130
    );
\sf_fu_1270_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_1270,
      D => sf_2_fu_16148_p2(14),
      Q => \sf_fu_1270_reg_n_3_[14]\,
      R => flow_control_loop_pipe_sequential_init_U_n_130
    );
\sf_fu_1270_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_1270,
      D => sf_2_fu_16148_p2(15),
      Q => \sf_fu_1270_reg_n_3_[15]\,
      R => flow_control_loop_pipe_sequential_init_U_n_130
    );
\sf_fu_1270_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_1270,
      D => sf_2_fu_16148_p2(16),
      Q => \sf_fu_1270_reg_n_3_[16]\,
      R => flow_control_loop_pipe_sequential_init_U_n_130
    );
\sf_fu_1270_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_1270,
      D => sf_2_fu_16148_p2(17),
      Q => \sf_fu_1270_reg_n_3_[17]\,
      R => flow_control_loop_pipe_sequential_init_U_n_130
    );
\sf_fu_1270_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_1270,
      D => sf_2_fu_16148_p2(18),
      Q => \sf_fu_1270_reg_n_3_[18]\,
      R => flow_control_loop_pipe_sequential_init_U_n_130
    );
\sf_fu_1270_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_1270,
      D => sf_2_fu_16148_p2(19),
      Q => \sf_fu_1270_reg_n_3_[19]\,
      R => flow_control_loop_pipe_sequential_init_U_n_130
    );
\sf_fu_1270_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_1270,
      D => sf_2_fu_16148_p2(1),
      Q => \sf_fu_1270_reg_n_3_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_130
    );
\sf_fu_1270_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_1270,
      D => sf_2_fu_16148_p2(20),
      Q => \sf_fu_1270_reg_n_3_[20]\,
      R => flow_control_loop_pipe_sequential_init_U_n_130
    );
\sf_fu_1270_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_1270,
      D => sf_2_fu_16148_p2(21),
      Q => \sf_fu_1270_reg_n_3_[21]\,
      R => flow_control_loop_pipe_sequential_init_U_n_130
    );
\sf_fu_1270_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_1270,
      D => sf_2_fu_16148_p2(22),
      Q => \sf_fu_1270_reg_n_3_[22]\,
      R => flow_control_loop_pipe_sequential_init_U_n_130
    );
\sf_fu_1270_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_1270,
      D => sf_2_fu_16148_p2(23),
      Q => \sf_fu_1270_reg_n_3_[23]\,
      R => flow_control_loop_pipe_sequential_init_U_n_130
    );
\sf_fu_1270_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_1270,
      D => sf_2_fu_16148_p2(24),
      Q => \sf_fu_1270_reg_n_3_[24]\,
      R => flow_control_loop_pipe_sequential_init_U_n_130
    );
\sf_fu_1270_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_1270,
      D => sf_2_fu_16148_p2(25),
      Q => \sf_fu_1270_reg_n_3_[25]\,
      R => flow_control_loop_pipe_sequential_init_U_n_130
    );
\sf_fu_1270_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_1270,
      D => sf_2_fu_16148_p2(26),
      Q => \sf_fu_1270_reg_n_3_[26]\,
      R => flow_control_loop_pipe_sequential_init_U_n_130
    );
\sf_fu_1270_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_1270,
      D => sf_2_fu_16148_p2(27),
      Q => \sf_fu_1270_reg_n_3_[27]\,
      R => flow_control_loop_pipe_sequential_init_U_n_130
    );
\sf_fu_1270_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_1270,
      D => sf_2_fu_16148_p2(28),
      Q => \sf_fu_1270_reg_n_3_[28]\,
      R => flow_control_loop_pipe_sequential_init_U_n_130
    );
\sf_fu_1270_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_1270,
      D => sf_2_fu_16148_p2(29),
      Q => \sf_fu_1270_reg_n_3_[29]\,
      R => flow_control_loop_pipe_sequential_init_U_n_130
    );
\sf_fu_1270_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_1270,
      D => sf_2_fu_16148_p2(2),
      Q => \sf_fu_1270_reg_n_3_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_130
    );
\sf_fu_1270_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_1270,
      D => sf_2_fu_16148_p2(30),
      Q => \sf_fu_1270_reg_n_3_[30]\,
      R => flow_control_loop_pipe_sequential_init_U_n_130
    );
\sf_fu_1270_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_1270,
      D => sf_2_fu_16148_p2(31),
      Q => \sf_fu_1270_reg_n_3_[31]\,
      R => flow_control_loop_pipe_sequential_init_U_n_130
    );
\sf_fu_1270_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_1270,
      D => sf_2_fu_16148_p2(3),
      Q => \sf_fu_1270_reg_n_3_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_130
    );
\sf_fu_1270_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_1270,
      D => sf_2_fu_16148_p2(4),
      Q => \sf_fu_1270_reg_n_3_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_130
    );
\sf_fu_1270_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_1270,
      D => sf_2_fu_16148_p2(5),
      Q => \sf_fu_1270_reg_n_3_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_130
    );
\sf_fu_1270_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_1270,
      D => sf_2_fu_16148_p2(6),
      Q => \sf_fu_1270_reg_n_3_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_130
    );
\sf_fu_1270_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_1270,
      D => sf_2_fu_16148_p2(7),
      Q => \sf_fu_1270_reg_n_3_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_130
    );
\sf_fu_1270_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_1270,
      D => sf_2_fu_16148_p2(8),
      Q => \sf_fu_1270_reg_n_3_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_130
    );
\sf_fu_1270_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_1270,
      D => sf_2_fu_16148_p2(9),
      Q => \sf_fu_1270_reg_n_3_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_130
    );
\trunc_ln218_reg_21985_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln218_reg_21985_pp0_iter1_reg_reg[0]_0\,
      Q => \^trunc_ln218_reg_21985_pp0_iter1_reg\,
      R => '0'
    );
\trunc_ln218_reg_21985_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln218_reg_21985_reg[0]_0\,
      Q => trunc_ln218_reg_21985,
      R => '0'
    );
\xor_ln1019_1019_reg_21941_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => xor_ln1019_1019_fu_16062_p2,
      Q => xor_ln1019_1019_reg_21941,
      R => '0'
    );
\xor_ln1019_123_reg_20821_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => xor_ln1019_123_fu_4078_p2,
      Q => xor_ln1019_123_reg_20821,
      R => '0'
    );
\xor_ln1019_155_reg_20861_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => xor_ln1019_155_fu_4506_p2,
      Q => xor_ln1019_155_reg_20861,
      R => '0'
    );
\xor_ln1019_187_reg_20901_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => xor_ln1019_187_fu_4934_p2,
      Q => xor_ln1019_187_reg_20901,
      R => '0'
    );
\xor_ln1019_219_reg_20941_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => xor_ln1019_219_fu_5362_p2,
      Q => xor_ln1019_219_reg_20941,
      R => '0'
    );
\xor_ln1019_251_reg_20981_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => xor_ln1019_251_fu_5790_p2,
      Q => xor_ln1019_251_reg_20981,
      R => '0'
    );
\xor_ln1019_27_reg_20701_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => xor_ln1019_27_fu_2778_p2,
      Q => xor_ln1019_27_reg_20701,
      R => '0'
    );
\xor_ln1019_283_reg_21021_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => xor_ln1019_283_fu_6218_p2,
      Q => xor_ln1019_283_reg_21021,
      R => '0'
    );
\xor_ln1019_315_reg_21061_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => xor_ln1019_315_fu_6646_p2,
      Q => xor_ln1019_315_reg_21061,
      R => '0'
    );
\xor_ln1019_347_reg_21101_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => xor_ln1019_347_fu_7074_p2,
      Q => xor_ln1019_347_reg_21101,
      R => '0'
    );
\xor_ln1019_379_reg_21141_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => xor_ln1019_379_fu_7502_p2,
      Q => xor_ln1019_379_reg_21141,
      R => '0'
    );
\xor_ln1019_411_reg_21181_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => xor_ln1019_411_fu_7930_p2,
      Q => xor_ln1019_411_reg_21181,
      R => '0'
    );
\xor_ln1019_443_reg_21221_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => xor_ln1019_443_fu_8358_p2,
      Q => xor_ln1019_443_reg_21221,
      R => '0'
    );
\xor_ln1019_475_reg_21261_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => xor_ln1019_475_fu_8786_p2,
      Q => xor_ln1019_475_reg_21261,
      R => '0'
    );
\xor_ln1019_507_reg_21301_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => xor_ln1019_507_fu_9214_p2,
      Q => xor_ln1019_507_reg_21301,
      R => '0'
    );
\xor_ln1019_539_reg_21341_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => xor_ln1019_539_fu_9642_p2,
      Q => xor_ln1019_539_reg_21341,
      R => '0'
    );
\xor_ln1019_571_reg_21381_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => xor_ln1019_571_fu_10070_p2,
      Q => xor_ln1019_571_reg_21381,
      R => '0'
    );
\xor_ln1019_59_reg_20741_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => xor_ln1019_59_fu_3222_p2,
      Q => xor_ln1019_59_reg_20741,
      R => '0'
    );
\xor_ln1019_603_reg_21421_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => xor_ln1019_603_fu_10498_p2,
      Q => xor_ln1019_603_reg_21421,
      R => '0'
    );
\xor_ln1019_635_reg_21461_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => xor_ln1019_635_fu_10926_p2,
      Q => xor_ln1019_635_reg_21461,
      R => '0'
    );
\xor_ln1019_667_reg_21501_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => xor_ln1019_667_fu_11354_p2,
      Q => xor_ln1019_667_reg_21501,
      R => '0'
    );
\xor_ln1019_699_reg_21541_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => xor_ln1019_699_fu_11782_p2,
      Q => xor_ln1019_699_reg_21541,
      R => '0'
    );
\xor_ln1019_731_reg_21581_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => xor_ln1019_731_fu_12210_p2,
      Q => xor_ln1019_731_reg_21581,
      R => '0'
    );
\xor_ln1019_763_reg_21621_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => xor_ln1019_763_fu_12638_p2,
      Q => xor_ln1019_763_reg_21621,
      R => '0'
    );
\xor_ln1019_795_reg_21661_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => xor_ln1019_795_fu_13066_p2,
      Q => xor_ln1019_795_reg_21661,
      R => '0'
    );
\xor_ln1019_827_reg_21701_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => xor_ln1019_827_fu_13494_p2,
      Q => xor_ln1019_827_reg_21701,
      R => '0'
    );
\xor_ln1019_859_reg_21741_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => xor_ln1019_859_fu_13922_p2,
      Q => xor_ln1019_859_reg_21741,
      R => '0'
    );
\xor_ln1019_891_reg_21781_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => xor_ln1019_891_fu_14350_p2,
      Q => xor_ln1019_891_reg_21781,
      R => '0'
    );
\xor_ln1019_91_reg_20781_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => xor_ln1019_91_fu_3650_p2,
      Q => xor_ln1019_91_reg_20781,
      R => '0'
    );
\xor_ln1019_923_reg_21821_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => xor_ln1019_923_fu_14778_p2,
      Q => xor_ln1019_923_reg_21821,
      R => '0'
    );
\xor_ln1019_955_reg_21861_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => xor_ln1019_955_fu_15206_p2,
      Q => xor_ln1019_955_reg_21861,
      R => '0'
    );
\xor_ln1019_987_reg_21901_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_1274\,
      D => xor_ln1019_987_fu_15634_p2,
      Q => xor_ln1019_987_reg_21901,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch is
  port (
    grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg_reg : out STD_LOGIC;
    grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    B_V_data_1_sel_wr01_out : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[13]\ : out STD_LOGIC;
    \i_fu_198_reg[4]_0\ : out STD_LOGIC;
    \inputBuf_V_3_fu_230_reg[3]_0\ : out STD_LOGIC;
    \inputBuf_V_3_fu_230_reg[4]_0\ : out STD_LOGIC;
    \inputBuf_V_3_fu_230_reg[12]_0\ : out STD_LOGIC;
    \inputBuf_V_3_fu_230_reg[14]_0\ : out STD_LOGIC;
    \inputBuf_V_3_fu_230_reg[9]_0\ : out STD_LOGIC;
    \inputBuf_V_3_fu_230_reg[0]_0\ : out STD_LOGIC;
    \inputBuf_V_3_fu_230_reg[1]_0\ : out STD_LOGIC;
    \inputBuf_V_3_fu_230_reg[2]_0\ : out STD_LOGIC;
    \inputBuf_V_3_fu_230_reg[10]_0\ : out STD_LOGIC;
    \inputBuf_V_3_fu_230_reg[11]_0\ : out STD_LOGIC;
    \inputBuf_V_3_fu_230_reg[8]_0\ : out STD_LOGIC;
    \inputBuf_V_3_fu_230_reg[7]_0\ : out STD_LOGIC;
    \inputBuf_V_3_fu_230_reg[15]_0\ : out STD_LOGIC;
    \inputBuf_V_3_fu_230_reg[5]_0\ : out STD_LOGIC;
    \inputBuf_V_3_fu_230_reg[6]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \B_V_data_1_state_reg[1]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    \add_i_i_i3_3_15132_fu_214_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    xor_ln1019_27_fu_877_p2 : in STD_LOGIC;
    xor_ln1019_59_fu_1349_p2 : in STD_LOGIC;
    xor_ln1019_91_fu_1805_p2 : in STD_LOGIC;
    xor_ln1019_123_fu_2261_p2 : in STD_LOGIC;
    out_V_TREADY_int_regslice : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg : in STD_LOGIC;
    weights_V_TVALID_int_regslice : in STD_LOGIC;
    in0_V_TVALID_int_regslice : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xor_ln1019_123_reg_3004_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    B_V_data_1_sel : in STD_LOGIC;
    \xor_ln1019_123_reg_3004_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    B_V_data_1_sel_wr : in STD_LOGIC;
    B_V_data_1_sel_rd_reg : in STD_LOGIC;
    \inputBuf_V_1_fu_222_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_10_reg_2934_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_1_reg_2919_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_9_reg_2929_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \add_ln840_5_reg_2924_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \add_ln840_12_reg_2939_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_26_reg_2964_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_17_reg_2949_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_25_reg_2959_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \add_ln840_21_reg_2954_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \add_ln840_28_reg_2969_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_42_reg_2994_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_33_reg_2979_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_41_reg_2989_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \add_ln840_37_reg_2984_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \add_ln840_44_reg_2999_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_58_reg_3024_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_49_reg_3009_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_57_reg_3019_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \add_ln840_53_reg_3014_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \add_ln840_60_reg_3029_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch : entity is "MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch";
end top_StreamingDataflowPartition_1_0_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch is
  signal add_i_i_i3_15126_fu_2020 : STD_LOGIC;
  signal add_ln840_10_reg_2934 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_12_reg_2939 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_15_fu_2523_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \add_ln840_15_fu_2523_p2__1_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_15_fu_2523_p2__1_carry__0_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_15_fu_2523_p2__1_carry__0_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_15_fu_2523_p2__1_carry__0_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_15_fu_2523_p2__1_carry__0_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_15_fu_2523_p2__1_carry__0_i_6_n_3\ : STD_LOGIC;
  signal \add_ln840_15_fu_2523_p2__1_carry__0_i_7_n_3\ : STD_LOGIC;
  signal \add_ln840_15_fu_2523_p2__1_carry__0_i_8_n_3\ : STD_LOGIC;
  signal \add_ln840_15_fu_2523_p2__1_carry__0_n_4\ : STD_LOGIC;
  signal \add_ln840_15_fu_2523_p2__1_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln840_15_fu_2523_p2__1_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln840_15_fu_2523_p2__1_carry_i_10_n_3\ : STD_LOGIC;
  signal \add_ln840_15_fu_2523_p2__1_carry_i_11_n_3\ : STD_LOGIC;
  signal \add_ln840_15_fu_2523_p2__1_carry_i_12_n_3\ : STD_LOGIC;
  signal \add_ln840_15_fu_2523_p2__1_carry_i_13_n_3\ : STD_LOGIC;
  signal \add_ln840_15_fu_2523_p2__1_carry_i_14_n_3\ : STD_LOGIC;
  signal \add_ln840_15_fu_2523_p2__1_carry_i_15_n_3\ : STD_LOGIC;
  signal \add_ln840_15_fu_2523_p2__1_carry_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_15_fu_2523_p2__1_carry_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_15_fu_2523_p2__1_carry_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_15_fu_2523_p2__1_carry_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_15_fu_2523_p2__1_carry_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_15_fu_2523_p2__1_carry_i_6_n_3\ : STD_LOGIC;
  signal \add_ln840_15_fu_2523_p2__1_carry_i_7_n_3\ : STD_LOGIC;
  signal \add_ln840_15_fu_2523_p2__1_carry_i_8_n_3\ : STD_LOGIC;
  signal \add_ln840_15_fu_2523_p2__1_carry_i_9_n_3\ : STD_LOGIC;
  signal \add_ln840_15_fu_2523_p2__1_carry_n_3\ : STD_LOGIC;
  signal \add_ln840_15_fu_2523_p2__1_carry_n_4\ : STD_LOGIC;
  signal \add_ln840_15_fu_2523_p2__1_carry_n_5\ : STD_LOGIC;
  signal \add_ln840_15_fu_2523_p2__1_carry_n_6\ : STD_LOGIC;
  signal add_ln840_15_reg_3038 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_17_reg_2949 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_1_reg_2919 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_21_reg_2954 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln840_25_reg_2959 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln840_26_reg_2964 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_28_reg_2969 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_31_fu_2585_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \add_ln840_31_fu_2585_p2__1_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_31_fu_2585_p2__1_carry__0_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_31_fu_2585_p2__1_carry__0_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_31_fu_2585_p2__1_carry__0_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_31_fu_2585_p2__1_carry__0_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_31_fu_2585_p2__1_carry__0_i_6_n_3\ : STD_LOGIC;
  signal \add_ln840_31_fu_2585_p2__1_carry__0_i_7_n_3\ : STD_LOGIC;
  signal \add_ln840_31_fu_2585_p2__1_carry__0_i_8_n_3\ : STD_LOGIC;
  signal \add_ln840_31_fu_2585_p2__1_carry__0_n_4\ : STD_LOGIC;
  signal \add_ln840_31_fu_2585_p2__1_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln840_31_fu_2585_p2__1_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln840_31_fu_2585_p2__1_carry_i_10_n_3\ : STD_LOGIC;
  signal \add_ln840_31_fu_2585_p2__1_carry_i_11_n_3\ : STD_LOGIC;
  signal \add_ln840_31_fu_2585_p2__1_carry_i_12_n_3\ : STD_LOGIC;
  signal \add_ln840_31_fu_2585_p2__1_carry_i_13_n_3\ : STD_LOGIC;
  signal \add_ln840_31_fu_2585_p2__1_carry_i_14_n_3\ : STD_LOGIC;
  signal \add_ln840_31_fu_2585_p2__1_carry_i_15_n_3\ : STD_LOGIC;
  signal \add_ln840_31_fu_2585_p2__1_carry_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_31_fu_2585_p2__1_carry_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_31_fu_2585_p2__1_carry_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_31_fu_2585_p2__1_carry_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_31_fu_2585_p2__1_carry_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_31_fu_2585_p2__1_carry_i_6_n_3\ : STD_LOGIC;
  signal \add_ln840_31_fu_2585_p2__1_carry_i_7_n_3\ : STD_LOGIC;
  signal \add_ln840_31_fu_2585_p2__1_carry_i_8_n_3\ : STD_LOGIC;
  signal \add_ln840_31_fu_2585_p2__1_carry_i_9_n_3\ : STD_LOGIC;
  signal \add_ln840_31_fu_2585_p2__1_carry_n_3\ : STD_LOGIC;
  signal \add_ln840_31_fu_2585_p2__1_carry_n_4\ : STD_LOGIC;
  signal \add_ln840_31_fu_2585_p2__1_carry_n_5\ : STD_LOGIC;
  signal \add_ln840_31_fu_2585_p2__1_carry_n_6\ : STD_LOGIC;
  signal add_ln840_31_reg_3043 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_33_reg_2979 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_37_reg_2984 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln840_41_reg_2989 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln840_42_reg_2994 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_44_reg_2999 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_47_fu_2647_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \add_ln840_47_fu_2647_p2__1_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_47_fu_2647_p2__1_carry__0_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_47_fu_2647_p2__1_carry__0_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_47_fu_2647_p2__1_carry__0_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_47_fu_2647_p2__1_carry__0_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_47_fu_2647_p2__1_carry__0_i_6_n_3\ : STD_LOGIC;
  signal \add_ln840_47_fu_2647_p2__1_carry__0_i_7_n_3\ : STD_LOGIC;
  signal \add_ln840_47_fu_2647_p2__1_carry__0_i_8_n_3\ : STD_LOGIC;
  signal \add_ln840_47_fu_2647_p2__1_carry__0_n_4\ : STD_LOGIC;
  signal \add_ln840_47_fu_2647_p2__1_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln840_47_fu_2647_p2__1_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln840_47_fu_2647_p2__1_carry_i_10_n_3\ : STD_LOGIC;
  signal \add_ln840_47_fu_2647_p2__1_carry_i_11_n_3\ : STD_LOGIC;
  signal \add_ln840_47_fu_2647_p2__1_carry_i_12_n_3\ : STD_LOGIC;
  signal \add_ln840_47_fu_2647_p2__1_carry_i_13_n_3\ : STD_LOGIC;
  signal \add_ln840_47_fu_2647_p2__1_carry_i_14_n_3\ : STD_LOGIC;
  signal \add_ln840_47_fu_2647_p2__1_carry_i_15_n_3\ : STD_LOGIC;
  signal \add_ln840_47_fu_2647_p2__1_carry_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_47_fu_2647_p2__1_carry_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_47_fu_2647_p2__1_carry_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_47_fu_2647_p2__1_carry_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_47_fu_2647_p2__1_carry_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_47_fu_2647_p2__1_carry_i_6_n_3\ : STD_LOGIC;
  signal \add_ln840_47_fu_2647_p2__1_carry_i_7_n_3\ : STD_LOGIC;
  signal \add_ln840_47_fu_2647_p2__1_carry_i_8_n_3\ : STD_LOGIC;
  signal \add_ln840_47_fu_2647_p2__1_carry_i_9_n_3\ : STD_LOGIC;
  signal \add_ln840_47_fu_2647_p2__1_carry_n_3\ : STD_LOGIC;
  signal \add_ln840_47_fu_2647_p2__1_carry_n_4\ : STD_LOGIC;
  signal \add_ln840_47_fu_2647_p2__1_carry_n_5\ : STD_LOGIC;
  signal \add_ln840_47_fu_2647_p2__1_carry_n_6\ : STD_LOGIC;
  signal add_ln840_47_reg_3048 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_49_reg_3009 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_53_reg_3014 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln840_57_reg_3019 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln840_58_reg_3024 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_5_reg_2924 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln840_60_reg_3029 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_63_fu_2709_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \add_ln840_63_fu_2709_p2__1_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_63_fu_2709_p2__1_carry__0_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_63_fu_2709_p2__1_carry__0_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_63_fu_2709_p2__1_carry__0_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_63_fu_2709_p2__1_carry__0_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_63_fu_2709_p2__1_carry__0_i_6_n_3\ : STD_LOGIC;
  signal \add_ln840_63_fu_2709_p2__1_carry__0_i_7_n_3\ : STD_LOGIC;
  signal \add_ln840_63_fu_2709_p2__1_carry__0_i_8_n_3\ : STD_LOGIC;
  signal \add_ln840_63_fu_2709_p2__1_carry__0_n_4\ : STD_LOGIC;
  signal \add_ln840_63_fu_2709_p2__1_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln840_63_fu_2709_p2__1_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln840_63_fu_2709_p2__1_carry_i_10_n_3\ : STD_LOGIC;
  signal \add_ln840_63_fu_2709_p2__1_carry_i_11_n_3\ : STD_LOGIC;
  signal \add_ln840_63_fu_2709_p2__1_carry_i_12_n_3\ : STD_LOGIC;
  signal \add_ln840_63_fu_2709_p2__1_carry_i_13_n_3\ : STD_LOGIC;
  signal \add_ln840_63_fu_2709_p2__1_carry_i_14_n_3\ : STD_LOGIC;
  signal \add_ln840_63_fu_2709_p2__1_carry_i_15_n_3\ : STD_LOGIC;
  signal \add_ln840_63_fu_2709_p2__1_carry_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_63_fu_2709_p2__1_carry_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_63_fu_2709_p2__1_carry_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_63_fu_2709_p2__1_carry_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_63_fu_2709_p2__1_carry_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_63_fu_2709_p2__1_carry_i_6_n_3\ : STD_LOGIC;
  signal \add_ln840_63_fu_2709_p2__1_carry_i_7_n_3\ : STD_LOGIC;
  signal \add_ln840_63_fu_2709_p2__1_carry_i_8_n_3\ : STD_LOGIC;
  signal \add_ln840_63_fu_2709_p2__1_carry_i_9_n_3\ : STD_LOGIC;
  signal \add_ln840_63_fu_2709_p2__1_carry_n_3\ : STD_LOGIC;
  signal \add_ln840_63_fu_2709_p2__1_carry_n_4\ : STD_LOGIC;
  signal \add_ln840_63_fu_2709_p2__1_carry_n_5\ : STD_LOGIC;
  signal \add_ln840_63_fu_2709_p2__1_carry_n_6\ : STD_LOGIC;
  signal add_ln840_63_reg_3053 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_9_reg_2929 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ap_CS_iter1_fsm_state2 : STD_LOGIC;
  signal ap_CS_iter2_fsm_state3 : STD_LOGIC;
  signal ap_NS_iter1_fsm : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ap_NS_iter2_fsm : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ap_condition_2029 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg_i_1_n_3 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg_i_2_n_3 : STD_LOGIC;
  signal ap_sig_allocacmp_nf_2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ap_sig_allocacmp_nf_2__0\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal ap_sig_allocacmp_sf_1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_110 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_111 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_112 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_113 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_21 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_3 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_4 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_6 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_8 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_ready : STD_LOGIC;
  signal i_fu_198 : STD_LOGIC;
  signal \i_fu_198_reg_n_3_[0]\ : STD_LOGIC;
  signal \i_fu_198_reg_n_3_[1]\ : STD_LOGIC;
  signal \i_fu_198_reg_n_3_[2]\ : STD_LOGIC;
  signal \i_fu_198_reg_n_3_[3]\ : STD_LOGIC;
  signal \i_fu_198_reg_n_3_[4]\ : STD_LOGIC;
  signal \i_fu_198_reg_n_3_[5]\ : STD_LOGIC;
  signal \i_fu_198_reg_n_3_[6]\ : STD_LOGIC;
  signal icmp_ln1039_1_fu_2761_p2 : STD_LOGIC;
  signal icmp_ln1039_1_fu_2761_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln1039_1_fu_2761_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln1039_1_fu_2761_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1039_1_fu_2761_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln1039_2_fu_2776_p2 : STD_LOGIC;
  signal icmp_ln1039_2_fu_2776_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln1039_2_fu_2776_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln1039_2_fu_2776_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1039_2_fu_2776_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln1039_3_fu_2791_p2 : STD_LOGIC;
  signal icmp_ln1039_3_fu_2791_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln1039_3_fu_2791_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln1039_3_fu_2791_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1039_3_fu_2791_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln1039_fu_2746_p2 : STD_LOGIC;
  signal icmp_ln1039_fu_2746_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln1039_fu_2746_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln1039_fu_2746_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1039_fu_2746_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln249_fu_352_p2 : STD_LOGIC;
  signal icmp_ln249_reg_2894 : STD_LOGIC;
  signal icmp_ln249_reg_2894_pp0_iter1_reg : STD_LOGIC;
  signal \icmp_ln272_reg_2906_reg_n_3_[0]\ : STD_LOGIC;
  signal icmp_ln290_fu_2381_p2 : STD_LOGIC;
  signal icmp_ln290_reg_3034 : STD_LOGIC;
  signal \icmp_ln290_reg_3034[0]_i_10_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_3034[0]_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_3034[0]_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_3034[0]_i_6_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_3034[0]_i_7_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_3034[0]_i_8_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_3034[0]_i_9_n_3\ : STD_LOGIC;
  signal icmp_ln290_reg_3034_pp0_iter1_reg : STD_LOGIC;
  signal inputBuf_V_1_fu_222 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_1_fu_2220 : STD_LOGIC;
  signal inputBuf_V_2_fu_226 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_2_fu_2260 : STD_LOGIC;
  signal inputBuf_V_3_fu_230 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_3_fu_2300 : STD_LOGIC;
  signal inputBuf_V_fu_218 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_fu_2180 : STD_LOGIC;
  signal nf_1_fu_234 : STD_LOGIC;
  signal \nf_1_fu_234[31]_i_10_n_3\ : STD_LOGIC;
  signal \nf_1_fu_234[31]_i_4_n_3\ : STD_LOGIC;
  signal \nf_1_fu_234[31]_i_5_n_3\ : STD_LOGIC;
  signal \nf_1_fu_234[31]_i_6_n_3\ : STD_LOGIC;
  signal \nf_1_fu_234[31]_i_7_n_3\ : STD_LOGIC;
  signal \nf_1_fu_234[31]_i_8_n_3\ : STD_LOGIC;
  signal \nf_1_fu_234[31]_i_9_n_3\ : STD_LOGIC;
  signal \nf_1_fu_234_reg_n_3_[0]\ : STD_LOGIC;
  signal \nf_1_fu_234_reg_n_3_[10]\ : STD_LOGIC;
  signal \nf_1_fu_234_reg_n_3_[11]\ : STD_LOGIC;
  signal \nf_1_fu_234_reg_n_3_[12]\ : STD_LOGIC;
  signal \nf_1_fu_234_reg_n_3_[13]\ : STD_LOGIC;
  signal \nf_1_fu_234_reg_n_3_[14]\ : STD_LOGIC;
  signal \nf_1_fu_234_reg_n_3_[15]\ : STD_LOGIC;
  signal \nf_1_fu_234_reg_n_3_[16]\ : STD_LOGIC;
  signal \nf_1_fu_234_reg_n_3_[17]\ : STD_LOGIC;
  signal \nf_1_fu_234_reg_n_3_[18]\ : STD_LOGIC;
  signal \nf_1_fu_234_reg_n_3_[19]\ : STD_LOGIC;
  signal \nf_1_fu_234_reg_n_3_[1]\ : STD_LOGIC;
  signal \nf_1_fu_234_reg_n_3_[20]\ : STD_LOGIC;
  signal \nf_1_fu_234_reg_n_3_[21]\ : STD_LOGIC;
  signal \nf_1_fu_234_reg_n_3_[22]\ : STD_LOGIC;
  signal \nf_1_fu_234_reg_n_3_[23]\ : STD_LOGIC;
  signal \nf_1_fu_234_reg_n_3_[24]\ : STD_LOGIC;
  signal \nf_1_fu_234_reg_n_3_[25]\ : STD_LOGIC;
  signal \nf_1_fu_234_reg_n_3_[26]\ : STD_LOGIC;
  signal \nf_1_fu_234_reg_n_3_[27]\ : STD_LOGIC;
  signal \nf_1_fu_234_reg_n_3_[28]\ : STD_LOGIC;
  signal \nf_1_fu_234_reg_n_3_[29]\ : STD_LOGIC;
  signal \nf_1_fu_234_reg_n_3_[2]\ : STD_LOGIC;
  signal \nf_1_fu_234_reg_n_3_[30]\ : STD_LOGIC;
  signal \nf_1_fu_234_reg_n_3_[31]\ : STD_LOGIC;
  signal \nf_1_fu_234_reg_n_3_[3]\ : STD_LOGIC;
  signal \nf_1_fu_234_reg_n_3_[4]\ : STD_LOGIC;
  signal \nf_1_fu_234_reg_n_3_[5]\ : STD_LOGIC;
  signal \nf_1_fu_234_reg_n_3_[6]\ : STD_LOGIC;
  signal \nf_1_fu_234_reg_n_3_[7]\ : STD_LOGIC;
  signal \nf_1_fu_234_reg_n_3_[8]\ : STD_LOGIC;
  signal \nf_1_fu_234_reg_n_3_[9]\ : STD_LOGIC;
  signal nf_2_reg_2889 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal nf_fu_2392_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \nf_fu_2392_p2_carry__0_n_3\ : STD_LOGIC;
  signal \nf_fu_2392_p2_carry__0_n_4\ : STD_LOGIC;
  signal \nf_fu_2392_p2_carry__0_n_5\ : STD_LOGIC;
  signal \nf_fu_2392_p2_carry__0_n_6\ : STD_LOGIC;
  signal \nf_fu_2392_p2_carry__1_n_3\ : STD_LOGIC;
  signal \nf_fu_2392_p2_carry__1_n_4\ : STD_LOGIC;
  signal \nf_fu_2392_p2_carry__1_n_5\ : STD_LOGIC;
  signal \nf_fu_2392_p2_carry__1_n_6\ : STD_LOGIC;
  signal \nf_fu_2392_p2_carry__2_n_3\ : STD_LOGIC;
  signal \nf_fu_2392_p2_carry__2_n_4\ : STD_LOGIC;
  signal \nf_fu_2392_p2_carry__2_n_5\ : STD_LOGIC;
  signal \nf_fu_2392_p2_carry__2_n_6\ : STD_LOGIC;
  signal \nf_fu_2392_p2_carry__3_n_3\ : STD_LOGIC;
  signal \nf_fu_2392_p2_carry__3_n_4\ : STD_LOGIC;
  signal \nf_fu_2392_p2_carry__3_n_5\ : STD_LOGIC;
  signal \nf_fu_2392_p2_carry__3_n_6\ : STD_LOGIC;
  signal \nf_fu_2392_p2_carry__4_n_3\ : STD_LOGIC;
  signal \nf_fu_2392_p2_carry__4_n_4\ : STD_LOGIC;
  signal \nf_fu_2392_p2_carry__4_n_5\ : STD_LOGIC;
  signal \nf_fu_2392_p2_carry__4_n_6\ : STD_LOGIC;
  signal \nf_fu_2392_p2_carry__5_n_3\ : STD_LOGIC;
  signal \nf_fu_2392_p2_carry__5_n_4\ : STD_LOGIC;
  signal \nf_fu_2392_p2_carry__5_n_5\ : STD_LOGIC;
  signal \nf_fu_2392_p2_carry__5_n_6\ : STD_LOGIC;
  signal \nf_fu_2392_p2_carry__6_n_5\ : STD_LOGIC;
  signal \nf_fu_2392_p2_carry__6_n_6\ : STD_LOGIC;
  signal nf_fu_2392_p2_carry_n_3 : STD_LOGIC;
  signal nf_fu_2392_p2_carry_n_4 : STD_LOGIC;
  signal nf_fu_2392_p2_carry_n_5 : STD_LOGIC;
  signal nf_fu_2392_p2_carry_n_6 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_3 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_4 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_5 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_6 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_7 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_8 : STD_LOGIC;
  signal p_ZL7threshs_0_ce0 : STD_LOGIC;
  signal p_ZL7threshs_1_U_n_3 : STD_LOGIC;
  signal p_ZL7threshs_1_U_n_4 : STD_LOGIC;
  signal p_ZL7threshs_1_U_n_5 : STD_LOGIC;
  signal p_ZL7threshs_1_U_n_6 : STD_LOGIC;
  signal p_ZL7threshs_1_U_n_7 : STD_LOGIC;
  signal p_ZL7threshs_1_U_n_8 : STD_LOGIC;
  signal p_ZL7threshs_2_U_n_3 : STD_LOGIC;
  signal p_ZL7threshs_2_U_n_4 : STD_LOGIC;
  signal p_ZL7threshs_2_U_n_5 : STD_LOGIC;
  signal p_ZL7threshs_2_U_n_6 : STD_LOGIC;
  signal p_ZL7threshs_2_U_n_7 : STD_LOGIC;
  signal p_ZL7threshs_2_U_n_8 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_4 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_5 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_6 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_7 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_8 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_9 : STD_LOGIC;
  signal sf_2_fu_2375_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sf_2_fu_2375_p2_carry__0_n_3\ : STD_LOGIC;
  signal \sf_2_fu_2375_p2_carry__0_n_4\ : STD_LOGIC;
  signal \sf_2_fu_2375_p2_carry__0_n_5\ : STD_LOGIC;
  signal \sf_2_fu_2375_p2_carry__0_n_6\ : STD_LOGIC;
  signal \sf_2_fu_2375_p2_carry__1_n_3\ : STD_LOGIC;
  signal \sf_2_fu_2375_p2_carry__1_n_4\ : STD_LOGIC;
  signal \sf_2_fu_2375_p2_carry__1_n_5\ : STD_LOGIC;
  signal \sf_2_fu_2375_p2_carry__1_n_6\ : STD_LOGIC;
  signal \sf_2_fu_2375_p2_carry__2_n_3\ : STD_LOGIC;
  signal \sf_2_fu_2375_p2_carry__2_n_4\ : STD_LOGIC;
  signal \sf_2_fu_2375_p2_carry__2_n_5\ : STD_LOGIC;
  signal \sf_2_fu_2375_p2_carry__2_n_6\ : STD_LOGIC;
  signal \sf_2_fu_2375_p2_carry__3_n_3\ : STD_LOGIC;
  signal \sf_2_fu_2375_p2_carry__3_n_4\ : STD_LOGIC;
  signal \sf_2_fu_2375_p2_carry__3_n_5\ : STD_LOGIC;
  signal \sf_2_fu_2375_p2_carry__3_n_6\ : STD_LOGIC;
  signal \sf_2_fu_2375_p2_carry__4_n_3\ : STD_LOGIC;
  signal \sf_2_fu_2375_p2_carry__4_n_4\ : STD_LOGIC;
  signal \sf_2_fu_2375_p2_carry__4_n_5\ : STD_LOGIC;
  signal \sf_2_fu_2375_p2_carry__4_n_6\ : STD_LOGIC;
  signal \sf_2_fu_2375_p2_carry__5_n_3\ : STD_LOGIC;
  signal \sf_2_fu_2375_p2_carry__5_n_4\ : STD_LOGIC;
  signal \sf_2_fu_2375_p2_carry__5_n_5\ : STD_LOGIC;
  signal \sf_2_fu_2375_p2_carry__5_n_6\ : STD_LOGIC;
  signal \sf_2_fu_2375_p2_carry__6_n_5\ : STD_LOGIC;
  signal \sf_2_fu_2375_p2_carry__6_n_6\ : STD_LOGIC;
  signal sf_2_fu_2375_p2_carry_n_3 : STD_LOGIC;
  signal sf_2_fu_2375_p2_carry_n_4 : STD_LOGIC;
  signal sf_2_fu_2375_p2_carry_n_5 : STD_LOGIC;
  signal sf_2_fu_2375_p2_carry_n_6 : STD_LOGIC;
  signal sf_fu_194 : STD_LOGIC;
  signal \sf_fu_194_reg_n_3_[0]\ : STD_LOGIC;
  signal \sf_fu_194_reg_n_3_[10]\ : STD_LOGIC;
  signal \sf_fu_194_reg_n_3_[11]\ : STD_LOGIC;
  signal \sf_fu_194_reg_n_3_[12]\ : STD_LOGIC;
  signal \sf_fu_194_reg_n_3_[13]\ : STD_LOGIC;
  signal \sf_fu_194_reg_n_3_[14]\ : STD_LOGIC;
  signal \sf_fu_194_reg_n_3_[15]\ : STD_LOGIC;
  signal \sf_fu_194_reg_n_3_[16]\ : STD_LOGIC;
  signal \sf_fu_194_reg_n_3_[17]\ : STD_LOGIC;
  signal \sf_fu_194_reg_n_3_[18]\ : STD_LOGIC;
  signal \sf_fu_194_reg_n_3_[19]\ : STD_LOGIC;
  signal \sf_fu_194_reg_n_3_[1]\ : STD_LOGIC;
  signal \sf_fu_194_reg_n_3_[20]\ : STD_LOGIC;
  signal \sf_fu_194_reg_n_3_[21]\ : STD_LOGIC;
  signal \sf_fu_194_reg_n_3_[22]\ : STD_LOGIC;
  signal \sf_fu_194_reg_n_3_[23]\ : STD_LOGIC;
  signal \sf_fu_194_reg_n_3_[24]\ : STD_LOGIC;
  signal \sf_fu_194_reg_n_3_[25]\ : STD_LOGIC;
  signal \sf_fu_194_reg_n_3_[26]\ : STD_LOGIC;
  signal \sf_fu_194_reg_n_3_[27]\ : STD_LOGIC;
  signal \sf_fu_194_reg_n_3_[28]\ : STD_LOGIC;
  signal \sf_fu_194_reg_n_3_[29]\ : STD_LOGIC;
  signal \sf_fu_194_reg_n_3_[2]\ : STD_LOGIC;
  signal \sf_fu_194_reg_n_3_[30]\ : STD_LOGIC;
  signal \sf_fu_194_reg_n_3_[31]\ : STD_LOGIC;
  signal \sf_fu_194_reg_n_3_[3]\ : STD_LOGIC;
  signal \sf_fu_194_reg_n_3_[4]\ : STD_LOGIC;
  signal \sf_fu_194_reg_n_3_[5]\ : STD_LOGIC;
  signal \sf_fu_194_reg_n_3_[6]\ : STD_LOGIC;
  signal \sf_fu_194_reg_n_3_[7]\ : STD_LOGIC;
  signal \sf_fu_194_reg_n_3_[8]\ : STD_LOGIC;
  signal \sf_fu_194_reg_n_3_[9]\ : STD_LOGIC;
  signal xor_ln1019_123_reg_3004 : STD_LOGIC;
  signal xor_ln1019_27_reg_2914 : STD_LOGIC;
  signal xor_ln1019_59_reg_2944 : STD_LOGIC;
  signal xor_ln1019_91_reg_2974 : STD_LOGIC;
  signal \NLW_add_ln840_15_fu_2523_p2__1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln840_31_fu_2585_p2__1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln840_47_fu_2647_p2__1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln840_63_fu_2709_p2__1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_icmp_ln1039_1_fu_2761_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_1_fu_2761_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_1_fu_2761_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_icmp_ln1039_2_fu_2776_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_2_fu_2776_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_2_fu_2776_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_icmp_ln1039_3_fu_2791_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_3_fu_2791_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_3_fu_2791_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_icmp_ln1039_fu_2746_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_fu_2746_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_fu_2746_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_nf_fu_2392_p2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nf_fu_2392_p2_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sf_2_fu_2375_p2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sf_2_fu_2375_p2_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_2\ : label is "soft_lutpair322";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \add_ln840_15_fu_2523_p2__1_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln840_15_fu_2523_p2__1_carry__0\ : label is 35;
  attribute SOFT_HLUTNM of \add_ln840_15_fu_2523_p2__1_carry_i_11\ : label is "soft_lutpair323";
  attribute HLUTNM : string;
  attribute HLUTNM of \add_ln840_15_fu_2523_p2__1_carry_i_3\ : label is "lutpair64";
  attribute HLUTNM of \add_ln840_15_fu_2523_p2__1_carry_i_7\ : label is "lutpair64";
  attribute SOFT_HLUTNM of \add_ln840_15_fu_2523_p2__1_carry_i_8\ : label is "soft_lutpair323";
  attribute ADDER_THRESHOLD of \add_ln840_31_fu_2585_p2__1_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln840_31_fu_2585_p2__1_carry__0\ : label is 35;
  attribute SOFT_HLUTNM of \add_ln840_31_fu_2585_p2__1_carry_i_11\ : label is "soft_lutpair324";
  attribute HLUTNM of \add_ln840_31_fu_2585_p2__1_carry_i_3\ : label is "lutpair65";
  attribute HLUTNM of \add_ln840_31_fu_2585_p2__1_carry_i_7\ : label is "lutpair65";
  attribute SOFT_HLUTNM of \add_ln840_31_fu_2585_p2__1_carry_i_8\ : label is "soft_lutpair324";
  attribute ADDER_THRESHOLD of \add_ln840_47_fu_2647_p2__1_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln840_47_fu_2647_p2__1_carry__0\ : label is 35;
  attribute SOFT_HLUTNM of \add_ln840_47_fu_2647_p2__1_carry_i_11\ : label is "soft_lutpair325";
  attribute HLUTNM of \add_ln840_47_fu_2647_p2__1_carry_i_3\ : label is "lutpair66";
  attribute HLUTNM of \add_ln840_47_fu_2647_p2__1_carry_i_7\ : label is "lutpair66";
  attribute SOFT_HLUTNM of \add_ln840_47_fu_2647_p2__1_carry_i_8\ : label is "soft_lutpair325";
  attribute ADDER_THRESHOLD of \add_ln840_63_fu_2709_p2__1_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln840_63_fu_2709_p2__1_carry__0\ : label is 35;
  attribute SOFT_HLUTNM of \add_ln840_63_fu_2709_p2__1_carry_i_11\ : label is "soft_lutpair326";
  attribute HLUTNM of \add_ln840_63_fu_2709_p2__1_carry_i_3\ : label is "lutpair67";
  attribute HLUTNM of \add_ln840_63_fu_2709_p2__1_carry_i_7\ : label is "lutpair67";
  attribute SOFT_HLUTNM of \add_ln840_63_fu_2709_p2__1_carry_i_8\ : label is "soft_lutpair326";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \ap_CS_iter1_fsm_reg[1]\ : label is "ap_ST_iter1_fsm_state0:01,ap_ST_iter1_fsm_state2:10";
  attribute FSM_ENCODED_STATES of \ap_CS_iter2_fsm_reg[1]\ : label is "ap_ST_iter2_fsm_state0:01,ap_ST_iter2_fsm_state3:10";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter2_reg_i_2 : label is "soft_lutpair322";
  attribute ADDER_THRESHOLD of nf_fu_2392_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \nf_fu_2392_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_fu_2392_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_fu_2392_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_fu_2392_p2_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_fu_2392_p2_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_fu_2392_p2_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_fu_2392_p2_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of sf_2_fu_2375_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \sf_2_fu_2375_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_2_fu_2375_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_2_fu_2375_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_2_fu_2375_p2_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_2_fu_2375_p2_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_2_fu_2375_p2_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_2_fu_2375_p2_carry__6\ : label is 35;
begin
B_V_data_1_sel_wr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF00800000"
    )
        port map (
      I0 => out_V_TREADY_int_regslice,
      I1 => Q(2),
      I2 => icmp_ln290_reg_3034_pp0_iter1_reg,
      I3 => icmp_ln249_reg_2894_pp0_iter1_reg,
      I4 => ap_CS_iter2_fsm_state3,
      I5 => B_V_data_1_sel_wr,
      O => \B_V_data_1_state_reg[1]\
    );
\B_V_data_1_state[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => ap_CS_iter2_fsm_state3,
      I1 => icmp_ln249_reg_2894_pp0_iter1_reg,
      I2 => icmp_ln290_reg_3034_pp0_iter1_reg,
      I3 => Q(2),
      I4 => out_V_TREADY_int_regslice,
      O => B_V_data_1_sel_wr01_out
    );
\add_i_i_i3_15126_fu_202[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_ZL7threshs_0_ce0,
      I1 => icmp_ln249_reg_2894,
      O => add_i_i_i3_15126_fu_2020
    );
\add_i_i_i3_15126_fu_202_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_15126_fu_2020,
      D => add_ln840_15_fu_2523_p2(0),
      Q => add_ln840_15_reg_3038(0),
      R => '0'
    );
\add_i_i_i3_15126_fu_202_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_15126_fu_2020,
      D => add_ln840_15_fu_2523_p2(1),
      Q => add_ln840_15_reg_3038(1),
      R => '0'
    );
\add_i_i_i3_15126_fu_202_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_15126_fu_2020,
      D => add_ln840_15_fu_2523_p2(2),
      Q => add_ln840_15_reg_3038(2),
      R => '0'
    );
\add_i_i_i3_15126_fu_202_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_15126_fu_2020,
      D => add_ln840_15_fu_2523_p2(3),
      Q => add_ln840_15_reg_3038(3),
      R => '0'
    );
\add_i_i_i3_15126_fu_202_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_15126_fu_2020,
      D => add_ln840_15_fu_2523_p2(4),
      Q => add_ln840_15_reg_3038(4),
      R => '0'
    );
\add_i_i_i3_15126_fu_202_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_15126_fu_2020,
      D => add_ln840_15_fu_2523_p2(5),
      Q => add_ln840_15_reg_3038(5),
      R => '0'
    );
\add_i_i_i3_15126_fu_202_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_15126_fu_2020,
      D => add_ln840_15_fu_2523_p2(6),
      Q => add_ln840_15_reg_3038(6),
      R => '0'
    );
\add_i_i_i3_15126_fu_202_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_15126_fu_2020,
      D => add_ln840_15_fu_2523_p2(7),
      Q => add_ln840_15_reg_3038(7),
      R => '0'
    );
\add_i_i_i3_1_15128_fu_206_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_15126_fu_2020,
      D => add_ln840_31_fu_2585_p2(0),
      Q => add_ln840_31_reg_3043(0),
      R => '0'
    );
\add_i_i_i3_1_15128_fu_206_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_15126_fu_2020,
      D => add_ln840_31_fu_2585_p2(1),
      Q => add_ln840_31_reg_3043(1),
      R => '0'
    );
\add_i_i_i3_1_15128_fu_206_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_15126_fu_2020,
      D => add_ln840_31_fu_2585_p2(2),
      Q => add_ln840_31_reg_3043(2),
      R => '0'
    );
\add_i_i_i3_1_15128_fu_206_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_15126_fu_2020,
      D => add_ln840_31_fu_2585_p2(3),
      Q => add_ln840_31_reg_3043(3),
      R => '0'
    );
\add_i_i_i3_1_15128_fu_206_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_15126_fu_2020,
      D => add_ln840_31_fu_2585_p2(4),
      Q => add_ln840_31_reg_3043(4),
      R => '0'
    );
\add_i_i_i3_1_15128_fu_206_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_15126_fu_2020,
      D => add_ln840_31_fu_2585_p2(5),
      Q => add_ln840_31_reg_3043(5),
      R => '0'
    );
\add_i_i_i3_1_15128_fu_206_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_15126_fu_2020,
      D => add_ln840_31_fu_2585_p2(6),
      Q => add_ln840_31_reg_3043(6),
      R => '0'
    );
\add_i_i_i3_1_15128_fu_206_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_15126_fu_2020,
      D => add_ln840_31_fu_2585_p2(7),
      Q => add_ln840_31_reg_3043(7),
      R => '0'
    );
\add_i_i_i3_2_15130_fu_210_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_15126_fu_2020,
      D => add_ln840_47_fu_2647_p2(0),
      Q => add_ln840_47_reg_3048(0),
      R => '0'
    );
\add_i_i_i3_2_15130_fu_210_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_15126_fu_2020,
      D => add_ln840_47_fu_2647_p2(1),
      Q => add_ln840_47_reg_3048(1),
      R => '0'
    );
\add_i_i_i3_2_15130_fu_210_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_15126_fu_2020,
      D => add_ln840_47_fu_2647_p2(2),
      Q => add_ln840_47_reg_3048(2),
      R => '0'
    );
\add_i_i_i3_2_15130_fu_210_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_15126_fu_2020,
      D => add_ln840_47_fu_2647_p2(3),
      Q => add_ln840_47_reg_3048(3),
      R => '0'
    );
\add_i_i_i3_2_15130_fu_210_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_15126_fu_2020,
      D => add_ln840_47_fu_2647_p2(4),
      Q => add_ln840_47_reg_3048(4),
      R => '0'
    );
\add_i_i_i3_2_15130_fu_210_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_15126_fu_2020,
      D => add_ln840_47_fu_2647_p2(5),
      Q => add_ln840_47_reg_3048(5),
      R => '0'
    );
\add_i_i_i3_2_15130_fu_210_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_15126_fu_2020,
      D => add_ln840_47_fu_2647_p2(6),
      Q => add_ln840_47_reg_3048(6),
      R => '0'
    );
\add_i_i_i3_2_15130_fu_210_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_15126_fu_2020,
      D => add_ln840_47_fu_2647_p2(7),
      Q => add_ln840_47_reg_3048(7),
      R => '0'
    );
\add_i_i_i3_3_15132_fu_214_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_15126_fu_2020,
      D => add_ln840_63_fu_2709_p2(0),
      Q => add_ln840_63_reg_3053(0),
      R => '0'
    );
\add_i_i_i3_3_15132_fu_214_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_15126_fu_2020,
      D => add_ln840_63_fu_2709_p2(1),
      Q => add_ln840_63_reg_3053(1),
      R => '0'
    );
\add_i_i_i3_3_15132_fu_214_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_15126_fu_2020,
      D => add_ln840_63_fu_2709_p2(2),
      Q => add_ln840_63_reg_3053(2),
      R => '0'
    );
\add_i_i_i3_3_15132_fu_214_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_15126_fu_2020,
      D => add_ln840_63_fu_2709_p2(3),
      Q => add_ln840_63_reg_3053(3),
      R => '0'
    );
\add_i_i_i3_3_15132_fu_214_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_15126_fu_2020,
      D => add_ln840_63_fu_2709_p2(4),
      Q => add_ln840_63_reg_3053(4),
      R => '0'
    );
\add_i_i_i3_3_15132_fu_214_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_15126_fu_2020,
      D => add_ln840_63_fu_2709_p2(5),
      Q => add_ln840_63_reg_3053(5),
      R => '0'
    );
\add_i_i_i3_3_15132_fu_214_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_15126_fu_2020,
      D => add_ln840_63_fu_2709_p2(6),
      Q => add_ln840_63_reg_3053(6),
      R => '0'
    );
\add_i_i_i3_3_15132_fu_214_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_15126_fu_2020,
      D => add_ln840_63_fu_2709_p2(7),
      Q => add_ln840_63_reg_3053(7),
      R => '0'
    );
\add_ln840_10_reg_2934_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_198,
      D => \add_ln840_10_reg_2934_reg[1]_0\(0),
      Q => add_ln840_10_reg_2934(0),
      R => '0'
    );
\add_ln840_10_reg_2934_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_198,
      D => \add_ln840_10_reg_2934_reg[1]_0\(1),
      Q => add_ln840_10_reg_2934(1),
      R => '0'
    );
\add_ln840_12_reg_2939_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_198,
      D => \add_ln840_12_reg_2939_reg[1]_0\(0),
      Q => add_ln840_12_reg_2939(0),
      R => '0'
    );
\add_ln840_12_reg_2939_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_198,
      D => \add_ln840_12_reg_2939_reg[1]_0\(1),
      Q => add_ln840_12_reg_2939(1),
      R => '0'
    );
\add_ln840_15_fu_2523_p2__1_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln840_15_fu_2523_p2__1_carry_n_3\,
      CO(2) => \add_ln840_15_fu_2523_p2__1_carry_n_4\,
      CO(1) => \add_ln840_15_fu_2523_p2__1_carry_n_5\,
      CO(0) => \add_ln840_15_fu_2523_p2__1_carry_n_6\,
      CYINIT => '0',
      DI(3) => \add_ln840_15_fu_2523_p2__1_carry_i_1_n_3\,
      DI(2) => \add_ln840_15_fu_2523_p2__1_carry_i_2_n_3\,
      DI(1) => \add_ln840_15_fu_2523_p2__1_carry_i_3_n_3\,
      DI(0) => '0',
      O(3 downto 0) => add_ln840_15_fu_2523_p2(3 downto 0),
      S(3) => \add_ln840_15_fu_2523_p2__1_carry_i_4_n_3\,
      S(2) => \add_ln840_15_fu_2523_p2__1_carry_i_5_n_3\,
      S(1) => \add_ln840_15_fu_2523_p2__1_carry_i_6_n_3\,
      S(0) => \add_ln840_15_fu_2523_p2__1_carry_i_7_n_3\
    );
\add_ln840_15_fu_2523_p2__1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_15_fu_2523_p2__1_carry_n_3\,
      CO(3) => \NLW_add_ln840_15_fu_2523_p2__1_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \add_ln840_15_fu_2523_p2__1_carry__0_n_4\,
      CO(1) => \add_ln840_15_fu_2523_p2__1_carry__0_n_5\,
      CO(0) => \add_ln840_15_fu_2523_p2__1_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \add_ln840_15_fu_2523_p2__1_carry__0_i_1_n_3\,
      DI(0) => \add_ln840_15_fu_2523_p2__1_carry__0_i_2_n_3\,
      O(3 downto 0) => add_ln840_15_fu_2523_p2(7 downto 4),
      S(3) => \add_ln840_15_fu_2523_p2__1_carry__0_i_3_n_3\,
      S(2) => \add_ln840_15_fu_2523_p2__1_carry__0_i_4_n_3\,
      S(1) => \add_ln840_15_fu_2523_p2__1_carry__0_i_5_n_3\,
      S(0) => \add_ln840_15_fu_2523_p2__1_carry__0_i_6_n_3\
    );
\add_ln840_15_fu_2523_p2__1_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808020808080808"
    )
        port map (
      I0 => \add_ln840_15_fu_2523_p2__1_carry__0_i_7_n_3\,
      I1 => add_ln840_15_reg_3038(4),
      I2 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I3 => add_ln840_15_reg_3038(3),
      I4 => \add_ln840_15_fu_2523_p2__1_carry_i_13_n_3\,
      I5 => add_ln840_15_reg_3038(2),
      O => \add_ln840_15_fu_2523_p2__1_carry__0_i_1_n_3\
    );
\add_ln840_15_fu_2523_p2__1_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22120000"
    )
        port map (
      I0 => add_ln840_15_reg_3038(3),
      I1 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I2 => add_ln840_15_reg_3038(2),
      I3 => \add_ln840_15_fu_2523_p2__1_carry_i_13_n_3\,
      I4 => \add_ln840_15_fu_2523_p2__1_carry_i_12_n_3\,
      O => \add_ln840_15_fu_2523_p2__1_carry__0_i_2_n_3\
    );
\add_ln840_15_fu_2523_p2__1_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_15_reg_3038(6),
      I1 => add_ln840_15_reg_3038(5),
      I2 => add_ln840_15_reg_3038(4),
      I3 => \add_ln840_15_fu_2523_p2__1_carry__0_i_8_n_3\,
      I4 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I5 => add_ln840_15_reg_3038(7),
      O => \add_ln840_15_fu_2523_p2__1_carry__0_i_3_n_3\
    );
\add_ln840_15_fu_2523_p2__1_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \add_ln840_15_fu_2523_p2__1_carry__0_i_8_n_3\,
      I1 => add_ln840_15_reg_3038(4),
      I2 => add_ln840_15_reg_3038(5),
      I3 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I4 => add_ln840_15_reg_3038(6),
      O => \add_ln840_15_fu_2523_p2__1_carry__0_i_4_n_3\
    );
\add_ln840_15_fu_2523_p2__1_carry__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A306A60C"
    )
        port map (
      I0 => \add_ln840_15_fu_2523_p2__1_carry__0_i_7_n_3\,
      I1 => add_ln840_15_reg_3038(5),
      I2 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I3 => \add_ln840_15_fu_2523_p2__1_carry__0_i_8_n_3\,
      I4 => add_ln840_15_reg_3038(4),
      O => \add_ln840_15_fu_2523_p2__1_carry__0_i_5_n_3\
    );
\add_ln840_15_fu_2523_p2__1_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \add_ln840_15_fu_2523_p2__1_carry__0_i_2_n_3\,
      I1 => \add_ln840_15_fu_2523_p2__1_carry__0_i_8_n_3\,
      I2 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I3 => add_ln840_15_reg_3038(4),
      I4 => \add_ln840_15_fu_2523_p2__1_carry__0_i_7_n_3\,
      O => \add_ln840_15_fu_2523_p2__1_carry__0_i_6_n_3\
    );
\add_ln840_15_fu_2523_p2__1_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A880000000000000"
    )
        port map (
      I0 => \add_ln840_15_fu_2523_p2__1_carry_i_15_n_3\,
      I1 => add_ln840_9_reg_2929(1),
      I2 => add_ln840_12_reg_2939(1),
      I3 => add_ln840_5_reg_2924(1),
      I4 => add_ln840_5_reg_2924(2),
      I5 => add_ln840_9_reg_2929(2),
      O => \add_ln840_15_fu_2523_p2__1_carry__0_i_7_n_3\
    );
\add_ln840_15_fu_2523_p2__1_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A08080000000000"
    )
        port map (
      I0 => add_ln840_15_reg_3038(3),
      I1 => add_ln840_15_reg_3038(1),
      I2 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I3 => add_ln840_1_reg_2919(1),
      I4 => \add_ln840_15_fu_2523_p2__1_carry_i_8_n_3\,
      I5 => add_ln840_15_reg_3038(2),
      O => \add_ln840_15_fu_2523_p2__1_carry__0_i_8_n_3\
    );
\add_ln840_15_fu_2523_p2__1_carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C113F220"
    )
        port map (
      I0 => add_ln840_15_reg_3038(1),
      I1 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I2 => add_ln840_1_reg_2919(1),
      I3 => \add_ln840_15_fu_2523_p2__1_carry_i_8_n_3\,
      I4 => add_ln840_15_reg_3038(2),
      I5 => \add_ln840_15_fu_2523_p2__1_carry_i_9_n_3\,
      O => \add_ln840_15_fu_2523_p2__1_carry_i_1_n_3\
    );
\add_ln840_15_fu_2523_p2__1_carry_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E81717E817E8E817"
    )
        port map (
      I0 => add_ln840_5_reg_2924(0),
      I1 => add_ln840_12_reg_2939(0),
      I2 => add_ln840_9_reg_2929(0),
      I3 => add_ln840_12_reg_2939(1),
      I4 => add_ln840_9_reg_2929(1),
      I5 => add_ln840_5_reg_2924(1),
      O => \add_ln840_15_fu_2523_p2__1_carry_i_10_n_3\
    );
\add_ln840_15_fu_2523_p2__1_carry_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I1 => add_ln840_15_reg_3038(0),
      I2 => xor_ln1019_27_reg_2914,
      I3 => add_ln840_1_reg_2919(0),
      O => \add_ln840_15_fu_2523_p2__1_carry_i_11_n_3\
    );
\add_ln840_15_fu_2523_p2__1_carry_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777E7EEEEEE8E888"
    )
        port map (
      I0 => add_ln840_9_reg_2929(2),
      I1 => add_ln840_5_reg_2924(2),
      I2 => add_ln840_5_reg_2924(1),
      I3 => add_ln840_12_reg_2939(1),
      I4 => add_ln840_9_reg_2929(1),
      I5 => \add_ln840_15_fu_2523_p2__1_carry_i_15_n_3\,
      O => \add_ln840_15_fu_2523_p2__1_carry_i_12_n_3\
    );
\add_ln840_15_fu_2523_p2__1_carry_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DCDCDDF0DDFDFDF"
    )
        port map (
      I0 => add_ln840_15_reg_3038(1),
      I1 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I2 => add_ln840_1_reg_2919(1),
      I3 => xor_ln1019_27_reg_2914,
      I4 => add_ln840_1_reg_2919(0),
      I5 => add_ln840_15_reg_3038(0),
      O => \add_ln840_15_fu_2523_p2__1_carry_i_13_n_3\
    );
\add_ln840_15_fu_2523_p2__1_carry_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888817E87777E817"
    )
        port map (
      I0 => xor_ln1019_27_reg_2914,
      I1 => add_ln840_1_reg_2919(0),
      I2 => add_ln840_15_reg_3038(0),
      I3 => add_ln840_15_reg_3038(1),
      I4 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I5 => add_ln840_1_reg_2919(1),
      O => \add_ln840_15_fu_2523_p2__1_carry_i_14_n_3\
    );
\add_ln840_15_fu_2523_p2__1_carry_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E80000E800E8E800"
    )
        port map (
      I0 => add_ln840_5_reg_2924(0),
      I1 => add_ln840_12_reg_2939(0),
      I2 => add_ln840_9_reg_2929(0),
      I3 => add_ln840_12_reg_2939(1),
      I4 => add_ln840_9_reg_2929(1),
      I5 => add_ln840_5_reg_2924(1),
      O => \add_ln840_15_fu_2523_p2__1_carry_i_15_n_3\
    );
\add_ln840_15_fu_2523_p2__1_carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59A60000FFFF59A6"
    )
        port map (
      I0 => \add_ln840_15_fu_2523_p2__1_carry_i_8_n_3\,
      I1 => add_ln840_15_reg_3038(1),
      I2 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I3 => add_ln840_1_reg_2919(1),
      I4 => add_ln840_10_reg_2934(1),
      I5 => \add_ln840_15_fu_2523_p2__1_carry_i_10_n_3\,
      O => \add_ln840_15_fu_2523_p2__1_carry_i_2_n_3\
    );
\add_ln840_15_fu_2523_p2__1_carry_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8EE8"
    )
        port map (
      I0 => add_ln840_10_reg_2934(0),
      I1 => \add_ln840_15_fu_2523_p2__1_carry_i_11_n_3\,
      I2 => add_ln840_9_reg_2929(0),
      I3 => add_ln840_12_reg_2939(0),
      I4 => add_ln840_5_reg_2924(0),
      O => \add_ln840_15_fu_2523_p2__1_carry_i_3_n_3\
    );
\add_ln840_15_fu_2523_p2__1_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666969966666966"
    )
        port map (
      I0 => \add_ln840_15_fu_2523_p2__1_carry_i_1_n_3\,
      I1 => \add_ln840_15_fu_2523_p2__1_carry_i_12_n_3\,
      I2 => \add_ln840_15_fu_2523_p2__1_carry_i_13_n_3\,
      I3 => add_ln840_15_reg_3038(2),
      I4 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I5 => add_ln840_15_reg_3038(3),
      O => \add_ln840_15_fu_2523_p2__1_carry_i_4_n_3\
    );
\add_ln840_15_fu_2523_p2__1_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \add_ln840_15_fu_2523_p2__1_carry_i_2_n_3\,
      I1 => \add_ln840_15_fu_2523_p2__1_carry_i_9_n_3\,
      I2 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I3 => add_ln840_15_reg_3038(2),
      I4 => \add_ln840_15_fu_2523_p2__1_carry_i_13_n_3\,
      O => \add_ln840_15_fu_2523_p2__1_carry_i_5_n_3\
    );
\add_ln840_15_fu_2523_p2__1_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln840_15_fu_2523_p2__1_carry_i_3_n_3\,
      I1 => add_ln840_10_reg_2934(1),
      I2 => \add_ln840_15_fu_2523_p2__1_carry_i_10_n_3\,
      I3 => \add_ln840_15_fu_2523_p2__1_carry_i_14_n_3\,
      O => \add_ln840_15_fu_2523_p2__1_carry_i_6_n_3\
    );
\add_ln840_15_fu_2523_p2__1_carry_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln840_10_reg_2934(0),
      I1 => \add_ln840_15_fu_2523_p2__1_carry_i_11_n_3\,
      I2 => add_ln840_9_reg_2929(0),
      I3 => add_ln840_12_reg_2939(0),
      I4 => add_ln840_5_reg_2924(0),
      O => \add_ln840_15_fu_2523_p2__1_carry_i_7_n_3\
    );
\add_ln840_15_fu_2523_p2__1_carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => add_ln840_15_reg_3038(0),
      I1 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I2 => add_ln840_1_reg_2919(0),
      I3 => xor_ln1019_27_reg_2914,
      O => \add_ln840_15_fu_2523_p2__1_carry_i_8_n_3\
    );
\add_ln840_15_fu_2523_p2__1_carry_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A995566A566AA995"
    )
        port map (
      I0 => \add_ln840_15_fu_2523_p2__1_carry_i_15_n_3\,
      I1 => add_ln840_9_reg_2929(1),
      I2 => add_ln840_12_reg_2939(1),
      I3 => add_ln840_5_reg_2924(1),
      I4 => add_ln840_5_reg_2924(2),
      I5 => add_ln840_9_reg_2929(2),
      O => \add_ln840_15_fu_2523_p2__1_carry_i_9_n_3\
    );
\add_ln840_17_reg_2949_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_198,
      D => \add_ln840_17_reg_2949_reg[1]_0\(0),
      Q => add_ln840_17_reg_2949(0),
      R => '0'
    );
\add_ln840_17_reg_2949_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_198,
      D => \add_ln840_17_reg_2949_reg[1]_0\(1),
      Q => add_ln840_17_reg_2949(1),
      R => '0'
    );
\add_ln840_1_reg_2919_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_198,
      D => \add_ln840_1_reg_2919_reg[1]_0\(0),
      Q => add_ln840_1_reg_2919(0),
      R => '0'
    );
\add_ln840_1_reg_2919_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_198,
      D => \add_ln840_1_reg_2919_reg[1]_0\(1),
      Q => add_ln840_1_reg_2919(1),
      R => '0'
    );
\add_ln840_21_reg_2954_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_198,
      D => \add_ln840_21_reg_2954_reg[2]_0\(0),
      Q => add_ln840_21_reg_2954(0),
      R => '0'
    );
\add_ln840_21_reg_2954_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_198,
      D => \add_ln840_21_reg_2954_reg[2]_0\(1),
      Q => add_ln840_21_reg_2954(1),
      R => '0'
    );
\add_ln840_21_reg_2954_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_198,
      D => \add_ln840_21_reg_2954_reg[2]_0\(2),
      Q => add_ln840_21_reg_2954(2),
      R => '0'
    );
\add_ln840_25_reg_2959_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_198,
      D => \add_ln840_25_reg_2959_reg[2]_0\(0),
      Q => add_ln840_25_reg_2959(0),
      R => '0'
    );
\add_ln840_25_reg_2959_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_198,
      D => \add_ln840_25_reg_2959_reg[2]_0\(1),
      Q => add_ln840_25_reg_2959(1),
      R => '0'
    );
\add_ln840_25_reg_2959_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_198,
      D => \add_ln840_25_reg_2959_reg[2]_0\(2),
      Q => add_ln840_25_reg_2959(2),
      R => '0'
    );
\add_ln840_26_reg_2964_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_198,
      D => \add_ln840_26_reg_2964_reg[1]_0\(0),
      Q => add_ln840_26_reg_2964(0),
      R => '0'
    );
\add_ln840_26_reg_2964_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_198,
      D => \add_ln840_26_reg_2964_reg[1]_0\(1),
      Q => add_ln840_26_reg_2964(1),
      R => '0'
    );
\add_ln840_28_reg_2969_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_198,
      D => \add_ln840_28_reg_2969_reg[1]_0\(0),
      Q => add_ln840_28_reg_2969(0),
      R => '0'
    );
\add_ln840_28_reg_2969_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_198,
      D => \add_ln840_28_reg_2969_reg[1]_0\(1),
      Q => add_ln840_28_reg_2969(1),
      R => '0'
    );
\add_ln840_31_fu_2585_p2__1_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln840_31_fu_2585_p2__1_carry_n_3\,
      CO(2) => \add_ln840_31_fu_2585_p2__1_carry_n_4\,
      CO(1) => \add_ln840_31_fu_2585_p2__1_carry_n_5\,
      CO(0) => \add_ln840_31_fu_2585_p2__1_carry_n_6\,
      CYINIT => '0',
      DI(3) => \add_ln840_31_fu_2585_p2__1_carry_i_1_n_3\,
      DI(2) => \add_ln840_31_fu_2585_p2__1_carry_i_2_n_3\,
      DI(1) => \add_ln840_31_fu_2585_p2__1_carry_i_3_n_3\,
      DI(0) => '0',
      O(3 downto 0) => add_ln840_31_fu_2585_p2(3 downto 0),
      S(3) => \add_ln840_31_fu_2585_p2__1_carry_i_4_n_3\,
      S(2) => \add_ln840_31_fu_2585_p2__1_carry_i_5_n_3\,
      S(1) => \add_ln840_31_fu_2585_p2__1_carry_i_6_n_3\,
      S(0) => \add_ln840_31_fu_2585_p2__1_carry_i_7_n_3\
    );
\add_ln840_31_fu_2585_p2__1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_31_fu_2585_p2__1_carry_n_3\,
      CO(3) => \NLW_add_ln840_31_fu_2585_p2__1_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \add_ln840_31_fu_2585_p2__1_carry__0_n_4\,
      CO(1) => \add_ln840_31_fu_2585_p2__1_carry__0_n_5\,
      CO(0) => \add_ln840_31_fu_2585_p2__1_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \add_ln840_31_fu_2585_p2__1_carry__0_i_1_n_3\,
      DI(0) => \add_ln840_31_fu_2585_p2__1_carry__0_i_2_n_3\,
      O(3 downto 0) => add_ln840_31_fu_2585_p2(7 downto 4),
      S(3) => \add_ln840_31_fu_2585_p2__1_carry__0_i_3_n_3\,
      S(2) => \add_ln840_31_fu_2585_p2__1_carry__0_i_4_n_3\,
      S(1) => \add_ln840_31_fu_2585_p2__1_carry__0_i_5_n_3\,
      S(0) => \add_ln840_31_fu_2585_p2__1_carry__0_i_6_n_3\
    );
\add_ln840_31_fu_2585_p2__1_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808020808080808"
    )
        port map (
      I0 => \add_ln840_31_fu_2585_p2__1_carry__0_i_7_n_3\,
      I1 => add_ln840_31_reg_3043(4),
      I2 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I3 => add_ln840_31_reg_3043(3),
      I4 => \add_ln840_31_fu_2585_p2__1_carry_i_13_n_3\,
      I5 => add_ln840_31_reg_3043(2),
      O => \add_ln840_31_fu_2585_p2__1_carry__0_i_1_n_3\
    );
\add_ln840_31_fu_2585_p2__1_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22120000"
    )
        port map (
      I0 => add_ln840_31_reg_3043(3),
      I1 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I2 => add_ln840_31_reg_3043(2),
      I3 => \add_ln840_31_fu_2585_p2__1_carry_i_13_n_3\,
      I4 => \add_ln840_31_fu_2585_p2__1_carry_i_12_n_3\,
      O => \add_ln840_31_fu_2585_p2__1_carry__0_i_2_n_3\
    );
\add_ln840_31_fu_2585_p2__1_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_31_reg_3043(6),
      I1 => add_ln840_31_reg_3043(5),
      I2 => add_ln840_31_reg_3043(4),
      I3 => \add_ln840_31_fu_2585_p2__1_carry__0_i_8_n_3\,
      I4 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I5 => add_ln840_31_reg_3043(7),
      O => \add_ln840_31_fu_2585_p2__1_carry__0_i_3_n_3\
    );
\add_ln840_31_fu_2585_p2__1_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \add_ln840_31_fu_2585_p2__1_carry__0_i_8_n_3\,
      I1 => add_ln840_31_reg_3043(4),
      I2 => add_ln840_31_reg_3043(5),
      I3 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I4 => add_ln840_31_reg_3043(6),
      O => \add_ln840_31_fu_2585_p2__1_carry__0_i_4_n_3\
    );
\add_ln840_31_fu_2585_p2__1_carry__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A306A60C"
    )
        port map (
      I0 => \add_ln840_31_fu_2585_p2__1_carry__0_i_7_n_3\,
      I1 => add_ln840_31_reg_3043(5),
      I2 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I3 => \add_ln840_31_fu_2585_p2__1_carry__0_i_8_n_3\,
      I4 => add_ln840_31_reg_3043(4),
      O => \add_ln840_31_fu_2585_p2__1_carry__0_i_5_n_3\
    );
\add_ln840_31_fu_2585_p2__1_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \add_ln840_31_fu_2585_p2__1_carry__0_i_2_n_3\,
      I1 => \add_ln840_31_fu_2585_p2__1_carry__0_i_8_n_3\,
      I2 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I3 => add_ln840_31_reg_3043(4),
      I4 => \add_ln840_31_fu_2585_p2__1_carry__0_i_7_n_3\,
      O => \add_ln840_31_fu_2585_p2__1_carry__0_i_6_n_3\
    );
\add_ln840_31_fu_2585_p2__1_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A880000000000000"
    )
        port map (
      I0 => \add_ln840_31_fu_2585_p2__1_carry_i_15_n_3\,
      I1 => add_ln840_25_reg_2959(1),
      I2 => add_ln840_28_reg_2969(1),
      I3 => add_ln840_21_reg_2954(1),
      I4 => add_ln840_21_reg_2954(2),
      I5 => add_ln840_25_reg_2959(2),
      O => \add_ln840_31_fu_2585_p2__1_carry__0_i_7_n_3\
    );
\add_ln840_31_fu_2585_p2__1_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A08080000000000"
    )
        port map (
      I0 => add_ln840_31_reg_3043(3),
      I1 => add_ln840_31_reg_3043(1),
      I2 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I3 => add_ln840_17_reg_2949(1),
      I4 => \add_ln840_31_fu_2585_p2__1_carry_i_8_n_3\,
      I5 => add_ln840_31_reg_3043(2),
      O => \add_ln840_31_fu_2585_p2__1_carry__0_i_8_n_3\
    );
\add_ln840_31_fu_2585_p2__1_carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C113F220"
    )
        port map (
      I0 => add_ln840_31_reg_3043(1),
      I1 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I2 => add_ln840_17_reg_2949(1),
      I3 => \add_ln840_31_fu_2585_p2__1_carry_i_8_n_3\,
      I4 => add_ln840_31_reg_3043(2),
      I5 => \add_ln840_31_fu_2585_p2__1_carry_i_9_n_3\,
      O => \add_ln840_31_fu_2585_p2__1_carry_i_1_n_3\
    );
\add_ln840_31_fu_2585_p2__1_carry_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E81717E817E8E817"
    )
        port map (
      I0 => add_ln840_21_reg_2954(0),
      I1 => add_ln840_28_reg_2969(0),
      I2 => add_ln840_25_reg_2959(0),
      I3 => add_ln840_28_reg_2969(1),
      I4 => add_ln840_25_reg_2959(1),
      I5 => add_ln840_21_reg_2954(1),
      O => \add_ln840_31_fu_2585_p2__1_carry_i_10_n_3\
    );
\add_ln840_31_fu_2585_p2__1_carry_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I1 => add_ln840_31_reg_3043(0),
      I2 => xor_ln1019_59_reg_2944,
      I3 => add_ln840_17_reg_2949(0),
      O => \add_ln840_31_fu_2585_p2__1_carry_i_11_n_3\
    );
\add_ln840_31_fu_2585_p2__1_carry_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777E7EEEEEE8E888"
    )
        port map (
      I0 => add_ln840_25_reg_2959(2),
      I1 => add_ln840_21_reg_2954(2),
      I2 => add_ln840_21_reg_2954(1),
      I3 => add_ln840_28_reg_2969(1),
      I4 => add_ln840_25_reg_2959(1),
      I5 => \add_ln840_31_fu_2585_p2__1_carry_i_15_n_3\,
      O => \add_ln840_31_fu_2585_p2__1_carry_i_12_n_3\
    );
\add_ln840_31_fu_2585_p2__1_carry_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DCDCDDF0DDFDFDF"
    )
        port map (
      I0 => add_ln840_31_reg_3043(1),
      I1 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I2 => add_ln840_17_reg_2949(1),
      I3 => xor_ln1019_59_reg_2944,
      I4 => add_ln840_17_reg_2949(0),
      I5 => add_ln840_31_reg_3043(0),
      O => \add_ln840_31_fu_2585_p2__1_carry_i_13_n_3\
    );
\add_ln840_31_fu_2585_p2__1_carry_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888817E87777E817"
    )
        port map (
      I0 => xor_ln1019_59_reg_2944,
      I1 => add_ln840_17_reg_2949(0),
      I2 => add_ln840_31_reg_3043(0),
      I3 => add_ln840_31_reg_3043(1),
      I4 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I5 => add_ln840_17_reg_2949(1),
      O => \add_ln840_31_fu_2585_p2__1_carry_i_14_n_3\
    );
\add_ln840_31_fu_2585_p2__1_carry_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E80000E800E8E800"
    )
        port map (
      I0 => add_ln840_21_reg_2954(0),
      I1 => add_ln840_28_reg_2969(0),
      I2 => add_ln840_25_reg_2959(0),
      I3 => add_ln840_28_reg_2969(1),
      I4 => add_ln840_25_reg_2959(1),
      I5 => add_ln840_21_reg_2954(1),
      O => \add_ln840_31_fu_2585_p2__1_carry_i_15_n_3\
    );
\add_ln840_31_fu_2585_p2__1_carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59A60000FFFF59A6"
    )
        port map (
      I0 => \add_ln840_31_fu_2585_p2__1_carry_i_8_n_3\,
      I1 => add_ln840_31_reg_3043(1),
      I2 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I3 => add_ln840_17_reg_2949(1),
      I4 => add_ln840_26_reg_2964(1),
      I5 => \add_ln840_31_fu_2585_p2__1_carry_i_10_n_3\,
      O => \add_ln840_31_fu_2585_p2__1_carry_i_2_n_3\
    );
\add_ln840_31_fu_2585_p2__1_carry_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8EE8"
    )
        port map (
      I0 => add_ln840_26_reg_2964(0),
      I1 => \add_ln840_31_fu_2585_p2__1_carry_i_11_n_3\,
      I2 => add_ln840_25_reg_2959(0),
      I3 => add_ln840_28_reg_2969(0),
      I4 => add_ln840_21_reg_2954(0),
      O => \add_ln840_31_fu_2585_p2__1_carry_i_3_n_3\
    );
\add_ln840_31_fu_2585_p2__1_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666969966666966"
    )
        port map (
      I0 => \add_ln840_31_fu_2585_p2__1_carry_i_1_n_3\,
      I1 => \add_ln840_31_fu_2585_p2__1_carry_i_12_n_3\,
      I2 => \add_ln840_31_fu_2585_p2__1_carry_i_13_n_3\,
      I3 => add_ln840_31_reg_3043(2),
      I4 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I5 => add_ln840_31_reg_3043(3),
      O => \add_ln840_31_fu_2585_p2__1_carry_i_4_n_3\
    );
\add_ln840_31_fu_2585_p2__1_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \add_ln840_31_fu_2585_p2__1_carry_i_2_n_3\,
      I1 => \add_ln840_31_fu_2585_p2__1_carry_i_9_n_3\,
      I2 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I3 => add_ln840_31_reg_3043(2),
      I4 => \add_ln840_31_fu_2585_p2__1_carry_i_13_n_3\,
      O => \add_ln840_31_fu_2585_p2__1_carry_i_5_n_3\
    );
\add_ln840_31_fu_2585_p2__1_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln840_31_fu_2585_p2__1_carry_i_3_n_3\,
      I1 => add_ln840_26_reg_2964(1),
      I2 => \add_ln840_31_fu_2585_p2__1_carry_i_10_n_3\,
      I3 => \add_ln840_31_fu_2585_p2__1_carry_i_14_n_3\,
      O => \add_ln840_31_fu_2585_p2__1_carry_i_6_n_3\
    );
\add_ln840_31_fu_2585_p2__1_carry_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln840_26_reg_2964(0),
      I1 => \add_ln840_31_fu_2585_p2__1_carry_i_11_n_3\,
      I2 => add_ln840_25_reg_2959(0),
      I3 => add_ln840_28_reg_2969(0),
      I4 => add_ln840_21_reg_2954(0),
      O => \add_ln840_31_fu_2585_p2__1_carry_i_7_n_3\
    );
\add_ln840_31_fu_2585_p2__1_carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => add_ln840_31_reg_3043(0),
      I1 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I2 => add_ln840_17_reg_2949(0),
      I3 => xor_ln1019_59_reg_2944,
      O => \add_ln840_31_fu_2585_p2__1_carry_i_8_n_3\
    );
\add_ln840_31_fu_2585_p2__1_carry_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A995566A566AA995"
    )
        port map (
      I0 => \add_ln840_31_fu_2585_p2__1_carry_i_15_n_3\,
      I1 => add_ln840_25_reg_2959(1),
      I2 => add_ln840_28_reg_2969(1),
      I3 => add_ln840_21_reg_2954(1),
      I4 => add_ln840_21_reg_2954(2),
      I5 => add_ln840_25_reg_2959(2),
      O => \add_ln840_31_fu_2585_p2__1_carry_i_9_n_3\
    );
\add_ln840_33_reg_2979_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_198,
      D => \add_ln840_33_reg_2979_reg[1]_0\(0),
      Q => add_ln840_33_reg_2979(0),
      R => '0'
    );
\add_ln840_33_reg_2979_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_198,
      D => \add_ln840_33_reg_2979_reg[1]_0\(1),
      Q => add_ln840_33_reg_2979(1),
      R => '0'
    );
\add_ln840_37_reg_2984_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_198,
      D => \add_ln840_37_reg_2984_reg[2]_0\(0),
      Q => add_ln840_37_reg_2984(0),
      R => '0'
    );
\add_ln840_37_reg_2984_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_198,
      D => \add_ln840_37_reg_2984_reg[2]_0\(1),
      Q => add_ln840_37_reg_2984(1),
      R => '0'
    );
\add_ln840_37_reg_2984_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_198,
      D => \add_ln840_37_reg_2984_reg[2]_0\(2),
      Q => add_ln840_37_reg_2984(2),
      R => '0'
    );
\add_ln840_41_reg_2989_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_198,
      D => \add_ln840_41_reg_2989_reg[2]_0\(0),
      Q => add_ln840_41_reg_2989(0),
      R => '0'
    );
\add_ln840_41_reg_2989_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_198,
      D => \add_ln840_41_reg_2989_reg[2]_0\(1),
      Q => add_ln840_41_reg_2989(1),
      R => '0'
    );
\add_ln840_41_reg_2989_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_198,
      D => \add_ln840_41_reg_2989_reg[2]_0\(2),
      Q => add_ln840_41_reg_2989(2),
      R => '0'
    );
\add_ln840_42_reg_2994_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_198,
      D => \add_ln840_42_reg_2994_reg[1]_0\(0),
      Q => add_ln840_42_reg_2994(0),
      R => '0'
    );
\add_ln840_42_reg_2994_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_198,
      D => \add_ln840_42_reg_2994_reg[1]_0\(1),
      Q => add_ln840_42_reg_2994(1),
      R => '0'
    );
\add_ln840_44_reg_2999_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_198,
      D => \add_ln840_44_reg_2999_reg[1]_0\(0),
      Q => add_ln840_44_reg_2999(0),
      R => '0'
    );
\add_ln840_44_reg_2999_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_198,
      D => \add_ln840_44_reg_2999_reg[1]_0\(1),
      Q => add_ln840_44_reg_2999(1),
      R => '0'
    );
\add_ln840_47_fu_2647_p2__1_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln840_47_fu_2647_p2__1_carry_n_3\,
      CO(2) => \add_ln840_47_fu_2647_p2__1_carry_n_4\,
      CO(1) => \add_ln840_47_fu_2647_p2__1_carry_n_5\,
      CO(0) => \add_ln840_47_fu_2647_p2__1_carry_n_6\,
      CYINIT => '0',
      DI(3) => \add_ln840_47_fu_2647_p2__1_carry_i_1_n_3\,
      DI(2) => \add_ln840_47_fu_2647_p2__1_carry_i_2_n_3\,
      DI(1) => \add_ln840_47_fu_2647_p2__1_carry_i_3_n_3\,
      DI(0) => '0',
      O(3 downto 0) => add_ln840_47_fu_2647_p2(3 downto 0),
      S(3) => \add_ln840_47_fu_2647_p2__1_carry_i_4_n_3\,
      S(2) => \add_ln840_47_fu_2647_p2__1_carry_i_5_n_3\,
      S(1) => \add_ln840_47_fu_2647_p2__1_carry_i_6_n_3\,
      S(0) => \add_ln840_47_fu_2647_p2__1_carry_i_7_n_3\
    );
\add_ln840_47_fu_2647_p2__1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_47_fu_2647_p2__1_carry_n_3\,
      CO(3) => \NLW_add_ln840_47_fu_2647_p2__1_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \add_ln840_47_fu_2647_p2__1_carry__0_n_4\,
      CO(1) => \add_ln840_47_fu_2647_p2__1_carry__0_n_5\,
      CO(0) => \add_ln840_47_fu_2647_p2__1_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \add_ln840_47_fu_2647_p2__1_carry__0_i_1_n_3\,
      DI(0) => \add_ln840_47_fu_2647_p2__1_carry__0_i_2_n_3\,
      O(3 downto 0) => add_ln840_47_fu_2647_p2(7 downto 4),
      S(3) => \add_ln840_47_fu_2647_p2__1_carry__0_i_3_n_3\,
      S(2) => \add_ln840_47_fu_2647_p2__1_carry__0_i_4_n_3\,
      S(1) => \add_ln840_47_fu_2647_p2__1_carry__0_i_5_n_3\,
      S(0) => \add_ln840_47_fu_2647_p2__1_carry__0_i_6_n_3\
    );
\add_ln840_47_fu_2647_p2__1_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0208080808080808"
    )
        port map (
      I0 => \add_ln840_47_fu_2647_p2__1_carry__0_i_7_n_3\,
      I1 => add_ln840_47_reg_3048(4),
      I2 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I3 => add_ln840_47_reg_3048(3),
      I4 => \add_ln840_47_fu_2647_p2__1_carry_i_13_n_3\,
      I5 => add_ln840_47_reg_3048(2),
      O => \add_ln840_47_fu_2647_p2__1_carry__0_i_1_n_3\
    );
\add_ln840_47_fu_2647_p2__1_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"12220000"
    )
        port map (
      I0 => add_ln840_47_reg_3048(3),
      I1 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I2 => add_ln840_47_reg_3048(2),
      I3 => \add_ln840_47_fu_2647_p2__1_carry_i_13_n_3\,
      I4 => \add_ln840_47_fu_2647_p2__1_carry_i_12_n_3\,
      O => \add_ln840_47_fu_2647_p2__1_carry__0_i_2_n_3\
    );
\add_ln840_47_fu_2647_p2__1_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_47_reg_3048(6),
      I1 => add_ln840_47_reg_3048(5),
      I2 => add_ln840_47_reg_3048(4),
      I3 => \add_ln840_47_fu_2647_p2__1_carry__0_i_8_n_3\,
      I4 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I5 => add_ln840_47_reg_3048(7),
      O => \add_ln840_47_fu_2647_p2__1_carry__0_i_3_n_3\
    );
\add_ln840_47_fu_2647_p2__1_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \add_ln840_47_fu_2647_p2__1_carry__0_i_8_n_3\,
      I1 => add_ln840_47_reg_3048(4),
      I2 => add_ln840_47_reg_3048(5),
      I3 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I4 => add_ln840_47_reg_3048(6),
      O => \add_ln840_47_fu_2647_p2__1_carry__0_i_4_n_3\
    );
\add_ln840_47_fu_2647_p2__1_carry__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A306A60C"
    )
        port map (
      I0 => \add_ln840_47_fu_2647_p2__1_carry__0_i_7_n_3\,
      I1 => add_ln840_47_reg_3048(5),
      I2 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I3 => \add_ln840_47_fu_2647_p2__1_carry__0_i_8_n_3\,
      I4 => add_ln840_47_reg_3048(4),
      O => \add_ln840_47_fu_2647_p2__1_carry__0_i_5_n_3\
    );
\add_ln840_47_fu_2647_p2__1_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \add_ln840_47_fu_2647_p2__1_carry__0_i_2_n_3\,
      I1 => \add_ln840_47_fu_2647_p2__1_carry__0_i_8_n_3\,
      I2 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I3 => add_ln840_47_reg_3048(4),
      I4 => \add_ln840_47_fu_2647_p2__1_carry__0_i_7_n_3\,
      O => \add_ln840_47_fu_2647_p2__1_carry__0_i_6_n_3\
    );
\add_ln840_47_fu_2647_p2__1_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A880000000000000"
    )
        port map (
      I0 => \add_ln840_47_fu_2647_p2__1_carry_i_15_n_3\,
      I1 => add_ln840_41_reg_2989(1),
      I2 => add_ln840_44_reg_2999(1),
      I3 => add_ln840_37_reg_2984(1),
      I4 => add_ln840_37_reg_2984(2),
      I5 => add_ln840_41_reg_2989(2),
      O => \add_ln840_47_fu_2647_p2__1_carry__0_i_7_n_3\
    );
\add_ln840_47_fu_2647_p2__1_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A08080000000000"
    )
        port map (
      I0 => add_ln840_47_reg_3048(3),
      I1 => add_ln840_47_reg_3048(1),
      I2 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I3 => add_ln840_33_reg_2979(1),
      I4 => \add_ln840_47_fu_2647_p2__1_carry_i_8_n_3\,
      I5 => add_ln840_47_reg_3048(2),
      O => \add_ln840_47_fu_2647_p2__1_carry__0_i_8_n_3\
    );
\add_ln840_47_fu_2647_p2__1_carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C113F22000000000"
    )
        port map (
      I0 => add_ln840_47_reg_3048(1),
      I1 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I2 => add_ln840_33_reg_2979(1),
      I3 => \add_ln840_47_fu_2647_p2__1_carry_i_8_n_3\,
      I4 => add_ln840_47_reg_3048(2),
      I5 => \add_ln840_47_fu_2647_p2__1_carry_i_9_n_3\,
      O => \add_ln840_47_fu_2647_p2__1_carry_i_1_n_3\
    );
\add_ln840_47_fu_2647_p2__1_carry_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E81717E817E8E817"
    )
        port map (
      I0 => add_ln840_37_reg_2984(0),
      I1 => add_ln840_44_reg_2999(0),
      I2 => add_ln840_41_reg_2989(0),
      I3 => add_ln840_44_reg_2999(1),
      I4 => add_ln840_41_reg_2989(1),
      I5 => add_ln840_37_reg_2984(1),
      O => \add_ln840_47_fu_2647_p2__1_carry_i_10_n_3\
    );
\add_ln840_47_fu_2647_p2__1_carry_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I1 => add_ln840_47_reg_3048(0),
      I2 => xor_ln1019_91_reg_2974,
      I3 => add_ln840_33_reg_2979(0),
      O => \add_ln840_47_fu_2647_p2__1_carry_i_11_n_3\
    );
\add_ln840_47_fu_2647_p2__1_carry_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777E7EEEEEE8E888"
    )
        port map (
      I0 => add_ln840_41_reg_2989(2),
      I1 => add_ln840_37_reg_2984(2),
      I2 => add_ln840_37_reg_2984(1),
      I3 => add_ln840_44_reg_2999(1),
      I4 => add_ln840_41_reg_2989(1),
      I5 => \add_ln840_47_fu_2647_p2__1_carry_i_15_n_3\,
      O => \add_ln840_47_fu_2647_p2__1_carry_i_12_n_3\
    );
\add_ln840_47_fu_2647_p2__1_carry_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2323220F2202020"
    )
        port map (
      I0 => add_ln840_47_reg_3048(1),
      I1 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I2 => add_ln840_33_reg_2979(1),
      I3 => xor_ln1019_91_reg_2974,
      I4 => add_ln840_33_reg_2979(0),
      I5 => add_ln840_47_reg_3048(0),
      O => \add_ln840_47_fu_2647_p2__1_carry_i_13_n_3\
    );
\add_ln840_47_fu_2647_p2__1_carry_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888817E87777E817"
    )
        port map (
      I0 => xor_ln1019_91_reg_2974,
      I1 => add_ln840_33_reg_2979(0),
      I2 => add_ln840_47_reg_3048(0),
      I3 => add_ln840_47_reg_3048(1),
      I4 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I5 => add_ln840_33_reg_2979(1),
      O => \add_ln840_47_fu_2647_p2__1_carry_i_14_n_3\
    );
\add_ln840_47_fu_2647_p2__1_carry_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E80000E800E8E800"
    )
        port map (
      I0 => add_ln840_37_reg_2984(0),
      I1 => add_ln840_44_reg_2999(0),
      I2 => add_ln840_41_reg_2989(0),
      I3 => add_ln840_44_reg_2999(1),
      I4 => add_ln840_41_reg_2989(1),
      I5 => add_ln840_37_reg_2984(1),
      O => \add_ln840_47_fu_2647_p2__1_carry_i_15_n_3\
    );
\add_ln840_47_fu_2647_p2__1_carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59A60000FFFF59A6"
    )
        port map (
      I0 => \add_ln840_47_fu_2647_p2__1_carry_i_8_n_3\,
      I1 => add_ln840_47_reg_3048(1),
      I2 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I3 => add_ln840_33_reg_2979(1),
      I4 => add_ln840_42_reg_2994(1),
      I5 => \add_ln840_47_fu_2647_p2__1_carry_i_10_n_3\,
      O => \add_ln840_47_fu_2647_p2__1_carry_i_2_n_3\
    );
\add_ln840_47_fu_2647_p2__1_carry_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8EE8"
    )
        port map (
      I0 => add_ln840_42_reg_2994(0),
      I1 => \add_ln840_47_fu_2647_p2__1_carry_i_11_n_3\,
      I2 => add_ln840_41_reg_2989(0),
      I3 => add_ln840_44_reg_2999(0),
      I4 => add_ln840_37_reg_2984(0),
      O => \add_ln840_47_fu_2647_p2__1_carry_i_3_n_3\
    );
\add_ln840_47_fu_2647_p2__1_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666699966669666"
    )
        port map (
      I0 => \add_ln840_47_fu_2647_p2__1_carry_i_1_n_3\,
      I1 => \add_ln840_47_fu_2647_p2__1_carry_i_12_n_3\,
      I2 => \add_ln840_47_fu_2647_p2__1_carry_i_13_n_3\,
      I3 => add_ln840_47_reg_3048(2),
      I4 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I5 => add_ln840_47_reg_3048(3),
      O => \add_ln840_47_fu_2647_p2__1_carry_i_4_n_3\
    );
\add_ln840_47_fu_2647_p2__1_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \add_ln840_47_fu_2647_p2__1_carry_i_2_n_3\,
      I1 => \add_ln840_47_fu_2647_p2__1_carry_i_9_n_3\,
      I2 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I3 => add_ln840_47_reg_3048(2),
      I4 => \add_ln840_47_fu_2647_p2__1_carry_i_13_n_3\,
      O => \add_ln840_47_fu_2647_p2__1_carry_i_5_n_3\
    );
\add_ln840_47_fu_2647_p2__1_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln840_47_fu_2647_p2__1_carry_i_3_n_3\,
      I1 => add_ln840_42_reg_2994(1),
      I2 => \add_ln840_47_fu_2647_p2__1_carry_i_10_n_3\,
      I3 => \add_ln840_47_fu_2647_p2__1_carry_i_14_n_3\,
      O => \add_ln840_47_fu_2647_p2__1_carry_i_6_n_3\
    );
\add_ln840_47_fu_2647_p2__1_carry_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln840_42_reg_2994(0),
      I1 => \add_ln840_47_fu_2647_p2__1_carry_i_11_n_3\,
      I2 => add_ln840_41_reg_2989(0),
      I3 => add_ln840_44_reg_2999(0),
      I4 => add_ln840_37_reg_2984(0),
      O => \add_ln840_47_fu_2647_p2__1_carry_i_7_n_3\
    );
\add_ln840_47_fu_2647_p2__1_carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => add_ln840_47_reg_3048(0),
      I1 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I2 => add_ln840_33_reg_2979(0),
      I3 => xor_ln1019_91_reg_2974,
      O => \add_ln840_47_fu_2647_p2__1_carry_i_8_n_3\
    );
\add_ln840_47_fu_2647_p2__1_carry_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln840_47_fu_2647_p2__1_carry_i_15_n_3\,
      I1 => add_ln840_41_reg_2989(2),
      I2 => add_ln840_37_reg_2984(2),
      I3 => add_ln840_37_reg_2984(1),
      I4 => add_ln840_44_reg_2999(1),
      I5 => add_ln840_41_reg_2989(1),
      O => \add_ln840_47_fu_2647_p2__1_carry_i_9_n_3\
    );
\add_ln840_49_reg_3009_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_198,
      D => \add_ln840_49_reg_3009_reg[1]_0\(0),
      Q => add_ln840_49_reg_3009(0),
      R => '0'
    );
\add_ln840_49_reg_3009_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_198,
      D => \add_ln840_49_reg_3009_reg[1]_0\(1),
      Q => add_ln840_49_reg_3009(1),
      R => '0'
    );
\add_ln840_53_reg_3014_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_198,
      D => \add_ln840_53_reg_3014_reg[2]_0\(0),
      Q => add_ln840_53_reg_3014(0),
      R => '0'
    );
\add_ln840_53_reg_3014_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_198,
      D => \add_ln840_53_reg_3014_reg[2]_0\(1),
      Q => add_ln840_53_reg_3014(1),
      R => '0'
    );
\add_ln840_53_reg_3014_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_198,
      D => \add_ln840_53_reg_3014_reg[2]_0\(2),
      Q => add_ln840_53_reg_3014(2),
      R => '0'
    );
\add_ln840_57_reg_3019_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_198,
      D => \add_ln840_57_reg_3019_reg[2]_0\(0),
      Q => add_ln840_57_reg_3019(0),
      R => '0'
    );
\add_ln840_57_reg_3019_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_198,
      D => \add_ln840_57_reg_3019_reg[2]_0\(1),
      Q => add_ln840_57_reg_3019(1),
      R => '0'
    );
\add_ln840_57_reg_3019_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_198,
      D => \add_ln840_57_reg_3019_reg[2]_0\(2),
      Q => add_ln840_57_reg_3019(2),
      R => '0'
    );
\add_ln840_58_reg_3024_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_198,
      D => \add_ln840_58_reg_3024_reg[1]_0\(0),
      Q => add_ln840_58_reg_3024(0),
      R => '0'
    );
\add_ln840_58_reg_3024_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_198,
      D => \add_ln840_58_reg_3024_reg[1]_0\(1),
      Q => add_ln840_58_reg_3024(1),
      R => '0'
    );
\add_ln840_5_reg_2924_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_198,
      D => \add_ln840_5_reg_2924_reg[2]_0\(0),
      Q => add_ln840_5_reg_2924(0),
      R => '0'
    );
\add_ln840_5_reg_2924_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_198,
      D => \add_ln840_5_reg_2924_reg[2]_0\(1),
      Q => add_ln840_5_reg_2924(1),
      R => '0'
    );
\add_ln840_5_reg_2924_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_198,
      D => \add_ln840_5_reg_2924_reg[2]_0\(2),
      Q => add_ln840_5_reg_2924(2),
      R => '0'
    );
\add_ln840_60_reg_3029_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_198,
      D => \add_ln840_60_reg_3029_reg[1]_0\(0),
      Q => add_ln840_60_reg_3029(0),
      R => '0'
    );
\add_ln840_60_reg_3029_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_198,
      D => \add_ln840_60_reg_3029_reg[1]_0\(1),
      Q => add_ln840_60_reg_3029(1),
      R => '0'
    );
\add_ln840_63_fu_2709_p2__1_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln840_63_fu_2709_p2__1_carry_n_3\,
      CO(2) => \add_ln840_63_fu_2709_p2__1_carry_n_4\,
      CO(1) => \add_ln840_63_fu_2709_p2__1_carry_n_5\,
      CO(0) => \add_ln840_63_fu_2709_p2__1_carry_n_6\,
      CYINIT => '0',
      DI(3) => \add_ln840_63_fu_2709_p2__1_carry_i_1_n_3\,
      DI(2) => \add_ln840_63_fu_2709_p2__1_carry_i_2_n_3\,
      DI(1) => \add_ln840_63_fu_2709_p2__1_carry_i_3_n_3\,
      DI(0) => '0',
      O(3 downto 0) => add_ln840_63_fu_2709_p2(3 downto 0),
      S(3) => \add_ln840_63_fu_2709_p2__1_carry_i_4_n_3\,
      S(2) => \add_ln840_63_fu_2709_p2__1_carry_i_5_n_3\,
      S(1) => \add_ln840_63_fu_2709_p2__1_carry_i_6_n_3\,
      S(0) => \add_ln840_63_fu_2709_p2__1_carry_i_7_n_3\
    );
\add_ln840_63_fu_2709_p2__1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_63_fu_2709_p2__1_carry_n_3\,
      CO(3) => \NLW_add_ln840_63_fu_2709_p2__1_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \add_ln840_63_fu_2709_p2__1_carry__0_n_4\,
      CO(1) => \add_ln840_63_fu_2709_p2__1_carry__0_n_5\,
      CO(0) => \add_ln840_63_fu_2709_p2__1_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \add_ln840_63_fu_2709_p2__1_carry__0_i_1_n_3\,
      DI(0) => \add_ln840_63_fu_2709_p2__1_carry__0_i_2_n_3\,
      O(3 downto 0) => add_ln840_63_fu_2709_p2(7 downto 4),
      S(3) => \add_ln840_63_fu_2709_p2__1_carry__0_i_3_n_3\,
      S(2) => \add_ln840_63_fu_2709_p2__1_carry__0_i_4_n_3\,
      S(1) => \add_ln840_63_fu_2709_p2__1_carry__0_i_5_n_3\,
      S(0) => \add_ln840_63_fu_2709_p2__1_carry__0_i_6_n_3\
    );
\add_ln840_63_fu_2709_p2__1_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808020808080808"
    )
        port map (
      I0 => \add_ln840_63_fu_2709_p2__1_carry__0_i_7_n_3\,
      I1 => add_ln840_63_reg_3053(4),
      I2 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I3 => add_ln840_63_reg_3053(3),
      I4 => \add_ln840_63_fu_2709_p2__1_carry_i_13_n_3\,
      I5 => add_ln840_63_reg_3053(2),
      O => \add_ln840_63_fu_2709_p2__1_carry__0_i_1_n_3\
    );
\add_ln840_63_fu_2709_p2__1_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22120000"
    )
        port map (
      I0 => add_ln840_63_reg_3053(3),
      I1 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I2 => add_ln840_63_reg_3053(2),
      I3 => \add_ln840_63_fu_2709_p2__1_carry_i_13_n_3\,
      I4 => \add_ln840_63_fu_2709_p2__1_carry_i_12_n_3\,
      O => \add_ln840_63_fu_2709_p2__1_carry__0_i_2_n_3\
    );
\add_ln840_63_fu_2709_p2__1_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_63_reg_3053(6),
      I1 => add_ln840_63_reg_3053(5),
      I2 => add_ln840_63_reg_3053(4),
      I3 => \add_ln840_63_fu_2709_p2__1_carry__0_i_8_n_3\,
      I4 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I5 => add_ln840_63_reg_3053(7),
      O => \add_ln840_63_fu_2709_p2__1_carry__0_i_3_n_3\
    );
\add_ln840_63_fu_2709_p2__1_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \add_ln840_63_fu_2709_p2__1_carry__0_i_8_n_3\,
      I1 => add_ln840_63_reg_3053(4),
      I2 => add_ln840_63_reg_3053(5),
      I3 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I4 => add_ln840_63_reg_3053(6),
      O => \add_ln840_63_fu_2709_p2__1_carry__0_i_4_n_3\
    );
\add_ln840_63_fu_2709_p2__1_carry__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A306A60C"
    )
        port map (
      I0 => \add_ln840_63_fu_2709_p2__1_carry__0_i_7_n_3\,
      I1 => add_ln840_63_reg_3053(5),
      I2 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I3 => \add_ln840_63_fu_2709_p2__1_carry__0_i_8_n_3\,
      I4 => add_ln840_63_reg_3053(4),
      O => \add_ln840_63_fu_2709_p2__1_carry__0_i_5_n_3\
    );
\add_ln840_63_fu_2709_p2__1_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \add_ln840_63_fu_2709_p2__1_carry__0_i_2_n_3\,
      I1 => \add_ln840_63_fu_2709_p2__1_carry__0_i_8_n_3\,
      I2 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I3 => add_ln840_63_reg_3053(4),
      I4 => \add_ln840_63_fu_2709_p2__1_carry__0_i_7_n_3\,
      O => \add_ln840_63_fu_2709_p2__1_carry__0_i_6_n_3\
    );
\add_ln840_63_fu_2709_p2__1_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A880000000000000"
    )
        port map (
      I0 => \add_ln840_63_fu_2709_p2__1_carry_i_15_n_3\,
      I1 => add_ln840_57_reg_3019(1),
      I2 => add_ln840_60_reg_3029(1),
      I3 => add_ln840_53_reg_3014(1),
      I4 => add_ln840_53_reg_3014(2),
      I5 => add_ln840_57_reg_3019(2),
      O => \add_ln840_63_fu_2709_p2__1_carry__0_i_7_n_3\
    );
\add_ln840_63_fu_2709_p2__1_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A08080000000000"
    )
        port map (
      I0 => add_ln840_63_reg_3053(3),
      I1 => add_ln840_63_reg_3053(1),
      I2 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I3 => add_ln840_49_reg_3009(1),
      I4 => \add_ln840_63_fu_2709_p2__1_carry_i_8_n_3\,
      I5 => add_ln840_63_reg_3053(2),
      O => \add_ln840_63_fu_2709_p2__1_carry__0_i_8_n_3\
    );
\add_ln840_63_fu_2709_p2__1_carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C113F220"
    )
        port map (
      I0 => add_ln840_63_reg_3053(1),
      I1 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I2 => add_ln840_49_reg_3009(1),
      I3 => \add_ln840_63_fu_2709_p2__1_carry_i_8_n_3\,
      I4 => add_ln840_63_reg_3053(2),
      I5 => \add_ln840_63_fu_2709_p2__1_carry_i_9_n_3\,
      O => \add_ln840_63_fu_2709_p2__1_carry_i_1_n_3\
    );
\add_ln840_63_fu_2709_p2__1_carry_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E81717E817E8E817"
    )
        port map (
      I0 => add_ln840_53_reg_3014(0),
      I1 => add_ln840_60_reg_3029(0),
      I2 => add_ln840_57_reg_3019(0),
      I3 => add_ln840_60_reg_3029(1),
      I4 => add_ln840_57_reg_3019(1),
      I5 => add_ln840_53_reg_3014(1),
      O => \add_ln840_63_fu_2709_p2__1_carry_i_10_n_3\
    );
\add_ln840_63_fu_2709_p2__1_carry_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I1 => add_ln840_63_reg_3053(0),
      I2 => xor_ln1019_123_reg_3004,
      I3 => add_ln840_49_reg_3009(0),
      O => \add_ln840_63_fu_2709_p2__1_carry_i_11_n_3\
    );
\add_ln840_63_fu_2709_p2__1_carry_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777E7EEEEEE8E888"
    )
        port map (
      I0 => add_ln840_57_reg_3019(2),
      I1 => add_ln840_53_reg_3014(2),
      I2 => add_ln840_53_reg_3014(1),
      I3 => add_ln840_60_reg_3029(1),
      I4 => add_ln840_57_reg_3019(1),
      I5 => \add_ln840_63_fu_2709_p2__1_carry_i_15_n_3\,
      O => \add_ln840_63_fu_2709_p2__1_carry_i_12_n_3\
    );
\add_ln840_63_fu_2709_p2__1_carry_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DCDCDDF0DDFDFDF"
    )
        port map (
      I0 => add_ln840_63_reg_3053(1),
      I1 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I2 => add_ln840_49_reg_3009(1),
      I3 => xor_ln1019_123_reg_3004,
      I4 => add_ln840_49_reg_3009(0),
      I5 => add_ln840_63_reg_3053(0),
      O => \add_ln840_63_fu_2709_p2__1_carry_i_13_n_3\
    );
\add_ln840_63_fu_2709_p2__1_carry_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888817E87777E817"
    )
        port map (
      I0 => xor_ln1019_123_reg_3004,
      I1 => add_ln840_49_reg_3009(0),
      I2 => add_ln840_63_reg_3053(0),
      I3 => add_ln840_63_reg_3053(1),
      I4 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I5 => add_ln840_49_reg_3009(1),
      O => \add_ln840_63_fu_2709_p2__1_carry_i_14_n_3\
    );
\add_ln840_63_fu_2709_p2__1_carry_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E80000E800E8E800"
    )
        port map (
      I0 => add_ln840_53_reg_3014(0),
      I1 => add_ln840_60_reg_3029(0),
      I2 => add_ln840_57_reg_3019(0),
      I3 => add_ln840_60_reg_3029(1),
      I4 => add_ln840_57_reg_3019(1),
      I5 => add_ln840_53_reg_3014(1),
      O => \add_ln840_63_fu_2709_p2__1_carry_i_15_n_3\
    );
\add_ln840_63_fu_2709_p2__1_carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59A60000FFFF59A6"
    )
        port map (
      I0 => \add_ln840_63_fu_2709_p2__1_carry_i_8_n_3\,
      I1 => add_ln840_63_reg_3053(1),
      I2 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I3 => add_ln840_49_reg_3009(1),
      I4 => add_ln840_58_reg_3024(1),
      I5 => \add_ln840_63_fu_2709_p2__1_carry_i_10_n_3\,
      O => \add_ln840_63_fu_2709_p2__1_carry_i_2_n_3\
    );
\add_ln840_63_fu_2709_p2__1_carry_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8EE8"
    )
        port map (
      I0 => add_ln840_58_reg_3024(0),
      I1 => \add_ln840_63_fu_2709_p2__1_carry_i_11_n_3\,
      I2 => add_ln840_57_reg_3019(0),
      I3 => add_ln840_60_reg_3029(0),
      I4 => add_ln840_53_reg_3014(0),
      O => \add_ln840_63_fu_2709_p2__1_carry_i_3_n_3\
    );
\add_ln840_63_fu_2709_p2__1_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666969966666966"
    )
        port map (
      I0 => \add_ln840_63_fu_2709_p2__1_carry_i_1_n_3\,
      I1 => \add_ln840_63_fu_2709_p2__1_carry_i_12_n_3\,
      I2 => \add_ln840_63_fu_2709_p2__1_carry_i_13_n_3\,
      I3 => add_ln840_63_reg_3053(2),
      I4 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I5 => add_ln840_63_reg_3053(3),
      O => \add_ln840_63_fu_2709_p2__1_carry_i_4_n_3\
    );
\add_ln840_63_fu_2709_p2__1_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \add_ln840_63_fu_2709_p2__1_carry_i_2_n_3\,
      I1 => \add_ln840_63_fu_2709_p2__1_carry_i_9_n_3\,
      I2 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I3 => add_ln840_63_reg_3053(2),
      I4 => \add_ln840_63_fu_2709_p2__1_carry_i_13_n_3\,
      O => \add_ln840_63_fu_2709_p2__1_carry_i_5_n_3\
    );
\add_ln840_63_fu_2709_p2__1_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln840_63_fu_2709_p2__1_carry_i_3_n_3\,
      I1 => add_ln840_58_reg_3024(1),
      I2 => \add_ln840_63_fu_2709_p2__1_carry_i_10_n_3\,
      I3 => \add_ln840_63_fu_2709_p2__1_carry_i_14_n_3\,
      O => \add_ln840_63_fu_2709_p2__1_carry_i_6_n_3\
    );
\add_ln840_63_fu_2709_p2__1_carry_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln840_58_reg_3024(0),
      I1 => \add_ln840_63_fu_2709_p2__1_carry_i_11_n_3\,
      I2 => add_ln840_57_reg_3019(0),
      I3 => add_ln840_60_reg_3029(0),
      I4 => add_ln840_53_reg_3014(0),
      O => \add_ln840_63_fu_2709_p2__1_carry_i_7_n_3\
    );
\add_ln840_63_fu_2709_p2__1_carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => add_ln840_63_reg_3053(0),
      I1 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I2 => add_ln840_49_reg_3009(0),
      I3 => xor_ln1019_123_reg_3004,
      O => \add_ln840_63_fu_2709_p2__1_carry_i_8_n_3\
    );
\add_ln840_63_fu_2709_p2__1_carry_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A995566A566AA995"
    )
        port map (
      I0 => \add_ln840_63_fu_2709_p2__1_carry_i_15_n_3\,
      I1 => add_ln840_57_reg_3019(1),
      I2 => add_ln840_60_reg_3029(1),
      I3 => add_ln840_53_reg_3014(1),
      I4 => add_ln840_53_reg_3014(2),
      I5 => add_ln840_57_reg_3019(2),
      O => \add_ln840_63_fu_2709_p2__1_carry_i_9_n_3\
    );
\add_ln840_9_reg_2929_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_198,
      D => \add_ln840_9_reg_2929_reg[2]_0\(0),
      Q => add_ln840_9_reg_2929(0),
      R => '0'
    );
\add_ln840_9_reg_2929_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_198,
      D => \add_ln840_9_reg_2929_reg[2]_0\(1),
      Q => add_ln840_9_reg_2929(1),
      R => '0'
    );
\add_ln840_9_reg_2929_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_198,
      D => \add_ln840_9_reg_2929_reg[2]_0\(2),
      Q => add_ln840_9_reg_2929(2),
      R => '0'
    );
\ap_CS_iter1_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_iter1_fsm(1),
      Q => ap_CS_iter1_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_iter2_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAAEAAAEAA"
    )
        port map (
      I0 => ap_CS_iter1_fsm_state2,
      I1 => ap_CS_iter2_fsm_state3,
      I2 => icmp_ln249_reg_2894_pp0_iter1_reg,
      I3 => icmp_ln290_reg_3034_pp0_iter1_reg,
      I4 => Q(2),
      I5 => out_V_TREADY_int_regslice,
      O => ap_NS_iter2_fsm(1)
    );
\ap_CS_iter2_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_iter2_fsm(1),
      Q => ap_CS_iter2_fsm_state3,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_2029,
      D => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter2_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EE20"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter2_reg,
      I1 => p_ZL7threshs_0_ce0,
      I2 => ap_loop_exit_ready_pp0_iter2_reg_i_2_n_3,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      O => ap_loop_exit_ready_pp0_iter2_reg_i_1_n_3
    );
ap_loop_exit_ready_pp0_iter2_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0070FFFF"
    )
        port map (
      I0 => out_V_TREADY_int_regslice,
      I1 => Q(2),
      I2 => icmp_ln290_reg_3034_pp0_iter1_reg,
      I3 => icmp_ln249_reg_2894_pp0_iter1_reg,
      I4 => ap_CS_iter2_fsm_state3,
      O => ap_loop_exit_ready_pp0_iter2_reg_i_2_n_3
    );
ap_loop_exit_ready_pp0_iter2_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_exit_ready_pp0_iter2_reg_i_1_n_3,
      Q => ap_loop_exit_ready_pp0_iter2_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.top_StreamingDataflowPartition_1_0_MatrixVectorActivation_1_flow_control_loop_pipe_sequential_init
     port map (
      \B_V_data_1_payload_B_reg[13]\ => \B_V_data_1_payload_B_reg[13]\,
      B_V_data_1_sel => B_V_data_1_sel,
      B_V_data_1_sel_rd_reg => B_V_data_1_sel_rd_reg,
      \B_V_data_1_state_reg[0]\(0) => ap_condition_2029,
      D(6) => flow_control_loop_pipe_sequential_init_U_n_3,
      D(5) => flow_control_loop_pipe_sequential_init_U_n_4,
      D(4) => flow_control_loop_pipe_sequential_init_U_n_5,
      D(3) => flow_control_loop_pipe_sequential_init_U_n_6,
      D(2) => flow_control_loop_pipe_sequential_init_U_n_7,
      D(1) => flow_control_loop_pipe_sequential_init_U_n_8,
      D(0) => flow_control_loop_pipe_sequential_init_U_n_9,
      E(0) => sf_fu_194,
      Q(2 downto 0) => Q(2 downto 0),
      S(0) => flow_control_loop_pipe_sequential_init_U_n_110,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_16,
      \add_ln840_12_reg_2939[1]_i_3\(15 downto 0) => inputBuf_V_1_fu_222(15 downto 0),
      \add_ln840_12_reg_2939[1]_i_3_0\(15 downto 0) => inputBuf_V_2_fu_226(15 downto 0),
      \add_ln840_12_reg_2939[1]_i_3_1\(15 downto 0) => inputBuf_V_fu_218(15 downto 0),
      \add_ln840_12_reg_2939[1]_i_3_2\(15 downto 0) => inputBuf_V_3_fu_230(15 downto 0),
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      \ap_CS_fsm_reg[2]\(1 downto 0) => D(1 downto 0),
      \ap_CS_fsm_reg[2]_0\ => \ap_CS_fsm_reg[2]\,
      \ap_CS_fsm_reg[2]_1\ => \ap_CS_fsm_reg[2]_0\,
      \ap_CS_fsm_reg[3]\(0) => \ap_CS_fsm_reg[3]\(0),
      ap_CS_iter1_fsm_state2 => ap_CS_iter1_fsm_state2,
      ap_CS_iter2_fsm_state3 => ap_CS_iter2_fsm_state3,
      ap_NS_iter1_fsm(0) => ap_NS_iter1_fsm(1),
      ap_clk => ap_clk,
      ap_loop_exit_ready_pp0_iter2_reg => ap_loop_exit_ready_pp0_iter2_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \ap_sig_allocacmp_nf_2__0\(27 downto 0) => \ap_sig_allocacmp_nf_2__0\(31 downto 4),
      grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_ready => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_ready,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg_reg => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg_reg,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg_reg_0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg_reg_0,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg_reg_1(0) => nf_1_fu_234,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg_reg_2(0) => i_fu_198,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg_reg_3(0) => sf_2_fu_2375_p2(0),
      grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg_reg_4(0) => nf_fu_2392_p2(0),
      \i_fu_198_reg[4]\ => \i_fu_198_reg[4]_0\,
      \i_fu_198_reg[6]\(6) => \i_fu_198_reg_n_3_[6]\,
      \i_fu_198_reg[6]\(5) => \i_fu_198_reg_n_3_[5]\,
      \i_fu_198_reg[6]\(4) => \i_fu_198_reg_n_3_[4]\,
      \i_fu_198_reg[6]\(3) => \i_fu_198_reg_n_3_[3]\,
      \i_fu_198_reg[6]\(2) => \i_fu_198_reg_n_3_[2]\,
      \i_fu_198_reg[6]\(1) => \i_fu_198_reg_n_3_[1]\,
      \i_fu_198_reg[6]\(0) => \i_fu_198_reg_n_3_[0]\,
      icmp_ln249_fu_352_p2 => icmp_ln249_fu_352_p2,
      icmp_ln249_reg_2894_pp0_iter1_reg => icmp_ln249_reg_2894_pp0_iter1_reg,
      \icmp_ln272_reg_2906_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_21,
      \icmp_ln272_reg_2906_reg[0]_0\(31) => \sf_fu_194_reg_n_3_[31]\,
      \icmp_ln272_reg_2906_reg[0]_0\(30) => \sf_fu_194_reg_n_3_[30]\,
      \icmp_ln272_reg_2906_reg[0]_0\(29) => \sf_fu_194_reg_n_3_[29]\,
      \icmp_ln272_reg_2906_reg[0]_0\(28) => \sf_fu_194_reg_n_3_[28]\,
      \icmp_ln272_reg_2906_reg[0]_0\(27) => \sf_fu_194_reg_n_3_[27]\,
      \icmp_ln272_reg_2906_reg[0]_0\(26) => \sf_fu_194_reg_n_3_[26]\,
      \icmp_ln272_reg_2906_reg[0]_0\(25) => \sf_fu_194_reg_n_3_[25]\,
      \icmp_ln272_reg_2906_reg[0]_0\(24) => \sf_fu_194_reg_n_3_[24]\,
      \icmp_ln272_reg_2906_reg[0]_0\(23) => \sf_fu_194_reg_n_3_[23]\,
      \icmp_ln272_reg_2906_reg[0]_0\(22) => \sf_fu_194_reg_n_3_[22]\,
      \icmp_ln272_reg_2906_reg[0]_0\(21) => \sf_fu_194_reg_n_3_[21]\,
      \icmp_ln272_reg_2906_reg[0]_0\(20) => \sf_fu_194_reg_n_3_[20]\,
      \icmp_ln272_reg_2906_reg[0]_0\(19) => \sf_fu_194_reg_n_3_[19]\,
      \icmp_ln272_reg_2906_reg[0]_0\(18) => \sf_fu_194_reg_n_3_[18]\,
      \icmp_ln272_reg_2906_reg[0]_0\(17) => \sf_fu_194_reg_n_3_[17]\,
      \icmp_ln272_reg_2906_reg[0]_0\(16) => \sf_fu_194_reg_n_3_[16]\,
      \icmp_ln272_reg_2906_reg[0]_0\(15) => \sf_fu_194_reg_n_3_[15]\,
      \icmp_ln272_reg_2906_reg[0]_0\(14) => \sf_fu_194_reg_n_3_[14]\,
      \icmp_ln272_reg_2906_reg[0]_0\(13) => \sf_fu_194_reg_n_3_[13]\,
      \icmp_ln272_reg_2906_reg[0]_0\(12) => \sf_fu_194_reg_n_3_[12]\,
      \icmp_ln272_reg_2906_reg[0]_0\(11) => \sf_fu_194_reg_n_3_[11]\,
      \icmp_ln272_reg_2906_reg[0]_0\(10) => \sf_fu_194_reg_n_3_[10]\,
      \icmp_ln272_reg_2906_reg[0]_0\(9) => \sf_fu_194_reg_n_3_[9]\,
      \icmp_ln272_reg_2906_reg[0]_0\(8) => \sf_fu_194_reg_n_3_[8]\,
      \icmp_ln272_reg_2906_reg[0]_0\(7) => \sf_fu_194_reg_n_3_[7]\,
      \icmp_ln272_reg_2906_reg[0]_0\(6) => \sf_fu_194_reg_n_3_[6]\,
      \icmp_ln272_reg_2906_reg[0]_0\(5) => \sf_fu_194_reg_n_3_[5]\,
      \icmp_ln272_reg_2906_reg[0]_0\(4) => \sf_fu_194_reg_n_3_[4]\,
      \icmp_ln272_reg_2906_reg[0]_0\(3) => \sf_fu_194_reg_n_3_[3]\,
      \icmp_ln272_reg_2906_reg[0]_0\(2) => \sf_fu_194_reg_n_3_[2]\,
      \icmp_ln272_reg_2906_reg[0]_0\(1) => \sf_fu_194_reg_n_3_[1]\,
      \icmp_ln272_reg_2906_reg[0]_0\(0) => \sf_fu_194_reg_n_3_[0]\,
      \icmp_ln272_reg_2906_reg[0]_1\ => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      icmp_ln290_fu_2381_p2 => icmp_ln290_fu_2381_p2,
      icmp_ln290_reg_3034_pp0_iter1_reg => icmp_ln290_reg_3034_pp0_iter1_reg,
      \icmp_ln290_reg_3034_reg[0]\ => \icmp_ln290_reg_3034[0]_i_7_n_3\,
      \icmp_ln290_reg_3034_reg[0]_0\(2) => sf_2_fu_2375_p2(5),
      \icmp_ln290_reg_3034_reg[0]_0\(1 downto 0) => sf_2_fu_2375_p2(2 downto 1),
      \icmp_ln290_reg_3034_reg[0]_1\ => \icmp_ln290_reg_3034[0]_i_4_n_3\,
      \icmp_ln290_reg_3034_reg[0]_2\ => \icmp_ln290_reg_3034[0]_i_5_n_3\,
      \icmp_ln290_reg_3034_reg[0]_3\ => \icmp_ln290_reg_3034[0]_i_6_n_3\,
      in0_V_TVALID_int_regslice => in0_V_TVALID_int_regslice,
      \inputBuf_V_3_fu_230_reg[0]\ => \inputBuf_V_3_fu_230_reg[0]_0\,
      \inputBuf_V_3_fu_230_reg[10]\ => \inputBuf_V_3_fu_230_reg[10]_0\,
      \inputBuf_V_3_fu_230_reg[11]\ => \inputBuf_V_3_fu_230_reg[11]_0\,
      \inputBuf_V_3_fu_230_reg[12]\ => \inputBuf_V_3_fu_230_reg[12]_0\,
      \inputBuf_V_3_fu_230_reg[14]\ => \inputBuf_V_3_fu_230_reg[14]_0\,
      \inputBuf_V_3_fu_230_reg[15]\ => \inputBuf_V_3_fu_230_reg[15]_0\,
      \inputBuf_V_3_fu_230_reg[1]\ => \inputBuf_V_3_fu_230_reg[1]_0\,
      \inputBuf_V_3_fu_230_reg[2]\ => \inputBuf_V_3_fu_230_reg[2]_0\,
      \inputBuf_V_3_fu_230_reg[3]\ => \inputBuf_V_3_fu_230_reg[3]_0\,
      \inputBuf_V_3_fu_230_reg[4]\ => \inputBuf_V_3_fu_230_reg[4]_0\,
      \inputBuf_V_3_fu_230_reg[5]\ => \inputBuf_V_3_fu_230_reg[5]_0\,
      \inputBuf_V_3_fu_230_reg[6]\ => \inputBuf_V_3_fu_230_reg[6]_0\,
      \inputBuf_V_3_fu_230_reg[7]\ => \inputBuf_V_3_fu_230_reg[7]_0\,
      \inputBuf_V_3_fu_230_reg[8]\ => \inputBuf_V_3_fu_230_reg[8]_0\,
      \inputBuf_V_3_fu_230_reg[9]\ => \inputBuf_V_3_fu_230_reg[9]_0\,
      \nf_1_fu_234[31]_i_2_0\ => \nf_1_fu_234[31]_i_7_n_3\,
      \nf_1_fu_234[31]_i_2_1\(2) => nf_fu_2392_p2(20),
      \nf_1_fu_234[31]_i_2_1\(1) => nf_fu_2392_p2(11),
      \nf_1_fu_234[31]_i_2_1\(0) => nf_fu_2392_p2(1),
      \nf_1_fu_234_reg[0]\ => \nf_1_fu_234[31]_i_4_n_3\,
      \nf_1_fu_234_reg[0]_0\ => \nf_1_fu_234[31]_i_5_n_3\,
      \nf_1_fu_234_reg[0]_1\ => \nf_1_fu_234[31]_i_6_n_3\,
      \nf_1_fu_234_reg[31]\(31) => \nf_1_fu_234_reg_n_3_[31]\,
      \nf_1_fu_234_reg[31]\(30) => \nf_1_fu_234_reg_n_3_[30]\,
      \nf_1_fu_234_reg[31]\(29) => \nf_1_fu_234_reg_n_3_[29]\,
      \nf_1_fu_234_reg[31]\(28) => \nf_1_fu_234_reg_n_3_[28]\,
      \nf_1_fu_234_reg[31]\(27) => \nf_1_fu_234_reg_n_3_[27]\,
      \nf_1_fu_234_reg[31]\(26) => \nf_1_fu_234_reg_n_3_[26]\,
      \nf_1_fu_234_reg[31]\(25) => \nf_1_fu_234_reg_n_3_[25]\,
      \nf_1_fu_234_reg[31]\(24) => \nf_1_fu_234_reg_n_3_[24]\,
      \nf_1_fu_234_reg[31]\(23) => \nf_1_fu_234_reg_n_3_[23]\,
      \nf_1_fu_234_reg[31]\(22) => \nf_1_fu_234_reg_n_3_[22]\,
      \nf_1_fu_234_reg[31]\(21) => \nf_1_fu_234_reg_n_3_[21]\,
      \nf_1_fu_234_reg[31]\(20) => \nf_1_fu_234_reg_n_3_[20]\,
      \nf_1_fu_234_reg[31]\(19) => \nf_1_fu_234_reg_n_3_[19]\,
      \nf_1_fu_234_reg[31]\(18) => \nf_1_fu_234_reg_n_3_[18]\,
      \nf_1_fu_234_reg[31]\(17) => \nf_1_fu_234_reg_n_3_[17]\,
      \nf_1_fu_234_reg[31]\(16) => \nf_1_fu_234_reg_n_3_[16]\,
      \nf_1_fu_234_reg[31]\(15) => \nf_1_fu_234_reg_n_3_[15]\,
      \nf_1_fu_234_reg[31]\(14) => \nf_1_fu_234_reg_n_3_[14]\,
      \nf_1_fu_234_reg[31]\(13) => \nf_1_fu_234_reg_n_3_[13]\,
      \nf_1_fu_234_reg[31]\(12) => \nf_1_fu_234_reg_n_3_[12]\,
      \nf_1_fu_234_reg[31]\(11) => \nf_1_fu_234_reg_n_3_[11]\,
      \nf_1_fu_234_reg[31]\(10) => \nf_1_fu_234_reg_n_3_[10]\,
      \nf_1_fu_234_reg[31]\(9) => \nf_1_fu_234_reg_n_3_[9]\,
      \nf_1_fu_234_reg[31]\(8) => \nf_1_fu_234_reg_n_3_[8]\,
      \nf_1_fu_234_reg[31]\(7) => \nf_1_fu_234_reg_n_3_[7]\,
      \nf_1_fu_234_reg[31]\(6) => \nf_1_fu_234_reg_n_3_[6]\,
      \nf_1_fu_234_reg[31]\(5) => \nf_1_fu_234_reg_n_3_[5]\,
      \nf_1_fu_234_reg[31]\(4) => \nf_1_fu_234_reg_n_3_[4]\,
      \nf_1_fu_234_reg[31]\(3) => \nf_1_fu_234_reg_n_3_[3]\,
      \nf_1_fu_234_reg[31]\(2) => \nf_1_fu_234_reg_n_3_[2]\,
      \nf_1_fu_234_reg[31]\(1) => \nf_1_fu_234_reg_n_3_[1]\,
      \nf_1_fu_234_reg[31]\(0) => \nf_1_fu_234_reg_n_3_[0]\,
      \nf_1_fu_234_reg[3]\(3 downto 0) => ap_sig_allocacmp_nf_2(3 downto 0),
      \nf_1_fu_234_reg[3]_0\(2) => flow_control_loop_pipe_sequential_init_U_n_111,
      \nf_1_fu_234_reg[3]_0\(1) => flow_control_loop_pipe_sequential_init_U_n_112,
      \nf_1_fu_234_reg[3]_0\(0) => flow_control_loop_pipe_sequential_init_U_n_113,
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice,
      \sf_fu_194_reg[0]\(0) => inputBuf_V_3_fu_2300,
      \sf_fu_194_reg[0]_0\(0) => inputBuf_V_2_fu_2260,
      \sf_fu_194_reg[1]\(0) => inputBuf_V_1_fu_2220,
      \sf_fu_194_reg[1]_0\(0) => inputBuf_V_fu_2180,
      \sf_fu_194_reg[31]\(30 downto 1) => ap_sig_allocacmp_sf_1(31 downto 2),
      \sf_fu_194_reg[31]\(0) => ap_sig_allocacmp_sf_1(0),
      weights_V_TVALID_int_regslice => weights_V_TVALID_int_regslice,
      \xor_ln1019_123_reg_3004_reg[0]\(0) => \xor_ln1019_123_reg_3004_reg[0]_0\(0),
      \xor_ln1019_123_reg_3004_reg[0]_0\(0) => \xor_ln1019_123_reg_3004_reg[0]_1\(0)
    );
\i_fu_198_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_198,
      D => flow_control_loop_pipe_sequential_init_U_n_9,
      Q => \i_fu_198_reg_n_3_[0]\,
      R => '0'
    );
\i_fu_198_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_198,
      D => flow_control_loop_pipe_sequential_init_U_n_8,
      Q => \i_fu_198_reg_n_3_[1]\,
      R => '0'
    );
\i_fu_198_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_198,
      D => flow_control_loop_pipe_sequential_init_U_n_7,
      Q => \i_fu_198_reg_n_3_[2]\,
      R => '0'
    );
\i_fu_198_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_198,
      D => flow_control_loop_pipe_sequential_init_U_n_6,
      Q => \i_fu_198_reg_n_3_[3]\,
      R => '0'
    );
\i_fu_198_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_198,
      D => flow_control_loop_pipe_sequential_init_U_n_5,
      Q => \i_fu_198_reg_n_3_[4]\,
      R => '0'
    );
\i_fu_198_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_198,
      D => flow_control_loop_pipe_sequential_init_U_n_4,
      Q => \i_fu_198_reg_n_3_[5]\,
      R => '0'
    );
\i_fu_198_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_198,
      D => flow_control_loop_pipe_sequential_init_U_n_3,
      Q => \i_fu_198_reg_n_3_[6]\,
      R => '0'
    );
icmp_ln1039_1_fu_2761_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1039_1_fu_2761_p2,
      CO(2) => icmp_ln1039_1_fu_2761_p2_carry_n_4,
      CO(1) => icmp_ln1039_1_fu_2761_p2_carry_n_5,
      CO(0) => icmp_ln1039_1_fu_2761_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => add_ln840_31_reg_3043(7),
      DI(2) => p_ZL7threshs_1_U_n_6,
      DI(1) => p_ZL7threshs_1_U_n_7,
      DI(0) => p_ZL7threshs_1_U_n_8,
      O(3 downto 0) => NLW_icmp_ln1039_1_fu_2761_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1039_1_fu_2761_p2_carry_i_4_n_3,
      S(2) => p_ZL7threshs_1_U_n_3,
      S(1) => p_ZL7threshs_1_U_n_4,
      S(0) => p_ZL7threshs_1_U_n_5
    );
\icmp_ln1039_1_fu_2761_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1039_1_fu_2761_p2,
      CO(3 downto 0) => \NLW_icmp_ln1039_1_fu_2761_p2_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_icmp_ln1039_1_fu_2761_p2_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_i_i_i3_3_15132_fu_214_reg[7]_0\(1),
      S(3 downto 0) => B"0001"
    );
icmp_ln1039_1_fu_2761_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_31_reg_3043(7),
      I1 => add_ln840_31_reg_3043(6),
      O => icmp_ln1039_1_fu_2761_p2_carry_i_4_n_3
    );
icmp_ln1039_2_fu_2776_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1039_2_fu_2776_p2,
      CO(2) => icmp_ln1039_2_fu_2776_p2_carry_n_4,
      CO(1) => icmp_ln1039_2_fu_2776_p2_carry_n_5,
      CO(0) => icmp_ln1039_2_fu_2776_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => add_ln840_47_reg_3048(7),
      DI(2) => p_ZL7threshs_2_U_n_6,
      DI(1) => p_ZL7threshs_2_U_n_7,
      DI(0) => p_ZL7threshs_2_U_n_8,
      O(3 downto 0) => NLW_icmp_ln1039_2_fu_2776_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1039_2_fu_2776_p2_carry_i_4_n_3,
      S(2) => p_ZL7threshs_2_U_n_3,
      S(1) => p_ZL7threshs_2_U_n_4,
      S(0) => p_ZL7threshs_2_U_n_5
    );
\icmp_ln1039_2_fu_2776_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1039_2_fu_2776_p2,
      CO(3 downto 0) => \NLW_icmp_ln1039_2_fu_2776_p2_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_icmp_ln1039_2_fu_2776_p2_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_i_i_i3_3_15132_fu_214_reg[7]_0\(2),
      S(3 downto 0) => B"0001"
    );
icmp_ln1039_2_fu_2776_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_47_reg_3048(7),
      I1 => add_ln840_47_reg_3048(6),
      O => icmp_ln1039_2_fu_2776_p2_carry_i_4_n_3
    );
icmp_ln1039_3_fu_2791_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1039_3_fu_2791_p2,
      CO(2) => icmp_ln1039_3_fu_2791_p2_carry_n_4,
      CO(1) => icmp_ln1039_3_fu_2791_p2_carry_n_5,
      CO(0) => icmp_ln1039_3_fu_2791_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => add_ln840_63_reg_3053(7),
      DI(2) => p_ZL7threshs_3_U_n_7,
      DI(1) => p_ZL7threshs_3_U_n_8,
      DI(0) => p_ZL7threshs_3_U_n_9,
      O(3 downto 0) => NLW_icmp_ln1039_3_fu_2791_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1039_3_fu_2791_p2_carry_i_4_n_3,
      S(2) => p_ZL7threshs_3_U_n_4,
      S(1) => p_ZL7threshs_3_U_n_5,
      S(0) => p_ZL7threshs_3_U_n_6
    );
\icmp_ln1039_3_fu_2791_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1039_3_fu_2791_p2,
      CO(3 downto 0) => \NLW_icmp_ln1039_3_fu_2791_p2_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_icmp_ln1039_3_fu_2791_p2_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_i_i_i3_3_15132_fu_214_reg[7]_0\(3),
      S(3 downto 0) => B"0001"
    );
icmp_ln1039_3_fu_2791_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_63_reg_3053(7),
      I1 => add_ln840_63_reg_3053(6),
      O => icmp_ln1039_3_fu_2791_p2_carry_i_4_n_3
    );
icmp_ln1039_fu_2746_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1039_fu_2746_p2,
      CO(2) => icmp_ln1039_fu_2746_p2_carry_n_4,
      CO(1) => icmp_ln1039_fu_2746_p2_carry_n_5,
      CO(0) => icmp_ln1039_fu_2746_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => add_ln840_15_reg_3038(7),
      DI(2) => p_ZL7threshs_0_U_n_6,
      DI(1) => p_ZL7threshs_0_U_n_7,
      DI(0) => p_ZL7threshs_0_U_n_8,
      O(3 downto 0) => NLW_icmp_ln1039_fu_2746_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1039_fu_2746_p2_carry_i_4_n_3,
      S(2) => p_ZL7threshs_0_U_n_3,
      S(1) => p_ZL7threshs_0_U_n_4,
      S(0) => p_ZL7threshs_0_U_n_5
    );
\icmp_ln1039_fu_2746_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1039_fu_2746_p2,
      CO(3 downto 0) => \NLW_icmp_ln1039_fu_2746_p2_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_icmp_ln1039_fu_2746_p2_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_i_i_i3_3_15132_fu_214_reg[7]_0\(0),
      S(3 downto 0) => B"0001"
    );
icmp_ln1039_fu_2746_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_15_reg_3038(7),
      I1 => add_ln840_15_reg_3038(6),
      O => icmp_ln1039_fu_2746_p2_carry_i_4_n_3
    );
\icmp_ln249_reg_2894_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => icmp_ln249_reg_2894,
      Q => icmp_ln249_reg_2894_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln249_reg_2894_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_2029,
      D => icmp_ln249_fu_352_p2,
      Q => icmp_ln249_reg_2894,
      R => '0'
    );
\icmp_ln272_reg_2906_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_21,
      Q => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      R => '0'
    );
\icmp_ln290_reg_3034[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_2_fu_2375_p2(26),
      I1 => sf_2_fu_2375_p2(22),
      I2 => sf_2_fu_2375_p2(16),
      I3 => sf_2_fu_2375_p2(6),
      O => \icmp_ln290_reg_3034[0]_i_10_n_3\
    );
\icmp_ln290_reg_3034[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sf_2_fu_2375_p2(23),
      I1 => sf_2_fu_2375_p2(28),
      I2 => sf_2_fu_2375_p2(27),
      I3 => sf_2_fu_2375_p2(25),
      I4 => \icmp_ln290_reg_3034[0]_i_8_n_3\,
      O => \icmp_ln290_reg_3034[0]_i_4_n_3\
    );
\icmp_ln290_reg_3034[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sf_2_fu_2375_p2(17),
      I1 => sf_2_fu_2375_p2(30),
      I2 => sf_2_fu_2375_p2(8),
      I3 => sf_2_fu_2375_p2(31),
      I4 => \icmp_ln290_reg_3034[0]_i_9_n_3\,
      O => \icmp_ln290_reg_3034[0]_i_5_n_3\
    );
\icmp_ln290_reg_3034[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sf_2_fu_2375_p2(11),
      I1 => sf_2_fu_2375_p2(14),
      I2 => sf_2_fu_2375_p2(13),
      I3 => sf_2_fu_2375_p2(21),
      I4 => \icmp_ln290_reg_3034[0]_i_10_n_3\,
      O => \icmp_ln290_reg_3034[0]_i_6_n_3\
    );
\icmp_ln290_reg_3034[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_2_fu_2375_p2(24),
      I1 => sf_2_fu_2375_p2(10),
      I2 => sf_2_fu_2375_p2(29),
      I3 => sf_2_fu_2375_p2(12),
      O => \icmp_ln290_reg_3034[0]_i_7_n_3\
    );
\icmp_ln290_reg_3034[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_2_fu_2375_p2(19),
      I1 => sf_2_fu_2375_p2(3),
      I2 => sf_2_fu_2375_p2(20),
      I3 => sf_2_fu_2375_p2(15),
      O => \icmp_ln290_reg_3034[0]_i_8_n_3\
    );
\icmp_ln290_reg_3034[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_2_fu_2375_p2(7),
      I1 => sf_2_fu_2375_p2(4),
      I2 => sf_2_fu_2375_p2(18),
      I3 => sf_2_fu_2375_p2(9),
      O => \icmp_ln290_reg_3034[0]_i_9_n_3\
    );
\icmp_ln290_reg_3034_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => icmp_ln290_reg_3034,
      Q => icmp_ln290_reg_3034_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln290_reg_3034_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_198,
      D => icmp_ln290_fu_2381_p2,
      Q => icmp_ln290_reg_3034,
      R => '0'
    );
\inputBuf_V_1_fu_222_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_2220,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(0),
      Q => inputBuf_V_1_fu_222(0),
      R => '0'
    );
\inputBuf_V_1_fu_222_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_2220,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(10),
      Q => inputBuf_V_1_fu_222(10),
      R => '0'
    );
\inputBuf_V_1_fu_222_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_2220,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(11),
      Q => inputBuf_V_1_fu_222(11),
      R => '0'
    );
\inputBuf_V_1_fu_222_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_2220,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(12),
      Q => inputBuf_V_1_fu_222(12),
      R => '0'
    );
\inputBuf_V_1_fu_222_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_2220,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(13),
      Q => inputBuf_V_1_fu_222(13),
      R => '0'
    );
\inputBuf_V_1_fu_222_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_2220,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(14),
      Q => inputBuf_V_1_fu_222(14),
      R => '0'
    );
\inputBuf_V_1_fu_222_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_2220,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(15),
      Q => inputBuf_V_1_fu_222(15),
      R => '0'
    );
\inputBuf_V_1_fu_222_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_2220,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(1),
      Q => inputBuf_V_1_fu_222(1),
      R => '0'
    );
\inputBuf_V_1_fu_222_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_2220,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(2),
      Q => inputBuf_V_1_fu_222(2),
      R => '0'
    );
\inputBuf_V_1_fu_222_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_2220,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(3),
      Q => inputBuf_V_1_fu_222(3),
      R => '0'
    );
\inputBuf_V_1_fu_222_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_2220,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(4),
      Q => inputBuf_V_1_fu_222(4),
      R => '0'
    );
\inputBuf_V_1_fu_222_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_2220,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(5),
      Q => inputBuf_V_1_fu_222(5),
      R => '0'
    );
\inputBuf_V_1_fu_222_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_2220,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(6),
      Q => inputBuf_V_1_fu_222(6),
      R => '0'
    );
\inputBuf_V_1_fu_222_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_2220,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(7),
      Q => inputBuf_V_1_fu_222(7),
      R => '0'
    );
\inputBuf_V_1_fu_222_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_2220,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(8),
      Q => inputBuf_V_1_fu_222(8),
      R => '0'
    );
\inputBuf_V_1_fu_222_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_2220,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(9),
      Q => inputBuf_V_1_fu_222(9),
      R => '0'
    );
\inputBuf_V_2_fu_226_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_2_fu_2260,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(0),
      Q => inputBuf_V_2_fu_226(0),
      R => '0'
    );
\inputBuf_V_2_fu_226_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_2_fu_2260,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(10),
      Q => inputBuf_V_2_fu_226(10),
      R => '0'
    );
\inputBuf_V_2_fu_226_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_2_fu_2260,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(11),
      Q => inputBuf_V_2_fu_226(11),
      R => '0'
    );
\inputBuf_V_2_fu_226_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_2_fu_2260,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(12),
      Q => inputBuf_V_2_fu_226(12),
      R => '0'
    );
\inputBuf_V_2_fu_226_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_2_fu_2260,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(13),
      Q => inputBuf_V_2_fu_226(13),
      R => '0'
    );
\inputBuf_V_2_fu_226_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_2_fu_2260,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(14),
      Q => inputBuf_V_2_fu_226(14),
      R => '0'
    );
\inputBuf_V_2_fu_226_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_2_fu_2260,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(15),
      Q => inputBuf_V_2_fu_226(15),
      R => '0'
    );
\inputBuf_V_2_fu_226_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_2_fu_2260,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(1),
      Q => inputBuf_V_2_fu_226(1),
      R => '0'
    );
\inputBuf_V_2_fu_226_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_2_fu_2260,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(2),
      Q => inputBuf_V_2_fu_226(2),
      R => '0'
    );
\inputBuf_V_2_fu_226_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_2_fu_2260,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(3),
      Q => inputBuf_V_2_fu_226(3),
      R => '0'
    );
\inputBuf_V_2_fu_226_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_2_fu_2260,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(4),
      Q => inputBuf_V_2_fu_226(4),
      R => '0'
    );
\inputBuf_V_2_fu_226_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_2_fu_2260,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(5),
      Q => inputBuf_V_2_fu_226(5),
      R => '0'
    );
\inputBuf_V_2_fu_226_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_2_fu_2260,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(6),
      Q => inputBuf_V_2_fu_226(6),
      R => '0'
    );
\inputBuf_V_2_fu_226_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_2_fu_2260,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(7),
      Q => inputBuf_V_2_fu_226(7),
      R => '0'
    );
\inputBuf_V_2_fu_226_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_2_fu_2260,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(8),
      Q => inputBuf_V_2_fu_226(8),
      R => '0'
    );
\inputBuf_V_2_fu_226_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_2_fu_2260,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(9),
      Q => inputBuf_V_2_fu_226(9),
      R => '0'
    );
\inputBuf_V_3_fu_230_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_3_fu_2300,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(0),
      Q => inputBuf_V_3_fu_230(0),
      R => '0'
    );
\inputBuf_V_3_fu_230_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_3_fu_2300,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(10),
      Q => inputBuf_V_3_fu_230(10),
      R => '0'
    );
\inputBuf_V_3_fu_230_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_3_fu_2300,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(11),
      Q => inputBuf_V_3_fu_230(11),
      R => '0'
    );
\inputBuf_V_3_fu_230_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_3_fu_2300,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(12),
      Q => inputBuf_V_3_fu_230(12),
      R => '0'
    );
\inputBuf_V_3_fu_230_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_3_fu_2300,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(13),
      Q => inputBuf_V_3_fu_230(13),
      R => '0'
    );
\inputBuf_V_3_fu_230_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_3_fu_2300,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(14),
      Q => inputBuf_V_3_fu_230(14),
      R => '0'
    );
\inputBuf_V_3_fu_230_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_3_fu_2300,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(15),
      Q => inputBuf_V_3_fu_230(15),
      R => '0'
    );
\inputBuf_V_3_fu_230_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_3_fu_2300,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(1),
      Q => inputBuf_V_3_fu_230(1),
      R => '0'
    );
\inputBuf_V_3_fu_230_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_3_fu_2300,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(2),
      Q => inputBuf_V_3_fu_230(2),
      R => '0'
    );
\inputBuf_V_3_fu_230_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_3_fu_2300,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(3),
      Q => inputBuf_V_3_fu_230(3),
      R => '0'
    );
\inputBuf_V_3_fu_230_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_3_fu_2300,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(4),
      Q => inputBuf_V_3_fu_230(4),
      R => '0'
    );
\inputBuf_V_3_fu_230_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_3_fu_2300,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(5),
      Q => inputBuf_V_3_fu_230(5),
      R => '0'
    );
\inputBuf_V_3_fu_230_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_3_fu_2300,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(6),
      Q => inputBuf_V_3_fu_230(6),
      R => '0'
    );
\inputBuf_V_3_fu_230_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_3_fu_2300,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(7),
      Q => inputBuf_V_3_fu_230(7),
      R => '0'
    );
\inputBuf_V_3_fu_230_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_3_fu_2300,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(8),
      Q => inputBuf_V_3_fu_230(8),
      R => '0'
    );
\inputBuf_V_3_fu_230_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_3_fu_2300,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(9),
      Q => inputBuf_V_3_fu_230(9),
      R => '0'
    );
\inputBuf_V_fu_218_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_2180,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(0),
      Q => inputBuf_V_fu_218(0),
      R => '0'
    );
\inputBuf_V_fu_218_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_2180,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(10),
      Q => inputBuf_V_fu_218(10),
      R => '0'
    );
\inputBuf_V_fu_218_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_2180,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(11),
      Q => inputBuf_V_fu_218(11),
      R => '0'
    );
\inputBuf_V_fu_218_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_2180,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(12),
      Q => inputBuf_V_fu_218(12),
      R => '0'
    );
\inputBuf_V_fu_218_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_2180,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(13),
      Q => inputBuf_V_fu_218(13),
      R => '0'
    );
\inputBuf_V_fu_218_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_2180,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(14),
      Q => inputBuf_V_fu_218(14),
      R => '0'
    );
\inputBuf_V_fu_218_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_2180,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(15),
      Q => inputBuf_V_fu_218(15),
      R => '0'
    );
\inputBuf_V_fu_218_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_2180,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(1),
      Q => inputBuf_V_fu_218(1),
      R => '0'
    );
\inputBuf_V_fu_218_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_2180,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(2),
      Q => inputBuf_V_fu_218(2),
      R => '0'
    );
\inputBuf_V_fu_218_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_2180,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(3),
      Q => inputBuf_V_fu_218(3),
      R => '0'
    );
\inputBuf_V_fu_218_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_2180,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(4),
      Q => inputBuf_V_fu_218(4),
      R => '0'
    );
\inputBuf_V_fu_218_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_2180,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(5),
      Q => inputBuf_V_fu_218(5),
      R => '0'
    );
\inputBuf_V_fu_218_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_2180,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(6),
      Q => inputBuf_V_fu_218(6),
      R => '0'
    );
\inputBuf_V_fu_218_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_2180,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(7),
      Q => inputBuf_V_fu_218(7),
      R => '0'
    );
\inputBuf_V_fu_218_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_2180,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(8),
      Q => inputBuf_V_fu_218(8),
      R => '0'
    );
\inputBuf_V_fu_218_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_2180,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(9),
      Q => inputBuf_V_fu_218(9),
      R => '0'
    );
\nf_1_fu_234[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => nf_fu_2392_p2(24),
      I1 => nf_fu_2392_p2(26),
      I2 => nf_fu_2392_p2(17),
      I3 => nf_fu_2392_p2(23),
      O => \nf_1_fu_234[31]_i_10_n_3\
    );
\nf_1_fu_234[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => nf_fu_2392_p2(28),
      I1 => nf_fu_2392_p2(31),
      I2 => nf_fu_2392_p2(14),
      I3 => nf_fu_2392_p2(2),
      I4 => \nf_1_fu_234[31]_i_8_n_3\,
      O => \nf_1_fu_234[31]_i_4_n_3\
    );
\nf_1_fu_234[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => nf_fu_2392_p2(9),
      I1 => nf_fu_2392_p2(13),
      I2 => nf_fu_2392_p2(15),
      I3 => nf_fu_2392_p2(16),
      I4 => \nf_1_fu_234[31]_i_9_n_3\,
      O => \nf_1_fu_234[31]_i_5_n_3\
    );
\nf_1_fu_234[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => nf_fu_2392_p2(6),
      I1 => nf_fu_2392_p2(29),
      I2 => nf_fu_2392_p2(7),
      I3 => nf_fu_2392_p2(21),
      I4 => \nf_1_fu_234[31]_i_10_n_3\,
      O => \nf_1_fu_234[31]_i_6_n_3\
    );
\nf_1_fu_234[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => nf_fu_2392_p2(18),
      I1 => nf_fu_2392_p2(10),
      I2 => nf_fu_2392_p2(30),
      I3 => nf_fu_2392_p2(3),
      O => \nf_1_fu_234[31]_i_7_n_3\
    );
\nf_1_fu_234[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => nf_fu_2392_p2(19),
      I1 => nf_fu_2392_p2(5),
      I2 => nf_fu_2392_p2(25),
      I3 => nf_fu_2392_p2(22),
      O => \nf_1_fu_234[31]_i_8_n_3\
    );
\nf_1_fu_234[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => nf_fu_2392_p2(4),
      I1 => nf_fu_2392_p2(27),
      I2 => nf_fu_2392_p2(12),
      I3 => nf_fu_2392_p2(8),
      O => \nf_1_fu_234[31]_i_9_n_3\
    );
\nf_1_fu_234_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_234,
      D => nf_fu_2392_p2(0),
      Q => \nf_1_fu_234_reg_n_3_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\nf_1_fu_234_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_234,
      D => nf_fu_2392_p2(10),
      Q => \nf_1_fu_234_reg_n_3_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\nf_1_fu_234_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_234,
      D => nf_fu_2392_p2(11),
      Q => \nf_1_fu_234_reg_n_3_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\nf_1_fu_234_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_234,
      D => nf_fu_2392_p2(12),
      Q => \nf_1_fu_234_reg_n_3_[12]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\nf_1_fu_234_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_234,
      D => nf_fu_2392_p2(13),
      Q => \nf_1_fu_234_reg_n_3_[13]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\nf_1_fu_234_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_234,
      D => nf_fu_2392_p2(14),
      Q => \nf_1_fu_234_reg_n_3_[14]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\nf_1_fu_234_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_234,
      D => nf_fu_2392_p2(15),
      Q => \nf_1_fu_234_reg_n_3_[15]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\nf_1_fu_234_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_234,
      D => nf_fu_2392_p2(16),
      Q => \nf_1_fu_234_reg_n_3_[16]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\nf_1_fu_234_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_234,
      D => nf_fu_2392_p2(17),
      Q => \nf_1_fu_234_reg_n_3_[17]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\nf_1_fu_234_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_234,
      D => nf_fu_2392_p2(18),
      Q => \nf_1_fu_234_reg_n_3_[18]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\nf_1_fu_234_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_234,
      D => nf_fu_2392_p2(19),
      Q => \nf_1_fu_234_reg_n_3_[19]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\nf_1_fu_234_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_234,
      D => nf_fu_2392_p2(1),
      Q => \nf_1_fu_234_reg_n_3_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\nf_1_fu_234_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_234,
      D => nf_fu_2392_p2(20),
      Q => \nf_1_fu_234_reg_n_3_[20]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\nf_1_fu_234_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_234,
      D => nf_fu_2392_p2(21),
      Q => \nf_1_fu_234_reg_n_3_[21]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\nf_1_fu_234_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_234,
      D => nf_fu_2392_p2(22),
      Q => \nf_1_fu_234_reg_n_3_[22]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\nf_1_fu_234_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_234,
      D => nf_fu_2392_p2(23),
      Q => \nf_1_fu_234_reg_n_3_[23]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\nf_1_fu_234_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_234,
      D => nf_fu_2392_p2(24),
      Q => \nf_1_fu_234_reg_n_3_[24]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\nf_1_fu_234_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_234,
      D => nf_fu_2392_p2(25),
      Q => \nf_1_fu_234_reg_n_3_[25]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\nf_1_fu_234_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_234,
      D => nf_fu_2392_p2(26),
      Q => \nf_1_fu_234_reg_n_3_[26]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\nf_1_fu_234_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_234,
      D => nf_fu_2392_p2(27),
      Q => \nf_1_fu_234_reg_n_3_[27]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\nf_1_fu_234_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_234,
      D => nf_fu_2392_p2(28),
      Q => \nf_1_fu_234_reg_n_3_[28]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\nf_1_fu_234_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_234,
      D => nf_fu_2392_p2(29),
      Q => \nf_1_fu_234_reg_n_3_[29]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\nf_1_fu_234_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_234,
      D => nf_fu_2392_p2(2),
      Q => \nf_1_fu_234_reg_n_3_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\nf_1_fu_234_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_234,
      D => nf_fu_2392_p2(30),
      Q => \nf_1_fu_234_reg_n_3_[30]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\nf_1_fu_234_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_234,
      D => nf_fu_2392_p2(31),
      Q => \nf_1_fu_234_reg_n_3_[31]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\nf_1_fu_234_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_234,
      D => nf_fu_2392_p2(3),
      Q => \nf_1_fu_234_reg_n_3_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\nf_1_fu_234_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_234,
      D => nf_fu_2392_p2(4),
      Q => \nf_1_fu_234_reg_n_3_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\nf_1_fu_234_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_234,
      D => nf_fu_2392_p2(5),
      Q => \nf_1_fu_234_reg_n_3_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\nf_1_fu_234_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_234,
      D => nf_fu_2392_p2(6),
      Q => \nf_1_fu_234_reg_n_3_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\nf_1_fu_234_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_234,
      D => nf_fu_2392_p2(7),
      Q => \nf_1_fu_234_reg_n_3_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\nf_1_fu_234_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_234,
      D => nf_fu_2392_p2(8),
      Q => \nf_1_fu_234_reg_n_3_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\nf_1_fu_234_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_234,
      D => nf_fu_2392_p2(9),
      Q => \nf_1_fu_234_reg_n_3_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_16
    );
\nf_2_reg_2889_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_2029,
      D => ap_sig_allocacmp_nf_2(0),
      Q => nf_2_reg_2889(0),
      R => '0'
    );
\nf_2_reg_2889_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_2029,
      D => ap_sig_allocacmp_nf_2(1),
      Q => nf_2_reg_2889(1),
      R => '0'
    );
\nf_2_reg_2889_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_2029,
      D => ap_sig_allocacmp_nf_2(2),
      Q => nf_2_reg_2889(2),
      R => '0'
    );
\nf_2_reg_2889_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_2029,
      D => ap_sig_allocacmp_nf_2(3),
      Q => nf_2_reg_2889(3),
      R => '0'
    );
nf_fu_2392_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => nf_fu_2392_p2_carry_n_3,
      CO(2) => nf_fu_2392_p2_carry_n_4,
      CO(1) => nf_fu_2392_p2_carry_n_5,
      CO(0) => nf_fu_2392_p2_carry_n_6,
      CYINIT => ap_sig_allocacmp_nf_2(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => nf_fu_2392_p2(4 downto 1),
      S(3) => \ap_sig_allocacmp_nf_2__0\(4),
      S(2) => flow_control_loop_pipe_sequential_init_U_n_111,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_112,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_113
    );
\nf_fu_2392_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => nf_fu_2392_p2_carry_n_3,
      CO(3) => \nf_fu_2392_p2_carry__0_n_3\,
      CO(2) => \nf_fu_2392_p2_carry__0_n_4\,
      CO(1) => \nf_fu_2392_p2_carry__0_n_5\,
      CO(0) => \nf_fu_2392_p2_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => nf_fu_2392_p2(8 downto 5),
      S(3 downto 0) => \ap_sig_allocacmp_nf_2__0\(8 downto 5)
    );
\nf_fu_2392_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_fu_2392_p2_carry__0_n_3\,
      CO(3) => \nf_fu_2392_p2_carry__1_n_3\,
      CO(2) => \nf_fu_2392_p2_carry__1_n_4\,
      CO(1) => \nf_fu_2392_p2_carry__1_n_5\,
      CO(0) => \nf_fu_2392_p2_carry__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => nf_fu_2392_p2(12 downto 9),
      S(3 downto 0) => \ap_sig_allocacmp_nf_2__0\(12 downto 9)
    );
\nf_fu_2392_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_fu_2392_p2_carry__1_n_3\,
      CO(3) => \nf_fu_2392_p2_carry__2_n_3\,
      CO(2) => \nf_fu_2392_p2_carry__2_n_4\,
      CO(1) => \nf_fu_2392_p2_carry__2_n_5\,
      CO(0) => \nf_fu_2392_p2_carry__2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => nf_fu_2392_p2(16 downto 13),
      S(3 downto 0) => \ap_sig_allocacmp_nf_2__0\(16 downto 13)
    );
\nf_fu_2392_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_fu_2392_p2_carry__2_n_3\,
      CO(3) => \nf_fu_2392_p2_carry__3_n_3\,
      CO(2) => \nf_fu_2392_p2_carry__3_n_4\,
      CO(1) => \nf_fu_2392_p2_carry__3_n_5\,
      CO(0) => \nf_fu_2392_p2_carry__3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => nf_fu_2392_p2(20 downto 17),
      S(3 downto 0) => \ap_sig_allocacmp_nf_2__0\(20 downto 17)
    );
\nf_fu_2392_p2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_fu_2392_p2_carry__3_n_3\,
      CO(3) => \nf_fu_2392_p2_carry__4_n_3\,
      CO(2) => \nf_fu_2392_p2_carry__4_n_4\,
      CO(1) => \nf_fu_2392_p2_carry__4_n_5\,
      CO(0) => \nf_fu_2392_p2_carry__4_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => nf_fu_2392_p2(24 downto 21),
      S(3 downto 0) => \ap_sig_allocacmp_nf_2__0\(24 downto 21)
    );
\nf_fu_2392_p2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_fu_2392_p2_carry__4_n_3\,
      CO(3) => \nf_fu_2392_p2_carry__5_n_3\,
      CO(2) => \nf_fu_2392_p2_carry__5_n_4\,
      CO(1) => \nf_fu_2392_p2_carry__5_n_5\,
      CO(0) => \nf_fu_2392_p2_carry__5_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => nf_fu_2392_p2(28 downto 25),
      S(3 downto 0) => \ap_sig_allocacmp_nf_2__0\(28 downto 25)
    );
\nf_fu_2392_p2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_fu_2392_p2_carry__5_n_3\,
      CO(3 downto 2) => \NLW_nf_fu_2392_p2_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \nf_fu_2392_p2_carry__6_n_5\,
      CO(0) => \nf_fu_2392_p2_carry__6_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_nf_fu_2392_p2_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => nf_fu_2392_p2(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => \ap_sig_allocacmp_nf_2__0\(31 downto 29)
    );
p_ZL7threshs_0_U: entity work.top_StreamingDataflowPartition_1_0_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R
     port map (
      DI(2) => p_ZL7threshs_0_U_n_6,
      DI(1) => p_ZL7threshs_0_U_n_7,
      DI(0) => p_ZL7threshs_0_U_n_8,
      E(0) => p_ZL7threshs_0_ce0,
      Q(5 downto 0) => add_ln840_15_reg_3038(5 downto 0),
      S(2) => p_ZL7threshs_0_U_n_3,
      S(1) => p_ZL7threshs_0_U_n_4,
      S(0) => p_ZL7threshs_0_U_n_5,
      ap_clk => ap_clk,
      \q0_reg[0]_0\(3 downto 0) => nf_2_reg_2889(3 downto 0)
    );
p_ZL7threshs_1_U: entity work.top_StreamingDataflowPartition_1_0_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R
     port map (
      DI(2) => p_ZL7threshs_1_U_n_6,
      DI(1) => p_ZL7threshs_1_U_n_7,
      DI(0) => p_ZL7threshs_1_U_n_8,
      E(0) => p_ZL7threshs_0_ce0,
      Q(5 downto 0) => add_ln840_31_reg_3043(5 downto 0),
      S(2) => p_ZL7threshs_1_U_n_3,
      S(1) => p_ZL7threshs_1_U_n_4,
      S(0) => p_ZL7threshs_1_U_n_5,
      ap_clk => ap_clk,
      \q0_reg[4]_0\(3 downto 0) => nf_2_reg_2889(3 downto 0)
    );
p_ZL7threshs_2_U: entity work.top_StreamingDataflowPartition_1_0_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R
     port map (
      DI(2) => p_ZL7threshs_2_U_n_6,
      DI(1) => p_ZL7threshs_2_U_n_7,
      DI(0) => p_ZL7threshs_2_U_n_8,
      E(0) => p_ZL7threshs_0_ce0,
      Q(5 downto 0) => add_ln840_47_reg_3048(5 downto 0),
      S(2) => p_ZL7threshs_2_U_n_3,
      S(1) => p_ZL7threshs_2_U_n_4,
      S(0) => p_ZL7threshs_2_U_n_5,
      ap_clk => ap_clk,
      \q0_reg[2]_0\(3 downto 0) => nf_2_reg_2889(3 downto 0)
    );
p_ZL7threshs_3_U: entity work.top_StreamingDataflowPartition_1_0_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R
     port map (
      DI(2) => p_ZL7threshs_3_U_n_7,
      DI(1) => p_ZL7threshs_3_U_n_8,
      DI(0) => p_ZL7threshs_3_U_n_9,
      E(0) => p_ZL7threshs_0_ce0,
      Q(0) => Q(2),
      S(2) => p_ZL7threshs_3_U_n_4,
      S(1) => p_ZL7threshs_3_U_n_5,
      S(0) => p_ZL7threshs_3_U_n_6,
      ap_CS_iter1_fsm_state2 => ap_CS_iter1_fsm_state2,
      ap_CS_iter2_fsm_state3 => ap_CS_iter2_fsm_state3,
      ap_clk => ap_clk,
      icmp_ln1039_3_fu_2791_p2_carry(5 downto 0) => add_ln840_63_reg_3053(5 downto 0),
      icmp_ln249_reg_2894_pp0_iter1_reg => icmp_ln249_reg_2894_pp0_iter1_reg,
      icmp_ln290_reg_3034_pp0_iter1_reg => icmp_ln290_reg_3034_pp0_iter1_reg,
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice,
      \q0_reg[2]_0\(3 downto 0) => nf_2_reg_2889(3 downto 0)
    );
sf_2_fu_2375_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sf_2_fu_2375_p2_carry_n_3,
      CO(2) => sf_2_fu_2375_p2_carry_n_4,
      CO(1) => sf_2_fu_2375_p2_carry_n_5,
      CO(0) => sf_2_fu_2375_p2_carry_n_6,
      CYINIT => ap_sig_allocacmp_sf_1(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_2_fu_2375_p2(4 downto 1),
      S(3 downto 1) => ap_sig_allocacmp_sf_1(4 downto 2),
      S(0) => flow_control_loop_pipe_sequential_init_U_n_110
    );
\sf_2_fu_2375_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sf_2_fu_2375_p2_carry_n_3,
      CO(3) => \sf_2_fu_2375_p2_carry__0_n_3\,
      CO(2) => \sf_2_fu_2375_p2_carry__0_n_4\,
      CO(1) => \sf_2_fu_2375_p2_carry__0_n_5\,
      CO(0) => \sf_2_fu_2375_p2_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_2_fu_2375_p2(8 downto 5),
      S(3 downto 0) => ap_sig_allocacmp_sf_1(8 downto 5)
    );
\sf_2_fu_2375_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_2_fu_2375_p2_carry__0_n_3\,
      CO(3) => \sf_2_fu_2375_p2_carry__1_n_3\,
      CO(2) => \sf_2_fu_2375_p2_carry__1_n_4\,
      CO(1) => \sf_2_fu_2375_p2_carry__1_n_5\,
      CO(0) => \sf_2_fu_2375_p2_carry__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_2_fu_2375_p2(12 downto 9),
      S(3 downto 0) => ap_sig_allocacmp_sf_1(12 downto 9)
    );
\sf_2_fu_2375_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_2_fu_2375_p2_carry__1_n_3\,
      CO(3) => \sf_2_fu_2375_p2_carry__2_n_3\,
      CO(2) => \sf_2_fu_2375_p2_carry__2_n_4\,
      CO(1) => \sf_2_fu_2375_p2_carry__2_n_5\,
      CO(0) => \sf_2_fu_2375_p2_carry__2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_2_fu_2375_p2(16 downto 13),
      S(3 downto 0) => ap_sig_allocacmp_sf_1(16 downto 13)
    );
\sf_2_fu_2375_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_2_fu_2375_p2_carry__2_n_3\,
      CO(3) => \sf_2_fu_2375_p2_carry__3_n_3\,
      CO(2) => \sf_2_fu_2375_p2_carry__3_n_4\,
      CO(1) => \sf_2_fu_2375_p2_carry__3_n_5\,
      CO(0) => \sf_2_fu_2375_p2_carry__3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_2_fu_2375_p2(20 downto 17),
      S(3 downto 0) => ap_sig_allocacmp_sf_1(20 downto 17)
    );
\sf_2_fu_2375_p2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_2_fu_2375_p2_carry__3_n_3\,
      CO(3) => \sf_2_fu_2375_p2_carry__4_n_3\,
      CO(2) => \sf_2_fu_2375_p2_carry__4_n_4\,
      CO(1) => \sf_2_fu_2375_p2_carry__4_n_5\,
      CO(0) => \sf_2_fu_2375_p2_carry__4_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_2_fu_2375_p2(24 downto 21),
      S(3 downto 0) => ap_sig_allocacmp_sf_1(24 downto 21)
    );
\sf_2_fu_2375_p2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_2_fu_2375_p2_carry__4_n_3\,
      CO(3) => \sf_2_fu_2375_p2_carry__5_n_3\,
      CO(2) => \sf_2_fu_2375_p2_carry__5_n_4\,
      CO(1) => \sf_2_fu_2375_p2_carry__5_n_5\,
      CO(0) => \sf_2_fu_2375_p2_carry__5_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_2_fu_2375_p2(28 downto 25),
      S(3 downto 0) => ap_sig_allocacmp_sf_1(28 downto 25)
    );
\sf_2_fu_2375_p2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_2_fu_2375_p2_carry__5_n_3\,
      CO(3 downto 2) => \NLW_sf_2_fu_2375_p2_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sf_2_fu_2375_p2_carry__6_n_5\,
      CO(0) => \sf_2_fu_2375_p2_carry__6_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sf_2_fu_2375_p2_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => sf_2_fu_2375_p2(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => ap_sig_allocacmp_sf_1(31 downto 29)
    );
\sf_fu_194_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_194,
      D => sf_2_fu_2375_p2(0),
      Q => \sf_fu_194_reg_n_3_[0]\,
      R => nf_1_fu_234
    );
\sf_fu_194_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_194,
      D => sf_2_fu_2375_p2(10),
      Q => \sf_fu_194_reg_n_3_[10]\,
      R => nf_1_fu_234
    );
\sf_fu_194_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_194,
      D => sf_2_fu_2375_p2(11),
      Q => \sf_fu_194_reg_n_3_[11]\,
      R => nf_1_fu_234
    );
\sf_fu_194_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_194,
      D => sf_2_fu_2375_p2(12),
      Q => \sf_fu_194_reg_n_3_[12]\,
      R => nf_1_fu_234
    );
\sf_fu_194_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_194,
      D => sf_2_fu_2375_p2(13),
      Q => \sf_fu_194_reg_n_3_[13]\,
      R => nf_1_fu_234
    );
\sf_fu_194_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_194,
      D => sf_2_fu_2375_p2(14),
      Q => \sf_fu_194_reg_n_3_[14]\,
      R => nf_1_fu_234
    );
\sf_fu_194_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_194,
      D => sf_2_fu_2375_p2(15),
      Q => \sf_fu_194_reg_n_3_[15]\,
      R => nf_1_fu_234
    );
\sf_fu_194_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_194,
      D => sf_2_fu_2375_p2(16),
      Q => \sf_fu_194_reg_n_3_[16]\,
      R => nf_1_fu_234
    );
\sf_fu_194_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_194,
      D => sf_2_fu_2375_p2(17),
      Q => \sf_fu_194_reg_n_3_[17]\,
      R => nf_1_fu_234
    );
\sf_fu_194_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_194,
      D => sf_2_fu_2375_p2(18),
      Q => \sf_fu_194_reg_n_3_[18]\,
      R => nf_1_fu_234
    );
\sf_fu_194_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_194,
      D => sf_2_fu_2375_p2(19),
      Q => \sf_fu_194_reg_n_3_[19]\,
      R => nf_1_fu_234
    );
\sf_fu_194_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_194,
      D => sf_2_fu_2375_p2(1),
      Q => \sf_fu_194_reg_n_3_[1]\,
      R => nf_1_fu_234
    );
\sf_fu_194_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_194,
      D => sf_2_fu_2375_p2(20),
      Q => \sf_fu_194_reg_n_3_[20]\,
      R => nf_1_fu_234
    );
\sf_fu_194_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_194,
      D => sf_2_fu_2375_p2(21),
      Q => \sf_fu_194_reg_n_3_[21]\,
      R => nf_1_fu_234
    );
\sf_fu_194_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_194,
      D => sf_2_fu_2375_p2(22),
      Q => \sf_fu_194_reg_n_3_[22]\,
      R => nf_1_fu_234
    );
\sf_fu_194_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_194,
      D => sf_2_fu_2375_p2(23),
      Q => \sf_fu_194_reg_n_3_[23]\,
      R => nf_1_fu_234
    );
\sf_fu_194_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_194,
      D => sf_2_fu_2375_p2(24),
      Q => \sf_fu_194_reg_n_3_[24]\,
      R => nf_1_fu_234
    );
\sf_fu_194_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_194,
      D => sf_2_fu_2375_p2(25),
      Q => \sf_fu_194_reg_n_3_[25]\,
      R => nf_1_fu_234
    );
\sf_fu_194_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_194,
      D => sf_2_fu_2375_p2(26),
      Q => \sf_fu_194_reg_n_3_[26]\,
      R => nf_1_fu_234
    );
\sf_fu_194_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_194,
      D => sf_2_fu_2375_p2(27),
      Q => \sf_fu_194_reg_n_3_[27]\,
      R => nf_1_fu_234
    );
\sf_fu_194_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_194,
      D => sf_2_fu_2375_p2(28),
      Q => \sf_fu_194_reg_n_3_[28]\,
      R => nf_1_fu_234
    );
\sf_fu_194_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_194,
      D => sf_2_fu_2375_p2(29),
      Q => \sf_fu_194_reg_n_3_[29]\,
      R => nf_1_fu_234
    );
\sf_fu_194_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_194,
      D => sf_2_fu_2375_p2(2),
      Q => \sf_fu_194_reg_n_3_[2]\,
      R => nf_1_fu_234
    );
\sf_fu_194_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_194,
      D => sf_2_fu_2375_p2(30),
      Q => \sf_fu_194_reg_n_3_[30]\,
      R => nf_1_fu_234
    );
\sf_fu_194_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_194,
      D => sf_2_fu_2375_p2(31),
      Q => \sf_fu_194_reg_n_3_[31]\,
      R => nf_1_fu_234
    );
\sf_fu_194_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_194,
      D => sf_2_fu_2375_p2(3),
      Q => \sf_fu_194_reg_n_3_[3]\,
      R => nf_1_fu_234
    );
\sf_fu_194_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_194,
      D => sf_2_fu_2375_p2(4),
      Q => \sf_fu_194_reg_n_3_[4]\,
      R => nf_1_fu_234
    );
\sf_fu_194_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_194,
      D => sf_2_fu_2375_p2(5),
      Q => \sf_fu_194_reg_n_3_[5]\,
      R => nf_1_fu_234
    );
\sf_fu_194_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_194,
      D => sf_2_fu_2375_p2(6),
      Q => \sf_fu_194_reg_n_3_[6]\,
      R => nf_1_fu_234
    );
\sf_fu_194_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_194,
      D => sf_2_fu_2375_p2(7),
      Q => \sf_fu_194_reg_n_3_[7]\,
      R => nf_1_fu_234
    );
\sf_fu_194_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_194,
      D => sf_2_fu_2375_p2(8),
      Q => \sf_fu_194_reg_n_3_[8]\,
      R => nf_1_fu_234
    );
\sf_fu_194_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_194,
      D => sf_2_fu_2375_p2(9),
      Q => \sf_fu_194_reg_n_3_[9]\,
      R => nf_1_fu_234
    );
\xor_ln1019_123_reg_3004_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_198,
      D => xor_ln1019_123_fu_2261_p2,
      Q => xor_ln1019_123_reg_3004,
      R => '0'
    );
\xor_ln1019_27_reg_2914_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_198,
      D => xor_ln1019_27_fu_877_p2,
      Q => xor_ln1019_27_reg_2914,
      R => '0'
    );
\xor_ln1019_59_reg_2944_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_198,
      D => xor_ln1019_59_fu_1349_p2,
      Q => xor_ln1019_59_reg_2944,
      R => '0'
    );
\xor_ln1019_91_reg_2974_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_198,
      D => xor_ln1019_91_fu_1805_p2,
      Q => xor_ln1019_91_reg_2974,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch is
  port (
    grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg_reg : out STD_LOGIC;
    grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    B_V_data_1_sel_wr01_out : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[13]\ : out STD_LOGIC;
    \i_fu_198_reg[4]_0\ : out STD_LOGIC;
    \inputBuf_V_3_fu_230_reg[3]_0\ : out STD_LOGIC;
    \inputBuf_V_3_fu_230_reg[4]_0\ : out STD_LOGIC;
    \inputBuf_V_3_fu_230_reg[12]_0\ : out STD_LOGIC;
    \inputBuf_V_3_fu_230_reg[14]_0\ : out STD_LOGIC;
    \inputBuf_V_3_fu_230_reg[9]_0\ : out STD_LOGIC;
    \inputBuf_V_3_fu_230_reg[0]_0\ : out STD_LOGIC;
    \inputBuf_V_3_fu_230_reg[1]_0\ : out STD_LOGIC;
    \inputBuf_V_3_fu_230_reg[2]_0\ : out STD_LOGIC;
    \inputBuf_V_3_fu_230_reg[10]_0\ : out STD_LOGIC;
    \inputBuf_V_3_fu_230_reg[11]_0\ : out STD_LOGIC;
    \inputBuf_V_3_fu_230_reg[8]_0\ : out STD_LOGIC;
    \inputBuf_V_3_fu_230_reg[7]_0\ : out STD_LOGIC;
    \inputBuf_V_3_fu_230_reg[15]_0\ : out STD_LOGIC;
    \inputBuf_V_3_fu_230_reg[5]_0\ : out STD_LOGIC;
    \inputBuf_V_3_fu_230_reg[6]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \B_V_data_1_state_reg[1]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    icmp_ln1039_3_fu_2791_p2_carry_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    xor_ln1019_27_fu_877_p2 : in STD_LOGIC;
    xor_ln1019_59_fu_1349_p2 : in STD_LOGIC;
    xor_ln1019_91_fu_1805_p2 : in STD_LOGIC;
    xor_ln1019_123_fu_2261_p2 : in STD_LOGIC;
    out_V_TREADY_int_regslice : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg : in STD_LOGIC;
    weights_V_TVALID_int_regslice : in STD_LOGIC;
    in0_V_TVALID_int_regslice : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xor_ln1019_123_reg_3004_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    B_V_data_1_sel : in STD_LOGIC;
    \xor_ln1019_123_reg_3004_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    B_V_data_1_sel_wr : in STD_LOGIC;
    B_V_data_1_sel_rd_reg : in STD_LOGIC;
    \inputBuf_V_1_fu_222_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_10_reg_2934_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_1_reg_2919_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_9_reg_2929_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \add_ln840_5_reg_2924_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \add_ln840_12_reg_2939_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_26_reg_2964_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_17_reg_2949_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_25_reg_2959_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \add_ln840_21_reg_2954_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \add_ln840_28_reg_2969_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_42_reg_2994_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_33_reg_2979_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_41_reg_2989_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \add_ln840_37_reg_2984_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \add_ln840_44_reg_2999_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_58_reg_3024_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_49_reg_3009_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_57_reg_3019_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \add_ln840_53_reg_3014_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \add_ln840_60_reg_3029_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch : entity is "MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch";
end top_StreamingDataflowPartition_1_0_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch is
  signal add_i_i_i3_15126_fu_2020 : STD_LOGIC;
  signal add_ln840_10_reg_2934 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_12_reg_2939 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_15_fu_2523_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \add_ln840_15_fu_2523_p2__1_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_15_fu_2523_p2__1_carry__0_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_15_fu_2523_p2__1_carry__0_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_15_fu_2523_p2__1_carry__0_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_15_fu_2523_p2__1_carry__0_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_15_fu_2523_p2__1_carry__0_i_6_n_3\ : STD_LOGIC;
  signal \add_ln840_15_fu_2523_p2__1_carry__0_i_7_n_3\ : STD_LOGIC;
  signal \add_ln840_15_fu_2523_p2__1_carry__0_i_8_n_3\ : STD_LOGIC;
  signal \add_ln840_15_fu_2523_p2__1_carry__0_n_4\ : STD_LOGIC;
  signal \add_ln840_15_fu_2523_p2__1_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln840_15_fu_2523_p2__1_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln840_15_fu_2523_p2__1_carry_i_10_n_3\ : STD_LOGIC;
  signal \add_ln840_15_fu_2523_p2__1_carry_i_11_n_3\ : STD_LOGIC;
  signal \add_ln840_15_fu_2523_p2__1_carry_i_12_n_3\ : STD_LOGIC;
  signal \add_ln840_15_fu_2523_p2__1_carry_i_13_n_3\ : STD_LOGIC;
  signal \add_ln840_15_fu_2523_p2__1_carry_i_14_n_3\ : STD_LOGIC;
  signal \add_ln840_15_fu_2523_p2__1_carry_i_15_n_3\ : STD_LOGIC;
  signal \add_ln840_15_fu_2523_p2__1_carry_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_15_fu_2523_p2__1_carry_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_15_fu_2523_p2__1_carry_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_15_fu_2523_p2__1_carry_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_15_fu_2523_p2__1_carry_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_15_fu_2523_p2__1_carry_i_6_n_3\ : STD_LOGIC;
  signal \add_ln840_15_fu_2523_p2__1_carry_i_7_n_3\ : STD_LOGIC;
  signal \add_ln840_15_fu_2523_p2__1_carry_i_8_n_3\ : STD_LOGIC;
  signal \add_ln840_15_fu_2523_p2__1_carry_i_9_n_3\ : STD_LOGIC;
  signal \add_ln840_15_fu_2523_p2__1_carry_n_3\ : STD_LOGIC;
  signal \add_ln840_15_fu_2523_p2__1_carry_n_4\ : STD_LOGIC;
  signal \add_ln840_15_fu_2523_p2__1_carry_n_5\ : STD_LOGIC;
  signal \add_ln840_15_fu_2523_p2__1_carry_n_6\ : STD_LOGIC;
  signal add_ln840_15_reg_3038 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_17_reg_2949 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_1_reg_2919 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_21_reg_2954 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln840_25_reg_2959 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln840_26_reg_2964 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_28_reg_2969 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_31_fu_2585_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \add_ln840_31_fu_2585_p2__1_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_31_fu_2585_p2__1_carry__0_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_31_fu_2585_p2__1_carry__0_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_31_fu_2585_p2__1_carry__0_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_31_fu_2585_p2__1_carry__0_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_31_fu_2585_p2__1_carry__0_i_6_n_3\ : STD_LOGIC;
  signal \add_ln840_31_fu_2585_p2__1_carry__0_i_7_n_3\ : STD_LOGIC;
  signal \add_ln840_31_fu_2585_p2__1_carry__0_i_8_n_3\ : STD_LOGIC;
  signal \add_ln840_31_fu_2585_p2__1_carry__0_n_4\ : STD_LOGIC;
  signal \add_ln840_31_fu_2585_p2__1_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln840_31_fu_2585_p2__1_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln840_31_fu_2585_p2__1_carry_i_10_n_3\ : STD_LOGIC;
  signal \add_ln840_31_fu_2585_p2__1_carry_i_11_n_3\ : STD_LOGIC;
  signal \add_ln840_31_fu_2585_p2__1_carry_i_12_n_3\ : STD_LOGIC;
  signal \add_ln840_31_fu_2585_p2__1_carry_i_13_n_3\ : STD_LOGIC;
  signal \add_ln840_31_fu_2585_p2__1_carry_i_14_n_3\ : STD_LOGIC;
  signal \add_ln840_31_fu_2585_p2__1_carry_i_15_n_3\ : STD_LOGIC;
  signal \add_ln840_31_fu_2585_p2__1_carry_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_31_fu_2585_p2__1_carry_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_31_fu_2585_p2__1_carry_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_31_fu_2585_p2__1_carry_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_31_fu_2585_p2__1_carry_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_31_fu_2585_p2__1_carry_i_6_n_3\ : STD_LOGIC;
  signal \add_ln840_31_fu_2585_p2__1_carry_i_7_n_3\ : STD_LOGIC;
  signal \add_ln840_31_fu_2585_p2__1_carry_i_8_n_3\ : STD_LOGIC;
  signal \add_ln840_31_fu_2585_p2__1_carry_i_9_n_3\ : STD_LOGIC;
  signal \add_ln840_31_fu_2585_p2__1_carry_n_3\ : STD_LOGIC;
  signal \add_ln840_31_fu_2585_p2__1_carry_n_4\ : STD_LOGIC;
  signal \add_ln840_31_fu_2585_p2__1_carry_n_5\ : STD_LOGIC;
  signal \add_ln840_31_fu_2585_p2__1_carry_n_6\ : STD_LOGIC;
  signal add_ln840_31_reg_3043 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_33_reg_2979 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_37_reg_2984 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln840_41_reg_2989 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln840_42_reg_2994 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_44_reg_2999 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_47_fu_2647_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \add_ln840_47_fu_2647_p2__1_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_47_fu_2647_p2__1_carry__0_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_47_fu_2647_p2__1_carry__0_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_47_fu_2647_p2__1_carry__0_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_47_fu_2647_p2__1_carry__0_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_47_fu_2647_p2__1_carry__0_i_6_n_3\ : STD_LOGIC;
  signal \add_ln840_47_fu_2647_p2__1_carry__0_i_7_n_3\ : STD_LOGIC;
  signal \add_ln840_47_fu_2647_p2__1_carry__0_i_8_n_3\ : STD_LOGIC;
  signal \add_ln840_47_fu_2647_p2__1_carry__0_n_4\ : STD_LOGIC;
  signal \add_ln840_47_fu_2647_p2__1_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln840_47_fu_2647_p2__1_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln840_47_fu_2647_p2__1_carry_i_10_n_3\ : STD_LOGIC;
  signal \add_ln840_47_fu_2647_p2__1_carry_i_11_n_3\ : STD_LOGIC;
  signal \add_ln840_47_fu_2647_p2__1_carry_i_12_n_3\ : STD_LOGIC;
  signal \add_ln840_47_fu_2647_p2__1_carry_i_13_n_3\ : STD_LOGIC;
  signal \add_ln840_47_fu_2647_p2__1_carry_i_14_n_3\ : STD_LOGIC;
  signal \add_ln840_47_fu_2647_p2__1_carry_i_15_n_3\ : STD_LOGIC;
  signal \add_ln840_47_fu_2647_p2__1_carry_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_47_fu_2647_p2__1_carry_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_47_fu_2647_p2__1_carry_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_47_fu_2647_p2__1_carry_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_47_fu_2647_p2__1_carry_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_47_fu_2647_p2__1_carry_i_6_n_3\ : STD_LOGIC;
  signal \add_ln840_47_fu_2647_p2__1_carry_i_7_n_3\ : STD_LOGIC;
  signal \add_ln840_47_fu_2647_p2__1_carry_i_8_n_3\ : STD_LOGIC;
  signal \add_ln840_47_fu_2647_p2__1_carry_i_9_n_3\ : STD_LOGIC;
  signal \add_ln840_47_fu_2647_p2__1_carry_n_3\ : STD_LOGIC;
  signal \add_ln840_47_fu_2647_p2__1_carry_n_4\ : STD_LOGIC;
  signal \add_ln840_47_fu_2647_p2__1_carry_n_5\ : STD_LOGIC;
  signal \add_ln840_47_fu_2647_p2__1_carry_n_6\ : STD_LOGIC;
  signal add_ln840_47_reg_3048 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_49_reg_3009 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_53_reg_3014 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln840_57_reg_3019 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln840_58_reg_3024 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_5_reg_2924 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln840_60_reg_3029 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_63_fu_2709_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \add_ln840_63_fu_2709_p2__1_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_63_fu_2709_p2__1_carry__0_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_63_fu_2709_p2__1_carry__0_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_63_fu_2709_p2__1_carry__0_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_63_fu_2709_p2__1_carry__0_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_63_fu_2709_p2__1_carry__0_i_6_n_3\ : STD_LOGIC;
  signal \add_ln840_63_fu_2709_p2__1_carry__0_i_7_n_3\ : STD_LOGIC;
  signal \add_ln840_63_fu_2709_p2__1_carry__0_i_8_n_3\ : STD_LOGIC;
  signal \add_ln840_63_fu_2709_p2__1_carry__0_n_4\ : STD_LOGIC;
  signal \add_ln840_63_fu_2709_p2__1_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln840_63_fu_2709_p2__1_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln840_63_fu_2709_p2__1_carry_i_10_n_3\ : STD_LOGIC;
  signal \add_ln840_63_fu_2709_p2__1_carry_i_11_n_3\ : STD_LOGIC;
  signal \add_ln840_63_fu_2709_p2__1_carry_i_12_n_3\ : STD_LOGIC;
  signal \add_ln840_63_fu_2709_p2__1_carry_i_13_n_3\ : STD_LOGIC;
  signal \add_ln840_63_fu_2709_p2__1_carry_i_14_n_3\ : STD_LOGIC;
  signal \add_ln840_63_fu_2709_p2__1_carry_i_15_n_3\ : STD_LOGIC;
  signal \add_ln840_63_fu_2709_p2__1_carry_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_63_fu_2709_p2__1_carry_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_63_fu_2709_p2__1_carry_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_63_fu_2709_p2__1_carry_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_63_fu_2709_p2__1_carry_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_63_fu_2709_p2__1_carry_i_6_n_3\ : STD_LOGIC;
  signal \add_ln840_63_fu_2709_p2__1_carry_i_7_n_3\ : STD_LOGIC;
  signal \add_ln840_63_fu_2709_p2__1_carry_i_8_n_3\ : STD_LOGIC;
  signal \add_ln840_63_fu_2709_p2__1_carry_i_9_n_3\ : STD_LOGIC;
  signal \add_ln840_63_fu_2709_p2__1_carry_n_3\ : STD_LOGIC;
  signal \add_ln840_63_fu_2709_p2__1_carry_n_4\ : STD_LOGIC;
  signal \add_ln840_63_fu_2709_p2__1_carry_n_5\ : STD_LOGIC;
  signal \add_ln840_63_fu_2709_p2__1_carry_n_6\ : STD_LOGIC;
  signal add_ln840_63_reg_3053 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_9_reg_2929 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ap_CS_iter1_fsm_state2 : STD_LOGIC;
  signal ap_CS_iter2_fsm_state3 : STD_LOGIC;
  signal ap_NS_iter1_fsm : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ap_NS_iter2_fsm : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ap_condition_2029 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg_i_1_n_3 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg_i_2_n_3 : STD_LOGIC;
  signal ap_sig_allocacmp_nf_2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ap_sig_allocacmp_nf_2__0\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal ap_sig_allocacmp_sf_1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_110 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_111 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_112 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_113 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_21 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_3 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_4 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_6 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_8 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_ready : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_38_weights_V_TREADY : STD_LOGIC;
  signal \i_fu_198_reg_n_3_[0]\ : STD_LOGIC;
  signal \i_fu_198_reg_n_3_[1]\ : STD_LOGIC;
  signal \i_fu_198_reg_n_3_[2]\ : STD_LOGIC;
  signal \i_fu_198_reg_n_3_[3]\ : STD_LOGIC;
  signal \i_fu_198_reg_n_3_[4]\ : STD_LOGIC;
  signal \i_fu_198_reg_n_3_[5]\ : STD_LOGIC;
  signal \i_fu_198_reg_n_3_[6]\ : STD_LOGIC;
  signal icmp_ln1039_1_fu_2761_p2 : STD_LOGIC;
  signal icmp_ln1039_1_fu_2761_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln1039_1_fu_2761_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln1039_1_fu_2761_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1039_1_fu_2761_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln1039_2_fu_2776_p2 : STD_LOGIC;
  signal icmp_ln1039_2_fu_2776_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln1039_2_fu_2776_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1039_2_fu_2776_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln1039_3_fu_2791_p2 : STD_LOGIC;
  signal icmp_ln1039_3_fu_2791_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln1039_3_fu_2791_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1039_3_fu_2791_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln1039_fu_2746_p2 : STD_LOGIC;
  signal icmp_ln1039_fu_2746_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln1039_fu_2746_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1039_fu_2746_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln249_fu_352_p2 : STD_LOGIC;
  signal icmp_ln249_reg_2894 : STD_LOGIC;
  signal icmp_ln249_reg_2894_pp0_iter1_reg : STD_LOGIC;
  signal \icmp_ln272_reg_2906_reg_n_3_[0]\ : STD_LOGIC;
  signal icmp_ln290_fu_2381_p2 : STD_LOGIC;
  signal icmp_ln290_reg_3034 : STD_LOGIC;
  signal \icmp_ln290_reg_3034[0]_i_10_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_3034[0]_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_3034[0]_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_3034[0]_i_6_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_3034[0]_i_7_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_3034[0]_i_8_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_3034[0]_i_9_n_3\ : STD_LOGIC;
  signal icmp_ln290_reg_3034_pp0_iter1_reg : STD_LOGIC;
  signal inputBuf_V_1_fu_222 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_1_fu_2220 : STD_LOGIC;
  signal inputBuf_V_2_fu_226 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_2_fu_2260 : STD_LOGIC;
  signal inputBuf_V_3_fu_230 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_3_fu_2300 : STD_LOGIC;
  signal inputBuf_V_fu_218 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_fu_2180 : STD_LOGIC;
  signal nf_1_fu_234 : STD_LOGIC;
  signal \nf_1_fu_234[31]_i_10_n_3\ : STD_LOGIC;
  signal \nf_1_fu_234[31]_i_4_n_3\ : STD_LOGIC;
  signal \nf_1_fu_234[31]_i_5_n_3\ : STD_LOGIC;
  signal \nf_1_fu_234[31]_i_6_n_3\ : STD_LOGIC;
  signal \nf_1_fu_234[31]_i_7_n_3\ : STD_LOGIC;
  signal \nf_1_fu_234[31]_i_8_n_3\ : STD_LOGIC;
  signal \nf_1_fu_234[31]_i_9_n_3\ : STD_LOGIC;
  signal \nf_1_fu_234_reg_n_3_[0]\ : STD_LOGIC;
  signal \nf_1_fu_234_reg_n_3_[10]\ : STD_LOGIC;
  signal \nf_1_fu_234_reg_n_3_[11]\ : STD_LOGIC;
  signal \nf_1_fu_234_reg_n_3_[12]\ : STD_LOGIC;
  signal \nf_1_fu_234_reg_n_3_[13]\ : STD_LOGIC;
  signal \nf_1_fu_234_reg_n_3_[14]\ : STD_LOGIC;
  signal \nf_1_fu_234_reg_n_3_[15]\ : STD_LOGIC;
  signal \nf_1_fu_234_reg_n_3_[16]\ : STD_LOGIC;
  signal \nf_1_fu_234_reg_n_3_[17]\ : STD_LOGIC;
  signal \nf_1_fu_234_reg_n_3_[18]\ : STD_LOGIC;
  signal \nf_1_fu_234_reg_n_3_[19]\ : STD_LOGIC;
  signal \nf_1_fu_234_reg_n_3_[1]\ : STD_LOGIC;
  signal \nf_1_fu_234_reg_n_3_[20]\ : STD_LOGIC;
  signal \nf_1_fu_234_reg_n_3_[21]\ : STD_LOGIC;
  signal \nf_1_fu_234_reg_n_3_[22]\ : STD_LOGIC;
  signal \nf_1_fu_234_reg_n_3_[23]\ : STD_LOGIC;
  signal \nf_1_fu_234_reg_n_3_[24]\ : STD_LOGIC;
  signal \nf_1_fu_234_reg_n_3_[25]\ : STD_LOGIC;
  signal \nf_1_fu_234_reg_n_3_[26]\ : STD_LOGIC;
  signal \nf_1_fu_234_reg_n_3_[27]\ : STD_LOGIC;
  signal \nf_1_fu_234_reg_n_3_[28]\ : STD_LOGIC;
  signal \nf_1_fu_234_reg_n_3_[29]\ : STD_LOGIC;
  signal \nf_1_fu_234_reg_n_3_[2]\ : STD_LOGIC;
  signal \nf_1_fu_234_reg_n_3_[30]\ : STD_LOGIC;
  signal \nf_1_fu_234_reg_n_3_[31]\ : STD_LOGIC;
  signal \nf_1_fu_234_reg_n_3_[3]\ : STD_LOGIC;
  signal \nf_1_fu_234_reg_n_3_[4]\ : STD_LOGIC;
  signal \nf_1_fu_234_reg_n_3_[5]\ : STD_LOGIC;
  signal \nf_1_fu_234_reg_n_3_[6]\ : STD_LOGIC;
  signal \nf_1_fu_234_reg_n_3_[7]\ : STD_LOGIC;
  signal \nf_1_fu_234_reg_n_3_[8]\ : STD_LOGIC;
  signal \nf_1_fu_234_reg_n_3_[9]\ : STD_LOGIC;
  signal nf_2_reg_2889 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal nf_fu_2392_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \nf_fu_2392_p2_carry__0_n_3\ : STD_LOGIC;
  signal \nf_fu_2392_p2_carry__0_n_4\ : STD_LOGIC;
  signal \nf_fu_2392_p2_carry__0_n_5\ : STD_LOGIC;
  signal \nf_fu_2392_p2_carry__0_n_6\ : STD_LOGIC;
  signal \nf_fu_2392_p2_carry__1_n_3\ : STD_LOGIC;
  signal \nf_fu_2392_p2_carry__1_n_4\ : STD_LOGIC;
  signal \nf_fu_2392_p2_carry__1_n_5\ : STD_LOGIC;
  signal \nf_fu_2392_p2_carry__1_n_6\ : STD_LOGIC;
  signal \nf_fu_2392_p2_carry__2_n_3\ : STD_LOGIC;
  signal \nf_fu_2392_p2_carry__2_n_4\ : STD_LOGIC;
  signal \nf_fu_2392_p2_carry__2_n_5\ : STD_LOGIC;
  signal \nf_fu_2392_p2_carry__2_n_6\ : STD_LOGIC;
  signal \nf_fu_2392_p2_carry__3_n_3\ : STD_LOGIC;
  signal \nf_fu_2392_p2_carry__3_n_4\ : STD_LOGIC;
  signal \nf_fu_2392_p2_carry__3_n_5\ : STD_LOGIC;
  signal \nf_fu_2392_p2_carry__3_n_6\ : STD_LOGIC;
  signal \nf_fu_2392_p2_carry__4_n_3\ : STD_LOGIC;
  signal \nf_fu_2392_p2_carry__4_n_4\ : STD_LOGIC;
  signal \nf_fu_2392_p2_carry__4_n_5\ : STD_LOGIC;
  signal \nf_fu_2392_p2_carry__4_n_6\ : STD_LOGIC;
  signal \nf_fu_2392_p2_carry__5_n_3\ : STD_LOGIC;
  signal \nf_fu_2392_p2_carry__5_n_4\ : STD_LOGIC;
  signal \nf_fu_2392_p2_carry__5_n_5\ : STD_LOGIC;
  signal \nf_fu_2392_p2_carry__5_n_6\ : STD_LOGIC;
  signal \nf_fu_2392_p2_carry__6_n_5\ : STD_LOGIC;
  signal \nf_fu_2392_p2_carry__6_n_6\ : STD_LOGIC;
  signal nf_fu_2392_p2_carry_n_3 : STD_LOGIC;
  signal nf_fu_2392_p2_carry_n_4 : STD_LOGIC;
  signal nf_fu_2392_p2_carry_n_5 : STD_LOGIC;
  signal nf_fu_2392_p2_carry_n_6 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_10 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_11 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_4 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_5 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_6 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_7 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_8 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_9 : STD_LOGIC;
  signal p_ZL7threshs_0_ce0 : STD_LOGIC;
  signal p_ZL7threshs_1_U_n_3 : STD_LOGIC;
  signal p_ZL7threshs_1_U_n_4 : STD_LOGIC;
  signal p_ZL7threshs_1_U_n_5 : STD_LOGIC;
  signal p_ZL7threshs_1_U_n_6 : STD_LOGIC;
  signal p_ZL7threshs_1_U_n_7 : STD_LOGIC;
  signal p_ZL7threshs_1_U_n_8 : STD_LOGIC;
  signal p_ZL7threshs_2_U_n_10 : STD_LOGIC;
  signal p_ZL7threshs_2_U_n_3 : STD_LOGIC;
  signal p_ZL7threshs_2_U_n_4 : STD_LOGIC;
  signal p_ZL7threshs_2_U_n_5 : STD_LOGIC;
  signal p_ZL7threshs_2_U_n_6 : STD_LOGIC;
  signal p_ZL7threshs_2_U_n_7 : STD_LOGIC;
  signal p_ZL7threshs_2_U_n_8 : STD_LOGIC;
  signal p_ZL7threshs_2_U_n_9 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_10 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_3 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_4 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_5 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_6 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_7 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_8 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_9 : STD_LOGIC;
  signal sf_2_fu_2375_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sf_2_fu_2375_p2_carry__0_n_3\ : STD_LOGIC;
  signal \sf_2_fu_2375_p2_carry__0_n_4\ : STD_LOGIC;
  signal \sf_2_fu_2375_p2_carry__0_n_5\ : STD_LOGIC;
  signal \sf_2_fu_2375_p2_carry__0_n_6\ : STD_LOGIC;
  signal \sf_2_fu_2375_p2_carry__1_n_3\ : STD_LOGIC;
  signal \sf_2_fu_2375_p2_carry__1_n_4\ : STD_LOGIC;
  signal \sf_2_fu_2375_p2_carry__1_n_5\ : STD_LOGIC;
  signal \sf_2_fu_2375_p2_carry__1_n_6\ : STD_LOGIC;
  signal \sf_2_fu_2375_p2_carry__2_n_3\ : STD_LOGIC;
  signal \sf_2_fu_2375_p2_carry__2_n_4\ : STD_LOGIC;
  signal \sf_2_fu_2375_p2_carry__2_n_5\ : STD_LOGIC;
  signal \sf_2_fu_2375_p2_carry__2_n_6\ : STD_LOGIC;
  signal \sf_2_fu_2375_p2_carry__3_n_3\ : STD_LOGIC;
  signal \sf_2_fu_2375_p2_carry__3_n_4\ : STD_LOGIC;
  signal \sf_2_fu_2375_p2_carry__3_n_5\ : STD_LOGIC;
  signal \sf_2_fu_2375_p2_carry__3_n_6\ : STD_LOGIC;
  signal \sf_2_fu_2375_p2_carry__4_n_3\ : STD_LOGIC;
  signal \sf_2_fu_2375_p2_carry__4_n_4\ : STD_LOGIC;
  signal \sf_2_fu_2375_p2_carry__4_n_5\ : STD_LOGIC;
  signal \sf_2_fu_2375_p2_carry__4_n_6\ : STD_LOGIC;
  signal \sf_2_fu_2375_p2_carry__5_n_3\ : STD_LOGIC;
  signal \sf_2_fu_2375_p2_carry__5_n_4\ : STD_LOGIC;
  signal \sf_2_fu_2375_p2_carry__5_n_5\ : STD_LOGIC;
  signal \sf_2_fu_2375_p2_carry__5_n_6\ : STD_LOGIC;
  signal \sf_2_fu_2375_p2_carry__6_n_5\ : STD_LOGIC;
  signal \sf_2_fu_2375_p2_carry__6_n_6\ : STD_LOGIC;
  signal sf_2_fu_2375_p2_carry_n_3 : STD_LOGIC;
  signal sf_2_fu_2375_p2_carry_n_4 : STD_LOGIC;
  signal sf_2_fu_2375_p2_carry_n_5 : STD_LOGIC;
  signal sf_2_fu_2375_p2_carry_n_6 : STD_LOGIC;
  signal sf_fu_194 : STD_LOGIC;
  signal \sf_fu_194_reg_n_3_[0]\ : STD_LOGIC;
  signal \sf_fu_194_reg_n_3_[10]\ : STD_LOGIC;
  signal \sf_fu_194_reg_n_3_[11]\ : STD_LOGIC;
  signal \sf_fu_194_reg_n_3_[12]\ : STD_LOGIC;
  signal \sf_fu_194_reg_n_3_[13]\ : STD_LOGIC;
  signal \sf_fu_194_reg_n_3_[14]\ : STD_LOGIC;
  signal \sf_fu_194_reg_n_3_[15]\ : STD_LOGIC;
  signal \sf_fu_194_reg_n_3_[16]\ : STD_LOGIC;
  signal \sf_fu_194_reg_n_3_[17]\ : STD_LOGIC;
  signal \sf_fu_194_reg_n_3_[18]\ : STD_LOGIC;
  signal \sf_fu_194_reg_n_3_[19]\ : STD_LOGIC;
  signal \sf_fu_194_reg_n_3_[1]\ : STD_LOGIC;
  signal \sf_fu_194_reg_n_3_[20]\ : STD_LOGIC;
  signal \sf_fu_194_reg_n_3_[21]\ : STD_LOGIC;
  signal \sf_fu_194_reg_n_3_[22]\ : STD_LOGIC;
  signal \sf_fu_194_reg_n_3_[23]\ : STD_LOGIC;
  signal \sf_fu_194_reg_n_3_[24]\ : STD_LOGIC;
  signal \sf_fu_194_reg_n_3_[25]\ : STD_LOGIC;
  signal \sf_fu_194_reg_n_3_[26]\ : STD_LOGIC;
  signal \sf_fu_194_reg_n_3_[27]\ : STD_LOGIC;
  signal \sf_fu_194_reg_n_3_[28]\ : STD_LOGIC;
  signal \sf_fu_194_reg_n_3_[29]\ : STD_LOGIC;
  signal \sf_fu_194_reg_n_3_[2]\ : STD_LOGIC;
  signal \sf_fu_194_reg_n_3_[30]\ : STD_LOGIC;
  signal \sf_fu_194_reg_n_3_[31]\ : STD_LOGIC;
  signal \sf_fu_194_reg_n_3_[3]\ : STD_LOGIC;
  signal \sf_fu_194_reg_n_3_[4]\ : STD_LOGIC;
  signal \sf_fu_194_reg_n_3_[5]\ : STD_LOGIC;
  signal \sf_fu_194_reg_n_3_[6]\ : STD_LOGIC;
  signal \sf_fu_194_reg_n_3_[7]\ : STD_LOGIC;
  signal \sf_fu_194_reg_n_3_[8]\ : STD_LOGIC;
  signal \sf_fu_194_reg_n_3_[9]\ : STD_LOGIC;
  signal xor_ln1019_123_reg_3004 : STD_LOGIC;
  signal xor_ln1019_27_reg_2914 : STD_LOGIC;
  signal xor_ln1019_59_reg_2944 : STD_LOGIC;
  signal xor_ln1019_91_reg_2974 : STD_LOGIC;
  signal \NLW_add_ln840_15_fu_2523_p2__1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln840_31_fu_2585_p2__1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln840_47_fu_2647_p2__1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln840_63_fu_2709_p2__1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_icmp_ln1039_1_fu_2761_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_1_fu_2761_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_1_fu_2761_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_icmp_ln1039_2_fu_2776_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_2_fu_2776_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_2_fu_2776_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_icmp_ln1039_3_fu_2791_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_3_fu_2791_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_3_fu_2791_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_icmp_ln1039_fu_2746_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_fu_2746_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_fu_2746_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_nf_fu_2392_p2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nf_fu_2392_p2_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sf_2_fu_2375_p2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sf_2_fu_2375_p2_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_2\ : label is "soft_lutpair386";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \add_ln840_15_fu_2523_p2__1_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln840_15_fu_2523_p2__1_carry__0\ : label is 35;
  attribute SOFT_HLUTNM of \add_ln840_15_fu_2523_p2__1_carry_i_11\ : label is "soft_lutpair387";
  attribute HLUTNM : string;
  attribute HLUTNM of \add_ln840_15_fu_2523_p2__1_carry_i_3\ : label is "lutpair68";
  attribute HLUTNM of \add_ln840_15_fu_2523_p2__1_carry_i_7\ : label is "lutpair68";
  attribute SOFT_HLUTNM of \add_ln840_15_fu_2523_p2__1_carry_i_8\ : label is "soft_lutpair387";
  attribute ADDER_THRESHOLD of \add_ln840_31_fu_2585_p2__1_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln840_31_fu_2585_p2__1_carry__0\ : label is 35;
  attribute SOFT_HLUTNM of \add_ln840_31_fu_2585_p2__1_carry_i_11\ : label is "soft_lutpair388";
  attribute HLUTNM of \add_ln840_31_fu_2585_p2__1_carry_i_3\ : label is "lutpair69";
  attribute HLUTNM of \add_ln840_31_fu_2585_p2__1_carry_i_7\ : label is "lutpair69";
  attribute SOFT_HLUTNM of \add_ln840_31_fu_2585_p2__1_carry_i_8\ : label is "soft_lutpair388";
  attribute ADDER_THRESHOLD of \add_ln840_47_fu_2647_p2__1_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln840_47_fu_2647_p2__1_carry__0\ : label is 35;
  attribute SOFT_HLUTNM of \add_ln840_47_fu_2647_p2__1_carry_i_11\ : label is "soft_lutpair389";
  attribute HLUTNM of \add_ln840_47_fu_2647_p2__1_carry_i_3\ : label is "lutpair70";
  attribute HLUTNM of \add_ln840_47_fu_2647_p2__1_carry_i_7\ : label is "lutpair70";
  attribute SOFT_HLUTNM of \add_ln840_47_fu_2647_p2__1_carry_i_8\ : label is "soft_lutpair389";
  attribute ADDER_THRESHOLD of \add_ln840_63_fu_2709_p2__1_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln840_63_fu_2709_p2__1_carry__0\ : label is 35;
  attribute SOFT_HLUTNM of \add_ln840_63_fu_2709_p2__1_carry_i_11\ : label is "soft_lutpair390";
  attribute HLUTNM of \add_ln840_63_fu_2709_p2__1_carry_i_3\ : label is "lutpair71";
  attribute HLUTNM of \add_ln840_63_fu_2709_p2__1_carry_i_7\ : label is "lutpair71";
  attribute SOFT_HLUTNM of \add_ln840_63_fu_2709_p2__1_carry_i_8\ : label is "soft_lutpair390";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \ap_CS_iter1_fsm_reg[1]\ : label is "ap_ST_iter1_fsm_state0:01,ap_ST_iter1_fsm_state2:10";
  attribute FSM_ENCODED_STATES of \ap_CS_iter2_fsm_reg[1]\ : label is "ap_ST_iter2_fsm_state0:01,ap_ST_iter2_fsm_state3:10";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter2_reg_i_2 : label is "soft_lutpair386";
  attribute ADDER_THRESHOLD of nf_fu_2392_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \nf_fu_2392_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_fu_2392_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_fu_2392_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_fu_2392_p2_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_fu_2392_p2_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_fu_2392_p2_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_fu_2392_p2_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of sf_2_fu_2375_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \sf_2_fu_2375_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_2_fu_2375_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_2_fu_2375_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_2_fu_2375_p2_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_2_fu_2375_p2_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_2_fu_2375_p2_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_2_fu_2375_p2_carry__6\ : label is 35;
begin
B_V_data_1_sel_wr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF00800000"
    )
        port map (
      I0 => out_V_TREADY_int_regslice,
      I1 => Q(2),
      I2 => icmp_ln290_reg_3034_pp0_iter1_reg,
      I3 => icmp_ln249_reg_2894_pp0_iter1_reg,
      I4 => ap_CS_iter2_fsm_state3,
      I5 => B_V_data_1_sel_wr,
      O => \B_V_data_1_state_reg[1]\
    );
\B_V_data_1_state[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => ap_CS_iter2_fsm_state3,
      I1 => icmp_ln249_reg_2894_pp0_iter1_reg,
      I2 => icmp_ln290_reg_3034_pp0_iter1_reg,
      I3 => Q(2),
      I4 => out_V_TREADY_int_regslice,
      O => B_V_data_1_sel_wr01_out
    );
\add_i_i_i3_15126_fu_202[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_ZL7threshs_0_ce0,
      I1 => icmp_ln249_reg_2894,
      O => add_i_i_i3_15126_fu_2020
    );
\add_i_i_i3_15126_fu_202_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_15126_fu_2020,
      D => add_ln840_15_fu_2523_p2(0),
      Q => add_ln840_15_reg_3038(0),
      R => '0'
    );
\add_i_i_i3_15126_fu_202_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_15126_fu_2020,
      D => add_ln840_15_fu_2523_p2(1),
      Q => add_ln840_15_reg_3038(1),
      R => '0'
    );
\add_i_i_i3_15126_fu_202_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_15126_fu_2020,
      D => add_ln840_15_fu_2523_p2(2),
      Q => add_ln840_15_reg_3038(2),
      R => '0'
    );
\add_i_i_i3_15126_fu_202_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_15126_fu_2020,
      D => add_ln840_15_fu_2523_p2(3),
      Q => add_ln840_15_reg_3038(3),
      R => '0'
    );
\add_i_i_i3_15126_fu_202_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_15126_fu_2020,
      D => add_ln840_15_fu_2523_p2(4),
      Q => add_ln840_15_reg_3038(4),
      R => '0'
    );
\add_i_i_i3_15126_fu_202_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_15126_fu_2020,
      D => add_ln840_15_fu_2523_p2(5),
      Q => add_ln840_15_reg_3038(5),
      R => '0'
    );
\add_i_i_i3_15126_fu_202_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_15126_fu_2020,
      D => add_ln840_15_fu_2523_p2(6),
      Q => add_ln840_15_reg_3038(6),
      R => '0'
    );
\add_i_i_i3_15126_fu_202_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_15126_fu_2020,
      D => add_ln840_15_fu_2523_p2(7),
      Q => add_ln840_15_reg_3038(7),
      R => '0'
    );
\add_i_i_i3_1_15128_fu_206_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_15126_fu_2020,
      D => add_ln840_31_fu_2585_p2(0),
      Q => add_ln840_31_reg_3043(0),
      R => '0'
    );
\add_i_i_i3_1_15128_fu_206_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_15126_fu_2020,
      D => add_ln840_31_fu_2585_p2(1),
      Q => add_ln840_31_reg_3043(1),
      R => '0'
    );
\add_i_i_i3_1_15128_fu_206_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_15126_fu_2020,
      D => add_ln840_31_fu_2585_p2(2),
      Q => add_ln840_31_reg_3043(2),
      R => '0'
    );
\add_i_i_i3_1_15128_fu_206_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_15126_fu_2020,
      D => add_ln840_31_fu_2585_p2(3),
      Q => add_ln840_31_reg_3043(3),
      R => '0'
    );
\add_i_i_i3_1_15128_fu_206_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_15126_fu_2020,
      D => add_ln840_31_fu_2585_p2(4),
      Q => add_ln840_31_reg_3043(4),
      R => '0'
    );
\add_i_i_i3_1_15128_fu_206_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_15126_fu_2020,
      D => add_ln840_31_fu_2585_p2(5),
      Q => add_ln840_31_reg_3043(5),
      R => '0'
    );
\add_i_i_i3_1_15128_fu_206_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_15126_fu_2020,
      D => add_ln840_31_fu_2585_p2(6),
      Q => add_ln840_31_reg_3043(6),
      R => '0'
    );
\add_i_i_i3_1_15128_fu_206_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_15126_fu_2020,
      D => add_ln840_31_fu_2585_p2(7),
      Q => add_ln840_31_reg_3043(7),
      R => '0'
    );
\add_i_i_i3_2_15130_fu_210_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_15126_fu_2020,
      D => add_ln840_47_fu_2647_p2(0),
      Q => add_ln840_47_reg_3048(0),
      R => '0'
    );
\add_i_i_i3_2_15130_fu_210_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_15126_fu_2020,
      D => add_ln840_47_fu_2647_p2(1),
      Q => add_ln840_47_reg_3048(1),
      R => '0'
    );
\add_i_i_i3_2_15130_fu_210_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_15126_fu_2020,
      D => add_ln840_47_fu_2647_p2(2),
      Q => add_ln840_47_reg_3048(2),
      R => '0'
    );
\add_i_i_i3_2_15130_fu_210_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_15126_fu_2020,
      D => add_ln840_47_fu_2647_p2(3),
      Q => add_ln840_47_reg_3048(3),
      R => '0'
    );
\add_i_i_i3_2_15130_fu_210_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_15126_fu_2020,
      D => add_ln840_47_fu_2647_p2(4),
      Q => add_ln840_47_reg_3048(4),
      R => '0'
    );
\add_i_i_i3_2_15130_fu_210_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_15126_fu_2020,
      D => add_ln840_47_fu_2647_p2(5),
      Q => add_ln840_47_reg_3048(5),
      R => '0'
    );
\add_i_i_i3_2_15130_fu_210_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_15126_fu_2020,
      D => add_ln840_47_fu_2647_p2(6),
      Q => add_ln840_47_reg_3048(6),
      R => '0'
    );
\add_i_i_i3_2_15130_fu_210_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_15126_fu_2020,
      D => add_ln840_47_fu_2647_p2(7),
      Q => add_ln840_47_reg_3048(7),
      R => '0'
    );
\add_i_i_i3_3_15132_fu_214_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_15126_fu_2020,
      D => add_ln840_63_fu_2709_p2(0),
      Q => add_ln840_63_reg_3053(0),
      R => '0'
    );
\add_i_i_i3_3_15132_fu_214_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_15126_fu_2020,
      D => add_ln840_63_fu_2709_p2(1),
      Q => add_ln840_63_reg_3053(1),
      R => '0'
    );
\add_i_i_i3_3_15132_fu_214_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_15126_fu_2020,
      D => add_ln840_63_fu_2709_p2(2),
      Q => add_ln840_63_reg_3053(2),
      R => '0'
    );
\add_i_i_i3_3_15132_fu_214_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_15126_fu_2020,
      D => add_ln840_63_fu_2709_p2(3),
      Q => add_ln840_63_reg_3053(3),
      R => '0'
    );
\add_i_i_i3_3_15132_fu_214_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_15126_fu_2020,
      D => add_ln840_63_fu_2709_p2(4),
      Q => add_ln840_63_reg_3053(4),
      R => '0'
    );
\add_i_i_i3_3_15132_fu_214_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_15126_fu_2020,
      D => add_ln840_63_fu_2709_p2(5),
      Q => add_ln840_63_reg_3053(5),
      R => '0'
    );
\add_i_i_i3_3_15132_fu_214_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_15126_fu_2020,
      D => add_ln840_63_fu_2709_p2(6),
      Q => add_ln840_63_reg_3053(6),
      R => '0'
    );
\add_i_i_i3_3_15132_fu_214_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_15126_fu_2020,
      D => add_ln840_63_fu_2709_p2(7),
      Q => add_ln840_63_reg_3053(7),
      R => '0'
    );
\add_ln840_10_reg_2934_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_weights_V_TREADY,
      D => \add_ln840_10_reg_2934_reg[1]_0\(0),
      Q => add_ln840_10_reg_2934(0),
      R => '0'
    );
\add_ln840_10_reg_2934_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_weights_V_TREADY,
      D => \add_ln840_10_reg_2934_reg[1]_0\(1),
      Q => add_ln840_10_reg_2934(1),
      R => '0'
    );
\add_ln840_12_reg_2939_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_weights_V_TREADY,
      D => \add_ln840_12_reg_2939_reg[1]_0\(0),
      Q => add_ln840_12_reg_2939(0),
      R => '0'
    );
\add_ln840_12_reg_2939_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_weights_V_TREADY,
      D => \add_ln840_12_reg_2939_reg[1]_0\(1),
      Q => add_ln840_12_reg_2939(1),
      R => '0'
    );
\add_ln840_15_fu_2523_p2__1_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln840_15_fu_2523_p2__1_carry_n_3\,
      CO(2) => \add_ln840_15_fu_2523_p2__1_carry_n_4\,
      CO(1) => \add_ln840_15_fu_2523_p2__1_carry_n_5\,
      CO(0) => \add_ln840_15_fu_2523_p2__1_carry_n_6\,
      CYINIT => '0',
      DI(3) => \add_ln840_15_fu_2523_p2__1_carry_i_1_n_3\,
      DI(2) => \add_ln840_15_fu_2523_p2__1_carry_i_2_n_3\,
      DI(1) => \add_ln840_15_fu_2523_p2__1_carry_i_3_n_3\,
      DI(0) => '0',
      O(3 downto 0) => add_ln840_15_fu_2523_p2(3 downto 0),
      S(3) => \add_ln840_15_fu_2523_p2__1_carry_i_4_n_3\,
      S(2) => \add_ln840_15_fu_2523_p2__1_carry_i_5_n_3\,
      S(1) => \add_ln840_15_fu_2523_p2__1_carry_i_6_n_3\,
      S(0) => \add_ln840_15_fu_2523_p2__1_carry_i_7_n_3\
    );
\add_ln840_15_fu_2523_p2__1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_15_fu_2523_p2__1_carry_n_3\,
      CO(3) => \NLW_add_ln840_15_fu_2523_p2__1_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \add_ln840_15_fu_2523_p2__1_carry__0_n_4\,
      CO(1) => \add_ln840_15_fu_2523_p2__1_carry__0_n_5\,
      CO(0) => \add_ln840_15_fu_2523_p2__1_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \add_ln840_15_fu_2523_p2__1_carry__0_i_1_n_3\,
      DI(0) => \add_ln840_15_fu_2523_p2__1_carry__0_i_2_n_3\,
      O(3 downto 0) => add_ln840_15_fu_2523_p2(7 downto 4),
      S(3) => \add_ln840_15_fu_2523_p2__1_carry__0_i_3_n_3\,
      S(2) => \add_ln840_15_fu_2523_p2__1_carry__0_i_4_n_3\,
      S(1) => \add_ln840_15_fu_2523_p2__1_carry__0_i_5_n_3\,
      S(0) => \add_ln840_15_fu_2523_p2__1_carry__0_i_6_n_3\
    );
\add_ln840_15_fu_2523_p2__1_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0208080808080808"
    )
        port map (
      I0 => \add_ln840_15_fu_2523_p2__1_carry__0_i_7_n_3\,
      I1 => add_ln840_15_reg_3038(4),
      I2 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I3 => add_ln840_15_reg_3038(3),
      I4 => \add_ln840_15_fu_2523_p2__1_carry_i_13_n_3\,
      I5 => add_ln840_15_reg_3038(2),
      O => \add_ln840_15_fu_2523_p2__1_carry__0_i_1_n_3\
    );
\add_ln840_15_fu_2523_p2__1_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"12220000"
    )
        port map (
      I0 => add_ln840_15_reg_3038(3),
      I1 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I2 => add_ln840_15_reg_3038(2),
      I3 => \add_ln840_15_fu_2523_p2__1_carry_i_13_n_3\,
      I4 => \add_ln840_15_fu_2523_p2__1_carry_i_12_n_3\,
      O => \add_ln840_15_fu_2523_p2__1_carry__0_i_2_n_3\
    );
\add_ln840_15_fu_2523_p2__1_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_15_reg_3038(6),
      I1 => add_ln840_15_reg_3038(5),
      I2 => add_ln840_15_reg_3038(4),
      I3 => \add_ln840_15_fu_2523_p2__1_carry__0_i_8_n_3\,
      I4 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I5 => add_ln840_15_reg_3038(7),
      O => \add_ln840_15_fu_2523_p2__1_carry__0_i_3_n_3\
    );
\add_ln840_15_fu_2523_p2__1_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \add_ln840_15_fu_2523_p2__1_carry__0_i_8_n_3\,
      I1 => add_ln840_15_reg_3038(4),
      I2 => add_ln840_15_reg_3038(5),
      I3 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I4 => add_ln840_15_reg_3038(6),
      O => \add_ln840_15_fu_2523_p2__1_carry__0_i_4_n_3\
    );
\add_ln840_15_fu_2523_p2__1_carry__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A306A60C"
    )
        port map (
      I0 => \add_ln840_15_fu_2523_p2__1_carry__0_i_7_n_3\,
      I1 => add_ln840_15_reg_3038(5),
      I2 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I3 => \add_ln840_15_fu_2523_p2__1_carry__0_i_8_n_3\,
      I4 => add_ln840_15_reg_3038(4),
      O => \add_ln840_15_fu_2523_p2__1_carry__0_i_5_n_3\
    );
\add_ln840_15_fu_2523_p2__1_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \add_ln840_15_fu_2523_p2__1_carry__0_i_2_n_3\,
      I1 => \add_ln840_15_fu_2523_p2__1_carry__0_i_8_n_3\,
      I2 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I3 => add_ln840_15_reg_3038(4),
      I4 => \add_ln840_15_fu_2523_p2__1_carry__0_i_7_n_3\,
      O => \add_ln840_15_fu_2523_p2__1_carry__0_i_6_n_3\
    );
\add_ln840_15_fu_2523_p2__1_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A880000000000000"
    )
        port map (
      I0 => \add_ln840_15_fu_2523_p2__1_carry_i_15_n_3\,
      I1 => add_ln840_9_reg_2929(1),
      I2 => add_ln840_12_reg_2939(1),
      I3 => add_ln840_5_reg_2924(1),
      I4 => add_ln840_5_reg_2924(2),
      I5 => add_ln840_9_reg_2929(2),
      O => \add_ln840_15_fu_2523_p2__1_carry__0_i_7_n_3\
    );
\add_ln840_15_fu_2523_p2__1_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A08080000000000"
    )
        port map (
      I0 => add_ln840_15_reg_3038(3),
      I1 => add_ln840_15_reg_3038(1),
      I2 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I3 => add_ln840_1_reg_2919(1),
      I4 => \add_ln840_15_fu_2523_p2__1_carry_i_8_n_3\,
      I5 => add_ln840_15_reg_3038(2),
      O => \add_ln840_15_fu_2523_p2__1_carry__0_i_8_n_3\
    );
\add_ln840_15_fu_2523_p2__1_carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C113F22000000000"
    )
        port map (
      I0 => add_ln840_15_reg_3038(1),
      I1 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I2 => add_ln840_1_reg_2919(1),
      I3 => \add_ln840_15_fu_2523_p2__1_carry_i_8_n_3\,
      I4 => add_ln840_15_reg_3038(2),
      I5 => \add_ln840_15_fu_2523_p2__1_carry_i_9_n_3\,
      O => \add_ln840_15_fu_2523_p2__1_carry_i_1_n_3\
    );
\add_ln840_15_fu_2523_p2__1_carry_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E81717E817E8E817"
    )
        port map (
      I0 => add_ln840_5_reg_2924(0),
      I1 => add_ln840_12_reg_2939(0),
      I2 => add_ln840_9_reg_2929(0),
      I3 => add_ln840_12_reg_2939(1),
      I4 => add_ln840_9_reg_2929(1),
      I5 => add_ln840_5_reg_2924(1),
      O => \add_ln840_15_fu_2523_p2__1_carry_i_10_n_3\
    );
\add_ln840_15_fu_2523_p2__1_carry_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I1 => add_ln840_15_reg_3038(0),
      I2 => xor_ln1019_27_reg_2914,
      I3 => add_ln840_1_reg_2919(0),
      O => \add_ln840_15_fu_2523_p2__1_carry_i_11_n_3\
    );
\add_ln840_15_fu_2523_p2__1_carry_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777E7EEEEEE8E888"
    )
        port map (
      I0 => add_ln840_9_reg_2929(2),
      I1 => add_ln840_5_reg_2924(2),
      I2 => add_ln840_5_reg_2924(1),
      I3 => add_ln840_12_reg_2939(1),
      I4 => add_ln840_9_reg_2929(1),
      I5 => \add_ln840_15_fu_2523_p2__1_carry_i_15_n_3\,
      O => \add_ln840_15_fu_2523_p2__1_carry_i_12_n_3\
    );
\add_ln840_15_fu_2523_p2__1_carry_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2323220F2202020"
    )
        port map (
      I0 => add_ln840_15_reg_3038(1),
      I1 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I2 => add_ln840_1_reg_2919(1),
      I3 => xor_ln1019_27_reg_2914,
      I4 => add_ln840_1_reg_2919(0),
      I5 => add_ln840_15_reg_3038(0),
      O => \add_ln840_15_fu_2523_p2__1_carry_i_13_n_3\
    );
\add_ln840_15_fu_2523_p2__1_carry_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888817E87777E817"
    )
        port map (
      I0 => xor_ln1019_27_reg_2914,
      I1 => add_ln840_1_reg_2919(0),
      I2 => add_ln840_15_reg_3038(0),
      I3 => add_ln840_15_reg_3038(1),
      I4 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I5 => add_ln840_1_reg_2919(1),
      O => \add_ln840_15_fu_2523_p2__1_carry_i_14_n_3\
    );
\add_ln840_15_fu_2523_p2__1_carry_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E80000E800E8E800"
    )
        port map (
      I0 => add_ln840_5_reg_2924(0),
      I1 => add_ln840_12_reg_2939(0),
      I2 => add_ln840_9_reg_2929(0),
      I3 => add_ln840_12_reg_2939(1),
      I4 => add_ln840_9_reg_2929(1),
      I5 => add_ln840_5_reg_2924(1),
      O => \add_ln840_15_fu_2523_p2__1_carry_i_15_n_3\
    );
\add_ln840_15_fu_2523_p2__1_carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59A60000FFFF59A6"
    )
        port map (
      I0 => \add_ln840_15_fu_2523_p2__1_carry_i_8_n_3\,
      I1 => add_ln840_15_reg_3038(1),
      I2 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I3 => add_ln840_1_reg_2919(1),
      I4 => add_ln840_10_reg_2934(1),
      I5 => \add_ln840_15_fu_2523_p2__1_carry_i_10_n_3\,
      O => \add_ln840_15_fu_2523_p2__1_carry_i_2_n_3\
    );
\add_ln840_15_fu_2523_p2__1_carry_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8EE8"
    )
        port map (
      I0 => add_ln840_10_reg_2934(0),
      I1 => \add_ln840_15_fu_2523_p2__1_carry_i_11_n_3\,
      I2 => add_ln840_9_reg_2929(0),
      I3 => add_ln840_12_reg_2939(0),
      I4 => add_ln840_5_reg_2924(0),
      O => \add_ln840_15_fu_2523_p2__1_carry_i_3_n_3\
    );
\add_ln840_15_fu_2523_p2__1_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666699966669666"
    )
        port map (
      I0 => \add_ln840_15_fu_2523_p2__1_carry_i_1_n_3\,
      I1 => \add_ln840_15_fu_2523_p2__1_carry_i_12_n_3\,
      I2 => \add_ln840_15_fu_2523_p2__1_carry_i_13_n_3\,
      I3 => add_ln840_15_reg_3038(2),
      I4 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I5 => add_ln840_15_reg_3038(3),
      O => \add_ln840_15_fu_2523_p2__1_carry_i_4_n_3\
    );
\add_ln840_15_fu_2523_p2__1_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \add_ln840_15_fu_2523_p2__1_carry_i_2_n_3\,
      I1 => \add_ln840_15_fu_2523_p2__1_carry_i_9_n_3\,
      I2 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I3 => add_ln840_15_reg_3038(2),
      I4 => \add_ln840_15_fu_2523_p2__1_carry_i_13_n_3\,
      O => \add_ln840_15_fu_2523_p2__1_carry_i_5_n_3\
    );
\add_ln840_15_fu_2523_p2__1_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln840_15_fu_2523_p2__1_carry_i_3_n_3\,
      I1 => add_ln840_10_reg_2934(1),
      I2 => \add_ln840_15_fu_2523_p2__1_carry_i_10_n_3\,
      I3 => \add_ln840_15_fu_2523_p2__1_carry_i_14_n_3\,
      O => \add_ln840_15_fu_2523_p2__1_carry_i_6_n_3\
    );
\add_ln840_15_fu_2523_p2__1_carry_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln840_10_reg_2934(0),
      I1 => \add_ln840_15_fu_2523_p2__1_carry_i_11_n_3\,
      I2 => add_ln840_9_reg_2929(0),
      I3 => add_ln840_12_reg_2939(0),
      I4 => add_ln840_5_reg_2924(0),
      O => \add_ln840_15_fu_2523_p2__1_carry_i_7_n_3\
    );
\add_ln840_15_fu_2523_p2__1_carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => add_ln840_15_reg_3038(0),
      I1 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I2 => add_ln840_1_reg_2919(0),
      I3 => xor_ln1019_27_reg_2914,
      O => \add_ln840_15_fu_2523_p2__1_carry_i_8_n_3\
    );
\add_ln840_15_fu_2523_p2__1_carry_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln840_15_fu_2523_p2__1_carry_i_15_n_3\,
      I1 => add_ln840_9_reg_2929(2),
      I2 => add_ln840_5_reg_2924(2),
      I3 => add_ln840_5_reg_2924(1),
      I4 => add_ln840_12_reg_2939(1),
      I5 => add_ln840_9_reg_2929(1),
      O => \add_ln840_15_fu_2523_p2__1_carry_i_9_n_3\
    );
\add_ln840_17_reg_2949_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_weights_V_TREADY,
      D => \add_ln840_17_reg_2949_reg[1]_0\(0),
      Q => add_ln840_17_reg_2949(0),
      R => '0'
    );
\add_ln840_17_reg_2949_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_weights_V_TREADY,
      D => \add_ln840_17_reg_2949_reg[1]_0\(1),
      Q => add_ln840_17_reg_2949(1),
      R => '0'
    );
\add_ln840_1_reg_2919_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_weights_V_TREADY,
      D => \add_ln840_1_reg_2919_reg[1]_0\(0),
      Q => add_ln840_1_reg_2919(0),
      R => '0'
    );
\add_ln840_1_reg_2919_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_weights_V_TREADY,
      D => \add_ln840_1_reg_2919_reg[1]_0\(1),
      Q => add_ln840_1_reg_2919(1),
      R => '0'
    );
\add_ln840_21_reg_2954_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_weights_V_TREADY,
      D => \add_ln840_21_reg_2954_reg[2]_0\(0),
      Q => add_ln840_21_reg_2954(0),
      R => '0'
    );
\add_ln840_21_reg_2954_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_weights_V_TREADY,
      D => \add_ln840_21_reg_2954_reg[2]_0\(1),
      Q => add_ln840_21_reg_2954(1),
      R => '0'
    );
\add_ln840_21_reg_2954_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_weights_V_TREADY,
      D => \add_ln840_21_reg_2954_reg[2]_0\(2),
      Q => add_ln840_21_reg_2954(2),
      R => '0'
    );
\add_ln840_25_reg_2959_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_weights_V_TREADY,
      D => \add_ln840_25_reg_2959_reg[2]_0\(0),
      Q => add_ln840_25_reg_2959(0),
      R => '0'
    );
\add_ln840_25_reg_2959_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_weights_V_TREADY,
      D => \add_ln840_25_reg_2959_reg[2]_0\(1),
      Q => add_ln840_25_reg_2959(1),
      R => '0'
    );
\add_ln840_25_reg_2959_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_weights_V_TREADY,
      D => \add_ln840_25_reg_2959_reg[2]_0\(2),
      Q => add_ln840_25_reg_2959(2),
      R => '0'
    );
\add_ln840_26_reg_2964_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_weights_V_TREADY,
      D => \add_ln840_26_reg_2964_reg[1]_0\(0),
      Q => add_ln840_26_reg_2964(0),
      R => '0'
    );
\add_ln840_26_reg_2964_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_weights_V_TREADY,
      D => \add_ln840_26_reg_2964_reg[1]_0\(1),
      Q => add_ln840_26_reg_2964(1),
      R => '0'
    );
\add_ln840_28_reg_2969_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_weights_V_TREADY,
      D => \add_ln840_28_reg_2969_reg[1]_0\(0),
      Q => add_ln840_28_reg_2969(0),
      R => '0'
    );
\add_ln840_28_reg_2969_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_weights_V_TREADY,
      D => \add_ln840_28_reg_2969_reg[1]_0\(1),
      Q => add_ln840_28_reg_2969(1),
      R => '0'
    );
\add_ln840_31_fu_2585_p2__1_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln840_31_fu_2585_p2__1_carry_n_3\,
      CO(2) => \add_ln840_31_fu_2585_p2__1_carry_n_4\,
      CO(1) => \add_ln840_31_fu_2585_p2__1_carry_n_5\,
      CO(0) => \add_ln840_31_fu_2585_p2__1_carry_n_6\,
      CYINIT => '0',
      DI(3) => \add_ln840_31_fu_2585_p2__1_carry_i_1_n_3\,
      DI(2) => \add_ln840_31_fu_2585_p2__1_carry_i_2_n_3\,
      DI(1) => \add_ln840_31_fu_2585_p2__1_carry_i_3_n_3\,
      DI(0) => '0',
      O(3 downto 0) => add_ln840_31_fu_2585_p2(3 downto 0),
      S(3) => \add_ln840_31_fu_2585_p2__1_carry_i_4_n_3\,
      S(2) => \add_ln840_31_fu_2585_p2__1_carry_i_5_n_3\,
      S(1) => \add_ln840_31_fu_2585_p2__1_carry_i_6_n_3\,
      S(0) => \add_ln840_31_fu_2585_p2__1_carry_i_7_n_3\
    );
\add_ln840_31_fu_2585_p2__1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_31_fu_2585_p2__1_carry_n_3\,
      CO(3) => \NLW_add_ln840_31_fu_2585_p2__1_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \add_ln840_31_fu_2585_p2__1_carry__0_n_4\,
      CO(1) => \add_ln840_31_fu_2585_p2__1_carry__0_n_5\,
      CO(0) => \add_ln840_31_fu_2585_p2__1_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \add_ln840_31_fu_2585_p2__1_carry__0_i_1_n_3\,
      DI(0) => \add_ln840_31_fu_2585_p2__1_carry__0_i_2_n_3\,
      O(3 downto 0) => add_ln840_31_fu_2585_p2(7 downto 4),
      S(3) => \add_ln840_31_fu_2585_p2__1_carry__0_i_3_n_3\,
      S(2) => \add_ln840_31_fu_2585_p2__1_carry__0_i_4_n_3\,
      S(1) => \add_ln840_31_fu_2585_p2__1_carry__0_i_5_n_3\,
      S(0) => \add_ln840_31_fu_2585_p2__1_carry__0_i_6_n_3\
    );
\add_ln840_31_fu_2585_p2__1_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808020808080808"
    )
        port map (
      I0 => \add_ln840_31_fu_2585_p2__1_carry__0_i_7_n_3\,
      I1 => add_ln840_31_reg_3043(4),
      I2 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I3 => add_ln840_31_reg_3043(3),
      I4 => \add_ln840_31_fu_2585_p2__1_carry_i_13_n_3\,
      I5 => add_ln840_31_reg_3043(2),
      O => \add_ln840_31_fu_2585_p2__1_carry__0_i_1_n_3\
    );
\add_ln840_31_fu_2585_p2__1_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22120000"
    )
        port map (
      I0 => add_ln840_31_reg_3043(3),
      I1 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I2 => add_ln840_31_reg_3043(2),
      I3 => \add_ln840_31_fu_2585_p2__1_carry_i_13_n_3\,
      I4 => \add_ln840_31_fu_2585_p2__1_carry_i_12_n_3\,
      O => \add_ln840_31_fu_2585_p2__1_carry__0_i_2_n_3\
    );
\add_ln840_31_fu_2585_p2__1_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_31_reg_3043(6),
      I1 => add_ln840_31_reg_3043(5),
      I2 => add_ln840_31_reg_3043(4),
      I3 => \add_ln840_31_fu_2585_p2__1_carry__0_i_8_n_3\,
      I4 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I5 => add_ln840_31_reg_3043(7),
      O => \add_ln840_31_fu_2585_p2__1_carry__0_i_3_n_3\
    );
\add_ln840_31_fu_2585_p2__1_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \add_ln840_31_fu_2585_p2__1_carry__0_i_8_n_3\,
      I1 => add_ln840_31_reg_3043(4),
      I2 => add_ln840_31_reg_3043(5),
      I3 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I4 => add_ln840_31_reg_3043(6),
      O => \add_ln840_31_fu_2585_p2__1_carry__0_i_4_n_3\
    );
\add_ln840_31_fu_2585_p2__1_carry__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A306A60C"
    )
        port map (
      I0 => \add_ln840_31_fu_2585_p2__1_carry__0_i_7_n_3\,
      I1 => add_ln840_31_reg_3043(5),
      I2 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I3 => \add_ln840_31_fu_2585_p2__1_carry__0_i_8_n_3\,
      I4 => add_ln840_31_reg_3043(4),
      O => \add_ln840_31_fu_2585_p2__1_carry__0_i_5_n_3\
    );
\add_ln840_31_fu_2585_p2__1_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \add_ln840_31_fu_2585_p2__1_carry__0_i_2_n_3\,
      I1 => \add_ln840_31_fu_2585_p2__1_carry__0_i_8_n_3\,
      I2 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I3 => add_ln840_31_reg_3043(4),
      I4 => \add_ln840_31_fu_2585_p2__1_carry__0_i_7_n_3\,
      O => \add_ln840_31_fu_2585_p2__1_carry__0_i_6_n_3\
    );
\add_ln840_31_fu_2585_p2__1_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A880000000000000"
    )
        port map (
      I0 => \add_ln840_31_fu_2585_p2__1_carry_i_15_n_3\,
      I1 => add_ln840_25_reg_2959(1),
      I2 => add_ln840_28_reg_2969(1),
      I3 => add_ln840_21_reg_2954(1),
      I4 => add_ln840_21_reg_2954(2),
      I5 => add_ln840_25_reg_2959(2),
      O => \add_ln840_31_fu_2585_p2__1_carry__0_i_7_n_3\
    );
\add_ln840_31_fu_2585_p2__1_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A08080000000000"
    )
        port map (
      I0 => add_ln840_31_reg_3043(3),
      I1 => add_ln840_31_reg_3043(1),
      I2 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I3 => add_ln840_17_reg_2949(1),
      I4 => \add_ln840_31_fu_2585_p2__1_carry_i_8_n_3\,
      I5 => add_ln840_31_reg_3043(2),
      O => \add_ln840_31_fu_2585_p2__1_carry__0_i_8_n_3\
    );
\add_ln840_31_fu_2585_p2__1_carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C113F220"
    )
        port map (
      I0 => add_ln840_31_reg_3043(1),
      I1 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I2 => add_ln840_17_reg_2949(1),
      I3 => \add_ln840_31_fu_2585_p2__1_carry_i_8_n_3\,
      I4 => add_ln840_31_reg_3043(2),
      I5 => \add_ln840_31_fu_2585_p2__1_carry_i_9_n_3\,
      O => \add_ln840_31_fu_2585_p2__1_carry_i_1_n_3\
    );
\add_ln840_31_fu_2585_p2__1_carry_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E81717E817E8E817"
    )
        port map (
      I0 => add_ln840_21_reg_2954(0),
      I1 => add_ln840_28_reg_2969(0),
      I2 => add_ln840_25_reg_2959(0),
      I3 => add_ln840_28_reg_2969(1),
      I4 => add_ln840_25_reg_2959(1),
      I5 => add_ln840_21_reg_2954(1),
      O => \add_ln840_31_fu_2585_p2__1_carry_i_10_n_3\
    );
\add_ln840_31_fu_2585_p2__1_carry_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I1 => add_ln840_31_reg_3043(0),
      I2 => xor_ln1019_59_reg_2944,
      I3 => add_ln840_17_reg_2949(0),
      O => \add_ln840_31_fu_2585_p2__1_carry_i_11_n_3\
    );
\add_ln840_31_fu_2585_p2__1_carry_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777E7EEEEEE8E888"
    )
        port map (
      I0 => add_ln840_25_reg_2959(2),
      I1 => add_ln840_21_reg_2954(2),
      I2 => add_ln840_21_reg_2954(1),
      I3 => add_ln840_28_reg_2969(1),
      I4 => add_ln840_25_reg_2959(1),
      I5 => \add_ln840_31_fu_2585_p2__1_carry_i_15_n_3\,
      O => \add_ln840_31_fu_2585_p2__1_carry_i_12_n_3\
    );
\add_ln840_31_fu_2585_p2__1_carry_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DCDCDDF0DDFDFDF"
    )
        port map (
      I0 => add_ln840_31_reg_3043(1),
      I1 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I2 => add_ln840_17_reg_2949(1),
      I3 => xor_ln1019_59_reg_2944,
      I4 => add_ln840_17_reg_2949(0),
      I5 => add_ln840_31_reg_3043(0),
      O => \add_ln840_31_fu_2585_p2__1_carry_i_13_n_3\
    );
\add_ln840_31_fu_2585_p2__1_carry_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888817E87777E817"
    )
        port map (
      I0 => xor_ln1019_59_reg_2944,
      I1 => add_ln840_17_reg_2949(0),
      I2 => add_ln840_31_reg_3043(0),
      I3 => add_ln840_31_reg_3043(1),
      I4 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I5 => add_ln840_17_reg_2949(1),
      O => \add_ln840_31_fu_2585_p2__1_carry_i_14_n_3\
    );
\add_ln840_31_fu_2585_p2__1_carry_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E80000E800E8E800"
    )
        port map (
      I0 => add_ln840_21_reg_2954(0),
      I1 => add_ln840_28_reg_2969(0),
      I2 => add_ln840_25_reg_2959(0),
      I3 => add_ln840_28_reg_2969(1),
      I4 => add_ln840_25_reg_2959(1),
      I5 => add_ln840_21_reg_2954(1),
      O => \add_ln840_31_fu_2585_p2__1_carry_i_15_n_3\
    );
\add_ln840_31_fu_2585_p2__1_carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59A60000FFFF59A6"
    )
        port map (
      I0 => \add_ln840_31_fu_2585_p2__1_carry_i_8_n_3\,
      I1 => add_ln840_31_reg_3043(1),
      I2 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I3 => add_ln840_17_reg_2949(1),
      I4 => add_ln840_26_reg_2964(1),
      I5 => \add_ln840_31_fu_2585_p2__1_carry_i_10_n_3\,
      O => \add_ln840_31_fu_2585_p2__1_carry_i_2_n_3\
    );
\add_ln840_31_fu_2585_p2__1_carry_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8EE8"
    )
        port map (
      I0 => add_ln840_26_reg_2964(0),
      I1 => \add_ln840_31_fu_2585_p2__1_carry_i_11_n_3\,
      I2 => add_ln840_25_reg_2959(0),
      I3 => add_ln840_28_reg_2969(0),
      I4 => add_ln840_21_reg_2954(0),
      O => \add_ln840_31_fu_2585_p2__1_carry_i_3_n_3\
    );
\add_ln840_31_fu_2585_p2__1_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666969966666966"
    )
        port map (
      I0 => \add_ln840_31_fu_2585_p2__1_carry_i_1_n_3\,
      I1 => \add_ln840_31_fu_2585_p2__1_carry_i_12_n_3\,
      I2 => \add_ln840_31_fu_2585_p2__1_carry_i_13_n_3\,
      I3 => add_ln840_31_reg_3043(2),
      I4 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I5 => add_ln840_31_reg_3043(3),
      O => \add_ln840_31_fu_2585_p2__1_carry_i_4_n_3\
    );
\add_ln840_31_fu_2585_p2__1_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \add_ln840_31_fu_2585_p2__1_carry_i_2_n_3\,
      I1 => \add_ln840_31_fu_2585_p2__1_carry_i_9_n_3\,
      I2 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I3 => add_ln840_31_reg_3043(2),
      I4 => \add_ln840_31_fu_2585_p2__1_carry_i_13_n_3\,
      O => \add_ln840_31_fu_2585_p2__1_carry_i_5_n_3\
    );
\add_ln840_31_fu_2585_p2__1_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln840_31_fu_2585_p2__1_carry_i_3_n_3\,
      I1 => add_ln840_26_reg_2964(1),
      I2 => \add_ln840_31_fu_2585_p2__1_carry_i_10_n_3\,
      I3 => \add_ln840_31_fu_2585_p2__1_carry_i_14_n_3\,
      O => \add_ln840_31_fu_2585_p2__1_carry_i_6_n_3\
    );
\add_ln840_31_fu_2585_p2__1_carry_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln840_26_reg_2964(0),
      I1 => \add_ln840_31_fu_2585_p2__1_carry_i_11_n_3\,
      I2 => add_ln840_25_reg_2959(0),
      I3 => add_ln840_28_reg_2969(0),
      I4 => add_ln840_21_reg_2954(0),
      O => \add_ln840_31_fu_2585_p2__1_carry_i_7_n_3\
    );
\add_ln840_31_fu_2585_p2__1_carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => add_ln840_31_reg_3043(0),
      I1 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I2 => add_ln840_17_reg_2949(0),
      I3 => xor_ln1019_59_reg_2944,
      O => \add_ln840_31_fu_2585_p2__1_carry_i_8_n_3\
    );
\add_ln840_31_fu_2585_p2__1_carry_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A995566A566AA995"
    )
        port map (
      I0 => \add_ln840_31_fu_2585_p2__1_carry_i_15_n_3\,
      I1 => add_ln840_25_reg_2959(1),
      I2 => add_ln840_28_reg_2969(1),
      I3 => add_ln840_21_reg_2954(1),
      I4 => add_ln840_21_reg_2954(2),
      I5 => add_ln840_25_reg_2959(2),
      O => \add_ln840_31_fu_2585_p2__1_carry_i_9_n_3\
    );
\add_ln840_33_reg_2979_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_weights_V_TREADY,
      D => \add_ln840_33_reg_2979_reg[1]_0\(0),
      Q => add_ln840_33_reg_2979(0),
      R => '0'
    );
\add_ln840_33_reg_2979_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_weights_V_TREADY,
      D => \add_ln840_33_reg_2979_reg[1]_0\(1),
      Q => add_ln840_33_reg_2979(1),
      R => '0'
    );
\add_ln840_37_reg_2984_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_weights_V_TREADY,
      D => \add_ln840_37_reg_2984_reg[2]_0\(0),
      Q => add_ln840_37_reg_2984(0),
      R => '0'
    );
\add_ln840_37_reg_2984_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_weights_V_TREADY,
      D => \add_ln840_37_reg_2984_reg[2]_0\(1),
      Q => add_ln840_37_reg_2984(1),
      R => '0'
    );
\add_ln840_37_reg_2984_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_weights_V_TREADY,
      D => \add_ln840_37_reg_2984_reg[2]_0\(2),
      Q => add_ln840_37_reg_2984(2),
      R => '0'
    );
\add_ln840_41_reg_2989_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_weights_V_TREADY,
      D => \add_ln840_41_reg_2989_reg[2]_0\(0),
      Q => add_ln840_41_reg_2989(0),
      R => '0'
    );
\add_ln840_41_reg_2989_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_weights_V_TREADY,
      D => \add_ln840_41_reg_2989_reg[2]_0\(1),
      Q => add_ln840_41_reg_2989(1),
      R => '0'
    );
\add_ln840_41_reg_2989_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_weights_V_TREADY,
      D => \add_ln840_41_reg_2989_reg[2]_0\(2),
      Q => add_ln840_41_reg_2989(2),
      R => '0'
    );
\add_ln840_42_reg_2994_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_weights_V_TREADY,
      D => \add_ln840_42_reg_2994_reg[1]_0\(0),
      Q => add_ln840_42_reg_2994(0),
      R => '0'
    );
\add_ln840_42_reg_2994_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_weights_V_TREADY,
      D => \add_ln840_42_reg_2994_reg[1]_0\(1),
      Q => add_ln840_42_reg_2994(1),
      R => '0'
    );
\add_ln840_44_reg_2999_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_weights_V_TREADY,
      D => \add_ln840_44_reg_2999_reg[1]_0\(0),
      Q => add_ln840_44_reg_2999(0),
      R => '0'
    );
\add_ln840_44_reg_2999_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_weights_V_TREADY,
      D => \add_ln840_44_reg_2999_reg[1]_0\(1),
      Q => add_ln840_44_reg_2999(1),
      R => '0'
    );
\add_ln840_47_fu_2647_p2__1_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln840_47_fu_2647_p2__1_carry_n_3\,
      CO(2) => \add_ln840_47_fu_2647_p2__1_carry_n_4\,
      CO(1) => \add_ln840_47_fu_2647_p2__1_carry_n_5\,
      CO(0) => \add_ln840_47_fu_2647_p2__1_carry_n_6\,
      CYINIT => '0',
      DI(3) => \add_ln840_47_fu_2647_p2__1_carry_i_1_n_3\,
      DI(2) => \add_ln840_47_fu_2647_p2__1_carry_i_2_n_3\,
      DI(1) => \add_ln840_47_fu_2647_p2__1_carry_i_3_n_3\,
      DI(0) => '0',
      O(3 downto 0) => add_ln840_47_fu_2647_p2(3 downto 0),
      S(3) => \add_ln840_47_fu_2647_p2__1_carry_i_4_n_3\,
      S(2) => \add_ln840_47_fu_2647_p2__1_carry_i_5_n_3\,
      S(1) => \add_ln840_47_fu_2647_p2__1_carry_i_6_n_3\,
      S(0) => \add_ln840_47_fu_2647_p2__1_carry_i_7_n_3\
    );
\add_ln840_47_fu_2647_p2__1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_47_fu_2647_p2__1_carry_n_3\,
      CO(3) => \NLW_add_ln840_47_fu_2647_p2__1_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \add_ln840_47_fu_2647_p2__1_carry__0_n_4\,
      CO(1) => \add_ln840_47_fu_2647_p2__1_carry__0_n_5\,
      CO(0) => \add_ln840_47_fu_2647_p2__1_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \add_ln840_47_fu_2647_p2__1_carry__0_i_1_n_3\,
      DI(0) => \add_ln840_47_fu_2647_p2__1_carry__0_i_2_n_3\,
      O(3 downto 0) => add_ln840_47_fu_2647_p2(7 downto 4),
      S(3) => \add_ln840_47_fu_2647_p2__1_carry__0_i_3_n_3\,
      S(2) => \add_ln840_47_fu_2647_p2__1_carry__0_i_4_n_3\,
      S(1) => \add_ln840_47_fu_2647_p2__1_carry__0_i_5_n_3\,
      S(0) => \add_ln840_47_fu_2647_p2__1_carry__0_i_6_n_3\
    );
\add_ln840_47_fu_2647_p2__1_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808020808080808"
    )
        port map (
      I0 => \add_ln840_47_fu_2647_p2__1_carry__0_i_7_n_3\,
      I1 => add_ln840_47_reg_3048(4),
      I2 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I3 => add_ln840_47_reg_3048(3),
      I4 => \add_ln840_47_fu_2647_p2__1_carry_i_13_n_3\,
      I5 => add_ln840_47_reg_3048(2),
      O => \add_ln840_47_fu_2647_p2__1_carry__0_i_1_n_3\
    );
\add_ln840_47_fu_2647_p2__1_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22120000"
    )
        port map (
      I0 => add_ln840_47_reg_3048(3),
      I1 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I2 => add_ln840_47_reg_3048(2),
      I3 => \add_ln840_47_fu_2647_p2__1_carry_i_13_n_3\,
      I4 => \add_ln840_47_fu_2647_p2__1_carry_i_12_n_3\,
      O => \add_ln840_47_fu_2647_p2__1_carry__0_i_2_n_3\
    );
\add_ln840_47_fu_2647_p2__1_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_47_reg_3048(6),
      I1 => add_ln840_47_reg_3048(5),
      I2 => add_ln840_47_reg_3048(4),
      I3 => \add_ln840_47_fu_2647_p2__1_carry__0_i_8_n_3\,
      I4 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I5 => add_ln840_47_reg_3048(7),
      O => \add_ln840_47_fu_2647_p2__1_carry__0_i_3_n_3\
    );
\add_ln840_47_fu_2647_p2__1_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \add_ln840_47_fu_2647_p2__1_carry__0_i_8_n_3\,
      I1 => add_ln840_47_reg_3048(4),
      I2 => add_ln840_47_reg_3048(5),
      I3 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I4 => add_ln840_47_reg_3048(6),
      O => \add_ln840_47_fu_2647_p2__1_carry__0_i_4_n_3\
    );
\add_ln840_47_fu_2647_p2__1_carry__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A306A60C"
    )
        port map (
      I0 => \add_ln840_47_fu_2647_p2__1_carry__0_i_7_n_3\,
      I1 => add_ln840_47_reg_3048(5),
      I2 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I3 => \add_ln840_47_fu_2647_p2__1_carry__0_i_8_n_3\,
      I4 => add_ln840_47_reg_3048(4),
      O => \add_ln840_47_fu_2647_p2__1_carry__0_i_5_n_3\
    );
\add_ln840_47_fu_2647_p2__1_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \add_ln840_47_fu_2647_p2__1_carry__0_i_2_n_3\,
      I1 => \add_ln840_47_fu_2647_p2__1_carry__0_i_8_n_3\,
      I2 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I3 => add_ln840_47_reg_3048(4),
      I4 => \add_ln840_47_fu_2647_p2__1_carry__0_i_7_n_3\,
      O => \add_ln840_47_fu_2647_p2__1_carry__0_i_6_n_3\
    );
\add_ln840_47_fu_2647_p2__1_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A880000000000000"
    )
        port map (
      I0 => \add_ln840_47_fu_2647_p2__1_carry_i_15_n_3\,
      I1 => add_ln840_41_reg_2989(1),
      I2 => add_ln840_44_reg_2999(1),
      I3 => add_ln840_37_reg_2984(1),
      I4 => add_ln840_37_reg_2984(2),
      I5 => add_ln840_41_reg_2989(2),
      O => \add_ln840_47_fu_2647_p2__1_carry__0_i_7_n_3\
    );
\add_ln840_47_fu_2647_p2__1_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A08080000000000"
    )
        port map (
      I0 => add_ln840_47_reg_3048(3),
      I1 => add_ln840_47_reg_3048(1),
      I2 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I3 => add_ln840_33_reg_2979(1),
      I4 => \add_ln840_47_fu_2647_p2__1_carry_i_8_n_3\,
      I5 => add_ln840_47_reg_3048(2),
      O => \add_ln840_47_fu_2647_p2__1_carry__0_i_8_n_3\
    );
\add_ln840_47_fu_2647_p2__1_carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C113F220"
    )
        port map (
      I0 => add_ln840_47_reg_3048(1),
      I1 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I2 => add_ln840_33_reg_2979(1),
      I3 => \add_ln840_47_fu_2647_p2__1_carry_i_8_n_3\,
      I4 => add_ln840_47_reg_3048(2),
      I5 => \add_ln840_47_fu_2647_p2__1_carry_i_9_n_3\,
      O => \add_ln840_47_fu_2647_p2__1_carry_i_1_n_3\
    );
\add_ln840_47_fu_2647_p2__1_carry_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E81717E817E8E817"
    )
        port map (
      I0 => add_ln840_37_reg_2984(0),
      I1 => add_ln840_44_reg_2999(0),
      I2 => add_ln840_41_reg_2989(0),
      I3 => add_ln840_44_reg_2999(1),
      I4 => add_ln840_41_reg_2989(1),
      I5 => add_ln840_37_reg_2984(1),
      O => \add_ln840_47_fu_2647_p2__1_carry_i_10_n_3\
    );
\add_ln840_47_fu_2647_p2__1_carry_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I1 => add_ln840_47_reg_3048(0),
      I2 => xor_ln1019_91_reg_2974,
      I3 => add_ln840_33_reg_2979(0),
      O => \add_ln840_47_fu_2647_p2__1_carry_i_11_n_3\
    );
\add_ln840_47_fu_2647_p2__1_carry_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777E7EEEEEE8E888"
    )
        port map (
      I0 => add_ln840_41_reg_2989(2),
      I1 => add_ln840_37_reg_2984(2),
      I2 => add_ln840_37_reg_2984(1),
      I3 => add_ln840_44_reg_2999(1),
      I4 => add_ln840_41_reg_2989(1),
      I5 => \add_ln840_47_fu_2647_p2__1_carry_i_15_n_3\,
      O => \add_ln840_47_fu_2647_p2__1_carry_i_12_n_3\
    );
\add_ln840_47_fu_2647_p2__1_carry_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DCDCDDF0DDFDFDF"
    )
        port map (
      I0 => add_ln840_47_reg_3048(1),
      I1 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I2 => add_ln840_33_reg_2979(1),
      I3 => xor_ln1019_91_reg_2974,
      I4 => add_ln840_33_reg_2979(0),
      I5 => add_ln840_47_reg_3048(0),
      O => \add_ln840_47_fu_2647_p2__1_carry_i_13_n_3\
    );
\add_ln840_47_fu_2647_p2__1_carry_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888817E87777E817"
    )
        port map (
      I0 => xor_ln1019_91_reg_2974,
      I1 => add_ln840_33_reg_2979(0),
      I2 => add_ln840_47_reg_3048(0),
      I3 => add_ln840_47_reg_3048(1),
      I4 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I5 => add_ln840_33_reg_2979(1),
      O => \add_ln840_47_fu_2647_p2__1_carry_i_14_n_3\
    );
\add_ln840_47_fu_2647_p2__1_carry_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E80000E800E8E800"
    )
        port map (
      I0 => add_ln840_37_reg_2984(0),
      I1 => add_ln840_44_reg_2999(0),
      I2 => add_ln840_41_reg_2989(0),
      I3 => add_ln840_44_reg_2999(1),
      I4 => add_ln840_41_reg_2989(1),
      I5 => add_ln840_37_reg_2984(1),
      O => \add_ln840_47_fu_2647_p2__1_carry_i_15_n_3\
    );
\add_ln840_47_fu_2647_p2__1_carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59A60000FFFF59A6"
    )
        port map (
      I0 => \add_ln840_47_fu_2647_p2__1_carry_i_8_n_3\,
      I1 => add_ln840_47_reg_3048(1),
      I2 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I3 => add_ln840_33_reg_2979(1),
      I4 => add_ln840_42_reg_2994(1),
      I5 => \add_ln840_47_fu_2647_p2__1_carry_i_10_n_3\,
      O => \add_ln840_47_fu_2647_p2__1_carry_i_2_n_3\
    );
\add_ln840_47_fu_2647_p2__1_carry_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8EE8"
    )
        port map (
      I0 => add_ln840_42_reg_2994(0),
      I1 => \add_ln840_47_fu_2647_p2__1_carry_i_11_n_3\,
      I2 => add_ln840_41_reg_2989(0),
      I3 => add_ln840_44_reg_2999(0),
      I4 => add_ln840_37_reg_2984(0),
      O => \add_ln840_47_fu_2647_p2__1_carry_i_3_n_3\
    );
\add_ln840_47_fu_2647_p2__1_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666969966666966"
    )
        port map (
      I0 => \add_ln840_47_fu_2647_p2__1_carry_i_1_n_3\,
      I1 => \add_ln840_47_fu_2647_p2__1_carry_i_12_n_3\,
      I2 => \add_ln840_47_fu_2647_p2__1_carry_i_13_n_3\,
      I3 => add_ln840_47_reg_3048(2),
      I4 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I5 => add_ln840_47_reg_3048(3),
      O => \add_ln840_47_fu_2647_p2__1_carry_i_4_n_3\
    );
\add_ln840_47_fu_2647_p2__1_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \add_ln840_47_fu_2647_p2__1_carry_i_2_n_3\,
      I1 => \add_ln840_47_fu_2647_p2__1_carry_i_9_n_3\,
      I2 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I3 => add_ln840_47_reg_3048(2),
      I4 => \add_ln840_47_fu_2647_p2__1_carry_i_13_n_3\,
      O => \add_ln840_47_fu_2647_p2__1_carry_i_5_n_3\
    );
\add_ln840_47_fu_2647_p2__1_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln840_47_fu_2647_p2__1_carry_i_3_n_3\,
      I1 => add_ln840_42_reg_2994(1),
      I2 => \add_ln840_47_fu_2647_p2__1_carry_i_10_n_3\,
      I3 => \add_ln840_47_fu_2647_p2__1_carry_i_14_n_3\,
      O => \add_ln840_47_fu_2647_p2__1_carry_i_6_n_3\
    );
\add_ln840_47_fu_2647_p2__1_carry_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln840_42_reg_2994(0),
      I1 => \add_ln840_47_fu_2647_p2__1_carry_i_11_n_3\,
      I2 => add_ln840_41_reg_2989(0),
      I3 => add_ln840_44_reg_2999(0),
      I4 => add_ln840_37_reg_2984(0),
      O => \add_ln840_47_fu_2647_p2__1_carry_i_7_n_3\
    );
\add_ln840_47_fu_2647_p2__1_carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => add_ln840_47_reg_3048(0),
      I1 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I2 => add_ln840_33_reg_2979(0),
      I3 => xor_ln1019_91_reg_2974,
      O => \add_ln840_47_fu_2647_p2__1_carry_i_8_n_3\
    );
\add_ln840_47_fu_2647_p2__1_carry_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A995566A566AA995"
    )
        port map (
      I0 => \add_ln840_47_fu_2647_p2__1_carry_i_15_n_3\,
      I1 => add_ln840_41_reg_2989(1),
      I2 => add_ln840_44_reg_2999(1),
      I3 => add_ln840_37_reg_2984(1),
      I4 => add_ln840_37_reg_2984(2),
      I5 => add_ln840_41_reg_2989(2),
      O => \add_ln840_47_fu_2647_p2__1_carry_i_9_n_3\
    );
\add_ln840_49_reg_3009_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_weights_V_TREADY,
      D => \add_ln840_49_reg_3009_reg[1]_0\(0),
      Q => add_ln840_49_reg_3009(0),
      R => '0'
    );
\add_ln840_49_reg_3009_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_weights_V_TREADY,
      D => \add_ln840_49_reg_3009_reg[1]_0\(1),
      Q => add_ln840_49_reg_3009(1),
      R => '0'
    );
\add_ln840_53_reg_3014_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_weights_V_TREADY,
      D => \add_ln840_53_reg_3014_reg[2]_0\(0),
      Q => add_ln840_53_reg_3014(0),
      R => '0'
    );
\add_ln840_53_reg_3014_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_weights_V_TREADY,
      D => \add_ln840_53_reg_3014_reg[2]_0\(1),
      Q => add_ln840_53_reg_3014(1),
      R => '0'
    );
\add_ln840_53_reg_3014_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_weights_V_TREADY,
      D => \add_ln840_53_reg_3014_reg[2]_0\(2),
      Q => add_ln840_53_reg_3014(2),
      R => '0'
    );
\add_ln840_57_reg_3019_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_weights_V_TREADY,
      D => \add_ln840_57_reg_3019_reg[2]_0\(0),
      Q => add_ln840_57_reg_3019(0),
      R => '0'
    );
\add_ln840_57_reg_3019_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_weights_V_TREADY,
      D => \add_ln840_57_reg_3019_reg[2]_0\(1),
      Q => add_ln840_57_reg_3019(1),
      R => '0'
    );
\add_ln840_57_reg_3019_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_weights_V_TREADY,
      D => \add_ln840_57_reg_3019_reg[2]_0\(2),
      Q => add_ln840_57_reg_3019(2),
      R => '0'
    );
\add_ln840_58_reg_3024_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_weights_V_TREADY,
      D => \add_ln840_58_reg_3024_reg[1]_0\(0),
      Q => add_ln840_58_reg_3024(0),
      R => '0'
    );
\add_ln840_58_reg_3024_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_weights_V_TREADY,
      D => \add_ln840_58_reg_3024_reg[1]_0\(1),
      Q => add_ln840_58_reg_3024(1),
      R => '0'
    );
\add_ln840_5_reg_2924_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_weights_V_TREADY,
      D => \add_ln840_5_reg_2924_reg[2]_0\(0),
      Q => add_ln840_5_reg_2924(0),
      R => '0'
    );
\add_ln840_5_reg_2924_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_weights_V_TREADY,
      D => \add_ln840_5_reg_2924_reg[2]_0\(1),
      Q => add_ln840_5_reg_2924(1),
      R => '0'
    );
\add_ln840_5_reg_2924_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_weights_V_TREADY,
      D => \add_ln840_5_reg_2924_reg[2]_0\(2),
      Q => add_ln840_5_reg_2924(2),
      R => '0'
    );
\add_ln840_60_reg_3029_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_weights_V_TREADY,
      D => \add_ln840_60_reg_3029_reg[1]_0\(0),
      Q => add_ln840_60_reg_3029(0),
      R => '0'
    );
\add_ln840_60_reg_3029_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_weights_V_TREADY,
      D => \add_ln840_60_reg_3029_reg[1]_0\(1),
      Q => add_ln840_60_reg_3029(1),
      R => '0'
    );
\add_ln840_63_fu_2709_p2__1_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln840_63_fu_2709_p2__1_carry_n_3\,
      CO(2) => \add_ln840_63_fu_2709_p2__1_carry_n_4\,
      CO(1) => \add_ln840_63_fu_2709_p2__1_carry_n_5\,
      CO(0) => \add_ln840_63_fu_2709_p2__1_carry_n_6\,
      CYINIT => '0',
      DI(3) => \add_ln840_63_fu_2709_p2__1_carry_i_1_n_3\,
      DI(2) => \add_ln840_63_fu_2709_p2__1_carry_i_2_n_3\,
      DI(1) => \add_ln840_63_fu_2709_p2__1_carry_i_3_n_3\,
      DI(0) => '0',
      O(3 downto 0) => add_ln840_63_fu_2709_p2(3 downto 0),
      S(3) => \add_ln840_63_fu_2709_p2__1_carry_i_4_n_3\,
      S(2) => \add_ln840_63_fu_2709_p2__1_carry_i_5_n_3\,
      S(1) => \add_ln840_63_fu_2709_p2__1_carry_i_6_n_3\,
      S(0) => \add_ln840_63_fu_2709_p2__1_carry_i_7_n_3\
    );
\add_ln840_63_fu_2709_p2__1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_63_fu_2709_p2__1_carry_n_3\,
      CO(3) => \NLW_add_ln840_63_fu_2709_p2__1_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \add_ln840_63_fu_2709_p2__1_carry__0_n_4\,
      CO(1) => \add_ln840_63_fu_2709_p2__1_carry__0_n_5\,
      CO(0) => \add_ln840_63_fu_2709_p2__1_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \add_ln840_63_fu_2709_p2__1_carry__0_i_1_n_3\,
      DI(0) => \add_ln840_63_fu_2709_p2__1_carry__0_i_2_n_3\,
      O(3 downto 0) => add_ln840_63_fu_2709_p2(7 downto 4),
      S(3) => \add_ln840_63_fu_2709_p2__1_carry__0_i_3_n_3\,
      S(2) => \add_ln840_63_fu_2709_p2__1_carry__0_i_4_n_3\,
      S(1) => \add_ln840_63_fu_2709_p2__1_carry__0_i_5_n_3\,
      S(0) => \add_ln840_63_fu_2709_p2__1_carry__0_i_6_n_3\
    );
\add_ln840_63_fu_2709_p2__1_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080802080808"
    )
        port map (
      I0 => \add_ln840_63_fu_2709_p2__1_carry__0_i_7_n_3\,
      I1 => add_ln840_63_reg_3053(4),
      I2 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I3 => add_ln840_63_reg_3053(3),
      I4 => add_ln840_63_reg_3053(2),
      I5 => \add_ln840_63_fu_2709_p2__1_carry_i_13_n_3\,
      O => \add_ln840_63_fu_2709_p2__1_carry__0_i_1_n_3\
    );
\add_ln840_63_fu_2709_p2__1_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41440000"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I1 => add_ln840_63_reg_3053(3),
      I2 => \add_ln840_63_fu_2709_p2__1_carry_i_13_n_3\,
      I3 => add_ln840_63_reg_3053(2),
      I4 => \add_ln840_63_fu_2709_p2__1_carry_i_12_n_3\,
      O => \add_ln840_63_fu_2709_p2__1_carry__0_i_2_n_3\
    );
\add_ln840_63_fu_2709_p2__1_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_63_reg_3053(6),
      I1 => add_ln840_63_reg_3053(5),
      I2 => add_ln840_63_reg_3053(4),
      I3 => \add_ln840_63_fu_2709_p2__1_carry__0_i_8_n_3\,
      I4 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I5 => add_ln840_63_reg_3053(7),
      O => \add_ln840_63_fu_2709_p2__1_carry__0_i_3_n_3\
    );
\add_ln840_63_fu_2709_p2__1_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \add_ln840_63_fu_2709_p2__1_carry__0_i_8_n_3\,
      I1 => add_ln840_63_reg_3053(4),
      I2 => add_ln840_63_reg_3053(5),
      I3 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I4 => add_ln840_63_reg_3053(6),
      O => \add_ln840_63_fu_2709_p2__1_carry__0_i_4_n_3\
    );
\add_ln840_63_fu_2709_p2__1_carry__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A306A60C"
    )
        port map (
      I0 => \add_ln840_63_fu_2709_p2__1_carry__0_i_7_n_3\,
      I1 => add_ln840_63_reg_3053(5),
      I2 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I3 => \add_ln840_63_fu_2709_p2__1_carry__0_i_8_n_3\,
      I4 => add_ln840_63_reg_3053(4),
      O => \add_ln840_63_fu_2709_p2__1_carry__0_i_5_n_3\
    );
\add_ln840_63_fu_2709_p2__1_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \add_ln840_63_fu_2709_p2__1_carry__0_i_2_n_3\,
      I1 => \add_ln840_63_fu_2709_p2__1_carry__0_i_8_n_3\,
      I2 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I3 => add_ln840_63_reg_3053(4),
      I4 => \add_ln840_63_fu_2709_p2__1_carry__0_i_7_n_3\,
      O => \add_ln840_63_fu_2709_p2__1_carry__0_i_6_n_3\
    );
\add_ln840_63_fu_2709_p2__1_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A880000000000000"
    )
        port map (
      I0 => \add_ln840_63_fu_2709_p2__1_carry_i_15_n_3\,
      I1 => add_ln840_57_reg_3019(1),
      I2 => add_ln840_60_reg_3029(1),
      I3 => add_ln840_53_reg_3014(1),
      I4 => add_ln840_53_reg_3014(2),
      I5 => add_ln840_57_reg_3019(2),
      O => \add_ln840_63_fu_2709_p2__1_carry__0_i_7_n_3\
    );
\add_ln840_63_fu_2709_p2__1_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080008000000"
    )
        port map (
      I0 => add_ln840_63_reg_3053(3),
      I1 => add_ln840_63_reg_3053(2),
      I2 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I3 => add_ln840_63_reg_3053(1),
      I4 => add_ln840_49_reg_3009(1),
      I5 => \add_ln840_63_fu_2709_p2__1_carry_i_8_n_3\,
      O => \add_ln840_63_fu_2709_p2__1_carry__0_i_8_n_3\
    );
\add_ln840_63_fu_2709_p2__1_carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C113F220"
    )
        port map (
      I0 => add_ln840_63_reg_3053(1),
      I1 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I2 => add_ln840_49_reg_3009(1),
      I3 => \add_ln840_63_fu_2709_p2__1_carry_i_8_n_3\,
      I4 => add_ln840_63_reg_3053(2),
      I5 => \add_ln840_63_fu_2709_p2__1_carry_i_9_n_3\,
      O => \add_ln840_63_fu_2709_p2__1_carry_i_1_n_3\
    );
\add_ln840_63_fu_2709_p2__1_carry_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E81717E817E8E817"
    )
        port map (
      I0 => add_ln840_53_reg_3014(0),
      I1 => add_ln840_60_reg_3029(0),
      I2 => add_ln840_57_reg_3019(0),
      I3 => add_ln840_60_reg_3029(1),
      I4 => add_ln840_57_reg_3019(1),
      I5 => add_ln840_53_reg_3014(1),
      O => \add_ln840_63_fu_2709_p2__1_carry_i_10_n_3\
    );
\add_ln840_63_fu_2709_p2__1_carry_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I1 => add_ln840_63_reg_3053(0),
      I2 => xor_ln1019_123_reg_3004,
      I3 => add_ln840_49_reg_3009(0),
      O => \add_ln840_63_fu_2709_p2__1_carry_i_11_n_3\
    );
\add_ln840_63_fu_2709_p2__1_carry_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777E7EEEEEE8E888"
    )
        port map (
      I0 => add_ln840_57_reg_3019(2),
      I1 => add_ln840_53_reg_3014(2),
      I2 => add_ln840_53_reg_3014(1),
      I3 => add_ln840_60_reg_3029(1),
      I4 => add_ln840_57_reg_3019(1),
      I5 => \add_ln840_63_fu_2709_p2__1_carry_i_15_n_3\,
      O => \add_ln840_63_fu_2709_p2__1_carry_i_12_n_3\
    );
\add_ln840_63_fu_2709_p2__1_carry_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DCDCDDF0DDFDFDF"
    )
        port map (
      I0 => add_ln840_63_reg_3053(1),
      I1 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I2 => add_ln840_49_reg_3009(1),
      I3 => xor_ln1019_123_reg_3004,
      I4 => add_ln840_49_reg_3009(0),
      I5 => add_ln840_63_reg_3053(0),
      O => \add_ln840_63_fu_2709_p2__1_carry_i_13_n_3\
    );
\add_ln840_63_fu_2709_p2__1_carry_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888817E87777E817"
    )
        port map (
      I0 => xor_ln1019_123_reg_3004,
      I1 => add_ln840_49_reg_3009(0),
      I2 => add_ln840_63_reg_3053(0),
      I3 => add_ln840_63_reg_3053(1),
      I4 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I5 => add_ln840_49_reg_3009(1),
      O => \add_ln840_63_fu_2709_p2__1_carry_i_14_n_3\
    );
\add_ln840_63_fu_2709_p2__1_carry_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E80000E800E8E800"
    )
        port map (
      I0 => add_ln840_53_reg_3014(0),
      I1 => add_ln840_60_reg_3029(0),
      I2 => add_ln840_57_reg_3019(0),
      I3 => add_ln840_60_reg_3029(1),
      I4 => add_ln840_57_reg_3019(1),
      I5 => add_ln840_53_reg_3014(1),
      O => \add_ln840_63_fu_2709_p2__1_carry_i_15_n_3\
    );
\add_ln840_63_fu_2709_p2__1_carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59A60000FFFF59A6"
    )
        port map (
      I0 => \add_ln840_63_fu_2709_p2__1_carry_i_8_n_3\,
      I1 => add_ln840_63_reg_3053(1),
      I2 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I3 => add_ln840_49_reg_3009(1),
      I4 => add_ln840_58_reg_3024(1),
      I5 => \add_ln840_63_fu_2709_p2__1_carry_i_10_n_3\,
      O => \add_ln840_63_fu_2709_p2__1_carry_i_2_n_3\
    );
\add_ln840_63_fu_2709_p2__1_carry_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8EE8"
    )
        port map (
      I0 => add_ln840_58_reg_3024(0),
      I1 => \add_ln840_63_fu_2709_p2__1_carry_i_11_n_3\,
      I2 => add_ln840_57_reg_3019(0),
      I3 => add_ln840_60_reg_3029(0),
      I4 => add_ln840_53_reg_3014(0),
      O => \add_ln840_63_fu_2709_p2__1_carry_i_3_n_3\
    );
\add_ln840_63_fu_2709_p2__1_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666699696696"
    )
        port map (
      I0 => \add_ln840_63_fu_2709_p2__1_carry_i_1_n_3\,
      I1 => \add_ln840_63_fu_2709_p2__1_carry_i_12_n_3\,
      I2 => add_ln840_63_reg_3053(2),
      I3 => \add_ln840_63_fu_2709_p2__1_carry_i_13_n_3\,
      I4 => add_ln840_63_reg_3053(3),
      I5 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      O => \add_ln840_63_fu_2709_p2__1_carry_i_4_n_3\
    );
\add_ln840_63_fu_2709_p2__1_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \add_ln840_63_fu_2709_p2__1_carry_i_2_n_3\,
      I1 => \add_ln840_63_fu_2709_p2__1_carry_i_9_n_3\,
      I2 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I3 => add_ln840_63_reg_3053(2),
      I4 => \add_ln840_63_fu_2709_p2__1_carry_i_13_n_3\,
      O => \add_ln840_63_fu_2709_p2__1_carry_i_5_n_3\
    );
\add_ln840_63_fu_2709_p2__1_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln840_63_fu_2709_p2__1_carry_i_3_n_3\,
      I1 => add_ln840_58_reg_3024(1),
      I2 => \add_ln840_63_fu_2709_p2__1_carry_i_10_n_3\,
      I3 => \add_ln840_63_fu_2709_p2__1_carry_i_14_n_3\,
      O => \add_ln840_63_fu_2709_p2__1_carry_i_6_n_3\
    );
\add_ln840_63_fu_2709_p2__1_carry_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln840_58_reg_3024(0),
      I1 => \add_ln840_63_fu_2709_p2__1_carry_i_11_n_3\,
      I2 => add_ln840_57_reg_3019(0),
      I3 => add_ln840_60_reg_3029(0),
      I4 => add_ln840_53_reg_3014(0),
      O => \add_ln840_63_fu_2709_p2__1_carry_i_7_n_3\
    );
\add_ln840_63_fu_2709_p2__1_carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => add_ln840_63_reg_3053(0),
      I1 => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      I2 => add_ln840_49_reg_3009(0),
      I3 => xor_ln1019_123_reg_3004,
      O => \add_ln840_63_fu_2709_p2__1_carry_i_8_n_3\
    );
\add_ln840_63_fu_2709_p2__1_carry_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A995566A566AA995"
    )
        port map (
      I0 => \add_ln840_63_fu_2709_p2__1_carry_i_15_n_3\,
      I1 => add_ln840_57_reg_3019(1),
      I2 => add_ln840_60_reg_3029(1),
      I3 => add_ln840_53_reg_3014(1),
      I4 => add_ln840_53_reg_3014(2),
      I5 => add_ln840_57_reg_3019(2),
      O => \add_ln840_63_fu_2709_p2__1_carry_i_9_n_3\
    );
\add_ln840_9_reg_2929_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_weights_V_TREADY,
      D => \add_ln840_9_reg_2929_reg[2]_0\(0),
      Q => add_ln840_9_reg_2929(0),
      R => '0'
    );
\add_ln840_9_reg_2929_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_weights_V_TREADY,
      D => \add_ln840_9_reg_2929_reg[2]_0\(1),
      Q => add_ln840_9_reg_2929(1),
      R => '0'
    );
\add_ln840_9_reg_2929_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_weights_V_TREADY,
      D => \add_ln840_9_reg_2929_reg[2]_0\(2),
      Q => add_ln840_9_reg_2929(2),
      R => '0'
    );
\ap_CS_iter1_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_iter1_fsm(1),
      Q => ap_CS_iter1_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_iter2_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAAEAAAEAA"
    )
        port map (
      I0 => ap_CS_iter1_fsm_state2,
      I1 => ap_CS_iter2_fsm_state3,
      I2 => icmp_ln249_reg_2894_pp0_iter1_reg,
      I3 => icmp_ln290_reg_3034_pp0_iter1_reg,
      I4 => Q(2),
      I5 => out_V_TREADY_int_regslice,
      O => ap_NS_iter2_fsm(1)
    );
\ap_CS_iter2_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_iter2_fsm(1),
      Q => ap_CS_iter2_fsm_state3,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_2029,
      D => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter2_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EE20"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter2_reg,
      I1 => p_ZL7threshs_0_ce0,
      I2 => ap_loop_exit_ready_pp0_iter2_reg_i_2_n_3,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      O => ap_loop_exit_ready_pp0_iter2_reg_i_1_n_3
    );
ap_loop_exit_ready_pp0_iter2_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0070FFFF"
    )
        port map (
      I0 => out_V_TREADY_int_regslice,
      I1 => Q(2),
      I2 => icmp_ln290_reg_3034_pp0_iter1_reg,
      I3 => icmp_ln249_reg_2894_pp0_iter1_reg,
      I4 => ap_CS_iter2_fsm_state3,
      O => ap_loop_exit_ready_pp0_iter2_reg_i_2_n_3
    );
ap_loop_exit_ready_pp0_iter2_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_exit_ready_pp0_iter2_reg_i_1_n_3,
      Q => ap_loop_exit_ready_pp0_iter2_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.top_StreamingDataflowPartition_1_0_MatrixVectorActivation_2_flow_control_loop_pipe_sequential_init
     port map (
      \B_V_data_1_payload_B_reg[13]\ => \B_V_data_1_payload_B_reg[13]\,
      B_V_data_1_sel => B_V_data_1_sel,
      B_V_data_1_sel_rd_reg => B_V_data_1_sel_rd_reg,
      \B_V_data_1_state_reg[0]\(0) => ap_condition_2029,
      D(6) => flow_control_loop_pipe_sequential_init_U_n_3,
      D(5) => flow_control_loop_pipe_sequential_init_U_n_4,
      D(4) => flow_control_loop_pipe_sequential_init_U_n_5,
      D(3) => flow_control_loop_pipe_sequential_init_U_n_6,
      D(2) => flow_control_loop_pipe_sequential_init_U_n_7,
      D(1) => flow_control_loop_pipe_sequential_init_U_n_8,
      D(0) => flow_control_loop_pipe_sequential_init_U_n_9,
      E(0) => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_weights_V_TREADY,
      Q(2 downto 0) => Q(2 downto 0),
      S(0) => flow_control_loop_pipe_sequential_init_U_n_110,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_17,
      \add_ln840_12_reg_2939[1]_i_3\(15 downto 0) => inputBuf_V_1_fu_222(15 downto 0),
      \add_ln840_12_reg_2939[1]_i_3_0\(15 downto 0) => inputBuf_V_2_fu_226(15 downto 0),
      \add_ln840_12_reg_2939[1]_i_3_1\(15 downto 0) => inputBuf_V_fu_218(15 downto 0),
      \add_ln840_12_reg_2939[1]_i_3_2\(15 downto 0) => inputBuf_V_3_fu_230(15 downto 0),
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      \ap_CS_fsm_reg[2]\(1 downto 0) => D(1 downto 0),
      \ap_CS_fsm_reg[2]_0\ => \ap_CS_fsm_reg[2]\,
      \ap_CS_fsm_reg[2]_1\ => \ap_CS_fsm_reg[2]_0\,
      \ap_CS_fsm_reg[3]\(0) => \ap_CS_fsm_reg[3]\(0),
      ap_CS_iter1_fsm_state2 => ap_CS_iter1_fsm_state2,
      ap_CS_iter2_fsm_state3 => ap_CS_iter2_fsm_state3,
      ap_NS_iter1_fsm(0) => ap_NS_iter1_fsm(1),
      ap_clk => ap_clk,
      ap_loop_exit_ready_pp0_iter2_reg => ap_loop_exit_ready_pp0_iter2_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \ap_sig_allocacmp_nf_2__0\(27 downto 0) => \ap_sig_allocacmp_nf_2__0\(31 downto 4),
      grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_ready => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_ready,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg_reg => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg_reg,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg_reg_0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg_reg_0,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg_reg_1(0) => nf_1_fu_234,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg_reg_2(0) => sf_fu_194,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg_reg_3(0) => sf_2_fu_2375_p2(0),
      grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg_reg_4(0) => nf_fu_2392_p2(0),
      \i_fu_198_reg[4]\ => \i_fu_198_reg[4]_0\,
      \i_fu_198_reg[6]\(6) => \i_fu_198_reg_n_3_[6]\,
      \i_fu_198_reg[6]\(5) => \i_fu_198_reg_n_3_[5]\,
      \i_fu_198_reg[6]\(4) => \i_fu_198_reg_n_3_[4]\,
      \i_fu_198_reg[6]\(3) => \i_fu_198_reg_n_3_[3]\,
      \i_fu_198_reg[6]\(2) => \i_fu_198_reg_n_3_[2]\,
      \i_fu_198_reg[6]\(1) => \i_fu_198_reg_n_3_[1]\,
      \i_fu_198_reg[6]\(0) => \i_fu_198_reg_n_3_[0]\,
      icmp_ln249_fu_352_p2 => icmp_ln249_fu_352_p2,
      icmp_ln249_reg_2894_pp0_iter1_reg => icmp_ln249_reg_2894_pp0_iter1_reg,
      \icmp_ln272_reg_2906_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_21,
      \icmp_ln272_reg_2906_reg[0]_0\(31) => \sf_fu_194_reg_n_3_[31]\,
      \icmp_ln272_reg_2906_reg[0]_0\(30) => \sf_fu_194_reg_n_3_[30]\,
      \icmp_ln272_reg_2906_reg[0]_0\(29) => \sf_fu_194_reg_n_3_[29]\,
      \icmp_ln272_reg_2906_reg[0]_0\(28) => \sf_fu_194_reg_n_3_[28]\,
      \icmp_ln272_reg_2906_reg[0]_0\(27) => \sf_fu_194_reg_n_3_[27]\,
      \icmp_ln272_reg_2906_reg[0]_0\(26) => \sf_fu_194_reg_n_3_[26]\,
      \icmp_ln272_reg_2906_reg[0]_0\(25) => \sf_fu_194_reg_n_3_[25]\,
      \icmp_ln272_reg_2906_reg[0]_0\(24) => \sf_fu_194_reg_n_3_[24]\,
      \icmp_ln272_reg_2906_reg[0]_0\(23) => \sf_fu_194_reg_n_3_[23]\,
      \icmp_ln272_reg_2906_reg[0]_0\(22) => \sf_fu_194_reg_n_3_[22]\,
      \icmp_ln272_reg_2906_reg[0]_0\(21) => \sf_fu_194_reg_n_3_[21]\,
      \icmp_ln272_reg_2906_reg[0]_0\(20) => \sf_fu_194_reg_n_3_[20]\,
      \icmp_ln272_reg_2906_reg[0]_0\(19) => \sf_fu_194_reg_n_3_[19]\,
      \icmp_ln272_reg_2906_reg[0]_0\(18) => \sf_fu_194_reg_n_3_[18]\,
      \icmp_ln272_reg_2906_reg[0]_0\(17) => \sf_fu_194_reg_n_3_[17]\,
      \icmp_ln272_reg_2906_reg[0]_0\(16) => \sf_fu_194_reg_n_3_[16]\,
      \icmp_ln272_reg_2906_reg[0]_0\(15) => \sf_fu_194_reg_n_3_[15]\,
      \icmp_ln272_reg_2906_reg[0]_0\(14) => \sf_fu_194_reg_n_3_[14]\,
      \icmp_ln272_reg_2906_reg[0]_0\(13) => \sf_fu_194_reg_n_3_[13]\,
      \icmp_ln272_reg_2906_reg[0]_0\(12) => \sf_fu_194_reg_n_3_[12]\,
      \icmp_ln272_reg_2906_reg[0]_0\(11) => \sf_fu_194_reg_n_3_[11]\,
      \icmp_ln272_reg_2906_reg[0]_0\(10) => \sf_fu_194_reg_n_3_[10]\,
      \icmp_ln272_reg_2906_reg[0]_0\(9) => \sf_fu_194_reg_n_3_[9]\,
      \icmp_ln272_reg_2906_reg[0]_0\(8) => \sf_fu_194_reg_n_3_[8]\,
      \icmp_ln272_reg_2906_reg[0]_0\(7) => \sf_fu_194_reg_n_3_[7]\,
      \icmp_ln272_reg_2906_reg[0]_0\(6) => \sf_fu_194_reg_n_3_[6]\,
      \icmp_ln272_reg_2906_reg[0]_0\(5) => \sf_fu_194_reg_n_3_[5]\,
      \icmp_ln272_reg_2906_reg[0]_0\(4) => \sf_fu_194_reg_n_3_[4]\,
      \icmp_ln272_reg_2906_reg[0]_0\(3) => \sf_fu_194_reg_n_3_[3]\,
      \icmp_ln272_reg_2906_reg[0]_0\(2) => \sf_fu_194_reg_n_3_[2]\,
      \icmp_ln272_reg_2906_reg[0]_0\(1) => \sf_fu_194_reg_n_3_[1]\,
      \icmp_ln272_reg_2906_reg[0]_0\(0) => \sf_fu_194_reg_n_3_[0]\,
      \icmp_ln272_reg_2906_reg[0]_1\ => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      icmp_ln290_fu_2381_p2 => icmp_ln290_fu_2381_p2,
      icmp_ln290_reg_3034_pp0_iter1_reg => icmp_ln290_reg_3034_pp0_iter1_reg,
      \icmp_ln290_reg_3034_reg[0]\ => \icmp_ln290_reg_3034[0]_i_7_n_3\,
      \icmp_ln290_reg_3034_reg[0]_0\(2) => sf_2_fu_2375_p2(5),
      \icmp_ln290_reg_3034_reg[0]_0\(1 downto 0) => sf_2_fu_2375_p2(2 downto 1),
      \icmp_ln290_reg_3034_reg[0]_1\ => \icmp_ln290_reg_3034[0]_i_4_n_3\,
      \icmp_ln290_reg_3034_reg[0]_2\ => \icmp_ln290_reg_3034[0]_i_5_n_3\,
      \icmp_ln290_reg_3034_reg[0]_3\ => \icmp_ln290_reg_3034[0]_i_6_n_3\,
      in0_V_TVALID_int_regslice => in0_V_TVALID_int_regslice,
      \inputBuf_V_3_fu_230_reg[0]\ => \inputBuf_V_3_fu_230_reg[0]_0\,
      \inputBuf_V_3_fu_230_reg[10]\ => \inputBuf_V_3_fu_230_reg[10]_0\,
      \inputBuf_V_3_fu_230_reg[11]\ => \inputBuf_V_3_fu_230_reg[11]_0\,
      \inputBuf_V_3_fu_230_reg[12]\ => \inputBuf_V_3_fu_230_reg[12]_0\,
      \inputBuf_V_3_fu_230_reg[14]\ => \inputBuf_V_3_fu_230_reg[14]_0\,
      \inputBuf_V_3_fu_230_reg[15]\ => \inputBuf_V_3_fu_230_reg[15]_0\,
      \inputBuf_V_3_fu_230_reg[1]\ => \inputBuf_V_3_fu_230_reg[1]_0\,
      \inputBuf_V_3_fu_230_reg[2]\ => \inputBuf_V_3_fu_230_reg[2]_0\,
      \inputBuf_V_3_fu_230_reg[3]\ => \inputBuf_V_3_fu_230_reg[3]_0\,
      \inputBuf_V_3_fu_230_reg[4]\ => \inputBuf_V_3_fu_230_reg[4]_0\,
      \inputBuf_V_3_fu_230_reg[5]\ => \inputBuf_V_3_fu_230_reg[5]_0\,
      \inputBuf_V_3_fu_230_reg[6]\ => \inputBuf_V_3_fu_230_reg[6]_0\,
      \inputBuf_V_3_fu_230_reg[7]\ => \inputBuf_V_3_fu_230_reg[7]_0\,
      \inputBuf_V_3_fu_230_reg[8]\ => \inputBuf_V_3_fu_230_reg[8]_0\,
      \inputBuf_V_3_fu_230_reg[9]\ => \inputBuf_V_3_fu_230_reg[9]_0\,
      \nf_1_fu_234[31]_i_2_0\ => \nf_1_fu_234[31]_i_7_n_3\,
      \nf_1_fu_234[31]_i_2_1\(2) => nf_fu_2392_p2(20),
      \nf_1_fu_234[31]_i_2_1\(1) => nf_fu_2392_p2(11),
      \nf_1_fu_234[31]_i_2_1\(0) => nf_fu_2392_p2(1),
      \nf_1_fu_234_reg[0]\ => \nf_1_fu_234[31]_i_4_n_3\,
      \nf_1_fu_234_reg[0]_0\ => \nf_1_fu_234[31]_i_5_n_3\,
      \nf_1_fu_234_reg[0]_1\ => \nf_1_fu_234[31]_i_6_n_3\,
      \nf_1_fu_234_reg[31]\(31) => \nf_1_fu_234_reg_n_3_[31]\,
      \nf_1_fu_234_reg[31]\(30) => \nf_1_fu_234_reg_n_3_[30]\,
      \nf_1_fu_234_reg[31]\(29) => \nf_1_fu_234_reg_n_3_[29]\,
      \nf_1_fu_234_reg[31]\(28) => \nf_1_fu_234_reg_n_3_[28]\,
      \nf_1_fu_234_reg[31]\(27) => \nf_1_fu_234_reg_n_3_[27]\,
      \nf_1_fu_234_reg[31]\(26) => \nf_1_fu_234_reg_n_3_[26]\,
      \nf_1_fu_234_reg[31]\(25) => \nf_1_fu_234_reg_n_3_[25]\,
      \nf_1_fu_234_reg[31]\(24) => \nf_1_fu_234_reg_n_3_[24]\,
      \nf_1_fu_234_reg[31]\(23) => \nf_1_fu_234_reg_n_3_[23]\,
      \nf_1_fu_234_reg[31]\(22) => \nf_1_fu_234_reg_n_3_[22]\,
      \nf_1_fu_234_reg[31]\(21) => \nf_1_fu_234_reg_n_3_[21]\,
      \nf_1_fu_234_reg[31]\(20) => \nf_1_fu_234_reg_n_3_[20]\,
      \nf_1_fu_234_reg[31]\(19) => \nf_1_fu_234_reg_n_3_[19]\,
      \nf_1_fu_234_reg[31]\(18) => \nf_1_fu_234_reg_n_3_[18]\,
      \nf_1_fu_234_reg[31]\(17) => \nf_1_fu_234_reg_n_3_[17]\,
      \nf_1_fu_234_reg[31]\(16) => \nf_1_fu_234_reg_n_3_[16]\,
      \nf_1_fu_234_reg[31]\(15) => \nf_1_fu_234_reg_n_3_[15]\,
      \nf_1_fu_234_reg[31]\(14) => \nf_1_fu_234_reg_n_3_[14]\,
      \nf_1_fu_234_reg[31]\(13) => \nf_1_fu_234_reg_n_3_[13]\,
      \nf_1_fu_234_reg[31]\(12) => \nf_1_fu_234_reg_n_3_[12]\,
      \nf_1_fu_234_reg[31]\(11) => \nf_1_fu_234_reg_n_3_[11]\,
      \nf_1_fu_234_reg[31]\(10) => \nf_1_fu_234_reg_n_3_[10]\,
      \nf_1_fu_234_reg[31]\(9) => \nf_1_fu_234_reg_n_3_[9]\,
      \nf_1_fu_234_reg[31]\(8) => \nf_1_fu_234_reg_n_3_[8]\,
      \nf_1_fu_234_reg[31]\(7) => \nf_1_fu_234_reg_n_3_[7]\,
      \nf_1_fu_234_reg[31]\(6) => \nf_1_fu_234_reg_n_3_[6]\,
      \nf_1_fu_234_reg[31]\(5) => \nf_1_fu_234_reg_n_3_[5]\,
      \nf_1_fu_234_reg[31]\(4) => \nf_1_fu_234_reg_n_3_[4]\,
      \nf_1_fu_234_reg[31]\(3) => \nf_1_fu_234_reg_n_3_[3]\,
      \nf_1_fu_234_reg[31]\(2) => \nf_1_fu_234_reg_n_3_[2]\,
      \nf_1_fu_234_reg[31]\(1) => \nf_1_fu_234_reg_n_3_[1]\,
      \nf_1_fu_234_reg[31]\(0) => \nf_1_fu_234_reg_n_3_[0]\,
      \nf_1_fu_234_reg[3]\(3 downto 0) => ap_sig_allocacmp_nf_2(3 downto 0),
      \nf_1_fu_234_reg[3]_0\(2) => flow_control_loop_pipe_sequential_init_U_n_111,
      \nf_1_fu_234_reg[3]_0\(1) => flow_control_loop_pipe_sequential_init_U_n_112,
      \nf_1_fu_234_reg[3]_0\(0) => flow_control_loop_pipe_sequential_init_U_n_113,
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice,
      \sf_fu_194_reg[0]\(0) => inputBuf_V_3_fu_2300,
      \sf_fu_194_reg[0]_0\(0) => inputBuf_V_2_fu_2260,
      \sf_fu_194_reg[1]\(0) => inputBuf_V_1_fu_2220,
      \sf_fu_194_reg[1]_0\(0) => inputBuf_V_fu_2180,
      \sf_fu_194_reg[31]\(30 downto 1) => ap_sig_allocacmp_sf_1(31 downto 2),
      \sf_fu_194_reg[31]\(0) => ap_sig_allocacmp_sf_1(0),
      weights_V_TVALID_int_regslice => weights_V_TVALID_int_regslice,
      \xor_ln1019_123_reg_3004_reg[0]\(0) => \xor_ln1019_123_reg_3004_reg[0]_0\(0),
      \xor_ln1019_123_reg_3004_reg[0]_0\(0) => \xor_ln1019_123_reg_3004_reg[0]_1\(0)
    );
\i_fu_198_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_weights_V_TREADY,
      D => flow_control_loop_pipe_sequential_init_U_n_9,
      Q => \i_fu_198_reg_n_3_[0]\,
      R => '0'
    );
\i_fu_198_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_weights_V_TREADY,
      D => flow_control_loop_pipe_sequential_init_U_n_8,
      Q => \i_fu_198_reg_n_3_[1]\,
      R => '0'
    );
\i_fu_198_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_weights_V_TREADY,
      D => flow_control_loop_pipe_sequential_init_U_n_7,
      Q => \i_fu_198_reg_n_3_[2]\,
      R => '0'
    );
\i_fu_198_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_weights_V_TREADY,
      D => flow_control_loop_pipe_sequential_init_U_n_6,
      Q => \i_fu_198_reg_n_3_[3]\,
      R => '0'
    );
\i_fu_198_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_weights_V_TREADY,
      D => flow_control_loop_pipe_sequential_init_U_n_5,
      Q => \i_fu_198_reg_n_3_[4]\,
      R => '0'
    );
\i_fu_198_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_weights_V_TREADY,
      D => flow_control_loop_pipe_sequential_init_U_n_4,
      Q => \i_fu_198_reg_n_3_[5]\,
      R => '0'
    );
\i_fu_198_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_weights_V_TREADY,
      D => flow_control_loop_pipe_sequential_init_U_n_3,
      Q => \i_fu_198_reg_n_3_[6]\,
      R => '0'
    );
icmp_ln1039_1_fu_2761_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1039_1_fu_2761_p2,
      CO(2) => icmp_ln1039_1_fu_2761_p2_carry_n_4,
      CO(1) => icmp_ln1039_1_fu_2761_p2_carry_n_5,
      CO(0) => icmp_ln1039_1_fu_2761_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => add_ln840_31_reg_3043(7),
      DI(2) => p_ZL7threshs_1_U_n_6,
      DI(1) => p_ZL7threshs_1_U_n_7,
      DI(0) => p_ZL7threshs_1_U_n_8,
      O(3 downto 0) => NLW_icmp_ln1039_1_fu_2761_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1039_1_fu_2761_p2_carry_i_4_n_3,
      S(2) => p_ZL7threshs_1_U_n_3,
      S(1) => p_ZL7threshs_1_U_n_4,
      S(0) => p_ZL7threshs_1_U_n_5
    );
\icmp_ln1039_1_fu_2761_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1039_1_fu_2761_p2,
      CO(3 downto 0) => \NLW_icmp_ln1039_1_fu_2761_p2_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_icmp_ln1039_1_fu_2761_p2_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => icmp_ln1039_3_fu_2791_p2_carry_0(1),
      S(3 downto 0) => B"0001"
    );
icmp_ln1039_1_fu_2761_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_31_reg_3043(7),
      I1 => add_ln840_31_reg_3043(6),
      O => icmp_ln1039_1_fu_2761_p2_carry_i_4_n_3
    );
icmp_ln1039_2_fu_2776_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1039_2_fu_2776_p2,
      CO(2) => icmp_ln1039_2_fu_2776_p2_carry_n_4,
      CO(1) => icmp_ln1039_2_fu_2776_p2_carry_n_5,
      CO(0) => icmp_ln1039_2_fu_2776_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => p_ZL7threshs_2_U_n_7,
      DI(2) => p_ZL7threshs_2_U_n_8,
      DI(1) => p_ZL7threshs_2_U_n_9,
      DI(0) => p_ZL7threshs_2_U_n_10,
      O(3 downto 0) => NLW_icmp_ln1039_2_fu_2776_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => p_ZL7threshs_2_U_n_3,
      S(2) => p_ZL7threshs_2_U_n_4,
      S(1) => p_ZL7threshs_2_U_n_5,
      S(0) => p_ZL7threshs_2_U_n_6
    );
\icmp_ln1039_2_fu_2776_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1039_2_fu_2776_p2,
      CO(3 downto 0) => \NLW_icmp_ln1039_2_fu_2776_p2_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_icmp_ln1039_2_fu_2776_p2_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => icmp_ln1039_3_fu_2791_p2_carry_0(2),
      S(3 downto 0) => B"0001"
    );
icmp_ln1039_3_fu_2791_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1039_3_fu_2791_p2,
      CO(2) => icmp_ln1039_3_fu_2791_p2_carry_n_4,
      CO(1) => icmp_ln1039_3_fu_2791_p2_carry_n_5,
      CO(0) => icmp_ln1039_3_fu_2791_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => p_ZL7threshs_3_U_n_3,
      DI(2) => p_ZL7threshs_3_U_n_4,
      DI(1) => p_ZL7threshs_3_U_n_5,
      DI(0) => p_ZL7threshs_3_U_n_6,
      O(3 downto 0) => NLW_icmp_ln1039_3_fu_2791_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => p_ZL7threshs_3_U_n_7,
      S(2) => p_ZL7threshs_3_U_n_8,
      S(1) => p_ZL7threshs_3_U_n_9,
      S(0) => p_ZL7threshs_3_U_n_10
    );
\icmp_ln1039_3_fu_2791_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1039_3_fu_2791_p2,
      CO(3 downto 0) => \NLW_icmp_ln1039_3_fu_2791_p2_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_icmp_ln1039_3_fu_2791_p2_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => icmp_ln1039_3_fu_2791_p2_carry_0(3),
      S(3 downto 0) => B"0001"
    );
icmp_ln1039_fu_2746_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1039_fu_2746_p2,
      CO(2) => icmp_ln1039_fu_2746_p2_carry_n_4,
      CO(1) => icmp_ln1039_fu_2746_p2_carry_n_5,
      CO(0) => icmp_ln1039_fu_2746_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => p_ZL7threshs_0_U_n_8,
      DI(2) => p_ZL7threshs_0_U_n_9,
      DI(1) => p_ZL7threshs_0_U_n_10,
      DI(0) => p_ZL7threshs_0_U_n_11,
      O(3 downto 0) => NLW_icmp_ln1039_fu_2746_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => p_ZL7threshs_0_U_n_4,
      S(2) => p_ZL7threshs_0_U_n_5,
      S(1) => p_ZL7threshs_0_U_n_6,
      S(0) => p_ZL7threshs_0_U_n_7
    );
\icmp_ln1039_fu_2746_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1039_fu_2746_p2,
      CO(3 downto 0) => \NLW_icmp_ln1039_fu_2746_p2_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_icmp_ln1039_fu_2746_p2_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => icmp_ln1039_3_fu_2791_p2_carry_0(0),
      S(3 downto 0) => B"0001"
    );
\icmp_ln249_reg_2894_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => icmp_ln249_reg_2894,
      Q => icmp_ln249_reg_2894_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln249_reg_2894_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_2029,
      D => icmp_ln249_fu_352_p2,
      Q => icmp_ln249_reg_2894,
      R => '0'
    );
\icmp_ln272_reg_2906_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_21,
      Q => \icmp_ln272_reg_2906_reg_n_3_[0]\,
      R => '0'
    );
\icmp_ln290_reg_3034[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_2_fu_2375_p2(26),
      I1 => sf_2_fu_2375_p2(22),
      I2 => sf_2_fu_2375_p2(16),
      I3 => sf_2_fu_2375_p2(6),
      O => \icmp_ln290_reg_3034[0]_i_10_n_3\
    );
\icmp_ln290_reg_3034[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sf_2_fu_2375_p2(23),
      I1 => sf_2_fu_2375_p2(28),
      I2 => sf_2_fu_2375_p2(27),
      I3 => sf_2_fu_2375_p2(25),
      I4 => \icmp_ln290_reg_3034[0]_i_8_n_3\,
      O => \icmp_ln290_reg_3034[0]_i_4_n_3\
    );
\icmp_ln290_reg_3034[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sf_2_fu_2375_p2(17),
      I1 => sf_2_fu_2375_p2(30),
      I2 => sf_2_fu_2375_p2(8),
      I3 => sf_2_fu_2375_p2(31),
      I4 => \icmp_ln290_reg_3034[0]_i_9_n_3\,
      O => \icmp_ln290_reg_3034[0]_i_5_n_3\
    );
\icmp_ln290_reg_3034[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sf_2_fu_2375_p2(11),
      I1 => sf_2_fu_2375_p2(14),
      I2 => sf_2_fu_2375_p2(13),
      I3 => sf_2_fu_2375_p2(21),
      I4 => \icmp_ln290_reg_3034[0]_i_10_n_3\,
      O => \icmp_ln290_reg_3034[0]_i_6_n_3\
    );
\icmp_ln290_reg_3034[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_2_fu_2375_p2(24),
      I1 => sf_2_fu_2375_p2(10),
      I2 => sf_2_fu_2375_p2(29),
      I3 => sf_2_fu_2375_p2(12),
      O => \icmp_ln290_reg_3034[0]_i_7_n_3\
    );
\icmp_ln290_reg_3034[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_2_fu_2375_p2(19),
      I1 => sf_2_fu_2375_p2(3),
      I2 => sf_2_fu_2375_p2(20),
      I3 => sf_2_fu_2375_p2(15),
      O => \icmp_ln290_reg_3034[0]_i_8_n_3\
    );
\icmp_ln290_reg_3034[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_2_fu_2375_p2(7),
      I1 => sf_2_fu_2375_p2(4),
      I2 => sf_2_fu_2375_p2(18),
      I3 => sf_2_fu_2375_p2(9),
      O => \icmp_ln290_reg_3034[0]_i_9_n_3\
    );
\icmp_ln290_reg_3034_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => icmp_ln290_reg_3034,
      Q => icmp_ln290_reg_3034_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln290_reg_3034_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_weights_V_TREADY,
      D => icmp_ln290_fu_2381_p2,
      Q => icmp_ln290_reg_3034,
      R => '0'
    );
\inputBuf_V_1_fu_222_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_2220,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(0),
      Q => inputBuf_V_1_fu_222(0),
      R => '0'
    );
\inputBuf_V_1_fu_222_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_2220,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(10),
      Q => inputBuf_V_1_fu_222(10),
      R => '0'
    );
\inputBuf_V_1_fu_222_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_2220,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(11),
      Q => inputBuf_V_1_fu_222(11),
      R => '0'
    );
\inputBuf_V_1_fu_222_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_2220,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(12),
      Q => inputBuf_V_1_fu_222(12),
      R => '0'
    );
\inputBuf_V_1_fu_222_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_2220,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(13),
      Q => inputBuf_V_1_fu_222(13),
      R => '0'
    );
\inputBuf_V_1_fu_222_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_2220,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(14),
      Q => inputBuf_V_1_fu_222(14),
      R => '0'
    );
\inputBuf_V_1_fu_222_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_2220,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(15),
      Q => inputBuf_V_1_fu_222(15),
      R => '0'
    );
\inputBuf_V_1_fu_222_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_2220,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(1),
      Q => inputBuf_V_1_fu_222(1),
      R => '0'
    );
\inputBuf_V_1_fu_222_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_2220,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(2),
      Q => inputBuf_V_1_fu_222(2),
      R => '0'
    );
\inputBuf_V_1_fu_222_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_2220,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(3),
      Q => inputBuf_V_1_fu_222(3),
      R => '0'
    );
\inputBuf_V_1_fu_222_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_2220,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(4),
      Q => inputBuf_V_1_fu_222(4),
      R => '0'
    );
\inputBuf_V_1_fu_222_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_2220,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(5),
      Q => inputBuf_V_1_fu_222(5),
      R => '0'
    );
\inputBuf_V_1_fu_222_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_2220,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(6),
      Q => inputBuf_V_1_fu_222(6),
      R => '0'
    );
\inputBuf_V_1_fu_222_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_2220,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(7),
      Q => inputBuf_V_1_fu_222(7),
      R => '0'
    );
\inputBuf_V_1_fu_222_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_2220,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(8),
      Q => inputBuf_V_1_fu_222(8),
      R => '0'
    );
\inputBuf_V_1_fu_222_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_2220,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(9),
      Q => inputBuf_V_1_fu_222(9),
      R => '0'
    );
\inputBuf_V_2_fu_226_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_2_fu_2260,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(0),
      Q => inputBuf_V_2_fu_226(0),
      R => '0'
    );
\inputBuf_V_2_fu_226_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_2_fu_2260,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(10),
      Q => inputBuf_V_2_fu_226(10),
      R => '0'
    );
\inputBuf_V_2_fu_226_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_2_fu_2260,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(11),
      Q => inputBuf_V_2_fu_226(11),
      R => '0'
    );
\inputBuf_V_2_fu_226_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_2_fu_2260,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(12),
      Q => inputBuf_V_2_fu_226(12),
      R => '0'
    );
\inputBuf_V_2_fu_226_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_2_fu_2260,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(13),
      Q => inputBuf_V_2_fu_226(13),
      R => '0'
    );
\inputBuf_V_2_fu_226_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_2_fu_2260,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(14),
      Q => inputBuf_V_2_fu_226(14),
      R => '0'
    );
\inputBuf_V_2_fu_226_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_2_fu_2260,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(15),
      Q => inputBuf_V_2_fu_226(15),
      R => '0'
    );
\inputBuf_V_2_fu_226_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_2_fu_2260,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(1),
      Q => inputBuf_V_2_fu_226(1),
      R => '0'
    );
\inputBuf_V_2_fu_226_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_2_fu_2260,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(2),
      Q => inputBuf_V_2_fu_226(2),
      R => '0'
    );
\inputBuf_V_2_fu_226_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_2_fu_2260,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(3),
      Q => inputBuf_V_2_fu_226(3),
      R => '0'
    );
\inputBuf_V_2_fu_226_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_2_fu_2260,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(4),
      Q => inputBuf_V_2_fu_226(4),
      R => '0'
    );
\inputBuf_V_2_fu_226_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_2_fu_2260,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(5),
      Q => inputBuf_V_2_fu_226(5),
      R => '0'
    );
\inputBuf_V_2_fu_226_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_2_fu_2260,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(6),
      Q => inputBuf_V_2_fu_226(6),
      R => '0'
    );
\inputBuf_V_2_fu_226_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_2_fu_2260,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(7),
      Q => inputBuf_V_2_fu_226(7),
      R => '0'
    );
\inputBuf_V_2_fu_226_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_2_fu_2260,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(8),
      Q => inputBuf_V_2_fu_226(8),
      R => '0'
    );
\inputBuf_V_2_fu_226_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_2_fu_2260,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(9),
      Q => inputBuf_V_2_fu_226(9),
      R => '0'
    );
\inputBuf_V_3_fu_230_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_3_fu_2300,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(0),
      Q => inputBuf_V_3_fu_230(0),
      R => '0'
    );
\inputBuf_V_3_fu_230_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_3_fu_2300,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(10),
      Q => inputBuf_V_3_fu_230(10),
      R => '0'
    );
\inputBuf_V_3_fu_230_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_3_fu_2300,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(11),
      Q => inputBuf_V_3_fu_230(11),
      R => '0'
    );
\inputBuf_V_3_fu_230_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_3_fu_2300,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(12),
      Q => inputBuf_V_3_fu_230(12),
      R => '0'
    );
\inputBuf_V_3_fu_230_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_3_fu_2300,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(13),
      Q => inputBuf_V_3_fu_230(13),
      R => '0'
    );
\inputBuf_V_3_fu_230_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_3_fu_2300,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(14),
      Q => inputBuf_V_3_fu_230(14),
      R => '0'
    );
\inputBuf_V_3_fu_230_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_3_fu_2300,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(15),
      Q => inputBuf_V_3_fu_230(15),
      R => '0'
    );
\inputBuf_V_3_fu_230_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_3_fu_2300,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(1),
      Q => inputBuf_V_3_fu_230(1),
      R => '0'
    );
\inputBuf_V_3_fu_230_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_3_fu_2300,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(2),
      Q => inputBuf_V_3_fu_230(2),
      R => '0'
    );
\inputBuf_V_3_fu_230_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_3_fu_2300,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(3),
      Q => inputBuf_V_3_fu_230(3),
      R => '0'
    );
\inputBuf_V_3_fu_230_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_3_fu_2300,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(4),
      Q => inputBuf_V_3_fu_230(4),
      R => '0'
    );
\inputBuf_V_3_fu_230_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_3_fu_2300,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(5),
      Q => inputBuf_V_3_fu_230(5),
      R => '0'
    );
\inputBuf_V_3_fu_230_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_3_fu_2300,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(6),
      Q => inputBuf_V_3_fu_230(6),
      R => '0'
    );
\inputBuf_V_3_fu_230_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_3_fu_2300,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(7),
      Q => inputBuf_V_3_fu_230(7),
      R => '0'
    );
\inputBuf_V_3_fu_230_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_3_fu_2300,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(8),
      Q => inputBuf_V_3_fu_230(8),
      R => '0'
    );
\inputBuf_V_3_fu_230_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_3_fu_2300,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(9),
      Q => inputBuf_V_3_fu_230(9),
      R => '0'
    );
\inputBuf_V_fu_218_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_2180,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(0),
      Q => inputBuf_V_fu_218(0),
      R => '0'
    );
\inputBuf_V_fu_218_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_2180,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(10),
      Q => inputBuf_V_fu_218(10),
      R => '0'
    );
\inputBuf_V_fu_218_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_2180,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(11),
      Q => inputBuf_V_fu_218(11),
      R => '0'
    );
\inputBuf_V_fu_218_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_2180,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(12),
      Q => inputBuf_V_fu_218(12),
      R => '0'
    );
\inputBuf_V_fu_218_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_2180,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(13),
      Q => inputBuf_V_fu_218(13),
      R => '0'
    );
\inputBuf_V_fu_218_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_2180,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(14),
      Q => inputBuf_V_fu_218(14),
      R => '0'
    );
\inputBuf_V_fu_218_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_2180,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(15),
      Q => inputBuf_V_fu_218(15),
      R => '0'
    );
\inputBuf_V_fu_218_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_2180,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(1),
      Q => inputBuf_V_fu_218(1),
      R => '0'
    );
\inputBuf_V_fu_218_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_2180,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(2),
      Q => inputBuf_V_fu_218(2),
      R => '0'
    );
\inputBuf_V_fu_218_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_2180,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(3),
      Q => inputBuf_V_fu_218(3),
      R => '0'
    );
\inputBuf_V_fu_218_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_2180,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(4),
      Q => inputBuf_V_fu_218(4),
      R => '0'
    );
\inputBuf_V_fu_218_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_2180,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(5),
      Q => inputBuf_V_fu_218(5),
      R => '0'
    );
\inputBuf_V_fu_218_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_2180,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(6),
      Q => inputBuf_V_fu_218(6),
      R => '0'
    );
\inputBuf_V_fu_218_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_2180,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(7),
      Q => inputBuf_V_fu_218(7),
      R => '0'
    );
\inputBuf_V_fu_218_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_2180,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(8),
      Q => inputBuf_V_fu_218(8),
      R => '0'
    );
\inputBuf_V_fu_218_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_2180,
      D => \inputBuf_V_1_fu_222_reg[15]_0\(9),
      Q => inputBuf_V_fu_218(9),
      R => '0'
    );
\nf_1_fu_234[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => nf_fu_2392_p2(24),
      I1 => nf_fu_2392_p2(26),
      I2 => nf_fu_2392_p2(17),
      I3 => nf_fu_2392_p2(23),
      O => \nf_1_fu_234[31]_i_10_n_3\
    );
\nf_1_fu_234[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => nf_fu_2392_p2(28),
      I1 => nf_fu_2392_p2(31),
      I2 => nf_fu_2392_p2(14),
      I3 => nf_fu_2392_p2(2),
      I4 => \nf_1_fu_234[31]_i_8_n_3\,
      O => \nf_1_fu_234[31]_i_4_n_3\
    );
\nf_1_fu_234[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => nf_fu_2392_p2(9),
      I1 => nf_fu_2392_p2(13),
      I2 => nf_fu_2392_p2(15),
      I3 => nf_fu_2392_p2(16),
      I4 => \nf_1_fu_234[31]_i_9_n_3\,
      O => \nf_1_fu_234[31]_i_5_n_3\
    );
\nf_1_fu_234[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => nf_fu_2392_p2(6),
      I1 => nf_fu_2392_p2(29),
      I2 => nf_fu_2392_p2(7),
      I3 => nf_fu_2392_p2(21),
      I4 => \nf_1_fu_234[31]_i_10_n_3\,
      O => \nf_1_fu_234[31]_i_6_n_3\
    );
\nf_1_fu_234[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => nf_fu_2392_p2(18),
      I1 => nf_fu_2392_p2(10),
      I2 => nf_fu_2392_p2(30),
      I3 => nf_fu_2392_p2(3),
      O => \nf_1_fu_234[31]_i_7_n_3\
    );
\nf_1_fu_234[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => nf_fu_2392_p2(19),
      I1 => nf_fu_2392_p2(5),
      I2 => nf_fu_2392_p2(25),
      I3 => nf_fu_2392_p2(22),
      O => \nf_1_fu_234[31]_i_8_n_3\
    );
\nf_1_fu_234[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => nf_fu_2392_p2(4),
      I1 => nf_fu_2392_p2(27),
      I2 => nf_fu_2392_p2(12),
      I3 => nf_fu_2392_p2(8),
      O => \nf_1_fu_234[31]_i_9_n_3\
    );
\nf_1_fu_234_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_234,
      D => nf_fu_2392_p2(0),
      Q => \nf_1_fu_234_reg_n_3_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_17
    );
\nf_1_fu_234_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_234,
      D => nf_fu_2392_p2(10),
      Q => \nf_1_fu_234_reg_n_3_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_17
    );
\nf_1_fu_234_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_234,
      D => nf_fu_2392_p2(11),
      Q => \nf_1_fu_234_reg_n_3_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_17
    );
\nf_1_fu_234_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_234,
      D => nf_fu_2392_p2(12),
      Q => \nf_1_fu_234_reg_n_3_[12]\,
      R => flow_control_loop_pipe_sequential_init_U_n_17
    );
\nf_1_fu_234_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_234,
      D => nf_fu_2392_p2(13),
      Q => \nf_1_fu_234_reg_n_3_[13]\,
      R => flow_control_loop_pipe_sequential_init_U_n_17
    );
\nf_1_fu_234_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_234,
      D => nf_fu_2392_p2(14),
      Q => \nf_1_fu_234_reg_n_3_[14]\,
      R => flow_control_loop_pipe_sequential_init_U_n_17
    );
\nf_1_fu_234_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_234,
      D => nf_fu_2392_p2(15),
      Q => \nf_1_fu_234_reg_n_3_[15]\,
      R => flow_control_loop_pipe_sequential_init_U_n_17
    );
\nf_1_fu_234_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_234,
      D => nf_fu_2392_p2(16),
      Q => \nf_1_fu_234_reg_n_3_[16]\,
      R => flow_control_loop_pipe_sequential_init_U_n_17
    );
\nf_1_fu_234_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_234,
      D => nf_fu_2392_p2(17),
      Q => \nf_1_fu_234_reg_n_3_[17]\,
      R => flow_control_loop_pipe_sequential_init_U_n_17
    );
\nf_1_fu_234_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_234,
      D => nf_fu_2392_p2(18),
      Q => \nf_1_fu_234_reg_n_3_[18]\,
      R => flow_control_loop_pipe_sequential_init_U_n_17
    );
\nf_1_fu_234_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_234,
      D => nf_fu_2392_p2(19),
      Q => \nf_1_fu_234_reg_n_3_[19]\,
      R => flow_control_loop_pipe_sequential_init_U_n_17
    );
\nf_1_fu_234_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_234,
      D => nf_fu_2392_p2(1),
      Q => \nf_1_fu_234_reg_n_3_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_17
    );
\nf_1_fu_234_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_234,
      D => nf_fu_2392_p2(20),
      Q => \nf_1_fu_234_reg_n_3_[20]\,
      R => flow_control_loop_pipe_sequential_init_U_n_17
    );
\nf_1_fu_234_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_234,
      D => nf_fu_2392_p2(21),
      Q => \nf_1_fu_234_reg_n_3_[21]\,
      R => flow_control_loop_pipe_sequential_init_U_n_17
    );
\nf_1_fu_234_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_234,
      D => nf_fu_2392_p2(22),
      Q => \nf_1_fu_234_reg_n_3_[22]\,
      R => flow_control_loop_pipe_sequential_init_U_n_17
    );
\nf_1_fu_234_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_234,
      D => nf_fu_2392_p2(23),
      Q => \nf_1_fu_234_reg_n_3_[23]\,
      R => flow_control_loop_pipe_sequential_init_U_n_17
    );
\nf_1_fu_234_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_234,
      D => nf_fu_2392_p2(24),
      Q => \nf_1_fu_234_reg_n_3_[24]\,
      R => flow_control_loop_pipe_sequential_init_U_n_17
    );
\nf_1_fu_234_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_234,
      D => nf_fu_2392_p2(25),
      Q => \nf_1_fu_234_reg_n_3_[25]\,
      R => flow_control_loop_pipe_sequential_init_U_n_17
    );
\nf_1_fu_234_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_234,
      D => nf_fu_2392_p2(26),
      Q => \nf_1_fu_234_reg_n_3_[26]\,
      R => flow_control_loop_pipe_sequential_init_U_n_17
    );
\nf_1_fu_234_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_234,
      D => nf_fu_2392_p2(27),
      Q => \nf_1_fu_234_reg_n_3_[27]\,
      R => flow_control_loop_pipe_sequential_init_U_n_17
    );
\nf_1_fu_234_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_234,
      D => nf_fu_2392_p2(28),
      Q => \nf_1_fu_234_reg_n_3_[28]\,
      R => flow_control_loop_pipe_sequential_init_U_n_17
    );
\nf_1_fu_234_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_234,
      D => nf_fu_2392_p2(29),
      Q => \nf_1_fu_234_reg_n_3_[29]\,
      R => flow_control_loop_pipe_sequential_init_U_n_17
    );
\nf_1_fu_234_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_234,
      D => nf_fu_2392_p2(2),
      Q => \nf_1_fu_234_reg_n_3_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_17
    );
\nf_1_fu_234_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_234,
      D => nf_fu_2392_p2(30),
      Q => \nf_1_fu_234_reg_n_3_[30]\,
      R => flow_control_loop_pipe_sequential_init_U_n_17
    );
\nf_1_fu_234_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_234,
      D => nf_fu_2392_p2(31),
      Q => \nf_1_fu_234_reg_n_3_[31]\,
      R => flow_control_loop_pipe_sequential_init_U_n_17
    );
\nf_1_fu_234_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_234,
      D => nf_fu_2392_p2(3),
      Q => \nf_1_fu_234_reg_n_3_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_17
    );
\nf_1_fu_234_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_234,
      D => nf_fu_2392_p2(4),
      Q => \nf_1_fu_234_reg_n_3_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_17
    );
\nf_1_fu_234_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_234,
      D => nf_fu_2392_p2(5),
      Q => \nf_1_fu_234_reg_n_3_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_17
    );
\nf_1_fu_234_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_234,
      D => nf_fu_2392_p2(6),
      Q => \nf_1_fu_234_reg_n_3_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_17
    );
\nf_1_fu_234_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_234,
      D => nf_fu_2392_p2(7),
      Q => \nf_1_fu_234_reg_n_3_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_17
    );
\nf_1_fu_234_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_234,
      D => nf_fu_2392_p2(8),
      Q => \nf_1_fu_234_reg_n_3_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_17
    );
\nf_1_fu_234_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_234,
      D => nf_fu_2392_p2(9),
      Q => \nf_1_fu_234_reg_n_3_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_17
    );
\nf_2_reg_2889_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_2029,
      D => ap_sig_allocacmp_nf_2(0),
      Q => nf_2_reg_2889(0),
      R => '0'
    );
\nf_2_reg_2889_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_2029,
      D => ap_sig_allocacmp_nf_2(1),
      Q => nf_2_reg_2889(1),
      R => '0'
    );
\nf_2_reg_2889_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_2029,
      D => ap_sig_allocacmp_nf_2(2),
      Q => nf_2_reg_2889(2),
      R => '0'
    );
\nf_2_reg_2889_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_2029,
      D => ap_sig_allocacmp_nf_2(3),
      Q => nf_2_reg_2889(3),
      R => '0'
    );
nf_fu_2392_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => nf_fu_2392_p2_carry_n_3,
      CO(2) => nf_fu_2392_p2_carry_n_4,
      CO(1) => nf_fu_2392_p2_carry_n_5,
      CO(0) => nf_fu_2392_p2_carry_n_6,
      CYINIT => ap_sig_allocacmp_nf_2(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => nf_fu_2392_p2(4 downto 1),
      S(3) => \ap_sig_allocacmp_nf_2__0\(4),
      S(2) => flow_control_loop_pipe_sequential_init_U_n_111,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_112,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_113
    );
\nf_fu_2392_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => nf_fu_2392_p2_carry_n_3,
      CO(3) => \nf_fu_2392_p2_carry__0_n_3\,
      CO(2) => \nf_fu_2392_p2_carry__0_n_4\,
      CO(1) => \nf_fu_2392_p2_carry__0_n_5\,
      CO(0) => \nf_fu_2392_p2_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => nf_fu_2392_p2(8 downto 5),
      S(3 downto 0) => \ap_sig_allocacmp_nf_2__0\(8 downto 5)
    );
\nf_fu_2392_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_fu_2392_p2_carry__0_n_3\,
      CO(3) => \nf_fu_2392_p2_carry__1_n_3\,
      CO(2) => \nf_fu_2392_p2_carry__1_n_4\,
      CO(1) => \nf_fu_2392_p2_carry__1_n_5\,
      CO(0) => \nf_fu_2392_p2_carry__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => nf_fu_2392_p2(12 downto 9),
      S(3 downto 0) => \ap_sig_allocacmp_nf_2__0\(12 downto 9)
    );
\nf_fu_2392_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_fu_2392_p2_carry__1_n_3\,
      CO(3) => \nf_fu_2392_p2_carry__2_n_3\,
      CO(2) => \nf_fu_2392_p2_carry__2_n_4\,
      CO(1) => \nf_fu_2392_p2_carry__2_n_5\,
      CO(0) => \nf_fu_2392_p2_carry__2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => nf_fu_2392_p2(16 downto 13),
      S(3 downto 0) => \ap_sig_allocacmp_nf_2__0\(16 downto 13)
    );
\nf_fu_2392_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_fu_2392_p2_carry__2_n_3\,
      CO(3) => \nf_fu_2392_p2_carry__3_n_3\,
      CO(2) => \nf_fu_2392_p2_carry__3_n_4\,
      CO(1) => \nf_fu_2392_p2_carry__3_n_5\,
      CO(0) => \nf_fu_2392_p2_carry__3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => nf_fu_2392_p2(20 downto 17),
      S(3 downto 0) => \ap_sig_allocacmp_nf_2__0\(20 downto 17)
    );
\nf_fu_2392_p2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_fu_2392_p2_carry__3_n_3\,
      CO(3) => \nf_fu_2392_p2_carry__4_n_3\,
      CO(2) => \nf_fu_2392_p2_carry__4_n_4\,
      CO(1) => \nf_fu_2392_p2_carry__4_n_5\,
      CO(0) => \nf_fu_2392_p2_carry__4_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => nf_fu_2392_p2(24 downto 21),
      S(3 downto 0) => \ap_sig_allocacmp_nf_2__0\(24 downto 21)
    );
\nf_fu_2392_p2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_fu_2392_p2_carry__4_n_3\,
      CO(3) => \nf_fu_2392_p2_carry__5_n_3\,
      CO(2) => \nf_fu_2392_p2_carry__5_n_4\,
      CO(1) => \nf_fu_2392_p2_carry__5_n_5\,
      CO(0) => \nf_fu_2392_p2_carry__5_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => nf_fu_2392_p2(28 downto 25),
      S(3 downto 0) => \ap_sig_allocacmp_nf_2__0\(28 downto 25)
    );
\nf_fu_2392_p2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_fu_2392_p2_carry__5_n_3\,
      CO(3 downto 2) => \NLW_nf_fu_2392_p2_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \nf_fu_2392_p2_carry__6_n_5\,
      CO(0) => \nf_fu_2392_p2_carry__6_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_nf_fu_2392_p2_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => nf_fu_2392_p2(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => \ap_sig_allocacmp_nf_2__0\(31 downto 29)
    );
p_ZL7threshs_0_U: entity work.top_StreamingDataflowPartition_1_0_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R
     port map (
      DI(3) => p_ZL7threshs_0_U_n_8,
      DI(2) => p_ZL7threshs_0_U_n_9,
      DI(1) => p_ZL7threshs_0_U_n_10,
      DI(0) => p_ZL7threshs_0_U_n_11,
      E(0) => p_ZL7threshs_0_ce0,
      Q(0) => Q(2),
      S(3) => p_ZL7threshs_0_U_n_4,
      S(2) => p_ZL7threshs_0_U_n_5,
      S(1) => p_ZL7threshs_0_U_n_6,
      S(0) => p_ZL7threshs_0_U_n_7,
      ap_CS_iter1_fsm_state2 => ap_CS_iter1_fsm_state2,
      ap_CS_iter2_fsm_state3 => ap_CS_iter2_fsm_state3,
      ap_clk => ap_clk,
      icmp_ln1039_fu_2746_p2_carry(7 downto 0) => add_ln840_15_reg_3038(7 downto 0),
      icmp_ln249_reg_2894_pp0_iter1_reg => icmp_ln249_reg_2894_pp0_iter1_reg,
      icmp_ln290_reg_3034_pp0_iter1_reg => icmp_ln290_reg_3034_pp0_iter1_reg,
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice,
      \q0_reg[0]_0\(3 downto 0) => nf_2_reg_2889(3 downto 0)
    );
p_ZL7threshs_1_U: entity work.top_StreamingDataflowPartition_1_0_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R
     port map (
      DI(2) => p_ZL7threshs_1_U_n_6,
      DI(1) => p_ZL7threshs_1_U_n_7,
      DI(0) => p_ZL7threshs_1_U_n_8,
      E(0) => p_ZL7threshs_0_ce0,
      Q(5 downto 0) => add_ln840_31_reg_3043(5 downto 0),
      S(2) => p_ZL7threshs_1_U_n_3,
      S(1) => p_ZL7threshs_1_U_n_4,
      S(0) => p_ZL7threshs_1_U_n_5,
      ap_clk => ap_clk,
      \q0_reg[2]_0\(3 downto 0) => nf_2_reg_2889(3 downto 0)
    );
p_ZL7threshs_2_U: entity work.top_StreamingDataflowPartition_1_0_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R
     port map (
      DI(3) => p_ZL7threshs_2_U_n_7,
      DI(2) => p_ZL7threshs_2_U_n_8,
      DI(1) => p_ZL7threshs_2_U_n_9,
      DI(0) => p_ZL7threshs_2_U_n_10,
      E(0) => p_ZL7threshs_0_ce0,
      Q(7 downto 0) => add_ln840_47_reg_3048(7 downto 0),
      S(3) => p_ZL7threshs_2_U_n_3,
      S(2) => p_ZL7threshs_2_U_n_4,
      S(1) => p_ZL7threshs_2_U_n_5,
      S(0) => p_ZL7threshs_2_U_n_6,
      ap_clk => ap_clk,
      \q0_reg[5]_0\(3 downto 0) => nf_2_reg_2889(3 downto 0)
    );
p_ZL7threshs_3_U: entity work.top_StreamingDataflowPartition_1_0_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R
     port map (
      DI(3) => p_ZL7threshs_3_U_n_3,
      DI(2) => p_ZL7threshs_3_U_n_4,
      DI(1) => p_ZL7threshs_3_U_n_5,
      DI(0) => p_ZL7threshs_3_U_n_6,
      E(0) => p_ZL7threshs_0_ce0,
      Q(7 downto 0) => add_ln840_63_reg_3053(7 downto 0),
      S(3) => p_ZL7threshs_3_U_n_7,
      S(2) => p_ZL7threshs_3_U_n_8,
      S(1) => p_ZL7threshs_3_U_n_9,
      S(0) => p_ZL7threshs_3_U_n_10,
      ap_clk => ap_clk,
      \q0_reg[1]_0\(3 downto 0) => nf_2_reg_2889(3 downto 0)
    );
sf_2_fu_2375_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sf_2_fu_2375_p2_carry_n_3,
      CO(2) => sf_2_fu_2375_p2_carry_n_4,
      CO(1) => sf_2_fu_2375_p2_carry_n_5,
      CO(0) => sf_2_fu_2375_p2_carry_n_6,
      CYINIT => ap_sig_allocacmp_sf_1(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_2_fu_2375_p2(4 downto 1),
      S(3 downto 1) => ap_sig_allocacmp_sf_1(4 downto 2),
      S(0) => flow_control_loop_pipe_sequential_init_U_n_110
    );
\sf_2_fu_2375_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sf_2_fu_2375_p2_carry_n_3,
      CO(3) => \sf_2_fu_2375_p2_carry__0_n_3\,
      CO(2) => \sf_2_fu_2375_p2_carry__0_n_4\,
      CO(1) => \sf_2_fu_2375_p2_carry__0_n_5\,
      CO(0) => \sf_2_fu_2375_p2_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_2_fu_2375_p2(8 downto 5),
      S(3 downto 0) => ap_sig_allocacmp_sf_1(8 downto 5)
    );
\sf_2_fu_2375_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_2_fu_2375_p2_carry__0_n_3\,
      CO(3) => \sf_2_fu_2375_p2_carry__1_n_3\,
      CO(2) => \sf_2_fu_2375_p2_carry__1_n_4\,
      CO(1) => \sf_2_fu_2375_p2_carry__1_n_5\,
      CO(0) => \sf_2_fu_2375_p2_carry__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_2_fu_2375_p2(12 downto 9),
      S(3 downto 0) => ap_sig_allocacmp_sf_1(12 downto 9)
    );
\sf_2_fu_2375_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_2_fu_2375_p2_carry__1_n_3\,
      CO(3) => \sf_2_fu_2375_p2_carry__2_n_3\,
      CO(2) => \sf_2_fu_2375_p2_carry__2_n_4\,
      CO(1) => \sf_2_fu_2375_p2_carry__2_n_5\,
      CO(0) => \sf_2_fu_2375_p2_carry__2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_2_fu_2375_p2(16 downto 13),
      S(3 downto 0) => ap_sig_allocacmp_sf_1(16 downto 13)
    );
\sf_2_fu_2375_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_2_fu_2375_p2_carry__2_n_3\,
      CO(3) => \sf_2_fu_2375_p2_carry__3_n_3\,
      CO(2) => \sf_2_fu_2375_p2_carry__3_n_4\,
      CO(1) => \sf_2_fu_2375_p2_carry__3_n_5\,
      CO(0) => \sf_2_fu_2375_p2_carry__3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_2_fu_2375_p2(20 downto 17),
      S(3 downto 0) => ap_sig_allocacmp_sf_1(20 downto 17)
    );
\sf_2_fu_2375_p2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_2_fu_2375_p2_carry__3_n_3\,
      CO(3) => \sf_2_fu_2375_p2_carry__4_n_3\,
      CO(2) => \sf_2_fu_2375_p2_carry__4_n_4\,
      CO(1) => \sf_2_fu_2375_p2_carry__4_n_5\,
      CO(0) => \sf_2_fu_2375_p2_carry__4_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_2_fu_2375_p2(24 downto 21),
      S(3 downto 0) => ap_sig_allocacmp_sf_1(24 downto 21)
    );
\sf_2_fu_2375_p2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_2_fu_2375_p2_carry__4_n_3\,
      CO(3) => \sf_2_fu_2375_p2_carry__5_n_3\,
      CO(2) => \sf_2_fu_2375_p2_carry__5_n_4\,
      CO(1) => \sf_2_fu_2375_p2_carry__5_n_5\,
      CO(0) => \sf_2_fu_2375_p2_carry__5_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_2_fu_2375_p2(28 downto 25),
      S(3 downto 0) => ap_sig_allocacmp_sf_1(28 downto 25)
    );
\sf_2_fu_2375_p2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_2_fu_2375_p2_carry__5_n_3\,
      CO(3 downto 2) => \NLW_sf_2_fu_2375_p2_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sf_2_fu_2375_p2_carry__6_n_5\,
      CO(0) => \sf_2_fu_2375_p2_carry__6_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sf_2_fu_2375_p2_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => sf_2_fu_2375_p2(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => ap_sig_allocacmp_sf_1(31 downto 29)
    );
\sf_fu_194_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_194,
      D => sf_2_fu_2375_p2(0),
      Q => \sf_fu_194_reg_n_3_[0]\,
      R => nf_1_fu_234
    );
\sf_fu_194_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_194,
      D => sf_2_fu_2375_p2(10),
      Q => \sf_fu_194_reg_n_3_[10]\,
      R => nf_1_fu_234
    );
\sf_fu_194_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_194,
      D => sf_2_fu_2375_p2(11),
      Q => \sf_fu_194_reg_n_3_[11]\,
      R => nf_1_fu_234
    );
\sf_fu_194_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_194,
      D => sf_2_fu_2375_p2(12),
      Q => \sf_fu_194_reg_n_3_[12]\,
      R => nf_1_fu_234
    );
\sf_fu_194_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_194,
      D => sf_2_fu_2375_p2(13),
      Q => \sf_fu_194_reg_n_3_[13]\,
      R => nf_1_fu_234
    );
\sf_fu_194_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_194,
      D => sf_2_fu_2375_p2(14),
      Q => \sf_fu_194_reg_n_3_[14]\,
      R => nf_1_fu_234
    );
\sf_fu_194_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_194,
      D => sf_2_fu_2375_p2(15),
      Q => \sf_fu_194_reg_n_3_[15]\,
      R => nf_1_fu_234
    );
\sf_fu_194_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_194,
      D => sf_2_fu_2375_p2(16),
      Q => \sf_fu_194_reg_n_3_[16]\,
      R => nf_1_fu_234
    );
\sf_fu_194_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_194,
      D => sf_2_fu_2375_p2(17),
      Q => \sf_fu_194_reg_n_3_[17]\,
      R => nf_1_fu_234
    );
\sf_fu_194_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_194,
      D => sf_2_fu_2375_p2(18),
      Q => \sf_fu_194_reg_n_3_[18]\,
      R => nf_1_fu_234
    );
\sf_fu_194_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_194,
      D => sf_2_fu_2375_p2(19),
      Q => \sf_fu_194_reg_n_3_[19]\,
      R => nf_1_fu_234
    );
\sf_fu_194_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_194,
      D => sf_2_fu_2375_p2(1),
      Q => \sf_fu_194_reg_n_3_[1]\,
      R => nf_1_fu_234
    );
\sf_fu_194_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_194,
      D => sf_2_fu_2375_p2(20),
      Q => \sf_fu_194_reg_n_3_[20]\,
      R => nf_1_fu_234
    );
\sf_fu_194_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_194,
      D => sf_2_fu_2375_p2(21),
      Q => \sf_fu_194_reg_n_3_[21]\,
      R => nf_1_fu_234
    );
\sf_fu_194_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_194,
      D => sf_2_fu_2375_p2(22),
      Q => \sf_fu_194_reg_n_3_[22]\,
      R => nf_1_fu_234
    );
\sf_fu_194_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_194,
      D => sf_2_fu_2375_p2(23),
      Q => \sf_fu_194_reg_n_3_[23]\,
      R => nf_1_fu_234
    );
\sf_fu_194_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_194,
      D => sf_2_fu_2375_p2(24),
      Q => \sf_fu_194_reg_n_3_[24]\,
      R => nf_1_fu_234
    );
\sf_fu_194_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_194,
      D => sf_2_fu_2375_p2(25),
      Q => \sf_fu_194_reg_n_3_[25]\,
      R => nf_1_fu_234
    );
\sf_fu_194_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_194,
      D => sf_2_fu_2375_p2(26),
      Q => \sf_fu_194_reg_n_3_[26]\,
      R => nf_1_fu_234
    );
\sf_fu_194_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_194,
      D => sf_2_fu_2375_p2(27),
      Q => \sf_fu_194_reg_n_3_[27]\,
      R => nf_1_fu_234
    );
\sf_fu_194_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_194,
      D => sf_2_fu_2375_p2(28),
      Q => \sf_fu_194_reg_n_3_[28]\,
      R => nf_1_fu_234
    );
\sf_fu_194_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_194,
      D => sf_2_fu_2375_p2(29),
      Q => \sf_fu_194_reg_n_3_[29]\,
      R => nf_1_fu_234
    );
\sf_fu_194_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_194,
      D => sf_2_fu_2375_p2(2),
      Q => \sf_fu_194_reg_n_3_[2]\,
      R => nf_1_fu_234
    );
\sf_fu_194_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_194,
      D => sf_2_fu_2375_p2(30),
      Q => \sf_fu_194_reg_n_3_[30]\,
      R => nf_1_fu_234
    );
\sf_fu_194_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_194,
      D => sf_2_fu_2375_p2(31),
      Q => \sf_fu_194_reg_n_3_[31]\,
      R => nf_1_fu_234
    );
\sf_fu_194_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_194,
      D => sf_2_fu_2375_p2(3),
      Q => \sf_fu_194_reg_n_3_[3]\,
      R => nf_1_fu_234
    );
\sf_fu_194_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_194,
      D => sf_2_fu_2375_p2(4),
      Q => \sf_fu_194_reg_n_3_[4]\,
      R => nf_1_fu_234
    );
\sf_fu_194_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_194,
      D => sf_2_fu_2375_p2(5),
      Q => \sf_fu_194_reg_n_3_[5]\,
      R => nf_1_fu_234
    );
\sf_fu_194_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_194,
      D => sf_2_fu_2375_p2(6),
      Q => \sf_fu_194_reg_n_3_[6]\,
      R => nf_1_fu_234
    );
\sf_fu_194_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_194,
      D => sf_2_fu_2375_p2(7),
      Q => \sf_fu_194_reg_n_3_[7]\,
      R => nf_1_fu_234
    );
\sf_fu_194_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_194,
      D => sf_2_fu_2375_p2(8),
      Q => \sf_fu_194_reg_n_3_[8]\,
      R => nf_1_fu_234
    );
\sf_fu_194_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_194,
      D => sf_2_fu_2375_p2(9),
      Q => \sf_fu_194_reg_n_3_[9]\,
      R => nf_1_fu_234
    );
\xor_ln1019_123_reg_3004_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_weights_V_TREADY,
      D => xor_ln1019_123_fu_2261_p2,
      Q => xor_ln1019_123_reg_3004,
      R => '0'
    );
\xor_ln1019_27_reg_2914_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_weights_V_TREADY,
      D => xor_ln1019_27_fu_877_p2,
      Q => xor_ln1019_27_reg_2914,
      R => '0'
    );
\xor_ln1019_59_reg_2944_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_weights_V_TREADY,
      D => xor_ln1019_59_fu_1349_p2,
      Q => xor_ln1019_59_reg_2944,
      R => '0'
    );
\xor_ln1019_91_reg_2974_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_weights_V_TREADY,
      D => xor_ln1019_91_fu_1805_p2,
      Q => xor_ln1019_91_reg_2974,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_MatrixVectorActivation_3_Matrix_Vector_Activate_Stream_Batch is
  port (
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC;
    \nf_fu_122_reg[3]_0\ : out STD_LOGIC;
    grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    B_V_data_1_state : out STD_LOGIC_VECTOR ( 0 to 0 );
    B_V_data_1_sel_wr01_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \i_fu_82_reg[1]_0\ : out STD_LOGIC;
    \sf_fu_78_reg[2]_0\ : out STD_LOGIC;
    \sf_fu_78_reg[2]_1\ : out STD_LOGIC;
    \sf_fu_78_reg[2]_2\ : out STD_LOGIC;
    \sf_fu_78_reg[2]_3\ : out STD_LOGIC;
    \sf_fu_78_reg[2]_4\ : out STD_LOGIC;
    \sf_fu_78_reg[2]_5\ : out STD_LOGIC;
    \sf_fu_78_reg[2]_6\ : out STD_LOGIC;
    \sf_fu_78_reg[2]_7\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \icmp_ln249_reg_772_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    \outElem_m_val_V_1_fu_86_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \W_packed_V_reg_784_reg[5]_0\ : in STD_LOGIC;
    \inElem_1_reg_145_reg[5]_0\ : in STD_LOGIC;
    grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg : in STD_LOGIC;
    in0_V_TVALID_int_regslice : in STD_LOGIC;
    weights_V_TVALID_int_regslice : in STD_LOGIC;
    out_V_TREADY : in STD_LOGIC;
    \B_V_data_1_state_reg[1]\ : in STD_LOGIC;
    out_V_TREADY_int_regslice : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    B_V_data_1_sel_wr : in STD_LOGIC;
    B_V_data_1_sel : in STD_LOGIC;
    B_V_data_1_sel_rd_reg : in STD_LOGIC;
    \inputBuf_V_1_fu_94_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln840_3_reg_799_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_1_reg_794_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_5_reg_804_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_MatrixVectorActivation_3_Matrix_Vector_Activate_Stream_Batch : entity is "MatrixVectorActivation_3_Matrix_Vector_Activate_Stream_Batch";
end top_StreamingDataflowPartition_1_0_MatrixVectorActivation_3_Matrix_Vector_Activate_Stream_Batch;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_MatrixVectorActivation_3_Matrix_Vector_Activate_Stream_Batch is
  signal \B_V_data_1_state[1]_i_2__0_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]\ : STD_LOGIC;
  signal add_ln840_1_reg_794 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_3_reg_799 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_5_reg_804 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_CS_iter1_fsm_state2 : STD_LOGIC;
  signal ap_NS_iter1_fsm : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_sig_allocacmp_nf_2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ap_sig_allocacmp_sf_1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_104 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_105 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_107 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_22 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_3 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_6 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_64 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_65 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_66 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_67 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_68 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_69 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_70 : STD_LOGIC;
  signal \i_fu_82_reg_n_3_[0]\ : STD_LOGIC;
  signal \i_fu_82_reg_n_3_[1]\ : STD_LOGIC;
  signal \i_fu_82_reg_n_3_[2]\ : STD_LOGIC;
  signal \i_fu_82_reg_n_3_[3]\ : STD_LOGIC;
  signal \i_fu_82_reg_n_3_[4]\ : STD_LOGIC;
  signal \i_fu_82_reg_n_3_[5]\ : STD_LOGIC;
  signal \i_fu_82_reg_n_3_[6]\ : STD_LOGIC;
  signal icmp_ln249_reg_772 : STD_LOGIC;
  signal \icmp_ln272_reg_789_reg_n_3_[0]\ : STD_LOGIC;
  signal icmp_ln290_fu_566_p2 : STD_LOGIC;
  signal icmp_ln290_reg_809 : STD_LOGIC;
  signal \icmp_ln290_reg_809[0]_i_17_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_809[0]_i_18_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_809[0]_i_19_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_809[0]_i_20_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_809[0]_i_7_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_809[0]_i_8_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_809[0]_i_9_n_3\ : STD_LOGIC;
  signal inElem_1_reg_1451 : STD_LOGIC;
  signal inElem_1_reg_1452 : STD_LOGIC;
  signal inElem_1_reg_1453 : STD_LOGIC;
  signal inElem_1_reg_14549_out : STD_LOGIC;
  signal inElem_1_reg_1455 : STD_LOGIC;
  signal inElem_1_reg_1456 : STD_LOGIC;
  signal inElem_1_reg_1457 : STD_LOGIC;
  signal inElem_1_reg_145717_out : STD_LOGIC;
  signal inputBuf_V_1_fu_94 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal inputBuf_V_2_fu_98 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal inputBuf_V_3_fu_102 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal inputBuf_V_4_fu_106 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal inputBuf_V_5_fu_110 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal inputBuf_V_6_fu_114 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal inputBuf_V_7_fu_118 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal inputBuf_V_fu_90 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal local_temp_V_5_fu_622_p3 : STD_LOGIC;
  signal nf_4_fu_577_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \nf_4_fu_577_p2_carry__0_n_3\ : STD_LOGIC;
  signal \nf_4_fu_577_p2_carry__0_n_4\ : STD_LOGIC;
  signal \nf_4_fu_577_p2_carry__0_n_5\ : STD_LOGIC;
  signal \nf_4_fu_577_p2_carry__0_n_6\ : STD_LOGIC;
  signal \nf_4_fu_577_p2_carry__1_n_3\ : STD_LOGIC;
  signal \nf_4_fu_577_p2_carry__1_n_4\ : STD_LOGIC;
  signal \nf_4_fu_577_p2_carry__1_n_5\ : STD_LOGIC;
  signal \nf_4_fu_577_p2_carry__1_n_6\ : STD_LOGIC;
  signal \nf_4_fu_577_p2_carry__2_n_3\ : STD_LOGIC;
  signal \nf_4_fu_577_p2_carry__2_n_4\ : STD_LOGIC;
  signal \nf_4_fu_577_p2_carry__2_n_5\ : STD_LOGIC;
  signal \nf_4_fu_577_p2_carry__2_n_6\ : STD_LOGIC;
  signal \nf_4_fu_577_p2_carry__3_n_3\ : STD_LOGIC;
  signal \nf_4_fu_577_p2_carry__3_n_4\ : STD_LOGIC;
  signal \nf_4_fu_577_p2_carry__3_n_5\ : STD_LOGIC;
  signal \nf_4_fu_577_p2_carry__3_n_6\ : STD_LOGIC;
  signal \nf_4_fu_577_p2_carry__4_n_3\ : STD_LOGIC;
  signal \nf_4_fu_577_p2_carry__4_n_4\ : STD_LOGIC;
  signal \nf_4_fu_577_p2_carry__4_n_5\ : STD_LOGIC;
  signal \nf_4_fu_577_p2_carry__4_n_6\ : STD_LOGIC;
  signal \nf_4_fu_577_p2_carry__5_n_3\ : STD_LOGIC;
  signal \nf_4_fu_577_p2_carry__5_n_4\ : STD_LOGIC;
  signal \nf_4_fu_577_p2_carry__5_n_5\ : STD_LOGIC;
  signal \nf_4_fu_577_p2_carry__5_n_6\ : STD_LOGIC;
  signal \nf_4_fu_577_p2_carry__6_n_5\ : STD_LOGIC;
  signal \nf_4_fu_577_p2_carry__6_n_6\ : STD_LOGIC;
  signal nf_4_fu_577_p2_carry_n_3 : STD_LOGIC;
  signal nf_4_fu_577_p2_carry_n_4 : STD_LOGIC;
  signal nf_4_fu_577_p2_carry_n_5 : STD_LOGIC;
  signal nf_4_fu_577_p2_carry_n_6 : STD_LOGIC;
  signal \nf_fu_122[31]_i_10_n_3\ : STD_LOGIC;
  signal \nf_fu_122[31]_i_11_n_3\ : STD_LOGIC;
  signal \nf_fu_122[31]_i_5_n_3\ : STD_LOGIC;
  signal \nf_fu_122[31]_i_6_n_3\ : STD_LOGIC;
  signal \nf_fu_122[31]_i_7_n_3\ : STD_LOGIC;
  signal \nf_fu_122[31]_i_8_n_3\ : STD_LOGIC;
  signal \nf_fu_122[31]_i_9_n_3\ : STD_LOGIC;
  signal \nf_fu_122_reg_n_3_[0]\ : STD_LOGIC;
  signal \nf_fu_122_reg_n_3_[10]\ : STD_LOGIC;
  signal \nf_fu_122_reg_n_3_[11]\ : STD_LOGIC;
  signal \nf_fu_122_reg_n_3_[12]\ : STD_LOGIC;
  signal \nf_fu_122_reg_n_3_[13]\ : STD_LOGIC;
  signal \nf_fu_122_reg_n_3_[14]\ : STD_LOGIC;
  signal \nf_fu_122_reg_n_3_[15]\ : STD_LOGIC;
  signal \nf_fu_122_reg_n_3_[16]\ : STD_LOGIC;
  signal \nf_fu_122_reg_n_3_[17]\ : STD_LOGIC;
  signal \nf_fu_122_reg_n_3_[18]\ : STD_LOGIC;
  signal \nf_fu_122_reg_n_3_[19]\ : STD_LOGIC;
  signal \nf_fu_122_reg_n_3_[1]\ : STD_LOGIC;
  signal \nf_fu_122_reg_n_3_[20]\ : STD_LOGIC;
  signal \nf_fu_122_reg_n_3_[21]\ : STD_LOGIC;
  signal \nf_fu_122_reg_n_3_[22]\ : STD_LOGIC;
  signal \nf_fu_122_reg_n_3_[23]\ : STD_LOGIC;
  signal \nf_fu_122_reg_n_3_[24]\ : STD_LOGIC;
  signal \nf_fu_122_reg_n_3_[25]\ : STD_LOGIC;
  signal \nf_fu_122_reg_n_3_[26]\ : STD_LOGIC;
  signal \nf_fu_122_reg_n_3_[27]\ : STD_LOGIC;
  signal \nf_fu_122_reg_n_3_[28]\ : STD_LOGIC;
  signal \nf_fu_122_reg_n_3_[29]\ : STD_LOGIC;
  signal \nf_fu_122_reg_n_3_[2]\ : STD_LOGIC;
  signal \nf_fu_122_reg_n_3_[30]\ : STD_LOGIC;
  signal \nf_fu_122_reg_n_3_[31]\ : STD_LOGIC;
  signal \nf_fu_122_reg_n_3_[3]\ : STD_LOGIC;
  signal \nf_fu_122_reg_n_3_[4]\ : STD_LOGIC;
  signal \nf_fu_122_reg_n_3_[5]\ : STD_LOGIC;
  signal \nf_fu_122_reg_n_3_[6]\ : STD_LOGIC;
  signal \nf_fu_122_reg_n_3_[7]\ : STD_LOGIC;
  signal \nf_fu_122_reg_n_3_[8]\ : STD_LOGIC;
  signal \nf_fu_122_reg_n_3_[9]\ : STD_LOGIC;
  signal outElem_m_val_V_1_fu_86 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal outElem_m_val_V_1_fu_860 : STD_LOGIC;
  signal \^outelem_m_val_v_1_fu_86_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \outElem_m_val_V_fu_684_p2__0_carry__0_n_4\ : STD_LOGIC;
  signal \outElem_m_val_V_fu_684_p2__0_carry__0_n_5\ : STD_LOGIC;
  signal \outElem_m_val_V_fu_684_p2__0_carry__0_n_6\ : STD_LOGIC;
  signal \outElem_m_val_V_fu_684_p2__0_carry_i_10_n_3\ : STD_LOGIC;
  signal \outElem_m_val_V_fu_684_p2__0_carry_i_11_n_3\ : STD_LOGIC;
  signal \outElem_m_val_V_fu_684_p2__0_carry_i_1_n_3\ : STD_LOGIC;
  signal \outElem_m_val_V_fu_684_p2__0_carry_i_6_n_3\ : STD_LOGIC;
  signal \outElem_m_val_V_fu_684_p2__0_carry_i_7_n_3\ : STD_LOGIC;
  signal \outElem_m_val_V_fu_684_p2__0_carry_i_8_n_3\ : STD_LOGIC;
  signal \outElem_m_val_V_fu_684_p2__0_carry_i_9_n_3\ : STD_LOGIC;
  signal \outElem_m_val_V_fu_684_p2__0_carry_n_3\ : STD_LOGIC;
  signal \outElem_m_val_V_fu_684_p2__0_carry_n_4\ : STD_LOGIC;
  signal \outElem_m_val_V_fu_684_p2__0_carry_n_5\ : STD_LOGIC;
  signal \outElem_m_val_V_fu_684_p2__0_carry_n_6\ : STD_LOGIC;
  signal p_Result_5_fu_629_p3 : STD_LOGIC;
  signal select_ln272_fu_615_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sf_2_fu_560_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \sf_2_fu_560_p2_carry__0_n_3\ : STD_LOGIC;
  signal \sf_2_fu_560_p2_carry__0_n_4\ : STD_LOGIC;
  signal \sf_2_fu_560_p2_carry__0_n_5\ : STD_LOGIC;
  signal \sf_2_fu_560_p2_carry__0_n_6\ : STD_LOGIC;
  signal \sf_2_fu_560_p2_carry__1_n_3\ : STD_LOGIC;
  signal \sf_2_fu_560_p2_carry__1_n_4\ : STD_LOGIC;
  signal \sf_2_fu_560_p2_carry__1_n_5\ : STD_LOGIC;
  signal \sf_2_fu_560_p2_carry__1_n_6\ : STD_LOGIC;
  signal \sf_2_fu_560_p2_carry__2_n_3\ : STD_LOGIC;
  signal \sf_2_fu_560_p2_carry__2_n_4\ : STD_LOGIC;
  signal \sf_2_fu_560_p2_carry__2_n_5\ : STD_LOGIC;
  signal \sf_2_fu_560_p2_carry__2_n_6\ : STD_LOGIC;
  signal \sf_2_fu_560_p2_carry__3_n_3\ : STD_LOGIC;
  signal \sf_2_fu_560_p2_carry__3_n_4\ : STD_LOGIC;
  signal \sf_2_fu_560_p2_carry__3_n_5\ : STD_LOGIC;
  signal \sf_2_fu_560_p2_carry__3_n_6\ : STD_LOGIC;
  signal \sf_2_fu_560_p2_carry__4_n_3\ : STD_LOGIC;
  signal \sf_2_fu_560_p2_carry__4_n_4\ : STD_LOGIC;
  signal \sf_2_fu_560_p2_carry__4_n_5\ : STD_LOGIC;
  signal \sf_2_fu_560_p2_carry__4_n_6\ : STD_LOGIC;
  signal \sf_2_fu_560_p2_carry__5_n_3\ : STD_LOGIC;
  signal \sf_2_fu_560_p2_carry__5_n_4\ : STD_LOGIC;
  signal \sf_2_fu_560_p2_carry__5_n_5\ : STD_LOGIC;
  signal \sf_2_fu_560_p2_carry__5_n_6\ : STD_LOGIC;
  signal \sf_2_fu_560_p2_carry__6_n_5\ : STD_LOGIC;
  signal \sf_2_fu_560_p2_carry__6_n_6\ : STD_LOGIC;
  signal sf_2_fu_560_p2_carry_n_3 : STD_LOGIC;
  signal sf_2_fu_560_p2_carry_n_4 : STD_LOGIC;
  signal sf_2_fu_560_p2_carry_n_5 : STD_LOGIC;
  signal sf_2_fu_560_p2_carry_n_6 : STD_LOGIC;
  signal \sf_fu_78_reg_n_3_[0]\ : STD_LOGIC;
  signal \sf_fu_78_reg_n_3_[10]\ : STD_LOGIC;
  signal \sf_fu_78_reg_n_3_[11]\ : STD_LOGIC;
  signal \sf_fu_78_reg_n_3_[12]\ : STD_LOGIC;
  signal \sf_fu_78_reg_n_3_[13]\ : STD_LOGIC;
  signal \sf_fu_78_reg_n_3_[14]\ : STD_LOGIC;
  signal \sf_fu_78_reg_n_3_[15]\ : STD_LOGIC;
  signal \sf_fu_78_reg_n_3_[16]\ : STD_LOGIC;
  signal \sf_fu_78_reg_n_3_[17]\ : STD_LOGIC;
  signal \sf_fu_78_reg_n_3_[18]\ : STD_LOGIC;
  signal \sf_fu_78_reg_n_3_[19]\ : STD_LOGIC;
  signal \sf_fu_78_reg_n_3_[1]\ : STD_LOGIC;
  signal \sf_fu_78_reg_n_3_[20]\ : STD_LOGIC;
  signal \sf_fu_78_reg_n_3_[21]\ : STD_LOGIC;
  signal \sf_fu_78_reg_n_3_[22]\ : STD_LOGIC;
  signal \sf_fu_78_reg_n_3_[23]\ : STD_LOGIC;
  signal \sf_fu_78_reg_n_3_[24]\ : STD_LOGIC;
  signal \sf_fu_78_reg_n_3_[25]\ : STD_LOGIC;
  signal \sf_fu_78_reg_n_3_[26]\ : STD_LOGIC;
  signal \sf_fu_78_reg_n_3_[27]\ : STD_LOGIC;
  signal \sf_fu_78_reg_n_3_[28]\ : STD_LOGIC;
  signal \sf_fu_78_reg_n_3_[29]\ : STD_LOGIC;
  signal \sf_fu_78_reg_n_3_[2]\ : STD_LOGIC;
  signal \sf_fu_78_reg_n_3_[30]\ : STD_LOGIC;
  signal \sf_fu_78_reg_n_3_[31]\ : STD_LOGIC;
  signal \sf_fu_78_reg_n_3_[3]\ : STD_LOGIC;
  signal \sf_fu_78_reg_n_3_[4]\ : STD_LOGIC;
  signal \sf_fu_78_reg_n_3_[5]\ : STD_LOGIC;
  signal \sf_fu_78_reg_n_3_[6]\ : STD_LOGIC;
  signal \sf_fu_78_reg_n_3_[7]\ : STD_LOGIC;
  signal \sf_fu_78_reg_n_3_[8]\ : STD_LOGIC;
  signal \sf_fu_78_reg_n_3_[9]\ : STD_LOGIC;
  signal \NLW_nf_4_fu_577_p2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nf_4_fu_577_p2_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_outElem_m_val_V_fu_684_p2__0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sf_2_fu_560_p2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sf_2_fu_560_p2_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_2\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_2__0\ : label is "soft_lutpair439";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \ap_CS_iter1_fsm_reg[1]\ : label is "ap_ST_iter1_fsm_state0:01,ap_ST_iter1_fsm_state2:10";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of nf_4_fu_577_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \nf_4_fu_577_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_4_fu_577_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_4_fu_577_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_4_fu_577_p2_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_4_fu_577_p2_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_4_fu_577_p2_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_4_fu_577_p2_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \outElem_m_val_V_fu_684_p2__0_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \outElem_m_val_V_fu_684_p2__0_carry__0\ : label is 35;
  attribute HLUTNM : string;
  attribute HLUTNM of \outElem_m_val_V_fu_684_p2__0_carry_i_4\ : label is "lutpair72";
  attribute HLUTNM of \outElem_m_val_V_fu_684_p2__0_carry_i_9\ : label is "lutpair72";
  attribute ADDER_THRESHOLD of sf_2_fu_560_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \sf_2_fu_560_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_2_fu_560_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_2_fu_560_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_2_fu_560_p2_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_2_fu_560_p2_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_2_fu_560_p2_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_2_fu_560_p2_carry__6\ : label is 35;
begin
  \B_V_data_1_state_reg[0]\ <= \^b_v_data_1_state_reg[0]\;
  \outElem_m_val_V_1_fu_86_reg[7]_0\(7 downto 0) <= \^outelem_m_val_v_1_fu_86_reg[7]_0\(7 downto 0);
B_V_data_1_sel_wr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF40000000"
    )
        port map (
      I0 => icmp_ln249_reg_772,
      I1 => icmp_ln290_reg_809,
      I2 => out_V_TREADY_int_regslice,
      I3 => Q(2),
      I4 => ap_CS_iter1_fsm_state2,
      I5 => B_V_data_1_sel_wr,
      O => \icmp_ln249_reg_772_reg[0]_0\
    );
\B_V_data_1_state[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => ap_CS_iter1_fsm_state2,
      I1 => Q(2),
      I2 => out_V_TREADY_int_regslice,
      I3 => icmp_ln290_reg_809,
      I4 => icmp_ln249_reg_772,
      O => B_V_data_1_sel_wr01_out
    );
\B_V_data_1_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFBFBFBBBFB"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => \B_V_data_1_state_reg[1]\,
      I2 => out_V_TREADY_int_regslice,
      I3 => icmp_ln290_reg_809,
      I4 => icmp_ln249_reg_772,
      I5 => \B_V_data_1_state[1]_i_2__0_n_3\,
      O => B_V_data_1_state(0)
    );
\B_V_data_1_state[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0444FFFF"
    )
        port map (
      I0 => icmp_ln249_reg_772,
      I1 => icmp_ln290_reg_809,
      I2 => out_V_TREADY_int_regslice,
      I3 => Q(2),
      I4 => ap_CS_iter1_fsm_state2,
      O => \B_V_data_1_state[1]_i_2__0_n_3\
    );
\W_packed_V_reg_784_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^b_v_data_1_state_reg[0]\,
      D => \W_packed_V_reg_784_reg[5]_0\,
      Q => local_temp_V_5_fu_622_p3,
      R => '0'
    );
\add_ln840_1_reg_794_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^b_v_data_1_state_reg[0]\,
      D => \add_ln840_1_reg_794_reg[1]_0\(0),
      Q => add_ln840_1_reg_794(0),
      R => '0'
    );
\add_ln840_1_reg_794_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^b_v_data_1_state_reg[0]\,
      D => \add_ln840_1_reg_794_reg[1]_0\(1),
      Q => add_ln840_1_reg_794(1),
      R => '0'
    );
\add_ln840_3_reg_799_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^b_v_data_1_state_reg[0]\,
      D => \add_ln840_3_reg_799_reg[1]_0\(0),
      Q => add_ln840_3_reg_799(0),
      R => '0'
    );
\add_ln840_3_reg_799_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^b_v_data_1_state_reg[0]\,
      D => \add_ln840_3_reg_799_reg[1]_0\(1),
      Q => add_ln840_3_reg_799(1),
      R => '0'
    );
\add_ln840_5_reg_804_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^b_v_data_1_state_reg[0]\,
      D => \add_ln840_5_reg_804_reg[1]_0\(0),
      Q => add_ln840_5_reg_804(0),
      R => '0'
    );
\add_ln840_5_reg_804_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^b_v_data_1_state_reg[0]\,
      D => \add_ln840_5_reg_804_reg[1]_0\(1),
      Q => add_ln840_5_reg_804(1),
      R => '0'
    );
\ap_CS_iter1_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_iter1_fsm(1),
      Q => ap_CS_iter1_fsm_state2,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_11,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.top_StreamingDataflowPartition_1_0_MatrixVectorActivation_3_flow_control_loop_pipe_sequential_init
     port map (
      B_V_data_1_sel => B_V_data_1_sel,
      B_V_data_1_sel_rd_reg => B_V_data_1_sel_rd_reg,
      \B_V_data_1_state_reg[0]\(0) => \^b_v_data_1_state_reg[0]\,
      \B_V_data_1_state_reg[0]_0\(0) => flow_control_loop_pipe_sequential_init_U_n_6,
      \B_V_data_1_state_reg[0]_1\ => \B_V_data_1_state_reg[0]_0\,
      D(2) => sf_2_fu_560_p2(5),
      D(1) => sf_2_fu_560_p2(3),
      D(0) => sf_2_fu_560_p2(1),
      E(0) => flow_control_loop_pipe_sequential_init_U_n_3,
      Q(31) => \sf_fu_78_reg_n_3_[31]\,
      Q(30) => \sf_fu_78_reg_n_3_[30]\,
      Q(29) => \sf_fu_78_reg_n_3_[29]\,
      Q(28) => \sf_fu_78_reg_n_3_[28]\,
      Q(27) => \sf_fu_78_reg_n_3_[27]\,
      Q(26) => \sf_fu_78_reg_n_3_[26]\,
      Q(25) => \sf_fu_78_reg_n_3_[25]\,
      Q(24) => \sf_fu_78_reg_n_3_[24]\,
      Q(23) => \sf_fu_78_reg_n_3_[23]\,
      Q(22) => \sf_fu_78_reg_n_3_[22]\,
      Q(21) => \sf_fu_78_reg_n_3_[21]\,
      Q(20) => \sf_fu_78_reg_n_3_[20]\,
      Q(19) => \sf_fu_78_reg_n_3_[19]\,
      Q(18) => \sf_fu_78_reg_n_3_[18]\,
      Q(17) => \sf_fu_78_reg_n_3_[17]\,
      Q(16) => \sf_fu_78_reg_n_3_[16]\,
      Q(15) => \sf_fu_78_reg_n_3_[15]\,
      Q(14) => \sf_fu_78_reg_n_3_[14]\,
      Q(13) => \sf_fu_78_reg_n_3_[13]\,
      Q(12) => \sf_fu_78_reg_n_3_[12]\,
      Q(11) => \sf_fu_78_reg_n_3_[11]\,
      Q(10) => \sf_fu_78_reg_n_3_[10]\,
      Q(9) => \sf_fu_78_reg_n_3_[9]\,
      Q(8) => \sf_fu_78_reg_n_3_[8]\,
      Q(7) => \sf_fu_78_reg_n_3_[7]\,
      Q(6) => \sf_fu_78_reg_n_3_[6]\,
      Q(5) => \sf_fu_78_reg_n_3_[5]\,
      Q(4) => \sf_fu_78_reg_n_3_[4]\,
      Q(3) => \sf_fu_78_reg_n_3_[3]\,
      Q(2) => \sf_fu_78_reg_n_3_[2]\,
      Q(1) => \sf_fu_78_reg_n_3_[1]\,
      Q(0) => \sf_fu_78_reg_n_3_[0]\,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_104,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_105,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_13,
      \add_ln840_5_reg_804_reg[1]_i_7_0\(7 downto 0) => inputBuf_V_2_fu_98(7 downto 0),
      \add_ln840_5_reg_804_reg[1]_i_7_1\(7 downto 0) => inputBuf_V_3_fu_102(7 downto 0),
      \add_ln840_5_reg_804_reg[1]_i_7_2\(7 downto 0) => inputBuf_V_fu_90(7 downto 0),
      \add_ln840_5_reg_804_reg[1]_i_7_3\(7 downto 0) => inputBuf_V_1_fu_94(7 downto 0),
      \add_ln840_5_reg_804_reg[1]_i_7_4\(7 downto 0) => inputBuf_V_6_fu_114(7 downto 0),
      \add_ln840_5_reg_804_reg[1]_i_7_5\(7 downto 0) => inputBuf_V_7_fu_118(7 downto 0),
      \add_ln840_5_reg_804_reg[1]_i_7_6\(7 downto 0) => inputBuf_V_4_fu_106(7 downto 0),
      \add_ln840_5_reg_804_reg[1]_i_7_7\(7 downto 0) => inputBuf_V_5_fu_110(7 downto 0),
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      \ap_CS_fsm_reg[2]\(1 downto 0) => D(1 downto 0),
      \ap_CS_fsm_reg[2]_0\ => \ap_CS_fsm_reg[2]\,
      \ap_CS_fsm_reg[2]_1\ => \ap_CS_fsm_reg[2]_0\,
      \ap_CS_fsm_reg[3]\(2 downto 0) => Q(2 downto 0),
      \ap_CS_fsm_reg[3]_0\(0) => \ap_CS_fsm_reg[3]\(0),
      ap_CS_iter1_fsm_state2 => ap_CS_iter1_fsm_state2,
      ap_NS_iter1_fsm(0) => ap_NS_iter1_fsm(1),
      ap_clk => ap_clk,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_exit_ready_pp0_iter1_reg_reg => flow_control_loop_pipe_sequential_init_U_n_11,
      ap_loop_exit_ready_pp0_iter1_reg_reg_0 => \B_V_data_1_state[1]_i_2__0_n_3\,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_7,
      ap_loop_init_int_reg_1(0) => inElem_1_reg_1457,
      ap_loop_init_int_reg_2(6) => flow_control_loop_pipe_sequential_init_U_n_64,
      ap_loop_init_int_reg_2(5) => flow_control_loop_pipe_sequential_init_U_n_65,
      ap_loop_init_int_reg_2(4) => flow_control_loop_pipe_sequential_init_U_n_66,
      ap_loop_init_int_reg_2(3) => flow_control_loop_pipe_sequential_init_U_n_67,
      ap_loop_init_int_reg_2(2) => flow_control_loop_pipe_sequential_init_U_n_68,
      ap_loop_init_int_reg_2(1) => flow_control_loop_pipe_sequential_init_U_n_69,
      ap_loop_init_int_reg_2(0) => flow_control_loop_pipe_sequential_init_U_n_70,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sig_allocacmp_nf_2(31 downto 0) => ap_sig_allocacmp_nf_2(31 downto 0),
      grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg_0(0) => nf_4_fu_577_p2(0),
      \i_fu_82_reg[1]\ => \i_fu_82_reg[1]_0\,
      \i_fu_82_reg[6]\(6) => \i_fu_82_reg_n_3_[6]\,
      \i_fu_82_reg[6]\(5) => \i_fu_82_reg_n_3_[5]\,
      \i_fu_82_reg[6]\(4) => \i_fu_82_reg_n_3_[4]\,
      \i_fu_82_reg[6]\(3) => \i_fu_82_reg_n_3_[3]\,
      \i_fu_82_reg[6]\(2) => \i_fu_82_reg_n_3_[2]\,
      \i_fu_82_reg[6]\(1) => \i_fu_82_reg_n_3_[1]\,
      \i_fu_82_reg[6]\(0) => \i_fu_82_reg_n_3_[0]\,
      icmp_ln249_reg_772 => icmp_ln249_reg_772,
      \icmp_ln249_reg_772_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_107,
      \icmp_ln272_reg_789_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_22,
      \icmp_ln272_reg_789_reg[0]_0\ => \icmp_ln272_reg_789_reg_n_3_[0]\,
      icmp_ln290_fu_566_p2 => icmp_ln290_fu_566_p2,
      icmp_ln290_reg_809 => icmp_ln290_reg_809,
      \icmp_ln290_reg_809_reg[0]\ => \icmp_ln290_reg_809[0]_i_17_n_3\,
      \icmp_ln290_reg_809_reg[0]_0\ => \icmp_ln290_reg_809[0]_i_7_n_3\,
      \icmp_ln290_reg_809_reg[0]_1\ => \icmp_ln290_reg_809[0]_i_8_n_3\,
      \icmp_ln290_reg_809_reg[0]_2\ => \icmp_ln290_reg_809[0]_i_9_n_3\,
      in0_V_TVALID_int_regslice => in0_V_TVALID_int_regslice,
      \nf_fu_122[31]_i_3_0\ => \nf_fu_122[31]_i_8_n_3\,
      \nf_fu_122[31]_i_3_1\(2) => nf_4_fu_577_p2(14),
      \nf_fu_122[31]_i_3_1\(1) => nf_4_fu_577_p2(5),
      \nf_fu_122[31]_i_3_1\(0) => nf_4_fu_577_p2(2),
      \nf_fu_122_reg[0]\ => \nf_fu_122[31]_i_5_n_3\,
      \nf_fu_122_reg[0]_0\ => \nf_fu_122[31]_i_6_n_3\,
      \nf_fu_122_reg[0]_1\ => \nf_fu_122[31]_i_7_n_3\,
      \nf_fu_122_reg[31]\(31) => \nf_fu_122_reg_n_3_[31]\,
      \nf_fu_122_reg[31]\(30) => \nf_fu_122_reg_n_3_[30]\,
      \nf_fu_122_reg[31]\(29) => \nf_fu_122_reg_n_3_[29]\,
      \nf_fu_122_reg[31]\(28) => \nf_fu_122_reg_n_3_[28]\,
      \nf_fu_122_reg[31]\(27) => \nf_fu_122_reg_n_3_[27]\,
      \nf_fu_122_reg[31]\(26) => \nf_fu_122_reg_n_3_[26]\,
      \nf_fu_122_reg[31]\(25) => \nf_fu_122_reg_n_3_[25]\,
      \nf_fu_122_reg[31]\(24) => \nf_fu_122_reg_n_3_[24]\,
      \nf_fu_122_reg[31]\(23) => \nf_fu_122_reg_n_3_[23]\,
      \nf_fu_122_reg[31]\(22) => \nf_fu_122_reg_n_3_[22]\,
      \nf_fu_122_reg[31]\(21) => \nf_fu_122_reg_n_3_[21]\,
      \nf_fu_122_reg[31]\(20) => \nf_fu_122_reg_n_3_[20]\,
      \nf_fu_122_reg[31]\(19) => \nf_fu_122_reg_n_3_[19]\,
      \nf_fu_122_reg[31]\(18) => \nf_fu_122_reg_n_3_[18]\,
      \nf_fu_122_reg[31]\(17) => \nf_fu_122_reg_n_3_[17]\,
      \nf_fu_122_reg[31]\(16) => \nf_fu_122_reg_n_3_[16]\,
      \nf_fu_122_reg[31]\(15) => \nf_fu_122_reg_n_3_[15]\,
      \nf_fu_122_reg[31]\(14) => \nf_fu_122_reg_n_3_[14]\,
      \nf_fu_122_reg[31]\(13) => \nf_fu_122_reg_n_3_[13]\,
      \nf_fu_122_reg[31]\(12) => \nf_fu_122_reg_n_3_[12]\,
      \nf_fu_122_reg[31]\(11) => \nf_fu_122_reg_n_3_[11]\,
      \nf_fu_122_reg[31]\(10) => \nf_fu_122_reg_n_3_[10]\,
      \nf_fu_122_reg[31]\(9) => \nf_fu_122_reg_n_3_[9]\,
      \nf_fu_122_reg[31]\(8) => \nf_fu_122_reg_n_3_[8]\,
      \nf_fu_122_reg[31]\(7) => \nf_fu_122_reg_n_3_[7]\,
      \nf_fu_122_reg[31]\(6) => \nf_fu_122_reg_n_3_[6]\,
      \nf_fu_122_reg[31]\(5) => \nf_fu_122_reg_n_3_[5]\,
      \nf_fu_122_reg[31]\(4) => \nf_fu_122_reg_n_3_[4]\,
      \nf_fu_122_reg[31]\(3) => \nf_fu_122_reg_n_3_[3]\,
      \nf_fu_122_reg[31]\(2) => \nf_fu_122_reg_n_3_[2]\,
      \nf_fu_122_reg[31]\(1) => \nf_fu_122_reg_n_3_[1]\,
      \nf_fu_122_reg[31]\(0) => \nf_fu_122_reg_n_3_[0]\,
      \nf_fu_122_reg[3]\ => \nf_fu_122_reg[3]_0\,
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice,
      \sf_fu_78_reg[0]\(0) => inElem_1_reg_145717_out,
      \sf_fu_78_reg[0]_0\(0) => inElem_1_reg_1452,
      \sf_fu_78_reg[0]_1\(0) => inElem_1_reg_1451,
      \sf_fu_78_reg[1]\(0) => inElem_1_reg_1456,
      \sf_fu_78_reg[1]_0\(0) => inElem_1_reg_1453,
      \sf_fu_78_reg[2]\(0) => inElem_1_reg_1455,
      \sf_fu_78_reg[2]_0\(0) => inElem_1_reg_14549_out,
      \sf_fu_78_reg[2]_1\ => \sf_fu_78_reg[2]_0\,
      \sf_fu_78_reg[2]_2\ => \sf_fu_78_reg[2]_1\,
      \sf_fu_78_reg[2]_3\ => \sf_fu_78_reg[2]_2\,
      \sf_fu_78_reg[2]_4\ => \sf_fu_78_reg[2]_3\,
      \sf_fu_78_reg[2]_5\ => \sf_fu_78_reg[2]_4\,
      \sf_fu_78_reg[2]_6\ => \sf_fu_78_reg[2]_5\,
      \sf_fu_78_reg[2]_7\ => \sf_fu_78_reg[2]_6\,
      \sf_fu_78_reg[2]_8\ => \sf_fu_78_reg[2]_7\,
      \sf_fu_78_reg[31]\(29 downto 1) => ap_sig_allocacmp_sf_1(31 downto 3),
      \sf_fu_78_reg[31]\(0) => ap_sig_allocacmp_sf_1(0),
      weights_V_TVALID_int_regslice => weights_V_TVALID_int_regslice
    );
\i_fu_82_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^b_v_data_1_state_reg[0]\,
      D => flow_control_loop_pipe_sequential_init_U_n_70,
      Q => \i_fu_82_reg_n_3_[0]\,
      R => '0'
    );
\i_fu_82_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^b_v_data_1_state_reg[0]\,
      D => flow_control_loop_pipe_sequential_init_U_n_69,
      Q => \i_fu_82_reg_n_3_[1]\,
      R => '0'
    );
\i_fu_82_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^b_v_data_1_state_reg[0]\,
      D => flow_control_loop_pipe_sequential_init_U_n_68,
      Q => \i_fu_82_reg_n_3_[2]\,
      R => '0'
    );
\i_fu_82_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^b_v_data_1_state_reg[0]\,
      D => flow_control_loop_pipe_sequential_init_U_n_67,
      Q => \i_fu_82_reg_n_3_[3]\,
      R => '0'
    );
\i_fu_82_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^b_v_data_1_state_reg[0]\,
      D => flow_control_loop_pipe_sequential_init_U_n_66,
      Q => \i_fu_82_reg_n_3_[4]\,
      R => '0'
    );
\i_fu_82_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^b_v_data_1_state_reg[0]\,
      D => flow_control_loop_pipe_sequential_init_U_n_65,
      Q => \i_fu_82_reg_n_3_[5]\,
      R => '0'
    );
\i_fu_82_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^b_v_data_1_state_reg[0]\,
      D => flow_control_loop_pipe_sequential_init_U_n_64,
      Q => \i_fu_82_reg_n_3_[6]\,
      R => '0'
    );
\icmp_ln249_reg_772_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_107,
      Q => icmp_ln249_reg_772,
      R => '0'
    );
\icmp_ln272_reg_789_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_22,
      Q => \icmp_ln272_reg_789_reg_n_3_[0]\,
      R => '0'
    );
\icmp_ln290_reg_809[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_2_fu_560_p2(24),
      I1 => sf_2_fu_560_p2(10),
      I2 => sf_2_fu_560_p2(29),
      I3 => sf_2_fu_560_p2(12),
      O => \icmp_ln290_reg_809[0]_i_17_n_3\
    );
\icmp_ln290_reg_809[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_2_fu_560_p2(19),
      I1 => sf_2_fu_560_p2(2),
      I2 => sf_2_fu_560_p2(20),
      I3 => sf_2_fu_560_p2(15),
      O => \icmp_ln290_reg_809[0]_i_18_n_3\
    );
\icmp_ln290_reg_809[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_2_fu_560_p2(7),
      I1 => sf_2_fu_560_p2(4),
      I2 => sf_2_fu_560_p2(18),
      I3 => sf_2_fu_560_p2(9),
      O => \icmp_ln290_reg_809[0]_i_19_n_3\
    );
\icmp_ln290_reg_809[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_2_fu_560_p2(26),
      I1 => sf_2_fu_560_p2(22),
      I2 => sf_2_fu_560_p2(16),
      I3 => sf_2_fu_560_p2(6),
      O => \icmp_ln290_reg_809[0]_i_20_n_3\
    );
\icmp_ln290_reg_809[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sf_2_fu_560_p2(23),
      I1 => sf_2_fu_560_p2(28),
      I2 => sf_2_fu_560_p2(27),
      I3 => sf_2_fu_560_p2(25),
      I4 => \icmp_ln290_reg_809[0]_i_18_n_3\,
      O => \icmp_ln290_reg_809[0]_i_7_n_3\
    );
\icmp_ln290_reg_809[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sf_2_fu_560_p2(17),
      I1 => sf_2_fu_560_p2(30),
      I2 => sf_2_fu_560_p2(8),
      I3 => sf_2_fu_560_p2(31),
      I4 => \icmp_ln290_reg_809[0]_i_19_n_3\,
      O => \icmp_ln290_reg_809[0]_i_8_n_3\
    );
\icmp_ln290_reg_809[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sf_2_fu_560_p2(11),
      I1 => sf_2_fu_560_p2(14),
      I2 => sf_2_fu_560_p2(13),
      I3 => sf_2_fu_560_p2(21),
      I4 => \icmp_ln290_reg_809[0]_i_20_n_3\,
      O => \icmp_ln290_reg_809[0]_i_9_n_3\
    );
\icmp_ln290_reg_809_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^b_v_data_1_state_reg[0]\,
      D => icmp_ln290_fu_566_p2,
      Q => icmp_ln290_reg_809,
      R => '0'
    );
\inElem_1_reg_145_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^b_v_data_1_state_reg[0]\,
      D => \inElem_1_reg_145_reg[5]_0\,
      Q => p_Result_5_fu_629_p3,
      R => '0'
    );
\inputBuf_V_1_fu_94_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inElem_1_reg_1456,
      D => \inputBuf_V_1_fu_94_reg[7]_0\(0),
      Q => inputBuf_V_1_fu_94(0),
      R => '0'
    );
\inputBuf_V_1_fu_94_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inElem_1_reg_1456,
      D => \inputBuf_V_1_fu_94_reg[7]_0\(1),
      Q => inputBuf_V_1_fu_94(1),
      R => '0'
    );
\inputBuf_V_1_fu_94_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inElem_1_reg_1456,
      D => \inputBuf_V_1_fu_94_reg[7]_0\(2),
      Q => inputBuf_V_1_fu_94(2),
      R => '0'
    );
\inputBuf_V_1_fu_94_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inElem_1_reg_1456,
      D => \inputBuf_V_1_fu_94_reg[7]_0\(3),
      Q => inputBuf_V_1_fu_94(3),
      R => '0'
    );
\inputBuf_V_1_fu_94_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inElem_1_reg_1456,
      D => \inputBuf_V_1_fu_94_reg[7]_0\(4),
      Q => inputBuf_V_1_fu_94(4),
      R => '0'
    );
\inputBuf_V_1_fu_94_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inElem_1_reg_1456,
      D => \inputBuf_V_1_fu_94_reg[7]_0\(5),
      Q => inputBuf_V_1_fu_94(5),
      R => '0'
    );
\inputBuf_V_1_fu_94_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inElem_1_reg_1456,
      D => \inputBuf_V_1_fu_94_reg[7]_0\(6),
      Q => inputBuf_V_1_fu_94(6),
      R => '0'
    );
\inputBuf_V_1_fu_94_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inElem_1_reg_1456,
      D => \inputBuf_V_1_fu_94_reg[7]_0\(7),
      Q => inputBuf_V_1_fu_94(7),
      R => '0'
    );
\inputBuf_V_2_fu_98_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inElem_1_reg_1455,
      D => \inputBuf_V_1_fu_94_reg[7]_0\(0),
      Q => inputBuf_V_2_fu_98(0),
      R => '0'
    );
\inputBuf_V_2_fu_98_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inElem_1_reg_1455,
      D => \inputBuf_V_1_fu_94_reg[7]_0\(1),
      Q => inputBuf_V_2_fu_98(1),
      R => '0'
    );
\inputBuf_V_2_fu_98_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inElem_1_reg_1455,
      D => \inputBuf_V_1_fu_94_reg[7]_0\(2),
      Q => inputBuf_V_2_fu_98(2),
      R => '0'
    );
\inputBuf_V_2_fu_98_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inElem_1_reg_1455,
      D => \inputBuf_V_1_fu_94_reg[7]_0\(3),
      Q => inputBuf_V_2_fu_98(3),
      R => '0'
    );
\inputBuf_V_2_fu_98_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inElem_1_reg_1455,
      D => \inputBuf_V_1_fu_94_reg[7]_0\(4),
      Q => inputBuf_V_2_fu_98(4),
      R => '0'
    );
\inputBuf_V_2_fu_98_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inElem_1_reg_1455,
      D => \inputBuf_V_1_fu_94_reg[7]_0\(5),
      Q => inputBuf_V_2_fu_98(5),
      R => '0'
    );
\inputBuf_V_2_fu_98_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inElem_1_reg_1455,
      D => \inputBuf_V_1_fu_94_reg[7]_0\(6),
      Q => inputBuf_V_2_fu_98(6),
      R => '0'
    );
\inputBuf_V_2_fu_98_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inElem_1_reg_1455,
      D => \inputBuf_V_1_fu_94_reg[7]_0\(7),
      Q => inputBuf_V_2_fu_98(7),
      R => '0'
    );
\inputBuf_V_3_fu_102_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inElem_1_reg_14549_out,
      D => \inputBuf_V_1_fu_94_reg[7]_0\(0),
      Q => inputBuf_V_3_fu_102(0),
      R => '0'
    );
\inputBuf_V_3_fu_102_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inElem_1_reg_14549_out,
      D => \inputBuf_V_1_fu_94_reg[7]_0\(1),
      Q => inputBuf_V_3_fu_102(1),
      R => '0'
    );
\inputBuf_V_3_fu_102_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inElem_1_reg_14549_out,
      D => \inputBuf_V_1_fu_94_reg[7]_0\(2),
      Q => inputBuf_V_3_fu_102(2),
      R => '0'
    );
\inputBuf_V_3_fu_102_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inElem_1_reg_14549_out,
      D => \inputBuf_V_1_fu_94_reg[7]_0\(3),
      Q => inputBuf_V_3_fu_102(3),
      R => '0'
    );
\inputBuf_V_3_fu_102_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inElem_1_reg_14549_out,
      D => \inputBuf_V_1_fu_94_reg[7]_0\(4),
      Q => inputBuf_V_3_fu_102(4),
      R => '0'
    );
\inputBuf_V_3_fu_102_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inElem_1_reg_14549_out,
      D => \inputBuf_V_1_fu_94_reg[7]_0\(5),
      Q => inputBuf_V_3_fu_102(5),
      R => '0'
    );
\inputBuf_V_3_fu_102_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inElem_1_reg_14549_out,
      D => \inputBuf_V_1_fu_94_reg[7]_0\(6),
      Q => inputBuf_V_3_fu_102(6),
      R => '0'
    );
\inputBuf_V_3_fu_102_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inElem_1_reg_14549_out,
      D => \inputBuf_V_1_fu_94_reg[7]_0\(7),
      Q => inputBuf_V_3_fu_102(7),
      R => '0'
    );
\inputBuf_V_4_fu_106_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inElem_1_reg_1453,
      D => \inputBuf_V_1_fu_94_reg[7]_0\(0),
      Q => inputBuf_V_4_fu_106(0),
      R => '0'
    );
\inputBuf_V_4_fu_106_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inElem_1_reg_1453,
      D => \inputBuf_V_1_fu_94_reg[7]_0\(1),
      Q => inputBuf_V_4_fu_106(1),
      R => '0'
    );
\inputBuf_V_4_fu_106_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inElem_1_reg_1453,
      D => \inputBuf_V_1_fu_94_reg[7]_0\(2),
      Q => inputBuf_V_4_fu_106(2),
      R => '0'
    );
\inputBuf_V_4_fu_106_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inElem_1_reg_1453,
      D => \inputBuf_V_1_fu_94_reg[7]_0\(3),
      Q => inputBuf_V_4_fu_106(3),
      R => '0'
    );
\inputBuf_V_4_fu_106_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inElem_1_reg_1453,
      D => \inputBuf_V_1_fu_94_reg[7]_0\(4),
      Q => inputBuf_V_4_fu_106(4),
      R => '0'
    );
\inputBuf_V_4_fu_106_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inElem_1_reg_1453,
      D => \inputBuf_V_1_fu_94_reg[7]_0\(5),
      Q => inputBuf_V_4_fu_106(5),
      R => '0'
    );
\inputBuf_V_4_fu_106_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inElem_1_reg_1453,
      D => \inputBuf_V_1_fu_94_reg[7]_0\(6),
      Q => inputBuf_V_4_fu_106(6),
      R => '0'
    );
\inputBuf_V_4_fu_106_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inElem_1_reg_1453,
      D => \inputBuf_V_1_fu_94_reg[7]_0\(7),
      Q => inputBuf_V_4_fu_106(7),
      R => '0'
    );
\inputBuf_V_5_fu_110_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inElem_1_reg_1452,
      D => \inputBuf_V_1_fu_94_reg[7]_0\(0),
      Q => inputBuf_V_5_fu_110(0),
      R => '0'
    );
\inputBuf_V_5_fu_110_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inElem_1_reg_1452,
      D => \inputBuf_V_1_fu_94_reg[7]_0\(1),
      Q => inputBuf_V_5_fu_110(1),
      R => '0'
    );
\inputBuf_V_5_fu_110_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inElem_1_reg_1452,
      D => \inputBuf_V_1_fu_94_reg[7]_0\(2),
      Q => inputBuf_V_5_fu_110(2),
      R => '0'
    );
\inputBuf_V_5_fu_110_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inElem_1_reg_1452,
      D => \inputBuf_V_1_fu_94_reg[7]_0\(3),
      Q => inputBuf_V_5_fu_110(3),
      R => '0'
    );
\inputBuf_V_5_fu_110_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inElem_1_reg_1452,
      D => \inputBuf_V_1_fu_94_reg[7]_0\(4),
      Q => inputBuf_V_5_fu_110(4),
      R => '0'
    );
\inputBuf_V_5_fu_110_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inElem_1_reg_1452,
      D => \inputBuf_V_1_fu_94_reg[7]_0\(5),
      Q => inputBuf_V_5_fu_110(5),
      R => '0'
    );
\inputBuf_V_5_fu_110_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inElem_1_reg_1452,
      D => \inputBuf_V_1_fu_94_reg[7]_0\(6),
      Q => inputBuf_V_5_fu_110(6),
      R => '0'
    );
\inputBuf_V_5_fu_110_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inElem_1_reg_1452,
      D => \inputBuf_V_1_fu_94_reg[7]_0\(7),
      Q => inputBuf_V_5_fu_110(7),
      R => '0'
    );
\inputBuf_V_6_fu_114_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inElem_1_reg_145717_out,
      D => \inputBuf_V_1_fu_94_reg[7]_0\(0),
      Q => inputBuf_V_6_fu_114(0),
      R => '0'
    );
\inputBuf_V_6_fu_114_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inElem_1_reg_145717_out,
      D => \inputBuf_V_1_fu_94_reg[7]_0\(1),
      Q => inputBuf_V_6_fu_114(1),
      R => '0'
    );
\inputBuf_V_6_fu_114_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inElem_1_reg_145717_out,
      D => \inputBuf_V_1_fu_94_reg[7]_0\(2),
      Q => inputBuf_V_6_fu_114(2),
      R => '0'
    );
\inputBuf_V_6_fu_114_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inElem_1_reg_145717_out,
      D => \inputBuf_V_1_fu_94_reg[7]_0\(3),
      Q => inputBuf_V_6_fu_114(3),
      R => '0'
    );
\inputBuf_V_6_fu_114_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inElem_1_reg_145717_out,
      D => \inputBuf_V_1_fu_94_reg[7]_0\(4),
      Q => inputBuf_V_6_fu_114(4),
      R => '0'
    );
\inputBuf_V_6_fu_114_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inElem_1_reg_145717_out,
      D => \inputBuf_V_1_fu_94_reg[7]_0\(5),
      Q => inputBuf_V_6_fu_114(5),
      R => '0'
    );
\inputBuf_V_6_fu_114_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inElem_1_reg_145717_out,
      D => \inputBuf_V_1_fu_94_reg[7]_0\(6),
      Q => inputBuf_V_6_fu_114(6),
      R => '0'
    );
\inputBuf_V_6_fu_114_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inElem_1_reg_145717_out,
      D => \inputBuf_V_1_fu_94_reg[7]_0\(7),
      Q => inputBuf_V_6_fu_114(7),
      R => '0'
    );
\inputBuf_V_7_fu_118_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inElem_1_reg_1451,
      D => \inputBuf_V_1_fu_94_reg[7]_0\(0),
      Q => inputBuf_V_7_fu_118(0),
      R => '0'
    );
\inputBuf_V_7_fu_118_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inElem_1_reg_1451,
      D => \inputBuf_V_1_fu_94_reg[7]_0\(1),
      Q => inputBuf_V_7_fu_118(1),
      R => '0'
    );
\inputBuf_V_7_fu_118_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inElem_1_reg_1451,
      D => \inputBuf_V_1_fu_94_reg[7]_0\(2),
      Q => inputBuf_V_7_fu_118(2),
      R => '0'
    );
\inputBuf_V_7_fu_118_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inElem_1_reg_1451,
      D => \inputBuf_V_1_fu_94_reg[7]_0\(3),
      Q => inputBuf_V_7_fu_118(3),
      R => '0'
    );
\inputBuf_V_7_fu_118_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inElem_1_reg_1451,
      D => \inputBuf_V_1_fu_94_reg[7]_0\(4),
      Q => inputBuf_V_7_fu_118(4),
      R => '0'
    );
\inputBuf_V_7_fu_118_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inElem_1_reg_1451,
      D => \inputBuf_V_1_fu_94_reg[7]_0\(5),
      Q => inputBuf_V_7_fu_118(5),
      R => '0'
    );
\inputBuf_V_7_fu_118_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inElem_1_reg_1451,
      D => \inputBuf_V_1_fu_94_reg[7]_0\(6),
      Q => inputBuf_V_7_fu_118(6),
      R => '0'
    );
\inputBuf_V_7_fu_118_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inElem_1_reg_1451,
      D => \inputBuf_V_1_fu_94_reg[7]_0\(7),
      Q => inputBuf_V_7_fu_118(7),
      R => '0'
    );
\inputBuf_V_fu_90_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inElem_1_reg_1457,
      D => \inputBuf_V_1_fu_94_reg[7]_0\(0),
      Q => inputBuf_V_fu_90(0),
      R => '0'
    );
\inputBuf_V_fu_90_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inElem_1_reg_1457,
      D => \inputBuf_V_1_fu_94_reg[7]_0\(1),
      Q => inputBuf_V_fu_90(1),
      R => '0'
    );
\inputBuf_V_fu_90_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inElem_1_reg_1457,
      D => \inputBuf_V_1_fu_94_reg[7]_0\(2),
      Q => inputBuf_V_fu_90(2),
      R => '0'
    );
\inputBuf_V_fu_90_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inElem_1_reg_1457,
      D => \inputBuf_V_1_fu_94_reg[7]_0\(3),
      Q => inputBuf_V_fu_90(3),
      R => '0'
    );
\inputBuf_V_fu_90_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inElem_1_reg_1457,
      D => \inputBuf_V_1_fu_94_reg[7]_0\(4),
      Q => inputBuf_V_fu_90(4),
      R => '0'
    );
\inputBuf_V_fu_90_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inElem_1_reg_1457,
      D => \inputBuf_V_1_fu_94_reg[7]_0\(5),
      Q => inputBuf_V_fu_90(5),
      R => '0'
    );
\inputBuf_V_fu_90_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inElem_1_reg_1457,
      D => \inputBuf_V_1_fu_94_reg[7]_0\(6),
      Q => inputBuf_V_fu_90(6),
      R => '0'
    );
\inputBuf_V_fu_90_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inElem_1_reg_1457,
      D => \inputBuf_V_1_fu_94_reg[7]_0\(7),
      Q => inputBuf_V_fu_90(7),
      R => '0'
    );
nf_4_fu_577_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => nf_4_fu_577_p2_carry_n_3,
      CO(2) => nf_4_fu_577_p2_carry_n_4,
      CO(1) => nf_4_fu_577_p2_carry_n_5,
      CO(0) => nf_4_fu_577_p2_carry_n_6,
      CYINIT => ap_sig_allocacmp_nf_2(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => nf_4_fu_577_p2(4 downto 1),
      S(3 downto 0) => ap_sig_allocacmp_nf_2(4 downto 1)
    );
\nf_4_fu_577_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => nf_4_fu_577_p2_carry_n_3,
      CO(3) => \nf_4_fu_577_p2_carry__0_n_3\,
      CO(2) => \nf_4_fu_577_p2_carry__0_n_4\,
      CO(1) => \nf_4_fu_577_p2_carry__0_n_5\,
      CO(0) => \nf_4_fu_577_p2_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => nf_4_fu_577_p2(8 downto 5),
      S(3 downto 0) => ap_sig_allocacmp_nf_2(8 downto 5)
    );
\nf_4_fu_577_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_4_fu_577_p2_carry__0_n_3\,
      CO(3) => \nf_4_fu_577_p2_carry__1_n_3\,
      CO(2) => \nf_4_fu_577_p2_carry__1_n_4\,
      CO(1) => \nf_4_fu_577_p2_carry__1_n_5\,
      CO(0) => \nf_4_fu_577_p2_carry__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => nf_4_fu_577_p2(12 downto 9),
      S(3 downto 0) => ap_sig_allocacmp_nf_2(12 downto 9)
    );
\nf_4_fu_577_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_4_fu_577_p2_carry__1_n_3\,
      CO(3) => \nf_4_fu_577_p2_carry__2_n_3\,
      CO(2) => \nf_4_fu_577_p2_carry__2_n_4\,
      CO(1) => \nf_4_fu_577_p2_carry__2_n_5\,
      CO(0) => \nf_4_fu_577_p2_carry__2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => nf_4_fu_577_p2(16 downto 13),
      S(3 downto 0) => ap_sig_allocacmp_nf_2(16 downto 13)
    );
\nf_4_fu_577_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_4_fu_577_p2_carry__2_n_3\,
      CO(3) => \nf_4_fu_577_p2_carry__3_n_3\,
      CO(2) => \nf_4_fu_577_p2_carry__3_n_4\,
      CO(1) => \nf_4_fu_577_p2_carry__3_n_5\,
      CO(0) => \nf_4_fu_577_p2_carry__3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => nf_4_fu_577_p2(20 downto 17),
      S(3 downto 0) => ap_sig_allocacmp_nf_2(20 downto 17)
    );
\nf_4_fu_577_p2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_4_fu_577_p2_carry__3_n_3\,
      CO(3) => \nf_4_fu_577_p2_carry__4_n_3\,
      CO(2) => \nf_4_fu_577_p2_carry__4_n_4\,
      CO(1) => \nf_4_fu_577_p2_carry__4_n_5\,
      CO(0) => \nf_4_fu_577_p2_carry__4_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => nf_4_fu_577_p2(24 downto 21),
      S(3 downto 0) => ap_sig_allocacmp_nf_2(24 downto 21)
    );
\nf_4_fu_577_p2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_4_fu_577_p2_carry__4_n_3\,
      CO(3) => \nf_4_fu_577_p2_carry__5_n_3\,
      CO(2) => \nf_4_fu_577_p2_carry__5_n_4\,
      CO(1) => \nf_4_fu_577_p2_carry__5_n_5\,
      CO(0) => \nf_4_fu_577_p2_carry__5_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => nf_4_fu_577_p2(28 downto 25),
      S(3 downto 0) => ap_sig_allocacmp_nf_2(28 downto 25)
    );
\nf_4_fu_577_p2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_4_fu_577_p2_carry__5_n_3\,
      CO(3 downto 2) => \NLW_nf_4_fu_577_p2_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \nf_4_fu_577_p2_carry__6_n_5\,
      CO(0) => \nf_4_fu_577_p2_carry__6_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_nf_4_fu_577_p2_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => nf_4_fu_577_p2(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => ap_sig_allocacmp_nf_2(31 downto 29)
    );
\nf_fu_122[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => nf_4_fu_577_p2(31),
      I1 => nf_4_fu_577_p2(4),
      I2 => nf_4_fu_577_p2(15),
      I3 => nf_4_fu_577_p2(10),
      O => \nf_fu_122[31]_i_10_n_3\
    );
\nf_fu_122[31]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => nf_4_fu_577_p2(22),
      I1 => nf_4_fu_577_p2(12),
      I2 => nf_4_fu_577_p2(16),
      I3 => nf_4_fu_577_p2(6),
      O => \nf_fu_122[31]_i_11_n_3\
    );
\nf_fu_122[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => nf_4_fu_577_p2(20),
      I1 => nf_4_fu_577_p2(24),
      I2 => nf_4_fu_577_p2(18),
      I3 => nf_4_fu_577_p2(27),
      I4 => \nf_fu_122[31]_i_9_n_3\,
      O => \nf_fu_122[31]_i_5_n_3\
    );
\nf_fu_122[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => nf_4_fu_577_p2(9),
      I1 => nf_4_fu_577_p2(13),
      I2 => nf_4_fu_577_p2(8),
      I3 => nf_4_fu_577_p2(26),
      I4 => \nf_fu_122[31]_i_10_n_3\,
      O => \nf_fu_122[31]_i_6_n_3\
    );
\nf_fu_122[31]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => nf_4_fu_577_p2(7),
      I1 => nf_4_fu_577_p2(3),
      I2 => nf_4_fu_577_p2(21),
      I3 => nf_4_fu_577_p2(17),
      I4 => \nf_fu_122[31]_i_11_n_3\,
      O => \nf_fu_122[31]_i_7_n_3\
    );
\nf_fu_122[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => nf_4_fu_577_p2(28),
      I1 => nf_4_fu_577_p2(29),
      I2 => nf_4_fu_577_p2(30),
      I3 => nf_4_fu_577_p2(11),
      O => \nf_fu_122[31]_i_8_n_3\
    );
\nf_fu_122[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => nf_4_fu_577_p2(1),
      I1 => nf_4_fu_577_p2(19),
      I2 => nf_4_fu_577_p2(25),
      I3 => nf_4_fu_577_p2(23),
      O => \nf_fu_122[31]_i_9_n_3\
    );
\nf_fu_122_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => nf_4_fu_577_p2(0),
      Q => \nf_fu_122_reg_n_3_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\nf_fu_122_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => nf_4_fu_577_p2(10),
      Q => \nf_fu_122_reg_n_3_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\nf_fu_122_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => nf_4_fu_577_p2(11),
      Q => \nf_fu_122_reg_n_3_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\nf_fu_122_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => nf_4_fu_577_p2(12),
      Q => \nf_fu_122_reg_n_3_[12]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\nf_fu_122_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => nf_4_fu_577_p2(13),
      Q => \nf_fu_122_reg_n_3_[13]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\nf_fu_122_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => nf_4_fu_577_p2(14),
      Q => \nf_fu_122_reg_n_3_[14]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\nf_fu_122_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => nf_4_fu_577_p2(15),
      Q => \nf_fu_122_reg_n_3_[15]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\nf_fu_122_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => nf_4_fu_577_p2(16),
      Q => \nf_fu_122_reg_n_3_[16]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\nf_fu_122_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => nf_4_fu_577_p2(17),
      Q => \nf_fu_122_reg_n_3_[17]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\nf_fu_122_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => nf_4_fu_577_p2(18),
      Q => \nf_fu_122_reg_n_3_[18]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\nf_fu_122_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => nf_4_fu_577_p2(19),
      Q => \nf_fu_122_reg_n_3_[19]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\nf_fu_122_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => nf_4_fu_577_p2(1),
      Q => \nf_fu_122_reg_n_3_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\nf_fu_122_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => nf_4_fu_577_p2(20),
      Q => \nf_fu_122_reg_n_3_[20]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\nf_fu_122_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => nf_4_fu_577_p2(21),
      Q => \nf_fu_122_reg_n_3_[21]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\nf_fu_122_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => nf_4_fu_577_p2(22),
      Q => \nf_fu_122_reg_n_3_[22]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\nf_fu_122_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => nf_4_fu_577_p2(23),
      Q => \nf_fu_122_reg_n_3_[23]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\nf_fu_122_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => nf_4_fu_577_p2(24),
      Q => \nf_fu_122_reg_n_3_[24]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\nf_fu_122_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => nf_4_fu_577_p2(25),
      Q => \nf_fu_122_reg_n_3_[25]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\nf_fu_122_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => nf_4_fu_577_p2(26),
      Q => \nf_fu_122_reg_n_3_[26]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\nf_fu_122_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => nf_4_fu_577_p2(27),
      Q => \nf_fu_122_reg_n_3_[27]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\nf_fu_122_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => nf_4_fu_577_p2(28),
      Q => \nf_fu_122_reg_n_3_[28]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\nf_fu_122_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => nf_4_fu_577_p2(29),
      Q => \nf_fu_122_reg_n_3_[29]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\nf_fu_122_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => nf_4_fu_577_p2(2),
      Q => \nf_fu_122_reg_n_3_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\nf_fu_122_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => nf_4_fu_577_p2(30),
      Q => \nf_fu_122_reg_n_3_[30]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\nf_fu_122_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => nf_4_fu_577_p2(31),
      Q => \nf_fu_122_reg_n_3_[31]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\nf_fu_122_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => nf_4_fu_577_p2(3),
      Q => \nf_fu_122_reg_n_3_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\nf_fu_122_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => nf_4_fu_577_p2(4),
      Q => \nf_fu_122_reg_n_3_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\nf_fu_122_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => nf_4_fu_577_p2(5),
      Q => \nf_fu_122_reg_n_3_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\nf_fu_122_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => nf_4_fu_577_p2(6),
      Q => \nf_fu_122_reg_n_3_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\nf_fu_122_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => nf_4_fu_577_p2(7),
      Q => \nf_fu_122_reg_n_3_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\nf_fu_122_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => nf_4_fu_577_p2(8),
      Q => \nf_fu_122_reg_n_3_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\nf_fu_122_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_6,
      D => nf_4_fu_577_p2(9),
      Q => \nf_fu_122_reg_n_3_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_13
    );
\outElem_m_val_V_1_fu_86[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000080AA"
    )
        port map (
      I0 => ap_CS_iter1_fsm_state2,
      I1 => Q(2),
      I2 => out_V_TREADY_int_regslice,
      I3 => icmp_ln290_reg_809,
      I4 => icmp_ln249_reg_772,
      O => outElem_m_val_V_1_fu_860
    );
\outElem_m_val_V_1_fu_86_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outElem_m_val_V_1_fu_860,
      D => \^outelem_m_val_v_1_fu_86_reg[7]_0\(0),
      Q => outElem_m_val_V_1_fu_86(0),
      R => '0'
    );
\outElem_m_val_V_1_fu_86_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outElem_m_val_V_1_fu_860,
      D => \^outelem_m_val_v_1_fu_86_reg[7]_0\(1),
      Q => outElem_m_val_V_1_fu_86(1),
      R => '0'
    );
\outElem_m_val_V_1_fu_86_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outElem_m_val_V_1_fu_860,
      D => \^outelem_m_val_v_1_fu_86_reg[7]_0\(2),
      Q => outElem_m_val_V_1_fu_86(2),
      R => '0'
    );
\outElem_m_val_V_1_fu_86_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outElem_m_val_V_1_fu_860,
      D => \^outelem_m_val_v_1_fu_86_reg[7]_0\(3),
      Q => outElem_m_val_V_1_fu_86(3),
      R => '0'
    );
\outElem_m_val_V_1_fu_86_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outElem_m_val_V_1_fu_860,
      D => \^outelem_m_val_v_1_fu_86_reg[7]_0\(4),
      Q => outElem_m_val_V_1_fu_86(4),
      R => '0'
    );
\outElem_m_val_V_1_fu_86_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outElem_m_val_V_1_fu_860,
      D => \^outelem_m_val_v_1_fu_86_reg[7]_0\(5),
      Q => outElem_m_val_V_1_fu_86(5),
      R => '0'
    );
\outElem_m_val_V_1_fu_86_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outElem_m_val_V_1_fu_860,
      D => \^outelem_m_val_v_1_fu_86_reg[7]_0\(6),
      Q => outElem_m_val_V_1_fu_86(6),
      R => '0'
    );
\outElem_m_val_V_1_fu_86_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => outElem_m_val_V_1_fu_860,
      D => \^outelem_m_val_v_1_fu_86_reg[7]_0\(7),
      Q => outElem_m_val_V_1_fu_86(7),
      R => '0'
    );
\outElem_m_val_V_fu_684_p2__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \outElem_m_val_V_fu_684_p2__0_carry_n_3\,
      CO(2) => \outElem_m_val_V_fu_684_p2__0_carry_n_4\,
      CO(1) => \outElem_m_val_V_fu_684_p2__0_carry_n_5\,
      CO(0) => \outElem_m_val_V_fu_684_p2__0_carry_n_6\,
      CYINIT => \outElem_m_val_V_fu_684_p2__0_carry_i_1_n_3\,
      DI(3 downto 0) => select_ln272_fu_615_p3(3 downto 0),
      O(3 downto 0) => \^outelem_m_val_v_1_fu_86_reg[7]_0\(3 downto 0),
      S(3) => \outElem_m_val_V_fu_684_p2__0_carry_i_6_n_3\,
      S(2) => \outElem_m_val_V_fu_684_p2__0_carry_i_7_n_3\,
      S(1) => \outElem_m_val_V_fu_684_p2__0_carry_i_8_n_3\,
      S(0) => \outElem_m_val_V_fu_684_p2__0_carry_i_9_n_3\
    );
\outElem_m_val_V_fu_684_p2__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \outElem_m_val_V_fu_684_p2__0_carry_n_3\,
      CO(3) => \NLW_outElem_m_val_V_fu_684_p2__0_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \outElem_m_val_V_fu_684_p2__0_carry__0_n_4\,
      CO(1) => \outElem_m_val_V_fu_684_p2__0_carry__0_n_5\,
      CO(0) => \outElem_m_val_V_fu_684_p2__0_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^outelem_m_val_v_1_fu_86_reg[7]_0\(7 downto 4),
      S(3 downto 0) => select_ln272_fu_615_p3(7 downto 4)
    );
\outElem_m_val_V_fu_684_p2__0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => outElem_m_val_V_1_fu_86(7),
      I1 => \icmp_ln272_reg_789_reg_n_3_[0]\,
      O => select_ln272_fu_615_p3(7)
    );
\outElem_m_val_V_fu_684_p2__0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => outElem_m_val_V_1_fu_86(6),
      I1 => \icmp_ln272_reg_789_reg_n_3_[0]\,
      O => select_ln272_fu_615_p3(6)
    );
\outElem_m_val_V_fu_684_p2__0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => outElem_m_val_V_1_fu_86(5),
      I1 => \icmp_ln272_reg_789_reg_n_3_[0]\,
      O => select_ln272_fu_615_p3(5)
    );
\outElem_m_val_V_fu_684_p2__0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => outElem_m_val_V_1_fu_86(4),
      I1 => \icmp_ln272_reg_789_reg_n_3_[0]\,
      O => select_ln272_fu_615_p3(4)
    );
\outElem_m_val_V_fu_684_p2__0_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_5_reg_804(0),
      I1 => add_ln840_3_reg_799(0),
      I2 => add_ln840_1_reg_794(0),
      O => \outElem_m_val_V_fu_684_p2__0_carry_i_1_n_3\
    );
\outElem_m_val_V_fu_684_p2__0_carry_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696960096000000"
    )
        port map (
      I0 => add_ln840_1_reg_794(1),
      I1 => add_ln840_3_reg_799(1),
      I2 => add_ln840_5_reg_804(1),
      I3 => add_ln840_5_reg_804(0),
      I4 => add_ln840_1_reg_794(0),
      I5 => add_ln840_3_reg_799(0),
      O => \outElem_m_val_V_fu_684_p2__0_carry_i_10_n_3\
    );
\outElem_m_val_V_fu_684_p2__0_carry_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_5_reg_804(1),
      I1 => add_ln840_3_reg_799(1),
      I2 => add_ln840_1_reg_794(1),
      O => \outElem_m_val_V_fu_684_p2__0_carry_i_11_n_3\
    );
\outElem_m_val_V_fu_684_p2__0_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => outElem_m_val_V_1_fu_86(3),
      I1 => \icmp_ln272_reg_789_reg_n_3_[0]\,
      O => select_ln272_fu_615_p3(3)
    );
\outElem_m_val_V_fu_684_p2__0_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => outElem_m_val_V_1_fu_86(2),
      I1 => \icmp_ln272_reg_789_reg_n_3_[0]\,
      O => select_ln272_fu_615_p3(2)
    );
\outElem_m_val_V_fu_684_p2__0_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => outElem_m_val_V_1_fu_86(1),
      I1 => \icmp_ln272_reg_789_reg_n_3_[0]\,
      O => select_ln272_fu_615_p3(1)
    );
\outElem_m_val_V_fu_684_p2__0_carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => outElem_m_val_V_1_fu_86(0),
      I1 => \icmp_ln272_reg_789_reg_n_3_[0]\,
      O => select_ln272_fu_615_p3(0)
    );
\outElem_m_val_V_fu_684_p2__0_carry_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B4B4B444B4444444"
    )
        port map (
      I0 => \icmp_ln272_reg_789_reg_n_3_[0]\,
      I1 => outElem_m_val_V_1_fu_86(3),
      I2 => \outElem_m_val_V_fu_684_p2__0_carry_i_10_n_3\,
      I3 => add_ln840_3_reg_799(1),
      I4 => add_ln840_1_reg_794(1),
      I5 => add_ln840_5_reg_804(1),
      O => \outElem_m_val_V_fu_684_p2__0_carry_i_6_n_3\
    );
\outElem_m_val_V_fu_684_p2__0_carry_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444B4BBBBBB4B444"
    )
        port map (
      I0 => \icmp_ln272_reg_789_reg_n_3_[0]\,
      I1 => outElem_m_val_V_1_fu_86(2),
      I2 => add_ln840_3_reg_799(1),
      I3 => add_ln840_1_reg_794(1),
      I4 => add_ln840_5_reg_804(1),
      I5 => \outElem_m_val_V_fu_684_p2__0_carry_i_10_n_3\,
      O => \outElem_m_val_V_fu_684_p2__0_carry_i_7_n_3\
    );
\outElem_m_val_V_fu_684_p2__0_carry_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => select_ln272_fu_615_p3(1),
      I1 => \outElem_m_val_V_fu_684_p2__0_carry_i_11_n_3\,
      I2 => add_ln840_3_reg_799(0),
      I3 => add_ln840_1_reg_794(0),
      I4 => add_ln840_5_reg_804(0),
      O => \outElem_m_val_V_fu_684_p2__0_carry_i_8_n_3\
    );
\outElem_m_val_V_fu_684_p2__0_carry_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \icmp_ln272_reg_789_reg_n_3_[0]\,
      I1 => outElem_m_val_V_1_fu_86(0),
      I2 => p_Result_5_fu_629_p3,
      I3 => local_temp_V_5_fu_622_p3,
      O => \outElem_m_val_V_fu_684_p2__0_carry_i_9_n_3\
    );
sf_2_fu_560_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sf_2_fu_560_p2_carry_n_3,
      CO(2) => sf_2_fu_560_p2_carry_n_4,
      CO(1) => sf_2_fu_560_p2_carry_n_5,
      CO(0) => sf_2_fu_560_p2_carry_n_6,
      CYINIT => ap_sig_allocacmp_sf_1(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_2_fu_560_p2(4 downto 1),
      S(3 downto 2) => ap_sig_allocacmp_sf_1(4 downto 3),
      S(1) => flow_control_loop_pipe_sequential_init_U_n_104,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_105
    );
\sf_2_fu_560_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sf_2_fu_560_p2_carry_n_3,
      CO(3) => \sf_2_fu_560_p2_carry__0_n_3\,
      CO(2) => \sf_2_fu_560_p2_carry__0_n_4\,
      CO(1) => \sf_2_fu_560_p2_carry__0_n_5\,
      CO(0) => \sf_2_fu_560_p2_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_2_fu_560_p2(8 downto 5),
      S(3 downto 0) => ap_sig_allocacmp_sf_1(8 downto 5)
    );
\sf_2_fu_560_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_2_fu_560_p2_carry__0_n_3\,
      CO(3) => \sf_2_fu_560_p2_carry__1_n_3\,
      CO(2) => \sf_2_fu_560_p2_carry__1_n_4\,
      CO(1) => \sf_2_fu_560_p2_carry__1_n_5\,
      CO(0) => \sf_2_fu_560_p2_carry__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_2_fu_560_p2(12 downto 9),
      S(3 downto 0) => ap_sig_allocacmp_sf_1(12 downto 9)
    );
\sf_2_fu_560_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_2_fu_560_p2_carry__1_n_3\,
      CO(3) => \sf_2_fu_560_p2_carry__2_n_3\,
      CO(2) => \sf_2_fu_560_p2_carry__2_n_4\,
      CO(1) => \sf_2_fu_560_p2_carry__2_n_5\,
      CO(0) => \sf_2_fu_560_p2_carry__2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_2_fu_560_p2(16 downto 13),
      S(3 downto 0) => ap_sig_allocacmp_sf_1(16 downto 13)
    );
\sf_2_fu_560_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_2_fu_560_p2_carry__2_n_3\,
      CO(3) => \sf_2_fu_560_p2_carry__3_n_3\,
      CO(2) => \sf_2_fu_560_p2_carry__3_n_4\,
      CO(1) => \sf_2_fu_560_p2_carry__3_n_5\,
      CO(0) => \sf_2_fu_560_p2_carry__3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_2_fu_560_p2(20 downto 17),
      S(3 downto 0) => ap_sig_allocacmp_sf_1(20 downto 17)
    );
\sf_2_fu_560_p2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_2_fu_560_p2_carry__3_n_3\,
      CO(3) => \sf_2_fu_560_p2_carry__4_n_3\,
      CO(2) => \sf_2_fu_560_p2_carry__4_n_4\,
      CO(1) => \sf_2_fu_560_p2_carry__4_n_5\,
      CO(0) => \sf_2_fu_560_p2_carry__4_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_2_fu_560_p2(24 downto 21),
      S(3 downto 0) => ap_sig_allocacmp_sf_1(24 downto 21)
    );
\sf_2_fu_560_p2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_2_fu_560_p2_carry__4_n_3\,
      CO(3) => \sf_2_fu_560_p2_carry__5_n_3\,
      CO(2) => \sf_2_fu_560_p2_carry__5_n_4\,
      CO(1) => \sf_2_fu_560_p2_carry__5_n_5\,
      CO(0) => \sf_2_fu_560_p2_carry__5_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_2_fu_560_p2(28 downto 25),
      S(3 downto 0) => ap_sig_allocacmp_sf_1(28 downto 25)
    );
\sf_2_fu_560_p2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_2_fu_560_p2_carry__5_n_3\,
      CO(3 downto 2) => \NLW_sf_2_fu_560_p2_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sf_2_fu_560_p2_carry__6_n_5\,
      CO(0) => \sf_2_fu_560_p2_carry__6_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sf_2_fu_560_p2_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => sf_2_fu_560_p2(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => ap_sig_allocacmp_sf_1(31 downto 29)
    );
\sf_fu_78_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_3,
      D => flow_control_loop_pipe_sequential_init_U_n_7,
      Q => \sf_fu_78_reg_n_3_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\sf_fu_78_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_3,
      D => sf_2_fu_560_p2(10),
      Q => \sf_fu_78_reg_n_3_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\sf_fu_78_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_3,
      D => sf_2_fu_560_p2(11),
      Q => \sf_fu_78_reg_n_3_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\sf_fu_78_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_3,
      D => sf_2_fu_560_p2(12),
      Q => \sf_fu_78_reg_n_3_[12]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\sf_fu_78_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_3,
      D => sf_2_fu_560_p2(13),
      Q => \sf_fu_78_reg_n_3_[13]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\sf_fu_78_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_3,
      D => sf_2_fu_560_p2(14),
      Q => \sf_fu_78_reg_n_3_[14]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\sf_fu_78_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_3,
      D => sf_2_fu_560_p2(15),
      Q => \sf_fu_78_reg_n_3_[15]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\sf_fu_78_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_3,
      D => sf_2_fu_560_p2(16),
      Q => \sf_fu_78_reg_n_3_[16]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\sf_fu_78_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_3,
      D => sf_2_fu_560_p2(17),
      Q => \sf_fu_78_reg_n_3_[17]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\sf_fu_78_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_3,
      D => sf_2_fu_560_p2(18),
      Q => \sf_fu_78_reg_n_3_[18]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\sf_fu_78_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_3,
      D => sf_2_fu_560_p2(19),
      Q => \sf_fu_78_reg_n_3_[19]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\sf_fu_78_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_3,
      D => sf_2_fu_560_p2(1),
      Q => \sf_fu_78_reg_n_3_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\sf_fu_78_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_3,
      D => sf_2_fu_560_p2(20),
      Q => \sf_fu_78_reg_n_3_[20]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\sf_fu_78_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_3,
      D => sf_2_fu_560_p2(21),
      Q => \sf_fu_78_reg_n_3_[21]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\sf_fu_78_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_3,
      D => sf_2_fu_560_p2(22),
      Q => \sf_fu_78_reg_n_3_[22]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\sf_fu_78_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_3,
      D => sf_2_fu_560_p2(23),
      Q => \sf_fu_78_reg_n_3_[23]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\sf_fu_78_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_3,
      D => sf_2_fu_560_p2(24),
      Q => \sf_fu_78_reg_n_3_[24]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\sf_fu_78_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_3,
      D => sf_2_fu_560_p2(25),
      Q => \sf_fu_78_reg_n_3_[25]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\sf_fu_78_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_3,
      D => sf_2_fu_560_p2(26),
      Q => \sf_fu_78_reg_n_3_[26]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\sf_fu_78_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_3,
      D => sf_2_fu_560_p2(27),
      Q => \sf_fu_78_reg_n_3_[27]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\sf_fu_78_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_3,
      D => sf_2_fu_560_p2(28),
      Q => \sf_fu_78_reg_n_3_[28]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\sf_fu_78_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_3,
      D => sf_2_fu_560_p2(29),
      Q => \sf_fu_78_reg_n_3_[29]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\sf_fu_78_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_3,
      D => sf_2_fu_560_p2(2),
      Q => \sf_fu_78_reg_n_3_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\sf_fu_78_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_3,
      D => sf_2_fu_560_p2(30),
      Q => \sf_fu_78_reg_n_3_[30]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\sf_fu_78_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_3,
      D => sf_2_fu_560_p2(31),
      Q => \sf_fu_78_reg_n_3_[31]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\sf_fu_78_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_3,
      D => sf_2_fu_560_p2(3),
      Q => \sf_fu_78_reg_n_3_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\sf_fu_78_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_3,
      D => sf_2_fu_560_p2(4),
      Q => \sf_fu_78_reg_n_3_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\sf_fu_78_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_3,
      D => sf_2_fu_560_p2(5),
      Q => \sf_fu_78_reg_n_3_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\sf_fu_78_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_3,
      D => sf_2_fu_560_p2(6),
      Q => \sf_fu_78_reg_n_3_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\sf_fu_78_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_3,
      D => sf_2_fu_560_p2(7),
      Q => \sf_fu_78_reg_n_3_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\sf_fu_78_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_3,
      D => sf_2_fu_560_p2(8),
      Q => \sf_fu_78_reg_n_3_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\sf_fu_78_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_3,
      D => sf_2_fu_560_p2(9),
      Q => \sf_fu_78_reg_n_3_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_StreamingDataWidthConverter_Batch_2 is
  port (
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC;
    in0_V_TREADY : out STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 3 downto 0 );
    out_V_TREADY : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_StreamingDataWidthConverter_Batch_2 : entity is "StreamingDataWidthConverter_Batch_2";
end top_StreamingDataflowPartition_1_0_StreamingDataWidthConverter_Batch_2;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_StreamingDataWidthConverter_Batch_2 is
  signal ap_CS_iter1_fsm_state2 : STD_LOGIC;
  signal ap_CS_iter2_fsm_state3 : STD_LOGIC;
  signal ap_NS_iter1_fsm : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ap_NS_iter2_fsm : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ap_ready_int2 : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal ap_sig_allocacmp_i_load : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ei_V_fu_118_p1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal flow_control_loop_pipe_no_ap_cont_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_47 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_48 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_49 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_50 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_51 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_52 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_53 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_54 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_55 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_56 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_57 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_58 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_59 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_6 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_60 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_61 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_62 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_63 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_64 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_65 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_66 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_67 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_68 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_69 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_70 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_71 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_72 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_73 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_74 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_75 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_76 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_77 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_78 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_79 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_9 : STD_LOGIC;
  signal i_1_fu_122_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \i_1_fu_122_p2_carry__0_n_3\ : STD_LOGIC;
  signal \i_1_fu_122_p2_carry__0_n_4\ : STD_LOGIC;
  signal \i_1_fu_122_p2_carry__0_n_5\ : STD_LOGIC;
  signal \i_1_fu_122_p2_carry__0_n_6\ : STD_LOGIC;
  signal \i_1_fu_122_p2_carry__1_n_3\ : STD_LOGIC;
  signal \i_1_fu_122_p2_carry__1_n_4\ : STD_LOGIC;
  signal \i_1_fu_122_p2_carry__1_n_5\ : STD_LOGIC;
  signal \i_1_fu_122_p2_carry__1_n_6\ : STD_LOGIC;
  signal \i_1_fu_122_p2_carry__2_n_3\ : STD_LOGIC;
  signal \i_1_fu_122_p2_carry__2_n_4\ : STD_LOGIC;
  signal \i_1_fu_122_p2_carry__2_n_5\ : STD_LOGIC;
  signal \i_1_fu_122_p2_carry__2_n_6\ : STD_LOGIC;
  signal \i_1_fu_122_p2_carry__3_n_3\ : STD_LOGIC;
  signal \i_1_fu_122_p2_carry__3_n_4\ : STD_LOGIC;
  signal \i_1_fu_122_p2_carry__3_n_5\ : STD_LOGIC;
  signal \i_1_fu_122_p2_carry__3_n_6\ : STD_LOGIC;
  signal \i_1_fu_122_p2_carry__4_n_3\ : STD_LOGIC;
  signal \i_1_fu_122_p2_carry__4_n_4\ : STD_LOGIC;
  signal \i_1_fu_122_p2_carry__4_n_5\ : STD_LOGIC;
  signal \i_1_fu_122_p2_carry__4_n_6\ : STD_LOGIC;
  signal \i_1_fu_122_p2_carry__5_n_3\ : STD_LOGIC;
  signal \i_1_fu_122_p2_carry__5_n_4\ : STD_LOGIC;
  signal \i_1_fu_122_p2_carry__5_n_5\ : STD_LOGIC;
  signal \i_1_fu_122_p2_carry__5_n_6\ : STD_LOGIC;
  signal \i_1_fu_122_p2_carry__6_n_5\ : STD_LOGIC;
  signal \i_1_fu_122_p2_carry__6_n_6\ : STD_LOGIC;
  signal i_1_fu_122_p2_carry_n_3 : STD_LOGIC;
  signal i_1_fu_122_p2_carry_n_4 : STD_LOGIC;
  signal i_1_fu_122_p2_carry_n_5 : STD_LOGIC;
  signal i_1_fu_122_p2_carry_n_6 : STD_LOGIC;
  signal i_fu_64 : STD_LOGIC;
  signal i_fu_64_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal icmp_ln481_fu_103_p24_in : STD_LOGIC;
  signal icmp_ln481_reg_208 : STD_LOGIC;
  signal icmp_ln481_reg_208_pp0_iter1_reg : STD_LOGIC;
  signal icmp_ln490_fu_128_p2 : STD_LOGIC;
  signal icmp_ln490_reg_218 : STD_LOGIC;
  signal \icmp_ln490_reg_218[0]_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln490_reg_218[0]_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln490_reg_218[0]_i_6_n_3\ : STD_LOGIC;
  signal \icmp_ln490_reg_218[0]_i_8_n_3\ : STD_LOGIC;
  signal \icmp_ln490_reg_218[0]_i_9_n_3\ : STD_LOGIC;
  signal icmp_ln490_reg_218_pp0_iter1_reg : STD_LOGIC;
  signal in0_V_TREADY_int_regslice : STD_LOGIC;
  signal p_Val2_s_fu_600 : STD_LOGIC;
  signal p_Val2_s_fu_6002_out : STD_LOGIC;
  signal regslice_both_in0_V_U_n_5 : STD_LOGIC;
  signal regslice_both_out_V_U_n_5 : STD_LOGIC;
  signal regslice_both_out_V_U_n_6 : STD_LOGIC;
  signal t_fu_68 : STD_LOGIC;
  signal \t_fu_68_reg_n_3_[0]\ : STD_LOGIC;
  signal \t_fu_68_reg_n_3_[1]\ : STD_LOGIC;
  signal \t_fu_68_reg_n_3_[2]\ : STD_LOGIC;
  signal \t_fu_68_reg_n_3_[3]\ : STD_LOGIC;
  signal \t_fu_68_reg_n_3_[4]\ : STD_LOGIC;
  signal \NLW_i_1_fu_122_p2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_i_1_fu_122_p2_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \ap_CS_iter1_fsm_reg[1]\ : label is "ap_ST_iter1_fsm_state0:01,ap_ST_iter1_fsm_state2:10";
  attribute FSM_ENCODED_STATES of \ap_CS_iter2_fsm_reg[1]\ : label is "ap_ST_iter2_fsm_state0:01,ap_ST_iter2_fsm_state3:10";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of i_1_fu_122_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \i_1_fu_122_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \i_1_fu_122_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \i_1_fu_122_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \i_1_fu_122_p2_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \i_1_fu_122_p2_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \i_1_fu_122_p2_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \i_1_fu_122_p2_carry__6\ : label is 35;
begin
\ap_CS_iter1_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_iter1_fsm(1),
      Q => ap_CS_iter1_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_iter2_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_iter2_fsm(1),
      Q => ap_CS_iter2_fsm_state3,
      R => ap_rst_n_inv
    );
\ei_V_reg_212_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in0_V_TREADY_int_regslice,
      D => ei_V_fu_118_p1(0),
      Q => data_in(12),
      R => '0'
    );
\ei_V_reg_212_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in0_V_TREADY_int_regslice,
      D => ei_V_fu_118_p1(1),
      Q => data_in(13),
      R => '0'
    );
\ei_V_reg_212_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in0_V_TREADY_int_regslice,
      D => ei_V_fu_118_p1(2),
      Q => data_in(14),
      R => '0'
    );
\ei_V_reg_212_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in0_V_TREADY_int_regslice,
      D => ei_V_fu_118_p1(3),
      Q => data_in(15),
      R => '0'
    );
flow_control_loop_pipe_no_ap_cont_U: entity work.top_StreamingDataflowPartition_1_0_StreamingDataWidthConverter_Batch_2_flow_control_loop_pipe_no_ap_cont
     port map (
      D(4) => flow_control_loop_pipe_no_ap_cont_U_n_9,
      D(3) => flow_control_loop_pipe_no_ap_cont_U_n_10,
      D(2) => flow_control_loop_pipe_no_ap_cont_U_n_11,
      D(1) => flow_control_loop_pipe_no_ap_cont_U_n_12,
      D(0) => flow_control_loop_pipe_no_ap_cont_U_n_13,
      E(0) => t_fu_68,
      O(3) => flow_control_loop_pipe_no_ap_cont_U_n_47,
      O(2) => flow_control_loop_pipe_no_ap_cont_U_n_48,
      O(1) => flow_control_loop_pipe_no_ap_cont_U_n_49,
      O(0) => flow_control_loop_pipe_no_ap_cont_U_n_50,
      Q(4) => \t_fu_68_reg_n_3_[4]\,
      Q(3) => \t_fu_68_reg_n_3_[3]\,
      Q(2) => \t_fu_68_reg_n_3_[2]\,
      Q(1) => \t_fu_68_reg_n_3_[1]\,
      Q(0) => \t_fu_68_reg_n_3_[0]\,
      SR(0) => p_Val2_s_fu_600,
      ap_clk => ap_clk,
      ap_loop_init_reg_0 => flow_control_loop_pipe_no_ap_cont_U_n_6,
      ap_ready_int2 => ap_ready_int2,
      ap_rst_n => ap_rst_n,
      ap_sig_allocacmp_i_load(31 downto 0) => ap_sig_allocacmp_i_load(31 downto 0),
      i_1_fu_122_p2(10 downto 7) => i_1_fu_122_p2(31 downto 28),
      i_1_fu_122_p2(6 downto 3) => i_1_fu_122_p2(15 downto 12),
      i_1_fu_122_p2(2 downto 0) => i_1_fu_122_p2(3 downto 1),
      i_fu_64 => i_fu_64,
      i_fu_64_reg(31 downto 0) => i_fu_64_reg(31 downto 0),
      \i_fu_64_reg[11]\(3) => flow_control_loop_pipe_no_ap_cont_U_n_55,
      \i_fu_64_reg[11]\(2) => flow_control_loop_pipe_no_ap_cont_U_n_56,
      \i_fu_64_reg[11]\(1) => flow_control_loop_pipe_no_ap_cont_U_n_57,
      \i_fu_64_reg[11]\(0) => flow_control_loop_pipe_no_ap_cont_U_n_58,
      \i_fu_64_reg[15]\(3) => flow_control_loop_pipe_no_ap_cont_U_n_59,
      \i_fu_64_reg[15]\(2) => flow_control_loop_pipe_no_ap_cont_U_n_60,
      \i_fu_64_reg[15]\(1) => flow_control_loop_pipe_no_ap_cont_U_n_61,
      \i_fu_64_reg[15]\(0) => flow_control_loop_pipe_no_ap_cont_U_n_62,
      \i_fu_64_reg[19]\(3) => flow_control_loop_pipe_no_ap_cont_U_n_63,
      \i_fu_64_reg[19]\(2) => flow_control_loop_pipe_no_ap_cont_U_n_64,
      \i_fu_64_reg[19]\(1) => flow_control_loop_pipe_no_ap_cont_U_n_65,
      \i_fu_64_reg[19]\(0) => flow_control_loop_pipe_no_ap_cont_U_n_66,
      \i_fu_64_reg[23]\(3) => flow_control_loop_pipe_no_ap_cont_U_n_67,
      \i_fu_64_reg[23]\(2) => flow_control_loop_pipe_no_ap_cont_U_n_68,
      \i_fu_64_reg[23]\(1) => flow_control_loop_pipe_no_ap_cont_U_n_69,
      \i_fu_64_reg[23]\(0) => flow_control_loop_pipe_no_ap_cont_U_n_70,
      \i_fu_64_reg[27]\(3) => flow_control_loop_pipe_no_ap_cont_U_n_71,
      \i_fu_64_reg[27]\(2) => flow_control_loop_pipe_no_ap_cont_U_n_72,
      \i_fu_64_reg[27]\(1) => flow_control_loop_pipe_no_ap_cont_U_n_73,
      \i_fu_64_reg[27]\(0) => flow_control_loop_pipe_no_ap_cont_U_n_74,
      \i_fu_64_reg[31]\(3) => flow_control_loop_pipe_no_ap_cont_U_n_75,
      \i_fu_64_reg[31]\(2) => flow_control_loop_pipe_no_ap_cont_U_n_76,
      \i_fu_64_reg[31]\(1) => flow_control_loop_pipe_no_ap_cont_U_n_77,
      \i_fu_64_reg[31]\(0) => flow_control_loop_pipe_no_ap_cont_U_n_78,
      \i_fu_64_reg[7]\(3) => flow_control_loop_pipe_no_ap_cont_U_n_51,
      \i_fu_64_reg[7]\(2) => flow_control_loop_pipe_no_ap_cont_U_n_52,
      \i_fu_64_reg[7]\(1) => flow_control_loop_pipe_no_ap_cont_U_n_53,
      \i_fu_64_reg[7]\(0) => flow_control_loop_pipe_no_ap_cont_U_n_54,
      i_fu_64_reg_0_sp_1 => \icmp_ln490_reg_218[0]_i_4_n_3\,
      icmp_ln481_fu_103_p24_in => icmp_ln481_fu_103_p24_in,
      icmp_ln481_reg_208 => icmp_ln481_reg_208,
      \icmp_ln481_reg_208_reg[0]\ => flow_control_loop_pipe_no_ap_cont_U_n_79,
      icmp_ln490_fu_128_p2 => icmp_ln490_fu_128_p2,
      \icmp_ln490_reg_218_reg[0]\ => \icmp_ln490_reg_218[0]_i_8_n_3\,
      \icmp_ln490_reg_218_reg[0]_0\ => \icmp_ln490_reg_218[0]_i_5_n_3\,
      \icmp_ln490_reg_218_reg[0]_1\ => \icmp_ln490_reg_218[0]_i_6_n_3\,
      \t_fu_68_reg[1]\(0) => in0_V_TREADY_int_regslice
    );
i_1_fu_122_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => i_1_fu_122_p2_carry_n_3,
      CO(2) => i_1_fu_122_p2_carry_n_4,
      CO(1) => i_1_fu_122_p2_carry_n_5,
      CO(0) => i_1_fu_122_p2_carry_n_6,
      CYINIT => ap_sig_allocacmp_i_load(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_1_fu_122_p2(4 downto 1),
      S(3 downto 0) => ap_sig_allocacmp_i_load(4 downto 1)
    );
\i_1_fu_122_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => i_1_fu_122_p2_carry_n_3,
      CO(3) => \i_1_fu_122_p2_carry__0_n_3\,
      CO(2) => \i_1_fu_122_p2_carry__0_n_4\,
      CO(1) => \i_1_fu_122_p2_carry__0_n_5\,
      CO(0) => \i_1_fu_122_p2_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_1_fu_122_p2(8 downto 5),
      S(3 downto 0) => ap_sig_allocacmp_i_load(8 downto 5)
    );
\i_1_fu_122_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_1_fu_122_p2_carry__0_n_3\,
      CO(3) => \i_1_fu_122_p2_carry__1_n_3\,
      CO(2) => \i_1_fu_122_p2_carry__1_n_4\,
      CO(1) => \i_1_fu_122_p2_carry__1_n_5\,
      CO(0) => \i_1_fu_122_p2_carry__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_1_fu_122_p2(12 downto 9),
      S(3 downto 0) => ap_sig_allocacmp_i_load(12 downto 9)
    );
\i_1_fu_122_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_1_fu_122_p2_carry__1_n_3\,
      CO(3) => \i_1_fu_122_p2_carry__2_n_3\,
      CO(2) => \i_1_fu_122_p2_carry__2_n_4\,
      CO(1) => \i_1_fu_122_p2_carry__2_n_5\,
      CO(0) => \i_1_fu_122_p2_carry__2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_1_fu_122_p2(16 downto 13),
      S(3 downto 0) => ap_sig_allocacmp_i_load(16 downto 13)
    );
\i_1_fu_122_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_1_fu_122_p2_carry__2_n_3\,
      CO(3) => \i_1_fu_122_p2_carry__3_n_3\,
      CO(2) => \i_1_fu_122_p2_carry__3_n_4\,
      CO(1) => \i_1_fu_122_p2_carry__3_n_5\,
      CO(0) => \i_1_fu_122_p2_carry__3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_1_fu_122_p2(20 downto 17),
      S(3 downto 0) => ap_sig_allocacmp_i_load(20 downto 17)
    );
\i_1_fu_122_p2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_1_fu_122_p2_carry__3_n_3\,
      CO(3) => \i_1_fu_122_p2_carry__4_n_3\,
      CO(2) => \i_1_fu_122_p2_carry__4_n_4\,
      CO(1) => \i_1_fu_122_p2_carry__4_n_5\,
      CO(0) => \i_1_fu_122_p2_carry__4_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_1_fu_122_p2(24 downto 21),
      S(3 downto 0) => ap_sig_allocacmp_i_load(24 downto 21)
    );
\i_1_fu_122_p2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_1_fu_122_p2_carry__4_n_3\,
      CO(3) => \i_1_fu_122_p2_carry__5_n_3\,
      CO(2) => \i_1_fu_122_p2_carry__5_n_4\,
      CO(1) => \i_1_fu_122_p2_carry__5_n_5\,
      CO(0) => \i_1_fu_122_p2_carry__5_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_1_fu_122_p2(28 downto 25),
      S(3 downto 0) => ap_sig_allocacmp_i_load(28 downto 25)
    );
\i_1_fu_122_p2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_1_fu_122_p2_carry__5_n_3\,
      CO(3 downto 2) => \NLW_i_1_fu_122_p2_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \i_1_fu_122_p2_carry__6_n_5\,
      CO(0) => \i_1_fu_122_p2_carry__6_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_i_1_fu_122_p2_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => i_1_fu_122_p2(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => ap_sig_allocacmp_i_load(31 downto 29)
    );
\i_fu_64_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_64,
      D => flow_control_loop_pipe_no_ap_cont_U_n_50,
      Q => i_fu_64_reg(0),
      R => flow_control_loop_pipe_no_ap_cont_U_n_6
    );
\i_fu_64_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_64,
      D => flow_control_loop_pipe_no_ap_cont_U_n_56,
      Q => i_fu_64_reg(10),
      R => flow_control_loop_pipe_no_ap_cont_U_n_6
    );
\i_fu_64_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_64,
      D => flow_control_loop_pipe_no_ap_cont_U_n_55,
      Q => i_fu_64_reg(11),
      R => flow_control_loop_pipe_no_ap_cont_U_n_6
    );
\i_fu_64_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_64,
      D => flow_control_loop_pipe_no_ap_cont_U_n_62,
      Q => i_fu_64_reg(12),
      R => flow_control_loop_pipe_no_ap_cont_U_n_6
    );
\i_fu_64_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_64,
      D => flow_control_loop_pipe_no_ap_cont_U_n_61,
      Q => i_fu_64_reg(13),
      R => flow_control_loop_pipe_no_ap_cont_U_n_6
    );
\i_fu_64_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_64,
      D => flow_control_loop_pipe_no_ap_cont_U_n_60,
      Q => i_fu_64_reg(14),
      R => flow_control_loop_pipe_no_ap_cont_U_n_6
    );
\i_fu_64_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_64,
      D => flow_control_loop_pipe_no_ap_cont_U_n_59,
      Q => i_fu_64_reg(15),
      R => flow_control_loop_pipe_no_ap_cont_U_n_6
    );
\i_fu_64_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_64,
      D => flow_control_loop_pipe_no_ap_cont_U_n_66,
      Q => i_fu_64_reg(16),
      R => flow_control_loop_pipe_no_ap_cont_U_n_6
    );
\i_fu_64_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_64,
      D => flow_control_loop_pipe_no_ap_cont_U_n_65,
      Q => i_fu_64_reg(17),
      R => flow_control_loop_pipe_no_ap_cont_U_n_6
    );
\i_fu_64_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_64,
      D => flow_control_loop_pipe_no_ap_cont_U_n_64,
      Q => i_fu_64_reg(18),
      R => flow_control_loop_pipe_no_ap_cont_U_n_6
    );
\i_fu_64_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_64,
      D => flow_control_loop_pipe_no_ap_cont_U_n_63,
      Q => i_fu_64_reg(19),
      R => flow_control_loop_pipe_no_ap_cont_U_n_6
    );
\i_fu_64_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_64,
      D => flow_control_loop_pipe_no_ap_cont_U_n_49,
      Q => i_fu_64_reg(1),
      R => flow_control_loop_pipe_no_ap_cont_U_n_6
    );
\i_fu_64_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_64,
      D => flow_control_loop_pipe_no_ap_cont_U_n_70,
      Q => i_fu_64_reg(20),
      R => flow_control_loop_pipe_no_ap_cont_U_n_6
    );
\i_fu_64_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_64,
      D => flow_control_loop_pipe_no_ap_cont_U_n_69,
      Q => i_fu_64_reg(21),
      R => flow_control_loop_pipe_no_ap_cont_U_n_6
    );
\i_fu_64_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_64,
      D => flow_control_loop_pipe_no_ap_cont_U_n_68,
      Q => i_fu_64_reg(22),
      R => flow_control_loop_pipe_no_ap_cont_U_n_6
    );
\i_fu_64_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_64,
      D => flow_control_loop_pipe_no_ap_cont_U_n_67,
      Q => i_fu_64_reg(23),
      R => flow_control_loop_pipe_no_ap_cont_U_n_6
    );
\i_fu_64_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_64,
      D => flow_control_loop_pipe_no_ap_cont_U_n_74,
      Q => i_fu_64_reg(24),
      R => flow_control_loop_pipe_no_ap_cont_U_n_6
    );
\i_fu_64_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_64,
      D => flow_control_loop_pipe_no_ap_cont_U_n_73,
      Q => i_fu_64_reg(25),
      R => flow_control_loop_pipe_no_ap_cont_U_n_6
    );
\i_fu_64_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_64,
      D => flow_control_loop_pipe_no_ap_cont_U_n_72,
      Q => i_fu_64_reg(26),
      R => flow_control_loop_pipe_no_ap_cont_U_n_6
    );
\i_fu_64_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_64,
      D => flow_control_loop_pipe_no_ap_cont_U_n_71,
      Q => i_fu_64_reg(27),
      R => flow_control_loop_pipe_no_ap_cont_U_n_6
    );
\i_fu_64_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_64,
      D => flow_control_loop_pipe_no_ap_cont_U_n_78,
      Q => i_fu_64_reg(28),
      R => flow_control_loop_pipe_no_ap_cont_U_n_6
    );
\i_fu_64_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_64,
      D => flow_control_loop_pipe_no_ap_cont_U_n_77,
      Q => i_fu_64_reg(29),
      R => flow_control_loop_pipe_no_ap_cont_U_n_6
    );
\i_fu_64_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_64,
      D => flow_control_loop_pipe_no_ap_cont_U_n_48,
      Q => i_fu_64_reg(2),
      R => flow_control_loop_pipe_no_ap_cont_U_n_6
    );
\i_fu_64_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_64,
      D => flow_control_loop_pipe_no_ap_cont_U_n_76,
      Q => i_fu_64_reg(30),
      R => flow_control_loop_pipe_no_ap_cont_U_n_6
    );
\i_fu_64_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_64,
      D => flow_control_loop_pipe_no_ap_cont_U_n_75,
      Q => i_fu_64_reg(31),
      R => flow_control_loop_pipe_no_ap_cont_U_n_6
    );
\i_fu_64_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_64,
      D => flow_control_loop_pipe_no_ap_cont_U_n_47,
      Q => i_fu_64_reg(3),
      R => flow_control_loop_pipe_no_ap_cont_U_n_6
    );
\i_fu_64_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_64,
      D => flow_control_loop_pipe_no_ap_cont_U_n_54,
      Q => i_fu_64_reg(4),
      R => flow_control_loop_pipe_no_ap_cont_U_n_6
    );
\i_fu_64_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_64,
      D => flow_control_loop_pipe_no_ap_cont_U_n_53,
      Q => i_fu_64_reg(5),
      R => flow_control_loop_pipe_no_ap_cont_U_n_6
    );
\i_fu_64_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_64,
      D => flow_control_loop_pipe_no_ap_cont_U_n_52,
      Q => i_fu_64_reg(6),
      R => flow_control_loop_pipe_no_ap_cont_U_n_6
    );
\i_fu_64_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_64,
      D => flow_control_loop_pipe_no_ap_cont_U_n_51,
      Q => i_fu_64_reg(7),
      R => flow_control_loop_pipe_no_ap_cont_U_n_6
    );
\i_fu_64_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_64,
      D => flow_control_loop_pipe_no_ap_cont_U_n_58,
      Q => i_fu_64_reg(8),
      R => flow_control_loop_pipe_no_ap_cont_U_n_6
    );
\i_fu_64_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_64,
      D => flow_control_loop_pipe_no_ap_cont_U_n_57,
      Q => i_fu_64_reg(9),
      R => flow_control_loop_pipe_no_ap_cont_U_n_6
    );
\icmp_ln481_reg_208_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_out_V_U_n_5,
      Q => icmp_ln481_reg_208_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln481_reg_208_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_no_ap_cont_U_n_79,
      Q => icmp_ln481_reg_208,
      R => '0'
    );
\icmp_ln490_reg_218[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => i_1_fu_122_p2(18),
      I1 => i_1_fu_122_p2(19),
      I2 => i_1_fu_122_p2(16),
      I3 => i_1_fu_122_p2(17),
      I4 => \icmp_ln490_reg_218[0]_i_9_n_3\,
      O => \icmp_ln490_reg_218[0]_i_4_n_3\
    );
\icmp_ln490_reg_218[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => i_1_fu_122_p2(7),
      I1 => i_1_fu_122_p2(6),
      I2 => i_1_fu_122_p2(5),
      I3 => i_1_fu_122_p2(4),
      O => \icmp_ln490_reg_218[0]_i_5_n_3\
    );
\icmp_ln490_reg_218[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => i_1_fu_122_p2(11),
      I1 => i_1_fu_122_p2(10),
      I2 => i_1_fu_122_p2(9),
      I3 => i_1_fu_122_p2(8),
      O => \icmp_ln490_reg_218[0]_i_6_n_3\
    );
\icmp_ln490_reg_218[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => i_1_fu_122_p2(27),
      I1 => i_1_fu_122_p2(26),
      I2 => i_1_fu_122_p2(25),
      I3 => i_1_fu_122_p2(24),
      O => \icmp_ln490_reg_218[0]_i_8_n_3\
    );
\icmp_ln490_reg_218[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => i_1_fu_122_p2(23),
      I1 => i_1_fu_122_p2(22),
      I2 => i_1_fu_122_p2(21),
      I3 => i_1_fu_122_p2(20),
      O => \icmp_ln490_reg_218[0]_i_9_n_3\
    );
\icmp_ln490_reg_218_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_out_V_U_n_6,
      Q => icmp_ln490_reg_218_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln490_reg_218_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in0_V_TREADY_int_regslice,
      D => icmp_ln490_fu_128_p2,
      Q => icmp_ln490_reg_218,
      R => '0'
    );
\p_Val2_s_fu_60_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_6002_out,
      D => data_in(4),
      Q => data_in(0),
      R => p_Val2_s_fu_600
    );
\p_Val2_s_fu_60_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_6002_out,
      D => data_in(14),
      Q => data_in(10),
      R => p_Val2_s_fu_600
    );
\p_Val2_s_fu_60_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_6002_out,
      D => data_in(15),
      Q => data_in(11),
      R => p_Val2_s_fu_600
    );
\p_Val2_s_fu_60_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_6002_out,
      D => data_in(5),
      Q => data_in(1),
      R => p_Val2_s_fu_600
    );
\p_Val2_s_fu_60_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_6002_out,
      D => data_in(6),
      Q => data_in(2),
      R => p_Val2_s_fu_600
    );
\p_Val2_s_fu_60_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_6002_out,
      D => data_in(7),
      Q => data_in(3),
      R => p_Val2_s_fu_600
    );
\p_Val2_s_fu_60_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_6002_out,
      D => data_in(8),
      Q => data_in(4),
      R => p_Val2_s_fu_600
    );
\p_Val2_s_fu_60_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_6002_out,
      D => data_in(9),
      Q => data_in(5),
      R => p_Val2_s_fu_600
    );
\p_Val2_s_fu_60_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_6002_out,
      D => data_in(10),
      Q => data_in(6),
      R => p_Val2_s_fu_600
    );
\p_Val2_s_fu_60_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_6002_out,
      D => data_in(11),
      Q => data_in(7),
      R => p_Val2_s_fu_600
    );
\p_Val2_s_fu_60_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_6002_out,
      D => data_in(12),
      Q => data_in(8),
      R => p_Val2_s_fu_600
    );
\p_Val2_s_fu_60_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_6002_out,
      D => data_in(13),
      Q => data_in(9),
      R => p_Val2_s_fu_600
    );
regslice_both_in0_V_U: entity work.top_StreamingDataflowPartition_1_0_StreamingDataWidthConverter_Batch_2_regslice_both
     port map (
      \B_V_data_1_state_reg[0]_0\ => regslice_both_in0_V_U_n_5,
      \B_V_data_1_state_reg[1]_0\ => in0_V_TREADY,
      D(3 downto 0) => ei_V_fu_118_p1(3 downto 0),
      ap_clk => ap_clk,
      ap_ready_int2 => ap_ready_int2,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      icmp_ln481_fu_103_p24_in => icmp_ln481_fu_103_p24_in,
      in0_V_TDATA(3 downto 0) => in0_V_TDATA(3 downto 0),
      in0_V_TVALID => in0_V_TVALID
    );
regslice_both_out_V_U: entity work.\top_StreamingDataflowPartition_1_0_StreamingDataWidthConverter_Batch_2_regslice_both__parameterized0\
     port map (
      \B_V_data_1_state_reg[0]_0\ => \B_V_data_1_state_reg[0]\,
      D(15 downto 0) => data_in(15 downto 0),
      E(0) => p_Val2_s_fu_6002_out,
      \ap_CS_iter1_fsm_reg[1]\ => regslice_both_out_V_U_n_5,
      \ap_CS_iter1_fsm_reg[1]_0\ => regslice_both_out_V_U_n_6,
      \ap_CS_iter1_fsm_reg[1]_1\ => regslice_both_in0_V_U_n_5,
      ap_CS_iter1_fsm_state2 => ap_CS_iter1_fsm_state2,
      ap_CS_iter2_fsm_state3 => ap_CS_iter2_fsm_state3,
      ap_NS_iter1_fsm(0) => ap_NS_iter1_fsm(1),
      ap_NS_iter2_fsm(0) => ap_NS_iter2_fsm(1),
      ap_clk => ap_clk,
      ap_ready_int2 => ap_ready_int2,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      icmp_ln481_fu_103_p24_in => icmp_ln481_fu_103_p24_in,
      icmp_ln481_reg_208 => icmp_ln481_reg_208,
      icmp_ln481_reg_208_pp0_iter1_reg => icmp_ln481_reg_208_pp0_iter1_reg,
      icmp_ln490_reg_218 => icmp_ln490_reg_218,
      icmp_ln490_reg_218_pp0_iter1_reg => icmp_ln490_reg_218_pp0_iter1_reg,
      out_V_TDATA(15 downto 0) => out_V_TDATA(15 downto 0),
      out_V_TREADY => out_V_TREADY
    );
\t_fu_68_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_fu_68,
      D => flow_control_loop_pipe_no_ap_cont_U_n_13,
      Q => \t_fu_68_reg_n_3_[0]\,
      R => '0'
    );
\t_fu_68_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_fu_68,
      D => flow_control_loop_pipe_no_ap_cont_U_n_12,
      Q => \t_fu_68_reg_n_3_[1]\,
      R => '0'
    );
\t_fu_68_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_fu_68,
      D => flow_control_loop_pipe_no_ap_cont_U_n_11,
      Q => \t_fu_68_reg_n_3_[2]\,
      R => '0'
    );
\t_fu_68_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_fu_68,
      D => flow_control_loop_pipe_no_ap_cont_U_n_10,
      Q => \t_fu_68_reg_n_3_[3]\,
      R => '0'
    );
\t_fu_68_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_fu_68,
      D => flow_control_loop_pipe_no_ap_cont_U_n_9,
      Q => \t_fu_68_reg_n_3_[4]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_StreamingDataWidthConverter_Batch_3 is
  port (
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC;
    in0_V_TREADY : out STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 3 downto 0 );
    out_V_TREADY : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_StreamingDataWidthConverter_Batch_3 : entity is "StreamingDataWidthConverter_Batch_3";
end top_StreamingDataflowPartition_1_0_StreamingDataWidthConverter_Batch_3;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_StreamingDataWidthConverter_Batch_3 is
  signal ap_CS_iter1_fsm_state2 : STD_LOGIC;
  signal ap_CS_iter2_fsm_state3 : STD_LOGIC;
  signal ap_NS_iter1_fsm : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ap_NS_iter2_fsm : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ap_ready_int2 : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal ap_sig_allocacmp_i_load : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ei_V_fu_110_p1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal flow_control_loop_pipe_no_ap_cont_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_47 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_48 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_49 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_50 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_51 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_52 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_53 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_54 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_55 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_56 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_57 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_58 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_59 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_6 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_60 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_61 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_62 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_63 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_64 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_65 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_66 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_67 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_68 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_69 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_70 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_71 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_72 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_73 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_74 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_75 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_76 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_77 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_78 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_79 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_9 : STD_LOGIC;
  signal i_1_fu_114_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \i_1_fu_114_p2_carry__0_n_3\ : STD_LOGIC;
  signal \i_1_fu_114_p2_carry__0_n_4\ : STD_LOGIC;
  signal \i_1_fu_114_p2_carry__0_n_5\ : STD_LOGIC;
  signal \i_1_fu_114_p2_carry__0_n_6\ : STD_LOGIC;
  signal \i_1_fu_114_p2_carry__1_n_3\ : STD_LOGIC;
  signal \i_1_fu_114_p2_carry__1_n_4\ : STD_LOGIC;
  signal \i_1_fu_114_p2_carry__1_n_5\ : STD_LOGIC;
  signal \i_1_fu_114_p2_carry__1_n_6\ : STD_LOGIC;
  signal \i_1_fu_114_p2_carry__2_n_3\ : STD_LOGIC;
  signal \i_1_fu_114_p2_carry__2_n_4\ : STD_LOGIC;
  signal \i_1_fu_114_p2_carry__2_n_5\ : STD_LOGIC;
  signal \i_1_fu_114_p2_carry__2_n_6\ : STD_LOGIC;
  signal \i_1_fu_114_p2_carry__3_n_3\ : STD_LOGIC;
  signal \i_1_fu_114_p2_carry__3_n_4\ : STD_LOGIC;
  signal \i_1_fu_114_p2_carry__3_n_5\ : STD_LOGIC;
  signal \i_1_fu_114_p2_carry__3_n_6\ : STD_LOGIC;
  signal \i_1_fu_114_p2_carry__4_n_3\ : STD_LOGIC;
  signal \i_1_fu_114_p2_carry__4_n_4\ : STD_LOGIC;
  signal \i_1_fu_114_p2_carry__4_n_5\ : STD_LOGIC;
  signal \i_1_fu_114_p2_carry__4_n_6\ : STD_LOGIC;
  signal \i_1_fu_114_p2_carry__5_n_3\ : STD_LOGIC;
  signal \i_1_fu_114_p2_carry__5_n_4\ : STD_LOGIC;
  signal \i_1_fu_114_p2_carry__5_n_5\ : STD_LOGIC;
  signal \i_1_fu_114_p2_carry__5_n_6\ : STD_LOGIC;
  signal \i_1_fu_114_p2_carry__6_n_5\ : STD_LOGIC;
  signal \i_1_fu_114_p2_carry__6_n_6\ : STD_LOGIC;
  signal i_1_fu_114_p2_carry_n_3 : STD_LOGIC;
  signal i_1_fu_114_p2_carry_n_4 : STD_LOGIC;
  signal i_1_fu_114_p2_carry_n_5 : STD_LOGIC;
  signal i_1_fu_114_p2_carry_n_6 : STD_LOGIC;
  signal i_fu_56 : STD_LOGIC;
  signal i_fu_56_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal icmp_ln481_fu_95_p24_in : STD_LOGIC;
  signal icmp_ln481_reg_178 : STD_LOGIC;
  signal icmp_ln481_reg_178_pp0_iter1_reg : STD_LOGIC;
  signal icmp_ln490_fu_120_p2 : STD_LOGIC;
  signal icmp_ln490_reg_188 : STD_LOGIC;
  signal \icmp_ln490_reg_188[0]_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln490_reg_188[0]_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln490_reg_188[0]_i_6_n_3\ : STD_LOGIC;
  signal \icmp_ln490_reg_188[0]_i_8_n_3\ : STD_LOGIC;
  signal \icmp_ln490_reg_188[0]_i_9_n_3\ : STD_LOGIC;
  signal icmp_ln490_reg_188_pp0_iter1_reg : STD_LOGIC;
  signal in0_V_TREADY_int_regslice : STD_LOGIC;
  signal p_Val2_s_fu_520 : STD_LOGIC;
  signal p_Val2_s_fu_5202_out : STD_LOGIC;
  signal regslice_both_in0_V_U_n_5 : STD_LOGIC;
  signal regslice_both_out_V_U_n_5 : STD_LOGIC;
  signal regslice_both_out_V_U_n_6 : STD_LOGIC;
  signal t_fu_60 : STD_LOGIC;
  signal \t_fu_60_reg_n_3_[0]\ : STD_LOGIC;
  signal \t_fu_60_reg_n_3_[1]\ : STD_LOGIC;
  signal \t_fu_60_reg_n_3_[2]\ : STD_LOGIC;
  signal \t_fu_60_reg_n_3_[3]\ : STD_LOGIC;
  signal \t_fu_60_reg_n_3_[4]\ : STD_LOGIC;
  signal \NLW_i_1_fu_114_p2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_i_1_fu_114_p2_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \ap_CS_iter1_fsm_reg[1]\ : label is "ap_ST_iter1_fsm_state0:01,ap_ST_iter1_fsm_state2:10";
  attribute FSM_ENCODED_STATES of \ap_CS_iter2_fsm_reg[1]\ : label is "ap_ST_iter2_fsm_state0:01,ap_ST_iter2_fsm_state3:10";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of i_1_fu_114_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \i_1_fu_114_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \i_1_fu_114_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \i_1_fu_114_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \i_1_fu_114_p2_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \i_1_fu_114_p2_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \i_1_fu_114_p2_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \i_1_fu_114_p2_carry__6\ : label is 35;
begin
\ap_CS_iter1_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_iter1_fsm(1),
      Q => ap_CS_iter1_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_iter2_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_iter2_fsm(1),
      Q => ap_CS_iter2_fsm_state3,
      R => ap_rst_n_inv
    );
\ei_V_reg_182_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in0_V_TREADY_int_regslice,
      D => ei_V_fu_110_p1(0),
      Q => data_in(4),
      R => '0'
    );
\ei_V_reg_182_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in0_V_TREADY_int_regslice,
      D => ei_V_fu_110_p1(1),
      Q => data_in(5),
      R => '0'
    );
\ei_V_reg_182_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in0_V_TREADY_int_regslice,
      D => ei_V_fu_110_p1(2),
      Q => data_in(6),
      R => '0'
    );
\ei_V_reg_182_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in0_V_TREADY_int_regslice,
      D => ei_V_fu_110_p1(3),
      Q => data_in(7),
      R => '0'
    );
flow_control_loop_pipe_no_ap_cont_U: entity work.top_StreamingDataflowPartition_1_0_StreamingDataWidthConverter_Batch_3_flow_control_loop_pipe_no_ap_cont
     port map (
      D(4) => flow_control_loop_pipe_no_ap_cont_U_n_9,
      D(3) => flow_control_loop_pipe_no_ap_cont_U_n_10,
      D(2) => flow_control_loop_pipe_no_ap_cont_U_n_11,
      D(1) => flow_control_loop_pipe_no_ap_cont_U_n_12,
      D(0) => flow_control_loop_pipe_no_ap_cont_U_n_13,
      E(0) => t_fu_60,
      O(3) => flow_control_loop_pipe_no_ap_cont_U_n_47,
      O(2) => flow_control_loop_pipe_no_ap_cont_U_n_48,
      O(1) => flow_control_loop_pipe_no_ap_cont_U_n_49,
      O(0) => flow_control_loop_pipe_no_ap_cont_U_n_50,
      Q(4) => \t_fu_60_reg_n_3_[4]\,
      Q(3) => \t_fu_60_reg_n_3_[3]\,
      Q(2) => \t_fu_60_reg_n_3_[2]\,
      Q(1) => \t_fu_60_reg_n_3_[1]\,
      Q(0) => \t_fu_60_reg_n_3_[0]\,
      SR(0) => p_Val2_s_fu_520,
      ap_clk => ap_clk,
      ap_loop_init_reg_0 => flow_control_loop_pipe_no_ap_cont_U_n_6,
      ap_ready_int2 => ap_ready_int2,
      ap_rst_n => ap_rst_n,
      ap_sig_allocacmp_i_load(31 downto 0) => ap_sig_allocacmp_i_load(31 downto 0),
      i_1_fu_114_p2(10 downto 7) => i_1_fu_114_p2(31 downto 28),
      i_1_fu_114_p2(6 downto 3) => i_1_fu_114_p2(15 downto 12),
      i_1_fu_114_p2(2 downto 0) => i_1_fu_114_p2(3 downto 1),
      i_fu_56 => i_fu_56,
      i_fu_56_reg(31 downto 0) => i_fu_56_reg(31 downto 0),
      \i_fu_56_reg[11]\(3) => flow_control_loop_pipe_no_ap_cont_U_n_55,
      \i_fu_56_reg[11]\(2) => flow_control_loop_pipe_no_ap_cont_U_n_56,
      \i_fu_56_reg[11]\(1) => flow_control_loop_pipe_no_ap_cont_U_n_57,
      \i_fu_56_reg[11]\(0) => flow_control_loop_pipe_no_ap_cont_U_n_58,
      \i_fu_56_reg[15]\(3) => flow_control_loop_pipe_no_ap_cont_U_n_59,
      \i_fu_56_reg[15]\(2) => flow_control_loop_pipe_no_ap_cont_U_n_60,
      \i_fu_56_reg[15]\(1) => flow_control_loop_pipe_no_ap_cont_U_n_61,
      \i_fu_56_reg[15]\(0) => flow_control_loop_pipe_no_ap_cont_U_n_62,
      \i_fu_56_reg[19]\(3) => flow_control_loop_pipe_no_ap_cont_U_n_63,
      \i_fu_56_reg[19]\(2) => flow_control_loop_pipe_no_ap_cont_U_n_64,
      \i_fu_56_reg[19]\(1) => flow_control_loop_pipe_no_ap_cont_U_n_65,
      \i_fu_56_reg[19]\(0) => flow_control_loop_pipe_no_ap_cont_U_n_66,
      \i_fu_56_reg[23]\(3) => flow_control_loop_pipe_no_ap_cont_U_n_67,
      \i_fu_56_reg[23]\(2) => flow_control_loop_pipe_no_ap_cont_U_n_68,
      \i_fu_56_reg[23]\(1) => flow_control_loop_pipe_no_ap_cont_U_n_69,
      \i_fu_56_reg[23]\(0) => flow_control_loop_pipe_no_ap_cont_U_n_70,
      \i_fu_56_reg[27]\(3) => flow_control_loop_pipe_no_ap_cont_U_n_71,
      \i_fu_56_reg[27]\(2) => flow_control_loop_pipe_no_ap_cont_U_n_72,
      \i_fu_56_reg[27]\(1) => flow_control_loop_pipe_no_ap_cont_U_n_73,
      \i_fu_56_reg[27]\(0) => flow_control_loop_pipe_no_ap_cont_U_n_74,
      \i_fu_56_reg[31]\(3) => flow_control_loop_pipe_no_ap_cont_U_n_75,
      \i_fu_56_reg[31]\(2) => flow_control_loop_pipe_no_ap_cont_U_n_76,
      \i_fu_56_reg[31]\(1) => flow_control_loop_pipe_no_ap_cont_U_n_77,
      \i_fu_56_reg[31]\(0) => flow_control_loop_pipe_no_ap_cont_U_n_78,
      \i_fu_56_reg[7]\(3) => flow_control_loop_pipe_no_ap_cont_U_n_51,
      \i_fu_56_reg[7]\(2) => flow_control_loop_pipe_no_ap_cont_U_n_52,
      \i_fu_56_reg[7]\(1) => flow_control_loop_pipe_no_ap_cont_U_n_53,
      \i_fu_56_reg[7]\(0) => flow_control_loop_pipe_no_ap_cont_U_n_54,
      i_fu_56_reg_0_sp_1 => \icmp_ln490_reg_188[0]_i_4_n_3\,
      icmp_ln481_fu_95_p24_in => icmp_ln481_fu_95_p24_in,
      icmp_ln481_reg_178 => icmp_ln481_reg_178,
      \icmp_ln481_reg_178_reg[0]\ => flow_control_loop_pipe_no_ap_cont_U_n_79,
      icmp_ln490_fu_120_p2 => icmp_ln490_fu_120_p2,
      \icmp_ln490_reg_188_reg[0]\ => \icmp_ln490_reg_188[0]_i_8_n_3\,
      \icmp_ln490_reg_188_reg[0]_0\ => \icmp_ln490_reg_188[0]_i_5_n_3\,
      \icmp_ln490_reg_188_reg[0]_1\ => \icmp_ln490_reg_188[0]_i_6_n_3\,
      \t_fu_60_reg[1]\(0) => in0_V_TREADY_int_regslice
    );
i_1_fu_114_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => i_1_fu_114_p2_carry_n_3,
      CO(2) => i_1_fu_114_p2_carry_n_4,
      CO(1) => i_1_fu_114_p2_carry_n_5,
      CO(0) => i_1_fu_114_p2_carry_n_6,
      CYINIT => ap_sig_allocacmp_i_load(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_1_fu_114_p2(4 downto 1),
      S(3 downto 0) => ap_sig_allocacmp_i_load(4 downto 1)
    );
\i_1_fu_114_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => i_1_fu_114_p2_carry_n_3,
      CO(3) => \i_1_fu_114_p2_carry__0_n_3\,
      CO(2) => \i_1_fu_114_p2_carry__0_n_4\,
      CO(1) => \i_1_fu_114_p2_carry__0_n_5\,
      CO(0) => \i_1_fu_114_p2_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_1_fu_114_p2(8 downto 5),
      S(3 downto 0) => ap_sig_allocacmp_i_load(8 downto 5)
    );
\i_1_fu_114_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_1_fu_114_p2_carry__0_n_3\,
      CO(3) => \i_1_fu_114_p2_carry__1_n_3\,
      CO(2) => \i_1_fu_114_p2_carry__1_n_4\,
      CO(1) => \i_1_fu_114_p2_carry__1_n_5\,
      CO(0) => \i_1_fu_114_p2_carry__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_1_fu_114_p2(12 downto 9),
      S(3 downto 0) => ap_sig_allocacmp_i_load(12 downto 9)
    );
\i_1_fu_114_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_1_fu_114_p2_carry__1_n_3\,
      CO(3) => \i_1_fu_114_p2_carry__2_n_3\,
      CO(2) => \i_1_fu_114_p2_carry__2_n_4\,
      CO(1) => \i_1_fu_114_p2_carry__2_n_5\,
      CO(0) => \i_1_fu_114_p2_carry__2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_1_fu_114_p2(16 downto 13),
      S(3 downto 0) => ap_sig_allocacmp_i_load(16 downto 13)
    );
\i_1_fu_114_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_1_fu_114_p2_carry__2_n_3\,
      CO(3) => \i_1_fu_114_p2_carry__3_n_3\,
      CO(2) => \i_1_fu_114_p2_carry__3_n_4\,
      CO(1) => \i_1_fu_114_p2_carry__3_n_5\,
      CO(0) => \i_1_fu_114_p2_carry__3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_1_fu_114_p2(20 downto 17),
      S(3 downto 0) => ap_sig_allocacmp_i_load(20 downto 17)
    );
\i_1_fu_114_p2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_1_fu_114_p2_carry__3_n_3\,
      CO(3) => \i_1_fu_114_p2_carry__4_n_3\,
      CO(2) => \i_1_fu_114_p2_carry__4_n_4\,
      CO(1) => \i_1_fu_114_p2_carry__4_n_5\,
      CO(0) => \i_1_fu_114_p2_carry__4_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_1_fu_114_p2(24 downto 21),
      S(3 downto 0) => ap_sig_allocacmp_i_load(24 downto 21)
    );
\i_1_fu_114_p2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_1_fu_114_p2_carry__4_n_3\,
      CO(3) => \i_1_fu_114_p2_carry__5_n_3\,
      CO(2) => \i_1_fu_114_p2_carry__5_n_4\,
      CO(1) => \i_1_fu_114_p2_carry__5_n_5\,
      CO(0) => \i_1_fu_114_p2_carry__5_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_1_fu_114_p2(28 downto 25),
      S(3 downto 0) => ap_sig_allocacmp_i_load(28 downto 25)
    );
\i_1_fu_114_p2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_1_fu_114_p2_carry__5_n_3\,
      CO(3 downto 2) => \NLW_i_1_fu_114_p2_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \i_1_fu_114_p2_carry__6_n_5\,
      CO(0) => \i_1_fu_114_p2_carry__6_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_i_1_fu_114_p2_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => i_1_fu_114_p2(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => ap_sig_allocacmp_i_load(31 downto 29)
    );
\i_fu_56_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_56,
      D => flow_control_loop_pipe_no_ap_cont_U_n_50,
      Q => i_fu_56_reg(0),
      R => flow_control_loop_pipe_no_ap_cont_U_n_6
    );
\i_fu_56_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_56,
      D => flow_control_loop_pipe_no_ap_cont_U_n_56,
      Q => i_fu_56_reg(10),
      R => flow_control_loop_pipe_no_ap_cont_U_n_6
    );
\i_fu_56_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_56,
      D => flow_control_loop_pipe_no_ap_cont_U_n_55,
      Q => i_fu_56_reg(11),
      R => flow_control_loop_pipe_no_ap_cont_U_n_6
    );
\i_fu_56_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_56,
      D => flow_control_loop_pipe_no_ap_cont_U_n_62,
      Q => i_fu_56_reg(12),
      R => flow_control_loop_pipe_no_ap_cont_U_n_6
    );
\i_fu_56_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_56,
      D => flow_control_loop_pipe_no_ap_cont_U_n_61,
      Q => i_fu_56_reg(13),
      R => flow_control_loop_pipe_no_ap_cont_U_n_6
    );
\i_fu_56_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_56,
      D => flow_control_loop_pipe_no_ap_cont_U_n_60,
      Q => i_fu_56_reg(14),
      R => flow_control_loop_pipe_no_ap_cont_U_n_6
    );
\i_fu_56_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_56,
      D => flow_control_loop_pipe_no_ap_cont_U_n_59,
      Q => i_fu_56_reg(15),
      R => flow_control_loop_pipe_no_ap_cont_U_n_6
    );
\i_fu_56_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_56,
      D => flow_control_loop_pipe_no_ap_cont_U_n_66,
      Q => i_fu_56_reg(16),
      R => flow_control_loop_pipe_no_ap_cont_U_n_6
    );
\i_fu_56_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_56,
      D => flow_control_loop_pipe_no_ap_cont_U_n_65,
      Q => i_fu_56_reg(17),
      R => flow_control_loop_pipe_no_ap_cont_U_n_6
    );
\i_fu_56_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_56,
      D => flow_control_loop_pipe_no_ap_cont_U_n_64,
      Q => i_fu_56_reg(18),
      R => flow_control_loop_pipe_no_ap_cont_U_n_6
    );
\i_fu_56_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_56,
      D => flow_control_loop_pipe_no_ap_cont_U_n_63,
      Q => i_fu_56_reg(19),
      R => flow_control_loop_pipe_no_ap_cont_U_n_6
    );
\i_fu_56_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_56,
      D => flow_control_loop_pipe_no_ap_cont_U_n_49,
      Q => i_fu_56_reg(1),
      R => flow_control_loop_pipe_no_ap_cont_U_n_6
    );
\i_fu_56_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_56,
      D => flow_control_loop_pipe_no_ap_cont_U_n_70,
      Q => i_fu_56_reg(20),
      R => flow_control_loop_pipe_no_ap_cont_U_n_6
    );
\i_fu_56_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_56,
      D => flow_control_loop_pipe_no_ap_cont_U_n_69,
      Q => i_fu_56_reg(21),
      R => flow_control_loop_pipe_no_ap_cont_U_n_6
    );
\i_fu_56_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_56,
      D => flow_control_loop_pipe_no_ap_cont_U_n_68,
      Q => i_fu_56_reg(22),
      R => flow_control_loop_pipe_no_ap_cont_U_n_6
    );
\i_fu_56_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_56,
      D => flow_control_loop_pipe_no_ap_cont_U_n_67,
      Q => i_fu_56_reg(23),
      R => flow_control_loop_pipe_no_ap_cont_U_n_6
    );
\i_fu_56_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_56,
      D => flow_control_loop_pipe_no_ap_cont_U_n_74,
      Q => i_fu_56_reg(24),
      R => flow_control_loop_pipe_no_ap_cont_U_n_6
    );
\i_fu_56_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_56,
      D => flow_control_loop_pipe_no_ap_cont_U_n_73,
      Q => i_fu_56_reg(25),
      R => flow_control_loop_pipe_no_ap_cont_U_n_6
    );
\i_fu_56_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_56,
      D => flow_control_loop_pipe_no_ap_cont_U_n_72,
      Q => i_fu_56_reg(26),
      R => flow_control_loop_pipe_no_ap_cont_U_n_6
    );
\i_fu_56_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_56,
      D => flow_control_loop_pipe_no_ap_cont_U_n_71,
      Q => i_fu_56_reg(27),
      R => flow_control_loop_pipe_no_ap_cont_U_n_6
    );
\i_fu_56_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_56,
      D => flow_control_loop_pipe_no_ap_cont_U_n_78,
      Q => i_fu_56_reg(28),
      R => flow_control_loop_pipe_no_ap_cont_U_n_6
    );
\i_fu_56_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_56,
      D => flow_control_loop_pipe_no_ap_cont_U_n_77,
      Q => i_fu_56_reg(29),
      R => flow_control_loop_pipe_no_ap_cont_U_n_6
    );
\i_fu_56_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_56,
      D => flow_control_loop_pipe_no_ap_cont_U_n_48,
      Q => i_fu_56_reg(2),
      R => flow_control_loop_pipe_no_ap_cont_U_n_6
    );
\i_fu_56_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_56,
      D => flow_control_loop_pipe_no_ap_cont_U_n_76,
      Q => i_fu_56_reg(30),
      R => flow_control_loop_pipe_no_ap_cont_U_n_6
    );
\i_fu_56_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_56,
      D => flow_control_loop_pipe_no_ap_cont_U_n_75,
      Q => i_fu_56_reg(31),
      R => flow_control_loop_pipe_no_ap_cont_U_n_6
    );
\i_fu_56_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_56,
      D => flow_control_loop_pipe_no_ap_cont_U_n_47,
      Q => i_fu_56_reg(3),
      R => flow_control_loop_pipe_no_ap_cont_U_n_6
    );
\i_fu_56_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_56,
      D => flow_control_loop_pipe_no_ap_cont_U_n_54,
      Q => i_fu_56_reg(4),
      R => flow_control_loop_pipe_no_ap_cont_U_n_6
    );
\i_fu_56_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_56,
      D => flow_control_loop_pipe_no_ap_cont_U_n_53,
      Q => i_fu_56_reg(5),
      R => flow_control_loop_pipe_no_ap_cont_U_n_6
    );
\i_fu_56_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_56,
      D => flow_control_loop_pipe_no_ap_cont_U_n_52,
      Q => i_fu_56_reg(6),
      R => flow_control_loop_pipe_no_ap_cont_U_n_6
    );
\i_fu_56_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_56,
      D => flow_control_loop_pipe_no_ap_cont_U_n_51,
      Q => i_fu_56_reg(7),
      R => flow_control_loop_pipe_no_ap_cont_U_n_6
    );
\i_fu_56_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_56,
      D => flow_control_loop_pipe_no_ap_cont_U_n_58,
      Q => i_fu_56_reg(8),
      R => flow_control_loop_pipe_no_ap_cont_U_n_6
    );
\i_fu_56_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_56,
      D => flow_control_loop_pipe_no_ap_cont_U_n_57,
      Q => i_fu_56_reg(9),
      R => flow_control_loop_pipe_no_ap_cont_U_n_6
    );
\icmp_ln481_reg_178_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_out_V_U_n_5,
      Q => icmp_ln481_reg_178_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln481_reg_178_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_no_ap_cont_U_n_79,
      Q => icmp_ln481_reg_178,
      R => '0'
    );
\icmp_ln490_reg_188[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => i_1_fu_114_p2(18),
      I1 => i_1_fu_114_p2(19),
      I2 => i_1_fu_114_p2(16),
      I3 => i_1_fu_114_p2(17),
      I4 => \icmp_ln490_reg_188[0]_i_9_n_3\,
      O => \icmp_ln490_reg_188[0]_i_4_n_3\
    );
\icmp_ln490_reg_188[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => i_1_fu_114_p2(7),
      I1 => i_1_fu_114_p2(6),
      I2 => i_1_fu_114_p2(5),
      I3 => i_1_fu_114_p2(4),
      O => \icmp_ln490_reg_188[0]_i_5_n_3\
    );
\icmp_ln490_reg_188[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => i_1_fu_114_p2(11),
      I1 => i_1_fu_114_p2(10),
      I2 => i_1_fu_114_p2(9),
      I3 => i_1_fu_114_p2(8),
      O => \icmp_ln490_reg_188[0]_i_6_n_3\
    );
\icmp_ln490_reg_188[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => i_1_fu_114_p2(27),
      I1 => i_1_fu_114_p2(26),
      I2 => i_1_fu_114_p2(25),
      I3 => i_1_fu_114_p2(24),
      O => \icmp_ln490_reg_188[0]_i_8_n_3\
    );
\icmp_ln490_reg_188[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => i_1_fu_114_p2(23),
      I1 => i_1_fu_114_p2(22),
      I2 => i_1_fu_114_p2(21),
      I3 => i_1_fu_114_p2(20),
      O => \icmp_ln490_reg_188[0]_i_9_n_3\
    );
\icmp_ln490_reg_188_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_out_V_U_n_6,
      Q => icmp_ln490_reg_188_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln490_reg_188_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in0_V_TREADY_int_regslice,
      D => icmp_ln490_fu_120_p2,
      Q => icmp_ln490_reg_188,
      R => '0'
    );
\p_Val2_s_fu_52_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_5202_out,
      D => data_in(4),
      Q => data_in(0),
      R => p_Val2_s_fu_520
    );
\p_Val2_s_fu_52_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_5202_out,
      D => data_in(5),
      Q => data_in(1),
      R => p_Val2_s_fu_520
    );
\p_Val2_s_fu_52_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_5202_out,
      D => data_in(6),
      Q => data_in(2),
      R => p_Val2_s_fu_520
    );
\p_Val2_s_fu_52_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_5202_out,
      D => data_in(7),
      Q => data_in(3),
      R => p_Val2_s_fu_520
    );
regslice_both_in0_V_U: entity work.top_StreamingDataflowPartition_1_0_StreamingDataWidthConverter_Batch_3_regslice_both
     port map (
      \B_V_data_1_state_reg[0]_0\ => regslice_both_in0_V_U_n_5,
      \B_V_data_1_state_reg[1]_0\ => in0_V_TREADY,
      D(3 downto 0) => ei_V_fu_110_p1(3 downto 0),
      ap_clk => ap_clk,
      ap_ready_int2 => ap_ready_int2,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      icmp_ln481_fu_95_p24_in => icmp_ln481_fu_95_p24_in,
      in0_V_TDATA(3 downto 0) => in0_V_TDATA(3 downto 0),
      in0_V_TVALID => in0_V_TVALID
    );
regslice_both_out_V_U: entity work.top_StreamingDataflowPartition_1_0_StreamingDataWidthConverter_Batch_3_regslice_both_2
     port map (
      \B_V_data_1_state_reg[0]_0\ => \B_V_data_1_state_reg[0]\,
      D(7 downto 0) => data_in(7 downto 0),
      E(0) => p_Val2_s_fu_5202_out,
      \ap_CS_iter1_fsm_reg[1]\ => regslice_both_out_V_U_n_5,
      \ap_CS_iter1_fsm_reg[1]_0\ => regslice_both_out_V_U_n_6,
      \ap_CS_iter1_fsm_reg[1]_1\ => regslice_both_in0_V_U_n_5,
      ap_CS_iter1_fsm_state2 => ap_CS_iter1_fsm_state2,
      ap_CS_iter2_fsm_state3 => ap_CS_iter2_fsm_state3,
      ap_NS_iter1_fsm(0) => ap_NS_iter1_fsm(1),
      ap_NS_iter2_fsm(0) => ap_NS_iter2_fsm(1),
      ap_clk => ap_clk,
      ap_ready_int2 => ap_ready_int2,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      icmp_ln481_fu_95_p24_in => icmp_ln481_fu_95_p24_in,
      icmp_ln481_reg_178 => icmp_ln481_reg_178,
      icmp_ln481_reg_178_pp0_iter1_reg => icmp_ln481_reg_178_pp0_iter1_reg,
      icmp_ln490_reg_188 => icmp_ln490_reg_188,
      icmp_ln490_reg_188_pp0_iter1_reg => icmp_ln490_reg_188_pp0_iter1_reg,
      out_V_TDATA(7 downto 0) => out_V_TDATA(7 downto 0),
      out_V_TREADY => out_V_TREADY
    );
\t_fu_60_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_fu_60,
      D => flow_control_loop_pipe_no_ap_cont_U_n_13,
      Q => \t_fu_60_reg_n_3_[0]\,
      R => '0'
    );
\t_fu_60_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_fu_60,
      D => flow_control_loop_pipe_no_ap_cont_U_n_12,
      Q => \t_fu_60_reg_n_3_[1]\,
      R => '0'
    );
\t_fu_60_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_fu_60,
      D => flow_control_loop_pipe_no_ap_cont_U_n_11,
      Q => \t_fu_60_reg_n_3_[2]\,
      R => '0'
    );
\t_fu_60_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_fu_60,
      D => flow_control_loop_pipe_no_ap_cont_U_n_10,
      Q => \t_fu_60_reg_n_3_[3]\,
      R => '0'
    );
\t_fu_60_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_fu_60,
      D => flow_control_loop_pipe_no_ap_cont_U_n_9,
      Q => \t_fu_60_reg_n_3_[4]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_StreamingFIFO_0 is
  port (
    out_V_TDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_V_TVALID : out STD_LOGIC;
    in0_V_TREADY : out STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    out_V_TREADY : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_StreamingFIFO_0 : entity is "StreamingFIFO_0";
end top_StreamingDataflowPartition_1_0_StreamingFIFO_0;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_StreamingFIFO_0 is
begin
StreamingFIFO_0_StreamingFIFO_0: entity work.top_StreamingDataflowPartition_1_0_Q_srl
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_TDATA(15 downto 0) => in0_V_TDATA(15 downto 0),
      in0_V_TREADY => in0_V_TREADY,
      in0_V_TVALID => in0_V_TVALID,
      out_V_TDATA(15 downto 0) => out_V_TDATA(15 downto 0),
      out_V_TREADY => out_V_TREADY,
      out_V_TVALID => out_V_TVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_StreamingFIFO_2 is
  port (
    out_V_TDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_V_TVALID : out STD_LOGIC;
    in0_V_TREADY : out STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    out_V_TREADY : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_StreamingFIFO_2 : entity is "StreamingFIFO_2";
end top_StreamingDataflowPartition_1_0_StreamingFIFO_2;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_StreamingFIFO_2 is
begin
StreamingFIFO_2_StreamingFIFO_2: entity work.\top_StreamingDataflowPartition_1_0_Q_srl__parameterized0\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_TDATA(15 downto 0) => in0_V_TDATA(15 downto 0),
      in0_V_TREADY => in0_V_TREADY,
      in0_V_TVALID => in0_V_TVALID,
      out_V_TDATA(15 downto 0) => out_V_TDATA(15 downto 0),
      out_V_TREADY => out_V_TREADY,
      out_V_TVALID => out_V_TVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_StreamingFIFO_8 is
  port (
    out_V_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    out_V_TVALID : out STD_LOGIC;
    in0_V_TREADY : out STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    out_V_TREADY : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_StreamingFIFO_8 : entity is "StreamingFIFO_8";
end top_StreamingDataflowPartition_1_0_StreamingFIFO_8;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_StreamingFIFO_8 is
begin
StreamingFIFO_8_StreamingFIFO_8: entity work.\top_StreamingDataflowPartition_1_0_Q_srl__parameterized1\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_TDATA(7 downto 0) => in0_V_TDATA(7 downto 0),
      in0_V_TREADY => in0_V_TREADY,
      in0_V_TVALID => in0_V_TVALID,
      out_V_TDATA(7 downto 0) => out_V_TDATA(7 downto 0),
      out_V_TREADY => out_V_TREADY,
      out_V_TVALID => out_V_TVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_Thresholding_Batch_0_Thresholding_Batch is
  port (
    ap_CS_iter2_fsm_state3 : out STD_LOGIC;
    \icmp_ln295_reg_494_pp0_iter1_reg_reg[0]_0\ : out STD_LOGIC;
    B_V_data_1_state : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    \ap_CS_iter2_fsm_reg[1]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_cache_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    \ap_CS_iter2_fsm_reg[1]_1\ : out STD_LOGIC;
    \q0_reg[1]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_Thresholding_Batch_fu_52_ap_start_reg : in STD_LOGIC;
    out_V_TREADY_int_regslice : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    in0_V_TVALID_int_regslice : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \B_V_data_1_state_reg[1]\ : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    B_V_data_1_sel : in STD_LOGIC;
    B_V_data_1_sel_wr : in STD_LOGIC;
    \r_V_reg_498_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_V_1_reg_503_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_V_2_reg_508_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_V_3_reg_513_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_V_4_reg_518_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_V_5_reg_523_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_V_6_reg_528_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_V_7_reg_533_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_Thresholding_Batch_0_Thresholding_Batch : entity is "Thresholding_Batch_0_Thresholding_Batch";
end top_StreamingDataflowPartition_1_0_Thresholding_Batch_0_Thresholding_Batch;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_Thresholding_Batch_0_Thresholding_Batch is
  signal ap_CS_iter1_fsm_state2 : STD_LOGIC;
  signal \^ap_cs_iter2_fsm_state3\ : STD_LOGIC;
  signal ap_NS_iter1_fsm : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ap_NS_iter2_fsm : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg_i_1_n_3 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg_i_2_n_3 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_19 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_20 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_3 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_4 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_6 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_8 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal grp_Thresholding_Batch_fu_52_in0_V_TREADY : STD_LOGIC;
  signal i_fu_106 : STD_LOGIC;
  signal \i_fu_106_reg_n_3_[0]\ : STD_LOGIC;
  signal \i_fu_106_reg_n_3_[1]\ : STD_LOGIC;
  signal \i_fu_106_reg_n_3_[2]\ : STD_LOGIC;
  signal \i_fu_106_reg_n_3_[3]\ : STD_LOGIC;
  signal \i_fu_106_reg_n_3_[4]\ : STD_LOGIC;
  signal \i_fu_106_reg_n_3_[5]\ : STD_LOGIC;
  signal \i_fu_106_reg_n_3_[6]\ : STD_LOGIC;
  signal icmp_ln1039_1_fu_382_p2 : STD_LOGIC;
  signal icmp_ln1039_2_fu_393_p2 : STD_LOGIC;
  signal icmp_ln1039_3_fu_404_p2 : STD_LOGIC;
  signal icmp_ln1039_4_fu_415_p2 : STD_LOGIC;
  signal icmp_ln1039_5_fu_426_p2 : STD_LOGIC;
  signal icmp_ln1039_6_fu_437_p2 : STD_LOGIC;
  signal icmp_ln1039_7_fu_448_p2 : STD_LOGIC;
  signal icmp_ln1039_fu_371_p2 : STD_LOGIC;
  signal icmp_ln295_reg_494 : STD_LOGIC;
  signal \^icmp_ln295_reg_494_pp0_iter1_reg_reg[0]_0\ : STD_LOGIC;
  signal nf_1_fu_1020 : STD_LOGIC;
  signal \nf_1_fu_102[0]_i_10_n_3\ : STD_LOGIC;
  signal \nf_1_fu_102[0]_i_13_n_3\ : STD_LOGIC;
  signal \nf_1_fu_102[0]_i_14_n_3\ : STD_LOGIC;
  signal \nf_1_fu_102[0]_i_15_n_3\ : STD_LOGIC;
  signal \nf_1_fu_102[0]_i_16_n_3\ : STD_LOGIC;
  signal \nf_1_fu_102[0]_i_17_n_3\ : STD_LOGIC;
  signal \nf_1_fu_102[0]_i_4_n_3\ : STD_LOGIC;
  signal \nf_1_fu_102[0]_i_5_n_3\ : STD_LOGIC;
  signal \nf_1_fu_102[0]_i_6_n_3\ : STD_LOGIC;
  signal nf_1_fu_102_reg : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \nf_1_fu_102_reg[0]_i_11_n_3\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_11_n_4\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_11_n_5\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_11_n_6\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_12_n_3\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_12_n_4\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_12_n_5\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_12_n_6\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_18_n_3\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_18_n_4\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_18_n_5\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_18_n_6\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_19_n_5\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_19_n_6\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_20_n_3\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_20_n_4\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_20_n_5\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_20_n_6\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_21_n_3\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_21_n_4\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_21_n_5\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_21_n_6\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_8_n_3\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_8_n_4\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_8_n_5\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_8_n_6\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_9_n_3\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_9_n_4\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_9_n_5\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_9_n_6\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[12]_i_1_n_10\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[12]_i_1_n_9\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[20]_i_1_n_10\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[20]_i_1_n_8\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[20]_i_1_n_9\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[24]_i_1_n_10\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[24]_i_1_n_8\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[24]_i_1_n_9\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[28]_i_1_n_10\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[28]_i_1_n_8\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[28]_i_1_n_9\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \nf_1_fu_102_reg__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal nf_fu_346_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_ZL7threshs_0_U_n_10 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_11 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_12 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_13 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_14 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_15 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_16 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_17 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_18 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_19 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_4 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_5 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_6 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_7 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_8 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_9 : STD_LOGIC;
  signal p_ZL7threshs_0_ce0 : STD_LOGIC;
  signal r_V_1_reg_503 : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal r_V_1_reg_503_pp0_iter1_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal r_V_2_reg_508 : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal r_V_2_reg_508_pp0_iter1_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal r_V_3_reg_513 : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal r_V_3_reg_513_pp0_iter1_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal r_V_4_reg_518 : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal r_V_4_reg_518_pp0_iter1_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal r_V_5_reg_523 : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal r_V_5_reg_523_pp0_iter1_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal r_V_6_reg_528 : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal r_V_6_reg_528_pp0_iter1_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal r_V_7_reg_533 : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal r_V_7_reg_533_pp0_iter1_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal r_V_reg_498 : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal r_V_reg_498_pp0_iter1_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal NLW_icmp_ln1039_1_fu_382_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_icmp_ln1039_1_fu_382_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln1039_2_fu_393_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_icmp_ln1039_2_fu_393_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln1039_3_fu_404_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_icmp_ln1039_3_fu_404_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln1039_4_fu_415_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_icmp_ln1039_4_fu_415_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln1039_5_fu_426_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_icmp_ln1039_5_fu_426_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln1039_6_fu_437_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_icmp_ln1039_6_fu_437_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln1039_7_fu_448_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_icmp_ln1039_7_fu_448_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln1039_fu_371_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_icmp_ln1039_fu_371_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_nf_1_fu_102_reg[0]_i_19_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nf_1_fu_102_reg[0]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_nf_1_fu_102_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of B_V_data_1_sel_wr_i_1 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_2__0\ : label is "soft_lutpair54";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \ap_CS_iter1_fsm_reg[1]\ : label is "ap_ST_iter1_fsm_state0:01,ap_ST_iter1_fsm_state2:10";
  attribute SOFT_HLUTNM of \ap_CS_iter2_fsm[1]_i_1\ : label is "soft_lutpair54";
  attribute FSM_ENCODED_STATES of \ap_CS_iter2_fsm_reg[1]\ : label is "ap_ST_iter2_fsm_state0:01,ap_ST_iter2_fsm_state3:10";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter2_reg_i_2 : label is "soft_lutpair55";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \nf_1_fu_102_reg[0]_i_11\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_1_fu_102_reg[0]_i_12\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_1_fu_102_reg[0]_i_18\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_1_fu_102_reg[0]_i_19\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_1_fu_102_reg[0]_i_20\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_1_fu_102_reg[0]_i_21\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_1_fu_102_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \nf_1_fu_102_reg[0]_i_8\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_1_fu_102_reg[0]_i_9\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_1_fu_102_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \nf_1_fu_102_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \nf_1_fu_102_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \nf_1_fu_102_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \nf_1_fu_102_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \nf_1_fu_102_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \nf_1_fu_102_reg[8]_i_1\ : label is 11;
begin
  ap_CS_iter2_fsm_state3 <= \^ap_cs_iter2_fsm_state3\;
  \icmp_ln295_reg_494_pp0_iter1_reg_reg[0]_0\ <= \^icmp_ln295_reg_494_pp0_iter1_reg_reg[0]_0\;
B_V_data_1_sel_wr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F0080"
    )
        port map (
      I0 => \^ap_cs_iter2_fsm_state3\,
      I1 => out_V_TREADY_int_regslice,
      I2 => Q(1),
      I3 => \^icmp_ln295_reg_494_pp0_iter1_reg_reg[0]_0\,
      I4 => B_V_data_1_sel_wr,
      O => \ap_CS_iter2_fsm_reg[1]_1\
    );
\B_V_data_1_state[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \^ap_cs_iter2_fsm_state3\,
      I1 => out_V_TREADY_int_regslice,
      I2 => Q(1),
      I3 => \^icmp_ln295_reg_494_pp0_iter1_reg_reg[0]_0\,
      O => \ap_CS_iter2_fsm_reg[1]_0\
    );
\ap_CS_iter1_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_iter1_fsm(1),
      Q => ap_CS_iter1_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_iter2_fsm[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF002A"
    )
        port map (
      I0 => \^ap_cs_iter2_fsm_state3\,
      I1 => out_V_TREADY_int_regslice,
      I2 => Q(1),
      I3 => \^icmp_ln295_reg_494_pp0_iter1_reg_reg[0]_0\,
      I4 => ap_CS_iter1_fsm_state2,
      O => ap_NS_iter2_fsm(1)
    );
\ap_CS_iter2_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_iter2_fsm(1),
      Q => \^ap_cs_iter2_fsm_state3\,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_19,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter2_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8A8"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => p_ZL7threshs_0_ce0,
      I2 => ap_loop_exit_ready_pp0_iter2_reg,
      I3 => ap_loop_exit_ready_pp0_iter2_reg_i_2_n_3,
      O => ap_loop_exit_ready_pp0_iter2_reg_i_1_n_3
    );
ap_loop_exit_ready_pp0_iter2_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15FF"
    )
        port map (
      I0 => \^icmp_ln295_reg_494_pp0_iter1_reg_reg[0]_0\,
      I1 => Q(1),
      I2 => out_V_TREADY_int_regslice,
      I3 => \^ap_cs_iter2_fsm_state3\,
      O => ap_loop_exit_ready_pp0_iter2_reg_i_2_n_3
    );
ap_loop_exit_ready_pp0_iter2_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_exit_ready_pp0_iter2_reg_i_1_n_3,
      Q => ap_loop_exit_ready_pp0_iter2_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.top_StreamingDataflowPartition_1_0_Thresholding_Batch_0_flow_control_loop_pipe_sequential_init
     port map (
      B_V_data_1_sel => B_V_data_1_sel,
      B_V_data_1_state(0) => B_V_data_1_state(0),
      \B_V_data_1_state_reg[1]\ => \B_V_data_1_state_reg[1]\,
      D(6) => flow_control_loop_pipe_sequential_init_U_n_3,
      D(5) => flow_control_loop_pipe_sequential_init_U_n_4,
      D(4) => flow_control_loop_pipe_sequential_init_U_n_5,
      D(3) => flow_control_loop_pipe_sequential_init_U_n_6,
      D(2) => flow_control_loop_pipe_sequential_init_U_n_7,
      D(1) => flow_control_loop_pipe_sequential_init_U_n_8,
      D(0) => flow_control_loop_pipe_sequential_init_U_n_9,
      E(0) => grp_Thresholding_Batch_fu_52_in0_V_TREADY,
      Q(6) => \i_fu_106_reg_n_3_[6]\,
      Q(5) => \i_fu_106_reg_n_3_[5]\,
      Q(4) => \i_fu_106_reg_n_3_[4]\,
      Q(3) => \i_fu_106_reg_n_3_[3]\,
      Q(2) => \i_fu_106_reg_n_3_[2]\,
      Q(1) => \i_fu_106_reg_n_3_[1]\,
      Q(0) => \i_fu_106_reg_n_3_[0]\,
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]\,
      \ap_CS_fsm_reg[2]_0\ => \ap_CS_fsm_reg[2]_0\,
      \ap_CS_fsm_reg[2]_1\(1 downto 0) => Q(1 downto 0),
      \ap_CS_fsm_reg[2]_2\ => \^ap_cs_iter2_fsm_state3\,
      \ap_CS_fsm_reg[2]_3\ => \^icmp_ln295_reg_494_pp0_iter1_reg_reg[0]_0\,
      ap_CS_iter1_fsm_state2 => ap_CS_iter1_fsm_state2,
      ap_NS_iter1_fsm(0) => ap_NS_iter1_fsm(1),
      ap_clk => ap_clk,
      ap_done_cache_reg_0(0) => D(0),
      ap_done_cache_reg_1 => ap_done_cache_reg,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_exit_ready_pp0_iter1_reg_reg => flow_control_loop_pipe_sequential_init_U_n_19,
      ap_loop_exit_ready_pp0_iter2_reg => ap_loop_exit_ready_pp0_iter2_reg,
      ap_loop_init_int_reg_0(0) => i_fu_106,
      ap_loop_init_int_reg_1 => flow_control_loop_pipe_sequential_init_U_n_15,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_Thresholding_Batch_fu_52_ap_start_reg => grp_Thresholding_Batch_fu_52_ap_start_reg,
      icmp_ln295_reg_494 => icmp_ln295_reg_494,
      \icmp_ln295_reg_494_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_20,
      in0_V_TVALID => in0_V_TVALID,
      in0_V_TVALID_int_regslice => in0_V_TVALID_int_regslice,
      \nf_1_fu_102_reg[0]\ => \nf_1_fu_102[0]_i_4_n_3\,
      \nf_1_fu_102_reg[0]_0\ => \nf_1_fu_102[0]_i_5_n_3\,
      \nf_1_fu_102_reg[0]_1\ => \nf_1_fu_102[0]_i_6_n_3\,
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice
    );
\i_fu_106_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_9,
      Q => \i_fu_106_reg_n_3_[0]\,
      R => '0'
    );
\i_fu_106_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_8,
      Q => \i_fu_106_reg_n_3_[1]\,
      R => '0'
    );
\i_fu_106_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_7,
      Q => \i_fu_106_reg_n_3_[2]\,
      R => '0'
    );
\i_fu_106_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_6,
      Q => \i_fu_106_reg_n_3_[3]\,
      R => '0'
    );
\i_fu_106_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_5,
      Q => \i_fu_106_reg_n_3_[4]\,
      R => '0'
    );
\i_fu_106_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_4,
      Q => \i_fu_106_reg_n_3_[5]\,
      R => '0'
    );
\i_fu_106_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_3,
      Q => \i_fu_106_reg_n_3_[6]\,
      R => '0'
    );
icmp_ln1039_1_fu_382_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 1) => NLW_icmp_ln1039_1_fu_382_p2_carry_CO_UNCONNECTED(3 downto 1),
      CO(0) => icmp_ln1039_1_fu_382_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => p_ZL7threshs_0_U_n_13,
      O(3 downto 2) => NLW_icmp_ln1039_1_fu_382_p2_carry_O_UNCONNECTED(3 downto 2),
      O(1) => \q0_reg[1]\(1),
      O(0) => NLW_icmp_ln1039_1_fu_382_p2_carry_O_UNCONNECTED(0),
      S(3 downto 1) => B"001",
      S(0) => p_ZL7threshs_0_U_n_5
    );
icmp_ln1039_2_fu_393_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 1) => NLW_icmp_ln1039_2_fu_393_p2_carry_CO_UNCONNECTED(3 downto 1),
      CO(0) => icmp_ln1039_2_fu_393_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => p_ZL7threshs_0_U_n_14,
      O(3 downto 2) => NLW_icmp_ln1039_2_fu_393_p2_carry_O_UNCONNECTED(3 downto 2),
      O(1) => \q0_reg[1]\(2),
      O(0) => NLW_icmp_ln1039_2_fu_393_p2_carry_O_UNCONNECTED(0),
      S(3 downto 1) => B"001",
      S(0) => p_ZL7threshs_0_U_n_6
    );
icmp_ln1039_3_fu_404_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 1) => NLW_icmp_ln1039_3_fu_404_p2_carry_CO_UNCONNECTED(3 downto 1),
      CO(0) => icmp_ln1039_3_fu_404_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => p_ZL7threshs_0_U_n_15,
      O(3 downto 2) => NLW_icmp_ln1039_3_fu_404_p2_carry_O_UNCONNECTED(3 downto 2),
      O(1) => \q0_reg[1]\(3),
      O(0) => NLW_icmp_ln1039_3_fu_404_p2_carry_O_UNCONNECTED(0),
      S(3 downto 1) => B"001",
      S(0) => p_ZL7threshs_0_U_n_7
    );
icmp_ln1039_4_fu_415_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 1) => NLW_icmp_ln1039_4_fu_415_p2_carry_CO_UNCONNECTED(3 downto 1),
      CO(0) => icmp_ln1039_4_fu_415_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => p_ZL7threshs_0_U_n_16,
      O(3 downto 2) => NLW_icmp_ln1039_4_fu_415_p2_carry_O_UNCONNECTED(3 downto 2),
      O(1) => \q0_reg[1]\(4),
      O(0) => NLW_icmp_ln1039_4_fu_415_p2_carry_O_UNCONNECTED(0),
      S(3 downto 1) => B"001",
      S(0) => p_ZL7threshs_0_U_n_8
    );
icmp_ln1039_5_fu_426_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 1) => NLW_icmp_ln1039_5_fu_426_p2_carry_CO_UNCONNECTED(3 downto 1),
      CO(0) => icmp_ln1039_5_fu_426_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => p_ZL7threshs_0_U_n_17,
      O(3 downto 2) => NLW_icmp_ln1039_5_fu_426_p2_carry_O_UNCONNECTED(3 downto 2),
      O(1) => \q0_reg[1]\(5),
      O(0) => NLW_icmp_ln1039_5_fu_426_p2_carry_O_UNCONNECTED(0),
      S(3 downto 1) => B"001",
      S(0) => p_ZL7threshs_0_U_n_9
    );
icmp_ln1039_6_fu_437_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 1) => NLW_icmp_ln1039_6_fu_437_p2_carry_CO_UNCONNECTED(3 downto 1),
      CO(0) => icmp_ln1039_6_fu_437_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => p_ZL7threshs_0_U_n_18,
      O(3 downto 2) => NLW_icmp_ln1039_6_fu_437_p2_carry_O_UNCONNECTED(3 downto 2),
      O(1) => \q0_reg[1]\(6),
      O(0) => NLW_icmp_ln1039_6_fu_437_p2_carry_O_UNCONNECTED(0),
      S(3 downto 1) => B"001",
      S(0) => p_ZL7threshs_0_U_n_10
    );
icmp_ln1039_7_fu_448_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 1) => NLW_icmp_ln1039_7_fu_448_p2_carry_CO_UNCONNECTED(3 downto 1),
      CO(0) => icmp_ln1039_7_fu_448_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => p_ZL7threshs_0_U_n_19,
      O(3 downto 2) => NLW_icmp_ln1039_7_fu_448_p2_carry_O_UNCONNECTED(3 downto 2),
      O(1) => \q0_reg[1]\(7),
      O(0) => NLW_icmp_ln1039_7_fu_448_p2_carry_O_UNCONNECTED(0),
      S(3 downto 1) => B"001",
      S(0) => p_ZL7threshs_0_U_n_11
    );
icmp_ln1039_fu_371_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 1) => NLW_icmp_ln1039_fu_371_p2_carry_CO_UNCONNECTED(3 downto 1),
      CO(0) => icmp_ln1039_fu_371_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => p_ZL7threshs_0_U_n_12,
      O(3 downto 2) => NLW_icmp_ln1039_fu_371_p2_carry_O_UNCONNECTED(3 downto 2),
      O(1) => \q0_reg[1]\(0),
      O(0) => NLW_icmp_ln1039_fu_371_p2_carry_O_UNCONNECTED(0),
      S(3 downto 1) => B"001",
      S(0) => p_ZL7threshs_0_U_n_4
    );
\icmp_ln295_reg_494_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => icmp_ln295_reg_494,
      Q => \^icmp_ln295_reg_494_pp0_iter1_reg_reg[0]_0\,
      R => '0'
    );
\icmp_ln295_reg_494_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_20,
      Q => icmp_ln295_reg_494,
      R => '0'
    );
\nf_1_fu_102[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => nf_fu_346_p2(20),
      I1 => nf_fu_346_p2(21),
      I2 => nf_fu_346_p2(22),
      I3 => nf_fu_346_p2(23),
      O => \nf_1_fu_102[0]_i_10_n_3\
    );
\nf_1_fu_102[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => nf_fu_346_p2(28),
      I1 => nf_fu_346_p2(29),
      I2 => nf_fu_346_p2(31),
      I3 => nf_fu_346_p2(30),
      O => \nf_1_fu_102[0]_i_13_n_3\
    );
\nf_1_fu_102[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => nf_fu_346_p2(12),
      I1 => nf_fu_346_p2(13),
      I2 => nf_fu_346_p2(14),
      I3 => nf_fu_346_p2(15),
      I4 => icmp_ln295_reg_494,
      I5 => \nf_1_fu_102_reg__0\(0),
      O => \nf_1_fu_102[0]_i_14_n_3\
    );
\nf_1_fu_102[0]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => nf_fu_346_p2(3),
      I1 => nf_fu_346_p2(2),
      I2 => nf_fu_346_p2(1),
      O => \nf_1_fu_102[0]_i_15_n_3\
    );
\nf_1_fu_102[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => nf_fu_346_p2(7),
      I1 => nf_fu_346_p2(6),
      I2 => nf_fu_346_p2(4),
      I3 => nf_fu_346_p2(5),
      O => \nf_1_fu_102[0]_i_16_n_3\
    );
\nf_1_fu_102[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => nf_fu_346_p2(11),
      I1 => nf_fu_346_p2(10),
      I2 => nf_fu_346_p2(9),
      I3 => nf_fu_346_p2(8),
      O => \nf_1_fu_102[0]_i_17_n_3\
    );
\nf_1_fu_102[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAA2A2A2"
    )
        port map (
      I0 => ap_CS_iter1_fsm_state2,
      I1 => \^ap_cs_iter2_fsm_state3\,
      I2 => \^icmp_ln295_reg_494_pp0_iter1_reg_reg[0]_0\,
      I3 => Q(1),
      I4 => out_V_TREADY_int_regslice,
      I5 => icmp_ln295_reg_494,
      O => nf_1_fu_1020
    );
\nf_1_fu_102[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => nf_fu_346_p2(19),
      I1 => nf_fu_346_p2(18),
      I2 => nf_fu_346_p2(17),
      I3 => nf_fu_346_p2(16),
      I4 => \nf_1_fu_102[0]_i_10_n_3\,
      O => \nf_1_fu_102[0]_i_4_n_3\
    );
\nf_1_fu_102[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => nf_fu_346_p2(27),
      I1 => nf_fu_346_p2(26),
      I2 => nf_fu_346_p2(25),
      I3 => nf_fu_346_p2(24),
      I4 => \nf_1_fu_102[0]_i_13_n_3\,
      O => \nf_1_fu_102[0]_i_5_n_3\
    );
\nf_1_fu_102[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \nf_1_fu_102[0]_i_14_n_3\,
      I1 => p_ZL7threshs_0_ce0,
      I2 => \nf_1_fu_102[0]_i_15_n_3\,
      I3 => \nf_1_fu_102[0]_i_16_n_3\,
      I4 => \nf_1_fu_102[0]_i_17_n_3\,
      O => \nf_1_fu_102[0]_i_6_n_3\
    );
\nf_1_fu_102[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \nf_1_fu_102_reg__0\(0),
      O => nf_fu_346_p2(0)
    );
\nf_1_fu_102_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1020,
      D => \nf_1_fu_102_reg[0]_i_3_n_10\,
      Q => \nf_1_fu_102_reg__0\(0),
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\nf_1_fu_102_reg[0]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_102_reg[0]_i_12_n_3\,
      CO(3) => \nf_1_fu_102_reg[0]_i_11_n_3\,
      CO(2) => \nf_1_fu_102_reg[0]_i_11_n_4\,
      CO(1) => \nf_1_fu_102_reg[0]_i_11_n_5\,
      CO(0) => \nf_1_fu_102_reg[0]_i_11_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => nf_fu_346_p2(28 downto 25),
      S(3 downto 0) => \nf_1_fu_102_reg__0\(28 downto 25)
    );
\nf_1_fu_102_reg[0]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_102_reg[0]_i_8_n_3\,
      CO(3) => \nf_1_fu_102_reg[0]_i_12_n_3\,
      CO(2) => \nf_1_fu_102_reg[0]_i_12_n_4\,
      CO(1) => \nf_1_fu_102_reg[0]_i_12_n_5\,
      CO(0) => \nf_1_fu_102_reg[0]_i_12_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => nf_fu_346_p2(24 downto 21),
      S(3 downto 0) => \nf_1_fu_102_reg__0\(24 downto 21)
    );
\nf_1_fu_102_reg[0]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_102_reg[0]_i_21_n_3\,
      CO(3) => \nf_1_fu_102_reg[0]_i_18_n_3\,
      CO(2) => \nf_1_fu_102_reg[0]_i_18_n_4\,
      CO(1) => \nf_1_fu_102_reg[0]_i_18_n_5\,
      CO(0) => \nf_1_fu_102_reg[0]_i_18_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => nf_fu_346_p2(12 downto 9),
      S(3 downto 0) => \nf_1_fu_102_reg__0\(12 downto 9)
    );
\nf_1_fu_102_reg[0]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_102_reg[0]_i_11_n_3\,
      CO(3 downto 2) => \NLW_nf_1_fu_102_reg[0]_i_19_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \nf_1_fu_102_reg[0]_i_19_n_5\,
      CO(0) => \nf_1_fu_102_reg[0]_i_19_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_nf_1_fu_102_reg[0]_i_19_O_UNCONNECTED\(3),
      O(2 downto 0) => nf_fu_346_p2(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => \nf_1_fu_102_reg__0\(31 downto 29)
    );
\nf_1_fu_102_reg[0]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \nf_1_fu_102_reg[0]_i_20_n_3\,
      CO(2) => \nf_1_fu_102_reg[0]_i_20_n_4\,
      CO(1) => \nf_1_fu_102_reg[0]_i_20_n_5\,
      CO(0) => \nf_1_fu_102_reg[0]_i_20_n_6\,
      CYINIT => \nf_1_fu_102_reg__0\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => nf_fu_346_p2(4 downto 1),
      S(3 downto 0) => nf_1_fu_102_reg(4 downto 1)
    );
\nf_1_fu_102_reg[0]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_102_reg[0]_i_20_n_3\,
      CO(3) => \nf_1_fu_102_reg[0]_i_21_n_3\,
      CO(2) => \nf_1_fu_102_reg[0]_i_21_n_4\,
      CO(1) => \nf_1_fu_102_reg[0]_i_21_n_5\,
      CO(0) => \nf_1_fu_102_reg[0]_i_21_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => nf_fu_346_p2(8 downto 5),
      S(3 downto 2) => \nf_1_fu_102_reg__0\(8 downto 7),
      S(1 downto 0) => nf_1_fu_102_reg(6 downto 5)
    );
\nf_1_fu_102_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \nf_1_fu_102_reg[0]_i_3_n_3\,
      CO(2) => \nf_1_fu_102_reg[0]_i_3_n_4\,
      CO(1) => \nf_1_fu_102_reg[0]_i_3_n_5\,
      CO(0) => \nf_1_fu_102_reg[0]_i_3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \nf_1_fu_102_reg[0]_i_3_n_7\,
      O(2) => \nf_1_fu_102_reg[0]_i_3_n_8\,
      O(1) => \nf_1_fu_102_reg[0]_i_3_n_9\,
      O(0) => \nf_1_fu_102_reg[0]_i_3_n_10\,
      S(3 downto 1) => nf_1_fu_102_reg(3 downto 1),
      S(0) => nf_fu_346_p2(0)
    );
\nf_1_fu_102_reg[0]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_102_reg[0]_i_9_n_3\,
      CO(3) => \nf_1_fu_102_reg[0]_i_8_n_3\,
      CO(2) => \nf_1_fu_102_reg[0]_i_8_n_4\,
      CO(1) => \nf_1_fu_102_reg[0]_i_8_n_5\,
      CO(0) => \nf_1_fu_102_reg[0]_i_8_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => nf_fu_346_p2(20 downto 17),
      S(3 downto 0) => \nf_1_fu_102_reg__0\(20 downto 17)
    );
\nf_1_fu_102_reg[0]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_102_reg[0]_i_18_n_3\,
      CO(3) => \nf_1_fu_102_reg[0]_i_9_n_3\,
      CO(2) => \nf_1_fu_102_reg[0]_i_9_n_4\,
      CO(1) => \nf_1_fu_102_reg[0]_i_9_n_5\,
      CO(0) => \nf_1_fu_102_reg[0]_i_9_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => nf_fu_346_p2(16 downto 13),
      S(3 downto 0) => \nf_1_fu_102_reg__0\(16 downto 13)
    );
\nf_1_fu_102_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1020,
      D => \nf_1_fu_102_reg[8]_i_1_n_8\,
      Q => \nf_1_fu_102_reg__0\(10),
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\nf_1_fu_102_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1020,
      D => \nf_1_fu_102_reg[8]_i_1_n_7\,
      Q => \nf_1_fu_102_reg__0\(11),
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\nf_1_fu_102_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1020,
      D => \nf_1_fu_102_reg[12]_i_1_n_10\,
      Q => \nf_1_fu_102_reg__0\(12),
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\nf_1_fu_102_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_102_reg[8]_i_1_n_3\,
      CO(3) => \nf_1_fu_102_reg[12]_i_1_n_3\,
      CO(2) => \nf_1_fu_102_reg[12]_i_1_n_4\,
      CO(1) => \nf_1_fu_102_reg[12]_i_1_n_5\,
      CO(0) => \nf_1_fu_102_reg[12]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \nf_1_fu_102_reg[12]_i_1_n_7\,
      O(2) => \nf_1_fu_102_reg[12]_i_1_n_8\,
      O(1) => \nf_1_fu_102_reg[12]_i_1_n_9\,
      O(0) => \nf_1_fu_102_reg[12]_i_1_n_10\,
      S(3 downto 0) => \nf_1_fu_102_reg__0\(15 downto 12)
    );
\nf_1_fu_102_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1020,
      D => \nf_1_fu_102_reg[12]_i_1_n_9\,
      Q => \nf_1_fu_102_reg__0\(13),
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\nf_1_fu_102_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1020,
      D => \nf_1_fu_102_reg[12]_i_1_n_8\,
      Q => \nf_1_fu_102_reg__0\(14),
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\nf_1_fu_102_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1020,
      D => \nf_1_fu_102_reg[12]_i_1_n_7\,
      Q => \nf_1_fu_102_reg__0\(15),
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\nf_1_fu_102_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1020,
      D => \nf_1_fu_102_reg[16]_i_1_n_10\,
      Q => \nf_1_fu_102_reg__0\(16),
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\nf_1_fu_102_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_102_reg[12]_i_1_n_3\,
      CO(3) => \nf_1_fu_102_reg[16]_i_1_n_3\,
      CO(2) => \nf_1_fu_102_reg[16]_i_1_n_4\,
      CO(1) => \nf_1_fu_102_reg[16]_i_1_n_5\,
      CO(0) => \nf_1_fu_102_reg[16]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \nf_1_fu_102_reg[16]_i_1_n_7\,
      O(2) => \nf_1_fu_102_reg[16]_i_1_n_8\,
      O(1) => \nf_1_fu_102_reg[16]_i_1_n_9\,
      O(0) => \nf_1_fu_102_reg[16]_i_1_n_10\,
      S(3 downto 0) => \nf_1_fu_102_reg__0\(19 downto 16)
    );
\nf_1_fu_102_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1020,
      D => \nf_1_fu_102_reg[16]_i_1_n_9\,
      Q => \nf_1_fu_102_reg__0\(17),
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\nf_1_fu_102_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1020,
      D => \nf_1_fu_102_reg[16]_i_1_n_8\,
      Q => \nf_1_fu_102_reg__0\(18),
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\nf_1_fu_102_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1020,
      D => \nf_1_fu_102_reg[16]_i_1_n_7\,
      Q => \nf_1_fu_102_reg__0\(19),
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\nf_1_fu_102_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1020,
      D => \nf_1_fu_102_reg[0]_i_3_n_9\,
      Q => nf_1_fu_102_reg(1),
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\nf_1_fu_102_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1020,
      D => \nf_1_fu_102_reg[20]_i_1_n_10\,
      Q => \nf_1_fu_102_reg__0\(20),
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\nf_1_fu_102_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_102_reg[16]_i_1_n_3\,
      CO(3) => \nf_1_fu_102_reg[20]_i_1_n_3\,
      CO(2) => \nf_1_fu_102_reg[20]_i_1_n_4\,
      CO(1) => \nf_1_fu_102_reg[20]_i_1_n_5\,
      CO(0) => \nf_1_fu_102_reg[20]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \nf_1_fu_102_reg[20]_i_1_n_7\,
      O(2) => \nf_1_fu_102_reg[20]_i_1_n_8\,
      O(1) => \nf_1_fu_102_reg[20]_i_1_n_9\,
      O(0) => \nf_1_fu_102_reg[20]_i_1_n_10\,
      S(3 downto 0) => \nf_1_fu_102_reg__0\(23 downto 20)
    );
\nf_1_fu_102_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1020,
      D => \nf_1_fu_102_reg[20]_i_1_n_9\,
      Q => \nf_1_fu_102_reg__0\(21),
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\nf_1_fu_102_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1020,
      D => \nf_1_fu_102_reg[20]_i_1_n_8\,
      Q => \nf_1_fu_102_reg__0\(22),
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\nf_1_fu_102_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1020,
      D => \nf_1_fu_102_reg[20]_i_1_n_7\,
      Q => \nf_1_fu_102_reg__0\(23),
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\nf_1_fu_102_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1020,
      D => \nf_1_fu_102_reg[24]_i_1_n_10\,
      Q => \nf_1_fu_102_reg__0\(24),
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\nf_1_fu_102_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_102_reg[20]_i_1_n_3\,
      CO(3) => \nf_1_fu_102_reg[24]_i_1_n_3\,
      CO(2) => \nf_1_fu_102_reg[24]_i_1_n_4\,
      CO(1) => \nf_1_fu_102_reg[24]_i_1_n_5\,
      CO(0) => \nf_1_fu_102_reg[24]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \nf_1_fu_102_reg[24]_i_1_n_7\,
      O(2) => \nf_1_fu_102_reg[24]_i_1_n_8\,
      O(1) => \nf_1_fu_102_reg[24]_i_1_n_9\,
      O(0) => \nf_1_fu_102_reg[24]_i_1_n_10\,
      S(3 downto 0) => \nf_1_fu_102_reg__0\(27 downto 24)
    );
\nf_1_fu_102_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1020,
      D => \nf_1_fu_102_reg[24]_i_1_n_9\,
      Q => \nf_1_fu_102_reg__0\(25),
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\nf_1_fu_102_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1020,
      D => \nf_1_fu_102_reg[24]_i_1_n_8\,
      Q => \nf_1_fu_102_reg__0\(26),
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\nf_1_fu_102_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1020,
      D => \nf_1_fu_102_reg[24]_i_1_n_7\,
      Q => \nf_1_fu_102_reg__0\(27),
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\nf_1_fu_102_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1020,
      D => \nf_1_fu_102_reg[28]_i_1_n_10\,
      Q => \nf_1_fu_102_reg__0\(28),
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\nf_1_fu_102_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_102_reg[24]_i_1_n_3\,
      CO(3) => \NLW_nf_1_fu_102_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \nf_1_fu_102_reg[28]_i_1_n_4\,
      CO(1) => \nf_1_fu_102_reg[28]_i_1_n_5\,
      CO(0) => \nf_1_fu_102_reg[28]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \nf_1_fu_102_reg[28]_i_1_n_7\,
      O(2) => \nf_1_fu_102_reg[28]_i_1_n_8\,
      O(1) => \nf_1_fu_102_reg[28]_i_1_n_9\,
      O(0) => \nf_1_fu_102_reg[28]_i_1_n_10\,
      S(3 downto 0) => \nf_1_fu_102_reg__0\(31 downto 28)
    );
\nf_1_fu_102_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1020,
      D => \nf_1_fu_102_reg[28]_i_1_n_9\,
      Q => \nf_1_fu_102_reg__0\(29),
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\nf_1_fu_102_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1020,
      D => \nf_1_fu_102_reg[0]_i_3_n_8\,
      Q => nf_1_fu_102_reg(2),
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\nf_1_fu_102_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1020,
      D => \nf_1_fu_102_reg[28]_i_1_n_8\,
      Q => \nf_1_fu_102_reg__0\(30),
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\nf_1_fu_102_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1020,
      D => \nf_1_fu_102_reg[28]_i_1_n_7\,
      Q => \nf_1_fu_102_reg__0\(31),
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\nf_1_fu_102_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1020,
      D => \nf_1_fu_102_reg[0]_i_3_n_7\,
      Q => nf_1_fu_102_reg(3),
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\nf_1_fu_102_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1020,
      D => \nf_1_fu_102_reg[4]_i_1_n_10\,
      Q => nf_1_fu_102_reg(4),
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\nf_1_fu_102_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_102_reg[0]_i_3_n_3\,
      CO(3) => \nf_1_fu_102_reg[4]_i_1_n_3\,
      CO(2) => \nf_1_fu_102_reg[4]_i_1_n_4\,
      CO(1) => \nf_1_fu_102_reg[4]_i_1_n_5\,
      CO(0) => \nf_1_fu_102_reg[4]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \nf_1_fu_102_reg[4]_i_1_n_7\,
      O(2) => \nf_1_fu_102_reg[4]_i_1_n_8\,
      O(1) => \nf_1_fu_102_reg[4]_i_1_n_9\,
      O(0) => \nf_1_fu_102_reg[4]_i_1_n_10\,
      S(3) => \nf_1_fu_102_reg__0\(7),
      S(2 downto 0) => nf_1_fu_102_reg(6 downto 4)
    );
\nf_1_fu_102_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1020,
      D => \nf_1_fu_102_reg[4]_i_1_n_9\,
      Q => nf_1_fu_102_reg(5),
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\nf_1_fu_102_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1020,
      D => \nf_1_fu_102_reg[4]_i_1_n_8\,
      Q => nf_1_fu_102_reg(6),
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\nf_1_fu_102_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1020,
      D => \nf_1_fu_102_reg[4]_i_1_n_7\,
      Q => \nf_1_fu_102_reg__0\(7),
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\nf_1_fu_102_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1020,
      D => \nf_1_fu_102_reg[8]_i_1_n_10\,
      Q => \nf_1_fu_102_reg__0\(8),
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\nf_1_fu_102_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_102_reg[4]_i_1_n_3\,
      CO(3) => \nf_1_fu_102_reg[8]_i_1_n_3\,
      CO(2) => \nf_1_fu_102_reg[8]_i_1_n_4\,
      CO(1) => \nf_1_fu_102_reg[8]_i_1_n_5\,
      CO(0) => \nf_1_fu_102_reg[8]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \nf_1_fu_102_reg[8]_i_1_n_7\,
      O(2) => \nf_1_fu_102_reg[8]_i_1_n_8\,
      O(1) => \nf_1_fu_102_reg[8]_i_1_n_9\,
      O(0) => \nf_1_fu_102_reg[8]_i_1_n_10\,
      S(3 downto 0) => \nf_1_fu_102_reg__0\(11 downto 8)
    );
\nf_1_fu_102_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1020,
      D => \nf_1_fu_102_reg[8]_i_1_n_9\,
      Q => \nf_1_fu_102_reg__0\(9),
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
p_ZL7threshs_0_U: entity work.top_StreamingDataflowPartition_1_0_Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_0_ROM_2P_LUTRAM_1R
     port map (
      \B_V_data_1_payload_A_reg[1]\(1 downto 0) => r_V_1_reg_503_pp0_iter1_reg(7 downto 6),
      \B_V_data_1_payload_A_reg[2]\(1 downto 0) => r_V_2_reg_508_pp0_iter1_reg(7 downto 6),
      \B_V_data_1_payload_A_reg[3]\(1 downto 0) => r_V_3_reg_513_pp0_iter1_reg(7 downto 6),
      \B_V_data_1_payload_A_reg[4]\(1 downto 0) => r_V_4_reg_518_pp0_iter1_reg(7 downto 6),
      \B_V_data_1_payload_A_reg[5]\(1 downto 0) => r_V_5_reg_523_pp0_iter1_reg(7 downto 6),
      \B_V_data_1_payload_A_reg[6]\(1 downto 0) => r_V_6_reg_528_pp0_iter1_reg(7 downto 6),
      \B_V_data_1_payload_A_reg[7]\(1 downto 0) => r_V_7_reg_533_pp0_iter1_reg(7 downto 6),
      DI(0) => p_ZL7threshs_0_U_n_12,
      E(0) => p_ZL7threshs_0_ce0,
      Q(1 downto 0) => r_V_reg_498_pp0_iter1_reg(7 downto 6),
      S(0) => p_ZL7threshs_0_U_n_4,
      ap_CS_iter1_fsm_state2 => ap_CS_iter1_fsm_state2,
      ap_clk => ap_clk,
      \out\(5 downto 0) => nf_1_fu_102_reg(6 downto 1),
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice,
      \q0_reg[1]_0\(0) => p_ZL7threshs_0_U_n_5,
      \q0_reg[1]_1\(0) => p_ZL7threshs_0_U_n_6,
      \q0_reg[1]_10\(0) => p_ZL7threshs_0_U_n_16,
      \q0_reg[1]_11\(0) => p_ZL7threshs_0_U_n_17,
      \q0_reg[1]_12\(0) => p_ZL7threshs_0_U_n_18,
      \q0_reg[1]_13\(0) => p_ZL7threshs_0_U_n_19,
      \q0_reg[1]_14\(0) => Q(1),
      \q0_reg[1]_15\ => \^icmp_ln295_reg_494_pp0_iter1_reg_reg[0]_0\,
      \q0_reg[1]_16\ => \^ap_cs_iter2_fsm_state3\,
      \q0_reg[1]_2\(0) => p_ZL7threshs_0_U_n_7,
      \q0_reg[1]_3\(0) => p_ZL7threshs_0_U_n_8,
      \q0_reg[1]_4\(0) => p_ZL7threshs_0_U_n_9,
      \q0_reg[1]_5\(0) => p_ZL7threshs_0_U_n_10,
      \q0_reg[1]_6\(0) => p_ZL7threshs_0_U_n_11,
      \q0_reg[1]_7\(0) => p_ZL7threshs_0_U_n_13,
      \q0_reg[1]_8\(0) => p_ZL7threshs_0_U_n_14,
      \q0_reg[1]_9\(0) => p_ZL7threshs_0_U_n_15
    );
\r_V_1_reg_503_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => r_V_1_reg_503(6),
      Q => r_V_1_reg_503_pp0_iter1_reg(6),
      R => '0'
    );
\r_V_1_reg_503_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => r_V_1_reg_503(7),
      Q => r_V_1_reg_503_pp0_iter1_reg(7),
      R => '0'
    );
\r_V_1_reg_503_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Thresholding_Batch_fu_52_in0_V_TREADY,
      D => \r_V_1_reg_503_reg[7]_0\(0),
      Q => r_V_1_reg_503(6),
      R => '0'
    );
\r_V_1_reg_503_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Thresholding_Batch_fu_52_in0_V_TREADY,
      D => \r_V_1_reg_503_reg[7]_0\(1),
      Q => r_V_1_reg_503(7),
      R => '0'
    );
\r_V_2_reg_508_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => r_V_2_reg_508(6),
      Q => r_V_2_reg_508_pp0_iter1_reg(6),
      R => '0'
    );
\r_V_2_reg_508_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => r_V_2_reg_508(7),
      Q => r_V_2_reg_508_pp0_iter1_reg(7),
      R => '0'
    );
\r_V_2_reg_508_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Thresholding_Batch_fu_52_in0_V_TREADY,
      D => \r_V_2_reg_508_reg[7]_0\(0),
      Q => r_V_2_reg_508(6),
      R => '0'
    );
\r_V_2_reg_508_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Thresholding_Batch_fu_52_in0_V_TREADY,
      D => \r_V_2_reg_508_reg[7]_0\(1),
      Q => r_V_2_reg_508(7),
      R => '0'
    );
\r_V_3_reg_513_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => r_V_3_reg_513(6),
      Q => r_V_3_reg_513_pp0_iter1_reg(6),
      R => '0'
    );
\r_V_3_reg_513_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => r_V_3_reg_513(7),
      Q => r_V_3_reg_513_pp0_iter1_reg(7),
      R => '0'
    );
\r_V_3_reg_513_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Thresholding_Batch_fu_52_in0_V_TREADY,
      D => \r_V_3_reg_513_reg[7]_0\(0),
      Q => r_V_3_reg_513(6),
      R => '0'
    );
\r_V_3_reg_513_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Thresholding_Batch_fu_52_in0_V_TREADY,
      D => \r_V_3_reg_513_reg[7]_0\(1),
      Q => r_V_3_reg_513(7),
      R => '0'
    );
\r_V_4_reg_518_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => r_V_4_reg_518(6),
      Q => r_V_4_reg_518_pp0_iter1_reg(6),
      R => '0'
    );
\r_V_4_reg_518_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => r_V_4_reg_518(7),
      Q => r_V_4_reg_518_pp0_iter1_reg(7),
      R => '0'
    );
\r_V_4_reg_518_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Thresholding_Batch_fu_52_in0_V_TREADY,
      D => \r_V_4_reg_518_reg[7]_0\(0),
      Q => r_V_4_reg_518(6),
      R => '0'
    );
\r_V_4_reg_518_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Thresholding_Batch_fu_52_in0_V_TREADY,
      D => \r_V_4_reg_518_reg[7]_0\(1),
      Q => r_V_4_reg_518(7),
      R => '0'
    );
\r_V_5_reg_523_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => r_V_5_reg_523(6),
      Q => r_V_5_reg_523_pp0_iter1_reg(6),
      R => '0'
    );
\r_V_5_reg_523_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => r_V_5_reg_523(7),
      Q => r_V_5_reg_523_pp0_iter1_reg(7),
      R => '0'
    );
\r_V_5_reg_523_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Thresholding_Batch_fu_52_in0_V_TREADY,
      D => \r_V_5_reg_523_reg[7]_0\(0),
      Q => r_V_5_reg_523(6),
      R => '0'
    );
\r_V_5_reg_523_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Thresholding_Batch_fu_52_in0_V_TREADY,
      D => \r_V_5_reg_523_reg[7]_0\(1),
      Q => r_V_5_reg_523(7),
      R => '0'
    );
\r_V_6_reg_528_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => r_V_6_reg_528(6),
      Q => r_V_6_reg_528_pp0_iter1_reg(6),
      R => '0'
    );
\r_V_6_reg_528_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => r_V_6_reg_528(7),
      Q => r_V_6_reg_528_pp0_iter1_reg(7),
      R => '0'
    );
\r_V_6_reg_528_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Thresholding_Batch_fu_52_in0_V_TREADY,
      D => \r_V_6_reg_528_reg[7]_0\(0),
      Q => r_V_6_reg_528(6),
      R => '0'
    );
\r_V_6_reg_528_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Thresholding_Batch_fu_52_in0_V_TREADY,
      D => \r_V_6_reg_528_reg[7]_0\(1),
      Q => r_V_6_reg_528(7),
      R => '0'
    );
\r_V_7_reg_533_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => r_V_7_reg_533(6),
      Q => r_V_7_reg_533_pp0_iter1_reg(6),
      R => '0'
    );
\r_V_7_reg_533_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => r_V_7_reg_533(7),
      Q => r_V_7_reg_533_pp0_iter1_reg(7),
      R => '0'
    );
\r_V_7_reg_533_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Thresholding_Batch_fu_52_in0_V_TREADY,
      D => \r_V_7_reg_533_reg[7]_0\(0),
      Q => r_V_7_reg_533(6),
      R => '0'
    );
\r_V_7_reg_533_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Thresholding_Batch_fu_52_in0_V_TREADY,
      D => \r_V_7_reg_533_reg[7]_0\(1),
      Q => r_V_7_reg_533(7),
      R => '0'
    );
\r_V_reg_498_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => r_V_reg_498(6),
      Q => r_V_reg_498_pp0_iter1_reg(6),
      R => '0'
    );
\r_V_reg_498_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => r_V_reg_498(7),
      Q => r_V_reg_498_pp0_iter1_reg(7),
      R => '0'
    );
\r_V_reg_498_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Thresholding_Batch_fu_52_in0_V_TREADY,
      D => \r_V_reg_498_reg[7]_0\(0),
      Q => r_V_reg_498(6),
      R => '0'
    );
\r_V_reg_498_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Thresholding_Batch_fu_52_in0_V_TREADY,
      D => \r_V_reg_498_reg[7]_0\(1),
      Q => r_V_reg_498(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_axis_dwidth_converter_v1_1_26_axis_dwidth_converter is
  port (
    \state_reg[0]\ : out STD_LOGIC;
    \state_reg[1]\ : out STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axis_tready : in STD_LOGIC;
    aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_axis_dwidth_converter_v1_1_26_axis_dwidth_converter : entity is "axis_dwidth_converter_v1_1_26_axis_dwidth_converter";
end top_StreamingDataflowPartition_1_0_axis_dwidth_converter_v1_1_26_axis_dwidth_converter;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_axis_dwidth_converter_v1_1_26_axis_dwidth_converter is
  signal areset_r : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
areset_r_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aresetn,
      O => p_0_in
    );
areset_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in,
      Q => areset_r,
      R => '0'
    );
\gen_upsizer_conversion.axisc_upsizer_0\: entity work.top_StreamingDataflowPartition_1_0_axis_dwidth_converter_v1_1_26_axisc_upsizer
     port map (
      E(0) => \state_reg[0]\,
      aclk => aclk,
      areset_r => areset_r,
      m_axis_tdata(15 downto 0) => m_axis_tdata(15 downto 0),
      m_axis_tready => m_axis_tready,
      s_axis_tdata(7 downto 0) => s_axis_tdata(7 downto 0),
      s_axis_tvalid => s_axis_tvalid,
      \state_reg[1]_0\ => \state_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_StreamingDataflowPartition_1_0_axis_dwidth_converter_v1_1_26_axis_dwidth_converter__parameterized0\ is
  port (
    \state_reg[1]\ : out STD_LOGIC;
    \state_reg[0]\ : out STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axis_tready : in STD_LOGIC;
    aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_StreamingDataflowPartition_1_0_axis_dwidth_converter_v1_1_26_axis_dwidth_converter__parameterized0\ : entity is "axis_dwidth_converter_v1_1_26_axis_dwidth_converter";
end \top_StreamingDataflowPartition_1_0_axis_dwidth_converter_v1_1_26_axis_dwidth_converter__parameterized0\;

architecture STRUCTURE of \top_StreamingDataflowPartition_1_0_axis_dwidth_converter_v1_1_26_axis_dwidth_converter__parameterized0\ is
  signal areset_r : STD_LOGIC;
  signal areset_r_i_1_n_3 : STD_LOGIC;
begin
areset_r_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aresetn,
      O => areset_r_i_1_n_3
    );
areset_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => areset_r_i_1_n_3,
      Q => areset_r,
      R => '0'
    );
\gen_downsizer_conversion.axisc_downsizer_0\: entity work.top_StreamingDataflowPartition_1_0_axis_dwidth_converter_v1_1_26_axisc_downsizer
     port map (
      aclk => aclk,
      areset_r => areset_r,
      m_axis_tdata(15 downto 0) => m_axis_tdata(15 downto 0),
      m_axis_tready => m_axis_tready,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tvalid => s_axis_tvalid,
      \state_reg[0]_0\ => \state_reg[0]\,
      \state_reg[1]_0\ => \state_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_memstream_singleblock is
  port (
    \tvalid_pipe0_reg[1]_0\ : out STD_LOGIC;
    m_axis_0_tdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axis_0_tready : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_memstream_singleblock : entity is "memstream_singleblock";
end top_StreamingDataflowPartition_1_0_memstream_singleblock;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_memstream_singleblock is
  signal p_0_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 1 to 1 );
  signal strm0_incr_en : STD_LOGIC;
  signal \tvalid_pipe0[0]_i_1_n_3\ : STD_LOGIC;
  signal \tvalid_pipe0[1]_i_1_n_3\ : STD_LOGIC;
  signal \^tvalid_pipe0_reg[1]_0\ : STD_LOGIC;
  signal \use_ram.strm0_addr0\ : STD_LOGIC;
  signal \use_ram.strm0_addr[6]_i_3_n_3\ : STD_LOGIC;
  signal \use_ram.strm0_addr[6]_i_4_n_3\ : STD_LOGIC;
  signal \use_ram.strm0_addr_reg\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tvalid_pipe0[0]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \tvalid_pipe0[1]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \use_ram.strm0_addr[0]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \use_ram.strm0_addr[1]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \use_ram.strm0_addr[2]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \use_ram.strm0_addr[3]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \use_ram.strm0_addr[4]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \use_ram.strm0_addr[6]_i_4\ : label is "soft_lutpair293";
begin
  \tvalid_pipe0_reg[1]_0\ <= \^tvalid_pipe0_reg[1]_0\;
\tvalid_pipe0[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => m_axis_0_tready,
      I1 => \^tvalid_pipe0_reg[1]_0\,
      I2 => p_2_in(1),
      I3 => aresetn,
      O => \tvalid_pipe0[0]_i_1_n_3\
    );
\tvalid_pipe0[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F400"
    )
        port map (
      I0 => m_axis_0_tready,
      I1 => \^tvalid_pipe0_reg[1]_0\,
      I2 => p_2_in(1),
      I3 => aresetn,
      O => \tvalid_pipe0[1]_i_1_n_3\
    );
\tvalid_pipe0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \tvalid_pipe0[0]_i_1_n_3\,
      Q => p_2_in(1),
      R => '0'
    );
\tvalid_pipe0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \tvalid_pipe0[1]_i_1_n_3\,
      Q => \^tvalid_pipe0_reg[1]_0\,
      R => '0'
    );
\use_ram.sdp.ram\: entity work.top_StreamingDataflowPartition_1_0_ramb18_sdp
     port map (
      Q(6 downto 0) => \use_ram.strm0_addr_reg\(6 downto 0),
      aclk => aclk,
      m_axis_0_tdata(511 downto 0) => m_axis_0_tdata(511 downto 0),
      m_axis_0_tready => m_axis_0_tready,
      mem_reg_7_0 => \^tvalid_pipe0_reg[1]_0\,
      strm0_incr_en => strm0_incr_en
    );
\use_ram.strm0_addr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \use_ram.strm0_addr_reg\(0),
      O => p_0_in(0)
    );
\use_ram.strm0_addr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \use_ram.strm0_addr_reg\(0),
      I1 => \use_ram.strm0_addr_reg\(1),
      O => p_0_in(1)
    );
\use_ram.strm0_addr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \use_ram.strm0_addr_reg\(1),
      I1 => \use_ram.strm0_addr_reg\(0),
      I2 => \use_ram.strm0_addr_reg\(2),
      O => p_0_in(2)
    );
\use_ram.strm0_addr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \use_ram.strm0_addr_reg\(2),
      I1 => \use_ram.strm0_addr_reg\(0),
      I2 => \use_ram.strm0_addr_reg\(1),
      I3 => \use_ram.strm0_addr_reg\(3),
      O => p_0_in(3)
    );
\use_ram.strm0_addr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \use_ram.strm0_addr_reg\(3),
      I1 => \use_ram.strm0_addr_reg\(1),
      I2 => \use_ram.strm0_addr_reg\(0),
      I3 => \use_ram.strm0_addr_reg\(2),
      I4 => \use_ram.strm0_addr_reg\(4),
      O => p_0_in(4)
    );
\use_ram.strm0_addr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \use_ram.strm0_addr_reg\(4),
      I1 => \use_ram.strm0_addr_reg\(2),
      I2 => \use_ram.strm0_addr_reg\(0),
      I3 => \use_ram.strm0_addr_reg\(1),
      I4 => \use_ram.strm0_addr_reg\(3),
      I5 => \use_ram.strm0_addr_reg\(5),
      O => p_0_in(5)
    );
\use_ram.strm0_addr[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B000FFFF"
    )
        port map (
      I0 => m_axis_0_tready,
      I1 => \^tvalid_pipe0_reg[1]_0\,
      I2 => \use_ram.strm0_addr[6]_i_3_n_3\,
      I3 => \use_ram.strm0_addr_reg\(0),
      I4 => aresetn,
      O => \use_ram.strm0_addr0\
    );
\use_ram.strm0_addr[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \use_ram.strm0_addr_reg\(5),
      I1 => \use_ram.strm0_addr[6]_i_4_n_3\,
      I2 => \use_ram.strm0_addr_reg\(6),
      O => p_0_in(6)
    );
\use_ram.strm0_addr[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \use_ram.strm0_addr_reg\(3),
      I1 => \use_ram.strm0_addr_reg\(4),
      I2 => \use_ram.strm0_addr_reg\(1),
      I3 => \use_ram.strm0_addr_reg\(2),
      I4 => \use_ram.strm0_addr_reg\(6),
      I5 => \use_ram.strm0_addr_reg\(5),
      O => \use_ram.strm0_addr[6]_i_3_n_3\
    );
\use_ram.strm0_addr[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \use_ram.strm0_addr_reg\(3),
      I1 => \use_ram.strm0_addr_reg\(1),
      I2 => \use_ram.strm0_addr_reg\(0),
      I3 => \use_ram.strm0_addr_reg\(2),
      I4 => \use_ram.strm0_addr_reg\(4),
      O => \use_ram.strm0_addr[6]_i_4_n_3\
    );
\use_ram.strm0_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => strm0_incr_en,
      D => p_0_in(0),
      Q => \use_ram.strm0_addr_reg\(0),
      R => \use_ram.strm0_addr0\
    );
\use_ram.strm0_addr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => strm0_incr_en,
      D => p_0_in(1),
      Q => \use_ram.strm0_addr_reg\(1),
      R => \use_ram.strm0_addr0\
    );
\use_ram.strm0_addr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => strm0_incr_en,
      D => p_0_in(2),
      Q => \use_ram.strm0_addr_reg\(2),
      R => \use_ram.strm0_addr0\
    );
\use_ram.strm0_addr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => strm0_incr_en,
      D => p_0_in(3),
      Q => \use_ram.strm0_addr_reg\(3),
      R => \use_ram.strm0_addr0\
    );
\use_ram.strm0_addr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => strm0_incr_en,
      D => p_0_in(4),
      Q => \use_ram.strm0_addr_reg\(4),
      R => \use_ram.strm0_addr0\
    );
\use_ram.strm0_addr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => strm0_incr_en,
      D => p_0_in(5),
      Q => \use_ram.strm0_addr_reg\(5),
      R => \use_ram.strm0_addr0\
    );
\use_ram.strm0_addr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => strm0_incr_en,
      D => p_0_in(6),
      Q => \use_ram.strm0_addr_reg\(6),
      R => \use_ram.strm0_addr0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_StreamingDataflowPartition_1_0_memstream_singleblock__parameterized0\ is
  port (
    \tvalid_pipe0_reg[1]_0\ : out STD_LOGIC;
    m_axis_0_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_0_tready : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_StreamingDataflowPartition_1_0_memstream_singleblock__parameterized0\ : entity is "memstream_singleblock";
end \top_StreamingDataflowPartition_1_0_memstream_singleblock__parameterized0\;

architecture STRUCTURE of \top_StreamingDataflowPartition_1_0_memstream_singleblock__parameterized0\ is
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 1 to 1 );
  signal strm0_incr_en : STD_LOGIC;
  signal \tvalid_pipe0[0]_i_1_n_3\ : STD_LOGIC;
  signal \tvalid_pipe0[1]_i_1_n_3\ : STD_LOGIC;
  signal \^tvalid_pipe0_reg[1]_0\ : STD_LOGIC;
  signal \use_ram.strm0_addr[2]_i_1_n_3\ : STD_LOGIC;
  signal \use_ram.strm0_addr[5]_i_1_n_3\ : STD_LOGIC;
  signal \use_ram.strm0_addr_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \use_ram.strm0_rst0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tvalid_pipe0[0]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \tvalid_pipe0[1]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \use_ram.strm0_addr[1]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \use_ram.strm0_addr[2]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \use_ram.strm0_addr[3]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \use_ram.strm0_addr[4]_i_1\ : label is "soft_lutpair361";
begin
  \tvalid_pipe0_reg[1]_0\ <= \^tvalid_pipe0_reg[1]_0\;
\tvalid_pipe0[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_2_in(1),
      I1 => m_axis_0_tready,
      I2 => \^tvalid_pipe0_reg[1]_0\,
      I3 => aresetn,
      O => \tvalid_pipe0[0]_i_1_n_3\
    );
\tvalid_pipe0[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => \^tvalid_pipe0_reg[1]_0\,
      I1 => m_axis_0_tready,
      I2 => p_2_in(1),
      I3 => aresetn,
      O => \tvalid_pipe0[1]_i_1_n_3\
    );
\tvalid_pipe0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \tvalid_pipe0[0]_i_1_n_3\,
      Q => p_2_in(1),
      R => '0'
    );
\tvalid_pipe0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \tvalid_pipe0[1]_i_1_n_3\,
      Q => \^tvalid_pipe0_reg[1]_0\,
      R => '0'
    );
\use_ram.sdp.ram\: entity work.\top_StreamingDataflowPartition_1_0_ramb18_sdp__parameterized0\
     port map (
      E(0) => strm0_incr_en,
      Q(5 downto 0) => \use_ram.strm0_addr_reg\(5 downto 0),
      aclk => aclk,
      m_axis_0_tdata(63 downto 0) => m_axis_0_tdata(63 downto 0),
      m_axis_0_tready => m_axis_0_tready,
      mem_reg_0 => \^tvalid_pipe0_reg[1]_0\
    );
\use_ram.strm0_addr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \use_ram.strm0_addr_reg\(0),
      O => p_0_in(0)
    );
\use_ram.strm0_addr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \use_ram.strm0_addr_reg\(0),
      I1 => \use_ram.strm0_addr_reg\(1),
      O => p_0_in(1)
    );
\use_ram.strm0_addr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \use_ram.strm0_addr_reg\(0),
      I1 => \use_ram.strm0_addr_reg\(1),
      I2 => \use_ram.strm0_addr_reg\(2),
      O => \use_ram.strm0_addr[2]_i_1_n_3\
    );
\use_ram.strm0_addr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \use_ram.strm0_addr_reg\(1),
      I1 => \use_ram.strm0_addr_reg\(0),
      I2 => \use_ram.strm0_addr_reg\(2),
      I3 => \use_ram.strm0_addr_reg\(3),
      O => p_0_in(3)
    );
\use_ram.strm0_addr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \use_ram.strm0_addr_reg\(2),
      I1 => \use_ram.strm0_addr_reg\(0),
      I2 => \use_ram.strm0_addr_reg\(1),
      I3 => \use_ram.strm0_addr_reg\(3),
      I4 => \use_ram.strm0_addr_reg\(4),
      O => p_0_in(4)
    );
\use_ram.strm0_addr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AFF"
    )
        port map (
      I0 => \use_ram.strm0_rst0\,
      I1 => m_axis_0_tready,
      I2 => \^tvalid_pipe0_reg[1]_0\,
      I3 => aresetn,
      O => \use_ram.strm0_addr[5]_i_1_n_3\
    );
\use_ram.strm0_addr[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \use_ram.strm0_addr_reg\(3),
      I1 => \use_ram.strm0_addr_reg\(1),
      I2 => \use_ram.strm0_addr_reg\(0),
      I3 => \use_ram.strm0_addr_reg\(2),
      I4 => \use_ram.strm0_addr_reg\(4),
      I5 => \use_ram.strm0_addr_reg\(5),
      O => p_0_in(5)
    );
\use_ram.strm0_addr[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \use_ram.strm0_addr_reg\(5),
      I1 => \use_ram.strm0_addr_reg\(4),
      I2 => \use_ram.strm0_addr_reg\(1),
      I3 => \use_ram.strm0_addr_reg\(0),
      I4 => \use_ram.strm0_addr_reg\(3),
      I5 => \use_ram.strm0_addr_reg\(2),
      O => \use_ram.strm0_rst0\
    );
\use_ram.strm0_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => strm0_incr_en,
      D => p_0_in(0),
      Q => \use_ram.strm0_addr_reg\(0),
      R => \use_ram.strm0_addr[5]_i_1_n_3\
    );
\use_ram.strm0_addr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => strm0_incr_en,
      D => p_0_in(1),
      Q => \use_ram.strm0_addr_reg\(1),
      R => \use_ram.strm0_addr[5]_i_1_n_3\
    );
\use_ram.strm0_addr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => strm0_incr_en,
      D => \use_ram.strm0_addr[2]_i_1_n_3\,
      Q => \use_ram.strm0_addr_reg\(2),
      R => \use_ram.strm0_addr[5]_i_1_n_3\
    );
\use_ram.strm0_addr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => strm0_incr_en,
      D => p_0_in(3),
      Q => \use_ram.strm0_addr_reg\(3),
      R => \use_ram.strm0_addr[5]_i_1_n_3\
    );
\use_ram.strm0_addr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => strm0_incr_en,
      D => p_0_in(4),
      Q => \use_ram.strm0_addr_reg\(4),
      R => \use_ram.strm0_addr[5]_i_1_n_3\
    );
\use_ram.strm0_addr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => strm0_incr_en,
      D => p_0_in(5),
      Q => \use_ram.strm0_addr_reg\(5),
      R => \use_ram.strm0_addr[5]_i_1_n_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_StreamingDataflowPartition_1_0_memstream_singleblock__parameterized1\ is
  port (
    \tvalid_pipe0_reg[1]_0\ : out STD_LOGIC;
    m_axis_0_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_0_tready : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_StreamingDataflowPartition_1_0_memstream_singleblock__parameterized1\ : entity is "memstream_singleblock";
end \top_StreamingDataflowPartition_1_0_memstream_singleblock__parameterized1\;

architecture STRUCTURE of \top_StreamingDataflowPartition_1_0_memstream_singleblock__parameterized1\ is
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 1 to 1 );
  signal strm0_incr_en : STD_LOGIC;
  signal \tvalid_pipe0[0]_i_1_n_3\ : STD_LOGIC;
  signal \tvalid_pipe0[1]_i_1_n_3\ : STD_LOGIC;
  signal \^tvalid_pipe0_reg[1]_0\ : STD_LOGIC;
  signal \use_ram.strm0_addr[2]_i_1_n_3\ : STD_LOGIC;
  signal \use_ram.strm0_addr[5]_i_1_n_3\ : STD_LOGIC;
  signal \use_ram.strm0_addr_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \use_ram.strm0_rst0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tvalid_pipe0[0]_i_1\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \tvalid_pipe0[1]_i_1\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \use_ram.strm0_addr[1]_i_1\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \use_ram.strm0_addr[2]_i_1\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \use_ram.strm0_addr[3]_i_1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \use_ram.strm0_addr[4]_i_1\ : label is "soft_lutpair425";
begin
  \tvalid_pipe0_reg[1]_0\ <= \^tvalid_pipe0_reg[1]_0\;
\tvalid_pipe0[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_2_in(1),
      I1 => m_axis_0_tready,
      I2 => \^tvalid_pipe0_reg[1]_0\,
      I3 => aresetn,
      O => \tvalid_pipe0[0]_i_1_n_3\
    );
\tvalid_pipe0[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => \^tvalid_pipe0_reg[1]_0\,
      I1 => m_axis_0_tready,
      I2 => p_2_in(1),
      I3 => aresetn,
      O => \tvalid_pipe0[1]_i_1_n_3\
    );
\tvalid_pipe0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \tvalid_pipe0[0]_i_1_n_3\,
      Q => p_2_in(1),
      R => '0'
    );
\tvalid_pipe0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \tvalid_pipe0[1]_i_1_n_3\,
      Q => \^tvalid_pipe0_reg[1]_0\,
      R => '0'
    );
\use_ram.sdp.ram\: entity work.\top_StreamingDataflowPartition_1_0_ramb18_sdp__parameterized1\
     port map (
      E(0) => strm0_incr_en,
      Q(5 downto 0) => \use_ram.strm0_addr_reg\(5 downto 0),
      aclk => aclk,
      m_axis_0_tdata(63 downto 0) => m_axis_0_tdata(63 downto 0),
      m_axis_0_tready => m_axis_0_tready,
      mem_reg_0 => \^tvalid_pipe0_reg[1]_0\
    );
\use_ram.strm0_addr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \use_ram.strm0_addr_reg\(0),
      O => p_0_in(0)
    );
\use_ram.strm0_addr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \use_ram.strm0_addr_reg\(0),
      I1 => \use_ram.strm0_addr_reg\(1),
      O => p_0_in(1)
    );
\use_ram.strm0_addr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \use_ram.strm0_addr_reg\(0),
      I1 => \use_ram.strm0_addr_reg\(1),
      I2 => \use_ram.strm0_addr_reg\(2),
      O => \use_ram.strm0_addr[2]_i_1_n_3\
    );
\use_ram.strm0_addr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \use_ram.strm0_addr_reg\(1),
      I1 => \use_ram.strm0_addr_reg\(0),
      I2 => \use_ram.strm0_addr_reg\(2),
      I3 => \use_ram.strm0_addr_reg\(3),
      O => p_0_in(3)
    );
\use_ram.strm0_addr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \use_ram.strm0_addr_reg\(2),
      I1 => \use_ram.strm0_addr_reg\(0),
      I2 => \use_ram.strm0_addr_reg\(1),
      I3 => \use_ram.strm0_addr_reg\(3),
      I4 => \use_ram.strm0_addr_reg\(4),
      O => p_0_in(4)
    );
\use_ram.strm0_addr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AFF"
    )
        port map (
      I0 => \use_ram.strm0_rst0\,
      I1 => m_axis_0_tready,
      I2 => \^tvalid_pipe0_reg[1]_0\,
      I3 => aresetn,
      O => \use_ram.strm0_addr[5]_i_1_n_3\
    );
\use_ram.strm0_addr[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \use_ram.strm0_addr_reg\(3),
      I1 => \use_ram.strm0_addr_reg\(1),
      I2 => \use_ram.strm0_addr_reg\(0),
      I3 => \use_ram.strm0_addr_reg\(2),
      I4 => \use_ram.strm0_addr_reg\(4),
      I5 => \use_ram.strm0_addr_reg\(5),
      O => p_0_in(5)
    );
\use_ram.strm0_addr[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \use_ram.strm0_addr_reg\(5),
      I1 => \use_ram.strm0_addr_reg\(4),
      I2 => \use_ram.strm0_addr_reg\(1),
      I3 => \use_ram.strm0_addr_reg\(0),
      I4 => \use_ram.strm0_addr_reg\(3),
      I5 => \use_ram.strm0_addr_reg\(2),
      O => \use_ram.strm0_rst0\
    );
\use_ram.strm0_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => strm0_incr_en,
      D => p_0_in(0),
      Q => \use_ram.strm0_addr_reg\(0),
      R => \use_ram.strm0_addr[5]_i_1_n_3\
    );
\use_ram.strm0_addr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => strm0_incr_en,
      D => p_0_in(1),
      Q => \use_ram.strm0_addr_reg\(1),
      R => \use_ram.strm0_addr[5]_i_1_n_3\
    );
\use_ram.strm0_addr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => strm0_incr_en,
      D => \use_ram.strm0_addr[2]_i_1_n_3\,
      Q => \use_ram.strm0_addr_reg\(2),
      R => \use_ram.strm0_addr[5]_i_1_n_3\
    );
\use_ram.strm0_addr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => strm0_incr_en,
      D => p_0_in(3),
      Q => \use_ram.strm0_addr_reg\(3),
      R => \use_ram.strm0_addr[5]_i_1_n_3\
    );
\use_ram.strm0_addr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => strm0_incr_en,
      D => p_0_in(4),
      Q => \use_ram.strm0_addr_reg\(4),
      R => \use_ram.strm0_addr[5]_i_1_n_3\
    );
\use_ram.strm0_addr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => strm0_incr_en,
      D => p_0_in(5),
      Q => \use_ram.strm0_addr_reg\(5),
      R => \use_ram.strm0_addr[5]_i_1_n_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_StreamingDataflowPartition_1_0_memstream_singleblock__parameterized2\ is
  port (
    m_axis_0_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tvalid_pipe0_reg[1]_0\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    m_axis_0_tready : in STD_LOGIC;
    aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_StreamingDataflowPartition_1_0_memstream_singleblock__parameterized2\ : entity is "memstream_singleblock";
end \top_StreamingDataflowPartition_1_0_memstream_singleblock__parameterized2\;

architecture STRUCTURE of \top_StreamingDataflowPartition_1_0_memstream_singleblock__parameterized2\ is
  signal p_0_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 1 to 1 );
  signal strm0_incr_en : STD_LOGIC;
  signal \tvalid_pipe0[0]_i_1_n_3\ : STD_LOGIC;
  signal \tvalid_pipe0[1]_i_1_n_3\ : STD_LOGIC;
  signal \^tvalid_pipe0_reg[1]_0\ : STD_LOGIC;
  signal \use_ram.strm0_addr0\ : STD_LOGIC;
  signal \use_ram.strm0_addr[6]_i_3_n_3\ : STD_LOGIC;
  signal \use_ram.strm0_addr_reg\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tvalid_pipe0[0]_i_1\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \tvalid_pipe0[1]_i_1\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \use_ram.strm0_addr[0]_i_1\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \use_ram.strm0_addr[1]_i_1\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \use_ram.strm0_addr[2]_i_1\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \use_ram.strm0_addr[3]_i_1\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \use_ram.strm0_addr[4]_i_1\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \use_ram.strm0_addr[6]_i_3\ : label is "soft_lutpair452";
begin
  \tvalid_pipe0_reg[1]_0\ <= \^tvalid_pipe0_reg[1]_0\;
\tvalid_pipe0[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_2_in(1),
      I1 => m_axis_0_tready,
      I2 => \^tvalid_pipe0_reg[1]_0\,
      I3 => aresetn,
      O => \tvalid_pipe0[0]_i_1_n_3\
    );
\tvalid_pipe0[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => \^tvalid_pipe0_reg[1]_0\,
      I1 => m_axis_0_tready,
      I2 => p_2_in(1),
      I3 => aresetn,
      O => \tvalid_pipe0[1]_i_1_n_3\
    );
\tvalid_pipe0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \tvalid_pipe0[0]_i_1_n_3\,
      Q => p_2_in(1),
      R => '0'
    );
\tvalid_pipe0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \tvalid_pipe0[1]_i_1_n_3\,
      Q => \^tvalid_pipe0_reg[1]_0\,
      R => '0'
    );
\use_ram.sdp.ram\: entity work.\top_StreamingDataflowPartition_1_0_ramb18_sdp__parameterized2\
     port map (
      E(0) => strm0_incr_en,
      Q(6 downto 0) => \use_ram.strm0_addr_reg\(6 downto 0),
      aclk => aclk,
      m_axis_0_tdata(7 downto 0) => m_axis_0_tdata(7 downto 0),
      m_axis_0_tready => m_axis_0_tready,
      mem_reg_0 => \^tvalid_pipe0_reg[1]_0\
    );
\use_ram.strm0_addr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \use_ram.strm0_addr_reg\(0),
      O => p_0_in(0)
    );
\use_ram.strm0_addr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \use_ram.strm0_addr_reg\(0),
      I1 => \use_ram.strm0_addr_reg\(1),
      O => p_0_in(1)
    );
\use_ram.strm0_addr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \use_ram.strm0_addr_reg\(1),
      I1 => \use_ram.strm0_addr_reg\(0),
      I2 => \use_ram.strm0_addr_reg\(2),
      O => p_0_in(2)
    );
\use_ram.strm0_addr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \use_ram.strm0_addr_reg\(2),
      I1 => \use_ram.strm0_addr_reg\(0),
      I2 => \use_ram.strm0_addr_reg\(1),
      I3 => \use_ram.strm0_addr_reg\(3),
      O => p_0_in(3)
    );
\use_ram.strm0_addr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \use_ram.strm0_addr_reg\(3),
      I1 => \use_ram.strm0_addr_reg\(1),
      I2 => \use_ram.strm0_addr_reg\(0),
      I3 => \use_ram.strm0_addr_reg\(2),
      I4 => \use_ram.strm0_addr_reg\(4),
      O => p_0_in(4)
    );
\use_ram.strm0_addr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \use_ram.strm0_addr_reg\(4),
      I1 => \use_ram.strm0_addr_reg\(2),
      I2 => \use_ram.strm0_addr_reg\(0),
      I3 => \use_ram.strm0_addr_reg\(1),
      I4 => \use_ram.strm0_addr_reg\(3),
      I5 => \use_ram.strm0_addr_reg\(5),
      O => p_0_in(5)
    );
\use_ram.strm0_addr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00100000FFFFFFFF"
    )
        port map (
      I0 => \use_ram.strm0_addr[6]_i_3_n_3\,
      I1 => \use_ram.strm0_addr_reg\(4),
      I2 => \use_ram.strm0_addr_reg\(6),
      I3 => \use_ram.strm0_addr_reg\(5),
      I4 => strm0_incr_en,
      I5 => aresetn,
      O => \use_ram.strm0_addr0\
    );
\use_ram.strm0_addr[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \use_ram.strm0_addr_reg\(5),
      I1 => \use_ram.strm0_addr[6]_i_3_n_3\,
      I2 => \use_ram.strm0_addr_reg\(4),
      I3 => \use_ram.strm0_addr_reg\(6),
      O => p_0_in(6)
    );
\use_ram.strm0_addr[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \use_ram.strm0_addr_reg\(2),
      I1 => \use_ram.strm0_addr_reg\(0),
      I2 => \use_ram.strm0_addr_reg\(1),
      I3 => \use_ram.strm0_addr_reg\(3),
      O => \use_ram.strm0_addr[6]_i_3_n_3\
    );
\use_ram.strm0_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => strm0_incr_en,
      D => p_0_in(0),
      Q => \use_ram.strm0_addr_reg\(0),
      R => \use_ram.strm0_addr0\
    );
\use_ram.strm0_addr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => strm0_incr_en,
      D => p_0_in(1),
      Q => \use_ram.strm0_addr_reg\(1),
      R => \use_ram.strm0_addr0\
    );
\use_ram.strm0_addr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => strm0_incr_en,
      D => p_0_in(2),
      Q => \use_ram.strm0_addr_reg\(2),
      R => \use_ram.strm0_addr0\
    );
\use_ram.strm0_addr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => strm0_incr_en,
      D => p_0_in(3),
      Q => \use_ram.strm0_addr_reg\(3),
      R => \use_ram.strm0_addr0\
    );
\use_ram.strm0_addr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => strm0_incr_en,
      D => p_0_in(4),
      Q => \use_ram.strm0_addr_reg\(4),
      R => \use_ram.strm0_addr0\
    );
\use_ram.strm0_addr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => strm0_incr_en,
      D => p_0_in(5),
      Q => \use_ram.strm0_addr_reg\(5),
      R => \use_ram.strm0_addr0\
    );
\use_ram.strm0_addr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => strm0_incr_en,
      D => p_0_in(6),
      Q => \use_ram.strm0_addr_reg\(6),
      R => \use_ram.strm0_addr0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_MatrixVectorActivation_0 is
  port (
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC;
    weights_V_TREADY : out STD_LOGIC;
    in0_V_TREADY : out STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    out_V_TREADY : in STD_LOGIC;
    weights_V_TVALID : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 511 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_MatrixVectorActivation_0 : entity is "MatrixVectorActivation_0";
end top_StreamingDataflowPartition_1_0_MatrixVectorActivation_0;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_MatrixVectorActivation_0 is
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal add_ln840_100_fu_5412_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_103_fu_5418_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_104_fu_5424_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_106_fu_5430_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_10_fu_2862_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_113_fu_5828_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_115_fu_5834_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_116_fu_5840_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_119_fu_5846_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_120_fu_5852_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_122_fu_5858_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_129_fu_6256_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_131_fu_6262_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_132_fu_6268_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_135_fu_6274_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_136_fu_6280_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_138_fu_6286_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_145_fu_6684_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_147_fu_6690_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_148_fu_6696_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_151_fu_6702_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_152_fu_6708_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_154_fu_6714_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_161_fu_7112_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_163_fu_7118_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_164_fu_7124_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_167_fu_7130_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_168_fu_7136_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_170_fu_7142_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_177_fu_7540_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_179_fu_7546_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_17_fu_3260_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_180_fu_7552_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_183_fu_7558_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_184_fu_7564_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_186_fu_7570_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_193_fu_7968_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_195_fu_7974_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_196_fu_7980_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_199_fu_7986_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_19_fu_3266_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_1_fu_2832_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_200_fu_7992_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_202_fu_7998_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_209_fu_8396_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_20_fu_3272_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_211_fu_8402_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_212_fu_8408_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_215_fu_8414_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_216_fu_8420_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_218_fu_8426_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_225_fu_8824_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_227_fu_8830_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_228_fu_8836_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_231_fu_8842_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_232_fu_8848_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_234_fu_8854_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_23_fu_3278_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_241_fu_9252_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_243_fu_9258_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_244_fu_9264_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_247_fu_9270_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_248_fu_9276_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_24_fu_3284_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_250_fu_9282_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_257_fu_9680_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_259_fu_9686_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_260_fu_9692_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_263_fu_9698_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_264_fu_9704_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_266_fu_9710_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_26_fu_3290_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_273_fu_10108_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_275_fu_10114_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_276_fu_10120_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_279_fu_10126_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_280_fu_10132_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_282_fu_10138_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_289_fu_10536_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_291_fu_10542_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_292_fu_10548_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_295_fu_10554_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_296_fu_10560_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_298_fu_10566_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_305_fu_10964_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_307_fu_10970_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_308_fu_10976_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_311_fu_10982_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_312_fu_10988_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_314_fu_10994_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_321_fu_11392_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_323_fu_11398_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_324_fu_11404_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_327_fu_11410_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_328_fu_11416_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_330_fu_11422_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_337_fu_11820_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_339_fu_11826_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_33_fu_3688_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_340_fu_11832_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_343_fu_11838_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_344_fu_11844_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_346_fu_11850_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_353_fu_12248_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_355_fu_12254_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_356_fu_12260_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_359_fu_12266_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_35_fu_3694_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_360_fu_12272_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_362_fu_12278_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_369_fu_12676_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_36_fu_3700_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_371_fu_12682_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_372_fu_12688_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_375_fu_12694_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_376_fu_12700_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_378_fu_12706_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_385_fu_13104_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_387_fu_13110_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_388_fu_13116_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_391_fu_13122_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_392_fu_13128_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_394_fu_13134_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_39_fu_3706_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_3_fu_2838_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_401_fu_13532_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_403_fu_13538_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_404_fu_13544_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_407_fu_13550_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_408_fu_13556_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_40_fu_3712_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_410_fu_13562_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_417_fu_13960_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_419_fu_13966_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_420_fu_13972_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_423_fu_13978_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_424_fu_13984_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_426_fu_13990_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_42_fu_3718_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_433_fu_14388_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_435_fu_14394_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_436_fu_14400_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_439_fu_14406_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_440_fu_14412_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_442_fu_14418_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_449_fu_14816_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_451_fu_14822_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_452_fu_14828_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_455_fu_14834_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_456_fu_14840_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_458_fu_14846_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_465_fu_15244_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_467_fu_15250_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_468_fu_15256_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_471_fu_15262_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_472_fu_15268_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_474_fu_15274_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_481_fu_15672_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_483_fu_15678_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_484_fu_15684_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_487_fu_15690_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_488_fu_15696_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_490_fu_15702_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_497_fu_16100_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_499_fu_16106_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_49_fu_4116_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_4_fu_2844_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_500_fu_16112_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_503_fu_16118_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_504_fu_16124_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_506_fu_16130_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_51_fu_4122_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_52_fu_4128_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_55_fu_4134_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_56_fu_4140_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_58_fu_4146_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_65_fu_4544_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_67_fu_4550_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_68_fu_4556_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_71_fu_4562_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_72_fu_4568_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_74_fu_4574_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_7_fu_2850_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_81_fu_4972_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_83_fu_4978_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_84_fu_4984_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_87_fu_4990_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_88_fu_4996_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_8_fu_2856_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_90_fu_5002_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_97_fu_5400_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_99_fu_5406_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_CS_fsm_reg_n_3_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_NS_fsm10_out : STD_LOGIC;
  signal ap_NS_iter2_fsm1 : STD_LOGIC;
  signal ap_condition_14012 : STD_LOGIC;
  signal ap_done_cache_i_1_n_3 : STD_LOGIC;
  signal ap_done_reg1 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg_i_1_n_3 : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal \flow_control_loop_pipe_sequential_init_U/ap_done_cache\ : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_13 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_14 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_15 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_17 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_18 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_19 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_20 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_21 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_22 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_23 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_24 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_25 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_26 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_27 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_28 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_29 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_37 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_38 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TVALID : STD_LOGIC;
  signal i_fu_1274 : STD_LOGIC;
  signal icmp_ln249_fu_1803_p2 : STD_LOGIC;
  signal icmp_ln249_reg_20653 : STD_LOGIC;
  signal \icmp_ln249_reg_20653[0]_i_1_n_3\ : STD_LOGIC;
  signal icmp_ln249_reg_20653_pp0_iter1_reg : STD_LOGIC;
  signal \icmp_ln249_reg_20653_pp0_iter1_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal icmp_ln290_fu_16154_p2 : STD_LOGIC;
  signal icmp_ln290_reg_21981 : STD_LOGIC;
  signal icmp_ln290_reg_21981_pp0_iter1_reg : STD_LOGIC;
  signal \icmp_ln290_reg_21981_pp0_iter1_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal in0_V_TDATA_int_regslice : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in0_V_TREADY_int_regslice : STD_LOGIC;
  signal in0_V_TVALID_int_regslice : STD_LOGIC;
  signal out_V_TREADY_int_regslice : STD_LOGIC;
  signal trunc_ln218_reg_21985 : STD_LOGIC;
  signal \trunc_ln218_reg_21985[0]_i_1_n_3\ : STD_LOGIC;
  signal trunc_ln218_reg_21985_pp0_iter1_reg : STD_LOGIC;
  signal \trunc_ln218_reg_21985_pp0_iter1_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal weights_V_TDATA_int_regslice : STD_LOGIC_VECTOR ( 511 downto 5 );
  signal weights_V_TVALID_int_regslice : STD_LOGIC;
  signal xor_ln1019_1019_fu_16062_p2 : STD_LOGIC;
  signal xor_ln1019_123_fu_4078_p2 : STD_LOGIC;
  signal xor_ln1019_155_fu_4506_p2 : STD_LOGIC;
  signal xor_ln1019_187_fu_4934_p2 : STD_LOGIC;
  signal xor_ln1019_219_fu_5362_p2 : STD_LOGIC;
  signal xor_ln1019_251_fu_5790_p2 : STD_LOGIC;
  signal xor_ln1019_27_fu_2778_p2 : STD_LOGIC;
  signal xor_ln1019_283_fu_6218_p2 : STD_LOGIC;
  signal xor_ln1019_315_fu_6646_p2 : STD_LOGIC;
  signal xor_ln1019_347_fu_7074_p2 : STD_LOGIC;
  signal xor_ln1019_379_fu_7502_p2 : STD_LOGIC;
  signal xor_ln1019_411_fu_7930_p2 : STD_LOGIC;
  signal xor_ln1019_443_fu_8358_p2 : STD_LOGIC;
  signal xor_ln1019_475_fu_8786_p2 : STD_LOGIC;
  signal xor_ln1019_507_fu_9214_p2 : STD_LOGIC;
  signal xor_ln1019_539_fu_9642_p2 : STD_LOGIC;
  signal xor_ln1019_571_fu_10070_p2 : STD_LOGIC;
  signal xor_ln1019_59_fu_3222_p2 : STD_LOGIC;
  signal xor_ln1019_603_fu_10498_p2 : STD_LOGIC;
  signal xor_ln1019_635_fu_10926_p2 : STD_LOGIC;
  signal xor_ln1019_667_fu_11354_p2 : STD_LOGIC;
  signal xor_ln1019_699_fu_11782_p2 : STD_LOGIC;
  signal xor_ln1019_731_fu_12210_p2 : STD_LOGIC;
  signal xor_ln1019_763_fu_12638_p2 : STD_LOGIC;
  signal xor_ln1019_795_fu_13066_p2 : STD_LOGIC;
  signal xor_ln1019_827_fu_13494_p2 : STD_LOGIC;
  signal xor_ln1019_859_fu_13922_p2 : STD_LOGIC;
  signal xor_ln1019_891_fu_14350_p2 : STD_LOGIC;
  signal xor_ln1019_91_fu_3650_p2 : STD_LOGIC;
  signal xor_ln1019_923_fu_14778_p2 : STD_LOGIC;
  signal xor_ln1019_955_fu_15206_p2 : STD_LOGIC;
  signal xor_ln1019_987_fu_15634_p2 : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \icmp_ln249_reg_20653[0]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \icmp_ln249_reg_20653_pp0_iter1_reg[0]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \icmp_ln290_reg_21981_pp0_iter1_reg[0]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \trunc_ln218_reg_21985_pp0_iter1_reg[0]_i_1\ : label is "soft_lutpair292";
begin
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => ap_CS_fsm_state2,
      I2 => ap_CS_fsm_state4,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
ap_done_cache_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I1 => ap_done_reg1,
      I2 => \flow_control_loop_pipe_sequential_init_U/ap_done_cache\,
      O => ap_done_cache_i_1_n_3
    );
ap_loop_exit_ready_pp0_iter1_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0800"
    )
        port map (
      I0 => icmp_ln249_fu_1803_p2,
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_13,
      I3 => ap_condition_14012,
      I4 => ap_loop_exit_ready_pp0_iter1_reg,
      O => ap_loop_exit_ready_pp0_iter1_reg_i_1_n_3
    );
grp_Matrix_Vector_Activate_Stream_Batch_fu_30: entity work.top_StreamingDataflowPartition_1_0_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch
     port map (
      \B_V_data_1_payload_B_reg[0]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_29,
      \B_V_data_1_payload_B_reg[10]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_21,
      \B_V_data_1_payload_B_reg[11]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_20,
      \B_V_data_1_payload_B_reg[12]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_19,
      \B_V_data_1_payload_B_reg[13]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_18,
      \B_V_data_1_payload_B_reg[14]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_17,
      \B_V_data_1_payload_B_reg[1]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_28,
      \B_V_data_1_payload_B_reg[2]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_27,
      \B_V_data_1_payload_B_reg[3]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_26,
      \B_V_data_1_payload_B_reg[4]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_25,
      \B_V_data_1_payload_B_reg[7]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_24,
      \B_V_data_1_payload_B_reg[8]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_23,
      \B_V_data_1_payload_B_reg[9]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_22,
      B_V_data_1_sel => B_V_data_1_sel,
      B_V_data_1_sel_wr => B_V_data_1_sel_wr,
      \B_V_data_1_state_reg[1]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_13,
      D(1 downto 0) => ap_NS_fsm(3 downto 2),
      Q(2) => ap_CS_fsm_state3,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_3_[0]\,
      \add_ln840_100_reg_20956_reg[1]_0\(1 downto 0) => add_ln840_100_fu_5412_p2(1 downto 0),
      \add_ln840_103_reg_20961_reg[1]_0\(1 downto 0) => add_ln840_103_fu_5418_p2(1 downto 0),
      \add_ln840_104_reg_20966_reg[1]_0\(1 downto 0) => add_ln840_104_fu_5424_p2(1 downto 0),
      \add_ln840_106_reg_20971_reg[1]_0\(1 downto 0) => add_ln840_106_fu_5430_p2(1 downto 0),
      \add_ln840_10_reg_20731_reg[1]_0\(1 downto 0) => add_ln840_10_fu_2862_p2(1 downto 0),
      \add_ln840_113_reg_20986_reg[1]_0\(1 downto 0) => add_ln840_113_fu_5828_p2(1 downto 0),
      \add_ln840_115_reg_20991_reg[1]_0\(1 downto 0) => add_ln840_115_fu_5834_p2(1 downto 0),
      \add_ln840_116_reg_20996_reg[1]_0\(1 downto 0) => add_ln840_116_fu_5840_p2(1 downto 0),
      \add_ln840_119_reg_21001_reg[1]_0\(1 downto 0) => add_ln840_119_fu_5846_p2(1 downto 0),
      \add_ln840_120_reg_21006_reg[1]_0\(1 downto 0) => add_ln840_120_fu_5852_p2(1 downto 0),
      \add_ln840_122_reg_21011_reg[1]_0\(1 downto 0) => add_ln840_122_fu_5858_p2(1 downto 0),
      \add_ln840_129_reg_21026_reg[1]_0\(1 downto 0) => add_ln840_129_fu_6256_p2(1 downto 0),
      \add_ln840_12_reg_20736_reg[1]_0\(15 downto 0) => B_V_data_1_payload_B(15 downto 0),
      \add_ln840_12_reg_20736_reg[1]_1\(15 downto 0) => B_V_data_1_payload_A(15 downto 0),
      \add_ln840_131_reg_21031_reg[1]_0\(1 downto 0) => add_ln840_131_fu_6262_p2(1 downto 0),
      \add_ln840_132_reg_21036_reg[1]_0\(1 downto 0) => add_ln840_132_fu_6268_p2(1 downto 0),
      \add_ln840_135_reg_21041_reg[1]_0\(1 downto 0) => add_ln840_135_fu_6274_p2(1 downto 0),
      \add_ln840_136_reg_21046_reg[1]_0\(1 downto 0) => add_ln840_136_fu_6280_p2(1 downto 0),
      \add_ln840_138_reg_21051_reg[1]_0\(1 downto 0) => add_ln840_138_fu_6286_p2(1 downto 0),
      \add_ln840_145_reg_21066_reg[1]_0\(1 downto 0) => add_ln840_145_fu_6684_p2(1 downto 0),
      \add_ln840_147_reg_21071_reg[1]_0\(1 downto 0) => add_ln840_147_fu_6690_p2(1 downto 0),
      \add_ln840_148_reg_21076_reg[1]_0\(1 downto 0) => add_ln840_148_fu_6696_p2(1 downto 0),
      \add_ln840_151_reg_21081_reg[1]_0\(1 downto 0) => add_ln840_151_fu_6702_p2(1 downto 0),
      \add_ln840_152_reg_21086_reg[1]_0\(1 downto 0) => add_ln840_152_fu_6708_p2(1 downto 0),
      \add_ln840_154_reg_21091_reg[1]_0\(1 downto 0) => add_ln840_154_fu_6714_p2(1 downto 0),
      \add_ln840_161_reg_21106_reg[1]_0\(1 downto 0) => add_ln840_161_fu_7112_p2(1 downto 0),
      \add_ln840_163_reg_21111_reg[1]_0\(1 downto 0) => add_ln840_163_fu_7118_p2(1 downto 0),
      \add_ln840_164_reg_21116_reg[1]_0\(1 downto 0) => add_ln840_164_fu_7124_p2(1 downto 0),
      \add_ln840_167_reg_21121_reg[1]_0\(1 downto 0) => add_ln840_167_fu_7130_p2(1 downto 0),
      \add_ln840_168_reg_21126_reg[1]_0\(1 downto 0) => add_ln840_168_fu_7136_p2(1 downto 0),
      \add_ln840_170_reg_21131_reg[1]_0\(1 downto 0) => add_ln840_170_fu_7142_p2(1 downto 0),
      \add_ln840_177_reg_21146_reg[1]_0\(1 downto 0) => add_ln840_177_fu_7540_p2(1 downto 0),
      \add_ln840_179_reg_21151_reg[1]_0\(1 downto 0) => add_ln840_179_fu_7546_p2(1 downto 0),
      \add_ln840_17_reg_20746_reg[1]_0\(1 downto 0) => add_ln840_17_fu_3260_p2(1 downto 0),
      \add_ln840_180_reg_21156_reg[1]_0\(1 downto 0) => add_ln840_180_fu_7552_p2(1 downto 0),
      \add_ln840_183_reg_21161_reg[1]_0\(1 downto 0) => add_ln840_183_fu_7558_p2(1 downto 0),
      \add_ln840_184_reg_21166_reg[1]_0\(1 downto 0) => add_ln840_184_fu_7564_p2(1 downto 0),
      \add_ln840_186_reg_21171_reg[1]_0\(1 downto 0) => add_ln840_186_fu_7570_p2(1 downto 0),
      \add_ln840_193_reg_21186_reg[1]_0\(1 downto 0) => add_ln840_193_fu_7968_p2(1 downto 0),
      \add_ln840_195_reg_21191_reg[1]_0\(1 downto 0) => add_ln840_195_fu_7974_p2(1 downto 0),
      \add_ln840_196_reg_21196_reg[1]_0\(1 downto 0) => add_ln840_196_fu_7980_p2(1 downto 0),
      \add_ln840_199_reg_21201_reg[1]_0\(1 downto 0) => add_ln840_199_fu_7986_p2(1 downto 0),
      \add_ln840_19_reg_20751_reg[1]_0\(1 downto 0) => add_ln840_19_fu_3266_p2(1 downto 0),
      \add_ln840_1_reg_20706_reg[1]_0\(1 downto 0) => add_ln840_1_fu_2832_p2(1 downto 0),
      \add_ln840_200_reg_21206_reg[1]_0\(1 downto 0) => add_ln840_200_fu_7992_p2(1 downto 0),
      \add_ln840_202_reg_21211_reg[1]_0\(1 downto 0) => add_ln840_202_fu_7998_p2(1 downto 0),
      \add_ln840_209_reg_21226_reg[1]_0\(1 downto 0) => add_ln840_209_fu_8396_p2(1 downto 0),
      \add_ln840_20_reg_20756_reg[1]_0\(1 downto 0) => add_ln840_20_fu_3272_p2(1 downto 0),
      \add_ln840_211_reg_21231_reg[1]_0\(1 downto 0) => add_ln840_211_fu_8402_p2(1 downto 0),
      \add_ln840_212_reg_21236_reg[1]_0\(1 downto 0) => add_ln840_212_fu_8408_p2(1 downto 0),
      \add_ln840_215_reg_21241_reg[1]_0\(1 downto 0) => add_ln840_215_fu_8414_p2(1 downto 0),
      \add_ln840_216_reg_21246_reg[1]_0\(1 downto 0) => add_ln840_216_fu_8420_p2(1 downto 0),
      \add_ln840_218_reg_21251_reg[1]_0\(1 downto 0) => add_ln840_218_fu_8426_p2(1 downto 0),
      \add_ln840_225_reg_21266_reg[1]_0\(1 downto 0) => add_ln840_225_fu_8824_p2(1 downto 0),
      \add_ln840_227_reg_21271_reg[1]_0\(1 downto 0) => add_ln840_227_fu_8830_p2(1 downto 0),
      \add_ln840_228_reg_21276_reg[1]_0\(1 downto 0) => add_ln840_228_fu_8836_p2(1 downto 0),
      \add_ln840_231_reg_21281_reg[1]_0\(1 downto 0) => add_ln840_231_fu_8842_p2(1 downto 0),
      \add_ln840_232_reg_21286_reg[1]_0\(1 downto 0) => add_ln840_232_fu_8848_p2(1 downto 0),
      \add_ln840_234_reg_21291_reg[1]_0\(1 downto 0) => add_ln840_234_fu_8854_p2(1 downto 0),
      \add_ln840_23_reg_20761_reg[1]_0\(1 downto 0) => add_ln840_23_fu_3278_p2(1 downto 0),
      \add_ln840_241_reg_21306_reg[1]_0\(1 downto 0) => add_ln840_241_fu_9252_p2(1 downto 0),
      \add_ln840_243_reg_21311_reg[1]_0\(1 downto 0) => add_ln840_243_fu_9258_p2(1 downto 0),
      \add_ln840_244_reg_21316_reg[1]_0\(1 downto 0) => add_ln840_244_fu_9264_p2(1 downto 0),
      \add_ln840_247_reg_21321_reg[1]_0\(1 downto 0) => add_ln840_247_fu_9270_p2(1 downto 0),
      \add_ln840_248_reg_21326_reg[1]_0\(1 downto 0) => add_ln840_248_fu_9276_p2(1 downto 0),
      \add_ln840_24_reg_20766_reg[1]_0\(1 downto 0) => add_ln840_24_fu_3284_p2(1 downto 0),
      \add_ln840_250_reg_21331_reg[1]_0\(1 downto 0) => add_ln840_250_fu_9282_p2(1 downto 0),
      \add_ln840_257_reg_21346_reg[1]_0\(1 downto 0) => add_ln840_257_fu_9680_p2(1 downto 0),
      \add_ln840_259_reg_21351_reg[1]_0\(1 downto 0) => add_ln840_259_fu_9686_p2(1 downto 0),
      \add_ln840_260_reg_21356_reg[1]_0\(1 downto 0) => add_ln840_260_fu_9692_p2(1 downto 0),
      \add_ln840_263_reg_21361_reg[1]_0\(1 downto 0) => add_ln840_263_fu_9698_p2(1 downto 0),
      \add_ln840_264_reg_21366_reg[1]_0\(1 downto 0) => add_ln840_264_fu_9704_p2(1 downto 0),
      \add_ln840_266_reg_21371_reg[1]_0\(1 downto 0) => add_ln840_266_fu_9710_p2(1 downto 0),
      \add_ln840_26_reg_20771_reg[1]_0\(1 downto 0) => add_ln840_26_fu_3290_p2(1 downto 0),
      \add_ln840_273_reg_21386_reg[1]_0\(1 downto 0) => add_ln840_273_fu_10108_p2(1 downto 0),
      \add_ln840_275_reg_21391_reg[1]_0\(1 downto 0) => add_ln840_275_fu_10114_p2(1 downto 0),
      \add_ln840_276_reg_21396_reg[1]_0\(1 downto 0) => add_ln840_276_fu_10120_p2(1 downto 0),
      \add_ln840_279_reg_21401_reg[1]_0\(1 downto 0) => add_ln840_279_fu_10126_p2(1 downto 0),
      \add_ln840_280_reg_21406_reg[1]_0\(1 downto 0) => add_ln840_280_fu_10132_p2(1 downto 0),
      \add_ln840_282_reg_21411_reg[1]_0\(1 downto 0) => add_ln840_282_fu_10138_p2(1 downto 0),
      \add_ln840_289_reg_21426_reg[1]_0\(1 downto 0) => add_ln840_289_fu_10536_p2(1 downto 0),
      \add_ln840_291_reg_21431_reg[1]_0\(1 downto 0) => add_ln840_291_fu_10542_p2(1 downto 0),
      \add_ln840_292_reg_21436_reg[1]_0\(1 downto 0) => add_ln840_292_fu_10548_p2(1 downto 0),
      \add_ln840_295_reg_21441_reg[1]_0\(1 downto 0) => add_ln840_295_fu_10554_p2(1 downto 0),
      \add_ln840_296_reg_21446_reg[1]_0\(1 downto 0) => add_ln840_296_fu_10560_p2(1 downto 0),
      \add_ln840_298_reg_21451_reg[1]_0\(1 downto 0) => add_ln840_298_fu_10566_p2(1 downto 0),
      \add_ln840_305_reg_21466_reg[1]_0\(1 downto 0) => add_ln840_305_fu_10964_p2(1 downto 0),
      \add_ln840_307_reg_21471_reg[1]_0\(1 downto 0) => add_ln840_307_fu_10970_p2(1 downto 0),
      \add_ln840_308_reg_21476_reg[1]_0\(1 downto 0) => add_ln840_308_fu_10976_p2(1 downto 0),
      \add_ln840_311_reg_21481_reg[1]_0\(1 downto 0) => add_ln840_311_fu_10982_p2(1 downto 0),
      \add_ln840_312_reg_21486_reg[1]_0\(1 downto 0) => add_ln840_312_fu_10988_p2(1 downto 0),
      \add_ln840_314_reg_21491_reg[1]_0\(1 downto 0) => add_ln840_314_fu_10994_p2(1 downto 0),
      \add_ln840_321_reg_21506_reg[1]_0\(1 downto 0) => add_ln840_321_fu_11392_p2(1 downto 0),
      \add_ln840_323_reg_21511_reg[1]_0\(1 downto 0) => add_ln840_323_fu_11398_p2(1 downto 0),
      \add_ln840_324_reg_21516_reg[1]_0\(1 downto 0) => add_ln840_324_fu_11404_p2(1 downto 0),
      \add_ln840_327_reg_21521_reg[1]_0\(1 downto 0) => add_ln840_327_fu_11410_p2(1 downto 0),
      \add_ln840_328_reg_21526_reg[1]_0\(1 downto 0) => add_ln840_328_fu_11416_p2(1 downto 0),
      \add_ln840_330_reg_21531_reg[1]_0\(1 downto 0) => add_ln840_330_fu_11422_p2(1 downto 0),
      \add_ln840_337_reg_21546_reg[1]_0\(1 downto 0) => add_ln840_337_fu_11820_p2(1 downto 0),
      \add_ln840_339_reg_21551_reg[1]_0\(1 downto 0) => add_ln840_339_fu_11826_p2(1 downto 0),
      \add_ln840_33_reg_20786_reg[1]_0\(1 downto 0) => add_ln840_33_fu_3688_p2(1 downto 0),
      \add_ln840_340_reg_21556_reg[1]_0\(1 downto 0) => add_ln840_340_fu_11832_p2(1 downto 0),
      \add_ln840_343_reg_21561_reg[1]_0\(1 downto 0) => add_ln840_343_fu_11838_p2(1 downto 0),
      \add_ln840_344_reg_21566_reg[1]_0\(1 downto 0) => add_ln840_344_fu_11844_p2(1 downto 0),
      \add_ln840_346_reg_21571_reg[1]_0\(1 downto 0) => add_ln840_346_fu_11850_p2(1 downto 0),
      \add_ln840_353_reg_21586_reg[1]_0\(1 downto 0) => add_ln840_353_fu_12248_p2(1 downto 0),
      \add_ln840_355_reg_21591_reg[1]_0\(1 downto 0) => add_ln840_355_fu_12254_p2(1 downto 0),
      \add_ln840_356_reg_21596_reg[1]_0\(1 downto 0) => add_ln840_356_fu_12260_p2(1 downto 0),
      \add_ln840_359_reg_21601_reg[1]_0\(1 downto 0) => add_ln840_359_fu_12266_p2(1 downto 0),
      \add_ln840_35_reg_20791_reg[1]_0\(1 downto 0) => add_ln840_35_fu_3694_p2(1 downto 0),
      \add_ln840_360_reg_21606_reg[1]_0\(1 downto 0) => add_ln840_360_fu_12272_p2(1 downto 0),
      \add_ln840_362_reg_21611_reg[1]_0\(1 downto 0) => add_ln840_362_fu_12278_p2(1 downto 0),
      \add_ln840_369_reg_21626_reg[1]_0\(1 downto 0) => add_ln840_369_fu_12676_p2(1 downto 0),
      \add_ln840_36_reg_20796_reg[1]_0\(1 downto 0) => add_ln840_36_fu_3700_p2(1 downto 0),
      \add_ln840_371_reg_21631_reg[1]_0\(1 downto 0) => add_ln840_371_fu_12682_p2(1 downto 0),
      \add_ln840_372_reg_21636_reg[1]_0\(1 downto 0) => add_ln840_372_fu_12688_p2(1 downto 0),
      \add_ln840_375_reg_21641_reg[1]_0\(1 downto 0) => add_ln840_375_fu_12694_p2(1 downto 0),
      \add_ln840_376_reg_21646_reg[1]_0\(1 downto 0) => add_ln840_376_fu_12700_p2(1 downto 0),
      \add_ln840_378_reg_21651_reg[1]_0\(1 downto 0) => add_ln840_378_fu_12706_p2(1 downto 0),
      \add_ln840_385_reg_21666_reg[1]_0\(1 downto 0) => add_ln840_385_fu_13104_p2(1 downto 0),
      \add_ln840_387_reg_21671_reg[1]_0\(1 downto 0) => add_ln840_387_fu_13110_p2(1 downto 0),
      \add_ln840_388_reg_21676_reg[1]_0\(1 downto 0) => add_ln840_388_fu_13116_p2(1 downto 0),
      \add_ln840_391_reg_21681_reg[1]_0\(1 downto 0) => add_ln840_391_fu_13122_p2(1 downto 0),
      \add_ln840_392_reg_21686_reg[1]_0\(1 downto 0) => add_ln840_392_fu_13128_p2(1 downto 0),
      \add_ln840_394_reg_21691_reg[1]_0\(1 downto 0) => add_ln840_394_fu_13134_p2(1 downto 0),
      \add_ln840_39_reg_20801_reg[1]_0\(1 downto 0) => add_ln840_39_fu_3706_p2(1 downto 0),
      \add_ln840_3_reg_20711_reg[1]_0\(1 downto 0) => add_ln840_3_fu_2838_p2(1 downto 0),
      \add_ln840_401_reg_21706_reg[1]_0\(1 downto 0) => add_ln840_401_fu_13532_p2(1 downto 0),
      \add_ln840_403_reg_21711_reg[1]_0\(1 downto 0) => add_ln840_403_fu_13538_p2(1 downto 0),
      \add_ln840_404_reg_21716_reg[1]_0\(1 downto 0) => add_ln840_404_fu_13544_p2(1 downto 0),
      \add_ln840_407_reg_21721_reg[1]_0\(1 downto 0) => add_ln840_407_fu_13550_p2(1 downto 0),
      \add_ln840_408_reg_21726_reg[1]_0\(1 downto 0) => add_ln840_408_fu_13556_p2(1 downto 0),
      \add_ln840_40_reg_20806_reg[1]_0\(1 downto 0) => add_ln840_40_fu_3712_p2(1 downto 0),
      \add_ln840_410_reg_21731_reg[1]_0\(1 downto 0) => add_ln840_410_fu_13562_p2(1 downto 0),
      \add_ln840_417_reg_21746_reg[1]_0\(1 downto 0) => add_ln840_417_fu_13960_p2(1 downto 0),
      \add_ln840_419_reg_21751_reg[1]_0\(1 downto 0) => add_ln840_419_fu_13966_p2(1 downto 0),
      \add_ln840_420_reg_21756_reg[1]_0\(1 downto 0) => add_ln840_420_fu_13972_p2(1 downto 0),
      \add_ln840_423_reg_21761_reg[1]_0\(1 downto 0) => add_ln840_423_fu_13978_p2(1 downto 0),
      \add_ln840_424_reg_21766_reg[1]_0\(1 downto 0) => add_ln840_424_fu_13984_p2(1 downto 0),
      \add_ln840_426_reg_21771_reg[1]_0\(1 downto 0) => add_ln840_426_fu_13990_p2(1 downto 0),
      \add_ln840_42_reg_20811_reg[1]_0\(1 downto 0) => add_ln840_42_fu_3718_p2(1 downto 0),
      \add_ln840_433_reg_21786_reg[1]_0\(1 downto 0) => add_ln840_433_fu_14388_p2(1 downto 0),
      \add_ln840_435_reg_21791_reg[1]_0\(1 downto 0) => add_ln840_435_fu_14394_p2(1 downto 0),
      \add_ln840_436_reg_21796_reg[1]_0\(1 downto 0) => add_ln840_436_fu_14400_p2(1 downto 0),
      \add_ln840_439_reg_21801_reg[1]_0\(1 downto 0) => add_ln840_439_fu_14406_p2(1 downto 0),
      \add_ln840_440_reg_21806_reg[1]_0\(1 downto 0) => add_ln840_440_fu_14412_p2(1 downto 0),
      \add_ln840_442_reg_21811_reg[1]_0\(1 downto 0) => add_ln840_442_fu_14418_p2(1 downto 0),
      \add_ln840_449_reg_21826_reg[1]_0\(1 downto 0) => add_ln840_449_fu_14816_p2(1 downto 0),
      \add_ln840_451_reg_21831_reg[1]_0\(1 downto 0) => add_ln840_451_fu_14822_p2(1 downto 0),
      \add_ln840_452_reg_21836_reg[1]_0\(1 downto 0) => add_ln840_452_fu_14828_p2(1 downto 0),
      \add_ln840_455_reg_21841_reg[1]_0\(1 downto 0) => add_ln840_455_fu_14834_p2(1 downto 0),
      \add_ln840_456_reg_21846_reg[1]_0\(1 downto 0) => add_ln840_456_fu_14840_p2(1 downto 0),
      \add_ln840_458_reg_21851_reg[1]_0\(1 downto 0) => add_ln840_458_fu_14846_p2(1 downto 0),
      \add_ln840_465_reg_21866_reg[1]_0\(1 downto 0) => add_ln840_465_fu_15244_p2(1 downto 0),
      \add_ln840_467_reg_21871_reg[1]_0\(1 downto 0) => add_ln840_467_fu_15250_p2(1 downto 0),
      \add_ln840_468_reg_21876_reg[1]_0\(1 downto 0) => add_ln840_468_fu_15256_p2(1 downto 0),
      \add_ln840_471_reg_21881_reg[1]_0\(1 downto 0) => add_ln840_471_fu_15262_p2(1 downto 0),
      \add_ln840_472_reg_21886_reg[1]_0\(1 downto 0) => add_ln840_472_fu_15268_p2(1 downto 0),
      \add_ln840_474_reg_21891_reg[1]_0\(1 downto 0) => add_ln840_474_fu_15274_p2(1 downto 0),
      \add_ln840_481_reg_21906_reg[1]_0\(1 downto 0) => add_ln840_481_fu_15672_p2(1 downto 0),
      \add_ln840_483_reg_21911_reg[1]_0\(1 downto 0) => add_ln840_483_fu_15678_p2(1 downto 0),
      \add_ln840_484_reg_21916_reg[1]_0\(1 downto 0) => add_ln840_484_fu_15684_p2(1 downto 0),
      \add_ln840_487_reg_21921_reg[1]_0\(1 downto 0) => add_ln840_487_fu_15690_p2(1 downto 0),
      \add_ln840_488_reg_21926_reg[1]_0\(1 downto 0) => add_ln840_488_fu_15696_p2(1 downto 0),
      \add_ln840_490_reg_21931_reg[1]_0\(1 downto 0) => add_ln840_490_fu_15702_p2(1 downto 0),
      \add_ln840_497_reg_21946_reg[1]_0\(1 downto 0) => add_ln840_497_fu_16100_p2(1 downto 0),
      \add_ln840_499_reg_21951_reg[1]_0\(1 downto 0) => add_ln840_499_fu_16106_p2(1 downto 0),
      \add_ln840_49_reg_20826_reg[1]_0\(1 downto 0) => add_ln840_49_fu_4116_p2(1 downto 0),
      \add_ln840_4_reg_20716_reg[1]_0\(1 downto 0) => add_ln840_4_fu_2844_p2(1 downto 0),
      \add_ln840_500_reg_21956_reg[1]_0\(1 downto 0) => add_ln840_500_fu_16112_p2(1 downto 0),
      \add_ln840_503_reg_21961_reg[1]_0\(1 downto 0) => add_ln840_503_fu_16118_p2(1 downto 0),
      \add_ln840_504_reg_21966_reg[1]_0\(1 downto 0) => add_ln840_504_fu_16124_p2(1 downto 0),
      \add_ln840_506_reg_21971_reg[1]_0\(1 downto 0) => add_ln840_506_fu_16130_p2(1 downto 0),
      \add_ln840_51_reg_20831_reg[1]_0\(1 downto 0) => add_ln840_51_fu_4122_p2(1 downto 0),
      \add_ln840_52_reg_20836_reg[1]_0\(1 downto 0) => add_ln840_52_fu_4128_p2(1 downto 0),
      \add_ln840_55_reg_20841_reg[1]_0\(1 downto 0) => add_ln840_55_fu_4134_p2(1 downto 0),
      \add_ln840_56_reg_20846_reg[1]_0\(1 downto 0) => add_ln840_56_fu_4140_p2(1 downto 0),
      \add_ln840_58_reg_20851_reg[1]_0\(1 downto 0) => add_ln840_58_fu_4146_p2(1 downto 0),
      \add_ln840_65_reg_20866_reg[1]_0\(1 downto 0) => add_ln840_65_fu_4544_p2(1 downto 0),
      \add_ln840_67_reg_20871_reg[1]_0\(1 downto 0) => add_ln840_67_fu_4550_p2(1 downto 0),
      \add_ln840_68_reg_20876_reg[1]_0\(1 downto 0) => add_ln840_68_fu_4556_p2(1 downto 0),
      \add_ln840_71_reg_20881_reg[1]_0\(1 downto 0) => add_ln840_71_fu_4562_p2(1 downto 0),
      \add_ln840_72_reg_20886_reg[1]_0\(1 downto 0) => add_ln840_72_fu_4568_p2(1 downto 0),
      \add_ln840_74_reg_20891_reg[1]_0\(1 downto 0) => add_ln840_74_fu_4574_p2(1 downto 0),
      \add_ln840_7_reg_20721_reg[1]_0\(1 downto 0) => add_ln840_7_fu_2850_p2(1 downto 0),
      \add_ln840_81_reg_20906_reg[1]_0\(1 downto 0) => add_ln840_81_fu_4972_p2(1 downto 0),
      \add_ln840_83_reg_20911_reg[1]_0\(1 downto 0) => add_ln840_83_fu_4978_p2(1 downto 0),
      \add_ln840_84_reg_20916_reg[1]_0\(1 downto 0) => add_ln840_84_fu_4984_p2(1 downto 0),
      \add_ln840_87_reg_20921_reg[1]_0\(1 downto 0) => add_ln840_87_fu_4990_p2(1 downto 0),
      \add_ln840_88_reg_20926_reg[1]_0\(1 downto 0) => add_ln840_88_fu_4996_p2(1 downto 0),
      \add_ln840_8_reg_20726_reg[1]_0\(1 downto 0) => add_ln840_8_fu_2856_p2(1 downto 0),
      \add_ln840_90_reg_20931_reg[1]_0\(1 downto 0) => add_ln840_90_fu_5002_p2(1 downto 0),
      \add_ln840_97_reg_20946_reg[1]_0\(1 downto 0) => add_ln840_97_fu_5400_p2(1 downto 0),
      \add_ln840_99_reg_20951_reg[1]_0\(1 downto 0) => add_ln840_99_fu_5406_p2(1 downto 0),
      \ap_CS_fsm_reg[1]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_38,
      \ap_CS_iter2_fsm_reg[1]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_37,
      ap_NS_fsm10_out => ap_NS_fsm10_out,
      ap_NS_iter2_fsm1 => ap_NS_iter2_fsm1,
      ap_clk => ap_clk,
      ap_condition_14012 => ap_condition_14012,
      ap_done_cache => \flow_control_loop_pipe_sequential_init_U/ap_done_cache\,
      ap_done_cache_reg => ap_done_cache_i_1_n_3,
      ap_done_reg1 => ap_done_reg1,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_exit_ready_pp0_iter1_reg_reg_0 => ap_loop_exit_ready_pp0_iter1_reg_i_1_n_3,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_14,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TVALID => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TVALID,
      i_fu_1274 => i_fu_1274,
      icmp_ln249_fu_1803_p2 => icmp_ln249_fu_1803_p2,
      icmp_ln249_reg_20653 => icmp_ln249_reg_20653,
      icmp_ln249_reg_20653_pp0_iter1_reg => icmp_ln249_reg_20653_pp0_iter1_reg,
      \icmp_ln249_reg_20653_pp0_iter1_reg_reg[0]_0\ => \icmp_ln249_reg_20653_pp0_iter1_reg[0]_i_1_n_3\,
      \icmp_ln249_reg_20653_reg[0]_0\ => \icmp_ln249_reg_20653[0]_i_1_n_3\,
      icmp_ln290_fu_16154_p2 => icmp_ln290_fu_16154_p2,
      icmp_ln290_reg_21981 => icmp_ln290_reg_21981,
      icmp_ln290_reg_21981_pp0_iter1_reg => icmp_ln290_reg_21981_pp0_iter1_reg,
      \icmp_ln290_reg_21981_pp0_iter1_reg_reg[0]_0\ => \icmp_ln290_reg_21981_pp0_iter1_reg[0]_i_1_n_3\,
      in0_V_TREADY_int_regslice => in0_V_TREADY_int_regslice,
      in0_V_TVALID_int_regslice => in0_V_TVALID_int_regslice,
      \inputBuf_V_47_fu_1594_reg[15]_0\(15 downto 0) => in0_V_TDATA_int_regslice(15 downto 0),
      \nf_1_fu_1602_reg[0]_0\(0) => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_15,
      out_V_TDATA(31 downto 0) => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TDATA(31 downto 0),
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice,
      trunc_ln218_reg_21985 => trunc_ln218_reg_21985,
      trunc_ln218_reg_21985_pp0_iter1_reg => trunc_ln218_reg_21985_pp0_iter1_reg,
      \trunc_ln218_reg_21985_pp0_iter1_reg_reg[0]_0\ => \trunc_ln218_reg_21985_pp0_iter1_reg[0]_i_1_n_3\,
      \trunc_ln218_reg_21985_reg[0]_0\ => \trunc_ln218_reg_21985[0]_i_1_n_3\,
      weights_V_TDATA_int_regslice(95) => weights_V_TDATA_int_regslice(511),
      weights_V_TDATA_int_regslice(94 downto 93) => weights_V_TDATA_int_regslice(502 downto 501),
      weights_V_TDATA_int_regslice(92) => weights_V_TDATA_int_regslice(495),
      weights_V_TDATA_int_regslice(91 downto 90) => weights_V_TDATA_int_regslice(486 downto 485),
      weights_V_TDATA_int_regslice(89) => weights_V_TDATA_int_regslice(479),
      weights_V_TDATA_int_regslice(88 downto 87) => weights_V_TDATA_int_regslice(470 downto 469),
      weights_V_TDATA_int_regslice(86) => weights_V_TDATA_int_regslice(463),
      weights_V_TDATA_int_regslice(85 downto 84) => weights_V_TDATA_int_regslice(454 downto 453),
      weights_V_TDATA_int_regslice(83) => weights_V_TDATA_int_regslice(447),
      weights_V_TDATA_int_regslice(82 downto 81) => weights_V_TDATA_int_regslice(438 downto 437),
      weights_V_TDATA_int_regslice(80) => weights_V_TDATA_int_regslice(431),
      weights_V_TDATA_int_regslice(79 downto 78) => weights_V_TDATA_int_regslice(422 downto 421),
      weights_V_TDATA_int_regslice(77) => weights_V_TDATA_int_regslice(415),
      weights_V_TDATA_int_regslice(76 downto 75) => weights_V_TDATA_int_regslice(406 downto 405),
      weights_V_TDATA_int_regslice(74) => weights_V_TDATA_int_regslice(399),
      weights_V_TDATA_int_regslice(73 downto 72) => weights_V_TDATA_int_regslice(390 downto 389),
      weights_V_TDATA_int_regslice(71) => weights_V_TDATA_int_regslice(383),
      weights_V_TDATA_int_regslice(70 downto 69) => weights_V_TDATA_int_regslice(374 downto 373),
      weights_V_TDATA_int_regslice(68) => weights_V_TDATA_int_regslice(367),
      weights_V_TDATA_int_regslice(67 downto 66) => weights_V_TDATA_int_regslice(358 downto 357),
      weights_V_TDATA_int_regslice(65) => weights_V_TDATA_int_regslice(351),
      weights_V_TDATA_int_regslice(64 downto 63) => weights_V_TDATA_int_regslice(342 downto 341),
      weights_V_TDATA_int_regslice(62) => weights_V_TDATA_int_regslice(335),
      weights_V_TDATA_int_regslice(61 downto 60) => weights_V_TDATA_int_regslice(326 downto 325),
      weights_V_TDATA_int_regslice(59) => weights_V_TDATA_int_regslice(319),
      weights_V_TDATA_int_regslice(58 downto 57) => weights_V_TDATA_int_regslice(310 downto 309),
      weights_V_TDATA_int_regslice(56) => weights_V_TDATA_int_regslice(303),
      weights_V_TDATA_int_regslice(55 downto 54) => weights_V_TDATA_int_regslice(294 downto 293),
      weights_V_TDATA_int_regslice(53) => weights_V_TDATA_int_regslice(287),
      weights_V_TDATA_int_regslice(52 downto 51) => weights_V_TDATA_int_regslice(278 downto 277),
      weights_V_TDATA_int_regslice(50) => weights_V_TDATA_int_regslice(271),
      weights_V_TDATA_int_regslice(49 downto 48) => weights_V_TDATA_int_regslice(262 downto 261),
      weights_V_TDATA_int_regslice(47) => weights_V_TDATA_int_regslice(255),
      weights_V_TDATA_int_regslice(46 downto 45) => weights_V_TDATA_int_regslice(246 downto 245),
      weights_V_TDATA_int_regslice(44) => weights_V_TDATA_int_regslice(239),
      weights_V_TDATA_int_regslice(43 downto 42) => weights_V_TDATA_int_regslice(230 downto 229),
      weights_V_TDATA_int_regslice(41) => weights_V_TDATA_int_regslice(223),
      weights_V_TDATA_int_regslice(40 downto 39) => weights_V_TDATA_int_regslice(214 downto 213),
      weights_V_TDATA_int_regslice(38) => weights_V_TDATA_int_regslice(207),
      weights_V_TDATA_int_regslice(37 downto 36) => weights_V_TDATA_int_regslice(198 downto 197),
      weights_V_TDATA_int_regslice(35) => weights_V_TDATA_int_regslice(191),
      weights_V_TDATA_int_regslice(34 downto 33) => weights_V_TDATA_int_regslice(182 downto 181),
      weights_V_TDATA_int_regslice(32) => weights_V_TDATA_int_regslice(175),
      weights_V_TDATA_int_regslice(31 downto 30) => weights_V_TDATA_int_regslice(166 downto 165),
      weights_V_TDATA_int_regslice(29) => weights_V_TDATA_int_regslice(159),
      weights_V_TDATA_int_regslice(28 downto 27) => weights_V_TDATA_int_regslice(150 downto 149),
      weights_V_TDATA_int_regslice(26) => weights_V_TDATA_int_regslice(143),
      weights_V_TDATA_int_regslice(25 downto 24) => weights_V_TDATA_int_regslice(134 downto 133),
      weights_V_TDATA_int_regslice(23) => weights_V_TDATA_int_regslice(127),
      weights_V_TDATA_int_regslice(22 downto 21) => weights_V_TDATA_int_regslice(118 downto 117),
      weights_V_TDATA_int_regslice(20) => weights_V_TDATA_int_regslice(111),
      weights_V_TDATA_int_regslice(19 downto 18) => weights_V_TDATA_int_regslice(102 downto 101),
      weights_V_TDATA_int_regslice(17) => weights_V_TDATA_int_regslice(95),
      weights_V_TDATA_int_regslice(16 downto 15) => weights_V_TDATA_int_regslice(86 downto 85),
      weights_V_TDATA_int_regslice(14) => weights_V_TDATA_int_regslice(79),
      weights_V_TDATA_int_regslice(13 downto 12) => weights_V_TDATA_int_regslice(70 downto 69),
      weights_V_TDATA_int_regslice(11) => weights_V_TDATA_int_regslice(63),
      weights_V_TDATA_int_regslice(10 downto 9) => weights_V_TDATA_int_regslice(54 downto 53),
      weights_V_TDATA_int_regslice(8) => weights_V_TDATA_int_regslice(47),
      weights_V_TDATA_int_regslice(7 downto 6) => weights_V_TDATA_int_regslice(38 downto 37),
      weights_V_TDATA_int_regslice(5) => weights_V_TDATA_int_regslice(31),
      weights_V_TDATA_int_regslice(4 downto 3) => weights_V_TDATA_int_regslice(22 downto 21),
      weights_V_TDATA_int_regslice(2) => weights_V_TDATA_int_regslice(15),
      weights_V_TDATA_int_regslice(1 downto 0) => weights_V_TDATA_int_regslice(6 downto 5),
      weights_V_TVALID_int_regslice => weights_V_TVALID_int_regslice,
      xor_ln1019_1019_fu_16062_p2 => xor_ln1019_1019_fu_16062_p2,
      xor_ln1019_123_fu_4078_p2 => xor_ln1019_123_fu_4078_p2,
      xor_ln1019_155_fu_4506_p2 => xor_ln1019_155_fu_4506_p2,
      xor_ln1019_187_fu_4934_p2 => xor_ln1019_187_fu_4934_p2,
      xor_ln1019_219_fu_5362_p2 => xor_ln1019_219_fu_5362_p2,
      xor_ln1019_251_fu_5790_p2 => xor_ln1019_251_fu_5790_p2,
      xor_ln1019_27_fu_2778_p2 => xor_ln1019_27_fu_2778_p2,
      xor_ln1019_283_fu_6218_p2 => xor_ln1019_283_fu_6218_p2,
      xor_ln1019_315_fu_6646_p2 => xor_ln1019_315_fu_6646_p2,
      xor_ln1019_347_fu_7074_p2 => xor_ln1019_347_fu_7074_p2,
      xor_ln1019_379_fu_7502_p2 => xor_ln1019_379_fu_7502_p2,
      xor_ln1019_411_fu_7930_p2 => xor_ln1019_411_fu_7930_p2,
      xor_ln1019_443_fu_8358_p2 => xor_ln1019_443_fu_8358_p2,
      xor_ln1019_475_fu_8786_p2 => xor_ln1019_475_fu_8786_p2,
      xor_ln1019_507_fu_9214_p2 => xor_ln1019_507_fu_9214_p2,
      xor_ln1019_539_fu_9642_p2 => xor_ln1019_539_fu_9642_p2,
      xor_ln1019_571_fu_10070_p2 => xor_ln1019_571_fu_10070_p2,
      xor_ln1019_59_fu_3222_p2 => xor_ln1019_59_fu_3222_p2,
      xor_ln1019_603_fu_10498_p2 => xor_ln1019_603_fu_10498_p2,
      xor_ln1019_635_fu_10926_p2 => xor_ln1019_635_fu_10926_p2,
      xor_ln1019_667_fu_11354_p2 => xor_ln1019_667_fu_11354_p2,
      xor_ln1019_699_fu_11782_p2 => xor_ln1019_699_fu_11782_p2,
      xor_ln1019_731_fu_12210_p2 => xor_ln1019_731_fu_12210_p2,
      xor_ln1019_763_fu_12638_p2 => xor_ln1019_763_fu_12638_p2,
      xor_ln1019_795_fu_13066_p2 => xor_ln1019_795_fu_13066_p2,
      xor_ln1019_827_fu_13494_p2 => xor_ln1019_827_fu_13494_p2,
      xor_ln1019_859_fu_13922_p2 => xor_ln1019_859_fu_13922_p2,
      xor_ln1019_891_fu_14350_p2 => xor_ln1019_891_fu_14350_p2,
      xor_ln1019_91_fu_3650_p2 => xor_ln1019_91_fu_3650_p2,
      xor_ln1019_923_fu_14778_p2 => xor_ln1019_923_fu_14778_p2,
      xor_ln1019_955_fu_15206_p2 => xor_ln1019_955_fu_15206_p2,
      xor_ln1019_987_fu_15634_p2 => xor_ln1019_987_fu_15634_p2
    );
grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_38,
      Q => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      R => ap_rst_n_inv
    );
\icmp_ln249_reg_20653[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => icmp_ln249_fu_1803_p2,
      I1 => ap_condition_14012,
      I2 => icmp_ln249_reg_20653,
      O => \icmp_ln249_reg_20653[0]_i_1_n_3\
    );
\icmp_ln249_reg_20653_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => icmp_ln249_reg_20653,
      I1 => ap_NS_iter2_fsm1,
      I2 => icmp_ln249_reg_20653_pp0_iter1_reg,
      O => \icmp_ln249_reg_20653_pp0_iter1_reg[0]_i_1_n_3\
    );
\icmp_ln290_reg_21981_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => icmp_ln290_reg_21981,
      I1 => ap_NS_iter2_fsm1,
      I2 => icmp_ln290_reg_21981_pp0_iter1_reg,
      O => \icmp_ln290_reg_21981_pp0_iter1_reg[0]_i_1_n_3\
    );
regslice_both_in0_V_U: entity work.top_StreamingDataflowPartition_1_0_MatrixVectorActivation_0_regslice_both
     port map (
      \B_V_data_1_payload_B_reg[15]_0\(15 downto 0) => B_V_data_1_payload_B(15 downto 0),
      \B_V_data_1_payload_B_reg[15]_1\(15 downto 0) => in0_V_TDATA_int_regslice(15 downto 0),
      B_V_data_1_sel => B_V_data_1_sel,
      \B_V_data_1_state_reg[1]_0\ => in0_V_TREADY,
      Q(15 downto 0) => B_V_data_1_payload_A(15 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in0_V_TDATA(15 downto 0) => in0_V_TDATA(15 downto 0),
      in0_V_TREADY_int_regslice => in0_V_TREADY_int_regslice,
      in0_V_TVALID => in0_V_TVALID,
      in0_V_TVALID_int_regslice => in0_V_TVALID_int_regslice
    );
regslice_both_out_V_U: entity work.\top_StreamingDataflowPartition_1_0_MatrixVectorActivation_0_regslice_both__parameterized1\
     port map (
      \B_V_data_1_payload_A_reg[31]_0\(31 downto 0) => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TDATA(31 downto 0),
      B_V_data_1_sel_wr => B_V_data_1_sel_wr,
      B_V_data_1_sel_wr_reg_0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_37,
      \B_V_data_1_state_reg[0]_0\ => \B_V_data_1_state_reg[0]\,
      D(0) => ap_NS_fsm(0),
      Q(0) => ap_CS_fsm_state4,
      ap_NS_fsm10_out => ap_NS_fsm10_out,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TVALID => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TVALID,
      out_V_TDATA(31 downto 0) => out_V_TDATA(31 downto 0),
      out_V_TREADY => out_V_TREADY,
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice
    );
regslice_both_weights_V_U: entity work.\top_StreamingDataflowPartition_1_0_MatrixVectorActivation_0_regslice_both__parameterized0\
     port map (
      \B_V_data_1_payload_B_reg[100]_0\(1 downto 0) => add_ln840_106_fu_5430_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[103]_0\(1 downto 0) => add_ln840_100_fu_5412_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[105]_0\(1 downto 0) => add_ln840_103_fu_5418_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[107]_0\(1 downto 0) => add_ln840_99_fu_5406_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[110]_0\(1 downto 0) => add_ln840_97_fu_5400_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[114]_0\(1 downto 0) => add_ln840_120_fu_5852_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[116]_0\(1 downto 0) => add_ln840_122_fu_5858_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[119]_0\(1 downto 0) => add_ln840_116_fu_5840_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[11]_0\(1 downto 0) => add_ln840_3_fu_2838_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[121]_0\(1 downto 0) => add_ln840_119_fu_5846_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[123]_0\(1 downto 0) => add_ln840_115_fu_5834_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[126]_0\(1 downto 0) => add_ln840_113_fu_5828_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[130]_0\(1 downto 0) => add_ln840_136_fu_6280_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[132]_0\(1 downto 0) => add_ln840_138_fu_6286_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[135]_0\(1 downto 0) => add_ln840_132_fu_6268_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[137]_0\(1 downto 0) => add_ln840_135_fu_6274_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[139]_0\(1 downto 0) => add_ln840_131_fu_6262_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[142]_0\(1 downto 0) => add_ln840_129_fu_6256_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[146]_0\(1 downto 0) => add_ln840_152_fu_6708_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[148]_0\(1 downto 0) => add_ln840_154_fu_6714_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[14]_0\(1 downto 0) => add_ln840_1_fu_2832_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[151]_0\(1 downto 0) => add_ln840_148_fu_6696_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[153]_0\(1 downto 0) => add_ln840_151_fu_6702_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[155]_0\(1 downto 0) => add_ln840_147_fu_6690_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[158]_0\(1 downto 0) => add_ln840_145_fu_6684_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[162]_0\(1 downto 0) => add_ln840_168_fu_7136_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[164]_0\(1 downto 0) => add_ln840_170_fu_7142_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[167]_0\(1 downto 0) => add_ln840_164_fu_7124_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[169]_0\(1 downto 0) => add_ln840_167_fu_7130_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[171]_0\(1 downto 0) => add_ln840_163_fu_7118_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[174]_0\(1 downto 0) => add_ln840_161_fu_7112_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[178]_0\(1 downto 0) => add_ln840_184_fu_7564_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[180]_0\(1 downto 0) => add_ln840_186_fu_7570_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[183]_0\(1 downto 0) => add_ln840_180_fu_7552_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[185]_0\(1 downto 0) => add_ln840_183_fu_7558_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[187]_0\(1 downto 0) => add_ln840_179_fu_7546_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[18]_0\(1 downto 0) => add_ln840_24_fu_3284_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[190]_0\(1 downto 0) => add_ln840_177_fu_7540_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[194]_0\(1 downto 0) => add_ln840_200_fu_7992_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[196]_0\(1 downto 0) => add_ln840_202_fu_7998_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[199]_0\(1 downto 0) => add_ln840_196_fu_7980_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[201]_0\(1 downto 0) => add_ln840_199_fu_7986_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[203]_0\(1 downto 0) => add_ln840_195_fu_7974_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[206]_0\(1 downto 0) => add_ln840_193_fu_7968_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[20]_0\(1 downto 0) => add_ln840_26_fu_3290_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[210]_0\(1 downto 0) => add_ln840_216_fu_8420_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[212]_0\(1 downto 0) => add_ln840_218_fu_8426_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[215]_0\(1 downto 0) => add_ln840_212_fu_8408_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[217]_0\(1 downto 0) => add_ln840_215_fu_8414_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[219]_0\(1 downto 0) => add_ln840_211_fu_8402_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[222]_0\(1 downto 0) => add_ln840_209_fu_8396_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[226]_0\(1 downto 0) => add_ln840_232_fu_8848_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[228]_0\(1 downto 0) => add_ln840_234_fu_8854_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[231]_0\(1 downto 0) => add_ln840_228_fu_8836_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[233]_0\(1 downto 0) => add_ln840_231_fu_8842_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[235]_0\(1 downto 0) => add_ln840_227_fu_8830_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[238]_0\(1 downto 0) => add_ln840_225_fu_8824_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[23]_0\(1 downto 0) => add_ln840_20_fu_3272_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[242]_0\(1 downto 0) => add_ln840_248_fu_9276_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[244]_0\(1 downto 0) => add_ln840_250_fu_9282_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[247]_0\(1 downto 0) => add_ln840_244_fu_9264_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[249]_0\(1 downto 0) => add_ln840_247_fu_9270_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[251]_0\(1 downto 0) => add_ln840_243_fu_9258_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[254]_0\(1 downto 0) => add_ln840_241_fu_9252_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[258]_0\(1 downto 0) => add_ln840_264_fu_9704_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[25]_0\(1 downto 0) => add_ln840_23_fu_3278_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[260]_0\(1 downto 0) => add_ln840_266_fu_9710_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[263]_0\(1 downto 0) => add_ln840_260_fu_9692_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[265]_0\(1 downto 0) => add_ln840_263_fu_9698_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[267]_0\(1 downto 0) => add_ln840_259_fu_9686_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[270]_0\(1 downto 0) => add_ln840_257_fu_9680_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[274]_0\(1 downto 0) => add_ln840_280_fu_10132_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[276]_0\(1 downto 0) => add_ln840_282_fu_10138_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[279]_0\(1 downto 0) => add_ln840_276_fu_10120_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[27]_0\(1 downto 0) => add_ln840_19_fu_3266_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[281]_0\(1 downto 0) => add_ln840_279_fu_10126_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[283]_0\(1 downto 0) => add_ln840_275_fu_10114_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[286]_0\(1 downto 0) => add_ln840_273_fu_10108_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[290]_0\(1 downto 0) => add_ln840_296_fu_10560_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[292]_0\(1 downto 0) => add_ln840_298_fu_10566_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[295]_0\(1 downto 0) => add_ln840_292_fu_10548_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[297]_0\(1 downto 0) => add_ln840_295_fu_10554_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[299]_0\(1 downto 0) => add_ln840_291_fu_10542_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[2]_0\(1 downto 0) => add_ln840_8_fu_2856_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[302]_0\(1 downto 0) => add_ln840_289_fu_10536_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[306]_0\(1 downto 0) => add_ln840_312_fu_10988_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[308]_0\(1 downto 0) => add_ln840_314_fu_10994_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[30]_0\(1 downto 0) => add_ln840_17_fu_3260_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[311]_0\(1 downto 0) => add_ln840_308_fu_10976_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[313]_0\(1 downto 0) => add_ln840_311_fu_10982_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[315]_0\(1 downto 0) => add_ln840_307_fu_10970_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[318]_0\(1 downto 0) => add_ln840_305_fu_10964_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[322]_0\(1 downto 0) => add_ln840_328_fu_11416_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[324]_0\(1 downto 0) => add_ln840_330_fu_11422_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[327]_0\(1 downto 0) => add_ln840_324_fu_11404_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[329]_0\(1 downto 0) => add_ln840_327_fu_11410_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[331]_0\(1 downto 0) => add_ln840_323_fu_11398_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[334]_0\(1 downto 0) => add_ln840_321_fu_11392_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[338]_0\(1 downto 0) => add_ln840_344_fu_11844_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[340]_0\(1 downto 0) => add_ln840_346_fu_11850_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[343]_0\(1 downto 0) => add_ln840_340_fu_11832_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[345]_0\(1 downto 0) => add_ln840_343_fu_11838_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[347]_0\(1 downto 0) => add_ln840_339_fu_11826_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[34]_0\(1 downto 0) => add_ln840_40_fu_3712_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[350]_0\(1 downto 0) => add_ln840_337_fu_11820_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[354]_0\(1 downto 0) => add_ln840_360_fu_12272_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[356]_0\(1 downto 0) => add_ln840_362_fu_12278_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[359]_0\(1 downto 0) => add_ln840_356_fu_12260_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[361]_0\(1 downto 0) => add_ln840_359_fu_12266_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[363]_0\(1 downto 0) => add_ln840_355_fu_12254_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[366]_0\(1 downto 0) => add_ln840_353_fu_12248_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[36]_0\(1 downto 0) => add_ln840_42_fu_3718_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[370]_0\(1 downto 0) => add_ln840_376_fu_12700_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[372]_0\(1 downto 0) => add_ln840_378_fu_12706_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[375]_0\(1 downto 0) => add_ln840_372_fu_12688_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[377]_0\(1 downto 0) => add_ln840_375_fu_12694_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[379]_0\(1 downto 0) => add_ln840_371_fu_12682_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[382]_0\(1 downto 0) => add_ln840_369_fu_12676_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[386]_0\(1 downto 0) => add_ln840_392_fu_13128_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[388]_0\(1 downto 0) => add_ln840_394_fu_13134_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[391]_0\(1 downto 0) => add_ln840_388_fu_13116_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[393]_0\(1 downto 0) => add_ln840_391_fu_13122_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[395]_0\(1 downto 0) => add_ln840_387_fu_13110_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[398]_0\(1 downto 0) => add_ln840_385_fu_13104_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[39]_0\(1 downto 0) => add_ln840_36_fu_3700_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[402]_0\(1 downto 0) => add_ln840_408_fu_13556_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[404]_0\(1 downto 0) => add_ln840_410_fu_13562_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[407]_0\(1 downto 0) => add_ln840_404_fu_13544_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[409]_0\(1 downto 0) => add_ln840_407_fu_13550_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[411]_0\(1 downto 0) => add_ln840_403_fu_13538_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[414]_0\(1 downto 0) => add_ln840_401_fu_13532_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[418]_0\(1 downto 0) => add_ln840_424_fu_13984_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[41]_0\(1 downto 0) => add_ln840_39_fu_3706_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[420]_0\(1 downto 0) => add_ln840_426_fu_13990_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[423]_0\(1 downto 0) => add_ln840_420_fu_13972_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[425]_0\(1 downto 0) => add_ln840_423_fu_13978_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[427]_0\(1 downto 0) => add_ln840_419_fu_13966_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[430]_0\(1 downto 0) => add_ln840_417_fu_13960_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[434]_0\(1 downto 0) => add_ln840_440_fu_14412_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[436]_0\(1 downto 0) => add_ln840_442_fu_14418_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[439]_0\(1 downto 0) => add_ln840_436_fu_14400_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[43]_0\(1 downto 0) => add_ln840_35_fu_3694_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[441]_0\(1 downto 0) => add_ln840_439_fu_14406_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[443]_0\(1 downto 0) => add_ln840_435_fu_14394_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[446]_0\(1 downto 0) => add_ln840_433_fu_14388_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[450]_0\(1 downto 0) => add_ln840_456_fu_14840_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[452]_0\(1 downto 0) => add_ln840_458_fu_14846_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[455]_0\(1 downto 0) => add_ln840_452_fu_14828_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[457]_0\(1 downto 0) => add_ln840_455_fu_14834_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[459]_0\(1 downto 0) => add_ln840_451_fu_14822_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[462]_0\(1 downto 0) => add_ln840_449_fu_14816_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[466]_0\(1 downto 0) => add_ln840_472_fu_15268_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[468]_0\(1 downto 0) => add_ln840_474_fu_15274_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[46]_0\(1 downto 0) => add_ln840_33_fu_3688_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[471]_0\(1 downto 0) => add_ln840_468_fu_15256_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[473]_0\(1 downto 0) => add_ln840_471_fu_15262_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[475]_0\(1 downto 0) => add_ln840_467_fu_15250_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[478]_0\(1 downto 0) => add_ln840_465_fu_15244_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[482]_0\(1 downto 0) => add_ln840_488_fu_15696_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[484]_0\(1 downto 0) => add_ln840_490_fu_15702_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[487]_0\(1 downto 0) => add_ln840_484_fu_15684_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[489]_0\(1 downto 0) => add_ln840_487_fu_15690_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[491]_0\(1 downto 0) => add_ln840_483_fu_15678_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[494]_0\(1 downto 0) => add_ln840_481_fu_15672_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[498]_0\(1 downto 0) => add_ln840_504_fu_16124_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[4]_0\(1 downto 0) => add_ln840_10_fu_2862_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[500]_0\(1 downto 0) => add_ln840_506_fu_16130_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[503]_0\(1 downto 0) => add_ln840_500_fu_16112_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[505]_0\(1 downto 0) => add_ln840_503_fu_16118_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[507]_0\(1 downto 0) => add_ln840_499_fu_16106_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[50]_0\(1 downto 0) => add_ln840_56_fu_4140_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[510]_0\(1 downto 0) => add_ln840_497_fu_16100_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[511]_0\(95) => weights_V_TDATA_int_regslice(511),
      \B_V_data_1_payload_B_reg[511]_0\(94 downto 93) => weights_V_TDATA_int_regslice(502 downto 501),
      \B_V_data_1_payload_B_reg[511]_0\(92) => weights_V_TDATA_int_regslice(495),
      \B_V_data_1_payload_B_reg[511]_0\(91 downto 90) => weights_V_TDATA_int_regslice(486 downto 485),
      \B_V_data_1_payload_B_reg[511]_0\(89) => weights_V_TDATA_int_regslice(479),
      \B_V_data_1_payload_B_reg[511]_0\(88 downto 87) => weights_V_TDATA_int_regslice(470 downto 469),
      \B_V_data_1_payload_B_reg[511]_0\(86) => weights_V_TDATA_int_regslice(463),
      \B_V_data_1_payload_B_reg[511]_0\(85 downto 84) => weights_V_TDATA_int_regslice(454 downto 453),
      \B_V_data_1_payload_B_reg[511]_0\(83) => weights_V_TDATA_int_regslice(447),
      \B_V_data_1_payload_B_reg[511]_0\(82 downto 81) => weights_V_TDATA_int_regslice(438 downto 437),
      \B_V_data_1_payload_B_reg[511]_0\(80) => weights_V_TDATA_int_regslice(431),
      \B_V_data_1_payload_B_reg[511]_0\(79 downto 78) => weights_V_TDATA_int_regslice(422 downto 421),
      \B_V_data_1_payload_B_reg[511]_0\(77) => weights_V_TDATA_int_regslice(415),
      \B_V_data_1_payload_B_reg[511]_0\(76 downto 75) => weights_V_TDATA_int_regslice(406 downto 405),
      \B_V_data_1_payload_B_reg[511]_0\(74) => weights_V_TDATA_int_regslice(399),
      \B_V_data_1_payload_B_reg[511]_0\(73 downto 72) => weights_V_TDATA_int_regslice(390 downto 389),
      \B_V_data_1_payload_B_reg[511]_0\(71) => weights_V_TDATA_int_regslice(383),
      \B_V_data_1_payload_B_reg[511]_0\(70 downto 69) => weights_V_TDATA_int_regslice(374 downto 373),
      \B_V_data_1_payload_B_reg[511]_0\(68) => weights_V_TDATA_int_regslice(367),
      \B_V_data_1_payload_B_reg[511]_0\(67 downto 66) => weights_V_TDATA_int_regslice(358 downto 357),
      \B_V_data_1_payload_B_reg[511]_0\(65) => weights_V_TDATA_int_regslice(351),
      \B_V_data_1_payload_B_reg[511]_0\(64 downto 63) => weights_V_TDATA_int_regslice(342 downto 341),
      \B_V_data_1_payload_B_reg[511]_0\(62) => weights_V_TDATA_int_regslice(335),
      \B_V_data_1_payload_B_reg[511]_0\(61 downto 60) => weights_V_TDATA_int_regslice(326 downto 325),
      \B_V_data_1_payload_B_reg[511]_0\(59) => weights_V_TDATA_int_regslice(319),
      \B_V_data_1_payload_B_reg[511]_0\(58 downto 57) => weights_V_TDATA_int_regslice(310 downto 309),
      \B_V_data_1_payload_B_reg[511]_0\(56) => weights_V_TDATA_int_regslice(303),
      \B_V_data_1_payload_B_reg[511]_0\(55 downto 54) => weights_V_TDATA_int_regslice(294 downto 293),
      \B_V_data_1_payload_B_reg[511]_0\(53) => weights_V_TDATA_int_regslice(287),
      \B_V_data_1_payload_B_reg[511]_0\(52 downto 51) => weights_V_TDATA_int_regslice(278 downto 277),
      \B_V_data_1_payload_B_reg[511]_0\(50) => weights_V_TDATA_int_regslice(271),
      \B_V_data_1_payload_B_reg[511]_0\(49 downto 48) => weights_V_TDATA_int_regslice(262 downto 261),
      \B_V_data_1_payload_B_reg[511]_0\(47) => weights_V_TDATA_int_regslice(255),
      \B_V_data_1_payload_B_reg[511]_0\(46 downto 45) => weights_V_TDATA_int_regslice(246 downto 245),
      \B_V_data_1_payload_B_reg[511]_0\(44) => weights_V_TDATA_int_regslice(239),
      \B_V_data_1_payload_B_reg[511]_0\(43 downto 42) => weights_V_TDATA_int_regslice(230 downto 229),
      \B_V_data_1_payload_B_reg[511]_0\(41) => weights_V_TDATA_int_regslice(223),
      \B_V_data_1_payload_B_reg[511]_0\(40 downto 39) => weights_V_TDATA_int_regslice(214 downto 213),
      \B_V_data_1_payload_B_reg[511]_0\(38) => weights_V_TDATA_int_regslice(207),
      \B_V_data_1_payload_B_reg[511]_0\(37 downto 36) => weights_V_TDATA_int_regslice(198 downto 197),
      \B_V_data_1_payload_B_reg[511]_0\(35) => weights_V_TDATA_int_regslice(191),
      \B_V_data_1_payload_B_reg[511]_0\(34 downto 33) => weights_V_TDATA_int_regslice(182 downto 181),
      \B_V_data_1_payload_B_reg[511]_0\(32) => weights_V_TDATA_int_regslice(175),
      \B_V_data_1_payload_B_reg[511]_0\(31 downto 30) => weights_V_TDATA_int_regslice(166 downto 165),
      \B_V_data_1_payload_B_reg[511]_0\(29) => weights_V_TDATA_int_regslice(159),
      \B_V_data_1_payload_B_reg[511]_0\(28 downto 27) => weights_V_TDATA_int_regslice(150 downto 149),
      \B_V_data_1_payload_B_reg[511]_0\(26) => weights_V_TDATA_int_regslice(143),
      \B_V_data_1_payload_B_reg[511]_0\(25 downto 24) => weights_V_TDATA_int_regslice(134 downto 133),
      \B_V_data_1_payload_B_reg[511]_0\(23) => weights_V_TDATA_int_regslice(127),
      \B_V_data_1_payload_B_reg[511]_0\(22 downto 21) => weights_V_TDATA_int_regslice(118 downto 117),
      \B_V_data_1_payload_B_reg[511]_0\(20) => weights_V_TDATA_int_regslice(111),
      \B_V_data_1_payload_B_reg[511]_0\(19 downto 18) => weights_V_TDATA_int_regslice(102 downto 101),
      \B_V_data_1_payload_B_reg[511]_0\(17) => weights_V_TDATA_int_regslice(95),
      \B_V_data_1_payload_B_reg[511]_0\(16 downto 15) => weights_V_TDATA_int_regslice(86 downto 85),
      \B_V_data_1_payload_B_reg[511]_0\(14) => weights_V_TDATA_int_regslice(79),
      \B_V_data_1_payload_B_reg[511]_0\(13 downto 12) => weights_V_TDATA_int_regslice(70 downto 69),
      \B_V_data_1_payload_B_reg[511]_0\(11) => weights_V_TDATA_int_regslice(63),
      \B_V_data_1_payload_B_reg[511]_0\(10 downto 9) => weights_V_TDATA_int_regslice(54 downto 53),
      \B_V_data_1_payload_B_reg[511]_0\(8) => weights_V_TDATA_int_regslice(47),
      \B_V_data_1_payload_B_reg[511]_0\(7 downto 6) => weights_V_TDATA_int_regslice(38 downto 37),
      \B_V_data_1_payload_B_reg[511]_0\(5) => weights_V_TDATA_int_regslice(31),
      \B_V_data_1_payload_B_reg[511]_0\(4 downto 3) => weights_V_TDATA_int_regslice(22 downto 21),
      \B_V_data_1_payload_B_reg[511]_0\(2) => weights_V_TDATA_int_regslice(15),
      \B_V_data_1_payload_B_reg[511]_0\(1 downto 0) => weights_V_TDATA_int_regslice(6 downto 5),
      \B_V_data_1_payload_B_reg[52]_0\(1 downto 0) => add_ln840_58_fu_4146_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[55]_0\(1 downto 0) => add_ln840_52_fu_4128_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[57]_0\(1 downto 0) => add_ln840_55_fu_4134_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[59]_0\(1 downto 0) => add_ln840_51_fu_4122_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[62]_0\(1 downto 0) => add_ln840_49_fu_4116_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[66]_0\(1 downto 0) => add_ln840_72_fu_4568_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[68]_0\(1 downto 0) => add_ln840_74_fu_4574_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[71]_0\(1 downto 0) => add_ln840_68_fu_4556_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[73]_0\(1 downto 0) => add_ln840_71_fu_4562_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[75]_0\(1 downto 0) => add_ln840_67_fu_4550_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[78]_0\(1 downto 0) => add_ln840_65_fu_4544_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[7]_0\(1 downto 0) => add_ln840_4_fu_2844_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[82]_0\(1 downto 0) => add_ln840_88_fu_4996_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[84]_0\(1 downto 0) => add_ln840_90_fu_5002_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[87]_0\(1 downto 0) => add_ln840_84_fu_4984_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[89]_0\(1 downto 0) => add_ln840_87_fu_4990_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[91]_0\(1 downto 0) => add_ln840_83_fu_4978_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[94]_0\(1 downto 0) => add_ln840_81_fu_4972_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[98]_0\(1 downto 0) => add_ln840_104_fu_5424_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[9]_0\(1 downto 0) => add_ln840_7_fu_2850_p2(1 downto 0),
      \B_V_data_1_state_reg[1]_0\ => weights_V_TREADY,
      Q(0) => ap_CS_fsm_state3,
      \add_ln840_497_reg_21946_reg[0]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_17,
      \add_ln840_497_reg_21946_reg[0]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_19,
      \add_ln840_499_reg_21951_reg[0]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_20,
      \add_ln840_499_reg_21951_reg[0]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_23,
      \add_ln840_500_reg_21956_reg[0]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_24,
      \add_ln840_500_reg_21956_reg[0]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_21,
      \add_ln840_503_reg_21961_reg[0]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_22,
      \add_ln840_503_reg_21961_reg[0]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_29,
      \add_ln840_504_reg_21966_reg[0]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_27,
      \add_ln840_504_reg_21966_reg[0]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_28,
      \add_ln840_506_reg_21971_reg[0]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_25,
      \add_ln840_506_reg_21971_reg[0]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_26,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      i_fu_1274 => i_fu_1274,
      weights_V_TDATA(511 downto 0) => weights_V_TDATA(511 downto 0),
      weights_V_TVALID => weights_V_TVALID,
      weights_V_TVALID_int_regslice => weights_V_TVALID_int_regslice,
      xor_ln1019_1019_fu_16062_p2 => xor_ln1019_1019_fu_16062_p2,
      \xor_ln1019_1019_reg_21941_reg[0]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_18,
      xor_ln1019_123_fu_4078_p2 => xor_ln1019_123_fu_4078_p2,
      xor_ln1019_155_fu_4506_p2 => xor_ln1019_155_fu_4506_p2,
      xor_ln1019_187_fu_4934_p2 => xor_ln1019_187_fu_4934_p2,
      xor_ln1019_219_fu_5362_p2 => xor_ln1019_219_fu_5362_p2,
      xor_ln1019_251_fu_5790_p2 => xor_ln1019_251_fu_5790_p2,
      xor_ln1019_27_fu_2778_p2 => xor_ln1019_27_fu_2778_p2,
      xor_ln1019_283_fu_6218_p2 => xor_ln1019_283_fu_6218_p2,
      xor_ln1019_315_fu_6646_p2 => xor_ln1019_315_fu_6646_p2,
      xor_ln1019_347_fu_7074_p2 => xor_ln1019_347_fu_7074_p2,
      xor_ln1019_379_fu_7502_p2 => xor_ln1019_379_fu_7502_p2,
      xor_ln1019_411_fu_7930_p2 => xor_ln1019_411_fu_7930_p2,
      xor_ln1019_443_fu_8358_p2 => xor_ln1019_443_fu_8358_p2,
      xor_ln1019_475_fu_8786_p2 => xor_ln1019_475_fu_8786_p2,
      xor_ln1019_507_fu_9214_p2 => xor_ln1019_507_fu_9214_p2,
      xor_ln1019_539_fu_9642_p2 => xor_ln1019_539_fu_9642_p2,
      xor_ln1019_571_fu_10070_p2 => xor_ln1019_571_fu_10070_p2,
      xor_ln1019_59_fu_3222_p2 => xor_ln1019_59_fu_3222_p2,
      xor_ln1019_603_fu_10498_p2 => xor_ln1019_603_fu_10498_p2,
      xor_ln1019_635_fu_10926_p2 => xor_ln1019_635_fu_10926_p2,
      xor_ln1019_667_fu_11354_p2 => xor_ln1019_667_fu_11354_p2,
      xor_ln1019_699_fu_11782_p2 => xor_ln1019_699_fu_11782_p2,
      xor_ln1019_731_fu_12210_p2 => xor_ln1019_731_fu_12210_p2,
      xor_ln1019_763_fu_12638_p2 => xor_ln1019_763_fu_12638_p2,
      xor_ln1019_795_fu_13066_p2 => xor_ln1019_795_fu_13066_p2,
      xor_ln1019_827_fu_13494_p2 => xor_ln1019_827_fu_13494_p2,
      xor_ln1019_859_fu_13922_p2 => xor_ln1019_859_fu_13922_p2,
      xor_ln1019_891_fu_14350_p2 => xor_ln1019_891_fu_14350_p2,
      xor_ln1019_91_fu_3650_p2 => xor_ln1019_91_fu_3650_p2,
      xor_ln1019_923_fu_14778_p2 => xor_ln1019_923_fu_14778_p2,
      xor_ln1019_955_fu_15206_p2 => xor_ln1019_955_fu_15206_p2,
      xor_ln1019_987_fu_15634_p2 => xor_ln1019_987_fu_15634_p2
    );
\trunc_ln218_reg_21985[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2FFFFF00200000"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_15,
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_14,
      I2 => ap_condition_14012,
      I3 => icmp_ln249_fu_1803_p2,
      I4 => icmp_ln290_fu_16154_p2,
      I5 => trunc_ln218_reg_21985,
      O => \trunc_ln218_reg_21985[0]_i_1_n_3\
    );
\trunc_ln218_reg_21985_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trunc_ln218_reg_21985,
      I1 => ap_NS_iter2_fsm1,
      I2 => trunc_ln218_reg_21985_pp0_iter1_reg,
      O => \trunc_ln218_reg_21985_pp0_iter1_reg[0]_i_1_n_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_MatrixVectorActivation_1 is
  port (
    in0_V_TREADY : out STD_LOGIC;
    weights_V_TREADY : out STD_LOGIC;
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_rst_n : in STD_LOGIC;
    out_V_TREADY : in STD_LOGIC;
    weights_V_TVALID : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_MatrixVectorActivation_1 : entity is "MatrixVectorActivation_1";
end top_StreamingDataflowPartition_1_0_MatrixVectorActivation_1;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_MatrixVectorActivation_1 is
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 13 to 13 );
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 13 to 13 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal B_V_data_1_sel_wr01_out : STD_LOGIC;
  signal add_ln840_10_fu_989_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_12_fu_1001_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_17_fu_1387_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_1_fu_931_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_21_fu_1413_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln840_25_fu_1439_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln840_26_fu_1445_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_28_fu_1457_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_33_fu_1843_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_37_fu_1869_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln840_41_fu_1895_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln840_42_fu_1901_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_44_fu_1913_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_49_fu_2299_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_53_fu_2325_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln840_57_fu_2351_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln840_58_fu_2357_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_5_fu_957_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln840_60_fu_2369_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_9_fu_983_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ap_CS_fsm_reg_n_3_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_rst_n_inv : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_10 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_11 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_12 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_13 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_14 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_15 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_16 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_17 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_18 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_19 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_20 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_21 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_22 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_23 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_24 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_25 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_26 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_27 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_28 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_3 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_4 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_8 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_9 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_38_out_V_TDATA : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in0_V_TVALID_int_regslice : STD_LOGIC;
  signal out_V_TREADY_int_regslice : STD_LOGIC;
  signal regslice_both_in0_V_U_n_10 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_16 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_17 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_18 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_19 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_20 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_21 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_22 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_23 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_24 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_25 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_26 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_27 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_28 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_29 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_30 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_31 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_32 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_33 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_34 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_35 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_36 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_37 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_38 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_39 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_8 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_9 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_11 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_12 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_13 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_15 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_16 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_17 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_19 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_20 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_21 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_5 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_7 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_8 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_9 : STD_LOGIC;
  signal weights_V_TVALID_int_regslice : STD_LOGIC;
  signal xor_ln1019_123_fu_2261_p2 : STD_LOGIC;
  signal xor_ln1019_27_fu_877_p2 : STD_LOGIC;
  signal xor_ln1019_59_fu_1349_p2 : STD_LOGIC;
  signal xor_ln1019_91_fu_1805_p2 : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
begin
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => ap_CS_fsm_state4,
      I2 => ap_CS_fsm_state3,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
grp_Matrix_Vector_Activate_Stream_Batch_fu_38: entity work.top_StreamingDataflowPartition_1_0_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch
     port map (
      \B_V_data_1_payload_B_reg[13]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_8,
      B_V_data_1_sel => B_V_data_1_sel,
      B_V_data_1_sel_rd_reg => regslice_both_weights_V_U_n_5,
      B_V_data_1_sel_wr => B_V_data_1_sel_wr,
      B_V_data_1_sel_wr01_out => B_V_data_1_sel_wr01_out,
      \B_V_data_1_state_reg[1]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_26,
      D(1 downto 0) => ap_NS_fsm(3 downto 2),
      Q(2) => ap_CS_fsm_state3,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_3_[0]\,
      \add_i_i_i3_3_15132_fu_214_reg[7]_0\(3 downto 0) => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_out_V_TDATA(3 downto 0),
      \add_ln840_10_reg_2934_reg[1]_0\(1 downto 0) => add_ln840_10_fu_989_p2(1 downto 0),
      \add_ln840_12_reg_2939_reg[1]_0\(1 downto 0) => add_ln840_12_fu_1001_p2(1 downto 0),
      \add_ln840_17_reg_2949_reg[1]_0\(1 downto 0) => add_ln840_17_fu_1387_p2(1 downto 0),
      \add_ln840_1_reg_2919_reg[1]_0\(1 downto 0) => add_ln840_1_fu_931_p2(1 downto 0),
      \add_ln840_21_reg_2954_reg[2]_0\(2 downto 0) => add_ln840_21_fu_1413_p2(2 downto 0),
      \add_ln840_25_reg_2959_reg[2]_0\(2 downto 0) => add_ln840_25_fu_1439_p2(2 downto 0),
      \add_ln840_26_reg_2964_reg[1]_0\(1 downto 0) => add_ln840_26_fu_1445_p2(1 downto 0),
      \add_ln840_28_reg_2969_reg[1]_0\(1 downto 0) => add_ln840_28_fu_1457_p2(1 downto 0),
      \add_ln840_33_reg_2979_reg[1]_0\(1 downto 0) => add_ln840_33_fu_1843_p2(1 downto 0),
      \add_ln840_37_reg_2984_reg[2]_0\(2 downto 0) => add_ln840_37_fu_1869_p2(2 downto 0),
      \add_ln840_41_reg_2989_reg[2]_0\(2 downto 0) => add_ln840_41_fu_1895_p2(2 downto 0),
      \add_ln840_42_reg_2994_reg[1]_0\(1 downto 0) => add_ln840_42_fu_1901_p2(1 downto 0),
      \add_ln840_44_reg_2999_reg[1]_0\(1 downto 0) => add_ln840_44_fu_1913_p2(1 downto 0),
      \add_ln840_49_reg_3009_reg[1]_0\(1 downto 0) => add_ln840_49_fu_2299_p2(1 downto 0),
      \add_ln840_53_reg_3014_reg[2]_0\(2 downto 0) => add_ln840_53_fu_2325_p2(2 downto 0),
      \add_ln840_57_reg_3019_reg[2]_0\(2 downto 0) => add_ln840_57_fu_2351_p2(2 downto 0),
      \add_ln840_58_reg_3024_reg[1]_0\(1 downto 0) => add_ln840_58_fu_2357_p2(1 downto 0),
      \add_ln840_5_reg_2924_reg[2]_0\(2 downto 0) => add_ln840_5_fu_957_p2(2 downto 0),
      \add_ln840_60_reg_3029_reg[1]_0\(1 downto 0) => add_ln840_60_fu_2369_p2(1 downto 0),
      \add_ln840_9_reg_2929_reg[2]_0\(2 downto 0) => add_ln840_9_fu_983_p2(2 downto 0),
      \ap_CS_fsm_reg[1]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_25,
      \ap_CS_fsm_reg[2]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_27,
      \ap_CS_fsm_reg[2]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_28,
      \ap_CS_fsm_reg[3]\(0) => ap_NS_fsm(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg_reg => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_3,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg_reg_0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_4,
      \i_fu_198_reg[4]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_9,
      in0_V_TVALID_int_regslice => in0_V_TVALID_int_regslice,
      \inputBuf_V_1_fu_222_reg[15]_0\(15) => regslice_both_in0_V_U_n_24,
      \inputBuf_V_1_fu_222_reg[15]_0\(14) => regslice_both_in0_V_U_n_25,
      \inputBuf_V_1_fu_222_reg[15]_0\(13) => regslice_both_in0_V_U_n_26,
      \inputBuf_V_1_fu_222_reg[15]_0\(12) => regslice_both_in0_V_U_n_27,
      \inputBuf_V_1_fu_222_reg[15]_0\(11) => regslice_both_in0_V_U_n_28,
      \inputBuf_V_1_fu_222_reg[15]_0\(10) => regslice_both_in0_V_U_n_29,
      \inputBuf_V_1_fu_222_reg[15]_0\(9) => regslice_both_in0_V_U_n_30,
      \inputBuf_V_1_fu_222_reg[15]_0\(8) => regslice_both_in0_V_U_n_31,
      \inputBuf_V_1_fu_222_reg[15]_0\(7) => regslice_both_in0_V_U_n_32,
      \inputBuf_V_1_fu_222_reg[15]_0\(6) => regslice_both_in0_V_U_n_33,
      \inputBuf_V_1_fu_222_reg[15]_0\(5) => regslice_both_in0_V_U_n_34,
      \inputBuf_V_1_fu_222_reg[15]_0\(4) => regslice_both_in0_V_U_n_35,
      \inputBuf_V_1_fu_222_reg[15]_0\(3) => regslice_both_in0_V_U_n_36,
      \inputBuf_V_1_fu_222_reg[15]_0\(2) => regslice_both_in0_V_U_n_37,
      \inputBuf_V_1_fu_222_reg[15]_0\(1) => regslice_both_in0_V_U_n_38,
      \inputBuf_V_1_fu_222_reg[15]_0\(0) => regslice_both_in0_V_U_n_39,
      \inputBuf_V_3_fu_230_reg[0]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_15,
      \inputBuf_V_3_fu_230_reg[10]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_18,
      \inputBuf_V_3_fu_230_reg[11]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_19,
      \inputBuf_V_3_fu_230_reg[12]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_12,
      \inputBuf_V_3_fu_230_reg[14]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_13,
      \inputBuf_V_3_fu_230_reg[15]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_22,
      \inputBuf_V_3_fu_230_reg[1]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_16,
      \inputBuf_V_3_fu_230_reg[2]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_17,
      \inputBuf_V_3_fu_230_reg[3]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_10,
      \inputBuf_V_3_fu_230_reg[4]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_11,
      \inputBuf_V_3_fu_230_reg[5]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_23,
      \inputBuf_V_3_fu_230_reg[6]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_24,
      \inputBuf_V_3_fu_230_reg[7]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_21,
      \inputBuf_V_3_fu_230_reg[8]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_20,
      \inputBuf_V_3_fu_230_reg[9]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_14,
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice,
      weights_V_TVALID_int_regslice => weights_V_TVALID_int_regslice,
      xor_ln1019_123_fu_2261_p2 => xor_ln1019_123_fu_2261_p2,
      \xor_ln1019_123_reg_3004_reg[0]_0\(0) => B_V_data_1_payload_B(13),
      \xor_ln1019_123_reg_3004_reg[0]_1\(0) => B_V_data_1_payload_A(13),
      xor_ln1019_27_fu_877_p2 => xor_ln1019_27_fu_877_p2,
      xor_ln1019_59_fu_1349_p2 => xor_ln1019_59_fu_1349_p2,
      xor_ln1019_91_fu_1805_p2 => xor_ln1019_91_fu_1805_p2
    );
grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_25,
      Q => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      R => ap_rst_n_inv
    );
regslice_both_in0_V_U: entity work.top_StreamingDataflowPartition_1_0_MatrixVectorActivation_1_regslice_both
     port map (
      \B_V_data_1_payload_A_reg[13]_0\(0) => B_V_data_1_payload_A(13),
      \B_V_data_1_payload_B_reg[10]_0\ => regslice_both_in0_V_U_n_17,
      \B_V_data_1_payload_B_reg[12]_0\ => regslice_both_in0_V_U_n_21,
      \B_V_data_1_payload_B_reg[13]_0\(0) => B_V_data_1_payload_B(13),
      \B_V_data_1_payload_B_reg[14]_0\ => regslice_both_in0_V_U_n_20,
      \B_V_data_1_payload_B_reg[15]_0\ => regslice_both_in0_V_U_n_10,
      \B_V_data_1_payload_B_reg[15]_1\(0) => add_ln840_12_fu_1001_p2(0),
      \B_V_data_1_payload_B_reg[15]_2\(15) => regslice_both_in0_V_U_n_24,
      \B_V_data_1_payload_B_reg[15]_2\(14) => regslice_both_in0_V_U_n_25,
      \B_V_data_1_payload_B_reg[15]_2\(13) => regslice_both_in0_V_U_n_26,
      \B_V_data_1_payload_B_reg[15]_2\(12) => regslice_both_in0_V_U_n_27,
      \B_V_data_1_payload_B_reg[15]_2\(11) => regslice_both_in0_V_U_n_28,
      \B_V_data_1_payload_B_reg[15]_2\(10) => regslice_both_in0_V_U_n_29,
      \B_V_data_1_payload_B_reg[15]_2\(9) => regslice_both_in0_V_U_n_30,
      \B_V_data_1_payload_B_reg[15]_2\(8) => regslice_both_in0_V_U_n_31,
      \B_V_data_1_payload_B_reg[15]_2\(7) => regslice_both_in0_V_U_n_32,
      \B_V_data_1_payload_B_reg[15]_2\(6) => regslice_both_in0_V_U_n_33,
      \B_V_data_1_payload_B_reg[15]_2\(5) => regslice_both_in0_V_U_n_34,
      \B_V_data_1_payload_B_reg[15]_2\(4) => regslice_both_in0_V_U_n_35,
      \B_V_data_1_payload_B_reg[15]_2\(3) => regslice_both_in0_V_U_n_36,
      \B_V_data_1_payload_B_reg[15]_2\(2) => regslice_both_in0_V_U_n_37,
      \B_V_data_1_payload_B_reg[15]_2\(1) => regslice_both_in0_V_U_n_38,
      \B_V_data_1_payload_B_reg[15]_2\(0) => regslice_both_in0_V_U_n_39,
      \B_V_data_1_payload_B_reg[1]_0\ => regslice_both_in0_V_U_n_19,
      \B_V_data_1_payload_B_reg[2]_0\ => regslice_both_in0_V_U_n_18,
      \B_V_data_1_payload_B_reg[3]_0\ => regslice_both_in0_V_U_n_23,
      \B_V_data_1_payload_B_reg[4]_0\ => regslice_both_in0_V_U_n_22,
      \B_V_data_1_payload_B_reg[5]_0\(0) => add_ln840_60_fu_2369_p2(1),
      \B_V_data_1_payload_B_reg[5]_1\ => regslice_both_in0_V_U_n_8,
      \B_V_data_1_payload_B_reg[5]_2\(0) => add_ln840_44_fu_1913_p2(1),
      \B_V_data_1_payload_B_reg[5]_3\(0) => add_ln840_28_fu_1457_p2(1),
      \B_V_data_1_payload_B_reg[6]_0\ => regslice_both_in0_V_U_n_9,
      \B_V_data_1_payload_B_reg[7]_0\ => regslice_both_in0_V_U_n_16,
      B_V_data_1_sel => B_V_data_1_sel,
      B_V_data_1_sel_rd_reg_0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_28,
      \B_V_data_1_state_reg[0]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_3,
      \B_V_data_1_state_reg[1]_0\ => in0_V_TREADY,
      Q(0) => ap_CS_fsm_state3,
      \add_ln840_12_reg_2939_reg[0]\ => regslice_both_weights_V_U_n_19,
      \add_ln840_12_reg_2939_reg[0]_0\ => regslice_both_weights_V_U_n_20,
      \add_ln840_12_reg_2939_reg[0]_1\ => regslice_both_weights_V_U_n_21,
      \add_ln840_28_reg_2969_reg[1]\ => regslice_both_weights_V_U_n_15,
      \add_ln840_28_reg_2969_reg[1]_0\ => regslice_both_weights_V_U_n_16,
      \add_ln840_28_reg_2969_reg[1]_1\ => regslice_both_weights_V_U_n_17,
      \add_ln840_44_reg_2999_reg[1]\ => regslice_both_weights_V_U_n_11,
      \add_ln840_44_reg_2999_reg[1]_0\ => regslice_both_weights_V_U_n_12,
      \add_ln840_44_reg_2999_reg[1]_1\ => regslice_both_weights_V_U_n_13,
      \add_ln840_49_reg_3009_reg[0]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_13,
      \add_ln840_49_reg_3009_reg[0]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_12,
      \add_ln840_53_reg_3014_reg[0]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_21,
      \add_ln840_53_reg_3014_reg[0]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_18,
      \add_ln840_57_reg_3019_reg[0]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_17,
      \add_ln840_57_reg_3019_reg[0]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_16,
      \add_ln840_58_reg_3024_reg[0]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_11,
      \add_ln840_58_reg_3024_reg[0]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_10,
      \add_ln840_60_reg_3029_reg[1]\ => regslice_both_weights_V_U_n_7,
      \add_ln840_60_reg_3029_reg[1]_0\ => regslice_both_weights_V_U_n_8,
      \add_ln840_60_reg_3029_reg[1]_1\ => regslice_both_weights_V_U_n_9,
      \add_ln840_60_reg_3029_reg[1]_2\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_9,
      \add_ln840_60_reg_3029_reg[1]_3\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_24,
      \add_ln840_60_reg_3029_reg[1]_4\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_23,
      \add_ln840_60_reg_3029_reg[1]_5\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_22,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in0_V_TDATA(15 downto 0) => in0_V_TDATA(15 downto 0),
      in0_V_TVALID => in0_V_TVALID,
      in0_V_TVALID_int_regslice => in0_V_TVALID_int_regslice
    );
regslice_both_out_V_U: entity work.\top_StreamingDataflowPartition_1_0_MatrixVectorActivation_1_regslice_both__parameterized1\
     port map (
      \B_V_data_1_payload_A_reg[3]_0\(3 downto 0) => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_out_V_TDATA(3 downto 0),
      B_V_data_1_sel_wr => B_V_data_1_sel_wr,
      B_V_data_1_sel_wr01_out => B_V_data_1_sel_wr01_out,
      B_V_data_1_sel_wr_reg_0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_26,
      \B_V_data_1_state_reg[0]_0\ => \B_V_data_1_state_reg[0]\,
      D(0) => ap_NS_fsm(0),
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_V_TDATA(3 downto 0) => out_V_TDATA(3 downto 0),
      out_V_TREADY => out_V_TREADY,
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice
    );
regslice_both_weights_V_U: entity work.\top_StreamingDataflowPartition_1_0_MatrixVectorActivation_1_regslice_both__parameterized0\
     port map (
      \B_V_data_1_payload_B_reg[14]_0\(1 downto 0) => add_ln840_1_fu_931_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[15]_0\(0) => add_ln840_12_fu_1001_p2(1),
      \B_V_data_1_payload_B_reg[15]_1\ => regslice_both_weights_V_U_n_19,
      \B_V_data_1_payload_B_reg[20]_0\(1 downto 0) => add_ln840_26_fu_1445_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[21]_0\(0) => add_ln840_28_fu_1457_p2(0),
      \B_V_data_1_payload_B_reg[21]_1\ => regslice_both_weights_V_U_n_15,
      \B_V_data_1_payload_B_reg[22]_0\ => regslice_both_weights_V_U_n_16,
      \B_V_data_1_payload_B_reg[2]_0\(2 downto 0) => add_ln840_57_fu_2351_p2(2 downto 0),
      \B_V_data_1_payload_B_reg[2]_1\(2 downto 0) => add_ln840_41_fu_1895_p2(2 downto 0),
      \B_V_data_1_payload_B_reg[2]_2\(2 downto 0) => add_ln840_25_fu_1439_p2(2 downto 0),
      \B_V_data_1_payload_B_reg[2]_3\(2 downto 0) => add_ln840_9_fu_983_p2(2 downto 0),
      \B_V_data_1_payload_B_reg[30]_0\(1 downto 0) => add_ln840_17_fu_1387_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[31]_0\ => regslice_both_weights_V_U_n_17,
      \B_V_data_1_payload_B_reg[36]_0\(1 downto 0) => add_ln840_42_fu_1901_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[37]_0\(0) => add_ln840_44_fu_1913_p2(0),
      \B_V_data_1_payload_B_reg[37]_1\ => regslice_both_weights_V_U_n_11,
      \B_V_data_1_payload_B_reg[38]_0\ => regslice_both_weights_V_U_n_12,
      \B_V_data_1_payload_B_reg[46]_0\(1 downto 0) => add_ln840_33_fu_1843_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[47]_0\ => regslice_both_weights_V_U_n_13,
      \B_V_data_1_payload_B_reg[4]_0\(1 downto 0) => add_ln840_10_fu_989_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[52]_0\(1 downto 0) => add_ln840_58_fu_2357_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[53]_0\(0) => add_ln840_60_fu_2369_p2(0),
      \B_V_data_1_payload_B_reg[53]_1\ => regslice_both_weights_V_U_n_7,
      \B_V_data_1_payload_B_reg[54]_0\ => regslice_both_weights_V_U_n_8,
      \B_V_data_1_payload_B_reg[5]_0\ => regslice_both_weights_V_U_n_21,
      \B_V_data_1_payload_B_reg[62]_0\(1 downto 0) => add_ln840_49_fu_2299_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[63]_0\ => regslice_both_weights_V_U_n_9,
      \B_V_data_1_payload_B_reg[6]_0\ => regslice_both_weights_V_U_n_20,
      \B_V_data_1_payload_B_reg[7]_0\(2 downto 0) => add_ln840_53_fu_2325_p2(2 downto 0),
      \B_V_data_1_payload_B_reg[7]_1\(2 downto 0) => add_ln840_37_fu_1869_p2(2 downto 0),
      \B_V_data_1_payload_B_reg[7]_2\(2 downto 0) => add_ln840_21_fu_1413_p2(2 downto 0),
      \B_V_data_1_payload_B_reg[7]_3\(2 downto 0) => add_ln840_5_fu_957_p2(2 downto 0),
      B_V_data_1_sel_rd_reg_0 => regslice_both_weights_V_U_n_5,
      B_V_data_1_sel_rd_reg_1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_27,
      \B_V_data_1_state_reg[0]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_4,
      \B_V_data_1_state_reg[1]_0\ => weights_V_TREADY,
      Q(0) => ap_CS_fsm_state3,
      \add_ln840_49_reg_3009_reg[0]\ => regslice_both_in0_V_U_n_20,
      \add_ln840_49_reg_3009_reg[0]_0\ => regslice_both_in0_V_U_n_21,
      \add_ln840_53_reg_3014_reg[0]\ => regslice_both_in0_V_U_n_17,
      \add_ln840_53_reg_3014_reg[0]_0\ => regslice_both_in0_V_U_n_16,
      \add_ln840_53_reg_3014_reg[2]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_20,
      \add_ln840_53_reg_3014_reg[2]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_9,
      \add_ln840_53_reg_3014_reg[2]_1\(3) => regslice_both_in0_V_U_n_28,
      \add_ln840_53_reg_3014_reg[2]_1\(2) => regslice_both_in0_V_U_n_30,
      \add_ln840_53_reg_3014_reg[2]_1\(1) => regslice_both_in0_V_U_n_31,
      \add_ln840_53_reg_3014_reg[2]_1\(0) => regslice_both_in0_V_U_n_39,
      \add_ln840_53_reg_3014_reg[2]_2\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_19,
      \add_ln840_57_reg_3019_reg[0]\ => regslice_both_in0_V_U_n_19,
      \add_ln840_57_reg_3019_reg[0]_0\ => regslice_both_in0_V_U_n_18,
      \add_ln840_57_reg_3019_reg[2]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_15,
      \add_ln840_57_reg_3019_reg[2]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_14,
      \add_ln840_58_reg_3024_reg[0]\ => regslice_both_in0_V_U_n_22,
      \add_ln840_58_reg_3024_reg[0]_0\ => regslice_both_in0_V_U_n_23,
      \add_ln840_60_reg_3029_reg[0]\ => regslice_both_in0_V_U_n_8,
      \add_ln840_60_reg_3029_reg[0]_0\ => regslice_both_in0_V_U_n_9,
      \add_ln840_60_reg_3029_reg[0]_1\ => regslice_both_in0_V_U_n_10,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      weights_V_TDATA(63 downto 0) => weights_V_TDATA(63 downto 0),
      weights_V_TVALID => weights_V_TVALID,
      weights_V_TVALID_int_regslice => weights_V_TVALID_int_regslice,
      xor_ln1019_123_fu_2261_p2 => xor_ln1019_123_fu_2261_p2,
      \xor_ln1019_123_reg_3004_reg[0]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_8,
      xor_ln1019_27_fu_877_p2 => xor_ln1019_27_fu_877_p2,
      xor_ln1019_59_fu_1349_p2 => xor_ln1019_59_fu_1349_p2,
      xor_ln1019_91_fu_1805_p2 => xor_ln1019_91_fu_1805_p2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_MatrixVectorActivation_2 is
  port (
    in0_V_TREADY : out STD_LOGIC;
    weights_V_TREADY : out STD_LOGIC;
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_rst_n : in STD_LOGIC;
    out_V_TREADY : in STD_LOGIC;
    weights_V_TVALID : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_MatrixVectorActivation_2 : entity is "MatrixVectorActivation_2";
end top_StreamingDataflowPartition_1_0_MatrixVectorActivation_2;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_MatrixVectorActivation_2 is
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 13 to 13 );
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 13 to 13 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal B_V_data_1_sel_wr01_out : STD_LOGIC;
  signal add_ln840_10_fu_989_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_12_fu_1001_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_17_fu_1387_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_1_fu_931_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_21_fu_1413_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln840_25_fu_1439_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln840_26_fu_1445_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_28_fu_1457_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_33_fu_1843_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_37_fu_1869_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln840_41_fu_1895_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln840_42_fu_1901_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_44_fu_1913_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_49_fu_2299_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_53_fu_2325_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln840_57_fu_2351_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln840_58_fu_2357_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_5_fu_957_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln840_60_fu_2369_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_9_fu_983_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ap_CS_fsm_reg_n_3_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_rst_n_inv : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_10 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_11 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_12 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_13 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_14 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_15 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_16 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_17 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_18 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_19 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_20 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_21 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_22 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_23 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_24 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_25 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_26 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_27 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_28 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_3 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_4 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_8 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_9 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_38_out_V_TDATA : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in0_V_TVALID_int_regslice : STD_LOGIC;
  signal out_V_TREADY_int_regslice : STD_LOGIC;
  signal regslice_both_in0_V_U_n_10 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_16 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_17 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_18 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_19 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_20 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_21 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_22 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_23 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_24 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_25 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_26 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_27 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_28 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_29 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_30 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_31 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_32 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_33 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_34 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_35 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_36 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_37 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_38 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_39 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_8 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_9 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_11 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_12 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_13 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_15 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_16 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_17 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_19 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_20 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_21 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_5 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_7 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_8 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_9 : STD_LOGIC;
  signal weights_V_TVALID_int_regslice : STD_LOGIC;
  signal xor_ln1019_123_fu_2261_p2 : STD_LOGIC;
  signal xor_ln1019_27_fu_877_p2 : STD_LOGIC;
  signal xor_ln1019_59_fu_1349_p2 : STD_LOGIC;
  signal xor_ln1019_91_fu_1805_p2 : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
begin
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => ap_CS_fsm_state4,
      I2 => ap_CS_fsm_state3,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
grp_Matrix_Vector_Activate_Stream_Batch_fu_38: entity work.top_StreamingDataflowPartition_1_0_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch
     port map (
      \B_V_data_1_payload_B_reg[13]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_8,
      B_V_data_1_sel => B_V_data_1_sel,
      B_V_data_1_sel_rd_reg => regslice_both_weights_V_U_n_5,
      B_V_data_1_sel_wr => B_V_data_1_sel_wr,
      B_V_data_1_sel_wr01_out => B_V_data_1_sel_wr01_out,
      \B_V_data_1_state_reg[1]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_26,
      D(1 downto 0) => ap_NS_fsm(3 downto 2),
      Q(2) => ap_CS_fsm_state3,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_3_[0]\,
      \add_ln840_10_reg_2934_reg[1]_0\(1 downto 0) => add_ln840_10_fu_989_p2(1 downto 0),
      \add_ln840_12_reg_2939_reg[1]_0\(1 downto 0) => add_ln840_12_fu_1001_p2(1 downto 0),
      \add_ln840_17_reg_2949_reg[1]_0\(1 downto 0) => add_ln840_17_fu_1387_p2(1 downto 0),
      \add_ln840_1_reg_2919_reg[1]_0\(1 downto 0) => add_ln840_1_fu_931_p2(1 downto 0),
      \add_ln840_21_reg_2954_reg[2]_0\(2 downto 0) => add_ln840_21_fu_1413_p2(2 downto 0),
      \add_ln840_25_reg_2959_reg[2]_0\(2 downto 0) => add_ln840_25_fu_1439_p2(2 downto 0),
      \add_ln840_26_reg_2964_reg[1]_0\(1 downto 0) => add_ln840_26_fu_1445_p2(1 downto 0),
      \add_ln840_28_reg_2969_reg[1]_0\(1 downto 0) => add_ln840_28_fu_1457_p2(1 downto 0),
      \add_ln840_33_reg_2979_reg[1]_0\(1 downto 0) => add_ln840_33_fu_1843_p2(1 downto 0),
      \add_ln840_37_reg_2984_reg[2]_0\(2 downto 0) => add_ln840_37_fu_1869_p2(2 downto 0),
      \add_ln840_41_reg_2989_reg[2]_0\(2 downto 0) => add_ln840_41_fu_1895_p2(2 downto 0),
      \add_ln840_42_reg_2994_reg[1]_0\(1 downto 0) => add_ln840_42_fu_1901_p2(1 downto 0),
      \add_ln840_44_reg_2999_reg[1]_0\(1 downto 0) => add_ln840_44_fu_1913_p2(1 downto 0),
      \add_ln840_49_reg_3009_reg[1]_0\(1 downto 0) => add_ln840_49_fu_2299_p2(1 downto 0),
      \add_ln840_53_reg_3014_reg[2]_0\(2 downto 0) => add_ln840_53_fu_2325_p2(2 downto 0),
      \add_ln840_57_reg_3019_reg[2]_0\(2 downto 0) => add_ln840_57_fu_2351_p2(2 downto 0),
      \add_ln840_58_reg_3024_reg[1]_0\(1 downto 0) => add_ln840_58_fu_2357_p2(1 downto 0),
      \add_ln840_5_reg_2924_reg[2]_0\(2 downto 0) => add_ln840_5_fu_957_p2(2 downto 0),
      \add_ln840_60_reg_3029_reg[1]_0\(1 downto 0) => add_ln840_60_fu_2369_p2(1 downto 0),
      \add_ln840_9_reg_2929_reg[2]_0\(2 downto 0) => add_ln840_9_fu_983_p2(2 downto 0),
      \ap_CS_fsm_reg[1]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_25,
      \ap_CS_fsm_reg[2]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_27,
      \ap_CS_fsm_reg[2]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_28,
      \ap_CS_fsm_reg[3]\(0) => ap_NS_fsm(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg_reg => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_3,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg_reg_0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_4,
      \i_fu_198_reg[4]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_9,
      icmp_ln1039_3_fu_2791_p2_carry_0(3 downto 0) => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_out_V_TDATA(3 downto 0),
      in0_V_TVALID_int_regslice => in0_V_TVALID_int_regslice,
      \inputBuf_V_1_fu_222_reg[15]_0\(15) => regslice_both_in0_V_U_n_24,
      \inputBuf_V_1_fu_222_reg[15]_0\(14) => regslice_both_in0_V_U_n_25,
      \inputBuf_V_1_fu_222_reg[15]_0\(13) => regslice_both_in0_V_U_n_26,
      \inputBuf_V_1_fu_222_reg[15]_0\(12) => regslice_both_in0_V_U_n_27,
      \inputBuf_V_1_fu_222_reg[15]_0\(11) => regslice_both_in0_V_U_n_28,
      \inputBuf_V_1_fu_222_reg[15]_0\(10) => regslice_both_in0_V_U_n_29,
      \inputBuf_V_1_fu_222_reg[15]_0\(9) => regslice_both_in0_V_U_n_30,
      \inputBuf_V_1_fu_222_reg[15]_0\(8) => regslice_both_in0_V_U_n_31,
      \inputBuf_V_1_fu_222_reg[15]_0\(7) => regslice_both_in0_V_U_n_32,
      \inputBuf_V_1_fu_222_reg[15]_0\(6) => regslice_both_in0_V_U_n_33,
      \inputBuf_V_1_fu_222_reg[15]_0\(5) => regslice_both_in0_V_U_n_34,
      \inputBuf_V_1_fu_222_reg[15]_0\(4) => regslice_both_in0_V_U_n_35,
      \inputBuf_V_1_fu_222_reg[15]_0\(3) => regslice_both_in0_V_U_n_36,
      \inputBuf_V_1_fu_222_reg[15]_0\(2) => regslice_both_in0_V_U_n_37,
      \inputBuf_V_1_fu_222_reg[15]_0\(1) => regslice_both_in0_V_U_n_38,
      \inputBuf_V_1_fu_222_reg[15]_0\(0) => regslice_both_in0_V_U_n_39,
      \inputBuf_V_3_fu_230_reg[0]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_15,
      \inputBuf_V_3_fu_230_reg[10]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_18,
      \inputBuf_V_3_fu_230_reg[11]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_19,
      \inputBuf_V_3_fu_230_reg[12]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_12,
      \inputBuf_V_3_fu_230_reg[14]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_13,
      \inputBuf_V_3_fu_230_reg[15]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_22,
      \inputBuf_V_3_fu_230_reg[1]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_16,
      \inputBuf_V_3_fu_230_reg[2]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_17,
      \inputBuf_V_3_fu_230_reg[3]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_10,
      \inputBuf_V_3_fu_230_reg[4]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_11,
      \inputBuf_V_3_fu_230_reg[5]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_23,
      \inputBuf_V_3_fu_230_reg[6]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_24,
      \inputBuf_V_3_fu_230_reg[7]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_21,
      \inputBuf_V_3_fu_230_reg[8]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_20,
      \inputBuf_V_3_fu_230_reg[9]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_14,
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice,
      weights_V_TVALID_int_regslice => weights_V_TVALID_int_regslice,
      xor_ln1019_123_fu_2261_p2 => xor_ln1019_123_fu_2261_p2,
      \xor_ln1019_123_reg_3004_reg[0]_0\(0) => B_V_data_1_payload_B(13),
      \xor_ln1019_123_reg_3004_reg[0]_1\(0) => B_V_data_1_payload_A(13),
      xor_ln1019_27_fu_877_p2 => xor_ln1019_27_fu_877_p2,
      xor_ln1019_59_fu_1349_p2 => xor_ln1019_59_fu_1349_p2,
      xor_ln1019_91_fu_1805_p2 => xor_ln1019_91_fu_1805_p2
    );
grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_25,
      Q => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_ap_start_reg,
      R => ap_rst_n_inv
    );
regslice_both_in0_V_U: entity work.top_StreamingDataflowPartition_1_0_MatrixVectorActivation_2_regslice_both
     port map (
      \B_V_data_1_payload_A_reg[13]_0\(0) => B_V_data_1_payload_A(13),
      \B_V_data_1_payload_B_reg[10]_0\ => regslice_both_in0_V_U_n_17,
      \B_V_data_1_payload_B_reg[12]_0\ => regslice_both_in0_V_U_n_21,
      \B_V_data_1_payload_B_reg[13]_0\(0) => B_V_data_1_payload_B(13),
      \B_V_data_1_payload_B_reg[14]_0\ => regslice_both_in0_V_U_n_20,
      \B_V_data_1_payload_B_reg[15]_0\ => regslice_both_in0_V_U_n_10,
      \B_V_data_1_payload_B_reg[15]_1\(0) => add_ln840_12_fu_1001_p2(0),
      \B_V_data_1_payload_B_reg[15]_2\(15) => regslice_both_in0_V_U_n_24,
      \B_V_data_1_payload_B_reg[15]_2\(14) => regslice_both_in0_V_U_n_25,
      \B_V_data_1_payload_B_reg[15]_2\(13) => regslice_both_in0_V_U_n_26,
      \B_V_data_1_payload_B_reg[15]_2\(12) => regslice_both_in0_V_U_n_27,
      \B_V_data_1_payload_B_reg[15]_2\(11) => regslice_both_in0_V_U_n_28,
      \B_V_data_1_payload_B_reg[15]_2\(10) => regslice_both_in0_V_U_n_29,
      \B_V_data_1_payload_B_reg[15]_2\(9) => regslice_both_in0_V_U_n_30,
      \B_V_data_1_payload_B_reg[15]_2\(8) => regslice_both_in0_V_U_n_31,
      \B_V_data_1_payload_B_reg[15]_2\(7) => regslice_both_in0_V_U_n_32,
      \B_V_data_1_payload_B_reg[15]_2\(6) => regslice_both_in0_V_U_n_33,
      \B_V_data_1_payload_B_reg[15]_2\(5) => regslice_both_in0_V_U_n_34,
      \B_V_data_1_payload_B_reg[15]_2\(4) => regslice_both_in0_V_U_n_35,
      \B_V_data_1_payload_B_reg[15]_2\(3) => regslice_both_in0_V_U_n_36,
      \B_V_data_1_payload_B_reg[15]_2\(2) => regslice_both_in0_V_U_n_37,
      \B_V_data_1_payload_B_reg[15]_2\(1) => regslice_both_in0_V_U_n_38,
      \B_V_data_1_payload_B_reg[15]_2\(0) => regslice_both_in0_V_U_n_39,
      \B_V_data_1_payload_B_reg[1]_0\ => regslice_both_in0_V_U_n_19,
      \B_V_data_1_payload_B_reg[2]_0\ => regslice_both_in0_V_U_n_18,
      \B_V_data_1_payload_B_reg[3]_0\ => regslice_both_in0_V_U_n_23,
      \B_V_data_1_payload_B_reg[4]_0\ => regslice_both_in0_V_U_n_22,
      \B_V_data_1_payload_B_reg[5]_0\(0) => add_ln840_60_fu_2369_p2(1),
      \B_V_data_1_payload_B_reg[5]_1\ => regslice_both_in0_V_U_n_8,
      \B_V_data_1_payload_B_reg[5]_2\(0) => add_ln840_44_fu_1913_p2(1),
      \B_V_data_1_payload_B_reg[5]_3\(0) => add_ln840_28_fu_1457_p2(1),
      \B_V_data_1_payload_B_reg[6]_0\ => regslice_both_in0_V_U_n_9,
      \B_V_data_1_payload_B_reg[7]_0\ => regslice_both_in0_V_U_n_16,
      B_V_data_1_sel => B_V_data_1_sel,
      B_V_data_1_sel_rd_reg_0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_28,
      \B_V_data_1_state_reg[0]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_3,
      \B_V_data_1_state_reg[1]_0\ => in0_V_TREADY,
      Q(0) => ap_CS_fsm_state3,
      \add_ln840_12_reg_2939_reg[0]\ => regslice_both_weights_V_U_n_19,
      \add_ln840_12_reg_2939_reg[0]_0\ => regslice_both_weights_V_U_n_20,
      \add_ln840_12_reg_2939_reg[0]_1\ => regslice_both_weights_V_U_n_21,
      \add_ln840_28_reg_2969_reg[1]\ => regslice_both_weights_V_U_n_15,
      \add_ln840_28_reg_2969_reg[1]_0\ => regslice_both_weights_V_U_n_16,
      \add_ln840_28_reg_2969_reg[1]_1\ => regslice_both_weights_V_U_n_17,
      \add_ln840_44_reg_2999_reg[1]\ => regslice_both_weights_V_U_n_11,
      \add_ln840_44_reg_2999_reg[1]_0\ => regslice_both_weights_V_U_n_12,
      \add_ln840_44_reg_2999_reg[1]_1\ => regslice_both_weights_V_U_n_13,
      \add_ln840_49_reg_3009_reg[0]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_13,
      \add_ln840_49_reg_3009_reg[0]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_12,
      \add_ln840_53_reg_3014_reg[0]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_21,
      \add_ln840_53_reg_3014_reg[0]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_18,
      \add_ln840_57_reg_3019_reg[0]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_17,
      \add_ln840_57_reg_3019_reg[0]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_16,
      \add_ln840_58_reg_3024_reg[0]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_11,
      \add_ln840_58_reg_3024_reg[0]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_10,
      \add_ln840_60_reg_3029_reg[1]\ => regslice_both_weights_V_U_n_7,
      \add_ln840_60_reg_3029_reg[1]_0\ => regslice_both_weights_V_U_n_8,
      \add_ln840_60_reg_3029_reg[1]_1\ => regslice_both_weights_V_U_n_9,
      \add_ln840_60_reg_3029_reg[1]_2\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_9,
      \add_ln840_60_reg_3029_reg[1]_3\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_24,
      \add_ln840_60_reg_3029_reg[1]_4\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_23,
      \add_ln840_60_reg_3029_reg[1]_5\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_22,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in0_V_TDATA(15 downto 0) => in0_V_TDATA(15 downto 0),
      in0_V_TVALID => in0_V_TVALID,
      in0_V_TVALID_int_regslice => in0_V_TVALID_int_regslice
    );
regslice_both_out_V_U: entity work.\top_StreamingDataflowPartition_1_0_MatrixVectorActivation_2_regslice_both__parameterized1\
     port map (
      \B_V_data_1_payload_A_reg[3]_0\(3 downto 0) => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_out_V_TDATA(3 downto 0),
      B_V_data_1_sel_wr => B_V_data_1_sel_wr,
      B_V_data_1_sel_wr01_out => B_V_data_1_sel_wr01_out,
      B_V_data_1_sel_wr_reg_0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_26,
      \B_V_data_1_state_reg[0]_0\ => \B_V_data_1_state_reg[0]\,
      D(0) => ap_NS_fsm(0),
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_V_TDATA(3 downto 0) => out_V_TDATA(3 downto 0),
      out_V_TREADY => out_V_TREADY,
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice
    );
regslice_both_weights_V_U: entity work.\top_StreamingDataflowPartition_1_0_MatrixVectorActivation_2_regslice_both__parameterized0\
     port map (
      \B_V_data_1_payload_B_reg[14]_0\(1 downto 0) => add_ln840_1_fu_931_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[15]_0\(0) => add_ln840_12_fu_1001_p2(1),
      \B_V_data_1_payload_B_reg[15]_1\ => regslice_both_weights_V_U_n_19,
      \B_V_data_1_payload_B_reg[20]_0\(1 downto 0) => add_ln840_26_fu_1445_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[21]_0\(0) => add_ln840_28_fu_1457_p2(0),
      \B_V_data_1_payload_B_reg[21]_1\ => regslice_both_weights_V_U_n_15,
      \B_V_data_1_payload_B_reg[22]_0\ => regslice_both_weights_V_U_n_16,
      \B_V_data_1_payload_B_reg[2]_0\(2 downto 0) => add_ln840_57_fu_2351_p2(2 downto 0),
      \B_V_data_1_payload_B_reg[2]_1\(2 downto 0) => add_ln840_41_fu_1895_p2(2 downto 0),
      \B_V_data_1_payload_B_reg[2]_2\(2 downto 0) => add_ln840_25_fu_1439_p2(2 downto 0),
      \B_V_data_1_payload_B_reg[2]_3\(2 downto 0) => add_ln840_9_fu_983_p2(2 downto 0),
      \B_V_data_1_payload_B_reg[30]_0\(1 downto 0) => add_ln840_17_fu_1387_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[31]_0\ => regslice_both_weights_V_U_n_17,
      \B_V_data_1_payload_B_reg[36]_0\(1 downto 0) => add_ln840_42_fu_1901_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[37]_0\(0) => add_ln840_44_fu_1913_p2(0),
      \B_V_data_1_payload_B_reg[37]_1\ => regslice_both_weights_V_U_n_11,
      \B_V_data_1_payload_B_reg[38]_0\ => regslice_both_weights_V_U_n_12,
      \B_V_data_1_payload_B_reg[46]_0\(1 downto 0) => add_ln840_33_fu_1843_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[47]_0\ => regslice_both_weights_V_U_n_13,
      \B_V_data_1_payload_B_reg[4]_0\(1 downto 0) => add_ln840_10_fu_989_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[52]_0\(1 downto 0) => add_ln840_58_fu_2357_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[53]_0\(0) => add_ln840_60_fu_2369_p2(0),
      \B_V_data_1_payload_B_reg[53]_1\ => regslice_both_weights_V_U_n_7,
      \B_V_data_1_payload_B_reg[54]_0\ => regslice_both_weights_V_U_n_8,
      \B_V_data_1_payload_B_reg[5]_0\ => regslice_both_weights_V_U_n_21,
      \B_V_data_1_payload_B_reg[62]_0\(1 downto 0) => add_ln840_49_fu_2299_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[63]_0\ => regslice_both_weights_V_U_n_9,
      \B_V_data_1_payload_B_reg[6]_0\ => regslice_both_weights_V_U_n_20,
      \B_V_data_1_payload_B_reg[7]_0\(2 downto 0) => add_ln840_53_fu_2325_p2(2 downto 0),
      \B_V_data_1_payload_B_reg[7]_1\(2 downto 0) => add_ln840_37_fu_1869_p2(2 downto 0),
      \B_V_data_1_payload_B_reg[7]_2\(2 downto 0) => add_ln840_21_fu_1413_p2(2 downto 0),
      \B_V_data_1_payload_B_reg[7]_3\(2 downto 0) => add_ln840_5_fu_957_p2(2 downto 0),
      B_V_data_1_sel_rd_reg_0 => regslice_both_weights_V_U_n_5,
      B_V_data_1_sel_rd_reg_1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_27,
      \B_V_data_1_state_reg[0]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_4,
      \B_V_data_1_state_reg[1]_0\ => weights_V_TREADY,
      Q(0) => ap_CS_fsm_state3,
      \add_ln840_49_reg_3009_reg[0]\ => regslice_both_in0_V_U_n_20,
      \add_ln840_49_reg_3009_reg[0]_0\ => regslice_both_in0_V_U_n_21,
      \add_ln840_53_reg_3014_reg[0]\ => regslice_both_in0_V_U_n_17,
      \add_ln840_53_reg_3014_reg[0]_0\ => regslice_both_in0_V_U_n_16,
      \add_ln840_53_reg_3014_reg[2]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_20,
      \add_ln840_53_reg_3014_reg[2]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_9,
      \add_ln840_53_reg_3014_reg[2]_1\(3) => regslice_both_in0_V_U_n_28,
      \add_ln840_53_reg_3014_reg[2]_1\(2) => regslice_both_in0_V_U_n_30,
      \add_ln840_53_reg_3014_reg[2]_1\(1) => regslice_both_in0_V_U_n_31,
      \add_ln840_53_reg_3014_reg[2]_1\(0) => regslice_both_in0_V_U_n_39,
      \add_ln840_53_reg_3014_reg[2]_2\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_19,
      \add_ln840_57_reg_3019_reg[0]\ => regslice_both_in0_V_U_n_19,
      \add_ln840_57_reg_3019_reg[0]_0\ => regslice_both_in0_V_U_n_18,
      \add_ln840_57_reg_3019_reg[2]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_15,
      \add_ln840_57_reg_3019_reg[2]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_14,
      \add_ln840_58_reg_3024_reg[0]\ => regslice_both_in0_V_U_n_22,
      \add_ln840_58_reg_3024_reg[0]_0\ => regslice_both_in0_V_U_n_23,
      \add_ln840_60_reg_3029_reg[0]\ => regslice_both_in0_V_U_n_8,
      \add_ln840_60_reg_3029_reg[0]_0\ => regslice_both_in0_V_U_n_9,
      \add_ln840_60_reg_3029_reg[0]_1\ => regslice_both_in0_V_U_n_10,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      weights_V_TDATA(63 downto 0) => weights_V_TDATA(63 downto 0),
      weights_V_TVALID => weights_V_TVALID,
      weights_V_TVALID_int_regslice => weights_V_TVALID_int_regslice,
      xor_ln1019_123_fu_2261_p2 => xor_ln1019_123_fu_2261_p2,
      \xor_ln1019_123_reg_3004_reg[0]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_38_n_8,
      xor_ln1019_27_fu_877_p2 => xor_ln1019_27_fu_877_p2,
      xor_ln1019_59_fu_1349_p2 => xor_ln1019_59_fu_1349_p2,
      xor_ln1019_91_fu_1805_p2 => xor_ln1019_91_fu_1805_p2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_MatrixVectorActivation_3 is
  port (
    in0_V_TREADY : out STD_LOGIC;
    weights_V_TREADY : out STD_LOGIC;
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n : in STD_LOGIC;
    out_V_TREADY : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    weights_V_TVALID : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_MatrixVectorActivation_3 : entity is "MatrixVectorActivation_3";
end top_StreamingDataflowPartition_1_0_MatrixVectorActivation_3;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_MatrixVectorActivation_3 is
  signal B_V_data_1_sel : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal B_V_data_1_sel_wr01_out : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^b_v_data_1_state_reg[0]\ : STD_LOGIC;
  signal add_ln840_1_fu_536_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_3_fu_542_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_5_fu_554_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_CS_fsm[1]_i_1_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_3_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_rst_n_inv : STD_LOGIC;
  signal data_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_11 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_12 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_13 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_14 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_15 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_16 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_17 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_18 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_19 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_20 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_21 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_22 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_23 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_3 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_4 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_5 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_6 : STD_LOGIC;
  signal in0_V_TDATA_int_regslice : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal in0_V_TVALID_int_regslice : STD_LOGIC;
  signal out_V_TREADY_int_regslice : STD_LOGIC;
  signal regslice_both_in0_V_U_n_7 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_8 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_9 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_12 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_4 : STD_LOGIC;
  signal weights_V_TVALID_int_regslice : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
begin
  \B_V_data_1_state_reg[0]\ <= \^b_v_data_1_state_reg[0]\;
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => ap_CS_fsm_state2,
      I2 => ap_CS_fsm_state4,
      O => \ap_CS_fsm[1]_i_1_n_3\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[1]_i_1_n_3\,
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
grp_Matrix_Vector_Activate_Stream_Batch_fu_30: entity work.top_StreamingDataflowPartition_1_0_MatrixVectorActivation_3_Matrix_Vector_Activate_Stream_Batch
     port map (
      B_V_data_1_sel => B_V_data_1_sel,
      B_V_data_1_sel_rd_reg => regslice_both_weights_V_U_n_4,
      B_V_data_1_sel_wr => B_V_data_1_sel_wr,
      B_V_data_1_sel_wr01_out => B_V_data_1_sel_wr01_out,
      B_V_data_1_state(0) => B_V_data_1_state(1),
      \B_V_data_1_state_reg[0]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_3,
      \B_V_data_1_state_reg[0]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_6,
      \B_V_data_1_state_reg[1]\ => \^b_v_data_1_state_reg[0]\,
      D(1 downto 0) => ap_NS_fsm(3 downto 2),
      Q(2) => ap_CS_fsm_state3,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_3_[0]\,
      \W_packed_V_reg_784_reg[5]_0\ => regslice_both_weights_V_U_n_12,
      \add_ln840_1_reg_794_reg[1]_0\(1 downto 0) => add_ln840_1_fu_536_p2(1 downto 0),
      \add_ln840_3_reg_799_reg[1]_0\(1 downto 0) => add_ln840_3_fu_542_p2(1 downto 0),
      \add_ln840_5_reg_804_reg[1]_0\(1 downto 0) => add_ln840_5_fu_554_p2(1 downto 0),
      \ap_CS_fsm_reg[1]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_20,
      \ap_CS_fsm_reg[2]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_22,
      \ap_CS_fsm_reg[2]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_23,
      \ap_CS_fsm_reg[3]\(0) => ap_NS_fsm(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_5,
      \i_fu_82_reg[1]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_11,
      \icmp_ln249_reg_772_reg[0]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_21,
      in0_V_TVALID_int_regslice => in0_V_TVALID_int_regslice,
      \inElem_1_reg_145_reg[5]_0\ => regslice_both_in0_V_U_n_7,
      \inputBuf_V_1_fu_94_reg[7]_0\(7) => regslice_both_in0_V_U_n_8,
      \inputBuf_V_1_fu_94_reg[7]_0\(6) => regslice_both_in0_V_U_n_9,
      \inputBuf_V_1_fu_94_reg[7]_0\(5 downto 0) => in0_V_TDATA_int_regslice(5 downto 0),
      \nf_fu_122_reg[3]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_4,
      \outElem_m_val_V_1_fu_86_reg[7]_0\(7 downto 0) => data_in(7 downto 0),
      out_V_TREADY => out_V_TREADY,
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice,
      \sf_fu_78_reg[2]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_12,
      \sf_fu_78_reg[2]_1\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_13,
      \sf_fu_78_reg[2]_2\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_14,
      \sf_fu_78_reg[2]_3\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_15,
      \sf_fu_78_reg[2]_4\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_16,
      \sf_fu_78_reg[2]_5\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_17,
      \sf_fu_78_reg[2]_6\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_18,
      \sf_fu_78_reg[2]_7\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_19,
      weights_V_TVALID_int_regslice => weights_V_TVALID_int_regslice
    );
grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_20,
      Q => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      R => ap_rst_n_inv
    );
regslice_both_in0_V_U: entity work.top_StreamingDataflowPartition_1_0_MatrixVectorActivation_3_regslice_both
     port map (
      \B_V_data_1_payload_B_reg[5]_0\ => regslice_both_in0_V_U_n_7,
      \B_V_data_1_payload_B_reg[7]_0\(7) => regslice_both_in0_V_U_n_8,
      \B_V_data_1_payload_B_reg[7]_0\(6) => regslice_both_in0_V_U_n_9,
      \B_V_data_1_payload_B_reg[7]_0\(5 downto 0) => in0_V_TDATA_int_regslice(5 downto 0),
      B_V_data_1_sel => B_V_data_1_sel,
      B_V_data_1_sel_rd_reg_0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_22,
      \B_V_data_1_state_reg[0]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_6,
      \B_V_data_1_state_reg[1]_0\ => in0_V_TREADY,
      Q(0) => ap_CS_fsm_state3,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in0_V_TDATA(7 downto 0) => in0_V_TDATA(7 downto 0),
      in0_V_TVALID => in0_V_TVALID,
      in0_V_TVALID_int_regslice => in0_V_TVALID_int_regslice,
      \inElem_1_reg_145_reg[5]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_19,
      \inElem_1_reg_145_reg[5]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_5,
      \inElem_1_reg_145_reg[5]_1\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_4
    );
regslice_both_out_V_U: entity work.top_StreamingDataflowPartition_1_0_MatrixVectorActivation_3_regslice_both_0
     port map (
      \B_V_data_1_payload_A_reg[7]_0\(7 downto 0) => data_in(7 downto 0),
      B_V_data_1_sel_wr => B_V_data_1_sel_wr,
      B_V_data_1_sel_wr01_out => B_V_data_1_sel_wr01_out,
      B_V_data_1_sel_wr_reg_0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_21,
      B_V_data_1_state(0) => B_V_data_1_state(1),
      \B_V_data_1_state_reg[0]_0\ => \^b_v_data_1_state_reg[0]\,
      D(0) => ap_NS_fsm(0),
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_V_TDATA(7 downto 0) => out_V_TDATA(7 downto 0),
      out_V_TREADY => out_V_TREADY,
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice
    );
regslice_both_weights_V_U: entity work.top_StreamingDataflowPartition_1_0_MatrixVectorActivation_3_regslice_both_1
     port map (
      \B_V_data_1_payload_A_reg[0]_0\(1 downto 0) => add_ln840_3_fu_542_p2(1 downto 0),
      \B_V_data_1_payload_A_reg[1]_0\(1 downto 0) => add_ln840_5_fu_554_p2(1 downto 0),
      \B_V_data_1_payload_A_reg[6]_0\(1 downto 0) => add_ln840_1_fu_536_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[5]_0\ => regslice_both_weights_V_U_n_12,
      B_V_data_1_sel_rd_reg_0 => regslice_both_weights_V_U_n_4,
      B_V_data_1_sel_rd_reg_1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_23,
      \B_V_data_1_state_reg[1]_0\ => weights_V_TREADY,
      \B_V_data_1_state_reg[1]_1\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_3,
      Q(0) => ap_CS_fsm_state3,
      \add_ln840_1_reg_794_reg[1]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_15,
      \add_ln840_1_reg_794_reg[1]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_16,
      \add_ln840_3_reg_799_reg[1]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_17,
      \add_ln840_3_reg_799_reg[1]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_18,
      \add_ln840_5_reg_804_reg[1]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_12,
      \add_ln840_5_reg_804_reg[1]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_11,
      \add_ln840_5_reg_804_reg[1]_1\(6) => regslice_both_in0_V_U_n_8,
      \add_ln840_5_reg_804_reg[1]_1\(5) => regslice_both_in0_V_U_n_9,
      \add_ln840_5_reg_804_reg[1]_1\(4 downto 0) => in0_V_TDATA_int_regslice(4 downto 0),
      \add_ln840_5_reg_804_reg[1]_2\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_13,
      \add_ln840_5_reg_804_reg[1]_3\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_14,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(7 downto 0),
      weights_V_TVALID => weights_V_TVALID,
      weights_V_TVALID_int_regslice => weights_V_TVALID_int_regslice
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2_0 is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    in0_V_TREADY : out STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    out_V_TVALID : out STD_LOGIC;
    out_V_TREADY : in STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2_0 : entity is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2_0,StreamingDataWidthConverter_Batch_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2_0 : entity is "HLS";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2_0 : entity is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2_0 : entity is "StreamingDataWidthConverter_Batch_2,Vivado 2022.2.2";
  attribute hls_module : string;
  attribute hls_module of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2_0 : entity is "yes";
end top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2_0;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2_0 is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF in0_V:out_V, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000.000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in0_V_TREADY : signal is "xilinx.com:interface:axis:1.0 in0_V TREADY";
  attribute X_INTERFACE_INFO of in0_V_TVALID : signal is "xilinx.com:interface:axis:1.0 in0_V TVALID";
  attribute X_INTERFACE_INFO of out_V_TREADY : signal is "xilinx.com:interface:axis:1.0 out_V TREADY";
  attribute X_INTERFACE_INFO of out_V_TVALID : signal is "xilinx.com:interface:axis:1.0 out_V TVALID";
  attribute X_INTERFACE_INFO of in0_V_TDATA : signal is "xilinx.com:interface:axis:1.0 in0_V TDATA";
  attribute X_INTERFACE_PARAMETER of in0_V_TDATA : signal is "XIL_INTERFACENAME in0_V, TDATA_NUM_BYTES 1, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of out_V_TDATA : signal is "xilinx.com:interface:axis:1.0 out_V TDATA";
  attribute X_INTERFACE_PARAMETER of out_V_TDATA : signal is "XIL_INTERFACENAME out_V, TDATA_NUM_BYTES 2, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
begin
inst: entity work.top_StreamingDataflowPartition_1_0_StreamingDataWidthConverter_Batch_2
     port map (
      \B_V_data_1_state_reg[0]\ => out_V_TVALID,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_TDATA(3 downto 0) => in0_V_TDATA(3 downto 0),
      in0_V_TREADY => in0_V_TREADY,
      in0_V_TVALID => in0_V_TVALID,
      out_V_TDATA(15 downto 0) => out_V_TDATA(15 downto 0),
      out_V_TREADY => out_V_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3_0 is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    in0_V_TREADY : out STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    out_V_TVALID : out STD_LOGIC;
    out_V_TREADY : in STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3_0 : entity is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3_0,StreamingDataWidthConverter_Batch_3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3_0 : entity is "HLS";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3_0 : entity is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3_0 : entity is "StreamingDataWidthConverter_Batch_3,Vivado 2022.2.2";
  attribute hls_module : string;
  attribute hls_module of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3_0 : entity is "yes";
end top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3_0;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3_0 is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF in0_V:out_V, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000.000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in0_V_TREADY : signal is "xilinx.com:interface:axis:1.0 in0_V TREADY";
  attribute X_INTERFACE_INFO of in0_V_TVALID : signal is "xilinx.com:interface:axis:1.0 in0_V TVALID";
  attribute X_INTERFACE_INFO of out_V_TREADY : signal is "xilinx.com:interface:axis:1.0 out_V TREADY";
  attribute X_INTERFACE_INFO of out_V_TVALID : signal is "xilinx.com:interface:axis:1.0 out_V TVALID";
  attribute X_INTERFACE_INFO of in0_V_TDATA : signal is "xilinx.com:interface:axis:1.0 in0_V TDATA";
  attribute X_INTERFACE_PARAMETER of in0_V_TDATA : signal is "XIL_INTERFACENAME in0_V, TDATA_NUM_BYTES 1, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of out_V_TDATA : signal is "xilinx.com:interface:axis:1.0 out_V TDATA";
  attribute X_INTERFACE_PARAMETER of out_V_TDATA : signal is "XIL_INTERFACENAME out_V, TDATA_NUM_BYTES 1, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
begin
inst: entity work.top_StreamingDataflowPartition_1_0_StreamingDataWidthConverter_Batch_3
     port map (
      \B_V_data_1_state_reg[0]\ => out_V_TVALID,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_TDATA(3 downto 0) => in0_V_TDATA(3 downto 0),
      in0_V_TREADY => in0_V_TREADY,
      in0_V_TVALID => in0_V_TVALID,
      out_V_TDATA(7 downto 0) => out_V_TDATA(7 downto 0),
      out_V_TREADY => out_V_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFIFO_0_0 is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    maxcount : out STD_LOGIC_VECTOR ( 5 downto 0 );
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    in0_V_TVALID : in STD_LOGIC;
    in0_V_TREADY : out STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 63 downto 0 );
    out_V_TVALID : out STD_LOGIC;
    out_V_TREADY : in STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFIFO_0_0 : entity is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFIFO_0_0,StreamingFIFO_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFIFO_0_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFIFO_0_0 : entity is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFIFO_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFIFO_0_0 : entity is "StreamingFIFO_0,Vivado 2022.2.2";
end top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFIFO_0_0;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFIFO_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^out_v_tdata\ : STD_LOGIC_VECTOR ( 63 downto 6 );
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF in0_V:out_V, FREQ_HZ 100000000.000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in0_V_TREADY : signal is "xilinx.com:interface:axis:1.0 in0_V TREADY";
  attribute X_INTERFACE_PARAMETER of in0_V_TREADY : signal is "XIL_INTERFACENAME in0_V, TDATA_NUM_BYTES 8, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in0_V_TVALID : signal is "xilinx.com:interface:axis:1.0 in0_V TVALID";
  attribute X_INTERFACE_INFO of out_V_TREADY : signal is "xilinx.com:interface:axis:1.0 out_V TREADY";
  attribute X_INTERFACE_PARAMETER of out_V_TREADY : signal is "XIL_INTERFACENAME out_V, TDATA_NUM_BYTES 8, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of out_V_TVALID : signal is "xilinx.com:interface:axis:1.0 out_V TVALID";
  attribute X_INTERFACE_INFO of in0_V_TDATA : signal is "xilinx.com:interface:axis:1.0 in0_V TDATA";
  attribute X_INTERFACE_INFO of out_V_TDATA : signal is "xilinx.com:interface:axis:1.0 out_V TDATA";
begin
  count(5) <= \<const0>\;
  count(4) <= \<const0>\;
  count(3) <= \<const0>\;
  count(2) <= \<const0>\;
  count(1) <= \<const0>\;
  count(0) <= \<const0>\;
  maxcount(5) <= \<const0>\;
  maxcount(4) <= \<const0>\;
  maxcount(3) <= \<const0>\;
  maxcount(2) <= \<const0>\;
  maxcount(1) <= \<const0>\;
  maxcount(0) <= \<const0>\;
  out_V_TDATA(63 downto 62) <= \^out_v_tdata\(63 downto 62);
  out_V_TDATA(61) <= \<const0>\;
  out_V_TDATA(60) <= \<const0>\;
  out_V_TDATA(59) <= \<const0>\;
  out_V_TDATA(58) <= \<const0>\;
  out_V_TDATA(57) <= \<const0>\;
  out_V_TDATA(56) <= \<const0>\;
  out_V_TDATA(55 downto 54) <= \^out_v_tdata\(55 downto 54);
  out_V_TDATA(53) <= \<const0>\;
  out_V_TDATA(52) <= \<const0>\;
  out_V_TDATA(51) <= \<const0>\;
  out_V_TDATA(50) <= \<const0>\;
  out_V_TDATA(49) <= \<const0>\;
  out_V_TDATA(48) <= \<const0>\;
  out_V_TDATA(47 downto 46) <= \^out_v_tdata\(47 downto 46);
  out_V_TDATA(45) <= \<const0>\;
  out_V_TDATA(44) <= \<const0>\;
  out_V_TDATA(43) <= \<const0>\;
  out_V_TDATA(42) <= \<const0>\;
  out_V_TDATA(41) <= \<const0>\;
  out_V_TDATA(40) <= \<const0>\;
  out_V_TDATA(39 downto 38) <= \^out_v_tdata\(39 downto 38);
  out_V_TDATA(37) <= \<const0>\;
  out_V_TDATA(36) <= \<const0>\;
  out_V_TDATA(35) <= \<const0>\;
  out_V_TDATA(34) <= \<const0>\;
  out_V_TDATA(33) <= \<const0>\;
  out_V_TDATA(32) <= \<const0>\;
  out_V_TDATA(31 downto 30) <= \^out_v_tdata\(31 downto 30);
  out_V_TDATA(29) <= \<const0>\;
  out_V_TDATA(28) <= \<const0>\;
  out_V_TDATA(27) <= \<const0>\;
  out_V_TDATA(26) <= \<const0>\;
  out_V_TDATA(25) <= \<const0>\;
  out_V_TDATA(24) <= \<const0>\;
  out_V_TDATA(23 downto 22) <= \^out_v_tdata\(23 downto 22);
  out_V_TDATA(21) <= \<const0>\;
  out_V_TDATA(20) <= \<const0>\;
  out_V_TDATA(19) <= \<const0>\;
  out_V_TDATA(18) <= \<const0>\;
  out_V_TDATA(17) <= \<const0>\;
  out_V_TDATA(16) <= \<const0>\;
  out_V_TDATA(15 downto 14) <= \^out_v_tdata\(15 downto 14);
  out_V_TDATA(13) <= \<const0>\;
  out_V_TDATA(12) <= \<const0>\;
  out_V_TDATA(11) <= \<const0>\;
  out_V_TDATA(10) <= \<const0>\;
  out_V_TDATA(9) <= \<const0>\;
  out_V_TDATA(8) <= \<const0>\;
  out_V_TDATA(7 downto 6) <= \^out_v_tdata\(7 downto 6);
  out_V_TDATA(5) <= \<const0>\;
  out_V_TDATA(4) <= \<const0>\;
  out_V_TDATA(3) <= \<const0>\;
  out_V_TDATA(2) <= \<const0>\;
  out_V_TDATA(1) <= \<const0>\;
  out_V_TDATA(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.top_StreamingDataflowPartition_1_0_StreamingFIFO_0
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_TDATA(15 downto 14) => in0_V_TDATA(63 downto 62),
      in0_V_TDATA(13 downto 12) => in0_V_TDATA(55 downto 54),
      in0_V_TDATA(11 downto 10) => in0_V_TDATA(47 downto 46),
      in0_V_TDATA(9 downto 8) => in0_V_TDATA(39 downto 38),
      in0_V_TDATA(7 downto 6) => in0_V_TDATA(31 downto 30),
      in0_V_TDATA(5 downto 4) => in0_V_TDATA(23 downto 22),
      in0_V_TDATA(3 downto 2) => in0_V_TDATA(15 downto 14),
      in0_V_TDATA(1 downto 0) => in0_V_TDATA(7 downto 6),
      in0_V_TREADY => in0_V_TREADY,
      in0_V_TVALID => in0_V_TVALID,
      out_V_TDATA(15 downto 14) => \^out_v_tdata\(63 downto 62),
      out_V_TDATA(13 downto 12) => \^out_v_tdata\(55 downto 54),
      out_V_TDATA(11 downto 10) => \^out_v_tdata\(47 downto 46),
      out_V_TDATA(9 downto 8) => \^out_v_tdata\(39 downto 38),
      out_V_TDATA(7 downto 6) => \^out_v_tdata\(31 downto 30),
      out_V_TDATA(5 downto 4) => \^out_v_tdata\(23 downto 22),
      out_V_TDATA(3 downto 2) => \^out_v_tdata\(15 downto 14),
      out_V_TDATA(1 downto 0) => \^out_v_tdata\(7 downto 6),
      out_V_TREADY => out_V_TREADY,
      out_V_TVALID => out_V_TVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFIFO_1_0 is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    maxcount : out STD_LOGIC_VECTOR ( 4 downto 0 );
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in0_V_TVALID : in STD_LOGIC;
    in0_V_TREADY : out STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_V_TVALID : out STD_LOGIC;
    out_V_TREADY : in STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFIFO_1_0 : entity is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFIFO_1_0,StreamingFIFO_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFIFO_1_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFIFO_1_0 : entity is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFIFO_1_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFIFO_1_0 : entity is "StreamingFIFO_2,Vivado 2022.2.2";
end top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFIFO_1_0;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFIFO_1_0 is
  signal \<const0>\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF in0_V:out_V, FREQ_HZ 100000000.000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in0_V_TREADY : signal is "xilinx.com:interface:axis:1.0 in0_V TREADY";
  attribute X_INTERFACE_PARAMETER of in0_V_TREADY : signal is "XIL_INTERFACENAME in0_V, TDATA_NUM_BYTES 2, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in0_V_TVALID : signal is "xilinx.com:interface:axis:1.0 in0_V TVALID";
  attribute X_INTERFACE_INFO of out_V_TREADY : signal is "xilinx.com:interface:axis:1.0 out_V TREADY";
  attribute X_INTERFACE_PARAMETER of out_V_TREADY : signal is "XIL_INTERFACENAME out_V, TDATA_NUM_BYTES 2, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of out_V_TVALID : signal is "xilinx.com:interface:axis:1.0 out_V TVALID";
  attribute X_INTERFACE_INFO of in0_V_TDATA : signal is "xilinx.com:interface:axis:1.0 in0_V TDATA";
  attribute X_INTERFACE_INFO of out_V_TDATA : signal is "xilinx.com:interface:axis:1.0 out_V TDATA";
begin
  count(4) <= \<const0>\;
  count(3) <= \<const0>\;
  count(2) <= \<const0>\;
  count(1) <= \<const0>\;
  count(0) <= \<const0>\;
  maxcount(4) <= \<const0>\;
  maxcount(3) <= \<const0>\;
  maxcount(2) <= \<const0>\;
  maxcount(1) <= \<const0>\;
  maxcount(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.top_StreamingDataflowPartition_1_0_StreamingFIFO_2
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_TDATA(15 downto 0) => in0_V_TDATA(15 downto 0),
      in0_V_TREADY => in0_V_TREADY,
      in0_V_TVALID => in0_V_TVALID,
      out_V_TDATA(15 downto 0) => out_V_TDATA(15 downto 0),
      out_V_TREADY => out_V_TREADY,
      out_V_TVALID => out_V_TVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFIFO_2_0 is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    maxcount : out STD_LOGIC_VECTOR ( 4 downto 0 );
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    in0_V_TVALID : in STD_LOGIC;
    in0_V_TREADY : out STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    out_V_TVALID : out STD_LOGIC;
    out_V_TREADY : in STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFIFO_2_0 : entity is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFIFO_2_0,StreamingFIFO_8,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFIFO_2_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFIFO_2_0 : entity is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFIFO_2_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFIFO_2_0 : entity is "StreamingFIFO_8,Vivado 2022.2.2";
end top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFIFO_2_0;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFIFO_2_0 is
  signal \<const0>\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF in0_V:out_V, FREQ_HZ 100000000.000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in0_V_TREADY : signal is "xilinx.com:interface:axis:1.0 in0_V TREADY";
  attribute X_INTERFACE_PARAMETER of in0_V_TREADY : signal is "XIL_INTERFACENAME in0_V, TDATA_NUM_BYTES 1, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in0_V_TVALID : signal is "xilinx.com:interface:axis:1.0 in0_V TVALID";
  attribute X_INTERFACE_INFO of out_V_TREADY : signal is "xilinx.com:interface:axis:1.0 out_V TREADY";
  attribute X_INTERFACE_PARAMETER of out_V_TREADY : signal is "XIL_INTERFACENAME out_V, TDATA_NUM_BYTES 1, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of out_V_TVALID : signal is "xilinx.com:interface:axis:1.0 out_V TVALID";
  attribute X_INTERFACE_INFO of in0_V_TDATA : signal is "xilinx.com:interface:axis:1.0 in0_V TDATA";
  attribute X_INTERFACE_INFO of out_V_TDATA : signal is "xilinx.com:interface:axis:1.0 out_V TDATA";
begin
  count(4) <= \<const0>\;
  count(3) <= \<const0>\;
  count(2) <= \<const0>\;
  count(1) <= \<const0>\;
  count(0) <= \<const0>\;
  maxcount(4) <= \<const0>\;
  maxcount(3) <= \<const0>\;
  maxcount(2) <= \<const0>\;
  maxcount(1) <= \<const0>\;
  maxcount(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.top_StreamingDataflowPartition_1_0_StreamingFIFO_8
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_TDATA(7 downto 0) => in0_V_TDATA(7 downto 0),
      in0_V_TREADY => in0_V_TREADY,
      in0_V_TVALID => in0_V_TVALID,
      out_V_TDATA(7 downto 0) => out_V_TDATA(7 downto 0),
      out_V_TREADY => out_V_TREADY,
      out_V_TVALID => out_V_TVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_dwc_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_dwc_0 : entity is "StreamingDataflowPartition_1_dwc_0,axis_dwidth_converter_v1_1_26_axis_dwidth_converter,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_dwc_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_dwc_0 : entity is "StreamingDataflowPartition_1_dwc_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_dwc_0 : entity is "axis_dwidth_converter_v1_1_26_axis_dwidth_converter,Vivado 2022.2.2";
end top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_dwc_0;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_dwc_0 is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of aclk : signal is "xilinx.com:signal:clock:1.0 CLKIF CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of aclk : signal is "XIL_INTERFACENAME CLKIF, FREQ_HZ 100000000.000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, ASSOCIATED_BUSIF S_AXIS:M_AXIS, ASSOCIATED_RESET aresetn, INSERT_VIP 0, ASSOCIATED_CLKEN aclken";
  attribute X_INTERFACE_INFO of aresetn : signal is "xilinx.com:signal:reset:1.0 RSTIF RST";
  attribute X_INTERFACE_PARAMETER of aresetn : signal is "XIL_INTERFACENAME RSTIF, POLARITY ACTIVE_LOW, INSERT_VIP 0, TYPE INTERCONNECT";
  attribute X_INTERFACE_INFO of m_axis_tready : signal is "xilinx.com:interface:axis:1.0 M_AXIS TREADY";
  attribute X_INTERFACE_INFO of m_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 M_AXIS TVALID";
  attribute X_INTERFACE_INFO of s_axis_tready : signal is "xilinx.com:interface:axis:1.0 S_AXIS TREADY";
  attribute X_INTERFACE_INFO of s_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 S_AXIS TVALID";
  attribute X_INTERFACE_INFO of m_axis_tdata : signal is "xilinx.com:interface:axis:1.0 M_AXIS TDATA";
  attribute X_INTERFACE_PARAMETER of m_axis_tdata : signal is "XIL_INTERFACENAME M_AXIS, TDATA_NUM_BYTES 2, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axis_tdata : signal is "xilinx.com:interface:axis:1.0 S_AXIS TDATA";
  attribute X_INTERFACE_PARAMETER of s_axis_tdata : signal is "XIL_INTERFACENAME S_AXIS, TDATA_NUM_BYTES 1, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, LAYERED_METADATA undef, INSERT_VIP 0";
begin
inst: entity work.top_StreamingDataflowPartition_1_0_axis_dwidth_converter_v1_1_26_axis_dwidth_converter
     port map (
      aclk => aclk,
      aresetn => aresetn,
      m_axis_tdata(15 downto 0) => m_axis_tdata(15 downto 0),
      m_axis_tready => m_axis_tready,
      s_axis_tdata(7 downto 0) => s_axis_tdata(7 downto 0),
      s_axis_tvalid => s_axis_tvalid,
      \state_reg[0]\ => s_axis_tready,
      \state_reg[1]\ => m_axis_tvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_dwc_1 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_dwc_1 : entity is "StreamingDataflowPartition_1_dwc_1,axis_dwidth_converter_v1_1_26_axis_dwidth_converter,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_dwc_1 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_dwc_1 : entity is "StreamingDataflowPartition_1_dwc_1";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_dwc_1 : entity is "axis_dwidth_converter_v1_1_26_axis_dwidth_converter,Vivado 2022.2.2";
end top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_dwc_1;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_dwc_1 is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of aclk : signal is "xilinx.com:signal:clock:1.0 CLKIF CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of aclk : signal is "XIL_INTERFACENAME CLKIF, FREQ_HZ 100000000.000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, ASSOCIATED_BUSIF S_AXIS:M_AXIS, ASSOCIATED_RESET aresetn, INSERT_VIP 0, ASSOCIATED_CLKEN aclken";
  attribute X_INTERFACE_INFO of aresetn : signal is "xilinx.com:signal:reset:1.0 RSTIF RST";
  attribute X_INTERFACE_PARAMETER of aresetn : signal is "XIL_INTERFACENAME RSTIF, POLARITY ACTIVE_LOW, INSERT_VIP 0, TYPE INTERCONNECT";
  attribute X_INTERFACE_INFO of m_axis_tready : signal is "xilinx.com:interface:axis:1.0 M_AXIS TREADY";
  attribute X_INTERFACE_INFO of m_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 M_AXIS TVALID";
  attribute X_INTERFACE_INFO of s_axis_tready : signal is "xilinx.com:interface:axis:1.0 S_AXIS TREADY";
  attribute X_INTERFACE_INFO of s_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 S_AXIS TVALID";
  attribute X_INTERFACE_INFO of m_axis_tdata : signal is "xilinx.com:interface:axis:1.0 M_AXIS TDATA";
  attribute X_INTERFACE_PARAMETER of m_axis_tdata : signal is "XIL_INTERFACENAME M_AXIS, TDATA_NUM_BYTES 2, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axis_tdata : signal is "xilinx.com:interface:axis:1.0 S_AXIS TDATA";
  attribute X_INTERFACE_PARAMETER of s_axis_tdata : signal is "XIL_INTERFACENAME S_AXIS, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, LAYERED_METADATA undef, INSERT_VIP 0";
begin
inst: entity work.\top_StreamingDataflowPartition_1_0_axis_dwidth_converter_v1_1_26_axis_dwidth_converter__parameterized0\
     port map (
      aclk => aclk,
      aresetn => aresetn,
      m_axis_tdata(15 downto 0) => m_axis_tdata(15 downto 0),
      m_axis_tready => m_axis_tready,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tvalid => s_axis_tvalid,
      \state_reg[0]\ => s_axis_tready,
      \state_reg[1]\ => m_axis_tvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_Thresholding_Batch_0 is
  port (
    in0_V_TREADY : out STD_LOGIC;
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    out_V_TREADY : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_Thresholding_Batch_0 : entity is "Thresholding_Batch_0";
end top_StreamingDataflowPartition_1_0_Thresholding_Batch_0;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_Thresholding_Batch_0 is
  signal B_V_data_1_sel : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \ap_CS_fsm_reg_n_3_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_iter2_fsm_state3 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_rst_n_inv : STD_LOGIC;
  signal grp_Thresholding_Batch_fu_52_ap_start_reg : STD_LOGIC;
  signal grp_Thresholding_Batch_fu_52_n_10 : STD_LOGIC;
  signal grp_Thresholding_Batch_fu_52_n_11 : STD_LOGIC;
  signal grp_Thresholding_Batch_fu_52_n_12 : STD_LOGIC;
  signal grp_Thresholding_Batch_fu_52_n_4 : STD_LOGIC;
  signal grp_Thresholding_Batch_fu_52_n_6 : STD_LOGIC;
  signal grp_Thresholding_Batch_fu_52_n_7 : STD_LOGIC;
  signal grp_Thresholding_Batch_fu_52_n_9 : STD_LOGIC;
  signal grp_Thresholding_Batch_fu_52_out_V_TDATA : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^in0_v_tready\ : STD_LOGIC;
  signal in0_V_TVALID_int_regslice : STD_LOGIC;
  signal out_V_TREADY_int_regslice : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal regslice_both_in0_V_U_n_11 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_12 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_13 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_14 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_15 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_16 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_17 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_18 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_19 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_20 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_21 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_22 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_7 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_8 : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
begin
  in0_V_TREADY <= \^in0_v_tready\;
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => ap_CS_fsm_state3,
      I2 => ap_CS_fsm_state2,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
grp_Thresholding_Batch_fu_52: entity work.top_StreamingDataflowPartition_1_0_Thresholding_Batch_0_Thresholding_Batch
     port map (
      B_V_data_1_sel => B_V_data_1_sel,
      B_V_data_1_sel_wr => B_V_data_1_sel_wr,
      B_V_data_1_state(0) => B_V_data_1_state(1),
      \B_V_data_1_state_reg[1]\ => \^in0_v_tready\,
      D(0) => ap_NS_fsm(2),
      Q(1) => ap_CS_fsm_state3,
      Q(0) => ap_CS_fsm_state2,
      \ap_CS_fsm_reg[1]\ => grp_Thresholding_Batch_fu_52_n_10,
      \ap_CS_fsm_reg[2]\ => grp_Thresholding_Batch_fu_52_n_6,
      \ap_CS_fsm_reg[2]_0\ => grp_Thresholding_Batch_fu_52_n_11,
      \ap_CS_iter2_fsm_reg[1]_0\ => grp_Thresholding_Batch_fu_52_n_7,
      \ap_CS_iter2_fsm_reg[1]_1\ => grp_Thresholding_Batch_fu_52_n_12,
      ap_CS_iter2_fsm_state3 => ap_CS_iter2_fsm_state3,
      ap_clk => ap_clk,
      ap_done_cache_reg => grp_Thresholding_Batch_fu_52_n_9,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_Thresholding_Batch_fu_52_ap_start_reg => grp_Thresholding_Batch_fu_52_ap_start_reg,
      \icmp_ln295_reg_494_pp0_iter1_reg_reg[0]_0\ => grp_Thresholding_Batch_fu_52_n_4,
      in0_V_TVALID => in0_V_TVALID,
      in0_V_TVALID_int_regslice => in0_V_TVALID_int_regslice,
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice,
      \q0_reg[1]\(7 downto 0) => grp_Thresholding_Batch_fu_52_out_V_TDATA(7 downto 0),
      \r_V_1_reg_503_reg[7]_0\(1 downto 0) => p_0_in(7 downto 6),
      \r_V_2_reg_508_reg[7]_0\(1) => regslice_both_in0_V_U_n_11,
      \r_V_2_reg_508_reg[7]_0\(0) => regslice_both_in0_V_U_n_12,
      \r_V_3_reg_513_reg[7]_0\(1) => regslice_both_in0_V_U_n_13,
      \r_V_3_reg_513_reg[7]_0\(0) => regslice_both_in0_V_U_n_14,
      \r_V_4_reg_518_reg[7]_0\(1) => regslice_both_in0_V_U_n_15,
      \r_V_4_reg_518_reg[7]_0\(0) => regslice_both_in0_V_U_n_16,
      \r_V_5_reg_523_reg[7]_0\(1) => regslice_both_in0_V_U_n_17,
      \r_V_5_reg_523_reg[7]_0\(0) => regslice_both_in0_V_U_n_18,
      \r_V_6_reg_528_reg[7]_0\(1) => regslice_both_in0_V_U_n_19,
      \r_V_6_reg_528_reg[7]_0\(0) => regslice_both_in0_V_U_n_20,
      \r_V_7_reg_533_reg[7]_0\(1) => regslice_both_in0_V_U_n_21,
      \r_V_7_reg_533_reg[7]_0\(0) => regslice_both_in0_V_U_n_22,
      \r_V_reg_498_reg[7]_0\(1) => regslice_both_in0_V_U_n_7,
      \r_V_reg_498_reg[7]_0\(0) => regslice_both_in0_V_U_n_8
    );
grp_Thresholding_Batch_fu_52_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Thresholding_Batch_fu_52_n_10,
      Q => grp_Thresholding_Batch_fu_52_ap_start_reg,
      R => ap_rst_n_inv
    );
regslice_both_in0_V_U: entity work.top_StreamingDataflowPartition_1_0_Thresholding_Batch_0_regslice_both
     port map (
      \B_V_data_1_payload_B_reg[15]_0\(1 downto 0) => p_0_in(7 downto 6),
      \B_V_data_1_payload_B_reg[23]_0\(1) => regslice_both_in0_V_U_n_11,
      \B_V_data_1_payload_B_reg[23]_0\(0) => regslice_both_in0_V_U_n_12,
      \B_V_data_1_payload_B_reg[31]_0\(1) => regslice_both_in0_V_U_n_13,
      \B_V_data_1_payload_B_reg[31]_0\(0) => regslice_both_in0_V_U_n_14,
      \B_V_data_1_payload_B_reg[39]_0\(1) => regslice_both_in0_V_U_n_15,
      \B_V_data_1_payload_B_reg[39]_0\(0) => regslice_both_in0_V_U_n_16,
      \B_V_data_1_payload_B_reg[47]_0\(1) => regslice_both_in0_V_U_n_17,
      \B_V_data_1_payload_B_reg[47]_0\(0) => regslice_both_in0_V_U_n_18,
      \B_V_data_1_payload_B_reg[55]_0\(1) => regslice_both_in0_V_U_n_19,
      \B_V_data_1_payload_B_reg[55]_0\(0) => regslice_both_in0_V_U_n_20,
      \B_V_data_1_payload_B_reg[63]_0\(1) => regslice_both_in0_V_U_n_21,
      \B_V_data_1_payload_B_reg[63]_0\(0) => regslice_both_in0_V_U_n_22,
      \B_V_data_1_payload_B_reg[7]_0\(1) => regslice_both_in0_V_U_n_7,
      \B_V_data_1_payload_B_reg[7]_0\(0) => regslice_both_in0_V_U_n_8,
      B_V_data_1_sel => B_V_data_1_sel,
      B_V_data_1_sel_rd_reg_0 => grp_Thresholding_Batch_fu_52_n_11,
      B_V_data_1_state(0) => B_V_data_1_state(1),
      \B_V_data_1_state_reg[0]_0\ => grp_Thresholding_Batch_fu_52_n_6,
      \B_V_data_1_state_reg[1]_0\ => \^in0_v_tready\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in0_V_TDATA(15 downto 0) => in0_V_TDATA(15 downto 0),
      in0_V_TVALID => in0_V_TVALID,
      in0_V_TVALID_int_regslice => in0_V_TVALID_int_regslice
    );
regslice_both_out_V_U: entity work.\top_StreamingDataflowPartition_1_0_Thresholding_Batch_0_regslice_both__parameterized0\
     port map (
      \B_V_data_1_payload_A_reg[7]_0\(7 downto 0) => grp_Thresholding_Batch_fu_52_out_V_TDATA(7 downto 0),
      B_V_data_1_sel_wr => B_V_data_1_sel_wr,
      B_V_data_1_sel_wr_reg_0 => grp_Thresholding_Batch_fu_52_n_12,
      \B_V_data_1_state_reg[0]_0\ => \B_V_data_1_state_reg[0]\,
      \B_V_data_1_state_reg[0]_1\ => grp_Thresholding_Batch_fu_52_n_7,
      \B_V_data_1_state_reg[1]_0\ => grp_Thresholding_Batch_fu_52_n_4,
      D(1) => ap_NS_fsm(3),
      D(0) => ap_NS_fsm(0),
      Q(3) => ap_CS_fsm_state4,
      Q(2) => ap_CS_fsm_state3,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_3_[0]\,
      \ap_CS_fsm_reg[3]\ => grp_Thresholding_Batch_fu_52_n_9,
      ap_CS_iter2_fsm_state3 => ap_CS_iter2_fsm_state3,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_V_TDATA(7 downto 0) => out_V_TDATA(7 downto 0),
      out_V_TREADY => out_V_TREADY,
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_memstream is
  port (
    \tvalid_pipe0_reg[1]\ : out STD_LOGIC;
    m_axis_0_tdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axis_0_tready : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_memstream : entity is "memstream";
end top_StreamingDataflowPartition_1_0_memstream;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_memstream is
begin
\singleblock.mem\: entity work.top_StreamingDataflowPartition_1_0_memstream_singleblock
     port map (
      aclk => aclk,
      aresetn => aresetn,
      m_axis_0_tdata(511 downto 0) => m_axis_0_tdata(511 downto 0),
      m_axis_0_tready => m_axis_0_tready,
      \tvalid_pipe0_reg[1]_0\ => \tvalid_pipe0_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_StreamingDataflowPartition_1_0_memstream__parameterized0\ is
  port (
    \tvalid_pipe0_reg[1]\ : out STD_LOGIC;
    m_axis_0_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_0_tready : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_StreamingDataflowPartition_1_0_memstream__parameterized0\ : entity is "memstream";
end \top_StreamingDataflowPartition_1_0_memstream__parameterized0\;

architecture STRUCTURE of \top_StreamingDataflowPartition_1_0_memstream__parameterized0\ is
begin
\singleblock.mem\: entity work.\top_StreamingDataflowPartition_1_0_memstream_singleblock__parameterized0\
     port map (
      aclk => aclk,
      aresetn => aresetn,
      m_axis_0_tdata(63 downto 0) => m_axis_0_tdata(63 downto 0),
      m_axis_0_tready => m_axis_0_tready,
      \tvalid_pipe0_reg[1]_0\ => \tvalid_pipe0_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_StreamingDataflowPartition_1_0_memstream__parameterized1\ is
  port (
    \tvalid_pipe0_reg[1]\ : out STD_LOGIC;
    m_axis_0_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_0_tready : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_StreamingDataflowPartition_1_0_memstream__parameterized1\ : entity is "memstream";
end \top_StreamingDataflowPartition_1_0_memstream__parameterized1\;

architecture STRUCTURE of \top_StreamingDataflowPartition_1_0_memstream__parameterized1\ is
begin
\singleblock.mem\: entity work.\top_StreamingDataflowPartition_1_0_memstream_singleblock__parameterized1\
     port map (
      aclk => aclk,
      aresetn => aresetn,
      m_axis_0_tdata(63 downto 0) => m_axis_0_tdata(63 downto 0),
      m_axis_0_tready => m_axis_0_tready,
      \tvalid_pipe0_reg[1]_0\ => \tvalid_pipe0_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_StreamingDataflowPartition_1_0_memstream__parameterized2\ is
  port (
    m_axis_0_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tvalid_pipe0_reg[1]\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    m_axis_0_tready : in STD_LOGIC;
    aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_StreamingDataflowPartition_1_0_memstream__parameterized2\ : entity is "memstream";
end \top_StreamingDataflowPartition_1_0_memstream__parameterized2\;

architecture STRUCTURE of \top_StreamingDataflowPartition_1_0_memstream__parameterized2\ is
begin
\singleblock.mem\: entity work.\top_StreamingDataflowPartition_1_0_memstream_singleblock__parameterized2\
     port map (
      aclk => aclk,
      aresetn => aresetn,
      m_axis_0_tdata(7 downto 0) => m_axis_0_tdata(7 downto 0),
      m_axis_0_tready => m_axis_0_tready,
      \tvalid_pipe0_reg[1]_0\ => \tvalid_pipe0_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0_imp_9WR3XX is
  port (
    s_axis_tready : out STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_V_TVALID : in STD_LOGIC;
    out_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    in0_V_TREADY : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0_imp_9WR3XX : entity is "StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0_imp_9WR3XX";
end top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0_imp_9WR3XX;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0_imp_9WR3XX is
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of dwc : label is "StreamingDataflowPartition_1_dwc_0,axis_dwidth_converter_v1_1_26_axis_dwidth_converter,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of dwc : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of dwc : label is "axis_dwidth_converter_v1_1_26_axis_dwidth_converter,Vivado 2022.2.2";
begin
dwc: entity work.top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_dwc_0
     port map (
      aclk => ap_clk,
      aresetn => ap_rst_n,
      m_axis_tdata(15 downto 0) => m_axis_tdata(15 downto 0),
      m_axis_tready => in0_V_TREADY,
      m_axis_tvalid => m_axis_tvalid,
      s_axis_tdata(7 downto 0) => out_V_TDATA(7 downto 0),
      s_axis_tready => s_axis_tready,
      s_axis_tvalid => out_V_TVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1_imp_HY6IKX is
  port (
    s_axis_tready : out STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_V_tvalid : in STD_LOGIC;
    out_V_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in0_V_tready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1_imp_HY6IKX : entity is "StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1_imp_HY6IKX";
end top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1_imp_HY6IKX;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1_imp_HY6IKX is
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of dwc : label is "StreamingDataflowPartition_1_dwc_1,axis_dwidth_converter_v1_1_26_axis_dwidth_converter,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of dwc : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of dwc : label is "axis_dwidth_converter_v1_1_26_axis_dwidth_converter,Vivado 2022.2.2";
begin
dwc: entity work.top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_dwc_1
     port map (
      aclk => ap_clk,
      aresetn => ap_rst_n,
      m_axis_tdata(15 downto 0) => m_axis_tdata(15 downto 0),
      m_axis_tready => in0_V_tready,
      m_axis_tvalid => m_axis_tvalid,
      s_axis_tdata(31 downto 0) => out_V_tdata(31 downto 0),
      s_axis_tready => s_axis_tready,
      s_axis_tvalid => out_V_tvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_0_0 is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    in0_V_TREADY : out STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    weights_V_TVALID : in STD_LOGIC;
    weights_V_TREADY : out STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 511 downto 0 );
    out_V_TVALID : out STD_LOGIC;
    out_V_TREADY : in STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_0_0 : entity is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_0_0,MatrixVectorActivation_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_0_0 : entity is "HLS";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_0_0 : entity is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_0_0 : entity is "MatrixVectorActivation_0,Vivado 2022.2.2";
  attribute hls_module : string;
  attribute hls_module of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_0_0 : entity is "yes";
end top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_0_0;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_0_0 is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF in0_V:weights_V:out_V, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000.000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in0_V_TREADY : signal is "xilinx.com:interface:axis:1.0 in0_V TREADY";
  attribute X_INTERFACE_INFO of in0_V_TVALID : signal is "xilinx.com:interface:axis:1.0 in0_V TVALID";
  attribute X_INTERFACE_INFO of out_V_TREADY : signal is "xilinx.com:interface:axis:1.0 out_V TREADY";
  attribute X_INTERFACE_INFO of out_V_TVALID : signal is "xilinx.com:interface:axis:1.0 out_V TVALID";
  attribute X_INTERFACE_INFO of weights_V_TREADY : signal is "xilinx.com:interface:axis:1.0 weights_V TREADY";
  attribute X_INTERFACE_INFO of weights_V_TVALID : signal is "xilinx.com:interface:axis:1.0 weights_V TVALID";
  attribute X_INTERFACE_INFO of in0_V_TDATA : signal is "xilinx.com:interface:axis:1.0 in0_V TDATA";
  attribute X_INTERFACE_PARAMETER of in0_V_TDATA : signal is "XIL_INTERFACENAME in0_V, TDATA_NUM_BYTES 2, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of out_V_TDATA : signal is "xilinx.com:interface:axis:1.0 out_V TDATA";
  attribute X_INTERFACE_PARAMETER of out_V_TDATA : signal is "XIL_INTERFACENAME out_V, TDATA_NUM_BYTES 4, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of weights_V_TDATA : signal is "xilinx.com:interface:axis:1.0 weights_V TDATA";
  attribute X_INTERFACE_PARAMETER of weights_V_TDATA : signal is "XIL_INTERFACENAME weights_V, TDATA_NUM_BYTES 64, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
begin
inst: entity work.top_StreamingDataflowPartition_1_0_MatrixVectorActivation_0
     port map (
      \B_V_data_1_state_reg[0]\ => out_V_TVALID,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_TDATA(15 downto 0) => in0_V_TDATA(15 downto 0),
      in0_V_TREADY => in0_V_TREADY,
      in0_V_TVALID => in0_V_TVALID,
      out_V_TDATA(31 downto 0) => out_V_TDATA(31 downto 0),
      out_V_TREADY => out_V_TREADY,
      weights_V_TDATA(511 downto 0) => weights_V_TDATA(511 downto 0),
      weights_V_TREADY => weights_V_TREADY,
      weights_V_TVALID => weights_V_TVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    awready : out STD_LOGIC;
    awvalid : in STD_LOGIC;
    awaddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    wready : out STD_LOGIC;
    wvalid : in STD_LOGIC;
    wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bready : in STD_LOGIC;
    bvalid : out STD_LOGIC;
    bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    arready : out STD_LOGIC;
    arvalid : in STD_LOGIC;
    araddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rready : in STD_LOGIC;
    rvalid : out STD_LOGIC;
    rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_0_tready : in STD_LOGIC;
    m_axis_0_tvalid : out STD_LOGIC;
    m_axis_0_tdata : out STD_LOGIC_VECTOR ( 511 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_0 : entity is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_0,memstream,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_0 : entity is "package_project";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_0 : entity is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_0 : entity is "memstream,Vivado 2022.2.2";
end top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_0;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_0 is
  signal \<const0>\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of aclk : signal is "xilinx.com:signal:clock:1.0 aclk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of aclk : signal is "XIL_INTERFACENAME aclk, ASSOCIATED_BUSIF m_axis_0:m_axis_1:m_axis_2:m_axis_3:m_axis_4:m_axis_5:s_axilite, ASSOCIATED_RESET aresetn, FREQ_HZ 100000000.000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of aresetn : signal is "xilinx.com:signal:reset:1.0 aresetn RST";
  attribute X_INTERFACE_PARAMETER of aresetn : signal is "XIL_INTERFACENAME aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of arready : signal is "xilinx.com:interface:aximm:1.0 s_axilite ARREADY";
  attribute X_INTERFACE_INFO of arvalid : signal is "xilinx.com:interface:aximm:1.0 s_axilite ARVALID";
  attribute X_INTERFACE_INFO of awready : signal is "xilinx.com:interface:aximm:1.0 s_axilite AWREADY";
  attribute X_INTERFACE_INFO of awvalid : signal is "xilinx.com:interface:aximm:1.0 s_axilite AWVALID";
  attribute X_INTERFACE_INFO of bready : signal is "xilinx.com:interface:aximm:1.0 s_axilite BREADY";
  attribute X_INTERFACE_INFO of bvalid : signal is "xilinx.com:interface:aximm:1.0 s_axilite BVALID";
  attribute X_INTERFACE_INFO of m_axis_0_tready : signal is "xilinx.com:interface:axis:1.0 m_axis_0 TREADY";
  attribute X_INTERFACE_INFO of m_axis_0_tvalid : signal is "xilinx.com:interface:axis:1.0 m_axis_0 TVALID";
  attribute X_INTERFACE_INFO of rready : signal is "xilinx.com:interface:aximm:1.0 s_axilite RREADY";
  attribute X_INTERFACE_INFO of rvalid : signal is "xilinx.com:interface:aximm:1.0 s_axilite RVALID";
  attribute X_INTERFACE_INFO of wready : signal is "xilinx.com:interface:aximm:1.0 s_axilite WREADY";
  attribute X_INTERFACE_INFO of wvalid : signal is "xilinx.com:interface:aximm:1.0 s_axilite WVALID";
  attribute X_INTERFACE_INFO of araddr : signal is "xilinx.com:interface:aximm:1.0 s_axilite ARADDR";
  attribute X_INTERFACE_INFO of arprot : signal is "xilinx.com:interface:aximm:1.0 s_axilite ARPROT";
  attribute X_INTERFACE_INFO of awaddr : signal is "xilinx.com:interface:aximm:1.0 s_axilite AWADDR";
  attribute X_INTERFACE_INFO of awprot : signal is "xilinx.com:interface:aximm:1.0 s_axilite AWPROT";
  attribute X_INTERFACE_INFO of bresp : signal is "xilinx.com:interface:aximm:1.0 s_axilite BRESP";
  attribute X_INTERFACE_INFO of m_axis_0_tdata : signal is "xilinx.com:interface:axis:1.0 m_axis_0 TDATA";
  attribute X_INTERFACE_PARAMETER of m_axis_0_tdata : signal is "XIL_INTERFACENAME m_axis_0, TDATA_NUM_BYTES 64, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of rdata : signal is "xilinx.com:interface:aximm:1.0 s_axilite RDATA";
  attribute X_INTERFACE_PARAMETER of rdata : signal is "XIL_INTERFACENAME s_axilite, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000.000000, ID_WIDTH 0, ADDR_WIDTH 13, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of rresp : signal is "xilinx.com:interface:aximm:1.0 s_axilite RRESP";
  attribute X_INTERFACE_INFO of wdata : signal is "xilinx.com:interface:aximm:1.0 s_axilite WDATA";
  attribute X_INTERFACE_INFO of wstrb : signal is "xilinx.com:interface:aximm:1.0 s_axilite WSTRB";
begin
  arready <= \<const0>\;
  awready <= \<const0>\;
  bresp(1) <= \<const0>\;
  bresp(0) <= \<const0>\;
  bvalid <= \<const0>\;
  rdata(31) <= \<const0>\;
  rdata(30) <= \<const0>\;
  rdata(29) <= \<const0>\;
  rdata(28) <= \<const0>\;
  rdata(27) <= \<const0>\;
  rdata(26) <= \<const0>\;
  rdata(25) <= \<const0>\;
  rdata(24) <= \<const0>\;
  rdata(23) <= \<const0>\;
  rdata(22) <= \<const0>\;
  rdata(21) <= \<const0>\;
  rdata(20) <= \<const0>\;
  rdata(19) <= \<const0>\;
  rdata(18) <= \<const0>\;
  rdata(17) <= \<const0>\;
  rdata(16) <= \<const0>\;
  rdata(15) <= \<const0>\;
  rdata(14) <= \<const0>\;
  rdata(13) <= \<const0>\;
  rdata(12) <= \<const0>\;
  rdata(11) <= \<const0>\;
  rdata(10) <= \<const0>\;
  rdata(9) <= \<const0>\;
  rdata(8) <= \<const0>\;
  rdata(7) <= \<const0>\;
  rdata(6) <= \<const0>\;
  rdata(5) <= \<const0>\;
  rdata(4) <= \<const0>\;
  rdata(3) <= \<const0>\;
  rdata(2) <= \<const0>\;
  rdata(1) <= \<const0>\;
  rdata(0) <= \<const0>\;
  rresp(1) <= \<const0>\;
  rresp(0) <= \<const0>\;
  rvalid <= \<const0>\;
  wready <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.top_StreamingDataflowPartition_1_0_memstream
     port map (
      aclk => aclk,
      aresetn => aresetn,
      m_axis_0_tdata(511 downto 0) => m_axis_0_tdata(511 downto 0),
      m_axis_0_tready => m_axis_0_tready,
      \tvalid_pipe0_reg[1]\ => m_axis_0_tvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_1_0 is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    in0_V_TREADY : out STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    weights_V_TVALID : in STD_LOGIC;
    weights_V_TREADY : out STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    out_V_TVALID : out STD_LOGIC;
    out_V_TREADY : in STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_1_0 : entity is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_1_0,MatrixVectorActivation_1,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_1_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_1_0 : entity is "HLS";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_1_0 : entity is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_1_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_1_0 : entity is "MatrixVectorActivation_1,Vivado 2022.2.2";
  attribute hls_module : string;
  attribute hls_module of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_1_0 : entity is "yes";
end top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_1_0;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_1_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^out_v_tdata\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF in0_V:weights_V:out_V, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000.000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in0_V_TREADY : signal is "xilinx.com:interface:axis:1.0 in0_V TREADY";
  attribute X_INTERFACE_INFO of in0_V_TVALID : signal is "xilinx.com:interface:axis:1.0 in0_V TVALID";
  attribute X_INTERFACE_INFO of out_V_TREADY : signal is "xilinx.com:interface:axis:1.0 out_V TREADY";
  attribute X_INTERFACE_INFO of out_V_TVALID : signal is "xilinx.com:interface:axis:1.0 out_V TVALID";
  attribute X_INTERFACE_INFO of weights_V_TREADY : signal is "xilinx.com:interface:axis:1.0 weights_V TREADY";
  attribute X_INTERFACE_INFO of weights_V_TVALID : signal is "xilinx.com:interface:axis:1.0 weights_V TVALID";
  attribute X_INTERFACE_INFO of in0_V_TDATA : signal is "xilinx.com:interface:axis:1.0 in0_V TDATA";
  attribute X_INTERFACE_PARAMETER of in0_V_TDATA : signal is "XIL_INTERFACENAME in0_V, TDATA_NUM_BYTES 2, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of out_V_TDATA : signal is "xilinx.com:interface:axis:1.0 out_V TDATA";
  attribute X_INTERFACE_PARAMETER of out_V_TDATA : signal is "XIL_INTERFACENAME out_V, TDATA_NUM_BYTES 1, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of weights_V_TDATA : signal is "xilinx.com:interface:axis:1.0 weights_V TDATA";
  attribute X_INTERFACE_PARAMETER of weights_V_TDATA : signal is "XIL_INTERFACENAME weights_V, TDATA_NUM_BYTES 8, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
begin
  out_V_TDATA(7) <= \<const0>\;
  out_V_TDATA(6) <= \<const0>\;
  out_V_TDATA(5) <= \<const0>\;
  out_V_TDATA(4) <= \<const0>\;
  out_V_TDATA(3 downto 0) <= \^out_v_tdata\(3 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.top_StreamingDataflowPartition_1_0_MatrixVectorActivation_1
     port map (
      \B_V_data_1_state_reg[0]\ => out_V_TVALID,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_TDATA(15 downto 0) => in0_V_TDATA(15 downto 0),
      in0_V_TREADY => in0_V_TREADY,
      in0_V_TVALID => in0_V_TVALID,
      out_V_TDATA(3 downto 0) => \^out_v_tdata\(3 downto 0),
      out_V_TREADY => out_V_TREADY,
      weights_V_TDATA(63 downto 0) => weights_V_TDATA(63 downto 0),
      weights_V_TREADY => weights_V_TREADY,
      weights_V_TVALID => weights_V_TVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    awready : out STD_LOGIC;
    awvalid : in STD_LOGIC;
    awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    wready : out STD_LOGIC;
    wvalid : in STD_LOGIC;
    wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bready : in STD_LOGIC;
    bvalid : out STD_LOGIC;
    bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    arready : out STD_LOGIC;
    arvalid : in STD_LOGIC;
    araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rready : in STD_LOGIC;
    rvalid : out STD_LOGIC;
    rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_0_tready : in STD_LOGIC;
    m_axis_0_tvalid : out STD_LOGIC;
    m_axis_0_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_0 : entity is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_0,memstream,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_0 : entity is "package_project";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_0 : entity is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_0 : entity is "memstream,Vivado 2022.2.2";
end top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_0;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_0 is
  signal \<const0>\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of aclk : signal is "xilinx.com:signal:clock:1.0 aclk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of aclk : signal is "XIL_INTERFACENAME aclk, ASSOCIATED_BUSIF m_axis_0:m_axis_1:m_axis_2:m_axis_3:m_axis_4:m_axis_5:s_axilite, ASSOCIATED_RESET aresetn, FREQ_HZ 100000000.000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of aresetn : signal is "xilinx.com:signal:reset:1.0 aresetn RST";
  attribute X_INTERFACE_PARAMETER of aresetn : signal is "XIL_INTERFACENAME aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of arready : signal is "xilinx.com:interface:aximm:1.0 s_axilite ARREADY";
  attribute X_INTERFACE_INFO of arvalid : signal is "xilinx.com:interface:aximm:1.0 s_axilite ARVALID";
  attribute X_INTERFACE_INFO of awready : signal is "xilinx.com:interface:aximm:1.0 s_axilite AWREADY";
  attribute X_INTERFACE_INFO of awvalid : signal is "xilinx.com:interface:aximm:1.0 s_axilite AWVALID";
  attribute X_INTERFACE_INFO of bready : signal is "xilinx.com:interface:aximm:1.0 s_axilite BREADY";
  attribute X_INTERFACE_INFO of bvalid : signal is "xilinx.com:interface:aximm:1.0 s_axilite BVALID";
  attribute X_INTERFACE_INFO of m_axis_0_tready : signal is "xilinx.com:interface:axis:1.0 m_axis_0 TREADY";
  attribute X_INTERFACE_INFO of m_axis_0_tvalid : signal is "xilinx.com:interface:axis:1.0 m_axis_0 TVALID";
  attribute X_INTERFACE_INFO of rready : signal is "xilinx.com:interface:aximm:1.0 s_axilite RREADY";
  attribute X_INTERFACE_INFO of rvalid : signal is "xilinx.com:interface:aximm:1.0 s_axilite RVALID";
  attribute X_INTERFACE_INFO of wready : signal is "xilinx.com:interface:aximm:1.0 s_axilite WREADY";
  attribute X_INTERFACE_INFO of wvalid : signal is "xilinx.com:interface:aximm:1.0 s_axilite WVALID";
  attribute X_INTERFACE_INFO of araddr : signal is "xilinx.com:interface:aximm:1.0 s_axilite ARADDR";
  attribute X_INTERFACE_INFO of arprot : signal is "xilinx.com:interface:aximm:1.0 s_axilite ARPROT";
  attribute X_INTERFACE_INFO of awaddr : signal is "xilinx.com:interface:aximm:1.0 s_axilite AWADDR";
  attribute X_INTERFACE_INFO of awprot : signal is "xilinx.com:interface:aximm:1.0 s_axilite AWPROT";
  attribute X_INTERFACE_INFO of bresp : signal is "xilinx.com:interface:aximm:1.0 s_axilite BRESP";
  attribute X_INTERFACE_INFO of m_axis_0_tdata : signal is "xilinx.com:interface:axis:1.0 m_axis_0 TDATA";
  attribute X_INTERFACE_PARAMETER of m_axis_0_tdata : signal is "XIL_INTERFACENAME m_axis_0, TDATA_NUM_BYTES 8, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of rdata : signal is "xilinx.com:interface:aximm:1.0 s_axilite RDATA";
  attribute X_INTERFACE_PARAMETER of rdata : signal is "XIL_INTERFACENAME s_axilite, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000.000000, ID_WIDTH 0, ADDR_WIDTH 9, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of rresp : signal is "xilinx.com:interface:aximm:1.0 s_axilite RRESP";
  attribute X_INTERFACE_INFO of wdata : signal is "xilinx.com:interface:aximm:1.0 s_axilite WDATA";
  attribute X_INTERFACE_INFO of wstrb : signal is "xilinx.com:interface:aximm:1.0 s_axilite WSTRB";
begin
  arready <= \<const0>\;
  awready <= \<const0>\;
  bresp(1) <= \<const0>\;
  bresp(0) <= \<const0>\;
  bvalid <= \<const0>\;
  rdata(31) <= \<const0>\;
  rdata(30) <= \<const0>\;
  rdata(29) <= \<const0>\;
  rdata(28) <= \<const0>\;
  rdata(27) <= \<const0>\;
  rdata(26) <= \<const0>\;
  rdata(25) <= \<const0>\;
  rdata(24) <= \<const0>\;
  rdata(23) <= \<const0>\;
  rdata(22) <= \<const0>\;
  rdata(21) <= \<const0>\;
  rdata(20) <= \<const0>\;
  rdata(19) <= \<const0>\;
  rdata(18) <= \<const0>\;
  rdata(17) <= \<const0>\;
  rdata(16) <= \<const0>\;
  rdata(15) <= \<const0>\;
  rdata(14) <= \<const0>\;
  rdata(13) <= \<const0>\;
  rdata(12) <= \<const0>\;
  rdata(11) <= \<const0>\;
  rdata(10) <= \<const0>\;
  rdata(9) <= \<const0>\;
  rdata(8) <= \<const0>\;
  rdata(7) <= \<const0>\;
  rdata(6) <= \<const0>\;
  rdata(5) <= \<const0>\;
  rdata(4) <= \<const0>\;
  rdata(3) <= \<const0>\;
  rdata(2) <= \<const0>\;
  rdata(1) <= \<const0>\;
  rdata(0) <= \<const0>\;
  rresp(1) <= \<const0>\;
  rresp(0) <= \<const0>\;
  rvalid <= \<const0>\;
  wready <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.\top_StreamingDataflowPartition_1_0_memstream__parameterized0\
     port map (
      aclk => aclk,
      aresetn => aresetn,
      m_axis_0_tdata(63 downto 0) => m_axis_0_tdata(63 downto 0),
      m_axis_0_tready => m_axis_0_tready,
      \tvalid_pipe0_reg[1]\ => m_axis_0_tvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_2_0 is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    in0_V_TREADY : out STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    weights_V_TVALID : in STD_LOGIC;
    weights_V_TREADY : out STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    out_V_TVALID : out STD_LOGIC;
    out_V_TREADY : in STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_2_0 : entity is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_2_0,MatrixVectorActivation_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_2_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_2_0 : entity is "HLS";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_2_0 : entity is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_2_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_2_0 : entity is "MatrixVectorActivation_2,Vivado 2022.2.2";
  attribute hls_module : string;
  attribute hls_module of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_2_0 : entity is "yes";
end top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_2_0;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_2_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^out_v_tdata\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF in0_V:weights_V:out_V, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000.000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in0_V_TREADY : signal is "xilinx.com:interface:axis:1.0 in0_V TREADY";
  attribute X_INTERFACE_INFO of in0_V_TVALID : signal is "xilinx.com:interface:axis:1.0 in0_V TVALID";
  attribute X_INTERFACE_INFO of out_V_TREADY : signal is "xilinx.com:interface:axis:1.0 out_V TREADY";
  attribute X_INTERFACE_INFO of out_V_TVALID : signal is "xilinx.com:interface:axis:1.0 out_V TVALID";
  attribute X_INTERFACE_INFO of weights_V_TREADY : signal is "xilinx.com:interface:axis:1.0 weights_V TREADY";
  attribute X_INTERFACE_INFO of weights_V_TVALID : signal is "xilinx.com:interface:axis:1.0 weights_V TVALID";
  attribute X_INTERFACE_INFO of in0_V_TDATA : signal is "xilinx.com:interface:axis:1.0 in0_V TDATA";
  attribute X_INTERFACE_PARAMETER of in0_V_TDATA : signal is "XIL_INTERFACENAME in0_V, TDATA_NUM_BYTES 2, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of out_V_TDATA : signal is "xilinx.com:interface:axis:1.0 out_V TDATA";
  attribute X_INTERFACE_PARAMETER of out_V_TDATA : signal is "XIL_INTERFACENAME out_V, TDATA_NUM_BYTES 1, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of weights_V_TDATA : signal is "xilinx.com:interface:axis:1.0 weights_V TDATA";
  attribute X_INTERFACE_PARAMETER of weights_V_TDATA : signal is "XIL_INTERFACENAME weights_V, TDATA_NUM_BYTES 8, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
begin
  out_V_TDATA(7) <= \<const0>\;
  out_V_TDATA(6) <= \<const0>\;
  out_V_TDATA(5) <= \<const0>\;
  out_V_TDATA(4) <= \<const0>\;
  out_V_TDATA(3 downto 0) <= \^out_v_tdata\(3 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.top_StreamingDataflowPartition_1_0_MatrixVectorActivation_2
     port map (
      \B_V_data_1_state_reg[0]\ => out_V_TVALID,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_TDATA(15 downto 0) => in0_V_TDATA(15 downto 0),
      in0_V_TREADY => in0_V_TREADY,
      in0_V_TVALID => in0_V_TVALID,
      out_V_TDATA(3 downto 0) => \^out_v_tdata\(3 downto 0),
      out_V_TREADY => out_V_TREADY,
      weights_V_TDATA(63 downto 0) => weights_V_TDATA(63 downto 0),
      weights_V_TREADY => weights_V_TREADY,
      weights_V_TVALID => weights_V_TVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    awready : out STD_LOGIC;
    awvalid : in STD_LOGIC;
    awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    wready : out STD_LOGIC;
    wvalid : in STD_LOGIC;
    wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bready : in STD_LOGIC;
    bvalid : out STD_LOGIC;
    bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    arready : out STD_LOGIC;
    arvalid : in STD_LOGIC;
    araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rready : in STD_LOGIC;
    rvalid : out STD_LOGIC;
    rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_0_tready : in STD_LOGIC;
    m_axis_0_tvalid : out STD_LOGIC;
    m_axis_0_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_0 : entity is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_0,memstream,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_0 : entity is "package_project";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_0 : entity is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_0 : entity is "memstream,Vivado 2022.2.2";
end top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_0;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_0 is
  signal \<const0>\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of aclk : signal is "xilinx.com:signal:clock:1.0 aclk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of aclk : signal is "XIL_INTERFACENAME aclk, ASSOCIATED_BUSIF m_axis_0:m_axis_1:m_axis_2:m_axis_3:m_axis_4:m_axis_5:s_axilite, ASSOCIATED_RESET aresetn, FREQ_HZ 100000000.000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of aresetn : signal is "xilinx.com:signal:reset:1.0 aresetn RST";
  attribute X_INTERFACE_PARAMETER of aresetn : signal is "XIL_INTERFACENAME aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of arready : signal is "xilinx.com:interface:aximm:1.0 s_axilite ARREADY";
  attribute X_INTERFACE_INFO of arvalid : signal is "xilinx.com:interface:aximm:1.0 s_axilite ARVALID";
  attribute X_INTERFACE_INFO of awready : signal is "xilinx.com:interface:aximm:1.0 s_axilite AWREADY";
  attribute X_INTERFACE_INFO of awvalid : signal is "xilinx.com:interface:aximm:1.0 s_axilite AWVALID";
  attribute X_INTERFACE_INFO of bready : signal is "xilinx.com:interface:aximm:1.0 s_axilite BREADY";
  attribute X_INTERFACE_INFO of bvalid : signal is "xilinx.com:interface:aximm:1.0 s_axilite BVALID";
  attribute X_INTERFACE_INFO of m_axis_0_tready : signal is "xilinx.com:interface:axis:1.0 m_axis_0 TREADY";
  attribute X_INTERFACE_INFO of m_axis_0_tvalid : signal is "xilinx.com:interface:axis:1.0 m_axis_0 TVALID";
  attribute X_INTERFACE_INFO of rready : signal is "xilinx.com:interface:aximm:1.0 s_axilite RREADY";
  attribute X_INTERFACE_INFO of rvalid : signal is "xilinx.com:interface:aximm:1.0 s_axilite RVALID";
  attribute X_INTERFACE_INFO of wready : signal is "xilinx.com:interface:aximm:1.0 s_axilite WREADY";
  attribute X_INTERFACE_INFO of wvalid : signal is "xilinx.com:interface:aximm:1.0 s_axilite WVALID";
  attribute X_INTERFACE_INFO of araddr : signal is "xilinx.com:interface:aximm:1.0 s_axilite ARADDR";
  attribute X_INTERFACE_INFO of arprot : signal is "xilinx.com:interface:aximm:1.0 s_axilite ARPROT";
  attribute X_INTERFACE_INFO of awaddr : signal is "xilinx.com:interface:aximm:1.0 s_axilite AWADDR";
  attribute X_INTERFACE_INFO of awprot : signal is "xilinx.com:interface:aximm:1.0 s_axilite AWPROT";
  attribute X_INTERFACE_INFO of bresp : signal is "xilinx.com:interface:aximm:1.0 s_axilite BRESP";
  attribute X_INTERFACE_INFO of m_axis_0_tdata : signal is "xilinx.com:interface:axis:1.0 m_axis_0 TDATA";
  attribute X_INTERFACE_PARAMETER of m_axis_0_tdata : signal is "XIL_INTERFACENAME m_axis_0, TDATA_NUM_BYTES 8, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of rdata : signal is "xilinx.com:interface:aximm:1.0 s_axilite RDATA";
  attribute X_INTERFACE_PARAMETER of rdata : signal is "XIL_INTERFACENAME s_axilite, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000.000000, ID_WIDTH 0, ADDR_WIDTH 9, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of rresp : signal is "xilinx.com:interface:aximm:1.0 s_axilite RRESP";
  attribute X_INTERFACE_INFO of wdata : signal is "xilinx.com:interface:aximm:1.0 s_axilite WDATA";
  attribute X_INTERFACE_INFO of wstrb : signal is "xilinx.com:interface:aximm:1.0 s_axilite WSTRB";
begin
  arready <= \<const0>\;
  awready <= \<const0>\;
  bresp(1) <= \<const0>\;
  bresp(0) <= \<const0>\;
  bvalid <= \<const0>\;
  rdata(31) <= \<const0>\;
  rdata(30) <= \<const0>\;
  rdata(29) <= \<const0>\;
  rdata(28) <= \<const0>\;
  rdata(27) <= \<const0>\;
  rdata(26) <= \<const0>\;
  rdata(25) <= \<const0>\;
  rdata(24) <= \<const0>\;
  rdata(23) <= \<const0>\;
  rdata(22) <= \<const0>\;
  rdata(21) <= \<const0>\;
  rdata(20) <= \<const0>\;
  rdata(19) <= \<const0>\;
  rdata(18) <= \<const0>\;
  rdata(17) <= \<const0>\;
  rdata(16) <= \<const0>\;
  rdata(15) <= \<const0>\;
  rdata(14) <= \<const0>\;
  rdata(13) <= \<const0>\;
  rdata(12) <= \<const0>\;
  rdata(11) <= \<const0>\;
  rdata(10) <= \<const0>\;
  rdata(9) <= \<const0>\;
  rdata(8) <= \<const0>\;
  rdata(7) <= \<const0>\;
  rdata(6) <= \<const0>\;
  rdata(5) <= \<const0>\;
  rdata(4) <= \<const0>\;
  rdata(3) <= \<const0>\;
  rdata(2) <= \<const0>\;
  rdata(1) <= \<const0>\;
  rdata(0) <= \<const0>\;
  rresp(1) <= \<const0>\;
  rresp(0) <= \<const0>\;
  rvalid <= \<const0>\;
  wready <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.\top_StreamingDataflowPartition_1_0_memstream__parameterized1\
     port map (
      aclk => aclk,
      aresetn => aresetn,
      m_axis_0_tdata(63 downto 0) => m_axis_0_tdata(63 downto 0),
      m_axis_0_tready => m_axis_0_tready,
      \tvalid_pipe0_reg[1]\ => m_axis_0_tvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_3_0 is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    in0_V_TREADY : out STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    weights_V_TVALID : in STD_LOGIC;
    weights_V_TREADY : out STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    out_V_TVALID : out STD_LOGIC;
    out_V_TREADY : in STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_3_0 : entity is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_3_0,MatrixVectorActivation_3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_3_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_3_0 : entity is "HLS";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_3_0 : entity is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_3_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_3_0 : entity is "MatrixVectorActivation_3,Vivado 2022.2.2";
  attribute hls_module : string;
  attribute hls_module of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_3_0 : entity is "yes";
end top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_3_0;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_3_0 is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF in0_V:weights_V:out_V, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000.000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in0_V_TREADY : signal is "xilinx.com:interface:axis:1.0 in0_V TREADY";
  attribute X_INTERFACE_INFO of in0_V_TVALID : signal is "xilinx.com:interface:axis:1.0 in0_V TVALID";
  attribute X_INTERFACE_INFO of out_V_TREADY : signal is "xilinx.com:interface:axis:1.0 out_V TREADY";
  attribute X_INTERFACE_INFO of out_V_TVALID : signal is "xilinx.com:interface:axis:1.0 out_V TVALID";
  attribute X_INTERFACE_INFO of weights_V_TREADY : signal is "xilinx.com:interface:axis:1.0 weights_V TREADY";
  attribute X_INTERFACE_INFO of weights_V_TVALID : signal is "xilinx.com:interface:axis:1.0 weights_V TVALID";
  attribute X_INTERFACE_INFO of in0_V_TDATA : signal is "xilinx.com:interface:axis:1.0 in0_V TDATA";
  attribute X_INTERFACE_PARAMETER of in0_V_TDATA : signal is "XIL_INTERFACENAME in0_V, TDATA_NUM_BYTES 1, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of out_V_TDATA : signal is "xilinx.com:interface:axis:1.0 out_V TDATA";
  attribute X_INTERFACE_PARAMETER of out_V_TDATA : signal is "XIL_INTERFACENAME out_V, TDATA_NUM_BYTES 1, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of weights_V_TDATA : signal is "xilinx.com:interface:axis:1.0 weights_V TDATA";
  attribute X_INTERFACE_PARAMETER of weights_V_TDATA : signal is "XIL_INTERFACENAME weights_V, TDATA_NUM_BYTES 1, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
begin
inst: entity work.top_StreamingDataflowPartition_1_0_MatrixVectorActivation_3
     port map (
      \B_V_data_1_state_reg[0]\ => out_V_TVALID,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_TDATA(7 downto 0) => in0_V_TDATA(7 downto 0),
      in0_V_TREADY => in0_V_TREADY,
      in0_V_TVALID => in0_V_TVALID,
      out_V_TDATA(7 downto 0) => out_V_TDATA(7 downto 0),
      out_V_TREADY => out_V_TREADY,
      weights_V_TDATA(7 downto 0) => weights_V_TDATA(7 downto 0),
      weights_V_TREADY => weights_V_TREADY,
      weights_V_TVALID => weights_V_TVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    awready : out STD_LOGIC;
    awvalid : in STD_LOGIC;
    awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    wready : out STD_LOGIC;
    wvalid : in STD_LOGIC;
    wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bready : in STD_LOGIC;
    bvalid : out STD_LOGIC;
    bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    arready : out STD_LOGIC;
    arvalid : in STD_LOGIC;
    araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rready : in STD_LOGIC;
    rvalid : out STD_LOGIC;
    rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_0_tready : in STD_LOGIC;
    m_axis_0_tvalid : out STD_LOGIC;
    m_axis_0_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_0 : entity is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_0,memstream,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_0 : entity is "package_project";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_0 : entity is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_0 : entity is "memstream,Vivado 2022.2.2";
end top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_0;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_0 is
  signal \<const0>\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of aclk : signal is "xilinx.com:signal:clock:1.0 aclk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of aclk : signal is "XIL_INTERFACENAME aclk, ASSOCIATED_BUSIF m_axis_0:m_axis_1:m_axis_2:m_axis_3:m_axis_4:m_axis_5:s_axilite, ASSOCIATED_RESET aresetn, FREQ_HZ 100000000.000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of aresetn : signal is "xilinx.com:signal:reset:1.0 aresetn RST";
  attribute X_INTERFACE_PARAMETER of aresetn : signal is "XIL_INTERFACENAME aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of arready : signal is "xilinx.com:interface:aximm:1.0 s_axilite ARREADY";
  attribute X_INTERFACE_INFO of arvalid : signal is "xilinx.com:interface:aximm:1.0 s_axilite ARVALID";
  attribute X_INTERFACE_INFO of awready : signal is "xilinx.com:interface:aximm:1.0 s_axilite AWREADY";
  attribute X_INTERFACE_INFO of awvalid : signal is "xilinx.com:interface:aximm:1.0 s_axilite AWVALID";
  attribute X_INTERFACE_INFO of bready : signal is "xilinx.com:interface:aximm:1.0 s_axilite BREADY";
  attribute X_INTERFACE_INFO of bvalid : signal is "xilinx.com:interface:aximm:1.0 s_axilite BVALID";
  attribute X_INTERFACE_INFO of m_axis_0_tready : signal is "xilinx.com:interface:axis:1.0 m_axis_0 TREADY";
  attribute X_INTERFACE_INFO of m_axis_0_tvalid : signal is "xilinx.com:interface:axis:1.0 m_axis_0 TVALID";
  attribute X_INTERFACE_INFO of rready : signal is "xilinx.com:interface:aximm:1.0 s_axilite RREADY";
  attribute X_INTERFACE_INFO of rvalid : signal is "xilinx.com:interface:aximm:1.0 s_axilite RVALID";
  attribute X_INTERFACE_INFO of wready : signal is "xilinx.com:interface:aximm:1.0 s_axilite WREADY";
  attribute X_INTERFACE_INFO of wvalid : signal is "xilinx.com:interface:aximm:1.0 s_axilite WVALID";
  attribute X_INTERFACE_INFO of araddr : signal is "xilinx.com:interface:aximm:1.0 s_axilite ARADDR";
  attribute X_INTERFACE_INFO of arprot : signal is "xilinx.com:interface:aximm:1.0 s_axilite ARPROT";
  attribute X_INTERFACE_INFO of awaddr : signal is "xilinx.com:interface:aximm:1.0 s_axilite AWADDR";
  attribute X_INTERFACE_INFO of awprot : signal is "xilinx.com:interface:aximm:1.0 s_axilite AWPROT";
  attribute X_INTERFACE_INFO of bresp : signal is "xilinx.com:interface:aximm:1.0 s_axilite BRESP";
  attribute X_INTERFACE_INFO of m_axis_0_tdata : signal is "xilinx.com:interface:axis:1.0 m_axis_0 TDATA";
  attribute X_INTERFACE_PARAMETER of m_axis_0_tdata : signal is "XIL_INTERFACENAME m_axis_0, TDATA_NUM_BYTES 1, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of rdata : signal is "xilinx.com:interface:aximm:1.0 s_axilite RDATA";
  attribute X_INTERFACE_PARAMETER of rdata : signal is "XIL_INTERFACENAME s_axilite, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000.000000, ID_WIDTH 0, ADDR_WIDTH 9, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of rresp : signal is "xilinx.com:interface:aximm:1.0 s_axilite RRESP";
  attribute X_INTERFACE_INFO of wdata : signal is "xilinx.com:interface:aximm:1.0 s_axilite WDATA";
  attribute X_INTERFACE_INFO of wstrb : signal is "xilinx.com:interface:aximm:1.0 s_axilite WSTRB";
begin
  arready <= \<const0>\;
  awready <= \<const0>\;
  bresp(1) <= \<const0>\;
  bresp(0) <= \<const0>\;
  bvalid <= \<const0>\;
  rdata(31) <= \<const0>\;
  rdata(30) <= \<const0>\;
  rdata(29) <= \<const0>\;
  rdata(28) <= \<const0>\;
  rdata(27) <= \<const0>\;
  rdata(26) <= \<const0>\;
  rdata(25) <= \<const0>\;
  rdata(24) <= \<const0>\;
  rdata(23) <= \<const0>\;
  rdata(22) <= \<const0>\;
  rdata(21) <= \<const0>\;
  rdata(20) <= \<const0>\;
  rdata(19) <= \<const0>\;
  rdata(18) <= \<const0>\;
  rdata(17) <= \<const0>\;
  rdata(16) <= \<const0>\;
  rdata(15) <= \<const0>\;
  rdata(14) <= \<const0>\;
  rdata(13) <= \<const0>\;
  rdata(12) <= \<const0>\;
  rdata(11) <= \<const0>\;
  rdata(10) <= \<const0>\;
  rdata(9) <= \<const0>\;
  rdata(8) <= \<const0>\;
  rdata(7) <= \<const0>\;
  rdata(6) <= \<const0>\;
  rdata(5) <= \<const0>\;
  rdata(4) <= \<const0>\;
  rdata(3) <= \<const0>\;
  rdata(2) <= \<const0>\;
  rdata(1) <= \<const0>\;
  rdata(0) <= \<const0>\;
  rresp(1) <= \<const0>\;
  rresp(0) <= \<const0>\;
  rvalid <= \<const0>\;
  wready <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.\top_StreamingDataflowPartition_1_0_memstream__parameterized2\
     port map (
      aclk => aclk,
      aresetn => aresetn,
      m_axis_0_tdata(7 downto 0) => m_axis_0_tdata(7 downto 0),
      m_axis_0_tready => m_axis_0_tready,
      \tvalid_pipe0_reg[1]\ => m_axis_0_tvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_Thresholding_Batch_0_0 is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    in0_V_TREADY : out STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    out_V_TVALID : out STD_LOGIC;
    out_V_TREADY : in STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_Thresholding_Batch_0_0 : entity is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_Thresholding_Batch_0_0,Thresholding_Batch_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_Thresholding_Batch_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_Thresholding_Batch_0_0 : entity is "HLS";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_Thresholding_Batch_0_0 : entity is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_Thresholding_Batch_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_Thresholding_Batch_0_0 : entity is "Thresholding_Batch_0,Vivado 2022.2.2";
  attribute hls_module : string;
  attribute hls_module of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_Thresholding_Batch_0_0 : entity is "yes";
end top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_Thresholding_Batch_0_0;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_Thresholding_Batch_0_0 is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF in0_V:out_V, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000.000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in0_V_TREADY : signal is "xilinx.com:interface:axis:1.0 in0_V TREADY";
  attribute X_INTERFACE_INFO of in0_V_TVALID : signal is "xilinx.com:interface:axis:1.0 in0_V TVALID";
  attribute X_INTERFACE_INFO of out_V_TREADY : signal is "xilinx.com:interface:axis:1.0 out_V TREADY";
  attribute X_INTERFACE_INFO of out_V_TVALID : signal is "xilinx.com:interface:axis:1.0 out_V TVALID";
  attribute X_INTERFACE_INFO of in0_V_TDATA : signal is "xilinx.com:interface:axis:1.0 in0_V TDATA";
  attribute X_INTERFACE_PARAMETER of in0_V_TDATA : signal is "XIL_INTERFACENAME in0_V, TDATA_NUM_BYTES 8, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of out_V_TDATA : signal is "xilinx.com:interface:axis:1.0 out_V TDATA";
  attribute X_INTERFACE_PARAMETER of out_V_TDATA : signal is "XIL_INTERFACENAME out_V, TDATA_NUM_BYTES 1, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
begin
inst: entity work.top_StreamingDataflowPartition_1_0_Thresholding_Batch_0
     port map (
      \B_V_data_1_state_reg[0]\ => out_V_TVALID,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_TDATA(15 downto 14) => in0_V_TDATA(63 downto 62),
      in0_V_TDATA(13 downto 12) => in0_V_TDATA(55 downto 54),
      in0_V_TDATA(11 downto 10) => in0_V_TDATA(47 downto 46),
      in0_V_TDATA(9 downto 8) => in0_V_TDATA(39 downto 38),
      in0_V_TDATA(7 downto 6) => in0_V_TDATA(31 downto 30),
      in0_V_TDATA(5 downto 4) => in0_V_TDATA(23 downto 22),
      in0_V_TDATA(3 downto 2) => in0_V_TDATA(15 downto 14),
      in0_V_TDATA(1 downto 0) => in0_V_TDATA(7 downto 6),
      in0_V_TREADY => in0_V_TREADY,
      in0_V_TVALID => in0_V_TVALID,
      out_V_TDATA(7 downto 0) => out_V_TDATA(7 downto 0),
      out_V_TREADY => out_V_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_MatrixVectorActivation_0_imp_12DA6W7 is
  port (
    in0_V_tready : out STD_LOGIC;
    out_V_tvalid : out STD_LOGIC;
    out_V_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in0_V_tvalid : in STD_LOGIC;
    in0_V_tdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    out_V_tready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_MatrixVectorActivation_0_imp_12DA6W7 : entity is "StreamingDataflowPartition_1_MatrixVectorActivation_0_imp_12DA6W7";
end top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_MatrixVectorActivation_0_imp_12DA6W7;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_MatrixVectorActivation_0_imp_12DA6W7 is
  signal StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_m_axis_0_TDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_m_axis_0_TREADY : STD_LOGIC;
  signal StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_m_axis_0_TVALID : STD_LOGIC;
  signal NLW_StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of StreamingDataflowPartition_1_MatrixVectorActivation_0 : label is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_0_0,MatrixVectorActivation_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of StreamingDataflowPartition_1_MatrixVectorActivation_0 : label is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of StreamingDataflowPartition_1_MatrixVectorActivation_0 : label is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of StreamingDataflowPartition_1_MatrixVectorActivation_0 : label is "MatrixVectorActivation_0,Vivado 2022.2.2";
  attribute CHECK_LICENSE_TYPE of StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm : label is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_0,memstream,{}";
  attribute DowngradeIPIdentifiedWarnings of StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm : label is "yes";
  attribute IP_DEFINITION_SOURCE of StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm : label is "package_project";
  attribute X_CORE_INFO of StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm : label is "memstream,Vivado 2022.2.2";
begin
StreamingDataflowPartition_1_MatrixVectorActivation_0: entity work.top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_0_0
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_TDATA(15 downto 0) => in0_V_tdata(15 downto 0),
      in0_V_TREADY => in0_V_tready,
      in0_V_TVALID => in0_V_tvalid,
      out_V_TDATA(31 downto 0) => out_V_tdata(31 downto 0),
      out_V_TREADY => out_V_tready,
      out_V_TVALID => out_V_tvalid,
      weights_V_TDATA(511 downto 0) => StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_m_axis_0_TDATA(511 downto 0),
      weights_V_TREADY => StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_m_axis_0_TREADY,
      weights_V_TVALID => StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_m_axis_0_TVALID
    );
StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm: entity work.top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_0
     port map (
      aclk => ap_clk,
      araddr(12 downto 0) => B"0000000000000",
      aresetn => ap_rst_n,
      arprot(2 downto 0) => B"000",
      arready => NLW_StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_arready_UNCONNECTED,
      arvalid => '0',
      awaddr(12 downto 0) => B"0000000000000",
      awprot(2 downto 0) => B"000",
      awready => NLW_StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_awready_UNCONNECTED,
      awvalid => '0',
      bready => '0',
      bresp(1 downto 0) => NLW_StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_bresp_UNCONNECTED(1 downto 0),
      bvalid => NLW_StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_bvalid_UNCONNECTED,
      m_axis_0_tdata(511 downto 0) => StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_m_axis_0_TDATA(511 downto 0),
      m_axis_0_tready => StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_m_axis_0_TREADY,
      m_axis_0_tvalid => StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_m_axis_0_TVALID,
      rdata(31 downto 0) => NLW_StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_rdata_UNCONNECTED(31 downto 0),
      rready => '0',
      rresp(1 downto 0) => NLW_StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_rresp_UNCONNECTED(1 downto 0),
      rvalid => NLW_StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_rvalid_UNCONNECTED,
      wdata(31 downto 0) => B"00000000000000000000000000000000",
      wready => NLW_StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_wready_UNCONNECTED,
      wstrb(3 downto 0) => B"1111",
      wvalid => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_MatrixVectorActivation_1_imp_1SQGJ7N is
  port (
    in0_V_tready : out STD_LOGIC;
    out_V_tvalid : out STD_LOGIC;
    out_V_tdata : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in0_V_tvalid : in STD_LOGIC;
    in0_V_tdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    out_V_tready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_MatrixVectorActivation_1_imp_1SQGJ7N : entity is "StreamingDataflowPartition_1_MatrixVectorActivation_1_imp_1SQGJ7N";
end top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_MatrixVectorActivation_1_imp_1SQGJ7N;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_MatrixVectorActivation_1_imp_1SQGJ7N is
  signal StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_m_axis_0_TDATA : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_m_axis_0_TREADY : STD_LOGIC;
  signal StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_m_axis_0_TVALID : STD_LOGIC;
  signal NLW_StreamingDataflowPartition_1_MatrixVectorActivation_1_out_V_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of StreamingDataflowPartition_1_MatrixVectorActivation_1 : label is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_1_0,MatrixVectorActivation_1,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of StreamingDataflowPartition_1_MatrixVectorActivation_1 : label is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of StreamingDataflowPartition_1_MatrixVectorActivation_1 : label is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of StreamingDataflowPartition_1_MatrixVectorActivation_1 : label is "MatrixVectorActivation_1,Vivado 2022.2.2";
  attribute CHECK_LICENSE_TYPE of StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm : label is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_0,memstream,{}";
  attribute DowngradeIPIdentifiedWarnings of StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm : label is "yes";
  attribute IP_DEFINITION_SOURCE of StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm : label is "package_project";
  attribute X_CORE_INFO of StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm : label is "memstream,Vivado 2022.2.2";
begin
StreamingDataflowPartition_1_MatrixVectorActivation_1: entity work.top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_1_0
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_TDATA(15 downto 0) => in0_V_tdata(15 downto 0),
      in0_V_TREADY => in0_V_tready,
      in0_V_TVALID => in0_V_tvalid,
      out_V_TDATA(7 downto 4) => NLW_StreamingDataflowPartition_1_MatrixVectorActivation_1_out_V_TDATA_UNCONNECTED(7 downto 4),
      out_V_TDATA(3 downto 0) => out_V_tdata(3 downto 0),
      out_V_TREADY => out_V_tready,
      out_V_TVALID => out_V_tvalid,
      weights_V_TDATA(63 downto 0) => StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_m_axis_0_TDATA(63 downto 0),
      weights_V_TREADY => StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_m_axis_0_TREADY,
      weights_V_TVALID => StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_m_axis_0_TVALID
    );
StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm: entity work.top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_0
     port map (
      aclk => ap_clk,
      araddr(8 downto 0) => B"000000000",
      aresetn => ap_rst_n,
      arprot(2 downto 0) => B"000",
      arready => NLW_StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_arready_UNCONNECTED,
      arvalid => '0',
      awaddr(8 downto 0) => B"000000000",
      awprot(2 downto 0) => B"000",
      awready => NLW_StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_awready_UNCONNECTED,
      awvalid => '0',
      bready => '0',
      bresp(1 downto 0) => NLW_StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_bresp_UNCONNECTED(1 downto 0),
      bvalid => NLW_StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_bvalid_UNCONNECTED,
      m_axis_0_tdata(63 downto 0) => StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_m_axis_0_TDATA(63 downto 0),
      m_axis_0_tready => StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_m_axis_0_TREADY,
      m_axis_0_tvalid => StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_m_axis_0_TVALID,
      rdata(31 downto 0) => NLW_StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_rdata_UNCONNECTED(31 downto 0),
      rready => '0',
      rresp(1 downto 0) => NLW_StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_rresp_UNCONNECTED(1 downto 0),
      rvalid => NLW_StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_rvalid_UNCONNECTED,
      wdata(31 downto 0) => B"00000000000000000000000000000000",
      wready => NLW_StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_wready_UNCONNECTED,
      wstrb(3 downto 0) => B"1111",
      wvalid => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_MatrixVectorActivation_2_imp_L5XICV is
  port (
    in0_V_tready : out STD_LOGIC;
    out_V_tvalid : out STD_LOGIC;
    out_V_tdata : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in0_V_tvalid : in STD_LOGIC;
    in0_V_tdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    out_V_tready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_MatrixVectorActivation_2_imp_L5XICV : entity is "StreamingDataflowPartition_1_MatrixVectorActivation_2_imp_L5XICV";
end top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_MatrixVectorActivation_2_imp_L5XICV;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_MatrixVectorActivation_2_imp_L5XICV is
  signal StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_m_axis_0_TDATA : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_m_axis_0_TREADY : STD_LOGIC;
  signal StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_m_axis_0_TVALID : STD_LOGIC;
  signal NLW_StreamingDataflowPartition_1_MatrixVectorActivation_2_out_V_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of StreamingDataflowPartition_1_MatrixVectorActivation_2 : label is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_2_0,MatrixVectorActivation_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of StreamingDataflowPartition_1_MatrixVectorActivation_2 : label is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of StreamingDataflowPartition_1_MatrixVectorActivation_2 : label is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of StreamingDataflowPartition_1_MatrixVectorActivation_2 : label is "MatrixVectorActivation_2,Vivado 2022.2.2";
  attribute CHECK_LICENSE_TYPE of StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm : label is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_0,memstream,{}";
  attribute DowngradeIPIdentifiedWarnings of StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm : label is "yes";
  attribute IP_DEFINITION_SOURCE of StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm : label is "package_project";
  attribute X_CORE_INFO of StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm : label is "memstream,Vivado 2022.2.2";
begin
StreamingDataflowPartition_1_MatrixVectorActivation_2: entity work.top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_2_0
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_TDATA(15 downto 0) => in0_V_tdata(15 downto 0),
      in0_V_TREADY => in0_V_tready,
      in0_V_TVALID => in0_V_tvalid,
      out_V_TDATA(7 downto 4) => NLW_StreamingDataflowPartition_1_MatrixVectorActivation_2_out_V_TDATA_UNCONNECTED(7 downto 4),
      out_V_TDATA(3 downto 0) => out_V_tdata(3 downto 0),
      out_V_TREADY => out_V_tready,
      out_V_TVALID => out_V_tvalid,
      weights_V_TDATA(63 downto 0) => StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_m_axis_0_TDATA(63 downto 0),
      weights_V_TREADY => StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_m_axis_0_TREADY,
      weights_V_TVALID => StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_m_axis_0_TVALID
    );
StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm: entity work.top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_0
     port map (
      aclk => ap_clk,
      araddr(8 downto 0) => B"000000000",
      aresetn => ap_rst_n,
      arprot(2 downto 0) => B"000",
      arready => NLW_StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_arready_UNCONNECTED,
      arvalid => '0',
      awaddr(8 downto 0) => B"000000000",
      awprot(2 downto 0) => B"000",
      awready => NLW_StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_awready_UNCONNECTED,
      awvalid => '0',
      bready => '0',
      bresp(1 downto 0) => NLW_StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_bresp_UNCONNECTED(1 downto 0),
      bvalid => NLW_StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_bvalid_UNCONNECTED,
      m_axis_0_tdata(63 downto 0) => StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_m_axis_0_TDATA(63 downto 0),
      m_axis_0_tready => StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_m_axis_0_TREADY,
      m_axis_0_tvalid => StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_m_axis_0_TVALID,
      rdata(31 downto 0) => NLW_StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_rdata_UNCONNECTED(31 downto 0),
      rready => '0',
      rresp(1 downto 0) => NLW_StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_rresp_UNCONNECTED(1 downto 0),
      rvalid => NLW_StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_rvalid_UNCONNECTED,
      wdata(31 downto 0) => B"00000000000000000000000000000000",
      wready => NLW_StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_wready_UNCONNECTED,
      wstrb(3 downto 0) => B"1111",
      wvalid => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_MatrixVectorActivation_3_imp_D3ZRIJ is
  port (
    in0_V_tready : out STD_LOGIC;
    m_axis_0_tvalid : out STD_LOGIC;
    m_axis_0_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in0_V_tvalid : in STD_LOGIC;
    in0_V_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_0_tready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_MatrixVectorActivation_3_imp_D3ZRIJ : entity is "StreamingDataflowPartition_1_MatrixVectorActivation_3_imp_D3ZRIJ";
end top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_MatrixVectorActivation_3_imp_D3ZRIJ;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_MatrixVectorActivation_3_imp_D3ZRIJ is
  signal StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_m_axis_0_TDATA : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_m_axis_0_TREADY : STD_LOGIC;
  signal StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_m_axis_0_TVALID : STD_LOGIC;
  signal NLW_StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of StreamingDataflowPartition_1_MatrixVectorActivation_3 : label is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_3_0,MatrixVectorActivation_3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of StreamingDataflowPartition_1_MatrixVectorActivation_3 : label is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of StreamingDataflowPartition_1_MatrixVectorActivation_3 : label is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of StreamingDataflowPartition_1_MatrixVectorActivation_3 : label is "MatrixVectorActivation_3,Vivado 2022.2.2";
  attribute CHECK_LICENSE_TYPE of StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm : label is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_0,memstream,{}";
  attribute DowngradeIPIdentifiedWarnings of StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm : label is "yes";
  attribute IP_DEFINITION_SOURCE of StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm : label is "package_project";
  attribute X_CORE_INFO of StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm : label is "memstream,Vivado 2022.2.2";
begin
StreamingDataflowPartition_1_MatrixVectorActivation_3: entity work.top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_3_0
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_TDATA(7 downto 0) => in0_V_tdata(7 downto 0),
      in0_V_TREADY => in0_V_tready,
      in0_V_TVALID => in0_V_tvalid,
      out_V_TDATA(7 downto 0) => m_axis_0_tdata(7 downto 0),
      out_V_TREADY => m_axis_0_tready,
      out_V_TVALID => m_axis_0_tvalid,
      weights_V_TDATA(7 downto 0) => StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_m_axis_0_TDATA(7 downto 0),
      weights_V_TREADY => StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_m_axis_0_TREADY,
      weights_V_TVALID => StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_m_axis_0_TVALID
    );
StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm: entity work.top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_0
     port map (
      aclk => ap_clk,
      araddr(8 downto 0) => B"000000000",
      aresetn => ap_rst_n,
      arprot(2 downto 0) => B"000",
      arready => NLW_StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_arready_UNCONNECTED,
      arvalid => '0',
      awaddr(8 downto 0) => B"000000000",
      awprot(2 downto 0) => B"000",
      awready => NLW_StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_awready_UNCONNECTED,
      awvalid => '0',
      bready => '0',
      bresp(1 downto 0) => NLW_StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_bresp_UNCONNECTED(1 downto 0),
      bvalid => NLW_StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_bvalid_UNCONNECTED,
      m_axis_0_tdata(7 downto 0) => StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_m_axis_0_TDATA(7 downto 0),
      m_axis_0_tready => StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_m_axis_0_TREADY,
      m_axis_0_tvalid => StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_m_axis_0_TVALID,
      rdata(31 downto 0) => NLW_StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_rdata_UNCONNECTED(31 downto 0),
      rready => '0',
      rresp(1 downto 0) => NLW_StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_rresp_UNCONNECTED(1 downto 0),
      rvalid => NLW_StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_rvalid_UNCONNECTED,
      wdata(31 downto 0) => B"00000000000000000000000000000000",
      wready => NLW_StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_wready_UNCONNECTED,
      wstrb(3 downto 0) => B"1111",
      wvalid => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1 is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axis_0_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_0_tready : in STD_LOGIC;
    m_axis_0_tvalid : out STD_LOGIC;
    s_axis_0_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_0_tready : out STD_LOGIC;
    s_axis_0_tvalid : in STD_LOGIC
  );
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1 : entity is "StreamingDataflowPartition_1.hwdef";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1 : entity is "StreamingDataflowPartition_1";
end top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1 is
  signal StreamingDataflowPartition_1_MatrixVectorActivation_0_out_V_TDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal StreamingDataflowPartition_1_MatrixVectorActivation_0_out_V_TREADY : STD_LOGIC;
  signal StreamingDataflowPartition_1_MatrixVectorActivation_0_out_V_TVALID : STD_LOGIC;
  signal StreamingDataflowPartition_1_MatrixVectorActivation_1_out_V_TDATA : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal StreamingDataflowPartition_1_MatrixVectorActivation_1_out_V_TREADY : STD_LOGIC;
  signal StreamingDataflowPartition_1_MatrixVectorActivation_1_out_V_TVALID : STD_LOGIC;
  signal StreamingDataflowPartition_1_MatrixVectorActivation_2_out_V_TDATA : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal StreamingDataflowPartition_1_MatrixVectorActivation_2_out_V_TREADY : STD_LOGIC;
  signal StreamingDataflowPartition_1_MatrixVectorActivation_2_out_V_TVALID : STD_LOGIC;
  signal StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0_out_V_TDATA : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0_out_V_TREADY : STD_LOGIC;
  signal StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0_out_V_TVALID : STD_LOGIC;
  signal StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1_out_V_TDATA : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1_out_V_TREADY : STD_LOGIC;
  signal StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1_out_V_TVALID : STD_LOGIC;
  signal StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2_out_V_TDATA : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2_out_V_TREADY : STD_LOGIC;
  signal StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2_out_V_TVALID : STD_LOGIC;
  signal StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3_out_V_TDATA : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3_out_V_TREADY : STD_LOGIC;
  signal StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3_out_V_TVALID : STD_LOGIC;
  signal StreamingDataflowPartition_1_StreamingFIFO_0_out_V_TDATA : STD_LOGIC_VECTOR ( 63 downto 6 );
  signal StreamingDataflowPartition_1_StreamingFIFO_0_out_V_TREADY : STD_LOGIC;
  signal StreamingDataflowPartition_1_StreamingFIFO_0_out_V_TVALID : STD_LOGIC;
  signal StreamingDataflowPartition_1_StreamingFIFO_1_out_V_TDATA : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal StreamingDataflowPartition_1_StreamingFIFO_1_out_V_TREADY : STD_LOGIC;
  signal StreamingDataflowPartition_1_StreamingFIFO_1_out_V_TVALID : STD_LOGIC;
  signal StreamingDataflowPartition_1_StreamingFIFO_2_out_V_TDATA : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal StreamingDataflowPartition_1_StreamingFIFO_2_out_V_TREADY : STD_LOGIC;
  signal StreamingDataflowPartition_1_StreamingFIFO_2_out_V_TVALID : STD_LOGIC;
  signal StreamingDataflowPartition_1_Thresholding_Batch_0_out_V_TDATA : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal StreamingDataflowPartition_1_Thresholding_Batch_0_out_V_TREADY : STD_LOGIC;
  signal StreamingDataflowPartition_1_Thresholding_Batch_0_out_V_TVALID : STD_LOGIC;
  signal NLW_StreamingDataflowPartition_1_StreamingFIFO_0_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_StreamingDataflowPartition_1_StreamingFIFO_0_maxcount_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_StreamingDataflowPartition_1_StreamingFIFO_0_out_V_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal NLW_StreamingDataflowPartition_1_StreamingFIFO_1_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_StreamingDataflowPartition_1_StreamingFIFO_1_maxcount_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_StreamingDataflowPartition_1_StreamingFIFO_2_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_StreamingDataflowPartition_1_StreamingFIFO_2_maxcount_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2 : label is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2_0,StreamingDataWidthConverter_Batch_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2 : label is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2 : label is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2 : label is "StreamingDataWidthConverter_Batch_2,Vivado 2022.2.2";
  attribute CHECK_LICENSE_TYPE of StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3 : label is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3_0,StreamingDataWidthConverter_Batch_3,{}";
  attribute DowngradeIPIdentifiedWarnings of StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3 : label is "yes";
  attribute IP_DEFINITION_SOURCE of StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3 : label is "HLS";
  attribute X_CORE_INFO of StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3 : label is "StreamingDataWidthConverter_Batch_3,Vivado 2022.2.2";
  attribute CHECK_LICENSE_TYPE of StreamingDataflowPartition_1_StreamingFIFO_0 : label is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFIFO_0_0,StreamingFIFO_0,{}";
  attribute DowngradeIPIdentifiedWarnings of StreamingDataflowPartition_1_StreamingFIFO_0 : label is "yes";
  attribute X_CORE_INFO of StreamingDataflowPartition_1_StreamingFIFO_0 : label is "StreamingFIFO_0,Vivado 2022.2.2";
  attribute CHECK_LICENSE_TYPE of StreamingDataflowPartition_1_StreamingFIFO_1 : label is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFIFO_1_0,StreamingFIFO_2,{}";
  attribute DowngradeIPIdentifiedWarnings of StreamingDataflowPartition_1_StreamingFIFO_1 : label is "yes";
  attribute X_CORE_INFO of StreamingDataflowPartition_1_StreamingFIFO_1 : label is "StreamingFIFO_2,Vivado 2022.2.2";
  attribute CHECK_LICENSE_TYPE of StreamingDataflowPartition_1_StreamingFIFO_2 : label is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFIFO_2_0,StreamingFIFO_8,{}";
  attribute DowngradeIPIdentifiedWarnings of StreamingDataflowPartition_1_StreamingFIFO_2 : label is "yes";
  attribute X_CORE_INFO of StreamingDataflowPartition_1_StreamingFIFO_2 : label is "StreamingFIFO_8,Vivado 2022.2.2";
  attribute CHECK_LICENSE_TYPE of StreamingDataflowPartition_1_Thresholding_Batch_0 : label is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_Thresholding_Batch_0_0,Thresholding_Batch_0,{}";
  attribute DowngradeIPIdentifiedWarnings of StreamingDataflowPartition_1_Thresholding_Batch_0 : label is "yes";
  attribute IP_DEFINITION_SOURCE of StreamingDataflowPartition_1_Thresholding_Batch_0 : label is "HLS";
  attribute X_CORE_INFO of StreamingDataflowPartition_1_Thresholding_Batch_0 : label is "Thresholding_Batch_0,Vivado 2022.2.2";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 CLK.AP_CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME CLK.AP_CLK, ASSOCIATED_BUSIF s_axis_0:m_axis_0, ASSOCIATED_RESET ap_rst_n, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, FREQ_HZ 100000000.000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 RST.AP_RST_N RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME RST.AP_RST_N, INSERT_VIP 0, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of m_axis_0_tready : signal is "xilinx.com:interface:axis:1.0 m_axis_0 ";
  attribute X_INTERFACE_INFO of m_axis_0_tvalid : signal is "xilinx.com:interface:axis:1.0 m_axis_0 ";
  attribute X_INTERFACE_INFO of s_axis_0_tready : signal is "xilinx.com:interface:axis:1.0 s_axis_0 ";
  attribute X_INTERFACE_INFO of s_axis_0_tvalid : signal is "xilinx.com:interface:axis:1.0 s_axis_0 ";
  attribute X_INTERFACE_INFO of m_axis_0_tdata : signal is "xilinx.com:interface:axis:1.0 m_axis_0 ";
  attribute X_INTERFACE_PARAMETER of m_axis_0_tdata : signal is "XIL_INTERFACENAME m_axis_0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, FREQ_HZ 100000000.000000, HAS_TKEEP 0, HAS_TLAST 0, HAS_TREADY 1, HAS_TSTRB 0, INSERT_VIP 0, LAYERED_METADATA undef, PHASE 0.0, TDATA_NUM_BYTES 1, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0";
  attribute X_INTERFACE_INFO of s_axis_0_tdata : signal is "xilinx.com:interface:axis:1.0 s_axis_0 ";
  attribute X_INTERFACE_PARAMETER of s_axis_0_tdata : signal is "XIL_INTERFACENAME s_axis_0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, FREQ_HZ 100000000.000000, HAS_TKEEP 0, HAS_TLAST 0, HAS_TREADY 1, HAS_TSTRB 0, INSERT_VIP 0, LAYERED_METADATA undef, PHASE 0.0, TDATA_NUM_BYTES 8, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0";
begin
StreamingDataflowPartition_1_MatrixVectorActivation_0: entity work.top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_MatrixVectorActivation_0_imp_12DA6W7
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_tdata(15 downto 0) => StreamingDataflowPartition_1_StreamingFIFO_1_out_V_TDATA(15 downto 0),
      in0_V_tready => StreamingDataflowPartition_1_StreamingFIFO_1_out_V_TREADY,
      in0_V_tvalid => StreamingDataflowPartition_1_StreamingFIFO_1_out_V_TVALID,
      out_V_tdata(31 downto 0) => StreamingDataflowPartition_1_MatrixVectorActivation_0_out_V_TDATA(31 downto 0),
      out_V_tready => StreamingDataflowPartition_1_MatrixVectorActivation_0_out_V_TREADY,
      out_V_tvalid => StreamingDataflowPartition_1_MatrixVectorActivation_0_out_V_TVALID
    );
StreamingDataflowPartition_1_MatrixVectorActivation_1: entity work.top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_MatrixVectorActivation_1_imp_1SQGJ7N
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_tdata(15 downto 0) => StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1_out_V_TDATA(15 downto 0),
      in0_V_tready => StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1_out_V_TREADY,
      in0_V_tvalid => StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1_out_V_TVALID,
      out_V_tdata(3 downto 0) => StreamingDataflowPartition_1_MatrixVectorActivation_1_out_V_TDATA(3 downto 0),
      out_V_tready => StreamingDataflowPartition_1_MatrixVectorActivation_1_out_V_TREADY,
      out_V_tvalid => StreamingDataflowPartition_1_MatrixVectorActivation_1_out_V_TVALID
    );
StreamingDataflowPartition_1_MatrixVectorActivation_2: entity work.top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_MatrixVectorActivation_2_imp_L5XICV
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_tdata(15 downto 0) => StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2_out_V_TDATA(15 downto 0),
      in0_V_tready => StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2_out_V_TREADY,
      in0_V_tvalid => StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2_out_V_TVALID,
      out_V_tdata(3 downto 0) => StreamingDataflowPartition_1_MatrixVectorActivation_2_out_V_TDATA(3 downto 0),
      out_V_tready => StreamingDataflowPartition_1_MatrixVectorActivation_2_out_V_TREADY,
      out_V_tvalid => StreamingDataflowPartition_1_MatrixVectorActivation_2_out_V_TVALID
    );
StreamingDataflowPartition_1_MatrixVectorActivation_3: entity work.top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_MatrixVectorActivation_3_imp_D3ZRIJ
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_tdata(7 downto 0) => StreamingDataflowPartition_1_StreamingFIFO_2_out_V_TDATA(7 downto 0),
      in0_V_tready => StreamingDataflowPartition_1_StreamingFIFO_2_out_V_TREADY,
      in0_V_tvalid => StreamingDataflowPartition_1_StreamingFIFO_2_out_V_TVALID,
      m_axis_0_tdata(7 downto 0) => m_axis_0_tdata(7 downto 0),
      m_axis_0_tready => m_axis_0_tready,
      m_axis_0_tvalid => m_axis_0_tvalid
    );
StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0: entity work.top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0_imp_9WR3XX
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_TREADY => StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0_out_V_TREADY,
      m_axis_tdata(15 downto 0) => StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0_out_V_TDATA(15 downto 0),
      m_axis_tvalid => StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0_out_V_TVALID,
      out_V_TDATA(7 downto 0) => StreamingDataflowPartition_1_Thresholding_Batch_0_out_V_TDATA(7 downto 0),
      out_V_TVALID => StreamingDataflowPartition_1_Thresholding_Batch_0_out_V_TVALID,
      s_axis_tready => StreamingDataflowPartition_1_Thresholding_Batch_0_out_V_TREADY
    );
StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1: entity work.top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1_imp_HY6IKX
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_tready => StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1_out_V_TREADY,
      m_axis_tdata(15 downto 0) => StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1_out_V_TDATA(15 downto 0),
      m_axis_tvalid => StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1_out_V_TVALID,
      out_V_tdata(31 downto 0) => StreamingDataflowPartition_1_MatrixVectorActivation_0_out_V_TDATA(31 downto 0),
      out_V_tvalid => StreamingDataflowPartition_1_MatrixVectorActivation_0_out_V_TVALID,
      s_axis_tready => StreamingDataflowPartition_1_MatrixVectorActivation_0_out_V_TREADY
    );
StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2: entity work.top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2_0
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_TDATA(7 downto 4) => B"0000",
      in0_V_TDATA(3 downto 0) => StreamingDataflowPartition_1_MatrixVectorActivation_1_out_V_TDATA(3 downto 0),
      in0_V_TREADY => StreamingDataflowPartition_1_MatrixVectorActivation_1_out_V_TREADY,
      in0_V_TVALID => StreamingDataflowPartition_1_MatrixVectorActivation_1_out_V_TVALID,
      out_V_TDATA(15 downto 0) => StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2_out_V_TDATA(15 downto 0),
      out_V_TREADY => StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2_out_V_TREADY,
      out_V_TVALID => StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2_out_V_TVALID
    );
StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3: entity work.top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3_0
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_TDATA(7 downto 4) => B"0000",
      in0_V_TDATA(3 downto 0) => StreamingDataflowPartition_1_MatrixVectorActivation_2_out_V_TDATA(3 downto 0),
      in0_V_TREADY => StreamingDataflowPartition_1_MatrixVectorActivation_2_out_V_TREADY,
      in0_V_TVALID => StreamingDataflowPartition_1_MatrixVectorActivation_2_out_V_TVALID,
      out_V_TDATA(7 downto 0) => StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3_out_V_TDATA(7 downto 0),
      out_V_TREADY => StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3_out_V_TREADY,
      out_V_TVALID => StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3_out_V_TVALID
    );
StreamingDataflowPartition_1_StreamingFIFO_0: entity work.top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFIFO_0_0
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      count(5 downto 0) => NLW_StreamingDataflowPartition_1_StreamingFIFO_0_count_UNCONNECTED(5 downto 0),
      in0_V_TDATA(63 downto 62) => s_axis_0_tdata(63 downto 62),
      in0_V_TDATA(61 downto 56) => B"000000",
      in0_V_TDATA(55 downto 54) => s_axis_0_tdata(55 downto 54),
      in0_V_TDATA(53 downto 48) => B"000000",
      in0_V_TDATA(47 downto 46) => s_axis_0_tdata(47 downto 46),
      in0_V_TDATA(45 downto 40) => B"000000",
      in0_V_TDATA(39 downto 38) => s_axis_0_tdata(39 downto 38),
      in0_V_TDATA(37 downto 32) => B"000000",
      in0_V_TDATA(31 downto 30) => s_axis_0_tdata(31 downto 30),
      in0_V_TDATA(29 downto 24) => B"000000",
      in0_V_TDATA(23 downto 22) => s_axis_0_tdata(23 downto 22),
      in0_V_TDATA(21 downto 16) => B"000000",
      in0_V_TDATA(15 downto 14) => s_axis_0_tdata(15 downto 14),
      in0_V_TDATA(13 downto 8) => B"000000",
      in0_V_TDATA(7 downto 6) => s_axis_0_tdata(7 downto 6),
      in0_V_TDATA(5 downto 0) => B"000000",
      in0_V_TREADY => s_axis_0_tready,
      in0_V_TVALID => s_axis_0_tvalid,
      maxcount(5 downto 0) => NLW_StreamingDataflowPartition_1_StreamingFIFO_0_maxcount_UNCONNECTED(5 downto 0),
      out_V_TDATA(63 downto 62) => StreamingDataflowPartition_1_StreamingFIFO_0_out_V_TDATA(63 downto 62),
      out_V_TDATA(61 downto 56) => NLW_StreamingDataflowPartition_1_StreamingFIFO_0_out_V_TDATA_UNCONNECTED(61 downto 56),
      out_V_TDATA(55 downto 54) => StreamingDataflowPartition_1_StreamingFIFO_0_out_V_TDATA(55 downto 54),
      out_V_TDATA(53 downto 48) => NLW_StreamingDataflowPartition_1_StreamingFIFO_0_out_V_TDATA_UNCONNECTED(53 downto 48),
      out_V_TDATA(47 downto 46) => StreamingDataflowPartition_1_StreamingFIFO_0_out_V_TDATA(47 downto 46),
      out_V_TDATA(45 downto 40) => NLW_StreamingDataflowPartition_1_StreamingFIFO_0_out_V_TDATA_UNCONNECTED(45 downto 40),
      out_V_TDATA(39 downto 38) => StreamingDataflowPartition_1_StreamingFIFO_0_out_V_TDATA(39 downto 38),
      out_V_TDATA(37 downto 32) => NLW_StreamingDataflowPartition_1_StreamingFIFO_0_out_V_TDATA_UNCONNECTED(37 downto 32),
      out_V_TDATA(31 downto 30) => StreamingDataflowPartition_1_StreamingFIFO_0_out_V_TDATA(31 downto 30),
      out_V_TDATA(29 downto 24) => NLW_StreamingDataflowPartition_1_StreamingFIFO_0_out_V_TDATA_UNCONNECTED(29 downto 24),
      out_V_TDATA(23 downto 22) => StreamingDataflowPartition_1_StreamingFIFO_0_out_V_TDATA(23 downto 22),
      out_V_TDATA(21 downto 16) => NLW_StreamingDataflowPartition_1_StreamingFIFO_0_out_V_TDATA_UNCONNECTED(21 downto 16),
      out_V_TDATA(15 downto 14) => StreamingDataflowPartition_1_StreamingFIFO_0_out_V_TDATA(15 downto 14),
      out_V_TDATA(13 downto 8) => NLW_StreamingDataflowPartition_1_StreamingFIFO_0_out_V_TDATA_UNCONNECTED(13 downto 8),
      out_V_TDATA(7 downto 6) => StreamingDataflowPartition_1_StreamingFIFO_0_out_V_TDATA(7 downto 6),
      out_V_TDATA(5 downto 0) => NLW_StreamingDataflowPartition_1_StreamingFIFO_0_out_V_TDATA_UNCONNECTED(5 downto 0),
      out_V_TREADY => StreamingDataflowPartition_1_StreamingFIFO_0_out_V_TREADY,
      out_V_TVALID => StreamingDataflowPartition_1_StreamingFIFO_0_out_V_TVALID
    );
StreamingDataflowPartition_1_StreamingFIFO_1: entity work.top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFIFO_1_0
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      count(4 downto 0) => NLW_StreamingDataflowPartition_1_StreamingFIFO_1_count_UNCONNECTED(4 downto 0),
      in0_V_TDATA(15 downto 0) => StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0_out_V_TDATA(15 downto 0),
      in0_V_TREADY => StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0_out_V_TREADY,
      in0_V_TVALID => StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0_out_V_TVALID,
      maxcount(4 downto 0) => NLW_StreamingDataflowPartition_1_StreamingFIFO_1_maxcount_UNCONNECTED(4 downto 0),
      out_V_TDATA(15 downto 0) => StreamingDataflowPartition_1_StreamingFIFO_1_out_V_TDATA(15 downto 0),
      out_V_TREADY => StreamingDataflowPartition_1_StreamingFIFO_1_out_V_TREADY,
      out_V_TVALID => StreamingDataflowPartition_1_StreamingFIFO_1_out_V_TVALID
    );
StreamingDataflowPartition_1_StreamingFIFO_2: entity work.top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFIFO_2_0
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      count(4 downto 0) => NLW_StreamingDataflowPartition_1_StreamingFIFO_2_count_UNCONNECTED(4 downto 0),
      in0_V_TDATA(7 downto 0) => StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3_out_V_TDATA(7 downto 0),
      in0_V_TREADY => StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3_out_V_TREADY,
      in0_V_TVALID => StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3_out_V_TVALID,
      maxcount(4 downto 0) => NLW_StreamingDataflowPartition_1_StreamingFIFO_2_maxcount_UNCONNECTED(4 downto 0),
      out_V_TDATA(7 downto 0) => StreamingDataflowPartition_1_StreamingFIFO_2_out_V_TDATA(7 downto 0),
      out_V_TREADY => StreamingDataflowPartition_1_StreamingFIFO_2_out_V_TREADY,
      out_V_TVALID => StreamingDataflowPartition_1_StreamingFIFO_2_out_V_TVALID
    );
StreamingDataflowPartition_1_Thresholding_Batch_0: entity work.top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1_StreamingDataflowPartition_1_Thresholding_Batch_0_0
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_TDATA(63 downto 62) => StreamingDataflowPartition_1_StreamingFIFO_0_out_V_TDATA(63 downto 62),
      in0_V_TDATA(61 downto 56) => B"000000",
      in0_V_TDATA(55 downto 54) => StreamingDataflowPartition_1_StreamingFIFO_0_out_V_TDATA(55 downto 54),
      in0_V_TDATA(53 downto 48) => B"000000",
      in0_V_TDATA(47 downto 46) => StreamingDataflowPartition_1_StreamingFIFO_0_out_V_TDATA(47 downto 46),
      in0_V_TDATA(45 downto 40) => B"000000",
      in0_V_TDATA(39 downto 38) => StreamingDataflowPartition_1_StreamingFIFO_0_out_V_TDATA(39 downto 38),
      in0_V_TDATA(37 downto 32) => B"000000",
      in0_V_TDATA(31 downto 30) => StreamingDataflowPartition_1_StreamingFIFO_0_out_V_TDATA(31 downto 30),
      in0_V_TDATA(29 downto 24) => B"000000",
      in0_V_TDATA(23 downto 22) => StreamingDataflowPartition_1_StreamingFIFO_0_out_V_TDATA(23 downto 22),
      in0_V_TDATA(21 downto 16) => B"000000",
      in0_V_TDATA(15 downto 14) => StreamingDataflowPartition_1_StreamingFIFO_0_out_V_TDATA(15 downto 14),
      in0_V_TDATA(13 downto 8) => B"000000",
      in0_V_TDATA(7 downto 6) => StreamingDataflowPartition_1_StreamingFIFO_0_out_V_TDATA(7 downto 6),
      in0_V_TDATA(5 downto 0) => B"000000",
      in0_V_TREADY => StreamingDataflowPartition_1_StreamingFIFO_0_out_V_TREADY,
      in0_V_TVALID => StreamingDataflowPartition_1_StreamingFIFO_0_out_V_TVALID,
      out_V_TDATA(7 downto 0) => StreamingDataflowPartition_1_Thresholding_Batch_0_out_V_TDATA(7 downto 0),
      out_V_TREADY => StreamingDataflowPartition_1_Thresholding_Batch_0_out_V_TREADY,
      out_V_TVALID => StreamingDataflowPartition_1_Thresholding_Batch_0_out_V_TVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity top_StreamingDataflowPartition_1_0 is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axis_0_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_0_tready : in STD_LOGIC;
    m_axis_0_tvalid : out STD_LOGIC;
    s_axis_0_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_0_tready : out STD_LOGIC;
    s_axis_0_tvalid : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of top_StreamingDataflowPartition_1_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of top_StreamingDataflowPartition_1_0 : entity is "top_StreamingDataflowPartition_1_0,StreamingDataflowPartition_1,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of top_StreamingDataflowPartition_1_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of top_StreamingDataflowPartition_1_0 : entity is "IPI";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of top_StreamingDataflowPartition_1_0 : entity is "StreamingDataflowPartition_1,Vivado 2022.2.2";
end top_StreamingDataflowPartition_1_0;

architecture STRUCTURE of top_StreamingDataflowPartition_1_0 is
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of inst : label is "StreamingDataflowPartition_1.hwdef";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 CLK.AP_CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME CLK.AP_CLK, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, ASSOCIATED_BUSIF s_axis_0:m_axis_0, ASSOCIATED_RESET ap_rst_n, CLK_DOMAIN top_zynq_ps_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 RST.AP_RST_N RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME RST.AP_RST_N, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axis_0_tready : signal is "xilinx.com:interface:axis:1.0 m_axis_0 TREADY";
  attribute X_INTERFACE_INFO of m_axis_0_tvalid : signal is "xilinx.com:interface:axis:1.0 m_axis_0 TVALID";
  attribute X_INTERFACE_PARAMETER of m_axis_0_tvalid : signal is "XIL_INTERFACENAME m_axis_0, TDATA_NUM_BYTES 1, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, LAYERED_METADATA undef, CLK_DOMAIN top_zynq_ps_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axis_0_tready : signal is "xilinx.com:interface:axis:1.0 s_axis_0 TREADY";
  attribute X_INTERFACE_INFO of s_axis_0_tvalid : signal is "xilinx.com:interface:axis:1.0 s_axis_0 TVALID";
  attribute X_INTERFACE_PARAMETER of s_axis_0_tvalid : signal is "XIL_INTERFACENAME s_axis_0, TDATA_NUM_BYTES 8, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, LAYERED_METADATA undef, CLK_DOMAIN top_zynq_ps_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axis_0_tdata : signal is "xilinx.com:interface:axis:1.0 m_axis_0 TDATA";
  attribute X_INTERFACE_INFO of s_axis_0_tdata : signal is "xilinx.com:interface:axis:1.0 s_axis_0 TDATA";
begin
inst: entity work.top_StreamingDataflowPartition_1_0_StreamingDataflowPartition_1
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      m_axis_0_tdata(7 downto 0) => m_axis_0_tdata(7 downto 0),
      m_axis_0_tready => m_axis_0_tready,
      m_axis_0_tvalid => m_axis_0_tvalid,
      s_axis_0_tdata(63 downto 62) => s_axis_0_tdata(63 downto 62),
      s_axis_0_tdata(61 downto 56) => B"000000",
      s_axis_0_tdata(55 downto 54) => s_axis_0_tdata(55 downto 54),
      s_axis_0_tdata(53 downto 48) => B"000000",
      s_axis_0_tdata(47 downto 46) => s_axis_0_tdata(47 downto 46),
      s_axis_0_tdata(45 downto 40) => B"000000",
      s_axis_0_tdata(39 downto 38) => s_axis_0_tdata(39 downto 38),
      s_axis_0_tdata(37 downto 32) => B"000000",
      s_axis_0_tdata(31 downto 30) => s_axis_0_tdata(31 downto 30),
      s_axis_0_tdata(29 downto 24) => B"000000",
      s_axis_0_tdata(23 downto 22) => s_axis_0_tdata(23 downto 22),
      s_axis_0_tdata(21 downto 16) => B"000000",
      s_axis_0_tdata(15 downto 14) => s_axis_0_tdata(15 downto 14),
      s_axis_0_tdata(13 downto 8) => B"000000",
      s_axis_0_tdata(7 downto 6) => s_axis_0_tdata(7 downto 6),
      s_axis_0_tdata(5 downto 0) => B"000000",
      s_axis_0_tready => s_axis_0_tready,
      s_axis_0_tvalid => s_axis_0_tvalid
    );
end STRUCTURE;
