

================================================================
== Vivado HLS Report for 'neural_network'
================================================================
* Date:           Wed Mar 28 21:05:09 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        neural_network
* Solution:       base
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.00|      2.70|        0.38|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  839235|  839235|  839235|  839235|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                                   |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- memcpy.inputs.addr.mem.V         |     785|     785|         3|          1|          1|   784|    yes   |
        |- memcpy.bias_1.addr.mem.V         |     513|     513|         3|          1|          1|   512|    yes   |
        |- memcpy.bias_2.addr.mem.V         |      11|      11|         3|          1|          1|    10|    yes   |
        |- InitL1                           |     514|     514|         4|          1|          1|   512|    yes   |
        |- InitL2                           |      11|      11|         3|          1|          1|    10|    yes   |
        |- Layer1                           |  813792|  813792|      1038|          -|          -|   784|    no    |
        | + memcpy.weights_1.addr.mem.V     |     513|     513|         3|          1|          1|   512|    yes   |
        | + Layer1DotProduct                |     518|     518|         8|          1|          1|   512|    yes   |
        |- ReLU                             |     513|     513|         3|          1|          1|   512|    yes   |
        |- Layer2                           |   23040|   23040|        45|          -|          -|   512|    no    |
        | + memcpy.weights_2.addr.mem.V     |      11|      11|         3|          1|          1|    10|    yes   |
        | + Layer2DotProduct                |      19|      19|        11|          1|          1|    10|    yes   |
        |- memcpy.out.V.l2_result.V.addr.1  |      11|      11|         3|          1|          1|    10|    yes   |
        +-----------------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    729|
|FIFO             |        -|      -|       -|      -|
|Instance         |        4|      4|    1535|   1603|
|Memory           |        7|      -|      88|      4|
|Multiplexer      |        -|      -|       -|    973|
|Register         |        0|      -|    1278|    192|
+-----------------+---------+-------+--------+-------+
|Total            |       11|      5|    2901|   3501|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        3|      2|       2|      6|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------+----------------------------+---------+-------+-----+-----+
    |           Instance           |           Module           | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------+----------------------------+---------+-------+-----+-----+
    |neural_network_ctrl_s_axi_U   |neural_network_ctrl_s_axi   |        0|      0|  264|  424|
    |neural_network_mem_V_m_axi_U  |neural_network_mem_V_m_axi  |        2|      0|  512|  580|
    |neural_network_muibs_U1       |neural_network_muibs        |        0|      4|  247|   19|
    |neural_network_out_V_m_axi_U  |neural_network_out_V_m_axi  |        2|      0|  512|  580|
    +------------------------------+----------------------------+---------+-------+-----+-----+
    |Total                         |                            |        4|      4| 1535| 1603|
    +------------------------------+----------------------------+---------+-------+-----+-----+

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |neural_network_majbC_U2  |neural_network_majbC  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +---------------+----------------------+---------+----+----+------+-----+------+-------------+
    |     Memory    |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------+---------+----+----+------+-----+------+-------------+
    |inputs_U       |neural_network_infYi  |        1|   8|   0|   784|    8|     1|         6272|
    |l1_result_V_U  |neural_network_l1g8j  |        2|  32|   0|   512|   32|     1|        16384|
    |l2_result_V_U  |neural_network_l2hbi  |        2|   0|   0|    10|   32|     1|          320|
    |weights_1_U    |neural_network_webkb  |        1|   8|   0|   512|    8|     1|         4096|
    |bias_1_U       |neural_network_webkb  |        1|   8|   0|   512|    8|     1|         4096|
    |weights_2_U    |neural_network_wecud  |        0|  16|   2|    10|    8|     1|           80|
    |bias_2_U       |neural_network_wecud  |        0|  16|   2|    10|    8|     1|           80|
    +---------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total          |                      |        7|  88|   4|  2350|  104|     7|        31328|
    +---------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_688_p2                      |     +    |      0|  0|  17|          10|           1|
    |i_2_fu_709_p2                      |     +    |      0|  0|  13|           4|           1|
    |i_3_fu_740_p2                      |     +    |      0|  0|  17|          10|           1|
    |i_4_fu_799_p2                      |     +    |      0|  0|  17|          10|           1|
    |i_5_fu_827_p2                      |     +    |      0|  0|  17|          10|           1|
    |indvar_next1_fu_644_p2             |     +    |      0|  0|  17|          10|           1|
    |indvar_next2_fu_671_p2             |     +    |      0|  0|  13|           4|           1|
    |indvar_next3_fu_752_p2             |     +    |      0|  0|  17|          10|           1|
    |indvar_next4_fu_953_p2             |     +    |      0|  0|  13|           4|           1|
    |indvar_next5_fu_899_p2             |     +    |      0|  0|  13|           4|           1|
    |indvar_next_fu_617_p2              |     +    |      0|  0|  17|          10|           1|
    |j_1_fu_778_p2                      |     +    |      0|  0|  17|          10|           1|
    |j_2_fu_921_p2                      |     +    |      0|  0|  13|           4|           1|
    |p_sum_fu_878_p2                    |     +    |      0|  0|  40|          33|          33|
    |tmp_15_fu_859_p2                   |     +    |      0|  0|  20|          13|          13|
    |tmp_21_fu_942_p2                   |     +    |      0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp10_stage0_11001         |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp1_stage0_11001          |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp2_stage0_11001          |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp5_stage0_11001          |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp8_stage0_11001          |    and   |      0|  0|   8|           1|           1|
    |ap_block_state10_pp0_stage0_iter1  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state20_pp1_stage0_iter1  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state30_pp2_stage0_iter1  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state50_pp5_stage0_iter1  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state68_io                |    and   |      0|  0|   8|           1|           1|
    |ap_block_state78_pp8_stage0_iter1  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state97_io                |    and   |      0|  0|   8|           1|           1|
    |exitcond10_fu_746_p2               |   icmp   |      0|  0|  13|          10|          11|
    |exitcond11_fu_947_p2               |   icmp   |      0|  0|   9|           4|           4|
    |exitcond12_fu_893_p2               |   icmp   |      0|  0|   9|           4|           4|
    |exitcond1_fu_682_p2                |   icmp   |      0|  0|  13|          10|          11|
    |exitcond2_fu_703_p2                |   icmp   |      0|  0|   9|           4|           4|
    |exitcond3_fu_734_p2                |   icmp   |      0|  0|  13|          10|           9|
    |exitcond4_fu_793_p2                |   icmp   |      0|  0|  13|          10|          11|
    |exitcond5_fu_772_p2                |   icmp   |      0|  0|  13|          10|          11|
    |exitcond6_fu_821_p2                |   icmp   |      0|  0|  13|          10|          11|
    |exitcond7_fu_638_p2                |   icmp   |      0|  0|  13|          10|          11|
    |exitcond8_fu_665_p2                |   icmp   |      0|  0|   9|           4|           4|
    |exitcond9_fu_611_p2                |   icmp   |      0|  0|  13|          10|           9|
    |exitcond_fu_915_p2                 |   icmp   |      0|  0|   9|           4|           4|
    |ap_enable_pp0                      |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_pp10                     |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_pp3                      |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_pp4                      |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_pp5                      |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_pp6                      |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_pp7                      |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_pp8                      |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_pp9                      |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   8|           2|           1|
    |ap_enable_reg_pp10_iter1           |    xor   |      0|  0|   8|           2|           1|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|   8|           2|           1|
    |ap_enable_reg_pp2_iter1            |    xor   |      0|  0|   8|           2|           1|
    |ap_enable_reg_pp3_iter1            |    xor   |      0|  0|   8|           2|           1|
    |ap_enable_reg_pp4_iter1            |    xor   |      0|  0|   8|           2|           1|
    |ap_enable_reg_pp5_iter1            |    xor   |      0|  0|   8|           2|           1|
    |ap_enable_reg_pp6_iter1            |    xor   |      0|  0|   8|           2|           1|
    |ap_enable_reg_pp7_iter1            |    xor   |      0|  0|   8|           2|           1|
    |ap_enable_reg_pp8_iter1            |    xor   |      0|  0|   8|           2|           1|
    |ap_enable_reg_pp9_iter1            |    xor   |      0|  0|   8|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 729|         324|         241|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                         |  301|         67|    1|         67|
    |ap_enable_reg_pp0_iter1           |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |    9|          2|    1|          2|
    |ap_enable_reg_pp10_iter1          |    9|          2|    1|          2|
    |ap_enable_reg_pp10_iter2          |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1           |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2           |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1           |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2           |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1           |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter3           |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1           |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter2           |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter1           |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter2           |    9|          2|    1|          2|
    |ap_enable_reg_pp6_iter1           |    9|          2|    1|          2|
    |ap_enable_reg_pp6_iter7           |    9|          2|    1|          2|
    |ap_enable_reg_pp7_iter1           |    9|          2|    1|          2|
    |ap_enable_reg_pp7_iter2           |    9|          2|    1|          2|
    |ap_enable_reg_pp8_iter1           |    9|          2|    1|          2|
    |ap_enable_reg_pp8_iter2           |    9|          2|    1|          2|
    |ap_enable_reg_pp9_iter1           |    9|          2|    1|          2|
    |ap_enable_reg_pp9_iter10          |    9|          2|    1|          2|
    |ap_phi_mux_indvar1_phi_fu_456_p4  |    9|          2|   10|         20|
    |ap_phi_mux_indvar2_phi_fu_468_p4  |    9|          2|    4|          8|
    |ap_phi_mux_indvar3_phi_fu_514_p4  |    9|          2|   10|         20|
    |ap_phi_mux_indvar5_phi_fu_560_p4  |    9|          2|    4|          8|
    |ap_phi_mux_indvar_phi_fu_444_p4   |    9|          2|   10|         20|
    |ap_sig_ioackin_mem_V_ARREADY      |    9|          2|    1|          2|
    |ap_sig_ioackin_out_V_AWREADY      |    9|          2|    1|          2|
    |ap_sig_ioackin_out_V_WREADY       |    9|          2|    1|          2|
    |bias_1_address0                   |   15|          3|    9|         27|
    |bias_2_address0                   |   15|          3|    4|         12|
    |i4_reg_544                        |    9|          2|   10|         20|
    |i7_reg_487                        |    9|          2|    4|          8|
    |i8_reg_498                        |    9|          2|   10|         20|
    |i9_reg_533                        |    9|          2|   10|         20|
    |i_reg_476                         |    9|          2|   10|         20|
    |indvar1_reg_452                   |    9|          2|   10|         20|
    |indvar2_reg_464                   |    9|          2|    4|          8|
    |indvar3_reg_510                   |    9|          2|   10|         20|
    |indvar4_reg_579                   |    9|          2|    4|          8|
    |indvar5_reg_556                   |    9|          2|    4|          8|
    |indvar_reg_440                    |    9|          2|   10|         20|
    |inputs_address0                   |   15|          3|   10|         30|
    |j2_reg_568                        |    9|          2|    4|          8|
    |j_reg_522                         |    9|          2|   10|         20|
    |l1_result_V_address0              |   21|          4|    9|         36|
    |l1_result_V_address1              |   21|          4|    9|         36|
    |l1_result_V_d0                    |   15|          3|   32|         96|
    |l2_result_V_address0              |   15|          3|    4|         12|
    |l2_result_V_address1              |   15|          3|    4|         12|
    |mem_V_ARADDR                      |   33|          6|   32|        192|
    |mem_V_ARLEN                       |   27|          5|   32|        160|
    |mem_V_blk_n_AR                    |    9|          2|    1|          2|
    |mem_V_blk_n_R                     |    9|          2|    1|          2|
    |out_V_blk_n_AW                    |    9|          2|    1|          2|
    |out_V_blk_n_B                     |    9|          2|    1|          2|
    |out_V_blk_n_W                     |    9|          2|    1|          2|
    |reg_590                           |    9|          2|   32|         64|
    |reg_595                           |    9|          2|   32|         64|
    |weights_1_address0                |   15|          3|    9|         27|
    |weights_2_address0                |   15|          3|    4|         12|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             |  973|        210|  391|       1183|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                     |  66|   0|   66|          0|
    |ap_enable_reg_pp0_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                       |   1|   0|    1|          0|
    |ap_enable_reg_pp10_iter0                      |   1|   0|    1|          0|
    |ap_enable_reg_pp10_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp10_iter2                      |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                       |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                       |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2                       |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter3                       |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter2                       |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter2                       |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter2                       |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter3                       |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter4                       |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter5                       |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter6                       |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter7                       |   1|   0|    1|          0|
    |ap_enable_reg_pp7_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp7_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp7_iter2                       |   1|   0|    1|          0|
    |ap_enable_reg_pp8_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp8_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp8_iter2                       |   1|   0|    1|          0|
    |ap_enable_reg_pp9_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp9_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp9_iter10                      |   1|   0|    1|          0|
    |ap_enable_reg_pp9_iter2                       |   1|   0|    1|          0|
    |ap_enable_reg_pp9_iter3                       |   1|   0|    1|          0|
    |ap_enable_reg_pp9_iter4                       |   1|   0|    1|          0|
    |ap_enable_reg_pp9_iter5                       |   1|   0|    1|          0|
    |ap_enable_reg_pp9_iter6                       |   1|   0|    1|          0|
    |ap_enable_reg_pp9_iter7                       |   1|   0|    1|          0|
    |ap_enable_reg_pp9_iter8                       |   1|   0|    1|          0|
    |ap_enable_reg_pp9_iter9                       |   1|   0|    1|          0|
    |ap_reg_ioackin_mem_V_ARREADY                  |   1|   0|    1|          0|
    |ap_reg_ioackin_out_V_AWREADY                  |   1|   0|    1|          0|
    |ap_reg_ioackin_out_V_WREADY                   |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_exitcond9_reg_1002           |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_indvar_reg_440               |  10|   0|   10|          0|
    |ap_reg_pp10_iter1_exitcond11_reg_1286         |   1|   0|    1|          0|
    |ap_reg_pp1_iter1_exitcond7_reg_1022           |   1|   0|    1|          0|
    |ap_reg_pp1_iter1_indvar1_reg_452              |  10|   0|   10|          0|
    |ap_reg_pp2_iter1_exitcond8_reg_1042           |   1|   0|    1|          0|
    |ap_reg_pp2_iter1_indvar2_reg_464              |   4|   0|    4|          0|
    |ap_reg_pp4_iter1_exitcond2_reg_1080           |   1|   0|    1|          0|
    |ap_reg_pp4_iter1_tmp_6_reg_1089               |   4|   0|   64|         60|
    |ap_reg_pp5_iter1_exitcond10_reg_1119          |   1|   0|    1|          0|
    |ap_reg_pp5_iter1_indvar3_reg_510              |  10|   0|   10|          0|
    |ap_reg_pp7_iter1_l1_result_V_addr_1_reg_1187  |   9|   0|    9|          0|
    |ap_reg_pp8_iter1_exitcond12_reg_1227          |   1|   0|    1|          0|
    |ap_reg_pp8_iter1_indvar5_reg_556              |   4|   0|    4|          0|
    |b1_offset_read_reg_981                        |  32|   0|   32|          0|
    |b2_offset_read_reg_976                        |  32|   0|   32|          0|
    |bias_1_load_reg_1075                          |   8|   0|    8|          0|
    |bias_2_load_reg_1099                          |   8|   0|    8|          0|
    |exitcond10_reg_1119                           |   1|   0|    1|          0|
    |exitcond11_reg_1286                           |   1|   0|    1|          0|
    |exitcond12_reg_1227                           |   1|   0|    1|          0|
    |exitcond1_reg_1056                            |   1|   0|    1|          0|
    |exitcond2_reg_1080                            |   1|   0|    1|          0|
    |exitcond5_reg_1143                            |   1|   0|    1|          0|
    |exitcond7_reg_1022                            |   1|   0|    1|          0|
    |exitcond8_reg_1042                            |   1|   0|    1|          0|
    |exitcond9_reg_1002                            |   1|   0|    1|          0|
    |exitcond_reg_1246                             |   1|   0|    1|          0|
    |i4_reg_544                                    |  10|   0|   10|          0|
    |i7_reg_487                                    |   4|   0|    4|          0|
    |i8_reg_498                                    |  10|   0|   10|          0|
    |i9_reg_533                                    |  10|   0|   10|          0|
    |i_3_reg_1114                                  |  10|   0|   10|          0|
    |i_5_reg_1205                                  |  10|   0|   10|          0|
    |i_reg_476                                     |  10|   0|   10|          0|
    |indvar1_reg_452                               |  10|   0|   10|          0|
    |indvar2_reg_464                               |   4|   0|    4|          0|
    |indvar3_reg_510                               |  10|   0|   10|          0|
    |indvar4_reg_579                               |   4|   0|    4|          0|
    |indvar5_reg_556                               |   4|   0|    4|          0|
    |indvar_next1_reg_1026                         |  10|   0|   10|          0|
    |indvar_next2_reg_1046                         |   4|   0|    4|          0|
    |indvar_next3_reg_1123                         |  10|   0|   10|          0|
    |indvar_next5_reg_1231                         |   4|   0|    4|          0|
    |indvar_next_reg_1006                          |  10|   0|   10|          0|
    |indvar_reg_440                                |  10|   0|   10|          0|
    |j2_reg_568                                    |   4|   0|    4|          0|
    |j_reg_522                                     |  10|   0|   10|          0|
    |l1_result_V_addr_1_reg_1187                   |   9|   0|    9|          0|
    |l1_result_V_addr_2_reg_1157                   |   9|   0|    9|          0|
    |l2_result_V_addr_2_reg_1260                   |   4|   0|    4|          0|
    |mem_V_addr_1_read_reg_1031                    |   8|   0|    8|          0|
    |mem_V_addr_2_read_reg_1051                    |   8|   0|    8|          0|
    |mem_V_addr_3_read_reg_1128                    |   8|   0|    8|          0|
    |mem_V_addr_4_read_reg_1236                    |   8|   0|    8|          0|
    |mem_V_addr_4_reg_1221                         |  32|   0|   32|          0|
    |mem_V_addr_read_reg_1011                      |   8|   0|    8|          0|
    |mem_V_addr_reg_996                            |  32|   0|   32|          0|
    |reg_590                                       |  32|   0|   32|          0|
    |reg_595                                       |  32|   0|   32|          0|
    |result_offset_read_reg_971                    |  32|   0|   32|          0|
    |rhs_V_reg_1138                                |  16|   0|   16|          0|
    |tmp_13_reg_1173                               |  32|   0|   32|          0|
    |tmp_15_reg_1210                               |  12|   0|   13|          1|
    |tmp_20_reg_1276                               |  32|   0|   32|          0|
    |tmp_21_reg_1281                               |  32|   0|   32|          0|
    |tmp_3_reg_1065                                |  10|   0|   64|         54|
    |tmp_4_cast_reg_1196                           |  32|   0|   33|          1|
    |tmp_6_reg_1089                                |   4|   0|   64|         60|
    |w1_offset_read_reg_991                        |  32|   0|   32|          0|
    |w2_offset_read_reg_986                        |  32|   0|   32|          0|
    |weights_1_load_reg_1163                       |   8|   0|    8|          0|
    |weights_2_load_reg_1266                       |   8|   0|    8|          0|
    |exitcond1_reg_1056                            |  64|  32|    1|          0|
    |exitcond5_reg_1143                            |  64|  32|    1|          0|
    |exitcond_reg_1246                             |  64|  32|    1|          0|
    |l1_result_V_addr_2_reg_1157                   |  64|  32|    9|          0|
    |l2_result_V_addr_2_reg_1260                   |  64|  32|    4|          0|
    |tmp_3_reg_1065                                |  64|  32|   64|         54|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         |1278| 192| 1150|        230|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+----------------------+-----+-----+------------+----------------+--------------+
|s_axi_ctrl_AWVALID    |  in |    1|    s_axi   |      ctrl      |    scalar    |
|s_axi_ctrl_AWREADY    | out |    1|    s_axi   |      ctrl      |    scalar    |
|s_axi_ctrl_AWADDR     |  in |    6|    s_axi   |      ctrl      |    scalar    |
|s_axi_ctrl_WVALID     |  in |    1|    s_axi   |      ctrl      |    scalar    |
|s_axi_ctrl_WREADY     | out |    1|    s_axi   |      ctrl      |    scalar    |
|s_axi_ctrl_WDATA      |  in |   32|    s_axi   |      ctrl      |    scalar    |
|s_axi_ctrl_WSTRB      |  in |    4|    s_axi   |      ctrl      |    scalar    |
|s_axi_ctrl_ARVALID    |  in |    1|    s_axi   |      ctrl      |    scalar    |
|s_axi_ctrl_ARREADY    | out |    1|    s_axi   |      ctrl      |    scalar    |
|s_axi_ctrl_ARADDR     |  in |    6|    s_axi   |      ctrl      |    scalar    |
|s_axi_ctrl_RVALID     | out |    1|    s_axi   |      ctrl      |    scalar    |
|s_axi_ctrl_RREADY     |  in |    1|    s_axi   |      ctrl      |    scalar    |
|s_axi_ctrl_RDATA      | out |   32|    s_axi   |      ctrl      |    scalar    |
|s_axi_ctrl_RRESP      | out |    2|    s_axi   |      ctrl      |    scalar    |
|s_axi_ctrl_BVALID     | out |    1|    s_axi   |      ctrl      |    scalar    |
|s_axi_ctrl_BREADY     |  in |    1|    s_axi   |      ctrl      |    scalar    |
|s_axi_ctrl_BRESP      | out |    2|    s_axi   |      ctrl      |    scalar    |
|ap_clk                |  in |    1| ap_ctrl_hs | neural_network | return value |
|ap_rst_n              |  in |    1| ap_ctrl_hs | neural_network | return value |
|interrupt             | out |    1| ap_ctrl_hs | neural_network | return value |
|m_axi_mem_V_AWVALID   | out |    1|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_AWREADY   |  in |    1|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_AWADDR    | out |   32|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_AWID      | out |    1|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_AWLEN     | out |    8|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_AWSIZE    | out |    3|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_AWBURST   | out |    2|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_AWLOCK    | out |    2|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_AWCACHE   | out |    4|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_AWPROT    | out |    3|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_AWQOS     | out |    4|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_AWREGION  | out |    4|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_AWUSER    | out |    1|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_WVALID    | out |    1|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_WREADY    |  in |    1|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_WDATA     | out |   32|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_WSTRB     | out |    4|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_WLAST     | out |    1|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_WID       | out |    1|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_WUSER     | out |    1|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_ARVALID   | out |    1|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_ARREADY   |  in |    1|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_ARADDR    | out |   32|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_ARID      | out |    1|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_ARLEN     | out |    8|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_ARSIZE    | out |    3|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_ARBURST   | out |    2|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_ARLOCK    | out |    2|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_ARCACHE   | out |    4|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_ARPROT    | out |    3|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_ARQOS     | out |    4|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_ARREGION  | out |    4|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_ARUSER    | out |    1|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_RVALID    |  in |    1|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_RREADY    | out |    1|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_RDATA     |  in |   32|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_RLAST     |  in |    1|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_RID       |  in |    1|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_RUSER     |  in |    1|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_RRESP     |  in |    2|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_BVALID    |  in |    1|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_BREADY    | out |    1|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_BRESP     |  in |    2|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_BID       |  in |    1|    m_axi   |      mem_V     |    pointer   |
|m_axi_mem_V_BUSER     |  in |    1|    m_axi   |      mem_V     |    pointer   |
|m_axi_out_V_AWVALID   | out |    1|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_AWREADY   |  in |    1|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_AWADDR    | out |   32|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_AWID      | out |    1|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_AWLEN     | out |    8|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_AWSIZE    | out |    3|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_AWBURST   | out |    2|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_AWLOCK    | out |    2|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_AWCACHE   | out |    4|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_AWPROT    | out |    3|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_AWQOS     | out |    4|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_AWREGION  | out |    4|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_AWUSER    | out |    1|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_WVALID    | out |    1|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_WREADY    |  in |    1|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_WDATA     | out |   32|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_WSTRB     | out |    4|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_WLAST     | out |    1|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_WID       | out |    1|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_WUSER     | out |    1|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_ARVALID   | out |    1|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_ARREADY   |  in |    1|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_ARADDR    | out |   32|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_ARID      | out |    1|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_ARLEN     | out |    8|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_ARSIZE    | out |    3|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_ARBURST   | out |    2|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_ARLOCK    | out |    2|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_ARCACHE   | out |    4|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_ARPROT    | out |    3|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_ARQOS     | out |    4|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_ARREGION  | out |    4|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_ARUSER    | out |    1|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_RVALID    |  in |    1|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_RREADY    | out |    1|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_RDATA     |  in |   32|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_RLAST     |  in |    1|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_RID       |  in |    1|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_RUSER     |  in |    1|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_RRESP     |  in |    2|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_BVALID    |  in |    1|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_BREADY    | out |    1|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_BRESP     |  in |    2|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_BID       |  in |    1|    m_axi   |      out_V     |    pointer   |
|m_axi_out_V_BUSER     |  in |    1|    m_axi   |      out_V     |    pointer   |
+----------------------+-----+-----+------------+----------------+--------------+

