{"vcs1":{"timestamp_begin":1733702016.313004095, "rt":1.12, "ut":0.34, "st":0.08}}
{"vcselab":{"timestamp_begin":1733702017.497934616, "rt":0.61, "ut":0.19, "st":0.07}}
{"link":{"timestamp_begin":1733702018.162821241, "rt":0.78, "ut":0.11, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1733702015.930684244}
{"VCS_COMP_START_TIME": 1733702015.930684244}
{"VCS_COMP_END_TIME": 1733702019.499882876}
{"VCS_USER_OPTIONS": "-sverilog -debug_access+all DotProduct.sv MultAccumulate.v denselayer_tb.sv denselayer.sv FPU_IP/FPU.v FPU_IP/post_norm.v FPU_IP/pre_norm_fmul.v FPU_IP/pre_norm.v FPU_IP/primitives.v FPU_IP/except.v"}
{"vcs1": {"peak_mem": 375152}}
{"vcselab": {"peak_mem": 253764}}
