

================================================================
== Vivado HLS Report for 'copy_b5'
================================================================
* Date:           Wed Nov  7 23:47:57 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        lenet
* Solution:       lenet_accelerator
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  247|  247|  247|  247|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  240|  240|         2|          -|          -|   120|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|      26|     18|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     91|
|Register         |        -|      -|      63|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      89|    109|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+----+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+----+----+------------+------------+
    |i_13_fu_100_p2     |     +    |      0|  26|  12|           7|           1|
    |ap_block_state8    |    and   |      0|   0|   2|           1|           1|
    |exitcond_fu_94_p2  |   icmp   |      0|   0|   4|           7|           5|
    +-------------------+----------+-------+----+----+------------+------------+
    |Total              |          |      0|  26|  18|          15|           7|
    +-------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  55|         10|    1|         10|
    |ap_sig_ioackin_m_axi_in_r_ARREADY  |   9|          2|    1|          2|
    |i_reg_68                           |   9|          2|    7|         14|
    |in_r_blk_n_AR                      |   9|          2|    1|          2|
    |in_r_blk_n_R                       |   9|          2|    1|          2|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  91|         18|   11|         30|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   9|   0|    9|          0|
    |ap_reg_ioackin_m_axi_in_r_ARREADY  |   1|   0|    1|          0|
    |i_13_reg_120                       |   7|   0|    7|          0|
    |i_cast1_reg_112                    |   7|   0|   32|         25|
    |i_reg_68                           |   7|   0|    7|          0|
    |in_addr_read_reg_125               |  32|   0|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |  63|   0|   88|         25|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    copy_b5   | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    copy_b5   | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    copy_b5   | return value |
|ap_done              | out |    1| ap_ctrl_hs |    copy_b5   | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    copy_b5   | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    copy_b5   | return value |
|m_axi_in_r_AWVALID   | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWREADY   |  in |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWADDR    | out |   32|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWID      | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWLEN     | out |   32|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWSIZE    | out |    3|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWBURST   | out |    2|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWLOCK    | out |    2|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWCACHE   | out |    4|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWPROT    | out |    3|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWQOS     | out |    4|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWREGION  | out |    4|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_AWUSER    | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_WVALID    | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_WREADY    |  in |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_WDATA     | out |   32|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_WSTRB     | out |    4|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_WLAST     | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_WID       | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_WUSER     | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARVALID   | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARREADY   |  in |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARADDR    | out |   32|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARID      | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARLEN     | out |   32|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARSIZE    | out |    3|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARBURST   | out |    2|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARLOCK    | out |    2|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARCACHE   | out |    4|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARPROT    | out |    3|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARQOS     | out |    4|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARREGION  | out |    4|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_ARUSER    | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_RVALID    |  in |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_RREADY    | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_RDATA     |  in |   32|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_RLAST     |  in |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_RID       |  in |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_RUSER     |  in |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_RRESP     |  in |    2|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_BVALID    |  in |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_BREADY    | out |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_BRESP     |  in |    2|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_BID       |  in |    1|    m_axi   |     in_r     |    pointer   |
|m_axi_in_r_BUSER     |  in |    1|    m_axi   |     in_r     |    pointer   |
|c5_b_i13             |  in |   30|   ap_none  |   c5_b_i13   |    scalar    |
|out_r_address0       | out |    7|  ap_memory |     out_r    |     array    |
|out_r_ce0            | out |    1|  ap_memory |     out_r    |     array    |
|out_r_we0            | out |    1|  ap_memory |     out_r    |     array    |
|out_r_d0             | out |   32|  ap_memory |     out_r    |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

