{:input (genetic.crossover/dumb-crossover 1277709607 (genetic.mutation/change-constant-value 1801051508 (genetic.mutation/change-constant-value 35081917 (genetic.mutation/change-constant-value 81537226 (genetic.representation/genetic-representation "examples/58018.25F9EDF0.blif")))) (genetic.mutation/change-constant-value 1222056063 (genetic.mutation/change-constant-value 1801051508 (genetic.mutation/change-constant-value 35081917 (genetic.mutation/change-constant-value 81537226 (genetic.representation/genetic-representation "examples/58018.25F9EDF0.blif")))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire:missing_edge , wire1_4, \\wire:missing_5 , wire6_5);\n  wire \\:missing_edge ;\n  output wire1_4;\n  wire wire1_4;\n  wire wire2;\n  wire wire3_4;\n  wire wire4_3;\n  output wire6_5;\n  wire wire6_5;\n  input \\wire:missing_5 ;\n  wire \\wire:missing_5 ;\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire3_4 = 2'h1 >> wire4_3;\n  assign wire2 = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire4_3 = wire3_4;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount6020635C/31A68C63.v:3.1-21.10\" *)\nmodule postsynth(\\wire:missing_edge , wire1_4, \\wire:missing_5 , wire6_5);\n  (* src = \"/tmp/fuzzmount6020635C/31A68C63.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount6020635C/31A68C63.v:5.10-5.17\" *)\n  output wire1_4;\n  wire wire1_4;\n  (* src = \"/tmp/fuzzmount6020635C/31A68C63.v:7.8-7.13\" *)\n  wire wire2;\n  (* src = \"/tmp/fuzzmount6020635C/31A68C63.v:10.10-10.17\" *)\n  output wire6_5;\n  wire wire6_5;\n  (* src = \"/tmp/fuzzmount6020635C/31A68C63.v:12.9-12.24\" *)\n  input \\wire:missing_5 ;\n  wire \\wire:missing_5 ;\n  (* src = \"/tmp/fuzzmount6020635C/31A68C63.v:14.9-14.27\" *)\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire1_4 = 1'hx;\n  assign wire2 = 1'h0;\n  assign wire6_5 = 1'hx;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY 13:08:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp47gdwudt] Copy '/tmp/fuzzmount6020635C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp47gdwudt/src/top.v'.\nSBY 13:08:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp47gdwudt] Copy '/tmp/fuzzmount6020635C/31A68C63.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp47gdwudt/src/31A68C63.v'.\nSBY 13:08:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp47gdwudt] Copy '/tmp/fuzzmount6020635C/31A68C63.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp47gdwudt/src/31A68C63.post.v'.\nSBY 13:08:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp47gdwudt] engine_0: abc pdr\nSBY 13:08:22 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp47gdwudt] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp47gdwudt/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 13:08:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp47gdwudt] base: /tmp/fuzzmount6020635C/top.v:10: Warning: Identifier `\\clk' is implicitly declared.\nSBY 13:08:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp47gdwudt] base: Warning: Wire presynth.\\wire6_5 is used but has no driver.\nSBY 13:08:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp47gdwudt] base: Warning: Wire presynth.\\wire1_4 is used but has no driver.\nSBY 13:08:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp47gdwudt] base: Warning: Wire top.\\clk is used but has no driver.\nSBY 13:08:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp47gdwudt] base: finished (returncode=0)\nSBY 13:08:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp47gdwudt] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp47gdwudt/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 13:08:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp47gdwudt] aig: Warning: Wire presynth.\\wire6_5 is used but has no driver.\nSBY 13:08:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp47gdwudt] aig: Warning: Wire presynth.\\wire1_4 is used but has no driver.\nSBY 13:08:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp47gdwudt] aig: Warning: Wire top.\\clk is used but has no driver.\nSBY 13:08:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp47gdwudt] aig: finished (returncode=0)\nSBY 13:08:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp47gdwudt] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp47gdwudt; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 13:08:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp47gdwudt] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 13:08:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp47gdwudt] engine_0: Warning: The network has no constraints.\nSBY 13:08:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp47gdwudt] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 13:08:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp47gdwudt] engine_0: finished (returncode=0)\nSBY 13:08:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp47gdwudt] engine_0: Status returned by engine: FAIL\nSBY 13:08:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp47gdwudt] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:05 (5)\nSBY 13:08:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp47gdwudt] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 13:08:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp47gdwudt] summary: engine_0 (abc pdr) returned FAIL\nSBY 13:08:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp47gdwudt] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp47gdwudt'.\nSBY 13:08:28 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp47gdwudt] DONE (FAIL, rc=2)\n", :err ""}}}