
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.126536                       # Number of seconds simulated
sim_ticks                                126535578848                       # Number of ticks simulated
final_tick                               1268170914479                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  92648                       # Simulator instruction rate (inst/s)
host_op_rate                                   119189                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3359385                       # Simulator tick rate (ticks/s)
host_mem_usage                               16913700                       # Number of bytes of host memory used
host_seconds                                 37666.29                       # Real time elapsed on the host
sim_insts                                  3489713364                       # Number of instructions simulated
sim_ops                                    4489391326                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1771776                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       561408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2435328                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4774656                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2688                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6144                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1099008                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1099008                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13842                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           21                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4386                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        19026                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 37302                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8586                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8586                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14162                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     14002196                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        21243                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      4436760                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        13150                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     19246192                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                37733703                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14162                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        21243                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        13150                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              48556                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           8685367                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                8685367                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           8685367                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14162                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     14002196                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        21243                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      4436760                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        13150                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     19246192                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               46419071                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               151903457                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22323051                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19563682                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1741958                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11034602                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10773342                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1553025                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        54052                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    117671096                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             124054815                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22323051                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12326367                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25243210                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5705437                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2101212                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         13412245                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1097082                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    148968812                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.947436                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.316773                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       123725602     83.05%     83.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1271291      0.85%     83.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2328087      1.56%     85.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1948220      1.31%     86.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3565635      2.39%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3860723      2.59%     91.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          845335      0.57%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          663225      0.45%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10760694      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    148968812                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.146956                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.816669                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       116738325                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3225163                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25031693                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25508                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3948115                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2400295                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5181                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     140049052                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1315                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3948115                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       117208925                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1587794                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       793238                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24575161                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       855572                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     139060531                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           11                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         89993                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       519007                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    184693370                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    630958869                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    630958869                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896162                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35797198                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        19863                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9942                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2700662                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23153119                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4492302                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        83184                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1002367                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137442683                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19864                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        129072083                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       104041                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22890919                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     49194377                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    148968812                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.866437                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.477865                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     95242872     63.93%     63.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21888044     14.69%     78.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10983938      7.37%     86.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7205793      4.84%     90.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7504997      5.04%     95.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3880763      2.61%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1744288      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       435683      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        82434      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    148968812                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         323346     59.56%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        138876     25.58%     85.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        80642     14.85%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101904350     78.95%     78.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1082149      0.84%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     21615906     16.75%     96.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4459757      3.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     129072083                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.849698                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             542864                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004206                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    407759883                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160353779                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    126151862                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129614947                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       243833                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      4223048                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           72                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          313                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       138947                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3948115                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1086113                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        52211                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137462547                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        48992                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23153119                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4492302                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9942                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         34259                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          207                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          313                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       838546                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1040876                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1879422                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127686381                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21282106                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1385702                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            25741693                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19667919                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4459587                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.840576                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             126264313                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            126151862                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         72869463                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        173054471                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.830474                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.421078                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611586                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23851912                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1746727                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    145020697                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.783416                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.659564                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    102813834     70.90%     70.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16388819     11.30%     82.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11837011      8.16%     90.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2644964      1.82%     92.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3013868      2.08%     94.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1067119      0.74%     95.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4457888      3.07%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       902094      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1895100      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    145020697                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611586                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179497                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1895100                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280589095                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          278875200                       # The number of ROB writes
system.switch_cpus0.timesIdled                  40864                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2934645                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611586                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.519035                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.519035                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.658313                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.658313                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       590650872                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      165748534                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      146830940                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               151903457                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25514281                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20903788                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2169272                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10420273                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10089465                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2613512                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        99472                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    113337603                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             137004347                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25514281                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12702977                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             29683543                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6488975                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4034424                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13259485                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1695391                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    151356539                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.107654                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.532502                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       121672996     80.39%     80.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2393827      1.58%     81.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4070827      2.69%     84.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2362956      1.56%     86.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1851255      1.22%     87.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1634568      1.08%     88.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1002323      0.66%     89.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2507729      1.66%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13860058      9.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    151356539                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.167964                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.901917                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       112621415                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5302410                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         29053499                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        78659                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4300544                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4178864                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          428                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     165149190                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2399                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4300544                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       113192832                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         652003                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3672631                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         28542138                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       996380                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     164025336                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        101286                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       575854                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    231529855                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    763099878                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    763099878                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    185374942                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        46154913                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36844                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18450                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2901015                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15257175                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7791522                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        82244                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1820509                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         158649702                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36844                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        148933799                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        95661                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     23618856                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     52396913                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           56                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    151356539                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.983993                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.545935                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     90575163     59.84%     59.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23311400     15.40%     75.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12610007      8.33%     83.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9316438      6.16%     89.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9083165      6.00%     95.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3368193      2.23%     97.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2557239      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       343460      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       191474      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    151356539                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         133671     28.26%     28.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             9      0.00%     28.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     28.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     28.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     28.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     28.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     28.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     28.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     28.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     28.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     28.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     28.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     28.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     28.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     28.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     28.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     28.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     28.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     28.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     28.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     28.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     28.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     28.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     28.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     28.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     28.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     28.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     28.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        176893     37.40%     65.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       162403     34.34%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    125689338     84.39%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2019769      1.36%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18394      0.01%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13443389      9.03%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7762909      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     148933799                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.980450                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             472976                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003176                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    449792774                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    182305805                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145755786                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     149406775                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       304148                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3196045                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          406                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       127582                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4300544                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         435878                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        58655                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    158686546                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       824138                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15257175                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7791522                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18450                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         47531                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          406                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1248606                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1152163                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2400769                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    146614969                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13105356                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2318830                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20867970                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20740684                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7762614                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.965185                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145755920                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145755786                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         86186492                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        238690550                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.959529                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.361080                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    107808611                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    132885891                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     25800960                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        36788                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2187297                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    147055995                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.903641                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.713215                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     93327389     63.46%     63.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25888867     17.60%     81.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10124329      6.88%     87.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5330872      3.63%     91.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4532012      3.08%     94.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2184063      1.49%     96.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1025742      0.70%     96.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1588833      1.08%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3053888      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    147055995                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    107808611                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     132885891                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19725070                       # Number of memory references committed
system.switch_cpus1.commit.loads             12061130                       # Number of loads committed
system.switch_cpus1.commit.membars              18394                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19274160                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        119632104                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2746052                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3053888                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           302688958                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          321676091                       # The number of ROB writes
system.switch_cpus1.timesIdled                  25422                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 546918                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          107808611                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            132885891                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    107808611                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.409010                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.409010                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.709718                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.709718                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       659364914                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      203464858                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      154193764                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         36788                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               151903457                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        25055012                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     20300207                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2169923                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10182714                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9627237                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2679845                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        96995                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    109295575                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             137917147                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           25055012                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12307082                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             30130115                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        7046982                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3408505                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12753527                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1750595                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    147662749                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.140351                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.554371                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       117532634     79.60%     79.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2822545      1.91%     81.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2162845      1.46%     82.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         5311640      3.60%     86.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1203108      0.81%     87.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1711037      1.16%     88.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1299496      0.88%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          815870      0.55%     89.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        14803574     10.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    147662749                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.164940                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.907926                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       108011684                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5083318                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         29664628                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       119203                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4783911                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4328050                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        44652                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     166358645                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        84008                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4783911                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       108928578                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1390018                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2128364                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         28857376                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1574497                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     164638785                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        22565                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        288594                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       646954                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents       177392                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    231294197                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    766835777                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    766835777                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    182659660                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        48634533                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        40176                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22485                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          5344883                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15883396                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7756035                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       129842                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1719572                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         161774988                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        40154                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        150298059                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       201614                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     29510830                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     63839246                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         4774                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    147662749                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.017847                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.565007                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     84718986     57.37%     57.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     26446259     17.91%     75.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12363176      8.37%     83.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9056016      6.13%     89.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8059459      5.46%     95.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3203788      2.17%     97.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3164113      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       491670      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       159282      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    147662749                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         602348     68.76%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        121536     13.87%     82.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       152078     17.36%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    126146129     83.93%     83.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2260032      1.50%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17690      0.01%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14192763      9.44%     94.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7681445      5.11%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     150298059                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.989431                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             875962                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005828                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    449336443                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    191326426                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    146522158                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     151174021                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       370226                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3863503                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1078                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          454                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       239152                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4783911                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         851909                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        98032                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    161815142                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        50122                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15883396                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7756035                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22464                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         85401                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          454                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1178066                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1236618                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2414684                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    147598605                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13639217                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2699454                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21318855                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20966150                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7679638                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.971661                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             146714192                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            146522158                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         87888251                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        243434060                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.964574                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.361035                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    107005315                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    131410861                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     30406039                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35380                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2173496                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    142878838                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.919736                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.692868                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     88977896     62.28%     62.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25218761     17.65%     79.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     11109749      7.78%     87.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5831457      4.08%     91.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4637728      3.25%     95.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1671057      1.17%     96.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1413557      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1058372      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2960261      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    142878838                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    107005315                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     131410861                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19536776                       # Number of memory references committed
system.switch_cpus2.commit.loads             12019893                       # Number of loads committed
system.switch_cpus2.commit.membars              17690                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18880793                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        118405942                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2675041                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2960261                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           301735477                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          328417983                       # The number of ROB writes
system.switch_cpus2.timesIdled                  75307                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                4240708                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          107005315                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            131410861                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    107005315                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.419588                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.419588                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.704430                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.704430                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       665546788                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      204093155                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      155649474                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35380                       # number of misc regfile writes
system.l20.replacements                         13856                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          214950                       # Total number of references to valid blocks.
system.l20.sampled_refs                         24096                       # Sample count of references to valid blocks.
system.l20.avg_refs                          8.920568                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          197.145759                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.875103                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5361.138649                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4673.840490                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.019253                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000769                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.523549                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.456430                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        35664                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  35664                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9363                       # number of Writeback hits
system.l20.Writeback_hits::total                 9363                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        35664                       # number of demand (read+write) hits
system.l20.demand_hits::total                   35664                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        35664                       # number of overall hits
system.l20.overall_hits::total                  35664                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        13842                       # number of ReadReq misses
system.l20.ReadReq_misses::total                13856                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        13842                       # number of demand (read+write) misses
system.l20.demand_misses::total                 13856                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        13842                       # number of overall misses
system.l20.overall_misses::total                13856                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      4049389                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3996574924                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     4000624313                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      4049389                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3996574924                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      4000624313                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      4049389                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3996574924                       # number of overall miss cycles
system.l20.overall_miss_latency::total     4000624313                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49506                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49520                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9363                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9363                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49506                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49520                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49506                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49520                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.279602                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.279806                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.279602                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.279806                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.279602                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.279806                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 289242.071429                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 288728.140731                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 288728.660003                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 289242.071429                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 288728.140731                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 288728.660003                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 289242.071429                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 288728.140731                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 288728.660003                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2206                       # number of writebacks
system.l20.writebacks::total                     2206                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        13842                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           13856                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        13842                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            13856                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        13842                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           13856                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      3181254                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3139130590                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3142311844                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      3181254                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3139130590                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3142311844                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      3181254                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3139130590                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3142311844                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.279602                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.279806                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.279602                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.279806                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.279602                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.279806                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 227232.428571                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 226783.021962                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 226783.476039                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 227232.428571                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 226783.021962                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 226783.476039                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 227232.428571                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 226783.021962                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 226783.476039                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4406                       # number of replacements
system.l21.tagsinuse                     10239.905112                       # Cycle average of tags in use
system.l21.total_refs                          345977                       # Total number of references to valid blocks.
system.l21.sampled_refs                         14646                       # Sample count of references to valid blocks.
system.l21.avg_refs                         23.622627                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          465.192734                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    16.734744                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1973.867693                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst                    2                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7782.109941                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.045429                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001634                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.192761                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000195                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.759972                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999991                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        31349                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  31349                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10357                       # number of Writeback hits
system.l21.Writeback_hits::total                10357                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        31349                       # number of demand (read+write) hits
system.l21.demand_hits::total                   31349                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        31349                       # number of overall hits
system.l21.overall_hits::total                  31349                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           21                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4367                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4388                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data           19                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                 19                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           21                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4386                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4407                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           21                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4386                       # number of overall misses
system.l21.overall_misses::total                 4407                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      6433452                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1277097483                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1283530935                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      5263253                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      5263253                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      6433452                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1282360736                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1288794188                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      6433452                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1282360736                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1288794188                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           21                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        35716                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              35737                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10357                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10357                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           19                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               19                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           21                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        35735                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               35756                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           21                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        35735                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              35756                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.122270                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.122786                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.122737                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.123252                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.122737                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.123252                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 306354.857143                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 292442.748569                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 292509.328851                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 277013.315789                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 277013.315789                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 306354.857143                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 292375.908801                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 292442.520536                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 306354.857143                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 292375.908801                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 292442.520536                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2887                       # number of writebacks
system.l21.writebacks::total                     2887                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           21                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4367                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4388                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data           19                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total            19                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           21                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4386                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4407                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           21                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4386                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4407                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      5134234                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1006626666                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1011760900                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data      4088448                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total      4088448                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      5134234                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1010715114                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1015849348                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      5134234                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1010715114                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1015849348                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.122270                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.122786                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.122737                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.123252                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.122737                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.123252                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 244487.333333                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 230507.594687                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 230574.498633                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 215181.473684                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 215181.473684                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 244487.333333                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 230441.202462                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 230508.134332                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 244487.333333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 230441.202462                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 230508.134332                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         19039                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          818588                       # Total number of references to valid blocks.
system.l22.sampled_refs                         31327                       # Sample count of references to valid blocks.
system.l22.avg_refs                         26.130431                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          377.418824                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     9.284994                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3961.917931                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          7939.378251                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.030714                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000756                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.322422                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.646108                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        59083                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  59083                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           22078                       # number of Writeback hits
system.l22.Writeback_hits::total                22078                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        59083                       # number of demand (read+write) hits
system.l22.demand_hits::total                   59083                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        59083                       # number of overall hits
system.l22.overall_hits::total                  59083                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        19026                       # number of ReadReq misses
system.l22.ReadReq_misses::total                19039                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        19026                       # number of demand (read+write) misses
system.l22.demand_misses::total                 19039                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        19026                       # number of overall misses
system.l22.overall_misses::total                19039                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3567533                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   5422368726                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     5425936259                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3567533                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   5422368726                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      5425936259                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3567533                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   5422368726                       # number of overall miss cycles
system.l22.overall_miss_latency::total     5425936259                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        78109                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              78122                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        22078                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            22078                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        78109                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               78122                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        78109                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              78122                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.243583                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.243709                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.243583                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.243709                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.243583                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.243709                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 274425.615385                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 284997.830653                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 284990.611849                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 274425.615385                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 284997.830653                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 284990.611849                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 274425.615385                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 284997.830653                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 284990.611849                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3493                       # number of writebacks
system.l22.writebacks::total                     3493                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        19026                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           19039                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        19026                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            19039                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        19026                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           19039                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2762269                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   4244110396                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   4246872665                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2762269                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   4244110396                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   4246872665                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2762269                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   4244110396                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   4246872665                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.243583                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.243709                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.243583                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.243709                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.243583                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.243709                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 212482.230769                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 223068.979081                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 223061.750355                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 212482.230769                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 223068.979081                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 223061.750355                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 212482.230769                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 223068.979081                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 223061.750355                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.977899                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013444342                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1873279.744917                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.977899                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022400                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866952                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13412228                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13412228                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13412228                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13412228                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13412228                       # number of overall hits
system.cpu0.icache.overall_hits::total       13412228                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5139305                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5139305                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5139305                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5139305                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5139305                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5139305                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13412245                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13412245                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13412245                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13412245                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13412245                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13412245                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 302312.058824                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 302312.058824                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 302312.058824                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 302312.058824                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 302312.058824                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 302312.058824                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4165589                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4165589                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4165589                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4165589                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4165589                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4165589                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 297542.071429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 297542.071429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 297542.071429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 297542.071429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 297542.071429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 297542.071429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49506                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               245033291                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49762                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4924.104558                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.157181                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.842819                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.824833                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.175167                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19250523                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19250523                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9938                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9938                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     23584015                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23584015                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     23584015                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23584015                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       184727                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       184727                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       184727                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        184727                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       184727                       # number of overall misses
system.cpu0.dcache.overall_misses::total       184727                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  29317929112                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  29317929112                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  29317929112                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  29317929112                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  29317929112                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  29317929112                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     19435250                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19435250                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9938                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9938                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     23768742                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23768742                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     23768742                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23768742                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009505                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009505                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007772                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007772                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007772                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007772                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 158709.496240                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 158709.496240                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 158709.496240                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 158709.496240                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 158709.496240                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 158709.496240                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9363                       # number of writebacks
system.cpu0.dcache.writebacks::total             9363                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       135221                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       135221                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       135221                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       135221                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       135221                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       135221                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49506                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49506                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49506                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49506                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49506                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49506                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6434245836                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6434245836                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6434245836                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6434245836                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6434245836                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6434245836                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002547                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002547                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002083                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002083                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002083                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002083                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 129969.010544                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 129969.010544                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 129969.010544                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 129969.010544                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 129969.010544                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 129969.010544                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.895251                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1101200750                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   467                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2358031.584582                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    17.895251                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.028678                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.743422                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13259463                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13259463                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13259463                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13259463                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13259463                       # number of overall hits
system.cpu1.icache.overall_hits::total       13259463                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           22                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           22                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           22                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            22                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           22                       # number of overall misses
system.cpu1.icache.overall_misses::total           22                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7074968                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7074968                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7074968                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7074968                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7074968                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7074968                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13259485                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13259485                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13259485                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13259485                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13259485                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13259485                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 321589.454545                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 321589.454545                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 321589.454545                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 321589.454545                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 321589.454545                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 321589.454545                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           21                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           21                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           21                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           21                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           21                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           21                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6607752                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6607752                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6607752                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6607752                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6607752                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6607752                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 314654.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 314654.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 314654.857143                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 314654.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 314654.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 314654.857143                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 35735                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177029013                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 35991                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4918.702259                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.177487                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.822513                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.903037                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.096963                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9779809                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9779809                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7626721                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7626721                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18420                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18420                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18394                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18394                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17406530                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17406530                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17406530                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17406530                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        91485                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        91485                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          161                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          161                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        91646                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         91646                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        91646                       # number of overall misses
system.cpu1.dcache.overall_misses::total        91646                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   9201147854                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   9201147854                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     46324490                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     46324490                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   9247472344                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   9247472344                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   9247472344                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   9247472344                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9871294                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9871294                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7626882                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7626882                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18420                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18420                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18394                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18394                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17498176                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17498176                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17498176                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17498176                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009268                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009268                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000021                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000021                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005237                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005237                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005237                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005237                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 100575.480724                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 100575.480724                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 287729.751553                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 287729.751553                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 100904.265805                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 100904.265805                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 100904.265805                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 100904.265805                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       352595                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 176297.500000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10357                       # number of writebacks
system.cpu1.dcache.writebacks::total            10357                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        55769                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        55769                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          142                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          142                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        55911                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        55911                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        55911                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        55911                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        35716                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        35716                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           19                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           19                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        35735                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        35735                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        35735                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        35735                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3358439329                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3358439329                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      5424336                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      5424336                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3363863665                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3363863665                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3363863665                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3363863665                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003618                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003618                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002042                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002042                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002042                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002042                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 94031.787686                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94031.787686                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 285491.368421                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 285491.368421                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 94133.585141                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94133.585141                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 94133.585141                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94133.585141                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.997010                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1099726922                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2217191.375000                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.997010                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020829                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12753508                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12753508                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12753508                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12753508                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12753508                       # number of overall hits
system.cpu2.icache.overall_hits::total       12753508                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4890876                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4890876                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4890876                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4890876                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4890876                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4890876                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12753527                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12753527                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12753527                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12753527                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12753527                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12753527                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 257414.526316                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 257414.526316                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 257414.526316                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 257414.526316                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 257414.526316                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 257414.526316                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            6                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            6                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3687633                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3687633                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3687633                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3687633                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3687633                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3687633                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 283664.076923                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 283664.076923                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 283664.076923                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 283664.076923                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 283664.076923                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 283664.076923                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 78109                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               193988537                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 78365                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2475.448695                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.247914                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.752086                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.899406                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.100594                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10266424                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10266424                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7481503                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7481503                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        22236                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        22236                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17690                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17690                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17747927                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17747927                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17747927                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17747927                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       190333                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       190333                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       190333                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        190333                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       190333                       # number of overall misses
system.cpu2.dcache.overall_misses::total       190333                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  25288333773                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  25288333773                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  25288333773                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  25288333773                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  25288333773                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  25288333773                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10456757                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10456757                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7481503                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7481503                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        22236                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        22236                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17690                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17690                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17938260                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17938260                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17938260                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17938260                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.018202                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018202                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.010610                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.010610                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.010610                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.010610                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 132863.632544                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 132863.632544                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 132863.632544                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 132863.632544                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 132863.632544                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 132863.632544                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        22078                       # number of writebacks
system.cpu2.dcache.writebacks::total            22078                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       112224                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       112224                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       112224                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       112224                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       112224                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       112224                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        78109                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        78109                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        78109                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        78109                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        78109                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        78109                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   9442532664                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   9442532664                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   9442532664                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   9442532664                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   9442532664                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   9442532664                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007470                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007470                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004354                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004354                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004354                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004354                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 120889.176202                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 120889.176202                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 120889.176202                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 120889.176202                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 120889.176202                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 120889.176202                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
