

================================================================
== Vitis HLS Report for 'prefixsum_Pipeline_VITIS_LOOP_9_1'
================================================================
* Date:           Tue Mar 22 23:31:22 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        prefix_sum_2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.00 ns|  4.140 ns|     1.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      131|      131|  0.786 us|  0.786 us|  131|  131|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_9_1  |      129|      129|         4|          1|          1|   127|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     67|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|     183|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     183|    144|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln11_fu_110_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln9_fu_96_p2    |         +|   0|  0|  15|           8|           1|
    |icmp_ln9_fu_85_p2   |      icmp|   0|  0|  11|           8|           9|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  67|          49|          44|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    8|         16|
    |i_fu_38                  |   9|          2|    8|         16|
    |store_forwarded_fu_42    |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   50|        100|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln11_reg_153                  |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |i_fu_38                           |   8|   0|    8|          0|
    |in_r_load_reg_148                 |  32|   0|   32|          0|
    |store_forwarded_fu_42             |  32|   0|   32|          0|
    |zext_ln9_reg_138                  |   8|   0|   64|         56|
    |zext_ln9_reg_138                  |  64|  32|   64|         56|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 183|  32|  239|        112|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-----------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+----------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  prefixsum_Pipeline_VITIS_LOOP_9_1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  prefixsum_Pipeline_VITIS_LOOP_9_1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  prefixsum_Pipeline_VITIS_LOOP_9_1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  prefixsum_Pipeline_VITIS_LOOP_9_1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  prefixsum_Pipeline_VITIS_LOOP_9_1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  prefixsum_Pipeline_VITIS_LOOP_9_1|  return value|
|in_r_address0   |  out|    7|   ap_memory|                               in_r|         array|
|in_r_ce0        |  out|    1|   ap_memory|                               in_r|         array|
|in_r_q0         |   in|   32|   ap_memory|                               in_r|         array|
|out_r_address0  |  out|    7|   ap_memory|                              out_r|         array|
|out_r_ce0       |  out|    1|   ap_memory|                              out_r|         array|
|out_r_we0       |  out|    1|   ap_memory|                              out_r|         array|
|out_r_d0        |  out|   32|   ap_memory|                              out_r|         array|
+----------------+-----+-----+------------+-----------------------------------+--------------+

