architecture                           	circuit        	vpr_revision 	vpr_exit_status_min_W	vpr_exit_status_relaxed_W	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	num_clb	num_io	num_outputs	num_memories	num_mult	placed_wirelength	placed_CPD	placed_setup_TNS	placed_setup_WNS	min_W	min_W_routed_wirelength	min_W_route_success_iteration	min_W_CPD	min_W_setup_TNS	min_W_setup_WNS	min_W_logic_area_total	min_W_logic_area_used	min_W_routing_area_total	min_W_routing_area_per_tile	relaxed_W_routed_wirelength	relaxed_W_route_success_iteration	relaxed_W_CPD	relaxed_W_setup_TNS	relaxed_W_setup_WNS	relaxed_W_logic_area_total	relaxed_W_logic_area_used	relaxed_W_routing_area_total	relaxed_W_routing_area_per_tile	total_power	routing_power_perc	clock_power_perc	tile_power_perc	pack_time	place_time	min_W_route_time	relaxed_W_route_time	max_vpr_mem	max_odin_mem	max_abc_mem
k6_N8_I80_fleI10_fleO2_ff2_nmodes_2.xml	ch_intrinsics.v	fa807fd-dirty	0                    	0                        	765                	895                  	414                 	270                   	9           	9            	40     	99    	130        	1           	0       	2236             	          	                	                	38   	5103                   	40                           	         	               	               	0                     	0                    	328989.                 	4061.59                    	4534                       	4                                	             	                   	                   	0                         	0                        	409631.                     	5057.18                        	           	                  	                	               	8.02263  	0.348874  	1.00353         	0.072358            	52716      	5932        	27596      
