{"sha": "84ea618acdbe9aaa0d44dd2f56de7516eb8332d2", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ODRlYTYxOGFjZGJlOWFhYTBkNDRkZDJmNTZkZTc1MTZlYjgzMzJkMg==", "commit": {"author": {"name": "Sriraman Tallam", "email": "tmsriram@google.com", "date": "2013-03-08T01:02:29Z"}, "committer": {"name": "Sriraman Tallam", "email": "tmsriram@gcc.gnu.org", "date": "2013-03-08T01:02:29Z"}, "message": "cpuinfo.c (get_intel_cpu): Fix cpuid codes for sandybridge processors.\n\n2013-03-07  Sriraman Tallam  <tmsriram@google.com>\n\n\t* config/i386/cpuinfo.c (get_intel_cpu): Fix cpuid codes for\n\tsandybridge processors.\n\nFrom-SVN: r196532", "tree": {"sha": "dc4d957dfd4ff8fa83789300a5af3a1f13c48440", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/dc4d957dfd4ff8fa83789300a5af3a1f13c48440"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/84ea618acdbe9aaa0d44dd2f56de7516eb8332d2", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/84ea618acdbe9aaa0d44dd2f56de7516eb8332d2", "html_url": "https://github.com/Rust-GCC/gccrs/commit/84ea618acdbe9aaa0d44dd2f56de7516eb8332d2", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/84ea618acdbe9aaa0d44dd2f56de7516eb8332d2/comments", "author": {"login": "tmsri", "id": 38991943, "node_id": "MDQ6VXNlcjM4OTkxOTQz", "avatar_url": "https://avatars.githubusercontent.com/u/38991943?v=4", "gravatar_id": "", "url": "https://api.github.com/users/tmsri", "html_url": "https://github.com/tmsri", "followers_url": "https://api.github.com/users/tmsri/followers", "following_url": "https://api.github.com/users/tmsri/following{/other_user}", "gists_url": "https://api.github.com/users/tmsri/gists{/gist_id}", "starred_url": "https://api.github.com/users/tmsri/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/tmsri/subscriptions", "organizations_url": "https://api.github.com/users/tmsri/orgs", "repos_url": "https://api.github.com/users/tmsri/repos", "events_url": "https://api.github.com/users/tmsri/events{/privacy}", "received_events_url": "https://api.github.com/users/tmsri/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "5daf1f8057fc037573afec558897b25c2a20cb23", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/5daf1f8057fc037573afec558897b25c2a20cb23", "html_url": "https://github.com/Rust-GCC/gccrs/commit/5daf1f8057fc037573afec558897b25c2a20cb23"}], "stats": {"total": 6, "additions": 6, "deletions": 0}, "files": [{"sha": "fe08adb12aa0f743645cbc96b2f992ef9db2b5d4", "filename": "libgcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/84ea618acdbe9aaa0d44dd2f56de7516eb8332d2/libgcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/84ea618acdbe9aaa0d44dd2f56de7516eb8332d2/libgcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/libgcc%2FChangeLog?ref=84ea618acdbe9aaa0d44dd2f56de7516eb8332d2", "patch": "@@ -1,3 +1,8 @@\n+2013-03-07  Sriraman Tallam  <tmsriram@google.com>\n+\n+\t* config/i386/cpuinfo.c (get_intel_cpu): Fix cpuid codes for\n+\tsandybridge processors.\n+\n 2013-03-06  Oleg Endo  <olegendo@gcc.gnu.org>\n \n \tPR target/56529"}, {"sha": "0ad007403507d22b8a8295b588fb6b4b3d05a279", "filename": "libgcc/config/i386/cpuinfo.c", "status": "modified", "additions": 1, "deletions": 0, "changes": 1, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/84ea618acdbe9aaa0d44dd2f56de7516eb8332d2/libgcc%2Fconfig%2Fi386%2Fcpuinfo.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/84ea618acdbe9aaa0d44dd2f56de7516eb8332d2/libgcc%2Fconfig%2Fi386%2Fcpuinfo.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/libgcc%2Fconfig%2Fi386%2Fcpuinfo.c?ref=84ea618acdbe9aaa0d44dd2f56de7516eb8332d2", "patch": "@@ -178,6 +178,7 @@ get_intel_cpu (unsigned int family, unsigned int model, unsigned int brand_id)\n \t      __cpu_model.__cpu_subtype = INTEL_COREI7_WESTMERE;\n \t      break;\n \t    case 0x2a:\n+\t    case 0x2d:\n \t      /* Sandy Bridge.  */\n \t      __cpu_model.__cpu_type = INTEL_COREI7;\n \t      __cpu_model.__cpu_subtype = INTEL_COREI7_SANDYBRIDGE;"}]}