# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../iuet_pac.vhd" \
"../../../../../../iuet.vhd" \
"../../../../../vhd/iuet_test.vhd" \

# Do not sort compile order
nosort
