// Seed: 3716660772
module module_0 (
    input supply1 id_0,
    input uwire id_1,
    input tri1 id_2,
    input supply1 id_3,
    output tri1 id_4,
    output supply0 id_5,
    output supply1 id_6,
    input supply0 id_7,
    output tri0 id_8
    , id_15,
    output supply0 id_9,
    input wire id_10,
    input tri1 id_11,
    output wand id_12,
    input uwire id_13
);
  always @(posedge 1 or 1) id_6 = 1'h0;
endmodule
module module_1 (
    input tri   id_0,
    input uwire id_1
);
  assign id_3 = id_0;
  module_0(
      id_3, id_1, id_1, id_0, id_3, id_3, id_3, id_3, id_3, id_3, id_1, id_0, id_3, id_3
  );
endmodule
