{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733830832500 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733830832500 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 10 18:40:31 2024 " "Processing started: Tue Dec 10 18:40:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733830832500 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733830832500 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Thesis_Project -c Thesis_Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Thesis_Project -c Thesis_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733830832500 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1733830832886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/xor_comp.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/xor_comp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_comp " "Found entity 1: xor_comp" {  } { { "RISC_V/xor_comp.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/xor_comp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830832938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830832938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/xor_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/xor_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_32bit " "Found entity 1: xor_32bit" {  } { { "RISC_V/xor_32bit.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/xor_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830832944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830832944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/wrapper_mod2.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/wrapper_mod2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wrapper_mod2 " "Found entity 1: wrapper_mod2" {  } { { "RISC_V/wrapper_mod2.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/wrapper_mod2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830832947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830832947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/wb_cycle.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/wb_cycle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wb_cycle " "Found entity 1: wb_cycle" {  } { { "RISC_V/wb_cycle.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/wb_cycle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830832947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830832947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/sub_comp.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/sub_comp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_comp " "Found entity 1: sub_comp" {  } { { "RISC_V/sub_comp.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/sub_comp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830832960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830832960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/store_inst.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/store_inst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 store_inst " "Found entity 1: store_inst" {  } { { "RISC_V/store_inst.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/store_inst.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830832966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830832966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/srl_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/srl_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 srl_32bit " "Found entity 1: srl_32bit" {  } { { "RISC_V/srl_32bit.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/srl_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830832966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830832966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/sra_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/sra_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sra_32bit " "Found entity 1: sra_32bit" {  } { { "RISC_V/sra_32bit.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/sra_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830832976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830832976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/slt_sltu_comp.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/slt_sltu_comp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slt_sltu_comp " "Found entity 1: slt_sltu_comp" {  } { { "RISC_V/slt_sltu_comp.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/slt_sltu_comp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830832980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830832980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/shift_overflow.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/shift_overflow.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_overflow " "Found entity 1: shift_overflow" {  } { { "RISC_V/shift_overflow.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/shift_overflow.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830832986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830832986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/shift_left_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/shift_left_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left_32bit " "Found entity 1: shift_left_32bit" {  } { { "RISC_V/shift_left_32bit.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/shift_left_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830832996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830832996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/shift_comp.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/shift_comp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_comp " "Found entity 1: shift_comp" {  } { { "RISC_V/shift_comp.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/shift_comp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830832996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830832996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "RISC_V/regfile.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/pipeline_riscv_mod2.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/pipeline_riscv_mod2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline_riscv_mod2 " "Found entity 1: pipeline_riscv_mod2" {  } { { "RISC_V/pipeline_riscv_mod2.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/pipeline_riscv_mod2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/or_comp.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/or_comp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_comp " "Found entity 1: or_comp" {  } { { "RISC_V/or_comp.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/or_comp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/or_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/or_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_32bit " "Found entity 1: or_32bit" {  } { { "RISC_V/or_32bit.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/or_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/mux10to1_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/mux10to1_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux10to1_32bit " "Found entity 1: mux10to1_32bit" {  } { { "RISC_V/mux10to1_32bit.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/mux10to1_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/mux3to1_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/mux3to1_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3to1_32bit " "Found entity 1: mux3to1_32bit" {  } { { "RISC_V/mux3to1_32bit.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/mux3to1_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/mux2to1_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/mux2to1_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_32bit " "Found entity 1: mux2to1_32bit" {  } { { "RISC_V/mux2to1_32bit.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/mux2to1_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/mux2to1_5bitlow.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/mux2to1_5bitlow.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2TO1_5BITLOW " "Found entity 1: MUX2TO1_5BITLOW" {  } { { "RISC_V/MUX2TO1_5BITLOW.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/MUX2TO1_5BITLOW.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/mux2to1_1bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/mux2to1_1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2TO1_1BIT " "Found entity 1: MUX2TO1_1BIT" {  } { { "RISC_V/MUX2TO1_1BIT.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/MUX2TO1_1BIT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/mem_cycle.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/mem_cycle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_cycle " "Found entity 1: mem_cycle" {  } { { "RISC_V/mem_cycle.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/mem_cycle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/mag_comparator_4bit_slave.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/mag_comparator_4bit_slave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mag_comparator_4bit_slave " "Found entity 1: mag_comparator_4bit_slave" {  } { { "RISC_V/mag_comparator_4bit_slave.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/mag_comparator_4bit_slave.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/mag_comparator_4bit_master.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/mag_comparator_4bit_master.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mag_comparator_4bit_master " "Found entity 1: mag_comparator_4bit_master" {  } { { "RISC_V/mag_comparator_4bit_master.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/mag_comparator_4bit_master.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/load_inst.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/load_inst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 load_inst " "Found entity 1: load_inst" {  } { { "RISC_V/load_inst.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/load_inst.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/inverter_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/inverter_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inverter_32bit " "Found entity 1: inverter_32bit" {  } { { "RISC_V/inverter_32bit.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/inverter_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/imm_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/imm_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imm_gen " "Found entity 1: imm_gen" {  } { { "RISC_V/imm_gen.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imm_gen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "RISC_V/imem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/fulladder_1bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/fulladder_1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder_1bit " "Found entity 1: fulladder_1bit" {  } { { "RISC_V/fulladder_1bit.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/fulladder_1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/forward_ctr_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/forward_ctr_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forward_ctr_unit " "Found entity 1: forward_ctr_unit" {  } { { "RISC_V/forward_ctr_unit.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/forward_ctr_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/fetch_cycle.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/fetch_cycle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_cycle " "Found entity 1: fetch_cycle" {  } { { "RISC_V/fetch_cycle.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/fetch_cycle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/execute_cycle.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/execute_cycle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 execute_cycle " "Found entity 1: execute_cycle" {  } { { "RISC_V/execute_cycle.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/execute_cycle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833107 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dmem.sv(106) " "Verilog HDL information at dmem.sv(106): always construct contains both blocking and non-blocking assignments" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv" 106 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1733830833114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "RISC_V/dmem.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/decode_hex.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/decode_hex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode_hex " "Found entity 1: decode_hex" {  } { { "RISC_V/decode_hex.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/decode_hex.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/decode_cycle.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/decode_cycle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode_cycle " "Found entity 1: decode_cycle" {  } { { "RISC_V/decode_cycle.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/decode_cycle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/d_ff_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/d_ff_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF_32bit " "Found entity 1: D_FF_32bit" {  } { { "RISC_V/D_FF_32bit.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/D_FF_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/ctrl_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/ctrl_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_unit " "Found entity 1: ctrl_unit" {  } { { "RISC_V/ctrl_unit.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/ctrl_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/comparator_un.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/comparator_un.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator_Un " "Found entity 1: Comparator_Un" {  } { { "RISC_V/Comparator_Un.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/Comparator_Un.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/comparator_s.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/comparator_s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator_S " "Found entity 1: Comparator_S" {  } { { "RISC_V/Comparator_S.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/Comparator_S.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/comparator_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/comparator_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_32bit " "Found entity 1: comparator_32bit" {  } { { "RISC_V/comparator_32bit.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/comparator_32bit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/check_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/check_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 check_mux " "Found entity 1: check_mux" {  } { { "RISC_V/check_mux.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/check_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/branch_detect_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/branch_detect_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branch_detect_unit " "Found entity 1: branch_detect_unit" {  } { { "RISC_V/branch_detect_unit.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/branch_detect_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/branch_comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/branch_comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branch_comparator " "Found entity 1: branch_comparator" {  } { { "RISC_V/branch_comparator.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/branch_comparator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/and_comp.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/and_comp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_comp " "Found entity 1: and_comp" {  } { { "RISC_V/and_comp.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/and_comp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/and_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/and_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_32bit " "Found entity 1: and_32bit" {  } { { "RISC_V/and_32bit.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/and_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/alu_component.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/alu_component.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_component " "Found entity 1: alu_component" {  } { { "RISC_V/alu_component.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/alu_component.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/adder_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/adder_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_32bit " "Found entity 1: adder_32bit" {  } { { "RISC_V/adder_32bit.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/adder_32bit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/adder_1bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/adder_1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_1bit " "Found entity 1: adder_1bit" {  } { { "RISC_V/adder_1bit.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/adder_1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v/add_comp.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v/add_comp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add_comp " "Found entity 1: add_comp" {  } { { "RISC_V/add_comp.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/add_comp.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wrapper " "Found entity 1: wrapper" {  } { { "wrapper.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_start_bit_detect.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_start_bit_detect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_start_bit_detect " "Found entity 1: uart_start_bit_detect" {  } { { "uart_start_bit_detect.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/uart_start_bit_detect.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file tx_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tx_fsm " "Found entity 1: tx_fsm" {  } { { "tx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/tx_fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmit_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file transmit_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 transmit_FIFO " "Found entity 1: transmit_FIFO" {  } { { "transmit_FIFO.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/transmit_FIFO.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transfer_validate.sv 1 1 " "Found 1 design units, including 1 entities, in source file transfer_validate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 transfer_validate " "Found entity 1: transfer_validate" {  } { { "transfer_validate.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/transfer_validate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_ver4.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_ver4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_ver4 " "Found entity 1: test_ver4" {  } { { "test_ver4.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/test_ver4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_ver3.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_ver3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_ver3 " "Found entity 1: test_ver3" {  } { { "test_ver3.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/test_ver3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_ver2.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_ver2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_ver2 " "Found entity 1: test_ver2" {  } { { "test_ver2.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/test_ver2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_ahb_apb_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_ahb_apb_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_AHB_SLAVE " "Found entity 1: tb_AHB_SLAVE" {  } { { "tb_ahb_apb_bridge.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/tb_ahb_apb_bridge.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register_wr.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_register_wr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register_wr " "Found entity 1: shift_register_wr" {  } { { "shift_register_wr.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_wr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register_rd.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_register_rd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register_rd " "Found entity 1: shift_register_rd" {  } { { "shift_register_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_rd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel_clk.sv 1 1 " "Found 1 design units, including 1 entities, in source file sel_clk.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sel_Clk " "Found entity 1: Sel_Clk" {  } { { "Sel_Clk.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/Sel_Clk.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file rx_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rx_fsm " "Found entity 1: rx_fsm" {  } { { "rx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833316 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "register_enable_only.sv(13) " "Verilog HDL information at register_enable_only.sv(13): always construct contains both blocking and non-blocking assignments" {  } { { "register_enable_only.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/register_enable_only.sv" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1733830833334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_enable_only.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_enable_only.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_enable_only " "Found entity 1: register_enable_only" {  } { { "register_enable_only.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/register_enable_only.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receive_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file receive_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 receive_FIFO " "Found entity 1: receive_FIFO" {  } { { "receive_FIFO.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/receive_FIFO.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4to1_4bit " "Found entity 1: mux4to1_4bit" {  } { { "mux4to1_4bit.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/mux4to1_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_1bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2TO1_1bit " "Found entity 1: MUX2TO1_1bit" {  } { { "MUX2TO1_1bit.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/MUX2TO1_1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_apb.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm_apb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_APB " "Found entity 1: FSM_APB" {  } { { "FSM_APB.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/FSM_APB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_ahb.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm_ahb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_AHB " "Found entity 1: FSM_AHB" {  } { { "FSM_AHB.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/FSM_AHB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoderdatalength.sv 1 1 " "Found 1 design units, including 1 entities, in source file encoderdatalength.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EncoderDataLength " "Found entity 1: EncoderDataLength" {  } { { "EncoderDataLength.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/EncoderDataLength.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoderaddressbehave.sv 1 1 " "Found 1 design units, including 1 entities, in source file encoderaddressbehave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EncoderAddressBehave " "Found entity 1: EncoderAddressBehave" {  } { { "EncoderAddressBehave.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/EncoderAddressBehave.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DIVIDER " "Found entity 1: DIVIDER" {  } { { "DIVIDER.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DIVIDER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "defines.sv 0 0 " "Found 0 design units, including 0 entities, in source file defines.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datalengthdecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file datalengthdecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataLengthDecoder " "Found entity 1: DataLengthDecoder" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_64bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff_64bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF_64bit " "Found entity 1: D_FF_64bit" {  } { { "D_FF_64bit.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/D_FF_64bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_32bit_with_sel.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff_32bit_with_sel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF_32bit_with_Sel " "Found entity 1: D_FF_32bit_with_Sel" {  } { { "D_FF_32bit_with_Sel.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/D_FF_32bit_with_Sel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_12bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff_12bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF_12bit " "Found entity 1: D_FF_12bit" {  } { { "D_FF_12bit.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/D_FF_12bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_8bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff_8bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF_8bit " "Found entity 1: D_FF_8bit" {  } { { "D_FF_8bit.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/D_FF_8bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF_4BIT " "Found entity 1: D_FF_4BIT" {  } { { "D_FF_4BIT.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/D_FF_4BIT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_1bit_with_sel.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff_1bit_with_sel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF_1bit_with_Sel " "Found entity 1: D_FF_1bit_with_Sel" {  } { { "D_FF_1bit_with_Sel.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/D_FF_1bit_with_Sel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_1bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff_1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF_1bit " "Found entity 1: D_FF_1bit" {  } { { "D_FF_1bit.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/D_FF_1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_fsm_wr_rd.sv 1 1 " "Found 1 design units, including 1 entities, in source file custom_fsm_wr_rd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 custom_fsm_wr_rd " "Found entity 1: custom_fsm_wr_rd" {  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_unsigned_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator_unsigned_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_unsigned_32bit " "Found entity 1: comparator_unsigned_32bit" {  } { { "comparator_unsigned_32bit.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/comparator_unsigned_32bit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator_bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_bit " "Found entity 1: comparator_bit" {  } { { "comparator_bit.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/comparator_bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_counter_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file bit_counter_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bit_counter_unit " "Found entity 1: bit_counter_unit" {  } { { "bit_counter_unit.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/bit_counter_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdtohex.sv 1 1 " "Found 1 design units, including 1 entities, in source file bcdtohex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bcdtohex " "Found entity 1: bcdtohex" {  } { { "bcdtohex.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/bcdtohex.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baud_rate_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file baud_rate_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BAUD_RATE_GENERATOR " "Found entity 1: BAUD_RATE_GENERATOR" {  } { { "BAUD_RATE_GENERATOR.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/BAUD_RATE_GENERATOR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baud_rate_divisor.sv 1 1 " "Found 1 design units, including 1 entities, in source file baud_rate_divisor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 baud_rate_divisor " "Found entity 1: baud_rate_divisor" {  } { { "baud_rate_divisor.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/baud_rate_divisor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apb_uart_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file apb_uart_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_APB_UART " "Found entity 1: testbench_APB_UART" {  } { { "apb_uart_tb.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/apb_uart_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apb_uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file apb_uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 APB_UART " "Found entity 1: APB_UART" {  } { { "APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/APB_UART.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apb_master.sv 1 1 " "Found 1 design units, including 1 entities, in source file apb_master.sv" { { "Info" "ISGN_ENTITY_NAME" "1 APB_MASTER " "Found entity 1: APB_MASTER" {  } { { "APB_MASTER.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/APB_MASTER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apb_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file apb_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 apb_interface " "Found entity 1: apb_interface" {  } { { "apb_interface.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/apb_interface.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahb_slave.sv 1 1 " "Found 1 design units, including 1 entities, in source file ahb_slave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_SLAVE " "Found entity 1: AHB_SLAVE" {  } { { "AHB_SLAVE.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_SLAVE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahb_busmatrix.sv 1 1 " "Found 1 design units, including 1 entities, in source file ahb_busmatrix.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_BusMatrix " "Found entity 1: AHB_BusMatrix" {  } { { "AHB_BusMatrix.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_BusMatrix.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahb_apb_uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file ahb_apb_uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AHB_APB_UART " "Found entity 1: AHB_APB_UART" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file address_decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 address_decode " "Found entity 1: address_decode" {  } { { "address_decode.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/address_decode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833790 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "20 Thesis_Project.sv(111) " "Verilog HDL Expression warning at Thesis_Project.sv(111): truncated literal to match 20 bits" {  } { { "Thesis_Project.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/Thesis_Project.sv" 111 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1733830833796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thesis_project.sv 1 1 " "Found 1 design units, including 1 entities, in source file thesis_project.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Thesis_Project " "Found entity 1: Thesis_Project" {  } { { "Thesis_Project.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/Thesis_Project.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833796 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ram.sv(81) " "Verilog HDL warning at ram.sv(81): extended using \"x\" or \"z\"" {  } { { "ram.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/ram.sv" 81 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1733830833803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_ram " "Found entity 1: tb_ram" {  } { { "ram_tb.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/ram_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_baud_rate_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_baud_rate_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BAUD_RATE_GENERATOR_tb " "Found entity 1: BAUD_RATE_GENERATOR_tb" {  } { { "tb_baud_rate_generator.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/tb_baud_rate_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "arbiter.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/arbiter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arbiter_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file arbiter_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter_tb " "Found entity 1: arbiter_tb" {  } { { "arbiter_tb.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/arbiter_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmit_fifo_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file transmit_fifo_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 transmit_FIFO_tb " "Found entity 1: transmit_FIFO_tb" {  } { { "transmit_FIFO_tb.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/transmit_FIFO_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_receive_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_receive_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_receive_FIFO " "Found entity 1: tb_receive_FIFO" {  } { { "tb_receive_FIFO.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/tb_receive_FIFO.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_read_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file fifo_read_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_read_memory " "Found entity 1: fifo_read_memory" {  } { { "fifo_read_memory.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/fifo_read_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_trick.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff_trick.sv" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff_trick " "Found entity 1: d_ff_trick" {  } { { "d_ff_trick.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/d_ff_trick.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_trick_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff_trick_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff_trick_tb " "Found entity 1: d_ff_trick_tb" {  } { { "d_ff_trick_tb.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/d_ff_trick_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_ver5.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_ver5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_ver5 " "Found entity 1: test_ver5" {  } { { "test_ver5.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/test_ver5.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_5bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file compare_5bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compare_5bit " "Found entity 1: compare_5bit" {  } { { "compare_5bit.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/compare_5bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833947 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "encoder_method.sv(43) " "Verilog HDL information at encoder_method.sv(43): always construct contains both blocking and non-blocking assignments" {  } { { "encoder_method.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/encoder_method.sv" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1733830833971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_method.sv 1 1 " "Found 1 design units, including 1 entities, in source file encoder_method.sv" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_method " "Found entity 1: encoder_method" {  } { { "encoder_method.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/encoder_method.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ahb_slave_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file ahb_slave_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ahb_slave_if " "Found entity 1: ahb_slave_if" {  } { { "ahb_slave_if.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/ahb_slave_if.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830833999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830833999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_ahb_master_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_ahb_master_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_ahb_master " "Found entity 1: tb_ahb_master" {  } { { "tb_ahb_master_ram.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/tb_ahb_master_ram.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830834017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830834017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "sram.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/sram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830834059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830834059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_sram.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_sram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_sram " "Found entity 1: tb_sram" {  } { { "tb_sram.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/tb_sram.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830834078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830834078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl_interface_signal.sv 1 1 " "Found 1 design units, including 1 entities, in source file ctrl_interface_signal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_interface_signal " "Found entity 1: ctrl_interface_signal" {  } { { "ctrl_interface_signal.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/ctrl_interface_signal.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830834101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830834101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_1bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_1bit " "Found entity 1: or_1bit" {  } { { "or_1bit.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/or_1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830834120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830834120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priority_selector.sv 1 1 " "Found 1 design units, including 1 entities, in source file priority_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 priority_selector " "Found entity 1: priority_selector" {  } { { "priority_selector.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/priority_selector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830834142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830834142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_priority_selector.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_priority_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_priority_selector " "Found entity 1: tb_priority_selector" {  } { { "tb_priority_selector.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/tb_priority_selector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830834162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830834162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "error_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file error_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 error_ram " "Found entity 1: error_ram" {  } { { "error_ram.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/error_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830834190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830834190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_error_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_error_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_error_ram " "Found entity 1: tb_error_ram" {  } { { "tb_error_ram.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/tb_error_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733830834214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733830834214 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bit_used bit_counter_unit.sv(30) " "Verilog HDL Implicit Net warning at bit_counter_unit.sv(30): created implicit net for \"bit_used\"" {  } { { "bit_counter_unit.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/bit_counter_unit.sv" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733830834214 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notempty APB_UART.sv(385) " "Verilog HDL Implicit Net warning at APB_UART.sv(385): created implicit net for \"notempty\"" {  } { { "APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/APB_UART.sv" 385 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733830834214 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PWDATA test_ver5.sv(80) " "Verilog HDL Implicit Net warning at test_ver5.sv(80): created implicit net for \"PWDATA\"" {  } { { "test_ver5.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/test_ver5.sv" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733830834214 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "error_tx_detect test_ver5.sv(84) " "Verilog HDL Implicit Net warning at test_ver5.sv(84): created implicit net for \"error_tx_detect\"" {  } { { "test_ver5.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/test_ver5.sv" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733830834214 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_div16 test_ver5.sv(90) " "Verilog HDL Implicit Net warning at test_ver5.sv(90): created implicit net for \"clk_div16\"" {  } { { "test_ver5.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/test_ver5.sv" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733830834214 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "state_i test_ver5.sv(106) " "Verilog HDL Implicit Net warning at test_ver5.sv(106): created implicit net for \"state_i\"" {  } { { "test_ver5.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/test_ver5.sv" 106 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733830834214 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "state test_ver5.sv(110) " "Verilog HDL Implicit Net warning at test_ver5.sv(110): created implicit net for \"state\"" {  } { { "test_ver5.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/test_ver5.sv" 110 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733830834214 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AHB_APB_UART " "Elaborating entity \"AHB_APB_UART\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1733830834284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AHB_SLAVE AHB_SLAVE:AHB_APB_BRIDGE " "Elaborating entity \"AHB_SLAVE\" for hierarchy \"AHB_SLAVE:AHB_APB_BRIDGE\"" {  } { { "AHB_APB_UART.sv" "AHB_APB_BRIDGE" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733830834300 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "HTRANS_ERROR AHB_SLAVE.sv(92) " "Verilog HDL Always Construct warning at AHB_SLAVE.sv(92): variable \"HTRANS_ERROR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "AHB_SLAVE.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_SLAVE.sv" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733830834300 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_AHB AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine " "Elaborating entity \"FSM_AHB\" for hierarchy \"AHB_SLAVE:AHB_APB_BRIDGE\|FSM_AHB:State_machine\"" {  } { { "AHB_SLAVE.sv" "State_machine" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_SLAVE.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733830834307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EncoderDataLength AHB_SLAVE:AHB_APB_BRIDGE\|EncoderDataLength:ENCODER_DATA_LENGTH_BLOCK " "Elaborating entity \"EncoderDataLength\" for hierarchy \"AHB_SLAVE:AHB_APB_BRIDGE\|EncoderDataLength:ENCODER_DATA_LENGTH_BLOCK\"" {  } { { "AHB_SLAVE.sv" "ENCODER_DATA_LENGTH_BLOCK" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_SLAVE.sv" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733830834312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_enable_only AHB_SLAVE:AHB_APB_BRIDGE\|register_enable_only:RDATA_BLOCK " "Elaborating entity \"register_enable_only\" for hierarchy \"AHB_SLAVE:AHB_APB_BRIDGE\|register_enable_only:RDATA_BLOCK\"" {  } { { "AHB_SLAVE.sv" "RDATA_BLOCK" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_SLAVE.sv" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733830834315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF_1bit AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_1bit:D_FF_PENABLE " "Elaborating entity \"D_FF_1bit\" for hierarchy \"AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_1bit:D_FF_PENABLE\"" {  } { { "AHB_SLAVE.sv" "D_FF_PENABLE" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_SLAVE.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733830834319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF_1bit_with_Sel AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_1bit_with_Sel:D_FF_PWRITE " "Elaborating entity \"D_FF_1bit_with_Sel\" for hierarchy \"AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_1bit_with_Sel:D_FF_PWRITE\"" {  } { { "AHB_SLAVE.sv" "D_FF_PWRITE" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_SLAVE.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733830834322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_method AHB_SLAVE:AHB_APB_BRIDGE\|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK " "Elaborating entity \"encoder_method\" for hierarchy \"AHB_SLAVE:AHB_APB_BRIDGE\|encoder_method:ENCODER_METHOD_ADDRESS_BLOCK\"" {  } { { "AHB_SLAVE.sv" "ENCODER_METHOD_ADDRESS_BLOCK" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_SLAVE.sv" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733830834326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF_32bit_with_Sel AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK " "Elaborating entity \"D_FF_32bit_with_Sel\" for hierarchy \"AHB_SLAVE:AHB_APB_BRIDGE\|D_FF_32bit_with_Sel:D_FF_PADDR_BLOCK\"" {  } { { "AHB_SLAVE.sv" "D_FF_PADDR_BLOCK" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_SLAVE.sv" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733830834333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataLengthDecoder AHB_SLAVE:AHB_APB_BRIDGE\|DataLengthDecoder:D_FF_PWDATA_BLOCK " "Elaborating entity \"DataLengthDecoder\" for hierarchy \"AHB_SLAVE:AHB_APB_BRIDGE\|DataLengthDecoder:D_FF_PWDATA_BLOCK\"" {  } { { "AHB_SLAVE.sv" "D_FF_PWDATA_BLOCK" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_SLAVE.sv" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733830834339 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DataLengthDecoder.sv(41) " "Verilog HDL Case Statement information at DataLengthDecoder.sv(41): all case item expressions in this case statement are onehot" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 41 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1733830834342 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PWDATA DataLengthDecoder.sv(75) " "Verilog HDL Always Construct warning at DataLengthDecoder.sv(75): variable \"PWDATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733830834343 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PWDATA DataLengthDecoder.sv(39) " "Verilog HDL Always Construct warning at DataLengthDecoder.sv(39): inferring latch(es) for variable \"PWDATA\", which holds its previous value in one or more paths through the always construct" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1733830834344 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[0\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[0\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834345 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[1\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[1\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834345 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[2\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[2\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834345 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[3\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[3\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834345 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[4\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[4\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834345 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[5\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[5\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834345 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[6\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[6\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834345 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[7\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[7\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834345 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[8\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[8\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834345 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[9\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[9\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834345 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[10\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[10\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834345 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[11\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[11\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834345 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[12\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[12\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834345 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[13\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[13\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834345 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[14\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[14\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834345 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[15\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[15\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834345 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[16\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[16\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834345 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[17\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[17\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834345 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[18\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[18\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834345 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[19\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[19\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834345 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[20\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[20\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834345 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[21\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[21\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834345 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[22\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[22\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834345 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[23\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[23\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834346 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[24\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[24\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834346 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[25\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[25\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834346 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[26\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[26\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834346 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[27\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[27\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834346 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[28\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[28\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834346 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[29\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[29\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834346 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[30\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[30\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834346 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWDATA\[31\] DataLengthDecoder.sv(74) " "Inferred latch for \"PWDATA\[31\]\" at DataLengthDecoder.sv(74)" {  } { { "DataLengthDecoder.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834346 "|AHB_APB_UART|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA_BLOCK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "APB_UART APB_UART:APB_UART_BLOCK " "Elaborating entity \"APB_UART\" for hierarchy \"APB_UART:APB_UART_BLOCK\"" {  } { { "AHB_APB_UART.sv" "APB_UART_BLOCK" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733830834350 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_is_avail APB_UART.sv(61) " "Verilog HDL or VHDL warning at APB_UART.sv(61): object \"data_is_avail\" assigned a value but never read" {  } { { "APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/APB_UART.sv" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1733830834351 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apb_interface APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK " "Elaborating entity \"apb_interface\" for hierarchy \"APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\"" {  } { { "APB_UART.sv" "APB_INTERFACE_BLOCK" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/APB_UART.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733830834359 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rx_buffer_overrun apb_interface.sv(34) " "Output port \"rx_buffer_overrun\" at apb_interface.sv(34) has no driver" {  } { { "apb_interface.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/apb_interface.sv" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1733830834362 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "tx_buffer_overrun apb_interface.sv(35) " "Output port \"tx_buffer_overrun\" at apb_interface.sv(35) has no driver" {  } { { "apb_interface.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/apb_interface.sv" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1733830834362 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_rate_divisor APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK " "Elaborating entity \"baud_rate_divisor\" for hierarchy \"APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK\"" {  } { { "apb_interface.sv" "BAUD_RATE_DIVISOR_BLOCK" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/apb_interface.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733830834368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_1bit APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|or_1bit:OR_GATE_BLOCK_1 " "Elaborating entity \"or_1bit\" for hierarchy \"APB_UART:APB_UART_BLOCK\|apb_interface:APB_INTERFACE_BLOCK\|or_1bit:OR_GATE_BLOCK_1\"" {  } { { "apb_interface.sv" "OR_GATE_BLOCK_1" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/apb_interface.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733830834371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_interface_signal APB_UART:APB_UART_BLOCK\|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK " "Elaborating entity \"ctrl_interface_signal\" for hierarchy \"APB_UART:APB_UART_BLOCK\|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK\"" {  } { { "APB_UART.sv" "CTRL_INTERFACE_SIGNAL_BLOCK" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/APB_UART.sv" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733830834375 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state_isr_o ctrl_interface_signal.sv(52) " "Verilog HDL Always Construct warning at ctrl_interface_signal.sv(52): inferring latch(es) for variable \"state_isr_o\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrl_interface_signal.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/ctrl_interface_signal.sv" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1733830834380 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cd_o ctrl_interface_signal.sv(52) " "Verilog HDL Always Construct warning at ctrl_interface_signal.sv(52): inferring latch(es) for variable \"cd_o\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrl_interface_signal.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/ctrl_interface_signal.sv" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1733830834380 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cd_o\[0\] ctrl_interface_signal.sv(52) " "Inferred latch for \"cd_o\[0\]\" at ctrl_interface_signal.sv(52)" {  } { { "ctrl_interface_signal.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/ctrl_interface_signal.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834382 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cd_o\[1\] ctrl_interface_signal.sv(52) " "Inferred latch for \"cd_o\[1\]\" at ctrl_interface_signal.sv(52)" {  } { { "ctrl_interface_signal.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/ctrl_interface_signal.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834382 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cd_o\[2\] ctrl_interface_signal.sv(52) " "Inferred latch for \"cd_o\[2\]\" at ctrl_interface_signal.sv(52)" {  } { { "ctrl_interface_signal.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/ctrl_interface_signal.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834382 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cd_o\[3\] ctrl_interface_signal.sv(52) " "Inferred latch for \"cd_o\[3\]\" at ctrl_interface_signal.sv(52)" {  } { { "ctrl_interface_signal.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/ctrl_interface_signal.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834382 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cd_o\[4\] ctrl_interface_signal.sv(52) " "Inferred latch for \"cd_o\[4\]\" at ctrl_interface_signal.sv(52)" {  } { { "ctrl_interface_signal.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/ctrl_interface_signal.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834382 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cd_o\[5\] ctrl_interface_signal.sv(52) " "Inferred latch for \"cd_o\[5\]\" at ctrl_interface_signal.sv(52)" {  } { { "ctrl_interface_signal.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/ctrl_interface_signal.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834382 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cd_o\[6\] ctrl_interface_signal.sv(52) " "Inferred latch for \"cd_o\[6\]\" at ctrl_interface_signal.sv(52)" {  } { { "ctrl_interface_signal.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/ctrl_interface_signal.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834382 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cd_o\[7\] ctrl_interface_signal.sv(52) " "Inferred latch for \"cd_o\[7\]\" at ctrl_interface_signal.sv(52)" {  } { { "ctrl_interface_signal.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/ctrl_interface_signal.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834382 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cd_o\[8\] ctrl_interface_signal.sv(52) " "Inferred latch for \"cd_o\[8\]\" at ctrl_interface_signal.sv(52)" {  } { { "ctrl_interface_signal.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/ctrl_interface_signal.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834382 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cd_o\[9\] ctrl_interface_signal.sv(52) " "Inferred latch for \"cd_o\[9\]\" at ctrl_interface_signal.sv(52)" {  } { { "ctrl_interface_signal.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/ctrl_interface_signal.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834382 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cd_o\[10\] ctrl_interface_signal.sv(52) " "Inferred latch for \"cd_o\[10\]\" at ctrl_interface_signal.sv(52)" {  } { { "ctrl_interface_signal.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/ctrl_interface_signal.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834382 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cd_o\[11\] ctrl_interface_signal.sv(52) " "Inferred latch for \"cd_o\[11\]\" at ctrl_interface_signal.sv(52)" {  } { { "ctrl_interface_signal.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/ctrl_interface_signal.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834382 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cd_o\[12\] ctrl_interface_signal.sv(52) " "Inferred latch for \"cd_o\[12\]\" at ctrl_interface_signal.sv(52)" {  } { { "ctrl_interface_signal.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/ctrl_interface_signal.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834382 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_isr_o\[0\] ctrl_interface_signal.sv(52) " "Inferred latch for \"state_isr_o\[0\]\" at ctrl_interface_signal.sv(52)" {  } { { "ctrl_interface_signal.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/ctrl_interface_signal.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834382 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_isr_o\[1\] ctrl_interface_signal.sv(52) " "Inferred latch for \"state_isr_o\[1\]\" at ctrl_interface_signal.sv(52)" {  } { { "ctrl_interface_signal.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/ctrl_interface_signal.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834382 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_isr_o\[2\] ctrl_interface_signal.sv(52) " "Inferred latch for \"state_isr_o\[2\]\" at ctrl_interface_signal.sv(52)" {  } { { "ctrl_interface_signal.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/ctrl_interface_signal.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834382 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_isr_o\[3\] ctrl_interface_signal.sv(52) " "Inferred latch for \"state_isr_o\[3\]\" at ctrl_interface_signal.sv(52)" {  } { { "ctrl_interface_signal.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/ctrl_interface_signal.sv" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834382 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|ctrl_interface_signal:CTRL_INTERFACE_SIGNAL_BLOCK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transfer_validate APB_UART:APB_UART_BLOCK\|transfer_validate:TRANSFER_VALID_BLOCK " "Elaborating entity \"transfer_validate\" for hierarchy \"APB_UART:APB_UART_BLOCK\|transfer_validate:TRANSFER_VALID_BLOCK\"" {  } { { "APB_UART.sv" "TRANSFER_VALID_BLOCK" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/APB_UART.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733830834386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "custom_fsm_wr_rd APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK " "Elaborating entity \"custom_fsm_wr_rd\" for hierarchy \"APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\"" {  } { { "APB_UART.sv" "CUSTOM_FSM_WR_RD_BLOCK" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/APB_UART.sv" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733830834388 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "error_ctrl custom_fsm_wr_rd.sv(60) " "Verilog HDL Always Construct warning at custom_fsm_wr_rd.sv(60): variable \"error_ctrl\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733830834389 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "TXen custom_fsm_wr_rd.sv(61) " "Verilog HDL Always Construct warning at custom_fsm_wr_rd.sv(61): variable \"TXen\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733830834389 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RXen custom_fsm_wr_rd.sv(62) " "Verilog HDL Always Construct warning at custom_fsm_wr_rd.sv(62): variable \"RXen\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733830834389 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "custom_fsm_wr_rd.sv(64) " "Verilog HDL Case Statement warning at custom_fsm_wr_rd.sv(64): incomplete case statement has no default case item" {  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv" 64 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1733830834389 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "custom_fsm_wr_rd.sv(64) " "Verilog HDL Case Statement information at custom_fsm_wr_rd.sv(64): all case item expressions in this case statement are onehot" {  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv" 64 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1733830834389 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "error_ctrl custom_fsm_wr_rd.sv(53) " "Verilog HDL Always Construct warning at custom_fsm_wr_rd.sv(53): inferring latch(es) for variable \"error_ctrl\", which holds its previous value in one or more paths through the always construct" {  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1733830834389 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "TXen custom_fsm_wr_rd.sv(53) " "Verilog HDL Always Construct warning at custom_fsm_wr_rd.sv(53): inferring latch(es) for variable \"TXen\", which holds its previous value in one or more paths through the always construct" {  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1733830834389 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RXen custom_fsm_wr_rd.sv(53) " "Verilog HDL Always Construct warning at custom_fsm_wr_rd.sv(53): inferring latch(es) for variable \"RXen\", which holds its previous value in one or more paths through the always construct" {  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1733830834389 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state custom_fsm_wr_rd.sv(53) " "Verilog HDL Always Construct warning at custom_fsm_wr_rd.sv(53): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1733830834389 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.ERROR custom_fsm_wr_rd.sv(53) " "Inferred latch for \"next_state.ERROR\" at custom_fsm_wr_rd.sv(53)" {  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834389 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.WWAIT custom_fsm_wr_rd.sv(53) " "Inferred latch for \"next_state.WWAIT\" at custom_fsm_wr_rd.sv(53)" {  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834389 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.RWAIT custom_fsm_wr_rd.sv(53) " "Inferred latch for \"next_state.RWAIT\" at custom_fsm_wr_rd.sv(53)" {  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834389 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.READ custom_fsm_wr_rd.sv(53) " "Inferred latch for \"next_state.READ\" at custom_fsm_wr_rd.sv(53)" {  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834389 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.TRANS custom_fsm_wr_rd.sv(53) " "Inferred latch for \"next_state.TRANS\" at custom_fsm_wr_rd.sv(53)" {  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834389 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.IDLE custom_fsm_wr_rd.sv(53) " "Inferred latch for \"next_state.IDLE\" at custom_fsm_wr_rd.sv(53)" {  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834389 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RXen custom_fsm_wr_rd.sv(53) " "Inferred latch for \"RXen\" at custom_fsm_wr_rd.sv(53)" {  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834389 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TXen custom_fsm_wr_rd.sv(53) " "Inferred latch for \"TXen\" at custom_fsm_wr_rd.sv(53)" {  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834389 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error_ctrl custom_fsm_wr_rd.sv(53) " "Inferred latch for \"error_ctrl\" at custom_fsm_wr_rd.sv(53)" {  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834389 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BAUD_RATE_GENERATOR APB_UART:APB_UART_BLOCK\|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK " "Elaborating entity \"BAUD_RATE_GENERATOR\" for hierarchy \"APB_UART:APB_UART_BLOCK\|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK\"" {  } { { "APB_UART.sv" "BAUD_RATE_GENERATOR_BLOCK" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/APB_UART.sv" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733830834394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_fsm APB_UART:APB_UART_BLOCK\|tx_fsm:TX_FSM_BLOCK " "Elaborating entity \"tx_fsm\" for hierarchy \"APB_UART:APB_UART_BLOCK\|tx_fsm:TX_FSM_BLOCK\"" {  } { { "APB_UART.sv" "TX_FSM_BLOCK" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/APB_UART.sv" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733830834398 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "next_state tx_fsm.sv(91) " "Verilog HDL Always Construct warning at tx_fsm.sv(91): variable \"next_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "tx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/tx_fsm.sv" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733830834398 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state tx_fsm.sv(85) " "Verilog HDL Always Construct warning at tx_fsm.sv(85): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "tx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/tx_fsm.sv" 85 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1733830834399 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.ERROR tx_fsm.sv(85) " "Inferred latch for \"next_state.ERROR\" at tx_fsm.sv(85)" {  } { { "tx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/tx_fsm.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834400 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.STOP_1 tx_fsm.sv(85) " "Inferred latch for \"next_state.STOP_1\" at tx_fsm.sv(85)" {  } { { "tx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/tx_fsm.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834400 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.STOP_0 tx_fsm.sv(85) " "Inferred latch for \"next_state.STOP_0\" at tx_fsm.sv(85)" {  } { { "tx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/tx_fsm.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834400 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.PARITY tx_fsm.sv(85) " "Inferred latch for \"next_state.PARITY\" at tx_fsm.sv(85)" {  } { { "tx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/tx_fsm.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834400 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DATA7 tx_fsm.sv(85) " "Inferred latch for \"next_state.DATA7\" at tx_fsm.sv(85)" {  } { { "tx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/tx_fsm.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834401 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DATA6 tx_fsm.sv(85) " "Inferred latch for \"next_state.DATA6\" at tx_fsm.sv(85)" {  } { { "tx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/tx_fsm.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834401 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DATA5 tx_fsm.sv(85) " "Inferred latch for \"next_state.DATA5\" at tx_fsm.sv(85)" {  } { { "tx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/tx_fsm.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834401 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DATA4 tx_fsm.sv(85) " "Inferred latch for \"next_state.DATA4\" at tx_fsm.sv(85)" {  } { { "tx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/tx_fsm.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834401 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DATA3 tx_fsm.sv(85) " "Inferred latch for \"next_state.DATA3\" at tx_fsm.sv(85)" {  } { { "tx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/tx_fsm.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834401 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DATA2 tx_fsm.sv(85) " "Inferred latch for \"next_state.DATA2\" at tx_fsm.sv(85)" {  } { { "tx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/tx_fsm.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834401 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DATA1 tx_fsm.sv(85) " "Inferred latch for \"next_state.DATA1\" at tx_fsm.sv(85)" {  } { { "tx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/tx_fsm.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834401 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DATA0 tx_fsm.sv(85) " "Inferred latch for \"next_state.DATA0\" at tx_fsm.sv(85)" {  } { { "tx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/tx_fsm.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834401 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.START tx_fsm.sv(85) " "Inferred latch for \"next_state.START\" at tx_fsm.sv(85)" {  } { { "tx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/tx_fsm.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834401 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.IDLE tx_fsm.sv(85) " "Inferred latch for \"next_state.IDLE\" at tx_fsm.sv(85)" {  } { { "tx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/tx_fsm.sv" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834401 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF_8bit APB_UART:APB_UART_BLOCK\|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE " "Elaborating entity \"D_FF_8bit\" for hierarchy \"APB_UART:APB_UART_BLOCK\|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE\"" {  } { { "APB_UART.sv" "DFF_TEMPORARY_STORING_WRITE" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/APB_UART.sv" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733830834406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register_wr APB_UART:APB_UART_BLOCK\|shift_register_wr:SHIFT_REGISTER_TX_BLOCK " "Elaborating entity \"shift_register_wr\" for hierarchy \"APB_UART:APB_UART_BLOCK\|shift_register_wr:SHIFT_REGISTER_TX_BLOCK\"" {  } { { "APB_UART.sv" "SHIFT_REGISTER_TX_BLOCK" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/APB_UART.sv" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733830834409 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "shift_register_wr.sv(51) " "Verilog HDL Case Statement information at shift_register_wr.sv(51): all case item expressions in this case statement are onehot" {  } { { "shift_register_wr.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_wr.sv" 51 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1733830834410 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|shift_register_wr:SHIFT_REGISTER_TX_BLOCK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmit_FIFO APB_UART:APB_UART_BLOCK\|transmit_FIFO:TX_FIFO_BLOCK " "Elaborating entity \"transmit_FIFO\" for hierarchy \"APB_UART:APB_UART_BLOCK\|transmit_FIFO:TX_FIFO_BLOCK\"" {  } { { "APB_UART.sv" "TX_FIFO_BLOCK" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/APB_UART.sv" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733830834413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_start_bit_detect APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK " "Elaborating entity \"uart_start_bit_detect\" for hierarchy \"APB_UART:APB_UART_BLOCK\|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK\"" {  } { { "APB_UART.sv" "UART_START_BIT_DETECT_BLOCK" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/APB_UART.sv" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733830834436 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl_count_clock uart_start_bit_detect.sv(45) " "Verilog HDL or VHDL warning at uart_start_bit_detect.sv(45): object \"ctrl_count_clock\" assigned a value but never read" {  } { { "uart_start_bit_detect.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/uart_start_bit_detect.sv" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1733830834436 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter_clock_div2 uart_start_bit_detect.sv(51) " "Verilog HDL or VHDL warning at uart_start_bit_detect.sv(51): object \"counter_clock_div2\" assigned a value but never read" {  } { { "uart_start_bit_detect.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/uart_start_bit_detect.sv" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1733830834436 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "uart_start_bit_detect.sv(118) " "Verilog HDL Case Statement warning at uart_start_bit_detect.sv(118): case item expression covers a value already covered by a previous case item" {  } { { "uart_start_bit_detect.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/uart_start_bit_detect.sv" 118 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1733830834436 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "uart_start_bit_detect.sv(106) " "Verilog HDL Case Statement warning at uart_start_bit_detect.sv(106): incomplete case statement has no default case item" {  } { { "uart_start_bit_detect.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/uart_start_bit_detect.sv" 106 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1733830834436 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out uart_start_bit_detect.sv(185) " "Verilog HDL Always Construct warning at uart_start_bit_detect.sv(185): inferring latch(es) for variable \"data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_start_bit_detect.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/uart_start_bit_detect.sv" 185 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1733830834437 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] uart_start_bit_detect.sv(185) " "Inferred latch for \"data_out\[0\]\" at uart_start_bit_detect.sv(185)" {  } { { "uart_start_bit_detect.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/uart_start_bit_detect.sv" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834437 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] uart_start_bit_detect.sv(185) " "Inferred latch for \"data_out\[1\]\" at uart_start_bit_detect.sv(185)" {  } { { "uart_start_bit_detect.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/uart_start_bit_detect.sv" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834437 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] uart_start_bit_detect.sv(185) " "Inferred latch for \"data_out\[2\]\" at uart_start_bit_detect.sv(185)" {  } { { "uart_start_bit_detect.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/uart_start_bit_detect.sv" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834437 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] uart_start_bit_detect.sv(185) " "Inferred latch for \"data_out\[3\]\" at uart_start_bit_detect.sv(185)" {  } { { "uart_start_bit_detect.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/uart_start_bit_detect.sv" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834437 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] uart_start_bit_detect.sv(185) " "Inferred latch for \"data_out\[4\]\" at uart_start_bit_detect.sv(185)" {  } { { "uart_start_bit_detect.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/uart_start_bit_detect.sv" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834437 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] uart_start_bit_detect.sv(185) " "Inferred latch for \"data_out\[5\]\" at uart_start_bit_detect.sv(185)" {  } { { "uart_start_bit_detect.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/uart_start_bit_detect.sv" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834437 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] uart_start_bit_detect.sv(185) " "Inferred latch for \"data_out\[6\]\" at uart_start_bit_detect.sv(185)" {  } { { "uart_start_bit_detect.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/uart_start_bit_detect.sv" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834437 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] uart_start_bit_detect.sv(185) " "Inferred latch for \"data_out\[7\]\" at uart_start_bit_detect.sv(185)" {  } { { "uart_start_bit_detect.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/uart_start_bit_detect.sv" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834437 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] uart_start_bit_detect.sv(185) " "Inferred latch for \"data_out\[8\]\" at uart_start_bit_detect.sv(185)" {  } { { "uart_start_bit_detect.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/uart_start_bit_detect.sv" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834437 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] uart_start_bit_detect.sv(185) " "Inferred latch for \"data_out\[9\]\" at uart_start_bit_detect.sv(185)" {  } { { "uart_start_bit_detect.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/uart_start_bit_detect.sv" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834438 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] uart_start_bit_detect.sv(185) " "Inferred latch for \"data_out\[10\]\" at uart_start_bit_detect.sv(185)" {  } { { "uart_start_bit_detect.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/uart_start_bit_detect.sv" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834438 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] uart_start_bit_detect.sv(185) " "Inferred latch for \"data_out\[11\]\" at uart_start_bit_detect.sv(185)" {  } { { "uart_start_bit_detect.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/uart_start_bit_detect.sv" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834438 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receive_FIFO APB_UART:APB_UART_BLOCK\|receive_FIFO:RECEIVE_FIFO_BLOCK " "Elaborating entity \"receive_FIFO\" for hierarchy \"APB_UART:APB_UART_BLOCK\|receive_FIFO:RECEIVE_FIFO_BLOCK\"" {  } { { "APB_UART.sv" "RECEIVE_FIFO_BLOCK" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/APB_UART.sv" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733830834442 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fifo_rd receive_FIFO.sv(78) " "Verilog HDL Always Construct warning at receive_FIFO.sv(78): inferring latch(es) for variable \"fifo_rd\", which holds its previous value in one or more paths through the always construct" {  } { { "receive_FIFO.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/receive_FIFO.sv" 78 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1733830834442 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare_5bit APB_UART:APB_UART_BLOCK\|receive_FIFO:RECEIVE_FIFO_BLOCK\|compare_5bit:COMPARE_5BITS_BLOCK " "Elaborating entity \"compare_5bit\" for hierarchy \"APB_UART:APB_UART_BLOCK\|receive_FIFO:RECEIVE_FIFO_BLOCK\|compare_5bit:COMPARE_5BITS_BLOCK\"" {  } { { "receive_FIFO.sv" "COMPARE_5BITS_BLOCK" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/receive_FIFO.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733830834446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF_12bit APB_UART:APB_UART_BLOCK\|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE " "Elaborating entity \"D_FF_12bit\" for hierarchy \"APB_UART:APB_UART_BLOCK\|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE\"" {  } { { "APB_UART.sv" "D_FLIPFLOP_12BITS_FOR_TEMP_STORE" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/APB_UART.sv" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733830834450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_read_memory APB_UART:APB_UART_BLOCK\|fifo_read_memory:FIFO_READ_MEMORY_BLOCK " "Elaborating entity \"fifo_read_memory\" for hierarchy \"APB_UART:APB_UART_BLOCK\|fifo_read_memory:FIFO_READ_MEMORY_BLOCK\"" {  } { { "APB_UART.sv" "FIFO_READ_MEMORY_BLOCK" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/APB_UART.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733830834454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_fsm APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK " "Elaborating entity \"rx_fsm\" for hierarchy \"APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\"" {  } { { "APB_UART.sv" "RX_FSM_BLOCK" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/APB_UART.sv" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733830834478 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_is_legit rx_fsm.sv(45) " "Verilog HDL or VHDL warning at rx_fsm.sv(45): object \"data_is_legit\" assigned a value but never read" {  } { { "rx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1733830834479 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ctrl_rx_buffer rx_fsm.sv(101) " "Verilog HDL Always Construct warning at rx_fsm.sv(101): variable \"ctrl_rx_buffer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733830834479 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "next_state rx_fsm.sv(102) " "Verilog HDL Always Construct warning at rx_fsm.sv(102): variable \"next_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1733830834479 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ctrl_rx_buffer rx_fsm.sv(96) " "Verilog HDL Always Construct warning at rx_fsm.sv(96): inferring latch(es) for variable \"ctrl_rx_buffer\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv" 96 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1733830834480 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state rx_fsm.sv(96) " "Verilog HDL Always Construct warning at rx_fsm.sv(96): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "rx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv" 96 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1733830834480 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.ERROR rx_fsm.sv(96) " "Inferred latch for \"next_state.ERROR\" at rx_fsm.sv(96)" {  } { { "rx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834480 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.STOP_1 rx_fsm.sv(96) " "Inferred latch for \"next_state.STOP_1\" at rx_fsm.sv(96)" {  } { { "rx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834480 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.STOP_0 rx_fsm.sv(96) " "Inferred latch for \"next_state.STOP_0\" at rx_fsm.sv(96)" {  } { { "rx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834480 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.PARITY rx_fsm.sv(96) " "Inferred latch for \"next_state.PARITY\" at rx_fsm.sv(96)" {  } { { "rx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834480 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DATA_IS_8 rx_fsm.sv(96) " "Inferred latch for \"next_state.DATA_IS_8\" at rx_fsm.sv(96)" {  } { { "rx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834480 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DATA_IS_7 rx_fsm.sv(96) " "Inferred latch for \"next_state.DATA_IS_7\" at rx_fsm.sv(96)" {  } { { "rx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834481 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DATA_IS_6 rx_fsm.sv(96) " "Inferred latch for \"next_state.DATA_IS_6\" at rx_fsm.sv(96)" {  } { { "rx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834481 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DATA_IS_5 rx_fsm.sv(96) " "Inferred latch for \"next_state.DATA_IS_5\" at rx_fsm.sv(96)" {  } { { "rx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834481 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.START rx_fsm.sv(96) " "Inferred latch for \"next_state.START\" at rx_fsm.sv(96)" {  } { { "rx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834481 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.IDLE rx_fsm.sv(96) " "Inferred latch for \"next_state.IDLE\" at rx_fsm.sv(96)" {  } { { "rx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834481 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_rx_buffer rx_fsm.sv(96) " "Inferred latch for \"ctrl_rx_buffer\" at rx_fsm.sv(96)" {  } { { "rx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834481 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register_rd APB_UART:APB_UART_BLOCK\|shift_register_rd:SHIFT_REGISTER_BLOCK " "Elaborating entity \"shift_register_rd\" for hierarchy \"APB_UART:APB_UART_BLOCK\|shift_register_rd:SHIFT_REGISTER_BLOCK\"" {  } { { "APB_UART.sv" "SHIFT_REGISTER_BLOCK" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/APB_UART.sv" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733830834485 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_reg shift_register_rd.sv(50) " "Verilog HDL Always Construct warning at shift_register_rd.sv(50): inferring latch(es) for variable \"temp_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "shift_register_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_rd.sv" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1733830834486 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rx_out shift_register_rd.sv(128) " "Verilog HDL Always Construct warning at shift_register_rd.sv(128): inferring latch(es) for variable \"rx_out\", which holds its previous value in one or more paths through the always construct" {  } { { "shift_register_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_rd.sv" 128 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1733830834486 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_out\[0\] shift_register_rd.sv(135) " "Inferred latch for \"rx_out\[0\]\" at shift_register_rd.sv(135)" {  } { { "shift_register_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_rd.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834487 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_out\[1\] shift_register_rd.sv(135) " "Inferred latch for \"rx_out\[1\]\" at shift_register_rd.sv(135)" {  } { { "shift_register_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_rd.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834487 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_out\[2\] shift_register_rd.sv(135) " "Inferred latch for \"rx_out\[2\]\" at shift_register_rd.sv(135)" {  } { { "shift_register_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_rd.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834487 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_out\[3\] shift_register_rd.sv(135) " "Inferred latch for \"rx_out\[3\]\" at shift_register_rd.sv(135)" {  } { { "shift_register_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_rd.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834487 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_out\[4\] shift_register_rd.sv(135) " "Inferred latch for \"rx_out\[4\]\" at shift_register_rd.sv(135)" {  } { { "shift_register_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_rd.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834487 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_out\[5\] shift_register_rd.sv(135) " "Inferred latch for \"rx_out\[5\]\" at shift_register_rd.sv(135)" {  } { { "shift_register_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_rd.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834487 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_out\[6\] shift_register_rd.sv(135) " "Inferred latch for \"rx_out\[6\]\" at shift_register_rd.sv(135)" {  } { { "shift_register_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_rd.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834487 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_out\[7\] shift_register_rd.sv(135) " "Inferred latch for \"rx_out\[7\]\" at shift_register_rd.sv(135)" {  } { { "shift_register_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_rd.sv" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834487 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_reg\[0\] shift_register_rd.sv(50) " "Inferred latch for \"temp_reg\[0\]\" at shift_register_rd.sv(50)" {  } { { "shift_register_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_rd.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834487 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_reg\[1\] shift_register_rd.sv(50) " "Inferred latch for \"temp_reg\[1\]\" at shift_register_rd.sv(50)" {  } { { "shift_register_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_rd.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834487 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_reg\[2\] shift_register_rd.sv(50) " "Inferred latch for \"temp_reg\[2\]\" at shift_register_rd.sv(50)" {  } { { "shift_register_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_rd.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834487 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_reg\[3\] shift_register_rd.sv(50) " "Inferred latch for \"temp_reg\[3\]\" at shift_register_rd.sv(50)" {  } { { "shift_register_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_rd.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834487 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_reg\[4\] shift_register_rd.sv(50) " "Inferred latch for \"temp_reg\[4\]\" at shift_register_rd.sv(50)" {  } { { "shift_register_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_rd.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834487 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_reg\[5\] shift_register_rd.sv(50) " "Inferred latch for \"temp_reg\[5\]\" at shift_register_rd.sv(50)" {  } { { "shift_register_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_rd.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834487 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_reg\[6\] shift_register_rd.sv(50) " "Inferred latch for \"temp_reg\[6\]\" at shift_register_rd.sv(50)" {  } { { "shift_register_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_rd.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834487 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_reg\[7\] shift_register_rd.sv(50) " "Inferred latch for \"temp_reg\[7\]\" at shift_register_rd.sv(50)" {  } { { "shift_register_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_rd.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1733830834487 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "APB_UART:APB_UART_BLOCK\|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK\|baud_tick " "Found clock multiplexer APB_UART:APB_UART_BLOCK\|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK\|baud_tick" {  } { { "BAUD_RATE_GENERATOR.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/BAUD_RATE_GENERATOR.sv" 18 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1733830834680 "|AHB_APB_UART|APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|baud_tick"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1733830834680 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|next_state.DATA_IS_7_488 " "LATCH primitive \"APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|next_state.DATA_IS_7_488\" is permanently enabled" {  } { { "rx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv" 96 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1733830834683 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|next_state.DATA_IS_6_508 " "LATCH primitive \"APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|next_state.DATA_IS_6_508\" is permanently enabled" {  } { { "rx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv" 96 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1733830834683 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|next_state.DATA_IS_5_528 " "LATCH primitive \"APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|next_state.DATA_IS_5_528\" is permanently enabled" {  } { { "rx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv" 96 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1733830834683 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|next_state.STOP_0_428 " "LATCH primitive \"APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|next_state.STOP_0_428\" is permanently enabled" {  } { { "rx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv" 96 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1733830834683 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|next_state.PARITY_448 " "LATCH primitive \"APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|next_state.PARITY_448\" is permanently enabled" {  } { { "rx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv" 96 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1733830834683 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|next_state.DATA_IS_8_468 " "LATCH primitive \"APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|next_state.DATA_IS_8_468\" is permanently enabled" {  } { { "rx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv" 96 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1733830834683 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|next_state.START_548 " "LATCH primitive \"APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|next_state.START_548\" is permanently enabled" {  } { { "rx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv" 96 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1733830834683 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|next_state.IDLE_568 " "LATCH primitive \"APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|next_state.IDLE_568\" is permanently enabled" {  } { { "rx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv" 96 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1733830834683 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|next_state.STOP_1_408 " "LATCH primitive \"APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|next_state.STOP_1_408\" is permanently enabled" {  } { { "rx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv" 96 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1733830834683 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|next_state.ERROR_388 " "LATCH primitive \"APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|next_state.ERROR_388\" is permanently enabled" {  } { { "rx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv" 96 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1733830834683 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1733830835178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|TXen " "Latch APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|TXen has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.IDLE " "Ports D and ENA on the latch are fed by the same signal APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.IDLE" {  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1733830835199 ""}  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1733830835199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|RXen " "Latch APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|RXen has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.IDLE " "Ports D and ENA on the latch are fed by the same signal APB_UART:APB_UART_BLOCK\|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK\|present_state.IDLE" {  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1733830835199 ""}  } { { "custom_fsm_wr_rd.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1733830835199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|ctrl_rx_buffer " "Latch APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|ctrl_rx_buffer has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.START " "Ports D and ENA on the latch are fed by the same signal APB_UART:APB_UART_BLOCK\|rx_fsm:RX_FSM_BLOCK\|present_state.START" {  } { { "rx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1733830835199 ""}  } { { "rx_fsm.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv" 33 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1733830835199 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HRESP\[1\] GND " "Pin \"HRESP\[1\]\" is stuck at GND" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733830835345 "|AHB_APB_UART|HRESP[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HRDATA\[8\] GND " "Pin \"HRDATA\[8\]\" is stuck at GND" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733830835345 "|AHB_APB_UART|HRDATA[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HRDATA\[9\] GND " "Pin \"HRDATA\[9\]\" is stuck at GND" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733830835345 "|AHB_APB_UART|HRDATA[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HRDATA\[10\] GND " "Pin \"HRDATA\[10\]\" is stuck at GND" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733830835345 "|AHB_APB_UART|HRDATA[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HRDATA\[11\] GND " "Pin \"HRDATA\[11\]\" is stuck at GND" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733830835345 "|AHB_APB_UART|HRDATA[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HRDATA\[12\] GND " "Pin \"HRDATA\[12\]\" is stuck at GND" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733830835345 "|AHB_APB_UART|HRDATA[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HRDATA\[13\] GND " "Pin \"HRDATA\[13\]\" is stuck at GND" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733830835345 "|AHB_APB_UART|HRDATA[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HRDATA\[14\] GND " "Pin \"HRDATA\[14\]\" is stuck at GND" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733830835345 "|AHB_APB_UART|HRDATA[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HRDATA\[15\] GND " "Pin \"HRDATA\[15\]\" is stuck at GND" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733830835345 "|AHB_APB_UART|HRDATA[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HRDATA\[16\] GND " "Pin \"HRDATA\[16\]\" is stuck at GND" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733830835345 "|AHB_APB_UART|HRDATA[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HRDATA\[17\] GND " "Pin \"HRDATA\[17\]\" is stuck at GND" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733830835345 "|AHB_APB_UART|HRDATA[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HRDATA\[18\] GND " "Pin \"HRDATA\[18\]\" is stuck at GND" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733830835345 "|AHB_APB_UART|HRDATA[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HRDATA\[19\] GND " "Pin \"HRDATA\[19\]\" is stuck at GND" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733830835345 "|AHB_APB_UART|HRDATA[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HRDATA\[20\] GND " "Pin \"HRDATA\[20\]\" is stuck at GND" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733830835345 "|AHB_APB_UART|HRDATA[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HRDATA\[21\] GND " "Pin \"HRDATA\[21\]\" is stuck at GND" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733830835345 "|AHB_APB_UART|HRDATA[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HRDATA\[22\] GND " "Pin \"HRDATA\[22\]\" is stuck at GND" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733830835345 "|AHB_APB_UART|HRDATA[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HRDATA\[23\] GND " "Pin \"HRDATA\[23\]\" is stuck at GND" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733830835345 "|AHB_APB_UART|HRDATA[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HRDATA\[24\] GND " "Pin \"HRDATA\[24\]\" is stuck at GND" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733830835345 "|AHB_APB_UART|HRDATA[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HRDATA\[25\] GND " "Pin \"HRDATA\[25\]\" is stuck at GND" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733830835345 "|AHB_APB_UART|HRDATA[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HRDATA\[26\] GND " "Pin \"HRDATA\[26\]\" is stuck at GND" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733830835345 "|AHB_APB_UART|HRDATA[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HRDATA\[27\] GND " "Pin \"HRDATA\[27\]\" is stuck at GND" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733830835345 "|AHB_APB_UART|HRDATA[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HRDATA\[28\] GND " "Pin \"HRDATA\[28\]\" is stuck at GND" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733830835345 "|AHB_APB_UART|HRDATA[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HRDATA\[29\] GND " "Pin \"HRDATA\[29\]\" is stuck at GND" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733830835345 "|AHB_APB_UART|HRDATA[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HRDATA\[30\] GND " "Pin \"HRDATA\[30\]\" is stuck at GND" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733830835345 "|AHB_APB_UART|HRDATA[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HRDATA\[31\] GND " "Pin \"HRDATA\[31\]\" is stuck at GND" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733830835345 "|AHB_APB_UART|HRDATA[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_ERROR_FLAG\[2\] GND " "Pin \"UART_ERROR_FLAG\[2\]\" is stuck at GND" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733830835345 "|AHB_APB_UART|UART_ERROR_FLAG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_ERROR_FLAG\[3\] GND " "Pin \"UART_ERROR_FLAG\[3\]\" is stuck at GND" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733830835345 "|AHB_APB_UART|UART_ERROR_FLAG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_ERROR_FLAG\[6\] GND " "Pin \"UART_ERROR_FLAG\[6\]\" is stuck at GND" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1733830835345 "|AHB_APB_UART|UART_ERROR_FLAG[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1733830835345 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1733830835444 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1733830835649 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/24h/Desktop/HK241/Capstone_Project_3/output_files/Thesis_Project.map.smsg " "Generated suppressed messages file C:/Users/24h/Desktop/HK241/Capstone_Project_3/output_files/Thesis_Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1733830835718 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1733830835946 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733830835946 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "56 " "Design contains 56 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSIZES\[0\] " "No output dependent on input pin \"HSIZES\[0\]\"" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733830836270 "|AHB_APB_UART|HSIZES[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSIZES\[1\] " "No output dependent on input pin \"HSIZES\[1\]\"" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733830836270 "|AHB_APB_UART|HSIZES[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HWDATA\[8\] " "No output dependent on input pin \"HWDATA\[8\]\"" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733830836270 "|AHB_APB_UART|HWDATA[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HWDATA\[9\] " "No output dependent on input pin \"HWDATA\[9\]\"" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733830836270 "|AHB_APB_UART|HWDATA[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HWDATA\[10\] " "No output dependent on input pin \"HWDATA\[10\]\"" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733830836270 "|AHB_APB_UART|HWDATA[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HWDATA\[11\] " "No output dependent on input pin \"HWDATA\[11\]\"" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733830836270 "|AHB_APB_UART|HWDATA[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HWDATA\[12\] " "No output dependent on input pin \"HWDATA\[12\]\"" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733830836270 "|AHB_APB_UART|HWDATA[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HWDATA\[13\] " "No output dependent on input pin \"HWDATA\[13\]\"" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733830836270 "|AHB_APB_UART|HWDATA[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HWDATA\[14\] " "No output dependent on input pin \"HWDATA\[14\]\"" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733830836270 "|AHB_APB_UART|HWDATA[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HWDATA\[15\] " "No output dependent on input pin \"HWDATA\[15\]\"" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733830836270 "|AHB_APB_UART|HWDATA[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HWDATA\[16\] " "No output dependent on input pin \"HWDATA\[16\]\"" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733830836270 "|AHB_APB_UART|HWDATA[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HWDATA\[17\] " "No output dependent on input pin \"HWDATA\[17\]\"" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733830836270 "|AHB_APB_UART|HWDATA[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HWDATA\[18\] " "No output dependent on input pin \"HWDATA\[18\]\"" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733830836270 "|AHB_APB_UART|HWDATA[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HWDATA\[19\] " "No output dependent on input pin \"HWDATA\[19\]\"" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733830836270 "|AHB_APB_UART|HWDATA[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HWDATA\[20\] " "No output dependent on input pin \"HWDATA\[20\]\"" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733830836270 "|AHB_APB_UART|HWDATA[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HWDATA\[21\] " "No output dependent on input pin \"HWDATA\[21\]\"" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733830836270 "|AHB_APB_UART|HWDATA[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HWDATA\[22\] " "No output dependent on input pin \"HWDATA\[22\]\"" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733830836270 "|AHB_APB_UART|HWDATA[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HWDATA\[23\] " "No output dependent on input pin \"HWDATA\[23\]\"" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733830836270 "|AHB_APB_UART|HWDATA[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HWDATA\[24\] " "No output dependent on input pin \"HWDATA\[24\]\"" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733830836270 "|AHB_APB_UART|HWDATA[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HWDATA\[25\] " "No output dependent on input pin \"HWDATA\[25\]\"" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733830836270 "|AHB_APB_UART|HWDATA[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HWDATA\[26\] " "No output dependent on input pin \"HWDATA\[26\]\"" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733830836270 "|AHB_APB_UART|HWDATA[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HWDATA\[27\] " "No output dependent on input pin \"HWDATA\[27\]\"" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733830836270 "|AHB_APB_UART|HWDATA[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HWDATA\[28\] " "No output dependent on input pin \"HWDATA\[28\]\"" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733830836270 "|AHB_APB_UART|HWDATA[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HWDATA\[29\] " "No output dependent on input pin \"HWDATA\[29\]\"" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733830836270 "|AHB_APB_UART|HWDATA[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HWDATA\[30\] " "No output dependent on input pin \"HWDATA\[30\]\"" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733830836270 "|AHB_APB_UART|HWDATA[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HWDATA\[31\] " "No output dependent on input pin \"HWDATA\[31\]\"" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733830836270 "|AHB_APB_UART|HWDATA[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "desired_baud_rate\[0\] " "No output dependent on input pin \"desired_baud_rate\[0\]\"" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733830836270 "|AHB_APB_UART|desired_baud_rate[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "desired_baud_rate\[1\] " "No output dependent on input pin \"desired_baud_rate\[1\]\"" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733830836270 "|AHB_APB_UART|desired_baud_rate[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "desired_baud_rate\[2\] " "No output dependent on input pin \"desired_baud_rate\[2\]\"" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733830836270 "|AHB_APB_UART|desired_baud_rate[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "desired_baud_rate\[3\] " "No output dependent on input pin \"desired_baud_rate\[3\]\"" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733830836270 "|AHB_APB_UART|desired_baud_rate[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "desired_baud_rate\[4\] " "No output dependent on input pin \"desired_baud_rate\[4\]\"" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733830836270 "|AHB_APB_UART|desired_baud_rate[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "desired_baud_rate\[5\] " "No output dependent on input pin \"desired_baud_rate\[5\]\"" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733830836270 "|AHB_APB_UART|desired_baud_rate[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "desired_baud_rate\[6\] " "No output dependent on input pin \"desired_baud_rate\[6\]\"" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733830836270 "|AHB_APB_UART|desired_baud_rate[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "desired_baud_rate\[7\] " "No output dependent on input pin \"desired_baud_rate\[7\]\"" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733830836270 "|AHB_APB_UART|desired_baud_rate[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "desired_baud_rate\[8\] " "No output dependent on input pin \"desired_baud_rate\[8\]\"" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733830836270 "|AHB_APB_UART|desired_baud_rate[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "desired_baud_rate\[9\] " "No output dependent on input pin \"desired_baud_rate\[9\]\"" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733830836270 "|AHB_APB_UART|desired_baud_rate[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "desired_baud_rate\[10\] " "No output dependent on input pin \"desired_baud_rate\[10\]\"" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733830836270 "|AHB_APB_UART|desired_baud_rate[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "desired_baud_rate\[11\] " "No output dependent on input pin \"desired_baud_rate\[11\]\"" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733830836270 "|AHB_APB_UART|desired_baud_rate[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "desired_baud_rate\[12\] " "No output dependent on input pin \"desired_baud_rate\[12\]\"" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733830836270 "|AHB_APB_UART|desired_baud_rate[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "desired_baud_rate\[13\] " "No output dependent on input pin \"desired_baud_rate\[13\]\"" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733830836270 "|AHB_APB_UART|desired_baud_rate[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "desired_baud_rate\[14\] " "No output dependent on input pin \"desired_baud_rate\[14\]\"" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733830836270 "|AHB_APB_UART|desired_baud_rate[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "desired_baud_rate\[15\] " "No output dependent on input pin \"desired_baud_rate\[15\]\"" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733830836270 "|AHB_APB_UART|desired_baud_rate[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "desired_baud_rate\[16\] " "No output dependent on input pin \"desired_baud_rate\[16\]\"" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733830836270 "|AHB_APB_UART|desired_baud_rate[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "desired_baud_rate\[17\] " "No output dependent on input pin \"desired_baud_rate\[17\]\"" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733830836270 "|AHB_APB_UART|desired_baud_rate[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "desired_baud_rate\[18\] " "No output dependent on input pin \"desired_baud_rate\[18\]\"" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733830836270 "|AHB_APB_UART|desired_baud_rate[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "desired_baud_rate\[19\] " "No output dependent on input pin \"desired_baud_rate\[19\]\"" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733830836270 "|AHB_APB_UART|desired_baud_rate[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_i\[0\] " "No output dependent on input pin \"ctrl_i\[0\]\"" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733830836270 "|AHB_APB_UART|ctrl_i[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_i\[1\] " "No output dependent on input pin \"ctrl_i\[1\]\"" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733830836270 "|AHB_APB_UART|ctrl_i[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_i\[2\] " "No output dependent on input pin \"ctrl_i\[2\]\"" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733830836270 "|AHB_APB_UART|ctrl_i[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_i\[3\] " "No output dependent on input pin \"ctrl_i\[3\]\"" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733830836270 "|AHB_APB_UART|ctrl_i[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_i\[4\] " "No output dependent on input pin \"ctrl_i\[4\]\"" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733830836270 "|AHB_APB_UART|ctrl_i[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_i\[5\] " "No output dependent on input pin \"ctrl_i\[5\]\"" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733830836270 "|AHB_APB_UART|ctrl_i[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_i\[6\] " "No output dependent on input pin \"ctrl_i\[6\]\"" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733830836270 "|AHB_APB_UART|ctrl_i[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "state_isr\[0\] " "No output dependent on input pin \"state_isr\[0\]\"" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733830836270 "|AHB_APB_UART|state_isr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "state_isr\[1\] " "No output dependent on input pin \"state_isr\[1\]\"" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733830836270 "|AHB_APB_UART|state_isr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HTRANS\[0\] " "No output dependent on input pin \"HTRANS\[0\]\"" {  } { { "AHB_APB_UART.sv" "" { Text "C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733830836270 "|AHB_APB_UART|HTRANS[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1733830836270 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1495 " "Implemented 1495 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "88 " "Implemented 88 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1733830836273 ""} { "Info" "ICUT_CUT_TM_OPINS" "91 " "Implemented 91 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1733830836273 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1316 " "Implemented 1316 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1733830836273 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1733830836273 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 145 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 145 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4659 " "Peak virtual memory: 4659 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733830836292 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 10 18:40:36 2024 " "Processing ended: Tue Dec 10 18:40:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733830836292 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733830836292 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733830836292 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733830836292 ""}
