/* FE Release Version: 2.4.24 */
/*
 *      CONFIDENTIAL AND PROPRIETARY SOFTWARE OF ARM PHYSICAL IP, INC.
 *     
 *      Copyright (c) 1993 - 2022 ARM Physical IP, Inc.  All Rights Reserved.
 *     
 *      Use of this Software is subject to the terms and conditions of the
 *      applicable license agreement with ARM Physical IP, Inc.
 *      In addition, this Software is protected by patents, copyright law 
 *      and international treaties.
 *     
 *      The copyright notice(s) in this Software does not indicate actual or
 *      intended publication of this Software.
 *
 *      Synopsys model for Synchronous Single-Port Ram
 *
 *       Instance Name:              dmem_sram
 *       Words:                      8192
 *       Bits:                       32
 *       Mux:                        16
 *       Drive:                      6
 *       Write Mask:                 On
 *       Write Thru:                 On
 *       Extra Margin Adjustment:    On
 *       Redundant Rows:             0
 *       Redundant Columns:          0
 *       Test Muxes                  Off
 *       Power Gating:               Off
 *       Retention:                  On
 *       Pipeline:                   Off
 *       Weak Bit Test:	        Off
 *       Read Disturb Test:	        Off
 *       
 *       Creation Date:  Wed Mar 30 21:30:10 2022
 *       Version: 	r0p0-00eac0
 *
 *      Verified With: Synopsys Primetime, Cadence Encounter Timing System,
 *                     Magma Talus, Synopsys Design Compiler, Cadence RTL Compiler.
 *
 *      Modeling Assumptions: This library contains a black box description
 *          for a memory element.  At the library level, a default_max_transition
 *          constraint is set to the maximum characterized input slew.  Each
 *          output has a max_capacitance constraint set to the highest characterized
 *          output load.  These two constraints force Design Compiler to synthesize
 *          circuits that operate within the characterization space.  The user can
 *          tighten these constraints, if desired.  When writing SDF from Synopsys 
 *          Design Compiler or Synopsys Primetime, use the version 3.0 or 2.1 option.
 *          This ensures the SDF will annotate to simulation models provided with this
 *          generator.
 *
 *      Modeling Limitations: 
 *          Due to limitations of the .lib format, some data reduction was necessary.
 *          When reducing data, minimum values were chosen for the fast case corner
 *          and maximum values were used for the typical and best case corners.  It
 *          is recommended that critical timing and setup and hold times be checked 
 *          at all corners.
 *
 *      Known Bugs: None.
 *
 *      Known Work Arounds: N/A
 *
 */

library(USERLIB_nldm_tt_1p00v_1p00v_25c) {
  delay_model         : table_lookup;
  library_features(report_delay_calculation);
  revision            : 1.1;        
  date                : "Wed Mar 30 21:30:10 2022";
  comment             : "Copyright (c) 1993 - 2022 ARM Physical IP, Inc.  All Rights Reserved.";

  /* unit attributes */
  time_unit           : "1ns";
  voltage_unit        : "1V";
  current_unit        : "1mA";
  leakage_power_unit  : "1mW";
  nom_process         : 1;
  nom_temperature     : 25.000;
  nom_voltage         : 1.000;
  capacitive_load_unit(1,pf);
  pulling_resistance_unit       : "1kohm";

  /* default attributes */
  default_cell_leakage_power    : 0;
  default_fanout_load           : 1;
  default_inout_pin_cap         : 0.005;
  default_input_pin_cap         : 0.005;
  default_output_pin_cap        : 0.0;
  default_max_transition        : 1;

  /* threshold definitions */
  default_leakage_power_density : 0.0;
  slew_derate_from_library      : 1.000;
  slew_lower_threshold_pct_fall : 10.000;
  slew_upper_threshold_pct_fall : 90.000;
  slew_lower_threshold_pct_rise : 10.000;
  slew_upper_threshold_pct_rise : 90.000;
  input_threshold_pct_fall      : 50.000;
  input_threshold_pct_rise      : 50.000;
  output_threshold_pct_fall     : 50.000;
  output_threshold_pct_rise     : 50.000;

  /* k-factors */
  k_process_cell_fall           : 1;
  k_process_cell_leakage_power  : 0;
  k_process_cell_rise           : 1;
  k_process_fall_transition     : 1;
  k_process_hold_fall           : 1;
  k_process_hold_rise           : 1;
  k_process_internal_power      : 0;
  k_process_min_pulse_width_high : 1;
  k_process_min_pulse_width_low : 1;
  k_process_pin_cap             : 0;
  k_process_recovery_fall       : 1;
  k_process_recovery_rise       : 1;
  k_process_rise_transition     : 1;
  k_process_setup_fall          : 1;
  k_process_setup_rise          : 1;
  k_process_wire_cap            : 0;
  k_process_wire_res            : 0;
  k_temp_cell_fall              : 0.000;
  k_temp_cell_rise              : 0.000;
  k_temp_hold_fall              : 0.000;
  k_temp_hold_rise              : 0.000;
  k_temp_min_pulse_width_high   : 0.000;
  k_temp_min_pulse_width_low    : 0.000;
  k_temp_min_period             : 0.000;
  k_temp_rise_propagation       : 0.000;
  k_temp_fall_propagation       : 0.000;
  k_temp_rise_transition        : 0.0;
  k_temp_fall_transition        : 0.0;
  k_temp_recovery_fall          : 0.000;
  k_temp_recovery_rise          : 0.000;
  k_temp_setup_fall             : 0.000;
  k_temp_setup_rise             : 0.000;
  k_volt_cell_fall              : 0.000;
  k_volt_cell_rise              : 0.000;
  k_volt_hold_fall              : 0.000;
  k_volt_hold_rise              : 0.000;
  k_volt_min_pulse_width_high   : 0.000;
  k_volt_min_pulse_width_low    : 0.000;
  k_volt_min_period             : 0.000;
  k_volt_rise_propagation       : 0.000;
  k_volt_fall_propagation       : 0.000;
  k_volt_rise_transition        : 0.0;
  k_volt_fall_transition        : 0.0;
  k_volt_recovery_fall          : 0.000;
  k_volt_recovery_rise          : 0.000;
  k_volt_setup_fall             : 0.000;
  k_volt_setup_rise             : 0.000;

  /* operation conditions */
  voltage_map (VDDCE, 1);
  voltage_map (VDDPE, 1);
  voltage_map (VSSE, 0);
  operating_conditions(tt_1p00v_1p00v_25c) {
    process      : 1;
    temperature  : 25.000;
    voltage      : 1.000;
    tree_type    : balanced_tree;
  }
  default_operating_conditions : tt_1p00v_1p00v_25c;

  /* wire-loads */
  wire_load("sample") {
    resistance   : 1.6e-05;
    capacitance  : 0.0002;
    area         : 1.7;
    slope        : 500;
    fanout_length(1,500);
  }

  /* templates */ 
  define ("peak_current", "cell", "float");
  lu_table_template(dmem_sram_bist_mux_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(dmem_sram_mux_mem_out_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(dmem_sram_mem_out_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(dmem_sram_bist_mux_slew_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(dmem_sram_mem_out_slew_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(dmem_sram_clk_setup_constraint_template) {
    variable_1 : related_pin_transition;
    variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(dmem_sram_constraint_template) {
     variable_1 : related_pin_transition;
     variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(dmem_sram_energy_template_clkslew_load) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(dmem_sram_energy_template_sigslew_load) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(dmem_sram_energy_template_load) {
    variable_1 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(dmem_sram_energy_template_clkslew) {
    variable_1 : input_transition_time;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(dmem_sram_energy_template_sigslew) {
    variable_1 : input_transition_time;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  type (dmem_sram_DATA) {
    base_type : array ;
    data_type : bit ;
    bit_width : 32;
    bit_from : 31;
    bit_to : 0 ;
    downto : true ;
  }
  type (dmem_sram_UPM) {
    base_type : array ;
    data_type : bit ;
    bit_width : 3;
    bit_from : 2;
    bit_to : 0 ;
    downto : true ;
  }
  type (dmem_sram_ADDRESS) {
    base_type : array ;
    data_type : bit ;
    bit_width : 13;
    bit_from : 12;
    bit_to : 0 ;
    downto : true ;
  }
  type (dmem_sram_WRITE) {
    base_type : array ;
    data_type : bit ;
    bit_width : 4;
    bit_from : 3;
    bit_to : 0 ;
    downto : true ;
  }
  cell(dmem_sram) {
    area : 218777.539350;
    dont_use : TRUE;
    dont_touch : TRUE;
    interface_timing : TRUE;
    power_gating_cell : "mtcmos";
    memory() {
      type : ram;
      address_width : 13;
      word_width : 32;
    }
    bus(Q) {
      bus_type : dmem_sram_DATA;
      memory_read() {
        address : A;
      }
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : output;
      max_capacitance : 0.750000;
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(!EMA[2]) & (!EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA[2]== 1'b0 && EMA[1]== 1'b0 && EMA[0]== 1'b0";
         cell_rise(dmem_sram_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.855731, 0.861580, 0.870937, 0.888481, 0.927469, 0.997647, 1.145801", \
             "0.856575, 0.862423, 0.871780, 0.889325, 0.928313, 0.998491, 1.146645", \
             "0.857516, 0.863364, 0.872721, 0.890265, 0.929253, 0.999432, 1.147586", \
             "0.859430, 0.865278, 0.874635, 0.892179, 0.931167, 1.001346, 1.149500", \
             "0.865074, 0.870922, 0.880279, 0.897824, 0.936812, 1.006990, 1.155144", \
             "0.874482, 0.880330, 0.889687, 0.907232, 0.946220, 1.016398, 1.164552", \
             "0.886841, 0.892690, 0.902047, 0.919591, 0.958579, 1.028757, 1.176911" \
           );
         }
         rise_transition(dmem_sram_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.019170, 0.031928, 0.052598, 0.092535, 0.183252, 0.349554, 0.702087", \
             "0.018969, 0.031964, 0.052530, 0.092364, 0.183598, 0.349449, 0.702347", \
             "0.019014, 0.031906, 0.052519, 0.092671, 0.183314, 0.349554, 0.702084", \
             "0.019120, 0.031833, 0.052628, 0.092493, 0.182961, 0.349417, 0.701200", \
             "0.019095, 0.032061, 0.052680, 0.092454, 0.183130, 0.349097, 0.702047", \
             "0.018973, 0.031810, 0.052662, 0.092568, 0.183332, 0.349129, 0.700103", \
             "0.019084, 0.031933, 0.052623, 0.092377, 0.183439, 0.349019, 0.701151" \
           );
         }
         cell_fall(dmem_sram_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.853071, 0.856798, 0.862761, 0.873942, 0.898789, 0.943514, 1.037932", \
             "0.853915, 0.857642, 0.863605, 0.874786, 0.899633, 0.944357, 1.038776", \
             "0.854855, 0.858582, 0.864546, 0.875727, 0.900574, 0.945298, 1.039716", \
             "0.856769, 0.860496, 0.866460, 0.877641, 0.902488, 0.947212, 1.041630", \
             "0.862414, 0.866141, 0.872104, 0.883285, 0.908132, 0.952857, 1.047275", \
             "0.871821, 0.875548, 0.881512, 0.892693, 0.917540, 0.962264, 1.056682", \
             "0.884181, 0.887908, 0.893871, 0.905052, 0.929899, 0.974624, 1.069042" \
           );
         }
         fall_transition(dmem_sram_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.015241, 0.023314, 0.035361, 0.057033, 0.106741, 0.197992, 0.390774", \
             "0.015191, 0.023321, 0.035329, 0.057251, 0.106687, 0.197771, 0.391315", \
             "0.015197, 0.023288, 0.035281, 0.057229, 0.106526, 0.197799, 0.390571", \
             "0.015250, 0.023496, 0.035338, 0.057038, 0.106449, 0.197663, 0.391576", \
             "0.015213, 0.023331, 0.035355, 0.057179, 0.106513, 0.197764, 0.391252", \
             "0.015211, 0.023312, 0.035272, 0.057201, 0.106503, 0.197765, 0.390713", \
             "0.015184, 0.023329, 0.035380, 0.057191, 0.106457, 0.197704, 0.390904" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(!EMA[2]) & (!EMA[1]) & (EMA[0])";
        sdf_cond : "EMA[2]== 1'b0 && EMA[1]== 1'b0 && EMA[0]== 1'b1";
         cell_rise(dmem_sram_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.911121, 0.916969, 0.926326, 0.943871, 0.982858, 1.053037, 1.201191", \
             "0.911964, 0.917812, 0.927169, 0.944714, 0.983702, 1.053880, 1.202034", \
             "0.912905, 0.918753, 0.928110, 0.945655, 0.984643, 1.054821, 1.202975", \
             "0.914819, 0.920667, 0.930024, 0.947569, 0.986557, 1.056735, 1.204889", \
             "0.920463, 0.926312, 0.935669, 0.953213, 0.992201, 1.062379, 1.210533", \
             "0.929871, 0.935719, 0.945076, 0.962621, 1.001609, 1.071787, 1.219941", \
             "0.942231, 0.948079, 0.957436, 0.974981, 1.013968, 1.084147, 1.232301" \
           );
         }
         rise_transition(dmem_sram_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.019170, 0.031928, 0.052598, 0.092535, 0.183252, 0.349554, 0.702087", \
             "0.018969, 0.031964, 0.052530, 0.092364, 0.183598, 0.349449, 0.702347", \
             "0.019014, 0.031906, 0.052519, 0.092671, 0.183314, 0.349554, 0.702084", \
             "0.019120, 0.031833, 0.052628, 0.092493, 0.182961, 0.349417, 0.701200", \
             "0.019095, 0.032061, 0.052680, 0.092454, 0.183130, 0.349097, 0.702047", \
             "0.018973, 0.031810, 0.052662, 0.092568, 0.183332, 0.349129, 0.700103", \
             "0.019084, 0.031933, 0.052623, 0.092377, 0.183439, 0.349019, 0.701151" \
           );
         }
         cell_fall(dmem_sram_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.908460, 0.912187, 0.918151, 0.929332, 0.954179, 0.998903, 1.093321", \
             "0.909304, 0.913031, 0.918994, 0.930175, 0.955022, 0.999747, 1.094165", \
             "0.910245, 0.913972, 0.919935, 0.931116, 0.955963, 1.000687, 1.095106", \
             "0.912159, 0.915886, 0.921849, 0.933030, 0.957877, 1.002601, 1.097020", \
             "0.917803, 0.921530, 0.927493, 0.938675, 0.963521, 1.008246, 1.102664", \
             "0.927211, 0.930938, 0.936901, 0.948082, 0.972929, 1.017653, 1.112072", \
             "0.939570, 0.943297, 0.949261, 0.960442, 0.985289, 1.030013, 1.124431" \
           );
         }
         fall_transition(dmem_sram_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.015241, 0.023314, 0.035361, 0.057033, 0.106741, 0.197992, 0.390774", \
             "0.015191, 0.023321, 0.035329, 0.057251, 0.106687, 0.197771, 0.391315", \
             "0.015197, 0.023288, 0.035281, 0.057229, 0.106526, 0.197799, 0.390571", \
             "0.015250, 0.023496, 0.035338, 0.057038, 0.106449, 0.197663, 0.391576", \
             "0.015213, 0.023331, 0.035355, 0.057179, 0.106513, 0.197764, 0.391252", \
             "0.015211, 0.023312, 0.035272, 0.057201, 0.106503, 0.197765, 0.390713", \
             "0.015184, 0.023329, 0.035380, 0.057191, 0.106457, 0.197704, 0.390904" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(!EMA[2]) & (EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA[2]== 1'b0 && EMA[1]== 1'b1 && EMA[0]== 1'b0";
         cell_rise(dmem_sram_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.992442, 0.998290, 1.007647, 1.025192, 1.064180, 1.134358, 1.282512", \
             "0.993286, 0.999134, 1.008491, 1.026035, 1.065023, 1.135202, 1.283356", \
             "0.994226, 1.000075, 1.009432, 1.026976, 1.065964, 1.136142, 1.284296", \
             "0.996140, 1.001989, 1.011346, 1.028890, 1.067878, 1.138056, 1.286210", \
             "1.001785, 1.007633, 1.016990, 1.034535, 1.073523, 1.143701, 1.291855", \
             "1.011193, 1.017041, 1.026398, 1.043942, 1.082930, 1.153108, 1.301262", \
             "1.023552, 1.029400, 1.038757, 1.056302, 1.095290, 1.165468, 1.313622" \
           );
         }
         rise_transition(dmem_sram_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.019170, 0.031928, 0.052598, 0.092535, 0.183252, 0.349554, 0.702087", \
             "0.018969, 0.031964, 0.052530, 0.092364, 0.183598, 0.349449, 0.702347", \
             "0.019014, 0.031906, 0.052519, 0.092671, 0.183314, 0.349554, 0.702084", \
             "0.019120, 0.031833, 0.052628, 0.092493, 0.182961, 0.349417, 0.701200", \
             "0.019095, 0.032061, 0.052680, 0.092454, 0.183130, 0.349097, 0.702047", \
             "0.018973, 0.031810, 0.052662, 0.092568, 0.183332, 0.349129, 0.700103", \
             "0.019084, 0.031933, 0.052623, 0.092377, 0.183439, 0.349019, 0.701151" \
           );
         }
         cell_fall(dmem_sram_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.989782, 0.993509, 0.999472, 1.010653, 1.035500, 1.080225, 1.174643", \
             "0.990625, 0.994352, 1.000316, 1.011497, 1.036344, 1.081068, 1.175486", \
             "0.991566, 0.995293, 1.001256, 1.012437, 1.037284, 1.082009, 1.176427", \
             "0.993480, 0.997207, 1.003170, 1.014351, 1.039198, 1.083923, 1.178341", \
             "0.999125, 1.002852, 1.008815, 1.019996, 1.044843, 1.089567, 1.183986", \
             "1.008532, 1.012259, 1.018222, 1.029404, 1.054250, 1.098975, 1.193393", \
             "1.020892, 1.024619, 1.030582, 1.041763, 1.066610, 1.111335, 1.205753" \
           );
         }
         fall_transition(dmem_sram_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.015241, 0.023314, 0.035361, 0.057033, 0.106741, 0.197992, 0.390774", \
             "0.015191, 0.023321, 0.035329, 0.057251, 0.106687, 0.197771, 0.391315", \
             "0.015197, 0.023288, 0.035281, 0.057229, 0.106526, 0.197799, 0.390571", \
             "0.015250, 0.023496, 0.035338, 0.057038, 0.106449, 0.197663, 0.391576", \
             "0.015213, 0.023331, 0.035355, 0.057179, 0.106513, 0.197764, 0.391252", \
             "0.015211, 0.023312, 0.035272, 0.057201, 0.106503, 0.197765, 0.390713", \
             "0.015184, 0.023329, 0.035380, 0.057191, 0.106457, 0.197704, 0.390904" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(!EMA[2]) & (EMA[1]) & (EMA[0])";
        sdf_cond : "EMA[2]== 1'b0 && EMA[1]== 1'b1 && EMA[0]== 1'b1";
         cell_rise(dmem_sram_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "1.018261, 1.024109, 1.033467, 1.051011, 1.089999, 1.160177, 1.308331", \
             "1.019105, 1.024953, 1.034310, 1.051855, 1.090842, 1.161021, 1.309175", \
             "1.020046, 1.025894, 1.035251, 1.052795, 1.091783, 1.161961, 1.310115", \
             "1.021959, 1.027808, 1.037165, 1.054709, 1.093697, 1.163875, 1.312029", \
             "1.027604, 1.033452, 1.042809, 1.060354, 1.099342, 1.169520, 1.317674", \
             "1.037012, 1.042860, 1.052217, 1.069761, 1.108749, 1.178928, 1.327082", \
             "1.049371, 1.055219, 1.064577, 1.082121, 1.121109, 1.191287, 1.339441" \
           );
         }
         rise_transition(dmem_sram_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.019170, 0.031928, 0.052598, 0.092535, 0.183252, 0.349554, 0.702087", \
             "0.018969, 0.031964, 0.052530, 0.092364, 0.183598, 0.349449, 0.702347", \
             "0.019014, 0.031906, 0.052519, 0.092671, 0.183314, 0.349554, 0.702084", \
             "0.019120, 0.031833, 0.052628, 0.092493, 0.182961, 0.349417, 0.701200", \
             "0.019095, 0.032061, 0.052680, 0.092454, 0.183130, 0.349097, 0.702047", \
             "0.018973, 0.031810, 0.052662, 0.092568, 0.183332, 0.349129, 0.700103", \
             "0.019084, 0.031933, 0.052623, 0.092377, 0.183439, 0.349019, 0.701151" \
           );
         }
         cell_fall(dmem_sram_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "1.015601, 1.019328, 1.025291, 1.036472, 1.061319, 1.106044, 1.200462", \
             "1.016444, 1.020171, 1.026135, 1.037316, 1.062163, 1.106887, 1.201305", \
             "1.017385, 1.021112, 1.027075, 1.038257, 1.063103, 1.107828, 1.202246", \
             "1.019299, 1.023026, 1.028989, 1.040171, 1.065017, 1.109742, 1.204160", \
             "1.024944, 1.028671, 1.034634, 1.045815, 1.070662, 1.115386, 1.209805", \
             "1.034351, 1.038078, 1.044042, 1.055223, 1.080070, 1.124794, 1.219212", \
             "1.046711, 1.050438, 1.056401, 1.067582, 1.092429, 1.137154, 1.231572" \
           );
         }
         fall_transition(dmem_sram_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.015241, 0.023314, 0.035361, 0.057033, 0.106741, 0.197992, 0.390774", \
             "0.015191, 0.023321, 0.035329, 0.057251, 0.106687, 0.197771, 0.391315", \
             "0.015197, 0.023288, 0.035281, 0.057229, 0.106526, 0.197799, 0.390571", \
             "0.015250, 0.023496, 0.035338, 0.057038, 0.106449, 0.197663, 0.391576", \
             "0.015213, 0.023331, 0.035355, 0.057179, 0.106513, 0.197764, 0.391252", \
             "0.015211, 0.023312, 0.035272, 0.057201, 0.106503, 0.197765, 0.390713", \
             "0.015184, 0.023329, 0.035380, 0.057191, 0.106457, 0.197704, 0.390904" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(EMA[2]) & (!EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA[2]== 1'b1 && EMA[1]== 1'b0 && EMA[0]== 1'b0";
         cell_rise(dmem_sram_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         rise_transition(dmem_sram_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.019170, 0.031928, 0.052598, 0.092535, 0.183252, 0.349554, 0.702087", \
             "0.018969, 0.031964, 0.052530, 0.092364, 0.183598, 0.349449, 0.702347", \
             "0.019014, 0.031906, 0.052519, 0.092671, 0.183314, 0.349554, 0.702084", \
             "0.019120, 0.031833, 0.052628, 0.092493, 0.182961, 0.349417, 0.701200", \
             "0.019095, 0.032061, 0.052680, 0.092454, 0.183130, 0.349097, 0.702047", \
             "0.018973, 0.031810, 0.052662, 0.092568, 0.183332, 0.349129, 0.700103", \
             "0.019084, 0.031933, 0.052623, 0.092377, 0.183439, 0.349019, 0.701151" \
           );
         }
         cell_fall(dmem_sram_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         fall_transition(dmem_sram_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.015241, 0.023314, 0.035361, 0.057033, 0.106741, 0.197992, 0.390774", \
             "0.015191, 0.023321, 0.035329, 0.057251, 0.106687, 0.197771, 0.391315", \
             "0.015197, 0.023288, 0.035281, 0.057229, 0.106526, 0.197799, 0.390571", \
             "0.015250, 0.023496, 0.035338, 0.057038, 0.106449, 0.197663, 0.391576", \
             "0.015213, 0.023331, 0.035355, 0.057179, 0.106513, 0.197764, 0.391252", \
             "0.015211, 0.023312, 0.035272, 0.057201, 0.106503, 0.197765, 0.390713", \
             "0.015184, 0.023329, 0.035380, 0.057191, 0.106457, 0.197704, 0.390904" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(EMA[2]) & (!EMA[1]) & (EMA[0])";
        sdf_cond : "EMA[2]== 1'b1 && EMA[1]== 1'b0 && EMA[0]== 1'b1";
         cell_rise(dmem_sram_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         rise_transition(dmem_sram_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.019170, 0.031928, 0.052598, 0.092535, 0.183252, 0.349554, 0.702087", \
             "0.018969, 0.031964, 0.052530, 0.092364, 0.183598, 0.349449, 0.702347", \
             "0.019014, 0.031906, 0.052519, 0.092671, 0.183314, 0.349554, 0.702084", \
             "0.019120, 0.031833, 0.052628, 0.092493, 0.182961, 0.349417, 0.701200", \
             "0.019095, 0.032061, 0.052680, 0.092454, 0.183130, 0.349097, 0.702047", \
             "0.018973, 0.031810, 0.052662, 0.092568, 0.183332, 0.349129, 0.700103", \
             "0.019084, 0.031933, 0.052623, 0.092377, 0.183439, 0.349019, 0.701151" \
           );
         }
         cell_fall(dmem_sram_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         fall_transition(dmem_sram_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.015241, 0.023314, 0.035361, 0.057033, 0.106741, 0.197992, 0.390774", \
             "0.015191, 0.023321, 0.035329, 0.057251, 0.106687, 0.197771, 0.391315", \
             "0.015197, 0.023288, 0.035281, 0.057229, 0.106526, 0.197799, 0.390571", \
             "0.015250, 0.023496, 0.035338, 0.057038, 0.106449, 0.197663, 0.391576", \
             "0.015213, 0.023331, 0.035355, 0.057179, 0.106513, 0.197764, 0.391252", \
             "0.015211, 0.023312, 0.035272, 0.057201, 0.106503, 0.197765, 0.390713", \
             "0.015184, 0.023329, 0.035380, 0.057191, 0.106457, 0.197704, 0.390904" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(EMA[2]) & (EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA[2]== 1'b1 && EMA[1]== 1'b1 && EMA[0]== 1'b0";
         cell_rise(dmem_sram_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         rise_transition(dmem_sram_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.019170, 0.031928, 0.052598, 0.092535, 0.183252, 0.349554, 0.702087", \
             "0.018969, 0.031964, 0.052530, 0.092364, 0.183598, 0.349449, 0.702347", \
             "0.019014, 0.031906, 0.052519, 0.092671, 0.183314, 0.349554, 0.702084", \
             "0.019120, 0.031833, 0.052628, 0.092493, 0.182961, 0.349417, 0.701200", \
             "0.019095, 0.032061, 0.052680, 0.092454, 0.183130, 0.349097, 0.702047", \
             "0.018973, 0.031810, 0.052662, 0.092568, 0.183332, 0.349129, 0.700103", \
             "0.019084, 0.031933, 0.052623, 0.092377, 0.183439, 0.349019, 0.701151" \
           );
         }
         cell_fall(dmem_sram_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         fall_transition(dmem_sram_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.015241, 0.023314, 0.035361, 0.057033, 0.106741, 0.197992, 0.390774", \
             "0.015191, 0.023321, 0.035329, 0.057251, 0.106687, 0.197771, 0.391315", \
             "0.015197, 0.023288, 0.035281, 0.057229, 0.106526, 0.197799, 0.390571", \
             "0.015250, 0.023496, 0.035338, 0.057038, 0.106449, 0.197663, 0.391576", \
             "0.015213, 0.023331, 0.035355, 0.057179, 0.106513, 0.197764, 0.391252", \
             "0.015211, 0.023312, 0.035272, 0.057201, 0.106503, 0.197765, 0.390713", \
             "0.015184, 0.023329, 0.035380, 0.057191, 0.106457, 0.197704, 0.390904" \
           );
         }
      }
      timing() {
        related_pin : "CLK";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "(EMA[2]) & (EMA[1]) & (EMA[0])";
        sdf_cond : "EMA[2]== 1'b1 && EMA[1]== 1'b1 && EMA[0]== 1'b1";
         cell_rise(dmem_sram_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         rise_transition(dmem_sram_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.019170, 0.031928, 0.052598, 0.092535, 0.183252, 0.349554, 0.702087", \
             "0.018969, 0.031964, 0.052530, 0.092364, 0.183598, 0.349449, 0.702347", \
             "0.019014, 0.031906, 0.052519, 0.092671, 0.183314, 0.349554, 0.702084", \
             "0.019120, 0.031833, 0.052628, 0.092493, 0.182961, 0.349417, 0.701200", \
             "0.019095, 0.032061, 0.052680, 0.092454, 0.183130, 0.349097, 0.702047", \
             "0.018973, 0.031810, 0.052662, 0.092568, 0.183332, 0.349129, 0.700103", \
             "0.019084, 0.031933, 0.052623, 0.092377, 0.183439, 0.349019, 0.701151" \
           );
         }
         cell_fall(dmem_sram_mem_out_delay_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000", \
             "999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000, 999.000000" \
           );
         }
         fall_transition(dmem_sram_mem_out_slew_template) {
           index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
           index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
           values ( \
             "0.015241, 0.023314, 0.035361, 0.057033, 0.106741, 0.197992, 0.390774", \
             "0.015191, 0.023321, 0.035329, 0.057251, 0.106687, 0.197771, 0.391315", \
             "0.015197, 0.023288, 0.035281, 0.057229, 0.106526, 0.197799, 0.390571", \
             "0.015250, 0.023496, 0.035338, 0.057038, 0.106449, 0.197663, 0.391576", \
             "0.015213, 0.023331, 0.035355, 0.057179, 0.106513, 0.197764, 0.391252", \
             "0.015211, 0.023312, 0.035272, 0.057201, 0.106503, 0.197765, 0.390713", \
             "0.015184, 0.023329, 0.035380, 0.057191, 0.106457, 0.197704, 0.390904" \
           );
         }
      }
      timing() {
        related_pin : "RETN";
        timing_type  : clear;
        timing_sense : positive_unate;
          cell_fall(dmem_sram_mem_out_delay_template) {
            index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
            index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
            values ( \
              "0.304278, 0.310951, 0.321629, 0.341650, 0.386141, 0.466224, 0.635289", \
              "0.306844, 0.313518, 0.324195, 0.344216, 0.388707, 0.468790, 0.637855", \
              "0.309706, 0.316380, 0.327058, 0.347079, 0.391569, 0.471653, 0.640718", \
              "0.315530, 0.322203, 0.332881, 0.352902, 0.397393, 0.477476, 0.646541", \
              "0.332703, 0.339377, 0.350055, 0.370076, 0.414566, 0.494650, 0.663715", \
              "0.361326, 0.368000, 0.378678, 0.398699, 0.443189, 0.523273, 0.692338", \
              "0.398931, 0.405605, 0.416283, 0.436303, 0.480794, 0.560878, 0.729942" \
            );
          }
          fall_transition(dmem_sram_mem_out_slew_template) {
            index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
            index_2 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
            values ( \
              "0.029638, 0.038520, 0.050495, 0.069832, 0.113781, 0.198004, 0.381191", \
              "0.029656, 0.038307, 0.050353, 0.069467, 0.114295, 0.197752, 0.380617", \
              "0.029801, 0.038596, 0.050783, 0.069881, 0.114205, 0.198004, 0.380568", \
              "0.029460, 0.038284, 0.050665, 0.070289, 0.114349, 0.198009, 0.381269", \
              "0.029378, 0.038765, 0.050547, 0.070192, 0.114007, 0.198206, 0.379261", \
              "0.029614, 0.038492, 0.050933, 0.069905, 0.114034, 0.198142, 0.381282", \
              "0.029324, 0.038289, 0.050453, 0.069802, 0.113963, 0.198040, 0.381210" \
            );
          }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN";
        rise_power(dmem_sram_energy_template_load) {
          index_1 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
          values ("0.029435, 0.046969, 0.075024, 0.127627, 0.244523, 0.454934, 0.899136");
        }
        fall_power(dmem_sram_energy_template_load) {
          index_1 ("0.006, 0.021, 0.045, 0.090, 0.190, 0.370, 0.750");
          values ("0.044388, 0.044388, 0.044388, 0.044388, 0.044388, 0.044388, 0.044388");
        }
      }
    }
    pin(CLK) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.030904;
      clock : true;
      max_transition : 1.000;
      min_pulse_width_high : 0.030;
      min_pulse_width_low : 0.066;
      min_period : 1.254;
      minimum_period() {
        constraint : 1.091;
        when : "(!EMA[2]) & (!EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA2eq0andEMA1eq0andEMA0eq0";
      }
      minimum_period() {
        constraint : 1.147;
        when : "(!EMA[2]) & (!EMA[1]) & (EMA[0])";
        sdf_cond : "EMA2eq0andEMA1eq0andEMA0eq1";
      }
      minimum_period() {
        constraint : 1.228;
        when : "(!EMA[2]) & (EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA2eq0andEMA1eq1andEMA0eq0";
      }
      minimum_period() {
        constraint : 1.254;
        when : "(!EMA[2]) & (EMA[1]) & (EMA[0])";
        sdf_cond : "EMA2eq0andEMA1eq1andEMA0eq1";
      }
      minimum_period() {
        constraint : 999.000;
        when : "(EMA[2]) & (!EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA2eq1andEMA1eq0andEMA0eq0";
      }
      minimum_period() {
        constraint : 999.001;
        when : "(EMA[2]) & (!EMA[1]) & (EMA[0])";
        sdf_cond : "EMA2eq1andEMA1eq0andEMA0eq1";
      }
      minimum_period() {
        constraint : 999.002;
        when : "(EMA[2]) & (EMA[1]) & (!EMA[0])";
        sdf_cond : "EMA2eq1andEMA1eq1andEMA0eq0";
      }
      minimum_period() {
        constraint : 999.003;
        when : "(EMA[2]) & (EMA[1]) & (EMA[0])";
        sdf_cond : "EMA2eq1andEMA1eq1andEMA0eq1";
      }

      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & !GWEN ) \
                  & (!EMA[2]) & (!EMA[1]) & (!EMA[0])";
        rise_power(dmem_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("17.841522, 17.841522, 17.841522, 17.841522, 17.841522, 17.841522, 17.841522");
        }
        fall_power(dmem_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.088483, 0.088483, 0.088483, 0.088483, 0.088483, 0.088483, 0.088483");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & !GWEN ) \
                  & (!EMA[2]) & (!EMA[1]) & (EMA[0])";
        rise_power(dmem_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("18.604167, 18.604167, 18.604167, 18.604167, 18.604167, 18.604167, 18.604167");
        }
        fall_power(dmem_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.088483, 0.088483, 0.088483, 0.088483, 0.088483, 0.088483, 0.088483");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & !GWEN ) \
                  & (!EMA[2]) & (EMA[1]) & (!EMA[0])";
        rise_power(dmem_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("19.663349, 19.663349, 19.663349, 19.663349, 19.663349, 19.663349, 19.663349");
        }
        fall_power(dmem_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.088483, 0.088483, 0.088483, 0.088483, 0.088483, 0.088483, 0.088483");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & !GWEN ) \
                  & (!EMA[2]) & (EMA[1]) & (EMA[0])";
        rise_power(dmem_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("19.688571, 19.688571, 19.688571, 19.688571, 19.688571, 19.688571, 19.688571");
        }
        fall_power(dmem_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.088483, 0.088483, 0.088483, 0.088483, 0.088483, 0.088483, 0.088483");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & !GWEN ) \
                  & (EMA[2]) & (!EMA[1]) & (!EMA[0])";
        rise_power(dmem_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("21.200855, 21.200855, 21.200855, 21.200855, 21.200855, 21.200855, 21.200855");
        }
        fall_power(dmem_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.088433, 0.088433, 0.088433, 0.088433, 0.088433, 0.088433, 0.088433");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & !GWEN ) \
                  & (EMA[2]) & (!EMA[1]) & (EMA[0])";
        rise_power(dmem_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("21.508737, 21.508737, 21.508737, 21.508737, 21.508737, 21.508737, 21.508737");
        }
        fall_power(dmem_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.088524, 0.088524, 0.088524, 0.088524, 0.088524, 0.088524, 0.088524");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & !GWEN ) \
                  & (EMA[2]) & (EMA[1]) & (!EMA[0])";
        rise_power(dmem_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("21.618816, 21.618816, 21.618816, 21.618816, 21.618816, 21.618816, 21.618816");
        }
        fall_power(dmem_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.088513, 0.088513, 0.088513, 0.088513, 0.088513, 0.088513, 0.088513");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & !GWEN ) \
                  & (EMA[2]) & (EMA[1]) & (EMA[0])";
        rise_power(dmem_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("21.815569, 21.815569, 21.815569, 21.815569, 21.815569, 21.815569, 21.815569");
        }
        fall_power(dmem_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.088018, 0.088018, 0.088018, 0.088018, 0.088018, 0.088018, 0.088018");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & GWEN ) \
                   & (!EMA[2]) & (!EMA[1]) & (!EMA[0])";
        rise_power(dmem_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("28.403465, 28.403465, 28.403465, 28.403465, 28.403465, 28.403465, 28.403465");
        }
        fall_power(dmem_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.089629, 0.089629, 0.089629, 0.089629, 0.089629, 0.089629, 0.089629");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & GWEN ) \
                   & (!EMA[2]) & (!EMA[1]) & (EMA[0])";
        rise_power(dmem_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("28.751346, 28.751346, 28.751346, 28.751346, 28.751346, 28.751346, 28.751346");
        }
        fall_power(dmem_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.089629, 0.089629, 0.089629, 0.089629, 0.089629, 0.089629, 0.089629");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & GWEN ) \
                   & (!EMA[2]) & (EMA[1]) & (!EMA[0])";
        rise_power(dmem_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("30.188439, 30.188439, 30.188439, 30.188439, 30.188439, 30.188439, 30.188439");
        }
        fall_power(dmem_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.089629, 0.089629, 0.089629, 0.089629, 0.089629, 0.089629, 0.089629");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & GWEN ) \
                   & (!EMA[2]) & (EMA[1]) & (EMA[0])";
        rise_power(dmem_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("30.188439, 30.188439, 30.188439, 30.188439, 30.188439, 30.188439, 30.188439");
        }
        fall_power(dmem_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.089629, 0.089629, 0.089629, 0.089629, 0.089629, 0.089629, 0.089629");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & GWEN ) \
                   & (EMA[2]) & (!EMA[1]) & (!EMA[0])";
        rise_power(dmem_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("31.695988, 31.695988, 31.695988, 31.695988, 31.695988, 31.695988, 31.695988");
        }
        fall_power(dmem_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.088548, 0.088548, 0.088548, 0.088548, 0.088548, 0.088548, 0.088548");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & GWEN ) \
                   & (EMA[2]) & (!EMA[1]) & (EMA[0])";
        rise_power(dmem_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("32.003518, 32.003518, 32.003518, 32.003518, 32.003518, 32.003518, 32.003518");
        }
        fall_power(dmem_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.089771, 0.089771, 0.089771, 0.089771, 0.089771, 0.089771, 0.089771");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & GWEN ) \
                   & (EMA[2]) & (EMA[1]) & (!EMA[0])";
        rise_power(dmem_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("32.333637, 32.333637, 32.333637, 32.333637, 32.333637, 32.333637, 32.333637");
        }
        fall_power(dmem_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.088869, 0.088869, 0.088869, 0.088869, 0.088869, 0.088869, 0.088869");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (!CEN & GWEN ) \
                   & (EMA[2]) & (EMA[1]) & (EMA[0])";
        rise_power(dmem_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("32.993783, 32.993783, 32.993783, 32.993783, 32.993783, 32.993783, 32.993783");
        }
        fall_power(dmem_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.088892, 0.088892, 0.088892, 0.088892, 0.088892, 0.088892, 0.088892");
        }
      }
      internal_power() {
        /* CLK de-select power table  */
        related_pg_pin : "VDDPE";
        when : "RETN & (CEN)";
        rise_power(dmem_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.006034, 0.006034, 0.006034, 0.006034, 0.006034, 0.006034, 0.006034");
        }
        fall_power(dmem_sram_energy_template_clkslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.071372, 0.071372, 0.071372, 0.071372, 0.071372, 0.071372, 0.071372");
        }
      }
    }
    pin(CEN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.001737;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(dmem_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.120883, 0.121684, 0.122576, 0.124393, 0.129749, 0.138677, 0.150406", \
          "0.122073, 0.122892, 0.123805, 0.125663, 0.131143, 0.140275, 0.152274", \
          "0.123400, 0.124240, 0.125176, 0.127080, 0.132697, 0.142058, 0.154357", \
          "0.126101, 0.126981, 0.127964, 0.129963, 0.135859, 0.145685, 0.158595", \
          "0.134064, 0.135068, 0.136188, 0.138466, 0.145185, 0.156383, 0.171095", \
          "0.147336, 0.148545, 0.149893, 0.152637, 0.160727, 0.174211, 0.191927", \
          "0.164773, 0.166251, 0.167900, 0.171255, 0.181147, 0.197635, 0.219296" \
        );
        }
        fall_constraint(dmem_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.138742, 0.142173, 0.145999, 0.153784, 0.176744, 0.215009, 0.265282", \
          "0.139932, 0.143381, 0.147228, 0.155055, 0.178137, 0.216608, 0.267150", \
          "0.141259, 0.144729, 0.148599, 0.156472, 0.179691, 0.218391, 0.269233", \
          "0.143959, 0.147471, 0.151387, 0.159355, 0.182854, 0.222018, 0.273471", \
          "0.151923, 0.155557, 0.159611, 0.167858, 0.192179, 0.232715, 0.285971", \
          "0.165195, 0.169034, 0.173317, 0.182029, 0.207722, 0.250544, 0.306803", \
          "0.182632, 0.186741, 0.191323, 0.200646, 0.228142, 0.273967, 0.334172" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(dmem_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.099895, 0.096464, 0.092638, 0.084853, 0.061894, 0.023628, 0.000000", \
          "0.100739, 0.097308, 0.093481, 0.085696, 0.062737, 0.024472, 0.000000", \
          "0.101679, 0.098249, 0.094422, 0.086637, 0.063678, 0.025412, 0.000000", \
          "0.103593, 0.100163, 0.096336, 0.088551, 0.065592, 0.027326, 0.000000", \
          "0.109238, 0.105807, 0.101981, 0.094196, 0.071236, 0.032971, 0.000000", \
          "0.118646, 0.115215, 0.111388, 0.103603, 0.080644, 0.042378, 0.000000", \
          "0.131005, 0.127574, 0.123748, 0.115963, 0.093004, 0.054738, 0.004465" \
        );
        }
        fall_constraint(dmem_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.117754, 0.116954, 0.116061, 0.114245, 0.108888, 0.099960, 0.088231", \
          "0.118598, 0.117797, 0.116904, 0.115088, 0.109732, 0.100804, 0.089075", \
          "0.119538, 0.118738, 0.117845, 0.116029, 0.110672, 0.101745, 0.090016", \
          "0.121452, 0.120652, 0.119759, 0.117943, 0.112586, 0.103659, 0.091930", \
          "0.127097, 0.126296, 0.125404, 0.123587, 0.118231, 0.109303, 0.097574", \
          "0.136504, 0.135704, 0.134811, 0.132995, 0.127638, 0.118711, 0.106982", \
          "0.148864, 0.148064, 0.147171, 0.145355, 0.139998, 0.131070, 0.119341" \
        );
        }
      }
      /* RETN(R) to CEN(F) HD */
      timing() {
        related_pin : RETN;
        timing_type : non_seq_hold_rising;
        fall_constraint(dmem_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.342291, 0.344552, 0.347074, 0.352205, 0.367337, 0.392557, 0.425690", \
          "0.342291, 0.344552, 0.347074, 0.352205, 0.367337, 0.392557, 0.425690", \
          "0.342291, 0.344552, 0.347074, 0.352205, 0.367337, 0.392557, 0.425690", \
          "0.342291, 0.344552, 0.347074, 0.352205, 0.367337, 0.392557, 0.425690", \
          "0.342291, 0.344552, 0.347074, 0.352205, 0.367337, 0.392557, 0.425690", \
          "0.342291, 0.344552, 0.347074, 0.352205, 0.367337, 0.392557, 0.425690", \
          "0.342291, 0.344552, 0.347074, 0.352205, 0.367337, 0.392557, 0.425690" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(dmem_sram_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.027509, 0.027557, 0.027610, 0.027719, 0.028040, 0.028574, 0.029276");
        }
        fall_power(dmem_sram_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.019359, 0.019392, 0.019430, 0.019506, 0.019731, 0.020106, 0.020598");
        }
      }
    }
    bus(WEN) {
      bus_type : dmem_sram_WRITE;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.034216;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(dmem_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.095157, 0.095319, 0.095499, 0.095866, 0.096948, 0.098752, 0.101122", \
          "0.094313, 0.094475, 0.094656, 0.095022, 0.096105, 0.097909, 0.100278", \
          "0.093373, 0.093534, 0.093715, 0.094082, 0.095164, 0.096968, 0.099338", \
          "0.091459, 0.091620, 0.091801, 0.092168, 0.093250, 0.095054, 0.097424", \
          "0.085814, 0.085976, 0.086156, 0.086523, 0.087605, 0.089409, 0.091779", \
          "0.076407, 0.076568, 0.076749, 0.077116, 0.078198, 0.080002, 0.082372", \
          "0.064047, 0.064209, 0.064389, 0.064756, 0.065838, 0.067642, 0.070012" \
        );
        }
        fall_constraint(dmem_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.060464, 0.062744, 0.065287, 0.070462, 0.085722, 0.111155, 0.144568", \
          "0.059620, 0.061901, 0.064444, 0.069618, 0.084878, 0.110311, 0.143725", \
          "0.058680, 0.060960, 0.063503, 0.068678, 0.083937, 0.109370, 0.142784", \
          "0.056766, 0.059046, 0.061589, 0.066764, 0.082023, 0.107456, 0.140870", \
          "0.051121, 0.053401, 0.055945, 0.061119, 0.076379, 0.101812, 0.135226", \
          "0.041714, 0.043994, 0.046537, 0.051711, 0.066971, 0.092404, 0.125818", \
          "0.029354, 0.031634, 0.034177, 0.039352, 0.054612, 0.080045, 0.113458" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(dmem_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.140228, 0.140066, 0.139886, 0.139519, 0.138437, 0.136633, 0.134263", \
          "0.141749, 0.141569, 0.141368, 0.140960, 0.139755, 0.137746, 0.135107", \
          "0.143446, 0.143246, 0.143022, 0.142567, 0.141224, 0.138987, 0.136047", \
          "0.146898, 0.146656, 0.146386, 0.145836, 0.144214, 0.141512, 0.137961", \
          "0.157079, 0.156713, 0.156306, 0.155477, 0.153033, 0.148959, 0.143606", \
          "0.174046, 0.173476, 0.172840, 0.171546, 0.167730, 0.161370, 0.153014", \
          "0.196338, 0.195499, 0.194562, 0.192657, 0.187039, 0.177675, 0.165373" \
        );
        }
        fall_constraint(dmem_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.158561, 0.156281, 0.153738, 0.148563, 0.133304, 0.107871, 0.074457", \
          "0.160082, 0.157784, 0.155220, 0.150004, 0.134621, 0.108983, 0.075300", \
          "0.161779, 0.159460, 0.156873, 0.151611, 0.136091, 0.110224, 0.076241", \
          "0.165231, 0.162870, 0.160237, 0.154880, 0.139081, 0.112749, 0.078155", \
          "0.175412, 0.172928, 0.170158, 0.164521, 0.147899, 0.120196, 0.083800", \
          "0.192379, 0.189691, 0.186692, 0.180590, 0.162597, 0.132607, 0.093207", \
          "0.214671, 0.211713, 0.208414, 0.201701, 0.181906, 0.148913, 0.105567" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(dmem_sram_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.987982, 0.988177, 0.988394, 0.988836, 0.990138, 0.992310, 0.995162");
        }
        fall_power(dmem_sram_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.985499, 0.985199, 0.984866, 0.984187, 0.982185, 0.978849, 0.974466");
        }
      }
    }
    bus(A) {
      bus_type : dmem_sram_ADDRESS;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.005546;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(dmem_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.216393, 0.217360, 0.218437, 0.220630, 0.227096, 0.237872, 0.252030", \
          "0.215550, 0.216516, 0.217594, 0.219786, 0.226252, 0.237029, 0.251186", \
          "0.214609, 0.215575, 0.216653, 0.218846, 0.225311, 0.236088, 0.250246", \
          "0.212695, 0.213661, 0.214739, 0.216932, 0.223397, 0.234174, 0.248332", \
          "0.207051, 0.208017, 0.209095, 0.211287, 0.217753, 0.228529, 0.242687", \
          "0.197643, 0.198609, 0.199687, 0.201879, 0.208345, 0.219122, 0.233280", \
          "0.185284, 0.186250, 0.187327, 0.189520, 0.195986, 0.206762, 0.220920" \
        );
        }
        fall_constraint(dmem_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.236785, 0.238793, 0.241032, 0.245589, 0.259027, 0.281424, 0.310848", \
          "0.235941, 0.237949, 0.240189, 0.244745, 0.258183, 0.280580, 0.310005", \
          "0.235000, 0.237008, 0.239248, 0.243805, 0.257243, 0.279639, 0.309064", \
          "0.233086, 0.235094, 0.237334, 0.241891, 0.255329, 0.277725, 0.307150", \
          "0.227442, 0.229450, 0.231690, 0.236246, 0.249684, 0.272081, 0.301505", \
          "0.218034, 0.220042, 0.222282, 0.226838, 0.240277, 0.262673, 0.292098", \
          "0.205675, 0.207683, 0.209922, 0.214479, 0.227917, 0.250314, 0.279738" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(dmem_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.108724, 0.107757, 0.106680, 0.104487, 0.098022, 0.087245, 0.073087", \
          "0.110245, 0.109279, 0.108201, 0.106009, 0.099543, 0.088766, 0.074608", \
          "0.111942, 0.110975, 0.109898, 0.107705, 0.101240, 0.090463, 0.076305", \
          "0.115394, 0.114427, 0.113350, 0.111157, 0.104692, 0.093915, 0.079757", \
          "0.125574, 0.124608, 0.123530, 0.121338, 0.114872, 0.104096, 0.089938", \
          "0.142542, 0.141576, 0.140498, 0.138305, 0.131840, 0.121063, 0.106905", \
          "0.164834, 0.163867, 0.162790, 0.160597, 0.154132, 0.143355, 0.129197" \
        );
        }
        fall_constraint(dmem_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.146416, 0.144408, 0.142169, 0.137612, 0.124174, 0.101777, 0.072353", \
          "0.147938, 0.145930, 0.143690, 0.139133, 0.125695, 0.103299, 0.073874", \
          "0.149634, 0.147626, 0.145387, 0.140830, 0.127392, 0.104995, 0.075571", \
          "0.153086, 0.151078, 0.148839, 0.144282, 0.130844, 0.108447, 0.079023", \
          "0.163267, 0.161259, 0.159019, 0.154463, 0.141025, 0.118628, 0.089203", \
          "0.180234, 0.178226, 0.175987, 0.171430, 0.157992, 0.135595, 0.106171", \
          "0.202526, 0.200518, 0.198279, 0.193722, 0.180284, 0.157887, 0.128463" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(dmem_sram_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.495540, 0.495913, 0.496329, 0.497175, 0.499671, 0.503830, 0.509295");
        }
        fall_power(dmem_sram_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.536511, 0.537308, 0.538198, 0.540008, 0.545346, 0.554242, 0.565929");
        }
      }
    }
    bus(D) {
      bus_type : dmem_sram_DATA;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      memory_write() {
        address : A;
        clocked_on : "CLK";
      }
      direction : input;
      capacitance : 0.001537;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(dmem_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.095734, 0.097348, 0.099147, 0.102808, 0.113605, 0.131599, 0.155240", \
          "0.094891, 0.096504, 0.098304, 0.101965, 0.112761, 0.130756, 0.154397", \
          "0.093950, 0.095563, 0.097363, 0.101024, 0.111821, 0.129815, 0.153456", \
          "0.092036, 0.093649, 0.095449, 0.099110, 0.109907, 0.127901, 0.151542", \
          "0.086392, 0.088005, 0.089804, 0.093465, 0.104262, 0.122257, 0.145898", \
          "0.076984, 0.078597, 0.080397, 0.084058, 0.094854, 0.112849, 0.136490", \
          "0.064624, 0.066238, 0.068037, 0.071698, 0.082495, 0.100489, 0.124130" \
        );
        }
        fall_constraint(dmem_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.096052, 0.099612, 0.103584, 0.111664, 0.135493, 0.175209, 0.227387", \
          "0.095208, 0.098769, 0.102740, 0.110820, 0.134650, 0.174365, 0.226543", \
          "0.094267, 0.097828, 0.101800, 0.109880, 0.133709, 0.173424, 0.225602", \
          "0.092353, 0.095914, 0.099886, 0.107966, 0.131795, 0.171510, 0.223688", \
          "0.086709, 0.090270, 0.094241, 0.102321, 0.126150, 0.165866, 0.218044", \
          "0.077301, 0.080862, 0.084833, 0.092914, 0.116743, 0.156458, 0.208636", \
          "0.064942, 0.068502, 0.072474, 0.080554, 0.104383, 0.144099, 0.196277" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(dmem_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.147616, 0.146002, 0.144203, 0.140542, 0.129745, 0.111751, 0.088110", \
          "0.149137, 0.147505, 0.145685, 0.141983, 0.131063, 0.112864, 0.088953", \
          "0.150834, 0.149182, 0.147339, 0.143590, 0.132533, 0.114105, 0.089894", \
          "0.154286, 0.152592, 0.150703, 0.146859, 0.135523, 0.116630, 0.091808", \
          "0.164466, 0.162649, 0.160623, 0.156500, 0.144341, 0.124076, 0.097453", \
          "0.181434, 0.179412, 0.177157, 0.172569, 0.159038, 0.136487, 0.106860", \
          "0.203726, 0.201435, 0.198879, 0.193680, 0.178348, 0.152793, 0.119220" \
        );
        }
        fall_constraint(dmem_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.115156, 0.111595, 0.107623, 0.099543, 0.075714, 0.035999, 0.000000", \
          "0.116677, 0.113098, 0.109106, 0.100984, 0.077032, 0.037111, 0.000000", \
          "0.118374, 0.114774, 0.110759, 0.102591, 0.078502, 0.038352, 0.000000", \
          "0.121826, 0.118184, 0.114123, 0.105860, 0.081492, 0.040877, 0.000000", \
          "0.132006, 0.128242, 0.124043, 0.115501, 0.090310, 0.048324, 0.000000", \
          "0.148974, 0.145005, 0.140577, 0.131570, 0.105007, 0.060735, 0.002571", \
          "0.171266, 0.167027, 0.162300, 0.152682, 0.124316, 0.077041, 0.014931" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & (! \
                (GWEN) \
                   )";
        rise_power(dmem_sram_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.153375, 0.153419, 0.153467, 0.153564, 0.153853, 0.154334, 0.154965");
        }
        fall_power(dmem_sram_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.147247, 0.147375, 0.147519, 0.147810, 0.148669, 0.150101, 0.151983");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN & ( \
                (GWEN) \
                   )";
        rise_power(dmem_sram_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.026147, 0.026190, 0.026238, 0.026336, 0.026624, 0.027105, 0.027737");
        }
        fall_power(dmem_sram_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("0.030274, 0.030402, 0.030546, 0.030837, 0.031696, 0.033128, 0.035010");
        }
      }
    }
    bus(EMA) {
      bus_type : dmem_sram_UPM;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.003545;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(dmem_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "1.091284, 1.091284, 1.091284, 1.091284, 1.091284, 1.107579, 1.159757", \
          "1.091284, 1.091284, 1.091284, 1.091284, 1.091284, 1.106736, 1.158914", \
          "1.091284, 1.091284, 1.091284, 1.091284, 1.091284, 1.105795, 1.157973", \
          "1.091284, 1.091284, 1.091284, 1.091284, 1.091284, 1.103881, 1.156059", \
          "1.091284, 1.091284, 1.091284, 1.091284, 1.091284, 1.098236, 1.150414", \
          "1.091284, 1.091284, 1.091284, 1.091284, 1.091284, 1.091284, 1.141007", \
          "1.091284, 1.091284, 1.091284, 1.091284, 1.091284, 1.091284, 1.128647" \
        );
        }
        fall_constraint(dmem_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "1.091284, 1.091284, 1.091284, 1.091284, 1.091284, 1.107579, 1.159757", \
          "1.091284, 1.091284, 1.091284, 1.091284, 1.091284, 1.106736, 1.158914", \
          "1.091284, 1.091284, 1.091284, 1.091284, 1.091284, 1.105795, 1.157973", \
          "1.091284, 1.091284, 1.091284, 1.091284, 1.091284, 1.103881, 1.156059", \
          "1.091284, 1.091284, 1.091284, 1.091284, 1.091284, 1.098236, 1.150414", \
          "1.091284, 1.091284, 1.091284, 1.091284, 1.091284, 1.091284, 1.141007", \
          "1.091284, 1.091284, 1.091284, 1.091284, 1.091284, 1.091284, 1.128647" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(dmem_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "1.253814, 1.253814, 1.253814, 1.253814, 1.253814, 1.270109, 1.322287", \
          "1.253814, 1.253814, 1.253814, 1.253814, 1.253814, 1.269265, 1.321443", \
          "1.253814, 1.253814, 1.253814, 1.253814, 1.253814, 1.268325, 1.320503", \
          "1.253814, 1.253814, 1.253814, 1.253814, 1.253814, 1.266411, 1.318589", \
          "1.253814, 1.253814, 1.253814, 1.253814, 1.253814, 1.260766, 1.312944", \
          "1.253814, 1.253814, 1.253814, 1.253814, 1.253814, 1.253814, 1.303537", \
          "1.253814, 1.253814, 1.253814, 1.253814, 1.253814, 1.253814, 1.291177" \
        );
        }
        fall_constraint(dmem_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "1.253814, 1.253814, 1.253814, 1.253814, 1.253814, 1.270109, 1.322287", \
          "1.253814, 1.253814, 1.253814, 1.253814, 1.253814, 1.269265, 1.321443", \
          "1.253814, 1.253814, 1.253814, 1.253814, 1.253814, 1.268325, 1.320503", \
          "1.253814, 1.253814, 1.253814, 1.253814, 1.253814, 1.266411, 1.318589", \
          "1.253814, 1.253814, 1.253814, 1.253814, 1.253814, 1.260766, 1.312944", \
          "1.253814, 1.253814, 1.253814, 1.253814, 1.253814, 1.253814, 1.303537", \
          "1.253814, 1.253814, 1.253814, 1.253814, 1.253814, 1.253814, 1.291177" \
        );
        }
      }
    }
    pin(GWEN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      direction : input;
      capacitance : 0.006155;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(dmem_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.117367, 0.116976, 0.116541, 0.115654, 0.113041, 0.108685, 0.102962", \
          "0.116523, 0.116133, 0.115697, 0.114811, 0.112197, 0.107842, 0.102119", \
          "0.115582, 0.115192, 0.114756, 0.113870, 0.111257, 0.106901, 0.101178", \
          "0.113668, 0.113278, 0.112842, 0.111956, 0.109343, 0.104987, 0.099264", \
          "0.108024, 0.107633, 0.107198, 0.106312, 0.103698, 0.099342, 0.093620", \
          "0.098616, 0.098226, 0.097790, 0.096904, 0.094291, 0.089935, 0.084212", \
          "0.086257, 0.085866, 0.085431, 0.084544, 0.081931, 0.077575, 0.071852" \
        );
        }
        fall_constraint(dmem_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.124169, 0.126439, 0.128972, 0.134125, 0.149321, 0.174648, 0.207923", \
          "0.123325, 0.125596, 0.128129, 0.133281, 0.148478, 0.173805, 0.207080", \
          "0.122385, 0.124655, 0.127188, 0.132341, 0.147537, 0.172864, 0.206139", \
          "0.120471, 0.122741, 0.125274, 0.130427, 0.145623, 0.170950, 0.204225", \
          "0.114826, 0.117097, 0.119629, 0.124782, 0.139979, 0.165306, 0.198580", \
          "0.105418, 0.107689, 0.110222, 0.115375, 0.130571, 0.155898, 0.189173", \
          "0.093059, 0.095329, 0.097862, 0.103015, 0.118211, 0.143538, 0.176813" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(dmem_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.144130, 0.143164, 0.142088, 0.139898, 0.133440, 0.122676, 0.108534", \
          "0.145651, 0.144686, 0.143609, 0.141419, 0.134961, 0.124197, 0.110055", \
          "0.147347, 0.146382, 0.145306, 0.143116, 0.136658, 0.125893, 0.111752", \
          "0.150800, 0.149834, 0.148758, 0.146568, 0.140110, 0.129346, 0.115204", \
          "0.160980, 0.160015, 0.158939, 0.156749, 0.150290, 0.139526, 0.125384", \
          "0.177948, 0.176983, 0.175906, 0.173716, 0.167258, 0.156494, 0.142352", \
          "0.200239, 0.199274, 0.198198, 0.196008, 0.189550, 0.178785, 0.164644" \
        );
        }
        fall_constraint(dmem_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.164351, 0.160724, 0.156680, 0.148451, 0.124183, 0.083736, 0.030596", \
          "0.165872, 0.162246, 0.158201, 0.149972, 0.125704, 0.085257, 0.032118", \
          "0.167569, 0.163942, 0.159898, 0.151669, 0.127401, 0.086953, 0.033814", \
          "0.171021, 0.167394, 0.163350, 0.155121, 0.130853, 0.090406, 0.037266", \
          "0.181201, 0.177575, 0.173530, 0.165301, 0.141033, 0.100586, 0.047447", \
          "0.198169, 0.194543, 0.190498, 0.182269, 0.158001, 0.117554, 0.064415", \
          "0.220461, 0.216834, 0.212790, 0.204561, 0.180293, 0.139845, 0.086706" \
        );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RETN";
        rise_power(dmem_sram_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("5.177594, 5.177973, 5.178396, 5.179257, 5.181795, 5.186024, 5.191581");
        }
        fall_power(dmem_sram_energy_template_sigslew) {
          index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
          values ("4.690433, 4.690979, 4.691588, 4.692826, 4.696479, 4.702568, 4.710566");
        }
      }
    }
    pin(RETN) {
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_gating_pin (power_pin_1, "1");
      direction : input;
      capacitance : 0.003620;
      timing() {
        related_pin : CLK;
        timing_type : setup_rising;
        rise_constraint(dmem_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.116055, 0.119917, 0.124225, 0.132988, 0.158833, 0.201909, 0.258500", \
          "0.117245, 0.121126, 0.125454, 0.134259, 0.160227, 0.203507, 0.260368", \
          "0.118573, 0.122473, 0.126824, 0.135676, 0.161781, 0.205290, 0.262451", \
          "0.121273, 0.125215, 0.129613, 0.138559, 0.164943, 0.208917, 0.266690", \
          "0.129236, 0.133302, 0.137836, 0.147062, 0.174269, 0.219614, 0.279189", \
          "0.142508, 0.146779, 0.151542, 0.161233, 0.189812, 0.237443, 0.300021", \
          "0.159945, 0.164485, 0.169549, 0.179850, 0.210231, 0.260866, 0.327390" \
        );
        }
        fall_constraint(dmem_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.134695, 0.140692, 0.147381, 0.160990, 0.201123, 0.268011, 0.355889", \
          "0.135885, 0.141901, 0.148610, 0.162260, 0.202516, 0.269610, 0.357756", \
          "0.137213, 0.143248, 0.149981, 0.163677, 0.204070, 0.271392, 0.359840", \
          "0.139913, 0.145990, 0.152769, 0.166560, 0.207232, 0.275020, 0.364078", \
          "0.147876, 0.154077, 0.160992, 0.175063, 0.216558, 0.285717, 0.376577", \
          "0.161148, 0.167554, 0.174698, 0.189234, 0.232101, 0.303546, 0.397410", \
          "0.178585, 0.185260, 0.192705, 0.207851, 0.252520, 0.326969, 0.424779" \
        );
        }
      }
      timing() {
        related_pin : CLK;
        timing_type : hold_rising;
        rise_constraint(dmem_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.095067, 0.094698, 0.094286, 0.093449, 0.090978, 0.086860, 0.108094", \
          "0.095911, 0.095542, 0.095130, 0.094292, 0.091821, 0.087703, 0.108094", \
          "0.096852, 0.096482, 0.096071, 0.095233, 0.092762, 0.088644, 0.108094", \
          "0.098766, 0.098396, 0.097985, 0.097147, 0.094676, 0.090558, 0.108094", \
          "0.104410, 0.104041, 0.103629, 0.102791, 0.100321, 0.096203, 0.108094", \
          "0.113818, 0.113449, 0.113037, 0.112199, 0.109728, 0.105610, 0.108094", \
          "0.126177, 0.125808, 0.125396, 0.124559, 0.122088, 0.117970, 0.112560" \
        );
        }
        fall_constraint(dmem_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "0.113707, 0.115473, 0.117443, 0.121450, 0.133267, 0.152962, 0.178838", \
          "0.114551, 0.116317, 0.118286, 0.122293, 0.134110, 0.153806, 0.179681", \
          "0.115492, 0.117257, 0.119227, 0.123234, 0.135051, 0.154747, 0.180622", \
          "0.117406, 0.119171, 0.121141, 0.125148, 0.136965, 0.156660, 0.182536", \
          "0.123050, 0.124816, 0.126786, 0.130792, 0.142610, 0.162305, 0.188181", \
          "0.132458, 0.134224, 0.136193, 0.140200, 0.152017, 0.171713, 0.197588", \
          "0.144817, 0.146583, 0.148553, 0.152560, 0.164377, 0.184072, 0.209948" \
        );
        }
      }
      /* CEN(R) to RETN(F) HD */
      timing() {
        related_pin : CEN;
        timing_type : non_seq_hold_rising;
        fall_constraint(dmem_sram_constraint_template) {
        index_1 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        index_2 ("0.041, 0.067, 0.096, 0.155, 0.329, 0.619, 1.000");
        values ( \
          "1.253814, 1.253814, 1.253814, 1.253814, 1.253814, 1.270109, 1.322287", \
          "1.253814, 1.253814, 1.253814, 1.253814, 1.253814, 1.269265, 1.321443", \
          "1.253814, 1.253814, 1.253814, 1.253814, 1.253814, 1.268325, 1.320503", \
          "1.253814, 1.253814, 1.253814, 1.253814, 1.253814, 1.266411, 1.318589", \
          "1.253814, 1.253814, 1.253814, 1.253814, 1.253814, 1.260766, 1.312944", \
          "1.253814, 1.253814, 1.253814, 1.253814, 1.253814, 1.253814, 1.303537", \
          "1.253814, 1.253814, 1.253814, 1.253814, 1.253814, 1.253814, 1.291177" \
        );
        }
      }
    }
    pg_pin(VSSE) {
      voltage_name : VSSE;
      pg_type : primary_ground;
    }
    pg_pin(VDDPE) {
      voltage_name : VDDPE;
      pg_type : primary_power;
    }
    pg_pin(VDDCE) {
      voltage_name : VDDCE;
      pg_type : primary_power;
    }
    /* Retention-Mode Leakage Power */
    leakage_power() {
      related_pg_pin : "VDDPE";
      when :"!RETN";
      value : 0.000e+00;
    }
    leakage_power() {
      related_pg_pin : "VDDCE";
      when :"!RETN";
      value : 0.703365;
    }
    /* Default Leakage Power */
    leakage_power() {
      related_pg_pin : "VDDPE";
      value : 0.275428;
    }
    leakage_power() {
      related_pg_pin : "VDDCE";
      value : 0.694415;
    }
  }
}
