#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Dec 19 10:43:02 2017
# Process ID: 22834
# Current directory: /home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1
# Command line: vivado -log conv_relu_pool.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source conv_relu_pool.tcl
# Log file: /home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/conv_relu_pool.vds
# Journal file: /home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source conv_relu_pool.tcl -notrace
Command: synth_design -top conv_relu_pool -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22848 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1212.547 ; gain = 67.000 ; free physical = 20106 ; free virtual = 57669
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'conv_relu_pool' [/home/nezin/Documents/ECE395A/vhdl/conv_relu_pool/conv_relu_pool.srcs/sources_1/new/conv_relu_pool.vhd:23]
	Parameter M bound to: 8 - type: integer 
	Parameter N bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'conv_layer_0' declared at '/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_0.vhd:9' bound to instance 'conv0' of component 'conv_layer_0' [/home/nezin/Documents/ECE395A/vhdl/conv_relu_pool/conv_relu_pool.srcs/sources_1/new/conv_relu_pool.vhd:74]
INFO: [Synth 8-638] synthesizing module 'conv_layer_0' [/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_0.vhd:19]
INFO: [Synth 8-3491] module 'conv_0' declared at '/home/nezin/Documents/ECE395A/vhdl/source/conv_0.vhd:9' bound to instance 'h0' of component 'conv_0' [/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_0.vhd:80]
INFO: [Synth 8-638] synthesizing module 'conv_0' [/home/nezin/Documents/ECE395A/vhdl/source/conv_0.vhd:18]
INFO: [Synth 8-3491] module 'fir128_0' declared at '/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-22834-nezin-desktop/realtime/fir128_0_stub.vhdl:5' bound to instance 'F' of component 'fir128_0' [/home/nezin/Documents/ECE395A/vhdl/source/conv_0.vhd:42]
INFO: [Synth 8-638] synthesizing module 'fir128_0' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-22834-nezin-desktop/realtime/fir128_0_stub.vhdl:20]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed. 
INFO: [Synth 8-256] done synthesizing module 'conv_0' (1#1) [/home/nezin/Documents/ECE395A/vhdl/source/conv_0.vhd:18]
INFO: [Synth 8-3491] module 'fifo_generator_0' declared at '/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-22834-nezin-desktop/realtime/fifo_generator_0_stub.vhdl:5' bound to instance 'fifo_128_1' of component 'fifo_generator_0' [/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_0.vhd:87]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_0' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-22834-nezin-desktop/realtime/fifo_generator_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'mux2_1_8' declared at '/home/nezin/Documents/ECE395A/vhdl/source/mux2_1.vhd:9' bound to instance 'mux_0' of component 'mux2_1_8' [/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_0.vhd:98]
INFO: [Synth 8-638] synthesizing module 'mux2_1_8' [/home/nezin/Documents/ECE395A/vhdl/source/mux2_1.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'mux2_1_8' (2#1) [/home/nezin/Documents/ECE395A/vhdl/source/mux2_1.vhd:17]
INFO: [Synth 8-3491] module 'mux2_1_1' declared at '/home/nezin/Documents/ECE395A/vhdl/source/mux2_1.vhd:28' bound to instance 'mux_1' of component 'mux2_1_1' [/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_0.vhd:104]
INFO: [Synth 8-638] synthesizing module 'mux2_1_1' [/home/nezin/Documents/ECE395A/vhdl/source/mux2_1.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'mux2_1_1' (3#1) [/home/nezin/Documents/ECE395A/vhdl/source/mux2_1.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'conv_layer_0' (4#1) [/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_0.vhd:19]
INFO: [Synth 8-3491] module 'conv_layer_1' declared at '/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_1.vhd:9' bound to instance 'conv1' of component 'conv_layer_1' [/home/nezin/Documents/ECE395A/vhdl/conv_relu_pool/conv_relu_pool.srcs/sources_1/new/conv_relu_pool.vhd:82]
INFO: [Synth 8-638] synthesizing module 'conv_layer_1' [/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_1.vhd:19]
INFO: [Synth 8-3491] module 'conv_1' declared at '/home/nezin/Documents/ECE395A/vhdl/source/conv_1.vhd:9' bound to instance 'h1' of component 'conv_1' [/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_1.vhd:81]
INFO: [Synth 8-638] synthesizing module 'conv_1' [/home/nezin/Documents/ECE395A/vhdl/source/conv_1.vhd:18]
INFO: [Synth 8-3491] module 'fir128_1' declared at '/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-22834-nezin-desktop/realtime/fir128_1_stub.vhdl:5' bound to instance 'F' of component 'fir128_1' [/home/nezin/Documents/ECE395A/vhdl/source/conv_1.vhd:42]
INFO: [Synth 8-638] synthesizing module 'fir128_1' [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-22834-nezin-desktop/realtime/fir128_1_stub.vhdl:20]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed. 
WARNING: [Synth 8-5863] Implementing Library version of Mod/Rem due to signed path. This typically leads to poor QOR. Check RTL to see if unsigned path for the operator is possible  [/home/nezin/Documents/ECE395A/vhdl/source/conv_1.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'conv_1' (5#1) [/home/nezin/Documents/ECE395A/vhdl/source/conv_1.vhd:18]
WARNING: [Synth 8-5640] Port 'data_count' is missing in component declaration [/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_1.vhd:34]
INFO: [Synth 8-3491] module 'fifo_generator_0' declared at '/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-22834-nezin-desktop/realtime/fifo_generator_0_stub.vhdl:5' bound to instance 'fifo_128_1' of component 'fifo_generator_0' [/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_1.vhd:88]
INFO: [Synth 8-3491] module 'mux2_1_8' declared at '/home/nezin/Documents/ECE395A/vhdl/source/mux2_1.vhd:9' bound to instance 'mux_0' of component 'mux2_1_8' [/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_1.vhd:99]
INFO: [Synth 8-3491] module 'mux2_1_1' declared at '/home/nezin/Documents/ECE395A/vhdl/source/mux2_1.vhd:28' bound to instance 'mux_1' of component 'mux2_1_1' [/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_1.vhd:105]
WARNING: [Synth 8-6014] Unused sequential element counter_signal_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_1.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'conv_layer_1' (6#1) [/home/nezin/Documents/ECE395A/vhdl/source/conv_layer_1.vhd:19]
	Parameter N bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'Relu' declared at '/home/nezin/Documents/ECE395A/vhdl/source/relu.vhd:11' bound to instance 'r' of component 'Relu' [/home/nezin/Documents/ECE395A/vhdl/conv_relu_pool/conv_relu_pool.srcs/sources_1/new/conv_relu_pool.vhd:93]
INFO: [Synth 8-638] synthesizing module 'Relu' [/home/nezin/Documents/ECE395A/vhdl/source/relu.vhd:19]
	Parameter N bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Relu' (7#1) [/home/nezin/Documents/ECE395A/vhdl/source/relu.vhd:19]
	Parameter N bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'maxpool2_1' declared at '/home/nezin/Documents/ECE395A/vhdl/source/maxpool_1.vhd:9' bound to instance 'mp' of component 'maxpool2_1' [/home/nezin/Documents/ECE395A/vhdl/conv_relu_pool/conv_relu_pool.srcs/sources_1/new/conv_relu_pool.vhd:101]
INFO: [Synth 8-638] synthesizing module 'maxpool2_1' [/home/nezin/Documents/ECE395A/vhdl/source/maxpool_1.vhd:19]
	Parameter N bound to: 24 - type: integer 
	Parameter N bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'downsample' declared at '/home/nezin/Documents/ECE395A/vhdl/source/downsample.vhd:10' bound to instance 'd2' of component 'downsample' [/home/nezin/Documents/ECE395A/vhdl/source/maxpool_1.vhd:31]
INFO: [Synth 8-638] synthesizing module 'downsample' [/home/nezin/Documents/ECE395A/vhdl/source/downsample.vhd:17]
	Parameter N bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'downsample' (8#1) [/home/nezin/Documents/ECE395A/vhdl/source/downsample.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'maxpool2_1' (9#1) [/home/nezin/Documents/ECE395A/vhdl/source/maxpool_1.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'conv_relu_pool' (10#1) [/home/nezin/Documents/ECE395A/vhdl/conv_relu_pool/conv_relu_pool.srcs/sources_1/new/conv_relu_pool.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1253.047 ; gain = 107.500 ; free physical = 20117 ; free virtual = 57681
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1253.047 ; gain = 107.500 ; free physical = 20117 ; free virtual = 57681
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-22834-nezin-desktop/dcp7/fifo_generator_0_in_context.xdc] for cell 'conv0/fifo_128_1'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-22834-nezin-desktop/dcp7/fifo_generator_0_in_context.xdc] for cell 'conv0/fifo_128_1'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-22834-nezin-desktop/dcp7/fifo_generator_0_in_context.xdc] for cell 'conv1/fifo_128_1'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-22834-nezin-desktop/dcp7/fifo_generator_0_in_context.xdc] for cell 'conv1/fifo_128_1'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-22834-nezin-desktop/dcp9/fir128_1_in_context.xdc] for cell 'conv1/h1/F'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-22834-nezin-desktop/dcp9/fir128_1_in_context.xdc] for cell 'conv1/h1/F'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-22834-nezin-desktop/dcp11/fir128_0_in_context.xdc] for cell 'conv0/h0/F'
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/.Xil/Vivado-22834-nezin-desktop/dcp11/fir128_0_in_context.xdc] for cell 'conv0/h0/F'
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1649.898 ; gain = 0.000 ; free physical = 19827 ; free virtual = 57391
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1649.898 ; gain = 504.352 ; free physical = 19947 ; free virtual = 57511
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1649.898 ; gain = 504.352 ; free physical = 19947 ; free virtual = 57511
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for conv0/fifo_128_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv0/h0/F. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv1/fifo_128_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for conv1/h1/F. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1649.898 ; gain = 504.352 ; free physical = 19948 ; free virtual = 57513
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "j" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "j" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "is_output_valid" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "is_output_valid" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1649.898 ; gain = 504.352 ; free physical = 19939 ; free virtual = 57503
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     24 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 8     
	               24 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input     24 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module conv_relu_pool 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module conv_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module mux2_1_8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mux2_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module conv_layer_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module conv_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
Module conv_layer_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module Relu 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module downsample 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module maxpool2_1 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'conv1/h1/init_reg[31:0]' into 'conv0/h0/init_reg[31:0]' [/home/nezin/Documents/ECE395A/vhdl/source/conv_1.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element conv1/h1/init_reg was removed.  [/home/nezin/Documents/ECE395A/vhdl/source/conv_1.vhd:62]
INFO: [Synth 8-5545] ROM "conv0/h0/j" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "conv0/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "conv0/is_output_valid" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "conv1/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "conv1/is_output_valid" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'conv0/h0/j_reg[6]' (FDRE) to 'conv0/h0/sel_reg[6]'
INFO: [Synth 8-3886] merging instance 'conv0/h0/j_reg[0]' (FDRE) to 'conv0/h0/sel_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv0/h0/j_reg[1]' (FDRE) to 'conv0/h0/sel_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv0/h0/j_reg[2]' (FDRE) to 'conv0/h0/sel_reg[2]'
INFO: [Synth 8-3886] merging instance 'conv0/h0/j_reg[3]' (FDRE) to 'conv0/h0/sel_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv0/h0/j_reg[4]' (FDRE) to 'conv0/h0/sel_reg[4]'
INFO: [Synth 8-3886] merging instance 'conv0/h0/j_reg[5]' (FDRE) to 'conv0/h0/sel_reg[5]'
INFO: [Synth 8-3886] merging instance 'conv0/h0/j_reg[7]' (FDRE) to 'conv0/h0/sel_reg[7]'
INFO: [Synth 8-3886] merging instance 'conv1/h1/j_reg[6]' (FDRE) to 'conv1/h1/sel_reg[6]'
INFO: [Synth 8-3886] merging instance 'conv1/h1/j_reg[7]' (FDRE) to 'conv1/h1/sel_reg[7]'
INFO: [Synth 8-3886] merging instance 'conv1/h1/j_reg[8]' (FDRE) to 'conv1/h1/j_reg[9]'
INFO: [Synth 8-3886] merging instance 'conv1/h1/j_reg[9]' (FDRE) to 'conv1/h1/j_reg[10]'
INFO: [Synth 8-3886] merging instance 'conv1/h1/j_reg[10]' (FDRE) to 'conv1/h1/j_reg[11]'
INFO: [Synth 8-3886] merging instance 'conv1/h1/j_reg[11]' (FDRE) to 'conv1/h1/j_reg[12]'
INFO: [Synth 8-3886] merging instance 'conv1/h1/j_reg[12]' (FDRE) to 'conv1/h1/j_reg[13]'
INFO: [Synth 8-3886] merging instance 'conv1/h1/j_reg[13]' (FDRE) to 'conv1/h1/j_reg[14]'
INFO: [Synth 8-3886] merging instance 'conv1/h1/j_reg[14]' (FDRE) to 'conv1/h1/j_reg[15]'
INFO: [Synth 8-3886] merging instance 'conv1/h1/j_reg[15]' (FDRE) to 'conv1/h1/j_reg[16]'
INFO: [Synth 8-3886] merging instance 'conv1/h1/j_reg[16]' (FDRE) to 'conv1/h1/j_reg[17]'
INFO: [Synth 8-3886] merging instance 'conv1/h1/j_reg[17]' (FDRE) to 'conv1/h1/j_reg[18]'
INFO: [Synth 8-3886] merging instance 'conv1/h1/j_reg[18]' (FDRE) to 'conv1/h1/j_reg[19]'
INFO: [Synth 8-3886] merging instance 'conv1/h1/j_reg[19]' (FDRE) to 'conv1/h1/j_reg[20]'
INFO: [Synth 8-3886] merging instance 'conv1/h1/j_reg[20]' (FDRE) to 'conv1/h1/j_reg[21]'
INFO: [Synth 8-3886] merging instance 'conv1/h1/j_reg[21]' (FDRE) to 'conv1/h1/j_reg[22]'
INFO: [Synth 8-3886] merging instance 'conv1/h1/j_reg[22]' (FDRE) to 'conv1/h1/j_reg[23]'
INFO: [Synth 8-3886] merging instance 'conv1/h1/j_reg[23]' (FDRE) to 'conv1/h1/j_reg[24]'
INFO: [Synth 8-3886] merging instance 'conv1/h1/j_reg[24]' (FDRE) to 'conv1/h1/j_reg[25]'
INFO: [Synth 8-3886] merging instance 'conv1/h1/j_reg[25]' (FDRE) to 'conv1/h1/j_reg[26]'
INFO: [Synth 8-3886] merging instance 'conv1/h1/j_reg[26]' (FDRE) to 'conv1/h1/j_reg[27]'
INFO: [Synth 8-3886] merging instance 'conv1/h1/j_reg[27]' (FDRE) to 'conv1/h1/j_reg[28]'
INFO: [Synth 8-3886] merging instance 'conv1/h1/j_reg[28]' (FDRE) to 'conv1/h1/j_reg[29]'
INFO: [Synth 8-3886] merging instance 'conv1/h1/j_reg[29]' (FDRE) to 'conv1/h1/j_reg[30]'
INFO: [Synth 8-3886] merging instance 'conv1/h1/j_reg[30]' (FDRE) to 'conv1/h1/j_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv1/h1/j_reg[31] )
INFO: [Synth 8-3886] merging instance 'conv1/h1/j_reg[0]' (FDRE) to 'conv1/h1/sel_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv1/h1/j_reg[1]' (FDRE) to 'conv1/h1/sel_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv1/h1/j_reg[2]' (FDRE) to 'conv1/h1/sel_reg[2]'
INFO: [Synth 8-3886] merging instance 'conv1/h1/j_reg[3]' (FDRE) to 'conv1/h1/sel_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv1/h1/j_reg[4]' (FDRE) to 'conv1/h1/sel_reg[4]'
INFO: [Synth 8-3886] merging instance 'conv1/h1/j_reg[5]' (FDRE) to 'conv1/h1/sel_reg[5]'
INFO: [Synth 8-3886] merging instance 'conv0/h0/init_reg[30]' (FD) to 'conv0/h0/init_reg[31]'
INFO: [Synth 8-3886] merging instance 'conv0/h0/init_reg[31]' (FD) to 'conv0/h0/init_reg[29]'
INFO: [Synth 8-3886] merging instance 'conv0/h0/init_reg[29]' (FD) to 'conv0/h0/init_reg[28]'
INFO: [Synth 8-3886] merging instance 'conv0/h0/init_reg[28]' (FD) to 'conv0/h0/init_reg[27]'
INFO: [Synth 8-3886] merging instance 'conv0/h0/init_reg[27]' (FD) to 'conv0/h0/init_reg[26]'
INFO: [Synth 8-3886] merging instance 'conv0/h0/init_reg[26]' (FD) to 'conv0/h0/init_reg[25]'
INFO: [Synth 8-3886] merging instance 'conv0/h0/init_reg[25]' (FD) to 'conv0/h0/init_reg[24]'
INFO: [Synth 8-3886] merging instance 'conv0/h0/init_reg[24]' (FD) to 'conv0/h0/init_reg[23]'
INFO: [Synth 8-3886] merging instance 'conv0/h0/init_reg[23]' (FD) to 'conv0/h0/init_reg[22]'
INFO: [Synth 8-3886] merging instance 'conv0/h0/init_reg[22]' (FD) to 'conv0/h0/init_reg[21]'
INFO: [Synth 8-3886] merging instance 'conv0/h0/init_reg[21]' (FD) to 'conv0/h0/init_reg[20]'
INFO: [Synth 8-3886] merging instance 'conv0/h0/init_reg[20]' (FD) to 'conv0/h0/init_reg[19]'
INFO: [Synth 8-3886] merging instance 'conv0/h0/init_reg[19]' (FD) to 'conv0/h0/init_reg[18]'
INFO: [Synth 8-3886] merging instance 'conv0/h0/init_reg[18]' (FD) to 'conv0/h0/init_reg[17]'
INFO: [Synth 8-3886] merging instance 'conv0/h0/init_reg[17]' (FD) to 'conv0/h0/init_reg[16]'
INFO: [Synth 8-3886] merging instance 'conv0/h0/init_reg[16]' (FD) to 'conv0/h0/init_reg[15]'
INFO: [Synth 8-3886] merging instance 'conv0/h0/init_reg[15]' (FD) to 'conv0/h0/init_reg[14]'
INFO: [Synth 8-3886] merging instance 'conv0/h0/init_reg[14]' (FD) to 'conv0/h0/init_reg[13]'
INFO: [Synth 8-3886] merging instance 'conv0/h0/init_reg[13]' (FD) to 'conv0/h0/init_reg[12]'
INFO: [Synth 8-3886] merging instance 'conv0/h0/init_reg[12]' (FD) to 'conv0/h0/init_reg[11]'
INFO: [Synth 8-3886] merging instance 'conv0/h0/init_reg[11]' (FD) to 'conv0/h0/init_reg[10]'
INFO: [Synth 8-3886] merging instance 'conv0/h0/init_reg[10]' (FD) to 'conv0/h0/init_reg[9]'
INFO: [Synth 8-3886] merging instance 'conv0/h0/init_reg[9]' (FD) to 'conv0/h0/init_reg[8]'
INFO: [Synth 8-3886] merging instance 'conv0/h0/init_reg[8]' (FD) to 'conv0/h0/init_reg[7]'
INFO: [Synth 8-3886] merging instance 'conv0/h0/init_reg[7]' (FD) to 'conv0/h0/init_reg[6]'
INFO: [Synth 8-3886] merging instance 'conv0/h0/init_reg[6]' (FD) to 'conv0/h0/init_reg[5]'
INFO: [Synth 8-3886] merging instance 'conv0/h0/init_reg[5]' (FD) to 'conv0/h0/init_reg[4]'
INFO: [Synth 8-3886] merging instance 'conv0/h0/init_reg[4]' (FD) to 'conv0/h0/init_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv0/h0/init_reg[3]' (FD) to 'conv0/h0/init_reg[2]'
INFO: [Synth 8-3886] merging instance 'conv0/h0/init_reg[2]' (FD) to 'conv0/h0/init_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\conv0/h0/init_reg[1] )
WARNING: [Synth 8-3332] Sequential element (conv0/h0/i_reg[31]) is unused and will be removed from module conv_relu_pool.
WARNING: [Synth 8-3332] Sequential element (conv0/h0/i_reg[30]) is unused and will be removed from module conv_relu_pool.
WARNING: [Synth 8-3332] Sequential element (conv0/h0/i_reg[29]) is unused and will be removed from module conv_relu_pool.
WARNING: [Synth 8-3332] Sequential element (conv0/h0/i_reg[28]) is unused and will be removed from module conv_relu_pool.
WARNING: [Synth 8-3332] Sequential element (conv0/h0/i_reg[27]) is unused and will be removed from module conv_relu_pool.
WARNING: [Synth 8-3332] Sequential element (conv0/h0/i_reg[26]) is unused and will be removed from module conv_relu_pool.
WARNING: [Synth 8-3332] Sequential element (conv0/h0/i_reg[25]) is unused and will be removed from module conv_relu_pool.
WARNING: [Synth 8-3332] Sequential element (conv0/h0/i_reg[24]) is unused and will be removed from module conv_relu_pool.
WARNING: [Synth 8-3332] Sequential element (conv0/h0/i_reg[23]) is unused and will be removed from module conv_relu_pool.
WARNING: [Synth 8-3332] Sequential element (conv0/h0/i_reg[22]) is unused and will be removed from module conv_relu_pool.
WARNING: [Synth 8-3332] Sequential element (conv0/h0/i_reg[21]) is unused and will be removed from module conv_relu_pool.
WARNING: [Synth 8-3332] Sequential element (conv0/h0/i_reg[20]) is unused and will be removed from module conv_relu_pool.
WARNING: [Synth 8-3332] Sequential element (conv0/h0/i_reg[19]) is unused and will be removed from module conv_relu_pool.
WARNING: [Synth 8-3332] Sequential element (conv0/h0/i_reg[18]) is unused and will be removed from module conv_relu_pool.
WARNING: [Synth 8-3332] Sequential element (conv0/h0/i_reg[17]) is unused and will be removed from module conv_relu_pool.
WARNING: [Synth 8-3332] Sequential element (conv0/h0/i_reg[16]) is unused and will be removed from module conv_relu_pool.
WARNING: [Synth 8-3332] Sequential element (conv0/h0/i_reg[15]) is unused and will be removed from module conv_relu_pool.
WARNING: [Synth 8-3332] Sequential element (conv0/h0/i_reg[14]) is unused and will be removed from module conv_relu_pool.
WARNING: [Synth 8-3332] Sequential element (conv0/h0/i_reg[13]) is unused and will be removed from module conv_relu_pool.
WARNING: [Synth 8-3332] Sequential element (conv0/h0/i_reg[12]) is unused and will be removed from module conv_relu_pool.
WARNING: [Synth 8-3332] Sequential element (conv0/h0/i_reg[11]) is unused and will be removed from module conv_relu_pool.
WARNING: [Synth 8-3332] Sequential element (conv0/h0/i_reg[10]) is unused and will be removed from module conv_relu_pool.
WARNING: [Synth 8-3332] Sequential element (conv0/h0/i_reg[9]) is unused and will be removed from module conv_relu_pool.
WARNING: [Synth 8-3332] Sequential element (conv0/h0/i_reg[8]) is unused and will be removed from module conv_relu_pool.
WARNING: [Synth 8-3332] Sequential element (conv0/h0/i_reg[7]) is unused and will be removed from module conv_relu_pool.
WARNING: [Synth 8-3332] Sequential element (conv0/h0/init_reg[1]) is unused and will be removed from module conv_relu_pool.
WARNING: [Synth 8-3332] Sequential element (conv1/h1/i_reg[31]) is unused and will be removed from module conv_relu_pool.
WARNING: [Synth 8-3332] Sequential element (conv1/h1/i_reg[30]) is unused and will be removed from module conv_relu_pool.
WARNING: [Synth 8-3332] Sequential element (conv1/h1/i_reg[29]) is unused and will be removed from module conv_relu_pool.
WARNING: [Synth 8-3332] Sequential element (conv1/h1/i_reg[28]) is unused and will be removed from module conv_relu_pool.
WARNING: [Synth 8-3332] Sequential element (conv1/h1/i_reg[27]) is unused and will be removed from module conv_relu_pool.
WARNING: [Synth 8-3332] Sequential element (conv1/h1/i_reg[26]) is unused and will be removed from module conv_relu_pool.
WARNING: [Synth 8-3332] Sequential element (conv1/h1/i_reg[25]) is unused and will be removed from module conv_relu_pool.
WARNING: [Synth 8-3332] Sequential element (conv1/h1/i_reg[24]) is unused and will be removed from module conv_relu_pool.
WARNING: [Synth 8-3332] Sequential element (conv1/h1/i_reg[23]) is unused and will be removed from module conv_relu_pool.
WARNING: [Synth 8-3332] Sequential element (conv1/h1/i_reg[22]) is unused and will be removed from module conv_relu_pool.
WARNING: [Synth 8-3332] Sequential element (conv1/h1/i_reg[21]) is unused and will be removed from module conv_relu_pool.
WARNING: [Synth 8-3332] Sequential element (conv1/h1/i_reg[20]) is unused and will be removed from module conv_relu_pool.
WARNING: [Synth 8-3332] Sequential element (conv1/h1/i_reg[19]) is unused and will be removed from module conv_relu_pool.
WARNING: [Synth 8-3332] Sequential element (conv1/h1/i_reg[18]) is unused and will be removed from module conv_relu_pool.
WARNING: [Synth 8-3332] Sequential element (conv1/h1/i_reg[17]) is unused and will be removed from module conv_relu_pool.
WARNING: [Synth 8-3332] Sequential element (conv1/h1/i_reg[16]) is unused and will be removed from module conv_relu_pool.
WARNING: [Synth 8-3332] Sequential element (conv1/h1/i_reg[15]) is unused and will be removed from module conv_relu_pool.
WARNING: [Synth 8-3332] Sequential element (conv1/h1/i_reg[14]) is unused and will be removed from module conv_relu_pool.
WARNING: [Synth 8-3332] Sequential element (conv1/h1/i_reg[13]) is unused and will be removed from module conv_relu_pool.
WARNING: [Synth 8-3332] Sequential element (conv1/h1/i_reg[12]) is unused and will be removed from module conv_relu_pool.
WARNING: [Synth 8-3332] Sequential element (conv1/h1/i_reg[11]) is unused and will be removed from module conv_relu_pool.
WARNING: [Synth 8-3332] Sequential element (conv1/h1/i_reg[10]) is unused and will be removed from module conv_relu_pool.
WARNING: [Synth 8-3332] Sequential element (conv1/h1/i_reg[9]) is unused and will be removed from module conv_relu_pool.
WARNING: [Synth 8-3332] Sequential element (conv1/h1/i_reg[8]) is unused and will be removed from module conv_relu_pool.
WARNING: [Synth 8-3332] Sequential element (conv1/h1/i_reg[7]) is unused and will be removed from module conv_relu_pool.
WARNING: [Synth 8-3332] Sequential element (conv1/h1/j_reg[31]) is unused and will be removed from module conv_relu_pool.
WARNING: [Synth 8-3332] Sequential element (conv1/h1/sel_reg[7]) is unused and will be removed from module conv_relu_pool.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1649.898 ; gain = 504.352 ; free physical = 19922 ; free virtual = 57486
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1649.898 ; gain = 504.352 ; free physical = 19793 ; free virtual = 57357
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1649.898 ; gain = 504.352 ; free physical = 19792 ; free virtual = 57356
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1649.898 ; gain = 504.352 ; free physical = 19791 ; free virtual = 57355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1649.898 ; gain = 504.352 ; free physical = 19791 ; free virtual = 57355
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1649.898 ; gain = 504.352 ; free physical = 19791 ; free virtual = 57355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1649.898 ; gain = 504.352 ; free physical = 19791 ; free virtual = 57355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1649.898 ; gain = 504.352 ; free physical = 19791 ; free virtual = 57355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1649.898 ; gain = 504.352 ; free physical = 19791 ; free virtual = 57355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1649.898 ; gain = 504.352 ; free physical = 19791 ; free virtual = 57355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |fifo_generator_0 |         2|
|2     |fir128_0         |         1|
|3     |fir128_1         |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |fifo_generator_0_bbox   |     1|
|2     |fifo_generator_0_bbox_0 |     1|
|3     |fir128_0_bbox           |     1|
|4     |fir128_1_bbox           |     1|
|5     |BUFG                    |     1|
|6     |CARRY4                  |    56|
|7     |LUT1                    |    39|
|8     |LUT2                    |   149|
|9     |LUT3                    |    96|
|10    |LUT4                    |   124|
|11    |LUT5                    |    62|
|12    |LUT6                    |    51|
|13    |FDRE                    |   180|
|14    |IBUF                    |    10|
|15    |OBUF                    |    25|
+------+------------------------+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |   885|
|2     |  conv0  |conv_layer_0 |   410|
|3     |    h0   |conv_0       |   213|
|4     |  conv1  |conv_layer_1 |   309|
|5     |    h1   |conv_1       |   112|
|6     |  mp     |maxpool2_1   |   130|
|7     |    d2   |downsample   |    98|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1649.898 ; gain = 504.352 ; free physical = 19791 ; free virtual = 57355
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 54 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1649.898 ; gain = 107.500 ; free physical = 19845 ; free virtual = 57409
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1649.898 ; gain = 504.352 ; free physical = 19845 ; free virtual = 57409
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 66 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

131 Infos, 59 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1657.906 ; gain = 532.941 ; free physical = 19811 ; free virtual = 57375
INFO: [Common 17-1381] The checkpoint '/home/nezin/Documents/ECE395A/vhdl/conv_2_layer/conv_2_layer.runs/synth_1/conv_relu_pool.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1681.918 ; gain = 0.000 ; free physical = 19810 ; free virtual = 57374
INFO: [Common 17-206] Exiting Vivado at Tue Dec 19 10:43:39 2017...
