# Reading pref.tcl
# ERROR: No extended dataflow license exists
# do Mux_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+F:/ADPII/Mux {F:/ADPII/Mux/Mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:53:28 on May 30,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/ADPII/Mux" F:/ADPII/Mux/Mux.v 
# -- Compiling module Mux
# 
# Top level modules:
# 	Mux
# End time: 11:53:28 on May 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/ADPII/Mux/simulation/modelsim {F:/ADPII/Mux/simulation/modelsim/Mux.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:53:31 on May 30,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/ADPII/Mux/simulation/modelsim" F:/ADPII/Mux/simulation/modelsim/Mux.vt 
# -- Compiling module Mux_vlg_tst
# 
# Top level modules:
# 	Mux_vlg_tst
# End time: 11:53:31 on May 30,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  Mux_vlg_tst
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" Mux_vlg_tst 
# Start time: 11:53:31 on May 30,2023
# Loading work.Mux_vlg_tst
# Loading work.Mux
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
restart
run
# Running testbench
run
restart
run
# Running testbench
run
run
run
restart
run
# Running testbench
run
run
# End time: 13:15:12 on May 30,2023, Elapsed time: 1:21:41
# Errors: 0, Warnings: 0
