Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Jan 18 08:54:44 2023
| Host         : DESKTOP-ROSU00D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    56          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (56)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (105)
5. checking no_input_delay (1)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (56)
-------------------------
 There are 56 register/latch pins with no clock driven by root clock pin: clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (105)
--------------------------------------------------
 There are 105 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     79.951        0.000                      0                   21        0.216        0.000                      0                   21       41.160        0.000                       0                    12  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        79.951        0.000                      0                   21        0.216        0.000                      0                   21       41.160        0.000                       0                    12  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       79.951ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.216ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.951ns  (required time - arrival time)
  Source:                 clk_div_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 0.842ns (30.125%)  route 1.953ns (69.875%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.562     5.089    src_clk_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  clk_div_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.419     5.508 r  clk_div_cnt_reg[8]/Q
                         net (fo=3, routed)           0.887     6.395    clk_div_cnt_reg[8]
    SLICE_X17Y46         LUT6 (Prop_lut6_I5_O)        0.299     6.694 r  clk_i_2/O
                         net (fo=2, routed)           0.507     7.201    clk_i_2_n_0
    SLICE_X16Y46         LUT5 (Prop_lut5_I3_O)        0.124     7.325 r  clk_div_cnt[9]_i_1/O
                         net (fo=10, routed)          0.559     7.884    clear
    SLICE_X18Y46         FDRE                                         r  clk_div_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  src_clk (IN)
                         net (fo=0)                   0.000    83.330    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.443    88.121    src_clk_IBUF_BUFG
    SLICE_X18Y46         FDRE                                         r  clk_div_cnt_reg[0]/C
                         clock pessimism              0.273    88.394    
                         clock uncertainty           -0.035    88.359    
    SLICE_X18Y46         FDRE (Setup_fdre_C_R)       -0.524    87.835    clk_div_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         87.835    
                         arrival time                          -7.884    
  -------------------------------------------------------------------
                         slack                                 79.951    

Slack (MET) :             79.951ns  (required time - arrival time)
  Source:                 clk_div_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 0.842ns (30.125%)  route 1.953ns (69.875%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.562     5.089    src_clk_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  clk_div_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.419     5.508 r  clk_div_cnt_reg[8]/Q
                         net (fo=3, routed)           0.887     6.395    clk_div_cnt_reg[8]
    SLICE_X17Y46         LUT6 (Prop_lut6_I5_O)        0.299     6.694 r  clk_i_2/O
                         net (fo=2, routed)           0.507     7.201    clk_i_2_n_0
    SLICE_X16Y46         LUT5 (Prop_lut5_I3_O)        0.124     7.325 r  clk_div_cnt[9]_i_1/O
                         net (fo=10, routed)          0.559     7.884    clear
    SLICE_X18Y46         FDRE                                         r  clk_div_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  src_clk (IN)
                         net (fo=0)                   0.000    83.330    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.443    88.121    src_clk_IBUF_BUFG
    SLICE_X18Y46         FDRE                                         r  clk_div_cnt_reg[1]/C
                         clock pessimism              0.273    88.394    
                         clock uncertainty           -0.035    88.359    
    SLICE_X18Y46         FDRE (Setup_fdre_C_R)       -0.524    87.835    clk_div_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         87.835    
                         arrival time                          -7.884    
  -------------------------------------------------------------------
                         slack                                 79.951    

Slack (MET) :             80.065ns  (required time - arrival time)
  Source:                 clk_div_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.779ns  (logic 0.842ns (30.304%)  route 1.937ns (69.696%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.562     5.089    src_clk_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  clk_div_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.419     5.508 r  clk_div_cnt_reg[8]/Q
                         net (fo=3, routed)           0.887     6.395    clk_div_cnt_reg[8]
    SLICE_X17Y46         LUT6 (Prop_lut6_I5_O)        0.299     6.694 r  clk_i_2/O
                         net (fo=2, routed)           0.507     7.201    clk_i_2_n_0
    SLICE_X16Y46         LUT5 (Prop_lut5_I3_O)        0.124     7.325 r  clk_div_cnt[9]_i_1/O
                         net (fo=10, routed)          0.543     7.868    clear
    SLICE_X16Y46         FDRE                                         r  clk_div_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  src_clk (IN)
                         net (fo=0)                   0.000    83.330    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.443    88.121    src_clk_IBUF_BUFG
    SLICE_X16Y46         FDRE                                         r  clk_div_cnt_reg[2]/C
                         clock pessimism              0.276    88.397    
                         clock uncertainty           -0.035    88.362    
    SLICE_X16Y46         FDRE (Setup_fdre_C_R)       -0.429    87.933    clk_div_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         87.933    
                         arrival time                          -7.868    
  -------------------------------------------------------------------
                         slack                                 80.065    

Slack (MET) :             80.065ns  (required time - arrival time)
  Source:                 clk_div_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.779ns  (logic 0.842ns (30.304%)  route 1.937ns (69.696%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.562     5.089    src_clk_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  clk_div_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.419     5.508 r  clk_div_cnt_reg[8]/Q
                         net (fo=3, routed)           0.887     6.395    clk_div_cnt_reg[8]
    SLICE_X17Y46         LUT6 (Prop_lut6_I5_O)        0.299     6.694 r  clk_i_2/O
                         net (fo=2, routed)           0.507     7.201    clk_i_2_n_0
    SLICE_X16Y46         LUT5 (Prop_lut5_I3_O)        0.124     7.325 r  clk_div_cnt[9]_i_1/O
                         net (fo=10, routed)          0.543     7.868    clear
    SLICE_X16Y46         FDRE                                         r  clk_div_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  src_clk (IN)
                         net (fo=0)                   0.000    83.330    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.443    88.121    src_clk_IBUF_BUFG
    SLICE_X16Y46         FDRE                                         r  clk_div_cnt_reg[3]/C
                         clock pessimism              0.276    88.397    
                         clock uncertainty           -0.035    88.362    
    SLICE_X16Y46         FDRE (Setup_fdre_C_R)       -0.429    87.933    clk_div_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         87.933    
                         arrival time                          -7.868    
  -------------------------------------------------------------------
                         slack                                 80.065    

Slack (MET) :             80.065ns  (required time - arrival time)
  Source:                 clk_div_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.779ns  (logic 0.842ns (30.304%)  route 1.937ns (69.696%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.562     5.089    src_clk_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  clk_div_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.419     5.508 r  clk_div_cnt_reg[8]/Q
                         net (fo=3, routed)           0.887     6.395    clk_div_cnt_reg[8]
    SLICE_X17Y46         LUT6 (Prop_lut6_I5_O)        0.299     6.694 r  clk_i_2/O
                         net (fo=2, routed)           0.507     7.201    clk_i_2_n_0
    SLICE_X16Y46         LUT5 (Prop_lut5_I3_O)        0.124     7.325 r  clk_div_cnt[9]_i_1/O
                         net (fo=10, routed)          0.543     7.868    clear
    SLICE_X16Y46         FDRE                                         r  clk_div_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  src_clk (IN)
                         net (fo=0)                   0.000    83.330    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.443    88.121    src_clk_IBUF_BUFG
    SLICE_X16Y46         FDRE                                         r  clk_div_cnt_reg[4]/C
                         clock pessimism              0.276    88.397    
                         clock uncertainty           -0.035    88.362    
    SLICE_X16Y46         FDRE (Setup_fdre_C_R)       -0.429    87.933    clk_div_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         87.933    
                         arrival time                          -7.868    
  -------------------------------------------------------------------
                         slack                                 80.065    

Slack (MET) :             80.065ns  (required time - arrival time)
  Source:                 clk_div_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.779ns  (logic 0.842ns (30.304%)  route 1.937ns (69.696%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.562     5.089    src_clk_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  clk_div_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.419     5.508 r  clk_div_cnt_reg[8]/Q
                         net (fo=3, routed)           0.887     6.395    clk_div_cnt_reg[8]
    SLICE_X17Y46         LUT6 (Prop_lut6_I5_O)        0.299     6.694 r  clk_i_2/O
                         net (fo=2, routed)           0.507     7.201    clk_i_2_n_0
    SLICE_X16Y46         LUT5 (Prop_lut5_I3_O)        0.124     7.325 r  clk_div_cnt[9]_i_1/O
                         net (fo=10, routed)          0.543     7.868    clear
    SLICE_X16Y46         FDRE                                         r  clk_div_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  src_clk (IN)
                         net (fo=0)                   0.000    83.330    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.443    88.121    src_clk_IBUF_BUFG
    SLICE_X16Y46         FDRE                                         r  clk_div_cnt_reg[5]/C
                         clock pessimism              0.276    88.397    
                         clock uncertainty           -0.035    88.362    
    SLICE_X16Y46         FDRE (Setup_fdre_C_R)       -0.429    87.933    clk_div_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         87.933    
                         arrival time                          -7.868    
  -------------------------------------------------------------------
                         slack                                 80.065    

Slack (MET) :             80.091ns  (required time - arrival time)
  Source:                 clk_div_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.774ns  (logic 0.842ns (30.351%)  route 1.932ns (69.649%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.562     5.089    src_clk_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  clk_div_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.419     5.508 r  clk_div_cnt_reg[8]/Q
                         net (fo=3, routed)           0.887     6.395    clk_div_cnt_reg[8]
    SLICE_X17Y46         LUT6 (Prop_lut6_I5_O)        0.299     6.694 r  clk_i_2/O
                         net (fo=2, routed)           0.507     7.201    clk_i_2_n_0
    SLICE_X16Y46         LUT5 (Prop_lut5_I3_O)        0.124     7.325 r  clk_div_cnt[9]_i_1/O
                         net (fo=10, routed)          0.539     7.863    clear
    SLICE_X17Y46         FDRE                                         r  clk_div_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  src_clk (IN)
                         net (fo=0)                   0.000    83.330    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.443    88.121    src_clk_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  clk_div_cnt_reg[6]/C
                         clock pessimism              0.298    88.419    
                         clock uncertainty           -0.035    88.384    
    SLICE_X17Y46         FDRE (Setup_fdre_C_R)       -0.429    87.955    clk_div_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         87.955    
                         arrival time                          -7.863    
  -------------------------------------------------------------------
                         slack                                 80.091    

Slack (MET) :             80.091ns  (required time - arrival time)
  Source:                 clk_div_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.774ns  (logic 0.842ns (30.351%)  route 1.932ns (69.649%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.562     5.089    src_clk_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  clk_div_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.419     5.508 r  clk_div_cnt_reg[8]/Q
                         net (fo=3, routed)           0.887     6.395    clk_div_cnt_reg[8]
    SLICE_X17Y46         LUT6 (Prop_lut6_I5_O)        0.299     6.694 r  clk_i_2/O
                         net (fo=2, routed)           0.507     7.201    clk_i_2_n_0
    SLICE_X16Y46         LUT5 (Prop_lut5_I3_O)        0.124     7.325 r  clk_div_cnt[9]_i_1/O
                         net (fo=10, routed)          0.539     7.863    clear
    SLICE_X17Y46         FDRE                                         r  clk_div_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  src_clk (IN)
                         net (fo=0)                   0.000    83.330    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.443    88.121    src_clk_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  clk_div_cnt_reg[7]/C
                         clock pessimism              0.298    88.419    
                         clock uncertainty           -0.035    88.384    
    SLICE_X17Y46         FDRE (Setup_fdre_C_R)       -0.429    87.955    clk_div_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         87.955    
                         arrival time                          -7.863    
  -------------------------------------------------------------------
                         slack                                 80.091    

Slack (MET) :             80.091ns  (required time - arrival time)
  Source:                 clk_div_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.774ns  (logic 0.842ns (30.351%)  route 1.932ns (69.649%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.562     5.089    src_clk_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  clk_div_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.419     5.508 r  clk_div_cnt_reg[8]/Q
                         net (fo=3, routed)           0.887     6.395    clk_div_cnt_reg[8]
    SLICE_X17Y46         LUT6 (Prop_lut6_I5_O)        0.299     6.694 r  clk_i_2/O
                         net (fo=2, routed)           0.507     7.201    clk_i_2_n_0
    SLICE_X16Y46         LUT5 (Prop_lut5_I3_O)        0.124     7.325 r  clk_div_cnt[9]_i_1/O
                         net (fo=10, routed)          0.539     7.863    clear
    SLICE_X17Y46         FDRE                                         r  clk_div_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  src_clk (IN)
                         net (fo=0)                   0.000    83.330    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.443    88.121    src_clk_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  clk_div_cnt_reg[8]/C
                         clock pessimism              0.298    88.419    
                         clock uncertainty           -0.035    88.384    
    SLICE_X17Y46         FDRE (Setup_fdre_C_R)       -0.429    87.955    clk_div_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         87.955    
                         arrival time                          -7.863    
  -------------------------------------------------------------------
                         slack                                 80.091    

Slack (MET) :             80.091ns  (required time - arrival time)
  Source:                 clk_div_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.774ns  (logic 0.842ns (30.351%)  route 1.932ns (69.649%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 88.121 - 83.330 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.562     5.089    src_clk_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  clk_div_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.419     5.508 r  clk_div_cnt_reg[8]/Q
                         net (fo=3, routed)           0.887     6.395    clk_div_cnt_reg[8]
    SLICE_X17Y46         LUT6 (Prop_lut6_I5_O)        0.299     6.694 r  clk_i_2/O
                         net (fo=2, routed)           0.507     7.201    clk_i_2_n_0
    SLICE_X16Y46         LUT5 (Prop_lut5_I3_O)        0.124     7.325 r  clk_div_cnt[9]_i_1/O
                         net (fo=10, routed)          0.539     7.863    clear
    SLICE_X17Y46         FDRE                                         r  clk_div_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  src_clk (IN)
                         net (fo=0)                   0.000    83.330    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.443    88.121    src_clk_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  clk_div_cnt_reg[9]/C
                         clock pessimism              0.298    88.419    
                         clock uncertainty           -0.035    88.384    
    SLICE_X17Y46         FDRE (Setup_fdre_C_R)       -0.429    87.955    clk_div_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         87.955    
                         arrival time                          -7.863    
  -------------------------------------------------------------------
                         slack                                 80.091    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 clk_div_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.560     1.450    src_clk_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  clk_div_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clk_div_cnt_reg[9]/Q
                         net (fo=2, routed)           0.122     1.713    clk_div_cnt_reg[9]
    SLICE_X17Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.758 r  clk_div_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     1.758    p_0_in[9]
    SLICE_X17Y46         FDRE                                         r  clk_div_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.831     1.965    src_clk_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  clk_div_cnt_reg[9]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X17Y46         FDRE (Hold_fdre_C_D)         0.092     1.542    clk_div_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 clk_div_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.419%)  route 0.162ns (46.581%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.560     1.450    src_clk_IBUF_BUFG
    SLICE_X16Y46         FDRE                                         r  clk_div_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clk_div_cnt_reg[5]/Q
                         net (fo=6, routed)           0.162     1.753    clk_div_cnt_reg[5]
    SLICE_X17Y46         LUT3 (Prop_lut3_I2_O)        0.045     1.798 r  clk_div_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.798    p_0_in[6]
    SLICE_X17Y46         FDRE                                         r  clk_div_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.831     1.965    src_clk_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  clk_div_cnt_reg[6]/C
                         clock pessimism             -0.502     1.463    
    SLICE_X17Y46         FDRE (Hold_fdre_C_D)         0.092     1.555    clk_div_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.775%)  route 0.188ns (50.225%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.560     1.450    src_clk_IBUF_BUFG
    SLICE_X16Y46         FDRE                                         r  clk_div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDRE (Prop_fdre_C_Q)         0.141     1.591 f  clk_div_cnt_reg[2]/Q
                         net (fo=7, routed)           0.188     1.778    clk_div_cnt_reg[2]
    SLICE_X16Y45         LUT5 (Prop_lut5_I4_O)        0.045     1.823 r  clk_i_1/O
                         net (fo=1, routed)           0.000     1.823    clk_i_1_n_0
    SLICE_X16Y45         FDRE                                         r  clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.831     1.965    src_clk_IBUF_BUFG
    SLICE_X16Y45         FDRE                                         r  clk_reg/C
                         clock pessimism             -0.499     1.466    
    SLICE_X16Y45         FDRE (Hold_fdre_C_D)         0.091     1.557    clk_reg
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 clk_div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.560%)  route 0.175ns (48.440%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.560     1.450    src_clk_IBUF_BUFG
    SLICE_X16Y46         FDRE                                         r  clk_div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clk_div_cnt_reg[4]/Q
                         net (fo=4, routed)           0.175     1.766    clk_div_cnt_reg[4]
    SLICE_X16Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.811 r  clk_div_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.811    p_0_in[5]
    SLICE_X16Y46         FDRE                                         r  clk_div_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.831     1.965    src_clk_IBUF_BUFG
    SLICE_X16Y46         FDRE                                         r  clk_div_cnt_reg[5]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X16Y46         FDRE (Hold_fdre_C_D)         0.092     1.542    clk_div_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 clk_div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.183ns (48.175%)  route 0.197ns (51.825%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.560     1.450    src_clk_IBUF_BUFG
    SLICE_X16Y46         FDRE                                         r  clk_div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clk_div_cnt_reg[2]/Q
                         net (fo=7, routed)           0.197     1.788    clk_div_cnt_reg[2]
    SLICE_X16Y46         LUT4 (Prop_lut4_I1_O)        0.042     1.830 r  clk_div_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.830    clk_div_cnt[3]_i_1_n_0
    SLICE_X16Y46         FDRE                                         r  clk_div_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.831     1.965    src_clk_IBUF_BUFG
    SLICE_X16Y46         FDRE                                         r  clk_div_cnt_reg[3]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X16Y46         FDRE (Hold_fdre_C_D)         0.107     1.557    clk_div_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 clk_div_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.230ns (57.704%)  route 0.169ns (42.296%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.560     1.450    src_clk_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  clk_div_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.128     1.578 r  clk_div_cnt_reg[8]/Q
                         net (fo=3, routed)           0.169     1.746    clk_div_cnt_reg[8]
    SLICE_X17Y46         LUT5 (Prop_lut5_I0_O)        0.102     1.848 r  clk_div_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.848    p_0_in[8]
    SLICE_X17Y46         FDRE                                         r  clk_div_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.831     1.965    src_clk_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  clk_div_cnt_reg[8]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X17Y46         FDRE (Hold_fdre_C_D)         0.107     1.557    clk_div_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 clk_div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.581%)  route 0.197ns (51.419%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.560     1.450    src_clk_IBUF_BUFG
    SLICE_X16Y46         FDRE                                         r  clk_div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clk_div_cnt_reg[2]/Q
                         net (fo=7, routed)           0.197     1.788    clk_div_cnt_reg[2]
    SLICE_X16Y46         LUT3 (Prop_lut3_I0_O)        0.045     1.833 r  clk_div_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.833    p_0_in[2]
    SLICE_X16Y46         FDRE                                         r  clk_div_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.831     1.965    src_clk_IBUF_BUFG
    SLICE_X16Y46         FDRE                                         r  clk_div_cnt_reg[2]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X16Y46         FDRE (Hold_fdre_C_D)         0.091     1.541    clk_div_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clk_div_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.001%)  route 0.218ns (53.999%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.560     1.450    src_clk_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  clk_div_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y46         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clk_div_cnt_reg[7]/Q
                         net (fo=4, routed)           0.218     1.809    clk_div_cnt_reg[7]
    SLICE_X17Y46         LUT4 (Prop_lut4_I0_O)        0.045     1.854 r  clk_div_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.854    p_0_in[7]
    SLICE_X17Y46         FDRE                                         r  clk_div_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.831     1.965    src_clk_IBUF_BUFG
    SLICE_X17Y46         FDRE                                         r  clk_div_cnt_reg[7]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X17Y46         FDRE (Hold_fdre_C_D)         0.091     1.541    clk_div_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 clk_div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.213ns (45.541%)  route 0.255ns (54.459%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.560     1.450    src_clk_IBUF_BUFG
    SLICE_X18Y46         FDRE                                         r  clk_div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  clk_div_cnt_reg[0]/Q
                         net (fo=9, routed)           0.255     1.869    clk_div_cnt_reg[0]
    SLICE_X16Y46         LUT5 (Prop_lut5_I1_O)        0.049     1.918 r  clk_div_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.918    p_0_in[4]
    SLICE_X16Y46         FDRE                                         r  clk_div_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.831     1.965    src_clk_IBUF_BUFG
    SLICE_X16Y46         FDRE                                         r  clk_div_cnt_reg[4]/C
                         clock pessimism             -0.499     1.466    
    SLICE_X16Y46         FDRE (Hold_fdre_C_D)         0.104     1.570    clk_div_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 clk_div_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.245ns (42.372%)  route 0.333ns (57.628%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.560     1.450    src_clk_IBUF_BUFG
    SLICE_X18Y46         FDRE                                         r  clk_div_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDRE (Prop_fdre_C_Q)         0.148     1.598 r  clk_div_cnt_reg[1]/Q
                         net (fo=8, routed)           0.333     1.931    clk_div_cnt_reg[1]
    SLICE_X18Y46         LUT2 (Prop_lut2_I1_O)        0.097     2.028 r  clk_div_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.028    p_0_in[1]
    SLICE_X18Y46         FDRE                                         r  clk_div_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.831     1.965    src_clk_IBUF_BUFG
    SLICE_X18Y46         FDRE                                         r  clk_div_cnt_reg[1]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X18Y46         FDRE (Hold_fdre_C_D)         0.131     1.581    clk_div_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.447    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { src_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y1  src_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X18Y46   clk_div_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X18Y46   clk_div_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X16Y46   clk_div_cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X16Y46   clk_div_cnt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X16Y46   clk_div_cnt_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X16Y46   clk_div_cnt_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X17Y46   clk_div_cnt_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X17Y46   clk_div_cnt_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X17Y46   clk_div_cnt_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X18Y46   clk_div_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X18Y46   clk_div_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X18Y46   clk_div_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X18Y46   clk_div_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X16Y46   clk_div_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X16Y46   clk_div_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X16Y46   clk_div_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X16Y46   clk_div_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X16Y46   clk_div_cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X16Y46   clk_div_cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X18Y46   clk_div_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X18Y46   clk_div_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X18Y46   clk_div_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X18Y46   clk_div_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X16Y46   clk_div_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X16Y46   clk_div_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X16Y46   clk_div_cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X16Y46   clk_div_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X16Y46   clk_div_cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X16Y46   clk_div_cnt_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           111 Endpoints
Min Delay           111 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lauch_dff/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pio9
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.508ns  (logic 7.764ns (37.859%)  route 12.744ns (62.141%))
  Logic Levels:           22  (FDRE=1 LUT1=20 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y32         FDRE                         0.000     0.000 r  lauch_dff/q_reg/C
    SLICE_X40Y32         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  lauch_dff/q_reg/Q
                         net (fo=3, routed)           1.064     1.542    delay/inv_delay_line/genblk1[0].inv_pair_unit/a
    SLICE_X40Y19         LUT1 (Prop_lut1_I0_O)        0.295     1.837 f  delay/inv_delay_line/genblk1[0].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.162     1.999    delay/inv_delay_line/genblk1[0].inv_pair_unit/trans
    SLICE_X40Y19         LUT1 (Prop_lut1_I0_O)        0.124     2.123 r  delay/inv_delay_line/genblk1[0].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.452     2.575    delay/inv_delay_line/genblk1[1].inv_pair_unit/a
    SLICE_X40Y19         LUT1 (Prop_lut1_I0_O)        0.150     2.725 f  delay/inv_delay_line/genblk1[1].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.469     3.194    delay/inv_delay_line/genblk1[1].inv_pair_unit/trans
    SLICE_X40Y19         LUT1 (Prop_lut1_I0_O)        0.328     3.522 r  delay/inv_delay_line/genblk1[1].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.573     4.095    delay/inv_delay_line/genblk1[2].inv_pair_unit/a
    SLICE_X41Y19         LUT1 (Prop_lut1_I0_O)        0.124     4.219 f  delay/inv_delay_line/genblk1[2].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433     4.652    delay/inv_delay_line/genblk1[2].inv_pair_unit/trans
    SLICE_X41Y19         LUT1 (Prop_lut1_I0_O)        0.124     4.776 r  delay/inv_delay_line/genblk1[2].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670     5.446    delay/inv_delay_line/genblk1[3].inv_pair_unit/a
    SLICE_X41Y19         LUT1 (Prop_lut1_I0_O)        0.124     5.570 f  delay/inv_delay_line/genblk1[3].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263     5.833    delay/inv_delay_line/genblk1[3].inv_pair_unit/trans
    SLICE_X41Y19         LUT1 (Prop_lut1_I0_O)        0.124     5.957 r  delay/inv_delay_line/genblk1[3].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.455     6.412    delay/inv_delay_line/genblk1[4].inv_pair_unit/a
    SLICE_X41Y19         LUT1 (Prop_lut1_I0_O)        0.119     6.531 f  delay/inv_delay_line/genblk1[4].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669     7.199    delay/inv_delay_line/genblk1[4].inv_pair_unit/trans
    SLICE_X41Y19         LUT1 (Prop_lut1_I0_O)        0.360     7.559 r  delay/inv_delay_line/genblk1[4].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.436     7.996    delay/inv_delay_line/genblk1[5].inv_pair_unit/a
    SLICE_X41Y19         LUT1 (Prop_lut1_I0_O)        0.351     8.347 f  delay/inv_delay_line/genblk1[5].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.848     9.195    delay/inv_delay_line/genblk1[5].inv_pair_unit/trans
    SLICE_X41Y19         LUT1 (Prop_lut1_I0_O)        0.362     9.557 r  delay/inv_delay_line/genblk1[5].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.643    10.200    delay/inv_delay_line/genblk1[6].inv_pair_unit/a
    SLICE_X41Y18         LUT1 (Prop_lut1_I0_O)        0.327    10.527 f  delay/inv_delay_line/genblk1[6].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    10.960    delay/inv_delay_line/genblk1[6].inv_pair_unit/trans
    SLICE_X41Y18         LUT1 (Prop_lut1_I0_O)        0.124    11.084 r  delay/inv_delay_line/genblk1[6].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670    11.754    delay/inv_delay_line/genblk1[7].inv_pair_unit/a
    SLICE_X41Y18         LUT1 (Prop_lut1_I0_O)        0.124    11.878 f  delay/inv_delay_line/genblk1[7].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    12.141    delay/inv_delay_line/genblk1[7].inv_pair_unit/trans
    SLICE_X41Y18         LUT1 (Prop_lut1_I0_O)        0.124    12.265 r  delay/inv_delay_line/genblk1[7].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.727    12.992    delay/inv_delay_line/genblk1[8].inv_pair_unit/a
    SLICE_X40Y18         LUT1 (Prop_lut1_I0_O)        0.124    13.116 f  delay/inv_delay_line/genblk1[8].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452    13.568    delay/inv_delay_line/genblk1[8].inv_pair_unit/trans
    SLICE_X40Y18         LUT1 (Prop_lut1_I0_O)        0.124    13.692 r  delay/inv_delay_line/genblk1[8].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.689    14.381    delay/inv_delay_line/genblk1[9].inv_pair_unit/a
    SLICE_X40Y18         LUT1 (Prop_lut1_I0_O)        0.124    14.505 f  delay/inv_delay_line/genblk1[9].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282    14.787    delay/inv_delay_line/genblk1[9].inv_pair_unit/trans
    SLICE_X40Y18         LUT1 (Prop_lut1_I0_O)        0.124    14.911 r  delay/inv_delay_line/genblk1[9].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           2.090    17.002    pio9_OBUF
    N1                   OBUF (Prop_obuf_I_O)         3.506    20.508 r  pio9_OBUF_inst/O
                         net (fo=0)                   0.000    20.508    pio9
    N1                                                                r  pio9 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lauch_dff/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            capture_dff/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.851ns  (logic 4.382ns (27.646%)  route 11.469ns (72.354%))
  Logic Levels:           22  (FDRE=1 LUT1=20 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y32         FDRE                         0.000     0.000 r  lauch_dff/q_reg/C
    SLICE_X40Y32         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  lauch_dff/q_reg/Q
                         net (fo=3, routed)           1.064     1.542    delay/inv_delay_line/genblk1[0].inv_pair_unit/a
    SLICE_X40Y19         LUT1 (Prop_lut1_I0_O)        0.295     1.837 f  delay/inv_delay_line/genblk1[0].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.162     1.999    delay/inv_delay_line/genblk1[0].inv_pair_unit/trans
    SLICE_X40Y19         LUT1 (Prop_lut1_I0_O)        0.124     2.123 r  delay/inv_delay_line/genblk1[0].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.452     2.575    delay/inv_delay_line/genblk1[1].inv_pair_unit/a
    SLICE_X40Y19         LUT1 (Prop_lut1_I0_O)        0.150     2.725 f  delay/inv_delay_line/genblk1[1].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.469     3.194    delay/inv_delay_line/genblk1[1].inv_pair_unit/trans
    SLICE_X40Y19         LUT1 (Prop_lut1_I0_O)        0.328     3.522 r  delay/inv_delay_line/genblk1[1].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.573     4.095    delay/inv_delay_line/genblk1[2].inv_pair_unit/a
    SLICE_X41Y19         LUT1 (Prop_lut1_I0_O)        0.124     4.219 f  delay/inv_delay_line/genblk1[2].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433     4.652    delay/inv_delay_line/genblk1[2].inv_pair_unit/trans
    SLICE_X41Y19         LUT1 (Prop_lut1_I0_O)        0.124     4.776 r  delay/inv_delay_line/genblk1[2].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670     5.446    delay/inv_delay_line/genblk1[3].inv_pair_unit/a
    SLICE_X41Y19         LUT1 (Prop_lut1_I0_O)        0.124     5.570 f  delay/inv_delay_line/genblk1[3].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263     5.833    delay/inv_delay_line/genblk1[3].inv_pair_unit/trans
    SLICE_X41Y19         LUT1 (Prop_lut1_I0_O)        0.124     5.957 r  delay/inv_delay_line/genblk1[3].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.455     6.412    delay/inv_delay_line/genblk1[4].inv_pair_unit/a
    SLICE_X41Y19         LUT1 (Prop_lut1_I0_O)        0.119     6.531 f  delay/inv_delay_line/genblk1[4].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.669     7.199    delay/inv_delay_line/genblk1[4].inv_pair_unit/trans
    SLICE_X41Y19         LUT1 (Prop_lut1_I0_O)        0.360     7.559 r  delay/inv_delay_line/genblk1[4].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.436     7.996    delay/inv_delay_line/genblk1[5].inv_pair_unit/a
    SLICE_X41Y19         LUT1 (Prop_lut1_I0_O)        0.351     8.347 f  delay/inv_delay_line/genblk1[5].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.848     9.195    delay/inv_delay_line/genblk1[5].inv_pair_unit/trans
    SLICE_X41Y19         LUT1 (Prop_lut1_I0_O)        0.362     9.557 r  delay/inv_delay_line/genblk1[5].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.643    10.200    delay/inv_delay_line/genblk1[6].inv_pair_unit/a
    SLICE_X41Y18         LUT1 (Prop_lut1_I0_O)        0.327    10.527 f  delay/inv_delay_line/genblk1[6].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.433    10.960    delay/inv_delay_line/genblk1[6].inv_pair_unit/trans
    SLICE_X41Y18         LUT1 (Prop_lut1_I0_O)        0.124    11.084 r  delay/inv_delay_line/genblk1[6].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.670    11.754    delay/inv_delay_line/genblk1[7].inv_pair_unit/a
    SLICE_X41Y18         LUT1 (Prop_lut1_I0_O)        0.124    11.878 f  delay/inv_delay_line/genblk1[7].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.263    12.141    delay/inv_delay_line/genblk1[7].inv_pair_unit/trans
    SLICE_X41Y18         LUT1 (Prop_lut1_I0_O)        0.124    12.265 r  delay/inv_delay_line/genblk1[7].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.727    12.992    delay/inv_delay_line/genblk1[8].inv_pair_unit/a
    SLICE_X40Y18         LUT1 (Prop_lut1_I0_O)        0.124    13.116 f  delay/inv_delay_line/genblk1[8].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.452    13.568    delay/inv_delay_line/genblk1[8].inv_pair_unit/trans
    SLICE_X40Y18         LUT1 (Prop_lut1_I0_O)        0.124    13.692 r  delay/inv_delay_line/genblk1[8].inv_pair_unit/b_INST_0/O
                         net (fo=1, routed)           0.689    14.381    delay/inv_delay_line/genblk1[9].inv_pair_unit/a
    SLICE_X40Y18         LUT1 (Prop_lut1_I0_O)        0.124    14.505 f  delay/inv_delay_line/genblk1[9].inv_pair_unit/trans_inferred_i_1/O
                         net (fo=1, routed)           0.282    14.787    delay/inv_delay_line/genblk1[9].inv_pair_unit/trans
    SLICE_X40Y18         LUT1 (Prop_lut1_I0_O)        0.124    14.911 r  delay/inv_delay_line/genblk1[9].inv_pair_unit/b_INST_0/O
                         net (fo=2, routed)           0.815    15.727    lauch_dff/b
    SLICE_X40Y19         LUT2 (Prop_lut2_I0_O)        0.124    15.851 r  lauch_dff/q_i_1/O
                         net (fo=1, routed)           0.000    15.851    capture_dff/xor_result
    SLICE_X40Y19         FDRE                                         r  capture_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 capture_dff/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pio16
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.601ns  (logic 4.049ns (53.265%)  route 3.552ns (46.735%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDRE                         0.000     0.000 r  capture_dff/q_reg/C
    SLICE_X40Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  capture_dff/q_reg/Q
                         net (fo=1, routed)           3.552     4.070    pio16_OBUF
    P14                  OBUF (Prop_obuf_I_O)         3.531     7.601 r  pio16_OBUF_inst/O
                         net (fo=0)                   0.000     7.601    pio16
    P14                                                               r  pio16 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.527ns  (logic 4.047ns (53.774%)  route 3.479ns (46.226%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE                         0.000     0.000 r  state_reg/C
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  state_reg/Q
                         net (fo=2, routed)           3.479     3.997    rgb_OBUF[2]
    F1                   OBUF (Prop_obuf_I_O)         3.529     7.527 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.527    rgb[2]
    F1                                                                r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lauch_dff/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pio1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.503ns  (logic 4.159ns (63.943%)  route 2.345ns (36.057%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y32         FDRE                         0.000     0.000 r  lauch_dff/q_reg/C
    SLICE_X40Y32         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  lauch_dff/q_reg/Q
                         net (fo=3, routed)           2.345     2.823    pio1_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.681     6.503 r  pio1_OBUF_inst/O
                         net (fo=0)                   0.000     6.503    pio1
    L1                                                                r  pio1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delay_input_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pio48
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.326ns  (logic 4.051ns (64.034%)  route 2.275ns (35.966%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y32         FDRE                         0.000     0.000 r  delay_input_reg/C
    SLICE_X40Y32         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  delay_input_reg/Q
                         net (fo=3, routed)           2.275     2.793    pio48_OBUF
    A4                   OBUF (Prop_obuf_I_O)         3.533     6.326 r  pio48_OBUF_inst/O
                         net (fo=0)                   0.000     6.326    pio48
    A4                                                                r  pio48 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_writer/dout_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.640ns  (logic 3.972ns (70.420%)  route 1.668ns (29.580%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDRE                         0.000     0.000 r  uart_writer/dout_reg/C
    SLICE_X1Y36          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart_writer/dout_reg/Q
                         net (fo=1, routed)           1.668     2.124    tx_OBUF
    L12                  OBUF (Prop_obuf_I_O)         3.516     5.640 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     5.640    tx
    L12                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_writer/etu_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_writer/etu_cnt_reg[13]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.417ns  (logic 1.058ns (23.954%)  route 3.359ns (76.046%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE                         0.000     0.000 r  uart_writer/etu_cnt_reg[14]/C
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart_writer/etu_cnt_reg[14]/Q
                         net (fo=2, routed)           0.867     1.323    uart_writer/etu_cnt_reg_n_0_[14]
    SLICE_X1Y39          LUT6 (Prop_lut6_I1_O)        0.124     1.447 f  uart_writer/dout_i_4/O
                         net (fo=3, routed)           0.965     2.413    uart_writer/dout_i_4_n_0
    SLICE_X1Y37          LUT4 (Prop_lut4_I0_O)        0.152     2.565 f  uart_writer/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           0.584     3.149    uart_writer/FSM_sequential_state[1]_i_2_n_0
    SLICE_X1Y35          LUT3 (Prop_lut3_I2_O)        0.326     3.475 r  uart_writer/etu_cnt[14]_i_1__0/O
                         net (fo=15, routed)          0.942     4.417    uart_writer/etu_cnt[14]_i_1__0_n_0
    SLICE_X0Y40          FDRE                                         r  uart_writer/etu_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_writer/etu_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_writer/etu_cnt_reg[14]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.417ns  (logic 1.058ns (23.954%)  route 3.359ns (76.046%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE                         0.000     0.000 r  uart_writer/etu_cnt_reg[14]/C
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart_writer/etu_cnt_reg[14]/Q
                         net (fo=2, routed)           0.867     1.323    uart_writer/etu_cnt_reg_n_0_[14]
    SLICE_X1Y39          LUT6 (Prop_lut6_I1_O)        0.124     1.447 f  uart_writer/dout_i_4/O
                         net (fo=3, routed)           0.965     2.413    uart_writer/dout_i_4_n_0
    SLICE_X1Y37          LUT4 (Prop_lut4_I0_O)        0.152     2.565 f  uart_writer/FSM_sequential_state[1]_i_2/O
                         net (fo=4, routed)           0.584     3.149    uart_writer/FSM_sequential_state[1]_i_2_n_0
    SLICE_X1Y35          LUT3 (Prop_lut3_I2_O)        0.326     3.475 r  uart_writer/etu_cnt[14]_i_1__0/O
                         net (fo=15, routed)          0.942     4.417    uart_writer/etu_cnt[14]_i_1__0_n_0
    SLICE_X0Y40          FDRE                                         r  uart_writer/etu_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_reader/etu_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_reader/etu_cnt_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.382ns  (logic 0.828ns (18.895%)  route 3.554ns (81.105%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE                         0.000     0.000 r  uart_reader/etu_cnt_reg[12]/C
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart_reader/etu_cnt_reg[12]/Q
                         net (fo=2, routed)           1.109     1.565    uart_reader/etu_cnt_reg_n_0_[12]
    SLICE_X5Y38          LUT4 (Prop_lut4_I2_O)        0.124     1.689 r  uart_reader/FSM_onehot_state[2]_i_5/O
                         net (fo=3, routed)           0.818     2.507    uart_reader/FSM_onehot_state[2]_i_5_n_0
    SLICE_X5Y37          LUT6 (Prop_lut6_I5_O)        0.124     2.631 r  uart_reader/FSM_onehot_state[0]_i_2/O
                         net (fo=4, routed)           0.853     3.483    uart_reader/etu_half__10
    SLICE_X3Y38          LUT6 (Prop_lut6_I5_O)        0.124     3.607 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          0.775     4.382    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X4Y37          FDRE                                         r  uart_reader/etu_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 delay_input_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            lauch_dff/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.164ns (66.838%)  route 0.081ns (33.162%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y32         FDRE                         0.000     0.000 r  delay_input_reg/C
    SLICE_X40Y32         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  delay_input_reg/Q
                         net (fo=3, routed)           0.081     0.245    lauch_dff/pio48_OBUF
    SLICE_X40Y32         FDRE                                         r  lauch_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_reader/data_out_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            uart_reader/data_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.189ns (65.571%)  route 0.099ns (34.429%))
  Logic Levels:           2  (FDSE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDSE                         0.000     0.000 r  uart_reader/data_out_reg[3]/C
    SLICE_X3Y37          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  uart_reader/data_out_reg[3]/Q
                         net (fo=2, routed)           0.099     0.240    uart_reader/rx_data_out[3]
    SLICE_X2Y37          LUT2 (Prop_lut2_I1_O)        0.048     0.288 r  uart_reader/data_out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.288    uart_reader/data_out[2]_i_1_n_0
    SLICE_X2Y37          FDSE                                         r  uart_reader/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_writer/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_writer/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.186ns (60.969%)  route 0.119ns (39.031%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE                         0.000     0.000 r  uart_writer/bit_cnt_reg[1]/C
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  uart_writer/bit_cnt_reg[1]/Q
                         net (fo=4, routed)           0.119     0.260    uart_writer/bit_cnt_reg_n_0_[1]
    SLICE_X0Y35          LUT6 (Prop_lut6_I2_O)        0.045     0.305 r  uart_writer/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.305    uart_writer/FSM_sequential_state[0]_i_1_n_0
    SLICE_X0Y35          FDRE                                         r  uart_writer/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_reader/valid_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDRE                         0.000     0.000 r  uart_reader/valid_reg/C
    SLICE_X2Y36          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  uart_reader/valid_reg/Q
                         net (fo=1, routed)           0.059     0.207    uart_reader/valid
    SLICE_X2Y36          LUT6 (Prop_lut6_I1_O)        0.098     0.305 r  uart_reader/state_i_1/O
                         net (fo=1, routed)           0.000     0.305    uart_reader_n_0
    SLICE_X2Y36          FDRE                                         r  state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_writer/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_writer/FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.769%)  route 0.120ns (39.231%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE                         0.000     0.000 r  uart_writer/bit_cnt_reg[1]/C
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_writer/bit_cnt_reg[1]/Q
                         net (fo=4, routed)           0.120     0.261    uart_writer/bit_cnt_reg_n_0_[1]
    SLICE_X0Y35          LUT6 (Prop_lut6_I2_O)        0.045     0.306 r  uart_writer/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.306    uart_writer/FSM_sequential_state[1]_i_1_n_0
    SLICE_X0Y35          FDRE                                         r  uart_writer/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_reader/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_reader/data_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE                         0.000     0.000 r  uart_reader/data_out_reg[7]/C
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart_reader/data_out_reg[7]/Q
                         net (fo=3, routed)           0.149     0.313    uart_reader/rx_data_out[7]
    SLICE_X2Y38          LUT6 (Prop_lut6_I5_O)        0.045     0.358 r  uart_reader/data_out[7]_i_1/O
                         net (fo=1, routed)           0.000     0.358    uart_reader/data_out[7]_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  uart_reader/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_reader/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_reader/FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.209ns (58.181%)  route 0.150ns (41.819%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE                         0.000     0.000 r  uart_reader/FSM_onehot_state_reg[2]/C
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart_reader/FSM_onehot_state_reg[2]/Q
                         net (fo=5, routed)           0.150     0.314    uart_reader/FSM_onehot_state_reg_n_0_[2]
    SLICE_X2Y38          LUT6 (Prop_lut6_I0_O)        0.045     0.359 r  uart_reader/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.359    uart_reader/FSM_onehot_state[0]_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  uart_reader/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_writer/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_writer/bit_cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.183ns (50.649%)  route 0.178ns (49.351%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE                         0.000     0.000 r  uart_writer/bit_cnt_reg[1]/C
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_writer/bit_cnt_reg[1]/Q
                         net (fo=4, routed)           0.178     0.319    uart_writer/bit_cnt_reg_n_0_[1]
    SLICE_X1Y35          LUT3 (Prop_lut3_I1_O)        0.042     0.361 r  uart_writer/bit_cnt[2]_i_2__0/O
                         net (fo=1, routed)           0.000     0.361    uart_writer/bit_cnt[2]
    SLICE_X1Y35          FDRE                                         r  uart_writer/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_writer/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_writer/bit_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.186ns (51.055%)  route 0.178ns (48.945%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE                         0.000     0.000 r  uart_writer/bit_cnt_reg[1]/C
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_writer/bit_cnt_reg[1]/Q
                         net (fo=4, routed)           0.178     0.319    uart_writer/bit_cnt_reg_n_0_[1]
    SLICE_X1Y35          LUT2 (Prop_lut2_I1_O)        0.045     0.364 r  uart_writer/bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.364    uart_writer/bit_cnt[1]
    SLICE_X1Y35          FDRE                                         r  uart_writer/bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_reader/data_out_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            uart_reader/data_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.227ns (59.098%)  route 0.157ns (40.902%))
  Logic Levels:           2  (FDSE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDSE                         0.000     0.000 r  uart_reader/data_out_reg[4]/C
    SLICE_X3Y37          FDSE (Prop_fdse_C_Q)         0.128     0.128 r  uart_reader/data_out_reg[4]/Q
                         net (fo=2, routed)           0.157     0.285    uart_reader/rx_data_out[4]
    SLICE_X3Y37          LUT2 (Prop_lut2_I1_O)        0.099     0.384 r  uart_reader/data_out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.384    uart_reader/data_out[3]_i_1_n_0
    SLICE_X3Y37          FDSE                                         r  uart_reader/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio40
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.631ns  (logic 4.110ns (53.861%)  route 3.521ns (46.139%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.562     5.089    src_clk_IBUF_BUFG
    SLICE_X16Y45         FDRE                                         r  clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  clk_reg/Q
                         net (fo=1, routed)           0.585     6.130    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.226 r  pio40_OBUF_BUFG_inst/O
                         net (fo=57, routed)          2.936     9.162    pio40_OBUF_BUFG
    C5                   OBUF (Prop_obuf_I_O)         3.558    12.720 r  pio40_OBUF_inst/O
                         net (fo=0)                   0.000    12.720    pio40
    C5                                                                r  pio40 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio40
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.388ns  (logic 1.426ns (59.684%)  route 0.963ns (40.316%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  src_clk (IN)
                         net (fo=0)                   0.000     0.000    src_clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  src_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    src_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  src_clk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.560     1.450    src_clk_IBUF_BUFG
    SLICE_X16Y45         FDRE                                         r  clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  clk_reg/Q
                         net (fo=1, routed)           0.217     1.807    pio40_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.833 r  pio40_OBUF_BUFG_inst/O
                         net (fo=57, routed)          0.746     2.580    pio40_OBUF_BUFG
    C5                   OBUF (Prop_obuf_I_O)         1.259     3.838 r  pio40_OBUF_inst/O
                         net (fo=0)                   0.000     3.838    pio40
    C5                                                                r  pio40 (OUT)
  -------------------------------------------------------------------    -------------------





