\hypertarget{_g_i2_c1config_8h}{}\doxysection{C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Generated\+\_\+\+Code/\+G\+I2\+C1config.h File Reference}
\label{_g_i2_c1config_8h}\index{C:/Users/Michael/Documents/GitHub/MCUX\_workspace/MCUX\_PE\_KL25Z\_FRTOS\_ShieldwFatFS/Generated\_Code/GI2C1config.h@{C:/Users/Michael/Documents/GitHub/MCUX\_workspace/MCUX\_PE\_KL25Z\_FRTOS\_ShieldwFatFS/Generated\_Code/GI2C1config.h}}


Configuration header file for Generic\+I2C.  


{\ttfamily \#include \char`\"{}C\+I2\+C1.\+h\char`\"{}}\newline
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{_g_i2_c1config_8h_a2c93520bbbcf71521bfff7a16b548816}{G\+I2\+C1\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+U\+S\+E\+\_\+\+O\+N\+\_\+\+R\+E\+Q\+U\+E\+S\+T\+\_\+\+B\+U\+S\+\_\+\+E\+V\+E\+NT}}~(0)
\item 
\mbox{\Hypertarget{_g_i2_c1config_8h_ab85aa95e53b68ff1d9a0af356c05f31c}\label{_g_i2_c1config_8h_ab85aa95e53b68ff1d9a0af356c05f31c}} 
\#define {\bfseries G\+I2\+C1\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+O\+N\+\_\+\+R\+E\+Q\+U\+E\+S\+T\+\_\+\+B\+U\+S\+\_\+\+E\+V\+E\+NT}~Mcu\+Generic\+I2\+C\+\_\+\+On\+Request\+Bus
\item 
\#define \mbox{\hyperlink{_g_i2_c1config_8h_a05d7ae5f2086501abddbf799eb92f7a7}{G\+I2\+C1\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+U\+S\+E\+\_\+\+O\+N\+\_\+\+R\+E\+L\+E\+A\+S\+E\+\_\+\+B\+U\+S\+\_\+\+E\+V\+E\+NT}}~(0)
\item 
\mbox{\Hypertarget{_g_i2_c1config_8h_a5f33b1b513ae13019b3bd8e4399b52b9}\label{_g_i2_c1config_8h_a5f33b1b513ae13019b3bd8e4399b52b9}} 
\#define {\bfseries G\+I2\+C1\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+O\+N\+\_\+\+R\+E\+L\+E\+A\+S\+E\+\_\+\+B\+U\+S\+\_\+\+E\+V\+E\+NT}~Mcu\+Generic\+I2\+C\+\_\+\+Driver\+Author\+Bus
\item 
\#define \mbox{\hyperlink{_g_i2_c1config_8h_aedb282bb4ef03f413501ca0cb333965d}{G\+I2\+C1\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+U\+S\+E\+\_\+\+O\+N\+\_\+\+E\+R\+R\+O\+R\+\_\+\+E\+V\+E\+NT}}~(0)
\item 
\mbox{\Hypertarget{_g_i2_c1config_8h_a240c436eea4253990da70aab304db2a8}\label{_g_i2_c1config_8h_a240c436eea4253990da70aab304db2a8}} 
\#define {\bfseries G\+I2\+C1\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+O\+N\+\_\+\+E\+R\+R\+O\+R\+\_\+\+E\+V\+E\+NT}~Mcu\+Generic\+I2\+C\+\_\+\+On\+Request\+Bus
\item 
\#define \mbox{\hyperlink{_g_i2_c1config_8h_abc77fdb0e96b35f891ade4d406b65392}{G\+I2\+C1\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+U\+S\+E\+\_\+\+M\+U\+T\+EX}}~(0)
\item 
\#define \mbox{\hyperlink{_g_i2_c1config_8h_ab8138596b15bc81aab26e7e3ceb8c020}{G\+I2\+C1\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+W\+R\+I\+T\+E\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+\+S\+I\+ZE}}~(16)
\item 
\#define \mbox{\hyperlink{_g_i2_c1config_8h_a0e0fe612fc85f0664a6cd681aec5e748}{G\+I2\+C1\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+S\+U\+P\+P\+O\+R\+T\+\_\+\+S\+T\+O\+P\+\_\+\+N\+O\+\_\+\+S\+T\+A\+RT}}~(0)
\item 
\mbox{\Hypertarget{_g_i2_c1config_8h_a2e8011763c16f7a6da2b0fc0b4800723}\label{_g_i2_c1config_8h_a2e8011763c16f7a6da2b0fc0b4800723}} 
\#define {\bfseries G\+I2\+C1\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+R\+E\+C\+V\+\_\+\+B\+L\+O\+C\+K\+\_\+\+C\+U\+S\+T\+O\+M\+\_\+\+A\+V\+A\+I\+L\+A\+B\+LE}~(0)
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{_g_i2_c1config_8h_a75dc8f039f15f101cd5f64872a442277}\label{_g_i2_c1config_8h_a75dc8f039f15f101cd5f64872a442277}} 
void {\bfseries G\+I2\+C1\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+O\+N\+\_\+\+R\+E\+Q\+U\+E\+S\+T\+\_\+\+B\+U\+S\+\_\+\+E\+V\+E\+NT} (void)
\item 
\mbox{\Hypertarget{_g_i2_c1config_8h_a983799d93b6d4c93e9a0bcacfa510d80}\label{_g_i2_c1config_8h_a983799d93b6d4c93e9a0bcacfa510d80}} 
void {\bfseries G\+I2\+C1\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+O\+N\+\_\+\+R\+E\+L\+E\+A\+S\+E\+\_\+\+B\+U\+S\+\_\+\+E\+V\+E\+NT} (void)
\item 
\mbox{\Hypertarget{_g_i2_c1config_8h_acdf6b569a75b5878b2f6788d72bb049f}\label{_g_i2_c1config_8h_acdf6b569a75b5878b2f6788d72bb049f}} 
void {\bfseries G\+I2\+C1\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+O\+N\+\_\+\+E\+R\+R\+O\+R\+\_\+\+E\+V\+E\+NT} (void)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Configuration header file for Generic\+I2C. 

This header file is used to configure settings of the Generic I2C module. 

\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{_g_i2_c1config_8h_a0e0fe612fc85f0664a6cd681aec5e748}\label{_g_i2_c1config_8h_a0e0fe612fc85f0664a6cd681aec5e748}} 
\index{GI2C1config.h@{GI2C1config.h}!GI2C1\_CONFIG\_SUPPORT\_STOP\_NO\_START@{GI2C1\_CONFIG\_SUPPORT\_STOP\_NO\_START}}
\index{GI2C1\_CONFIG\_SUPPORT\_STOP\_NO\_START@{GI2C1\_CONFIG\_SUPPORT\_STOP\_NO\_START}!GI2C1config.h@{GI2C1config.h}}
\doxysubsubsection{\texorpdfstring{GI2C1\_CONFIG\_SUPPORT\_STOP\_NO\_START}{GI2C1\_CONFIG\_SUPPORT\_STOP\_NO\_START}}
{\footnotesize\ttfamily \#define G\+I2\+C1\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+S\+U\+P\+P\+O\+R\+T\+\_\+\+S\+T\+O\+P\+\_\+\+N\+O\+\_\+\+S\+T\+A\+RT~(0)}

1\+: send a S\+T\+OP condition without sending a new S\+T\+A\+RT condition. Currently only supported for the Generic\+S\+W\+I2C component. 0\+: send a S\+T\+OP for every S\+T\+A\+RT \mbox{\Hypertarget{_g_i2_c1config_8h_abc77fdb0e96b35f891ade4d406b65392}\label{_g_i2_c1config_8h_abc77fdb0e96b35f891ade4d406b65392}} 
\index{GI2C1config.h@{GI2C1config.h}!GI2C1\_CONFIG\_USE\_MUTEX@{GI2C1\_CONFIG\_USE\_MUTEX}}
\index{GI2C1\_CONFIG\_USE\_MUTEX@{GI2C1\_CONFIG\_USE\_MUTEX}!GI2C1config.h@{GI2C1config.h}}
\doxysubsubsection{\texorpdfstring{GI2C1\_CONFIG\_USE\_MUTEX}{GI2C1\_CONFIG\_USE\_MUTEX}}
{\footnotesize\ttfamily \#define G\+I2\+C1\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+U\+S\+E\+\_\+\+M\+U\+T\+EX~(0)}

1\+: Use a mutex to protect access to the bus; 0\+: no mutex used \mbox{\Hypertarget{_g_i2_c1config_8h_aedb282bb4ef03f413501ca0cb333965d}\label{_g_i2_c1config_8h_aedb282bb4ef03f413501ca0cb333965d}} 
\index{GI2C1config.h@{GI2C1config.h}!GI2C1\_CONFIG\_USE\_ON\_ERROR\_EVENT@{GI2C1\_CONFIG\_USE\_ON\_ERROR\_EVENT}}
\index{GI2C1\_CONFIG\_USE\_ON\_ERROR\_EVENT@{GI2C1\_CONFIG\_USE\_ON\_ERROR\_EVENT}!GI2C1config.h@{GI2C1config.h}}
\doxysubsubsection{\texorpdfstring{GI2C1\_CONFIG\_USE\_ON\_ERROR\_EVENT}{GI2C1\_CONFIG\_USE\_ON\_ERROR\_EVENT}}
{\footnotesize\ttfamily \#define G\+I2\+C1\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+U\+S\+E\+\_\+\+O\+N\+\_\+\+E\+R\+R\+O\+R\+\_\+\+E\+V\+E\+NT~(0)}

1\+: generate user events for errors; 0\+: no error events \mbox{\Hypertarget{_g_i2_c1config_8h_a05d7ae5f2086501abddbf799eb92f7a7}\label{_g_i2_c1config_8h_a05d7ae5f2086501abddbf799eb92f7a7}} 
\index{GI2C1config.h@{GI2C1config.h}!GI2C1\_CONFIG\_USE\_ON\_RELEASE\_BUS\_EVENT@{GI2C1\_CONFIG\_USE\_ON\_RELEASE\_BUS\_EVENT}}
\index{GI2C1\_CONFIG\_USE\_ON\_RELEASE\_BUS\_EVENT@{GI2C1\_CONFIG\_USE\_ON\_RELEASE\_BUS\_EVENT}!GI2C1config.h@{GI2C1config.h}}
\doxysubsubsection{\texorpdfstring{GI2C1\_CONFIG\_USE\_ON\_RELEASE\_BUS\_EVENT}{GI2C1\_CONFIG\_USE\_ON\_RELEASE\_BUS\_EVENT}}
{\footnotesize\ttfamily \#define G\+I2\+C1\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+U\+S\+E\+\_\+\+O\+N\+\_\+\+R\+E\+L\+E\+A\+S\+E\+\_\+\+B\+U\+S\+\_\+\+E\+V\+E\+NT~(0)}

1\+: generate user events for releasing bus; 0\+: no user events \mbox{\Hypertarget{_g_i2_c1config_8h_a2c93520bbbcf71521bfff7a16b548816}\label{_g_i2_c1config_8h_a2c93520bbbcf71521bfff7a16b548816}} 
\index{GI2C1config.h@{GI2C1config.h}!GI2C1\_CONFIG\_USE\_ON\_REQUEST\_BUS\_EVENT@{GI2C1\_CONFIG\_USE\_ON\_REQUEST\_BUS\_EVENT}}
\index{GI2C1\_CONFIG\_USE\_ON\_REQUEST\_BUS\_EVENT@{GI2C1\_CONFIG\_USE\_ON\_REQUEST\_BUS\_EVENT}!GI2C1config.h@{GI2C1config.h}}
\doxysubsubsection{\texorpdfstring{GI2C1\_CONFIG\_USE\_ON\_REQUEST\_BUS\_EVENT}{GI2C1\_CONFIG\_USE\_ON\_REQUEST\_BUS\_EVENT}}
{\footnotesize\ttfamily \#define G\+I2\+C1\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+U\+S\+E\+\_\+\+O\+N\+\_\+\+R\+E\+Q\+U\+E\+S\+T\+\_\+\+B\+U\+S\+\_\+\+E\+V\+E\+NT~(0)}

1\+: generate user events for requesting bus; 0\+: no user events \mbox{\Hypertarget{_g_i2_c1config_8h_ab8138596b15bc81aab26e7e3ceb8c020}\label{_g_i2_c1config_8h_ab8138596b15bc81aab26e7e3ceb8c020}} 
\index{GI2C1config.h@{GI2C1config.h}!GI2C1\_CONFIG\_WRITE\_BUFFER\_SIZE@{GI2C1\_CONFIG\_WRITE\_BUFFER\_SIZE}}
\index{GI2C1\_CONFIG\_WRITE\_BUFFER\_SIZE@{GI2C1\_CONFIG\_WRITE\_BUFFER\_SIZE}!GI2C1config.h@{GI2C1config.h}}
\doxysubsubsection{\texorpdfstring{GI2C1\_CONFIG\_WRITE\_BUFFER\_SIZE}{GI2C1\_CONFIG\_WRITE\_BUFFER\_SIZE}}
{\footnotesize\ttfamily \#define G\+I2\+C1\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+\+W\+R\+I\+T\+E\+\_\+\+B\+U\+F\+F\+E\+R\+\_\+\+S\+I\+ZE~(16)}

Size of the write buffer size which defines the maximum block size which can be sent 