/*
    This file was generated automatically by Alchitry Labs 2.0.30-BETA.
    Do not edit this file directly. Instead edit the original Lucid source.
    This is a temporary file and any changes made to it will be destroyed.
*/

module adder_32b (
        input wire [31:0] a,
        input wire [31:0] b,
        input wire [5:0] alufn,
        output reg [31:0] out,
        output reg v,
        output reg n,
        output reg z
    );
    logic [31:0] R_072e4ce7_i;
    logic [31:0] RR_072e4ce7_i;
    logic [7:0][3:0] M_adder_4b_a;
    logic [7:0][3:0] M_adder_4b_b;
    logic [7:0] M_adder_4b_c;
    logic [7:0][3:0] M_adder_4b_s;
    logic [7:0] M_adder_4b_pg;
    logic [7:0] M_adder_4b_gg;
    logic [7:0] M_adder_4b_cg;
    
    genvar idx_0_2026051828;
    
    generate
        for (idx_0_2026051828 = 0; idx_0_2026051828 < 8; idx_0_2026051828 = idx_0_2026051828 + 1) begin: forLoop_idx_0_2026051828
            cl_4b_adder adder_4b (
                .a(M_adder_4b_a[idx_0_2026051828]),
                .b(M_adder_4b_b[idx_0_2026051828]),
                .c(M_adder_4b_c[idx_0_2026051828]),
                .s(M_adder_4b_s[idx_0_2026051828]),
                .pg(M_adder_4b_pg[idx_0_2026051828]),
                .gg(M_adder_4b_gg[idx_0_2026051828]),
                .cg(M_adder_4b_cg[idx_0_2026051828])
            );
        end
    endgenerate
    
    
    logic [31:0] t;
    logic [31:0] xb;
    logic [7:0] ci2;
    always @* begin
        t = 1'h0;
        xb = b ^ {6'h20{alufn[1'h0]}};
        v = 1'h0;
        out = 1'h0;
        z = 1'h0;
        n = 1'h0;
        for (RR_072e4ce7_i = 0; RR_072e4ce7_i < 4'h8; RR_072e4ce7_i = RR_072e4ce7_i + 1) begin
      R_072e4ce7_i = (0) + RR_072e4ce7_i * (1);
            M_adder_4b_a[R_072e4ce7_i] = a[R_072e4ce7_i * 3'h4+:3'h4];
            M_adder_4b_b[R_072e4ce7_i] = xb[R_072e4ce7_i * 3'h4+:3'h4];
            if (R_072e4ce7_i == 1'h0) begin
                ci2[R_072e4ce7_i] = alufn[1'h0];
            end else begin
                ci2[R_072e4ce7_i] = M_adder_4b_gg[R_072e4ce7_i - 1'h1] | (M_adder_4b_pg[R_072e4ce7_i - 1'h1] & ci2[R_072e4ce7_i - 1'h1]);
            end
            M_adder_4b_c[R_072e4ce7_i] = ci2[R_072e4ce7_i];
        end
        t = M_adder_4b_s;
        v = (a[31] & xb[31] & ~t[31]) | (~a[31] & ~xb[31] & t[31]);
        out = t;
        z = ~(|t);
        n = t[31];
    end
    
    
endmodule