

================================================================
== Vivado HLS Report for 'doGain'
================================================================
* Date:           Mon Mar 27 00:37:18 2017

* Version:        2014.2 (Build 932637 on Wed Jun 11 12:38:34 PM 2014)
* Project:        axisStreamProject
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      6.08|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1006|  1006|  1007|  1007|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1004|  1004|         6|          1|          1|  1000|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     22|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      4|     548|    700|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     12|
|Register         |        -|      -|      42|     23|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      4|     590|    757|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+-------------------------+---------+-------+-----+-----+
    |          Instance          |          Module         | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------+-------------------------+---------+-------+-----+-----+
    |doGain_CRTL_BUS_s_axi_U     |doGain_CRTL_BUS_s_axi    |        0|      0|  548|  700|
    |doGain_mul_32s_32s_32_6_U0  |doGain_mul_32s_32s_32_6  |        0|      4|    0|    0|
    +----------------------------+-------------------------+---------+-------+-----+-----+
    |Total                       |                         |        0|      4|  548|  700|
    +----------------------------+-------------------------+---------+-------+-----+-----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |idx_1_fu_141_p2     |     +    |      0|  0|  10|          10|           1|
    |ap_sig_bdd_91       |    and   |      0|  0|   1|           1|           1|
    |exitcond_fu_135_p2  |   icmp   |      0|  0|  11|          10|           6|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  22|          21|           8|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |   2|          4|    2|          8|
    |idx_reg_123  |  10|          2|   10|         20|
    +-------------+----+-----------+-----+-----------+
    |Total        |  12|          6|   12|         28|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   2|   0|    2|          0|
    |ap_reg_ioackin_outStream_TREADY  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5            |   1|   0|    1|          0|
    |exitcond_reg_186                 |   1|   0|    1|          0|
    |idx_reg_123                      |  10|   0|   10|          0|
    |tmp_dest_V_reg_225               |   6|   0|    6|          0|
    |tmp_id_V_reg_220                 |   5|   0|    5|          0|
    |tmp_keep_V_reg_200               |   4|   0|    4|          0|
    |tmp_last_V_reg_215               |   1|   0|    1|          0|
    |tmp_strb_V_reg_205               |   4|   0|    4|          0|
    |tmp_user_V_reg_210               |   2|   0|    2|          0|
    |exitcond_reg_186                 |   0|   1|    1|          0|
    |tmp_dest_V_reg_225               |   0|   6|    6|          0|
    |tmp_id_V_reg_220                 |   0|   5|    5|          0|
    |tmp_keep_V_reg_200               |   0|   4|    4|          0|
    |tmp_last_V_reg_215               |   0|   1|    1|          0|
    |tmp_strb_V_reg_205               |   0|   4|    4|          0|
    |tmp_user_V_reg_210               |   0|   2|    2|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |  42|  23|   65|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+------------------------+-----+-----+------------+--------------------+--------------+
|s_axi_CRTL_BUS_AWVALID  |  in |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_AWREADY  | out |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_AWADDR   |  in |    5|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_WVALID   |  in |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_WREADY   | out |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_WDATA    |  in |   32|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_WSTRB    |  in |    4|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_ARVALID  |  in |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_ARREADY  | out |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_ARADDR   |  in |    5|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_RVALID   | out |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_RREADY   |  in |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_RDATA    | out |   32|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_RRESP    | out |    2|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_BVALID   | out |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_BREADY   |  in |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_BRESP    | out |    2|    s_axi   |      CRTL_BUS      |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |       doGain       | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |       doGain       | return value |
|interrupt               | out |    1| ap_ctrl_hs |       doGain       | return value |
|inStream_TDATA          |  in |   32|    axis    |  inStream_V_data_V |    pointer   |
|inStream_TVALID         |  in |    1|    axis    |  inStream_V_data_V |    pointer   |
|inStream_TREADY         | out |    1|    axis    |  inStream_V_dest_V |    pointer   |
|inStream_TDEST          |  in |    6|    axis    |  inStream_V_dest_V |    pointer   |
|inStream_TKEEP          |  in |    4|    axis    |  inStream_V_keep_V |    pointer   |
|inStream_TSTRB          |  in |    4|    axis    |  inStream_V_strb_V |    pointer   |
|inStream_TUSER          |  in |    2|    axis    |  inStream_V_user_V |    pointer   |
|inStream_TLAST          |  in |    1|    axis    |  inStream_V_last_V |    pointer   |
|inStream_TID            |  in |    5|    axis    |   inStream_V_id_V  |    pointer   |
|outStream_TDATA         | out |   32|    axis    | outStream_V_data_V |    pointer   |
|outStream_TREADY        |  in |    1|    axis    | outStream_V_data_V |    pointer   |
|outStream_TVALID        | out |    1|    axis    | outStream_V_dest_V |    pointer   |
|outStream_TDEST         | out |    6|    axis    | outStream_V_dest_V |    pointer   |
|outStream_TKEEP         | out |    4|    axis    | outStream_V_keep_V |    pointer   |
|outStream_TSTRB         | out |    4|    axis    | outStream_V_strb_V |    pointer   |
|outStream_TUSER         | out |    2|    axis    | outStream_V_user_V |    pointer   |
|outStream_TLAST         | out |    1|    axis    | outStream_V_last_V |    pointer   |
|outStream_TID           | out |    5|    axis    |  outStream_V_id_V  |    pointer   |
+------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 1
  Pipeline-0: II = 1, D = 6, States = { 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	8  / (exitcond)
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	2  / true
8 --> 
* FSM state operations: 

 <State 1>: 1.39ns
ST_1: stg_9 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %inStream_V_data_V), !map !7

ST_1: stg_10 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i4* %inStream_V_keep_V), !map !11

ST_1: stg_11 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i4* %inStream_V_strb_V), !map !15

ST_1: stg_12 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i2* %inStream_V_user_V), !map !19

ST_1: stg_13 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_last_V), !map !23

ST_1: stg_14 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i5* %inStream_V_id_V), !map !27

ST_1: stg_15 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i6* %inStream_V_dest_V), !map !31

ST_1: stg_16 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %outStream_V_data_V), !map !35

ST_1: stg_17 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outStream_V_keep_V), !map !39

ST_1: stg_18 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i4* %outStream_V_strb_V), !map !43

ST_1: stg_19 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i2* %outStream_V_user_V), !map !47

ST_1: stg_20 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_last_V), !map !51

ST_1: stg_21 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap(i5* %outStream_V_id_V), !map !55

ST_1: stg_22 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap(i6* %outStream_V_dest_V), !map !59

ST_1: stg_23 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecBitsMap(i32 %gain), !map !63

ST_1: stg_24 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @str) nounwind

ST_1: gain_read [1/1] 0.00ns
:16  %gain_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gain)

ST_1: stg_26 [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecInterface(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_27 [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecInterface(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_28 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecInterface(i32 %gain, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_29 [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_30 [1/1] 1.39ns
:21  br label %1


 <State 2>: 6.08ns
ST_2: idx [1/1] 0.00ns
:0  %idx = phi i10 [ 0, %0 ], [ %idx_1, %2 ]

ST_2: exitcond [1/1] 2.07ns
:1  %exitcond = icmp eq i10 %idx, -24

ST_2: idx_1 [1/1] 1.84ns
:2  %idx_1 = add i10 %idx, 1

ST_2: stg_34 [1/1] 0.00ns
:3  br i1 %exitcond, label %3, label %2

ST_2: empty_2 [1/1] 0.00ns
:3  %empty_2 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %inStream_V_data_V, i4* %inStream_V_keep_V, i4* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)

ST_2: tmp_data_V [1/1] 0.00ns
:4  %tmp_data_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_2, 0

ST_2: tmp_keep_V [1/1] 0.00ns
:5  %tmp_keep_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_2, 1

ST_2: tmp_strb_V [1/1] 0.00ns
:6  %tmp_strb_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_2, 2

ST_2: tmp_user_V [1/1] 0.00ns
:7  %tmp_user_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_2, 3

ST_2: tmp_last_V [1/1] 0.00ns
:8  %tmp_last_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_2, 4

ST_2: tmp_id_V [1/1] 0.00ns
:9  %tmp_id_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_2, 5

ST_2: tmp_dest_V [1/1] 0.00ns
:10  %tmp_dest_V = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_2, 6

ST_2: tmp_data_V_1 [6/6] 6.08ns
:11  %tmp_data_V_1 = mul i32 %tmp_data_V, %gain_read


 <State 3>: 6.08ns
ST_3: tmp_data_V_1 [5/6] 6.08ns
:11  %tmp_data_V_1 = mul i32 %tmp_data_V, %gain_read


 <State 4>: 6.08ns
ST_4: tmp_data_V_1 [4/6] 6.08ns
:11  %tmp_data_V_1 = mul i32 %tmp_data_V, %gain_read


 <State 5>: 6.08ns
ST_5: tmp_data_V_1 [3/6] 6.08ns
:11  %tmp_data_V_1 = mul i32 %tmp_data_V, %gain_read


 <State 6>: 6.08ns
ST_6: tmp_data_V_1 [2/6] 6.08ns
:11  %tmp_data_V_1 = mul i32 %tmp_data_V, %gain_read


 <State 7>: 6.08ns
ST_7: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000)

ST_7: tmp [1/1] 0.00ns
:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

ST_7: stg_50 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_7: tmp_data_V_1 [1/6] 6.08ns
:11  %tmp_data_V_1 = mul i32 %tmp_data_V, %gain_read

ST_7: stg_52 [1/1] 0.00ns
:12  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %outStream_V_data_V, i4* %outStream_V_keep_V, i4* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i32 %tmp_data_V_1, i4 %tmp_keep_V, i4 %tmp_strb_V, i2 %tmp_user_V, i1 %tmp_last_V, i5 %tmp_id_V, i6 %tmp_dest_V)

ST_7: empty_3 [1/1] 0.00ns
:13  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp)

ST_7: stg_54 [1/1] 0.00ns
:14  br label %1


 <State 8>: 0.00ns
ST_8: stg_55 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inStream_V_data_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x109392f0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_keep_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x10939380; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_strb_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x10939410; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_user_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x109394a0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_last_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x10939530; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_id_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x109395c0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_dest_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x10939650; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_data_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x109396e0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_keep_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x10939770; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_strb_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x10939800; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_user_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x10939890; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_last_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x10939920; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_id_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0xa38dca0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_dest_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0xa38dd30; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ gain]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0xa38ddc0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_9        (specbitsmap      ) [ 000000000]
stg_10       (specbitsmap      ) [ 000000000]
stg_11       (specbitsmap      ) [ 000000000]
stg_12       (specbitsmap      ) [ 000000000]
stg_13       (specbitsmap      ) [ 000000000]
stg_14       (specbitsmap      ) [ 000000000]
stg_15       (specbitsmap      ) [ 000000000]
stg_16       (specbitsmap      ) [ 000000000]
stg_17       (specbitsmap      ) [ 000000000]
stg_18       (specbitsmap      ) [ 000000000]
stg_19       (specbitsmap      ) [ 000000000]
stg_20       (specbitsmap      ) [ 000000000]
stg_21       (specbitsmap      ) [ 000000000]
stg_22       (specbitsmap      ) [ 000000000]
stg_23       (specbitsmap      ) [ 000000000]
stg_24       (spectopmodule    ) [ 000000000]
gain_read    (read             ) [ 001111110]
stg_26       (specinterface    ) [ 000000000]
stg_27       (specinterface    ) [ 000000000]
stg_28       (specinterface    ) [ 000000000]
stg_29       (specinterface    ) [ 000000000]
stg_30       (br               ) [ 011111110]
idx          (phi              ) [ 001000000]
exitcond     (icmp             ) [ 001111110]
idx_1        (add              ) [ 011111110]
stg_34       (br               ) [ 000000000]
empty_2      (read             ) [ 000000000]
tmp_data_V   (extractvalue     ) [ 001111110]
tmp_keep_V   (extractvalue     ) [ 001111110]
tmp_strb_V   (extractvalue     ) [ 001111110]
tmp_user_V   (extractvalue     ) [ 001111110]
tmp_last_V   (extractvalue     ) [ 001111110]
tmp_id_V     (extractvalue     ) [ 001111110]
tmp_dest_V   (extractvalue     ) [ 001111110]
empty        (speclooptripcount) [ 000000000]
tmp          (specregionbegin  ) [ 000000000]
stg_50       (specpipeline     ) [ 000000000]
tmp_data_V_1 (mul              ) [ 000000000]
stg_52       (write            ) [ 000000000]
empty_3      (specregionend    ) [ 000000000]
stg_54       (br               ) [ 011111110]
stg_55       (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inStream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inStream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inStream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inStream_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inStream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="inStream_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="inStream_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="outStream_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="outStream_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="outStream_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="outStream_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="outStream_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="outStream_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="outStream_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="gain">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gain"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="gain_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gain_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="empty_2_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="54" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="0" index="2" bw="4" slack="0"/>
<pin id="84" dir="0" index="3" bw="4" slack="0"/>
<pin id="85" dir="0" index="4" bw="2" slack="0"/>
<pin id="86" dir="0" index="5" bw="1" slack="0"/>
<pin id="87" dir="0" index="6" bw="5" slack="0"/>
<pin id="88" dir="0" index="7" bw="6" slack="0"/>
<pin id="89" dir="1" index="8" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_2/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="stg_52_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="0" index="2" bw="4" slack="0"/>
<pin id="102" dir="0" index="3" bw="4" slack="0"/>
<pin id="103" dir="0" index="4" bw="2" slack="0"/>
<pin id="104" dir="0" index="5" bw="1" slack="0"/>
<pin id="105" dir="0" index="6" bw="5" slack="0"/>
<pin id="106" dir="0" index="7" bw="6" slack="0"/>
<pin id="107" dir="0" index="8" bw="32" slack="0"/>
<pin id="108" dir="0" index="9" bw="4" slack="5"/>
<pin id="109" dir="0" index="10" bw="4" slack="5"/>
<pin id="110" dir="0" index="11" bw="2" slack="5"/>
<pin id="111" dir="0" index="12" bw="1" slack="5"/>
<pin id="112" dir="0" index="13" bw="5" slack="5"/>
<pin id="113" dir="0" index="14" bw="6" slack="5"/>
<pin id="114" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_52/7 "/>
</bind>
</comp>

<comp id="123" class="1005" name="idx_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="10" slack="1"/>
<pin id="125" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="idx (phireg) "/>
</bind>
</comp>

<comp id="127" class="1004" name="idx_phi_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="1"/>
<pin id="129" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="10" slack="0"/>
<pin id="131" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="idx/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="exitcond_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="10" slack="0"/>
<pin id="137" dir="0" index="1" bw="10" slack="0"/>
<pin id="138" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="idx_1_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="10" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="idx_1/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="tmp_data_V_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="54" slack="0"/>
<pin id="149" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="tmp_keep_V_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="54" slack="0"/>
<pin id="153" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="tmp_strb_V_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="54" slack="0"/>
<pin id="157" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_user_V_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="54" slack="0"/>
<pin id="161" dir="1" index="1" bw="2" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_last_V_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="54" slack="0"/>
<pin id="165" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_id_V_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="54" slack="0"/>
<pin id="169" dir="1" index="1" bw="5" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="tmp_dest_V_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="54" slack="0"/>
<pin id="173" dir="1" index="1" bw="6" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="1"/>
<pin id="178" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_data_V_1/2 "/>
</bind>
</comp>

<comp id="181" class="1005" name="gain_read_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="1"/>
<pin id="183" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gain_read "/>
</bind>
</comp>

<comp id="186" class="1005" name="exitcond_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="1"/>
<pin id="188" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="190" class="1005" name="idx_1_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="10" slack="0"/>
<pin id="192" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="idx_1 "/>
</bind>
</comp>

<comp id="195" class="1005" name="tmp_data_V_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="1"/>
<pin id="197" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="200" class="1005" name="tmp_keep_V_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="4" slack="5"/>
<pin id="202" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="205" class="1005" name="tmp_strb_V_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="4" slack="5"/>
<pin id="207" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opset="tmp_strb_V "/>
</bind>
</comp>

<comp id="210" class="1005" name="tmp_user_V_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="2" slack="5"/>
<pin id="212" dir="1" index="1" bw="2" slack="5"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="215" class="1005" name="tmp_last_V_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="5"/>
<pin id="217" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="220" class="1005" name="tmp_id_V_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="5" slack="5"/>
<pin id="222" dir="1" index="1" bw="5" slack="5"/>
</pin_list>
<bind>
<opset="tmp_id_V "/>
</bind>
</comp>

<comp id="225" class="1005" name="tmp_dest_V_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="6" slack="5"/>
<pin id="227" dir="1" index="1" bw="6" slack="5"/>
</pin_list>
<bind>
<opset="tmp_dest_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="78"><net_src comp="36" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="28" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="90"><net_src comp="56" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="2" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="80" pin=3"/></net>

<net id="94"><net_src comp="6" pin="0"/><net_sink comp="80" pin=4"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="80" pin=5"/></net>

<net id="96"><net_src comp="10" pin="0"/><net_sink comp="80" pin=6"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="80" pin=7"/></net>

<net id="115"><net_src comp="70" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="116"><net_src comp="14" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="117"><net_src comp="16" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="118"><net_src comp="18" pin="0"/><net_sink comp="98" pin=3"/></net>

<net id="119"><net_src comp="20" pin="0"/><net_sink comp="98" pin=4"/></net>

<net id="120"><net_src comp="22" pin="0"/><net_sink comp="98" pin=5"/></net>

<net id="121"><net_src comp="24" pin="0"/><net_sink comp="98" pin=6"/></net>

<net id="122"><net_src comp="26" pin="0"/><net_sink comp="98" pin=7"/></net>

<net id="126"><net_src comp="50" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="123" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="139"><net_src comp="127" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="52" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="127" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="54" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="150"><net_src comp="80" pin="8"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="80" pin="8"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="80" pin="8"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="80" pin="8"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="80" pin="8"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="80" pin="8"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="80" pin="8"/><net_sink comp="171" pin=0"/></net>

<net id="179"><net_src comp="175" pin="2"/><net_sink comp="98" pin=8"/></net>

<net id="180"><net_src comp="147" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="184"><net_src comp="74" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="189"><net_src comp="135" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="141" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="198"><net_src comp="147" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="203"><net_src comp="151" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="98" pin=9"/></net>

<net id="208"><net_src comp="155" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="98" pin=10"/></net>

<net id="213"><net_src comp="159" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="98" pin=11"/></net>

<net id="218"><net_src comp="163" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="98" pin=12"/></net>

<net id="223"><net_src comp="167" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="98" pin=13"/></net>

<net id="228"><net_src comp="171" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="98" pin=14"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outStream_V_data_V | {7 }
	Port: outStream_V_keep_V | {7 }
	Port: outStream_V_strb_V | {7 }
	Port: outStream_V_user_V | {7 }
	Port: outStream_V_last_V | {7 }
	Port: outStream_V_id_V | {7 }
	Port: outStream_V_dest_V | {7 }
  - Chain level:
	State 1
	State 2
		exitcond : 1
		idx_1 : 1
		stg_34 : 2
		tmp_data_V_1 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
		stg_52 : 1
		empty_3 : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   icmp   |    exitcond_fu_135   |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|    add   |     idx_1_fu_141     |    0    |    0    |    10   |
|----------|----------------------|---------|---------|---------|
|    mul   |      grp_fu_175      |    4    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   read   | gain_read_read_fu_74 |    0    |    0    |    0    |
|          |  empty_2_read_fu_80  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   write  |  stg_52_write_fu_98  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   tmp_data_V_fu_147  |    0    |    0    |    0    |
|          |   tmp_keep_V_fu_151  |    0    |    0    |    0    |
|          |   tmp_strb_V_fu_155  |    0    |    0    |    0    |
|extractvalue|   tmp_user_V_fu_159  |    0    |    0    |    0    |
|          |   tmp_last_V_fu_163  |    0    |    0    |    0    |
|          |    tmp_id_V_fu_167   |    0    |    0    |    0    |
|          |   tmp_dest_V_fu_171  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    4    |    0    |    21   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| exitcond_reg_186 |    1   |
| gain_read_reg_181|   32   |
|   idx_1_reg_190  |   10   |
|    idx_reg_123   |   10   |
|tmp_data_V_reg_195|   32   |
|tmp_dest_V_reg_225|    6   |
| tmp_id_V_reg_220 |    5   |
|tmp_keep_V_reg_200|    4   |
|tmp_last_V_reg_215|    1   |
|tmp_strb_V_reg_205|    4   |
|tmp_user_V_reg_210|    2   |
+------------------+--------+
|       Total      |   107  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_175 |  p0  |   2  |  32  |   64   ||    32   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   64   ||  1.575  ||    32   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   21   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   32   |
|  Register |    -   |    -   |   107  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    1   |   107  |   53   |
+-----------+--------+--------+--------+--------+
