<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>F:\Radar_VHDL\gowin\ul\impl\gwsynthesis\ul.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>F:\Radar_VHDL\gowin\ul\src\ul.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4CQN48PC7/I6</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Nov 12 00:05:29 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C7/I6</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C7/I6</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>280</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>233</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>68</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>4</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>n98_6</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>eh/n98_s2/F </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>104.145(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of n98_6!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n98_6</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n98_6</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-36.727</td>
<td>dis/mult_5_s2/DOUT[19]</td>
<td>dis/distance_m_0_s0/D</td>
<td>clk:[R]</td>
<td>n98_6:[R]</td>
<td>20.000</td>
<td>2.601</td>
<td>53.800</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-34.259</td>
<td>dis/mult_5_s2/DOUT[19]</td>
<td>dis/distance_m_1_s0/D</td>
<td>clk:[R]</td>
<td>n98_6:[R]</td>
<td>20.000</td>
<td>2.601</td>
<td>51.332</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-29.537</td>
<td>dis/mult_5_s2/DOUT[19]</td>
<td>dis/distance_m_2_s0/D</td>
<td>clk:[R]</td>
<td>n98_6:[R]</td>
<td>20.000</td>
<td>2.601</td>
<td>46.610</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-23.460</td>
<td>dis/mult_5_s2/DOUT[19]</td>
<td>dis/distance_m_3_s0/D</td>
<td>clk:[R]</td>
<td>n98_6:[R]</td>
<td>20.000</td>
<td>2.601</td>
<td>40.533</td>
</tr>
<tr>
<td>5</td>
<td>10.398</td>
<td>cv/cnt2_1_s3/Q</td>
<td>cv/cnt2_20_s3/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.306</td>
</tr>
<tr>
<td>6</td>
<td>10.739</td>
<td>cv/cnt2_1_s3/Q</td>
<td>cv/cnt2_22_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.964</td>
</tr>
<tr>
<td>7</td>
<td>10.749</td>
<td>cv/cnt2_1_s3/Q</td>
<td>cv/cnt2_21_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.955</td>
</tr>
<tr>
<td>8</td>
<td>11.307</td>
<td>eh/b_s0/D</td>
<td>eh/b_s0/D</td>
<td>n98_6:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-3.610</td>
<td>1.976</td>
</tr>
<tr>
<td>9</td>
<td>11.519</td>
<td>cv/cnt2_1_s3/Q</td>
<td>cv/cnt2_19_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.185</td>
</tr>
<tr>
<td>10</td>
<td>11.813</td>
<td>cv/cnt2_1_s3/Q</td>
<td>cv/cnt2_1_s3/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.891</td>
</tr>
<tr>
<td>11</td>
<td>11.813</td>
<td>cv/cnt2_1_s3/Q</td>
<td>cv/cnt2_13_s3/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.891</td>
</tr>
<tr>
<td>12</td>
<td>11.817</td>
<td>cv/cnt2_1_s3/Q</td>
<td>cv/cnt2_18_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.887</td>
</tr>
<tr>
<td>13</td>
<td>11.907</td>
<td>cv/cnt2_1_s3/Q</td>
<td>cv/clk2_s0/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.797</td>
</tr>
<tr>
<td>14</td>
<td>12.116</td>
<td>cv/cnt2_1_s3/Q</td>
<td>cv/cnt2_4_s3/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.587</td>
</tr>
<tr>
<td>15</td>
<td>12.116</td>
<td>cv/cnt2_1_s3/Q</td>
<td>cv/cnt2_5_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.587</td>
</tr>
<tr>
<td>16</td>
<td>12.116</td>
<td>cv/cnt2_1_s3/Q</td>
<td>cv/cnt2_6_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.587</td>
</tr>
<tr>
<td>17</td>
<td>12.132</td>
<td>cv/cnt2_1_s3/Q</td>
<td>cv/cnt2_11_s3/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.571</td>
</tr>
<tr>
<td>18</td>
<td>12.132</td>
<td>cv/cnt2_1_s3/Q</td>
<td>cv/cnt2_16_s3/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.571</td>
</tr>
<tr>
<td>19</td>
<td>12.136</td>
<td>servo/cnt_8_s0/Q</td>
<td>servo/direction_s12/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.567</td>
</tr>
<tr>
<td>20</td>
<td>12.141</td>
<td>cv/cnt2_1_s3/Q</td>
<td>cv/cnt2_7_s3/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.562</td>
</tr>
<tr>
<td>21</td>
<td>12.141</td>
<td>cv/cnt2_1_s3/Q</td>
<td>cv/cnt2_3_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.562</td>
</tr>
<tr>
<td>22</td>
<td>12.294</td>
<td>cv/cnt2_1_s3/Q</td>
<td>cv/cnt2_10_s3/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.410</td>
</tr>
<tr>
<td>23</td>
<td>12.294</td>
<td>cv/cnt2_1_s3/Q</td>
<td>cv/cnt2_9_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.410</td>
</tr>
<tr>
<td>24</td>
<td>12.417</td>
<td>cv/cnt2_1_s3/Q</td>
<td>cv/cnt2_15_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.286</td>
</tr>
<tr>
<td>25</td>
<td>12.442</td>
<td>cv/cnt2_1_s3/Q</td>
<td>cv/cnt2_0_s3/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.261</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.441</td>
<td>eh/b_s0/D</td>
<td>eh/b_s0/D</td>
<td>n98_6:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.638</td>
<td>1.228</td>
</tr>
<tr>
<td>2</td>
<td>0.524</td>
<td>servo/cnt_0_s0/Q</td>
<td>servo/cnt_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>3</td>
<td>0.524</td>
<td>cv/cnt2_13_s3/Q</td>
<td>cv/cnt2_13_s3/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>4</td>
<td>0.524</td>
<td>cv/cnt2_6_s1/Q</td>
<td>cv/cnt2_6_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>5</td>
<td>0.525</td>
<td>eh/count_16_s3/Q</td>
<td>eh/count_16_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>6</td>
<td>0.525</td>
<td>eh/count_3_s1/Q</td>
<td>eh/count_3_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>7</td>
<td>0.525</td>
<td>eh/count_12_s1/Q</td>
<td>eh/count_12_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>8</td>
<td>0.525</td>
<td>eh/count_15_s1/Q</td>
<td>eh/count_15_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>9</td>
<td>0.525</td>
<td>cv/cnt2_11_s3/Q</td>
<td>cv/cnt2_11_s3/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>10</td>
<td>0.525</td>
<td>cv/cnt2_14_s3/Q</td>
<td>cv/cnt2_14_s3/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>11</td>
<td>0.525</td>
<td>cv/cnt2_20_s3/Q</td>
<td>cv/cnt2_20_s3/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>12</td>
<td>0.525</td>
<td>cv/cnt2_3_s1/Q</td>
<td>cv/cnt2_3_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>13</td>
<td>0.525</td>
<td>cv/cnt2_5_s1/Q</td>
<td>cv/cnt2_5_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>14</td>
<td>0.526</td>
<td>eh/count_1_s3/Q</td>
<td>eh/count_1_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.526</td>
</tr>
<tr>
<td>15</td>
<td>0.526</td>
<td>eh/count_10_s3/Q</td>
<td>eh/count_10_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.526</td>
</tr>
<tr>
<td>16</td>
<td>0.526</td>
<td>eh/count_13_s3/Q</td>
<td>eh/count_13_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.526</td>
</tr>
<tr>
<td>17</td>
<td>0.527</td>
<td>eh/count_7_s3/Q</td>
<td>eh/count_7_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.527</td>
</tr>
<tr>
<td>18</td>
<td>0.528</td>
<td>servo/direction_s12/Q</td>
<td>servo/direction_s12/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.528</td>
</tr>
<tr>
<td>19</td>
<td>0.541</td>
<td>servo/cnt_3_s0/Q</td>
<td>servo/cnt_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>20</td>
<td>0.541</td>
<td>servo/cnt_7_s0/Q</td>
<td>servo/cnt_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>21</td>
<td>0.541</td>
<td>cv/cnt1_2_s0/Q</td>
<td>cv/cnt1_2_s0/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>22</td>
<td>0.541</td>
<td>cv/cnt1_6_s0/Q</td>
<td>cv/cnt1_6_s0/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>23</td>
<td>0.541</td>
<td>cv/cnt1_8_s0/Q</td>
<td>cv/cnt1_8_s0/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>24</td>
<td>0.542</td>
<td>servo/cnt_9_s0/Q</td>
<td>servo/cnt_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.542</td>
</tr>
<tr>
<td>25</td>
<td>0.542</td>
<td>servo/cnt_13_s0/Q</td>
<td>servo/cnt_13_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.542</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.943</td>
<td>8.869</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>eh/b_s0</td>
</tr>
<tr>
<td>2</td>
<td>7.943</td>
<td>8.869</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>eh/count_15_s1</td>
</tr>
<tr>
<td>3</td>
<td>7.943</td>
<td>8.869</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>eh/count_8_s1</td>
</tr>
<tr>
<td>4</td>
<td>7.943</td>
<td>8.869</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>eh/count_9_s3</td>
</tr>
<tr>
<td>5</td>
<td>7.943</td>
<td>8.869</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>servo/cnt_11_s0</td>
</tr>
<tr>
<td>6</td>
<td>7.943</td>
<td>8.869</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cv/cnt1_8_s0</td>
</tr>
<tr>
<td>7</td>
<td>7.943</td>
<td>8.869</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cv/cnt1_9_s0</td>
</tr>
<tr>
<td>8</td>
<td>7.943</td>
<td>8.869</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>servo/cnt_12_s0</td>
</tr>
<tr>
<td>9</td>
<td>7.943</td>
<td>8.869</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cv/b_s0</td>
</tr>
<tr>
<td>10</td>
<td>7.943</td>
<td>8.869</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cv/clk2_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-36.727</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>57.409</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>dis/mult_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dis/distance_m_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n98_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.610</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[2][A]</td>
<td>dis/mult_5_s2/CLK</td>
</tr>
<tr>
<td>3.849</td>
<td>0.240</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">dis/mult_5_s2/DOUT[19]</td>
</tr>
<tr>
<td>5.303</td>
<td>1.454</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[2][A]</td>
<td>dis/n117_s350/I0</td>
</tr>
<tr>
<td>6.068</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R12C22[2][A]</td>
<td style=" background: #97FFFF;">dis/n117_s350/F</td>
</tr>
<tr>
<td>7.050</td>
<td>0.982</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>dis/n117_s306/I0</td>
</tr>
<tr>
<td>7.836</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C19[2][A]</td>
<td style=" background: #97FFFF;">dis/n117_s306/F</td>
</tr>
<tr>
<td>8.151</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[3][B]</td>
<td>dis/n117_s280/I0</td>
</tr>
<tr>
<td>8.615</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R11C19[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s280/F</td>
</tr>
<tr>
<td>9.578</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[3][B]</td>
<td>dis/n117_s231/I0</td>
</tr>
<tr>
<td>10.392</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C21[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s231/F</td>
</tr>
<tr>
<td>11.253</td>
<td>0.861</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>dis/n117_s183/I0</td>
</tr>
<tr>
<td>11.717</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s183/F</td>
</tr>
<tr>
<td>12.712</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[3][A]</td>
<td>dis/n117_s352/I1</td>
</tr>
<tr>
<td>13.477</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C19[3][A]</td>
<td style=" background: #97FFFF;">dis/n117_s352/F</td>
</tr>
<tr>
<td>14.089</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[2][B]</td>
<td>dis/n117_s311/I2</td>
</tr>
<tr>
<td>14.850</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C21[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s311/F</td>
</tr>
<tr>
<td>15.162</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td>dis/n117_s257/I0</td>
</tr>
<tr>
<td>15.771</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R11C20[1][A]</td>
<td style=" background: #97FFFF;">dis/n117_s257/F</td>
</tr>
<tr>
<td>16.390</td>
<td>0.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>dis/n117_s222/I2</td>
</tr>
<tr>
<td>17.205</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C20[1][B]</td>
<td style=" background: #97FFFF;">dis/n117_s222/F</td>
</tr>
<tr>
<td>18.053</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>dis/n117_s214/I2</td>
</tr>
<tr>
<td>18.867</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s214/F</td>
</tr>
<tr>
<td>19.480</td>
<td>0.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[2][A]</td>
<td>dis/n117_s168/I0</td>
</tr>
<tr>
<td>20.244</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C22[2][A]</td>
<td style=" background: #97FFFF;">dis/n117_s168/F</td>
</tr>
<tr>
<td>21.094</td>
<td>0.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[3][B]</td>
<td>dis/n117_s220/I2</td>
</tr>
<tr>
<td>21.703</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C22[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s220/F</td>
</tr>
<tr>
<td>22.307</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[3][B]</td>
<td>dis/n117_s198/I2</td>
</tr>
<tr>
<td>22.916</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C21[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s198/F</td>
</tr>
<tr>
<td>24.142</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[3][A]</td>
<td>dis/n117_s160/I1</td>
</tr>
<tr>
<td>24.737</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C24[3][A]</td>
<td style=" background: #97FFFF;">dis/n117_s160/F</td>
</tr>
<tr>
<td>25.048</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C23[2][B]</td>
<td>dis/n117_s166/I3</td>
</tr>
<tr>
<td>25.863</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R7C23[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s166/F</td>
</tr>
<tr>
<td>26.714</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td>dis/n117_s395/I3</td>
</tr>
<tr>
<td>27.529</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C19[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s395/F</td>
</tr>
<tr>
<td>28.617</td>
<td>1.088</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[2][B]</td>
<td>dis/n117_s137/I0</td>
</tr>
<tr>
<td>29.081</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R8C24[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s137/F</td>
</tr>
<tr>
<td>29.101</td>
<td>0.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[2][A]</td>
<td>dis/n117_s157/I3</td>
</tr>
<tr>
<td>29.866</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C24[2][A]</td>
<td style=" background: #97FFFF;">dis/n117_s157/F</td>
</tr>
<tr>
<td>31.191</td>
<td>1.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[3][A]</td>
<td>dis/n117_s102/I3</td>
</tr>
<tr>
<td>32.006</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C25[3][A]</td>
<td style=" background: #97FFFF;">dis/n117_s102/F</td>
</tr>
<tr>
<td>32.984</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>dis/n117_s88/I0</td>
</tr>
<tr>
<td>33.799</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R11C24[0][A]</td>
<td style=" background: #97FFFF;">dis/n117_s88/F</td>
</tr>
<tr>
<td>34.785</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C26[1][A]</td>
<td>dis/n117_s52/I3</td>
</tr>
<tr>
<td>35.549</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C26[1][A]</td>
<td style=" background: #97FFFF;">dis/n117_s52/F</td>
</tr>
<tr>
<td>36.642</td>
<td>1.093</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[3][A]</td>
<td>dis/n117_s75/I1</td>
</tr>
<tr>
<td>37.428</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R13C25[3][A]</td>
<td style=" background: #97FFFF;">dis/n117_s75/F</td>
</tr>
<tr>
<td>37.747</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[2][A]</td>
<td>dis/n117_s42/I1</td>
</tr>
<tr>
<td>38.562</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R12C25[2][A]</td>
<td style=" background: #97FFFF;">dis/n117_s42/F</td>
</tr>
<tr>
<td>39.647</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[1][A]</td>
<td>dis/n117_s29/I0</td>
</tr>
<tr>
<td>40.412</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C25[1][A]</td>
<td style=" background: #97FFFF;">dis/n117_s29/F</td>
</tr>
<tr>
<td>41.024</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>dis/n117_s24/I1</td>
</tr>
<tr>
<td>41.487</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R8C27[0][A]</td>
<td style=" background: #97FFFF;">dis/n117_s24/F</td>
</tr>
<tr>
<td>42.110</td>
<td>0.622</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[3][B]</td>
<td>dis/n117_s23/I0</td>
</tr>
<tr>
<td>42.924</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R9C26[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s23/F</td>
</tr>
<tr>
<td>44.049</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>dis/n118_s28/I2</td>
</tr>
<tr>
<td>44.864</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C30[0][A]</td>
<td style=" background: #97FFFF;">dis/n118_s28/F</td>
</tr>
<tr>
<td>45.716</td>
<td>0.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[0][B]</td>
<td>dis/n118_s66/I3</td>
</tr>
<tr>
<td>46.180</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C26[0][B]</td>
<td style=" background: #97FFFF;">dis/n118_s66/F</td>
</tr>
<tr>
<td>47.284</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[3][A]</td>
<td>dis/n118_s16/I0</td>
</tr>
<tr>
<td>48.049</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C28[3][A]</td>
<td style=" background: #97FFFF;">dis/n118_s16/F</td>
</tr>
<tr>
<td>48.656</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[3][A]</td>
<td>dis/n119_s43/I3</td>
</tr>
<tr>
<td>49.265</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C28[3][A]</td>
<td style=" background: #97FFFF;">dis/n119_s43/F</td>
</tr>
<tr>
<td>49.514</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[3][B]</td>
<td>dis/n119_s30/I1</td>
</tr>
<tr>
<td>50.279</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C28[3][B]</td>
<td style=" background: #97FFFF;">dis/n119_s30/F</td>
</tr>
<tr>
<td>51.246</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td>dis/n119_s25/I0</td>
</tr>
<tr>
<td>52.061</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C29[1][B]</td>
<td style=" background: #97FFFF;">dis/n119_s25/F</td>
</tr>
<tr>
<td>53.039</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[3][B]</td>
<td>dis/n119_s23/I1</td>
</tr>
<tr>
<td>53.853</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C29[3][B]</td>
<td style=" background: #97FFFF;">dis/n119_s23/F</td>
</tr>
<tr>
<td>53.873</td>
<td>0.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[3][A]</td>
<td>dis/n120_s89/I0</td>
</tr>
<tr>
<td>54.638</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[3][A]</td>
<td style=" background: #97FFFF;">dis/n120_s89/F</td>
</tr>
<tr>
<td>55.234</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][A]</td>
<td>dis/n120_s79/I1</td>
</tr>
<tr>
<td>56.048</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[3][A]</td>
<td style=" background: #97FFFF;">dis/n120_s79/F</td>
</tr>
<tr>
<td>56.645</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[0][A]</td>
<td>dis/n120_s75/I3</td>
</tr>
<tr>
<td>57.409</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C29[0][A]</td>
<td style=" background: #97FFFF;">dis/n120_s75/F</td>
</tr>
<tr>
<td>57.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[0][A]</td>
<td style=" font-weight:bold;">dis/distance_m_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n98_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R9C30[0][B]</td>
<td>eh/n98_s2/F</td>
</tr>
<tr>
<td>21.009</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[0][A]</td>
<td>dis/distance_m_0_s0/CLK</td>
</tr>
<tr>
<td>20.979</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dis/distance_m_0_s0</td>
</tr>
<tr>
<td>20.682</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C29[0][A]</td>
<td>dis/distance_m_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.601</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>37</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 72.054%; route: 1.009, 27.946%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 25.916, 48.172%; route: 27.644, 51.382%; tC2Q: 0.240, 0.445%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-34.259</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>54.941</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>dis/mult_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dis/distance_m_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n98_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.610</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[2][A]</td>
<td>dis/mult_5_s2/CLK</td>
</tr>
<tr>
<td>3.849</td>
<td>0.240</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">dis/mult_5_s2/DOUT[19]</td>
</tr>
<tr>
<td>5.303</td>
<td>1.454</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[2][A]</td>
<td>dis/n117_s350/I0</td>
</tr>
<tr>
<td>6.068</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R12C22[2][A]</td>
<td style=" background: #97FFFF;">dis/n117_s350/F</td>
</tr>
<tr>
<td>7.050</td>
<td>0.982</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>dis/n117_s306/I0</td>
</tr>
<tr>
<td>7.836</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C19[2][A]</td>
<td style=" background: #97FFFF;">dis/n117_s306/F</td>
</tr>
<tr>
<td>8.151</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[3][B]</td>
<td>dis/n117_s280/I0</td>
</tr>
<tr>
<td>8.615</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R11C19[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s280/F</td>
</tr>
<tr>
<td>9.578</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[3][B]</td>
<td>dis/n117_s231/I0</td>
</tr>
<tr>
<td>10.392</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C21[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s231/F</td>
</tr>
<tr>
<td>11.253</td>
<td>0.861</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>dis/n117_s183/I0</td>
</tr>
<tr>
<td>11.717</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s183/F</td>
</tr>
<tr>
<td>12.712</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[3][A]</td>
<td>dis/n117_s352/I1</td>
</tr>
<tr>
<td>13.477</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C19[3][A]</td>
<td style=" background: #97FFFF;">dis/n117_s352/F</td>
</tr>
<tr>
<td>14.089</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[2][B]</td>
<td>dis/n117_s311/I2</td>
</tr>
<tr>
<td>14.850</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C21[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s311/F</td>
</tr>
<tr>
<td>15.162</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td>dis/n117_s257/I0</td>
</tr>
<tr>
<td>15.771</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R11C20[1][A]</td>
<td style=" background: #97FFFF;">dis/n117_s257/F</td>
</tr>
<tr>
<td>16.390</td>
<td>0.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>dis/n117_s222/I2</td>
</tr>
<tr>
<td>17.205</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C20[1][B]</td>
<td style=" background: #97FFFF;">dis/n117_s222/F</td>
</tr>
<tr>
<td>18.053</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>dis/n117_s214/I2</td>
</tr>
<tr>
<td>18.867</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s214/F</td>
</tr>
<tr>
<td>19.480</td>
<td>0.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[2][A]</td>
<td>dis/n117_s168/I0</td>
</tr>
<tr>
<td>20.244</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C22[2][A]</td>
<td style=" background: #97FFFF;">dis/n117_s168/F</td>
</tr>
<tr>
<td>21.094</td>
<td>0.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[3][B]</td>
<td>dis/n117_s220/I2</td>
</tr>
<tr>
<td>21.703</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C22[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s220/F</td>
</tr>
<tr>
<td>22.307</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[3][B]</td>
<td>dis/n117_s198/I2</td>
</tr>
<tr>
<td>22.916</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C21[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s198/F</td>
</tr>
<tr>
<td>24.142</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[3][A]</td>
<td>dis/n117_s160/I1</td>
</tr>
<tr>
<td>24.737</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C24[3][A]</td>
<td style=" background: #97FFFF;">dis/n117_s160/F</td>
</tr>
<tr>
<td>25.048</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C23[2][B]</td>
<td>dis/n117_s166/I3</td>
</tr>
<tr>
<td>25.863</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R7C23[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s166/F</td>
</tr>
<tr>
<td>26.714</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td>dis/n117_s395/I3</td>
</tr>
<tr>
<td>27.529</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C19[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s395/F</td>
</tr>
<tr>
<td>28.617</td>
<td>1.088</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[2][B]</td>
<td>dis/n117_s137/I0</td>
</tr>
<tr>
<td>29.081</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R8C24[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s137/F</td>
</tr>
<tr>
<td>29.101</td>
<td>0.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[2][A]</td>
<td>dis/n117_s157/I3</td>
</tr>
<tr>
<td>29.866</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C24[2][A]</td>
<td style=" background: #97FFFF;">dis/n117_s157/F</td>
</tr>
<tr>
<td>31.191</td>
<td>1.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[3][A]</td>
<td>dis/n117_s102/I3</td>
</tr>
<tr>
<td>32.006</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C25[3][A]</td>
<td style=" background: #97FFFF;">dis/n117_s102/F</td>
</tr>
<tr>
<td>32.984</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>dis/n117_s88/I0</td>
</tr>
<tr>
<td>33.799</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R11C24[0][A]</td>
<td style=" background: #97FFFF;">dis/n117_s88/F</td>
</tr>
<tr>
<td>34.785</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C26[1][A]</td>
<td>dis/n117_s52/I3</td>
</tr>
<tr>
<td>35.549</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C26[1][A]</td>
<td style=" background: #97FFFF;">dis/n117_s52/F</td>
</tr>
<tr>
<td>36.642</td>
<td>1.093</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[3][A]</td>
<td>dis/n117_s75/I1</td>
</tr>
<tr>
<td>37.428</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R13C25[3][A]</td>
<td style=" background: #97FFFF;">dis/n117_s75/F</td>
</tr>
<tr>
<td>37.747</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[2][A]</td>
<td>dis/n117_s42/I1</td>
</tr>
<tr>
<td>38.562</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R12C25[2][A]</td>
<td style=" background: #97FFFF;">dis/n117_s42/F</td>
</tr>
<tr>
<td>39.647</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[1][A]</td>
<td>dis/n117_s29/I0</td>
</tr>
<tr>
<td>40.412</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C25[1][A]</td>
<td style=" background: #97FFFF;">dis/n117_s29/F</td>
</tr>
<tr>
<td>41.024</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>dis/n117_s24/I1</td>
</tr>
<tr>
<td>41.487</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R8C27[0][A]</td>
<td style=" background: #97FFFF;">dis/n117_s24/F</td>
</tr>
<tr>
<td>42.110</td>
<td>0.622</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[3][B]</td>
<td>dis/n117_s23/I0</td>
</tr>
<tr>
<td>42.924</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R9C26[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s23/F</td>
</tr>
<tr>
<td>44.049</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>dis/n118_s28/I2</td>
</tr>
<tr>
<td>44.864</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C30[0][A]</td>
<td style=" background: #97FFFF;">dis/n118_s28/F</td>
</tr>
<tr>
<td>45.716</td>
<td>0.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[0][B]</td>
<td>dis/n118_s66/I3</td>
</tr>
<tr>
<td>46.180</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C26[0][B]</td>
<td style=" background: #97FFFF;">dis/n118_s66/F</td>
</tr>
<tr>
<td>47.284</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[3][A]</td>
<td>dis/n118_s16/I0</td>
</tr>
<tr>
<td>48.049</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C28[3][A]</td>
<td style=" background: #97FFFF;">dis/n118_s16/F</td>
</tr>
<tr>
<td>48.656</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[3][A]</td>
<td>dis/n119_s43/I3</td>
</tr>
<tr>
<td>49.265</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C28[3][A]</td>
<td style=" background: #97FFFF;">dis/n119_s43/F</td>
</tr>
<tr>
<td>49.514</td>
<td>0.249</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[3][B]</td>
<td>dis/n119_s30/I1</td>
</tr>
<tr>
<td>50.279</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C28[3][B]</td>
<td style=" background: #97FFFF;">dis/n119_s30/F</td>
</tr>
<tr>
<td>51.246</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C29[1][B]</td>
<td>dis/n119_s25/I0</td>
</tr>
<tr>
<td>52.061</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R11C29[1][B]</td>
<td style=" background: #97FFFF;">dis/n119_s25/F</td>
</tr>
<tr>
<td>53.039</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[3][B]</td>
<td>dis/n119_s23/I1</td>
</tr>
<tr>
<td>53.853</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R14C29[3][B]</td>
<td style=" background: #97FFFF;">dis/n119_s23/F</td>
</tr>
<tr>
<td>54.941</td>
<td>1.088</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" font-weight:bold;">dis/distance_m_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n98_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R9C30[0][B]</td>
<td>eh/n98_s2/F</td>
</tr>
<tr>
<td>21.009</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>dis/distance_m_1_s0/CLK</td>
</tr>
<tr>
<td>20.979</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dis/distance_m_1_s0</td>
</tr>
<tr>
<td>20.682</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>dis/distance_m_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.601</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 72.054%; route: 1.009, 27.946%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 23.573, 45.922%; route: 27.520, 53.611%; tC2Q: 0.240, 0.467%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-29.537</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>50.219</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>dis/mult_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dis/distance_m_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n98_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.610</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[2][A]</td>
<td>dis/mult_5_s2/CLK</td>
</tr>
<tr>
<td>3.849</td>
<td>0.240</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">dis/mult_5_s2/DOUT[19]</td>
</tr>
<tr>
<td>5.303</td>
<td>1.454</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[2][A]</td>
<td>dis/n117_s350/I0</td>
</tr>
<tr>
<td>6.068</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R12C22[2][A]</td>
<td style=" background: #97FFFF;">dis/n117_s350/F</td>
</tr>
<tr>
<td>7.050</td>
<td>0.982</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>dis/n117_s306/I0</td>
</tr>
<tr>
<td>7.836</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C19[2][A]</td>
<td style=" background: #97FFFF;">dis/n117_s306/F</td>
</tr>
<tr>
<td>8.151</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[3][B]</td>
<td>dis/n117_s280/I0</td>
</tr>
<tr>
<td>8.615</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R11C19[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s280/F</td>
</tr>
<tr>
<td>9.578</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[3][B]</td>
<td>dis/n117_s231/I0</td>
</tr>
<tr>
<td>10.392</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C21[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s231/F</td>
</tr>
<tr>
<td>11.253</td>
<td>0.861</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>dis/n117_s183/I0</td>
</tr>
<tr>
<td>11.717</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s183/F</td>
</tr>
<tr>
<td>12.712</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[3][A]</td>
<td>dis/n117_s352/I1</td>
</tr>
<tr>
<td>13.477</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C19[3][A]</td>
<td style=" background: #97FFFF;">dis/n117_s352/F</td>
</tr>
<tr>
<td>14.089</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[2][B]</td>
<td>dis/n117_s311/I2</td>
</tr>
<tr>
<td>14.850</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C21[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s311/F</td>
</tr>
<tr>
<td>15.162</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td>dis/n117_s257/I0</td>
</tr>
<tr>
<td>15.771</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R11C20[1][A]</td>
<td style=" background: #97FFFF;">dis/n117_s257/F</td>
</tr>
<tr>
<td>16.390</td>
<td>0.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>dis/n117_s222/I2</td>
</tr>
<tr>
<td>17.205</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C20[1][B]</td>
<td style=" background: #97FFFF;">dis/n117_s222/F</td>
</tr>
<tr>
<td>18.053</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>dis/n117_s214/I2</td>
</tr>
<tr>
<td>18.867</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s214/F</td>
</tr>
<tr>
<td>19.480</td>
<td>0.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[2][A]</td>
<td>dis/n117_s168/I0</td>
</tr>
<tr>
<td>20.244</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C22[2][A]</td>
<td style=" background: #97FFFF;">dis/n117_s168/F</td>
</tr>
<tr>
<td>21.094</td>
<td>0.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[3][B]</td>
<td>dis/n117_s220/I2</td>
</tr>
<tr>
<td>21.703</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C22[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s220/F</td>
</tr>
<tr>
<td>22.307</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[3][B]</td>
<td>dis/n117_s198/I2</td>
</tr>
<tr>
<td>22.916</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C21[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s198/F</td>
</tr>
<tr>
<td>24.142</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[3][A]</td>
<td>dis/n117_s160/I1</td>
</tr>
<tr>
<td>24.737</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C24[3][A]</td>
<td style=" background: #97FFFF;">dis/n117_s160/F</td>
</tr>
<tr>
<td>25.048</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C23[2][B]</td>
<td>dis/n117_s166/I3</td>
</tr>
<tr>
<td>25.863</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R7C23[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s166/F</td>
</tr>
<tr>
<td>26.714</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td>dis/n117_s395/I3</td>
</tr>
<tr>
<td>27.529</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C19[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s395/F</td>
</tr>
<tr>
<td>28.617</td>
<td>1.088</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[2][B]</td>
<td>dis/n117_s137/I0</td>
</tr>
<tr>
<td>29.081</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R8C24[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s137/F</td>
</tr>
<tr>
<td>29.101</td>
<td>0.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[2][A]</td>
<td>dis/n117_s157/I3</td>
</tr>
<tr>
<td>29.866</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C24[2][A]</td>
<td style=" background: #97FFFF;">dis/n117_s157/F</td>
</tr>
<tr>
<td>31.191</td>
<td>1.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[3][A]</td>
<td>dis/n117_s102/I3</td>
</tr>
<tr>
<td>32.006</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C25[3][A]</td>
<td style=" background: #97FFFF;">dis/n117_s102/F</td>
</tr>
<tr>
<td>32.984</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>dis/n117_s88/I0</td>
</tr>
<tr>
<td>33.799</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R11C24[0][A]</td>
<td style=" background: #97FFFF;">dis/n117_s88/F</td>
</tr>
<tr>
<td>34.785</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C26[1][A]</td>
<td>dis/n117_s52/I3</td>
</tr>
<tr>
<td>35.549</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C26[1][A]</td>
<td style=" background: #97FFFF;">dis/n117_s52/F</td>
</tr>
<tr>
<td>36.642</td>
<td>1.093</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[3][A]</td>
<td>dis/n117_s75/I1</td>
</tr>
<tr>
<td>37.428</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R13C25[3][A]</td>
<td style=" background: #97FFFF;">dis/n117_s75/F</td>
</tr>
<tr>
<td>37.747</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[2][A]</td>
<td>dis/n117_s42/I1</td>
</tr>
<tr>
<td>38.562</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R12C25[2][A]</td>
<td style=" background: #97FFFF;">dis/n117_s42/F</td>
</tr>
<tr>
<td>39.647</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[1][A]</td>
<td>dis/n117_s29/I0</td>
</tr>
<tr>
<td>40.412</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C25[1][A]</td>
<td style=" background: #97FFFF;">dis/n117_s29/F</td>
</tr>
<tr>
<td>41.024</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>dis/n117_s24/I1</td>
</tr>
<tr>
<td>41.487</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R8C27[0][A]</td>
<td style=" background: #97FFFF;">dis/n117_s24/F</td>
</tr>
<tr>
<td>42.110</td>
<td>0.622</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[3][B]</td>
<td>dis/n117_s23/I0</td>
</tr>
<tr>
<td>42.924</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R9C26[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s23/F</td>
</tr>
<tr>
<td>44.049</td>
<td>1.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>dis/n118_s28/I2</td>
</tr>
<tr>
<td>44.864</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C30[0][A]</td>
<td style=" background: #97FFFF;">dis/n118_s28/F</td>
</tr>
<tr>
<td>45.716</td>
<td>0.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[0][B]</td>
<td>dis/n118_s66/I3</td>
</tr>
<tr>
<td>46.180</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C26[0][B]</td>
<td style=" background: #97FFFF;">dis/n118_s66/F</td>
</tr>
<tr>
<td>47.284</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[3][A]</td>
<td>dis/n118_s16/I0</td>
</tr>
<tr>
<td>48.045</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R11C28[3][A]</td>
<td style=" background: #97FFFF;">dis/n118_s16/F</td>
</tr>
<tr>
<td>48.362</td>
<td>0.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[2][A]</td>
<td>dis/n118_s63/I2</td>
</tr>
<tr>
<td>49.127</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R11C27[2][A]</td>
<td style=" background: #97FFFF;">dis/n118_s63/F</td>
</tr>
<tr>
<td>50.220</td>
<td>1.092</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">dis/distance_m_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n98_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R9C30[0][B]</td>
<td>eh/n98_s2/F</td>
</tr>
<tr>
<td>21.009</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>dis/distance_m_2_s0/CLK</td>
</tr>
<tr>
<td>20.979</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dis/distance_m_2_s0</td>
</tr>
<tr>
<td>20.682</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>dis/distance_m_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.601</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>31</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 72.054%; route: 1.009, 27.946%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 21.330, 45.764%; route: 25.040, 53.722%; tC2Q: 0.240, 0.514%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-23.460</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.143</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>dis/mult_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dis/distance_m_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n98_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.610</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[2][A]</td>
<td>dis/mult_5_s2/CLK</td>
</tr>
<tr>
<td>3.849</td>
<td>0.240</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">dis/mult_5_s2/DOUT[19]</td>
</tr>
<tr>
<td>5.303</td>
<td>1.454</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C22[2][A]</td>
<td>dis/n117_s350/I0</td>
</tr>
<tr>
<td>6.068</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R12C22[2][A]</td>
<td style=" background: #97FFFF;">dis/n117_s350/F</td>
</tr>
<tr>
<td>7.050</td>
<td>0.982</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[2][A]</td>
<td>dis/n117_s306/I0</td>
</tr>
<tr>
<td>7.836</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C19[2][A]</td>
<td style=" background: #97FFFF;">dis/n117_s306/F</td>
</tr>
<tr>
<td>8.151</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[3][B]</td>
<td>dis/n117_s280/I0</td>
</tr>
<tr>
<td>8.615</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R11C19[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s280/F</td>
</tr>
<tr>
<td>9.578</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[3][B]</td>
<td>dis/n117_s231/I0</td>
</tr>
<tr>
<td>10.392</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R14C21[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s231/F</td>
</tr>
<tr>
<td>11.253</td>
<td>0.861</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>dis/n117_s183/I0</td>
</tr>
<tr>
<td>11.717</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s183/F</td>
</tr>
<tr>
<td>12.712</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[3][A]</td>
<td>dis/n117_s352/I1</td>
</tr>
<tr>
<td>13.477</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C19[3][A]</td>
<td style=" background: #97FFFF;">dis/n117_s352/F</td>
</tr>
<tr>
<td>14.089</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[2][B]</td>
<td>dis/n117_s311/I2</td>
</tr>
<tr>
<td>14.850</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C21[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s311/F</td>
</tr>
<tr>
<td>15.162</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[1][A]</td>
<td>dis/n117_s257/I0</td>
</tr>
<tr>
<td>15.771</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R11C20[1][A]</td>
<td style=" background: #97FFFF;">dis/n117_s257/F</td>
</tr>
<tr>
<td>16.390</td>
<td>0.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>dis/n117_s222/I2</td>
</tr>
<tr>
<td>17.205</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C20[1][B]</td>
<td style=" background: #97FFFF;">dis/n117_s222/F</td>
</tr>
<tr>
<td>18.053</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>dis/n117_s214/I2</td>
</tr>
<tr>
<td>18.867</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s214/F</td>
</tr>
<tr>
<td>19.480</td>
<td>0.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[2][A]</td>
<td>dis/n117_s168/I0</td>
</tr>
<tr>
<td>20.244</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C22[2][A]</td>
<td style=" background: #97FFFF;">dis/n117_s168/F</td>
</tr>
<tr>
<td>21.094</td>
<td>0.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[3][B]</td>
<td>dis/n117_s220/I2</td>
</tr>
<tr>
<td>21.703</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C22[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s220/F</td>
</tr>
<tr>
<td>22.307</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[3][B]</td>
<td>dis/n117_s198/I2</td>
</tr>
<tr>
<td>22.916</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R7C21[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s198/F</td>
</tr>
<tr>
<td>24.142</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[3][A]</td>
<td>dis/n117_s160/I1</td>
</tr>
<tr>
<td>24.737</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C24[3][A]</td>
<td style=" background: #97FFFF;">dis/n117_s160/F</td>
</tr>
<tr>
<td>25.048</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C23[2][B]</td>
<td>dis/n117_s166/I3</td>
</tr>
<tr>
<td>25.863</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R7C23[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s166/F</td>
</tr>
<tr>
<td>26.714</td>
<td>0.852</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td>dis/n117_s395/I3</td>
</tr>
<tr>
<td>27.529</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C19[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s395/F</td>
</tr>
<tr>
<td>28.617</td>
<td>1.088</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[2][B]</td>
<td>dis/n117_s137/I0</td>
</tr>
<tr>
<td>29.081</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R8C24[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s137/F</td>
</tr>
<tr>
<td>29.101</td>
<td>0.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[2][A]</td>
<td>dis/n117_s157/I3</td>
</tr>
<tr>
<td>29.866</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C24[2][A]</td>
<td style=" background: #97FFFF;">dis/n117_s157/F</td>
</tr>
<tr>
<td>31.191</td>
<td>1.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[3][A]</td>
<td>dis/n117_s102/I3</td>
</tr>
<tr>
<td>32.006</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C25[3][A]</td>
<td style=" background: #97FFFF;">dis/n117_s102/F</td>
</tr>
<tr>
<td>32.984</td>
<td>0.978</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>dis/n117_s88/I0</td>
</tr>
<tr>
<td>33.799</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R11C24[0][A]</td>
<td style=" background: #97FFFF;">dis/n117_s88/F</td>
</tr>
<tr>
<td>34.785</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C26[1][A]</td>
<td>dis/n117_s52/I3</td>
</tr>
<tr>
<td>35.549</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R8C26[1][A]</td>
<td style=" background: #97FFFF;">dis/n117_s52/F</td>
</tr>
<tr>
<td>36.642</td>
<td>1.093</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[3][A]</td>
<td>dis/n117_s75/I1</td>
</tr>
<tr>
<td>37.428</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R13C25[3][A]</td>
<td style=" background: #97FFFF;">dis/n117_s75/F</td>
</tr>
<tr>
<td>37.747</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[2][A]</td>
<td>dis/n117_s42/I1</td>
</tr>
<tr>
<td>38.562</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R12C25[2][A]</td>
<td style=" background: #97FFFF;">dis/n117_s42/F</td>
</tr>
<tr>
<td>39.647</td>
<td>1.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[1][A]</td>
<td>dis/n117_s29/I0</td>
</tr>
<tr>
<td>40.412</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C25[1][A]</td>
<td style=" background: #97FFFF;">dis/n117_s29/F</td>
</tr>
<tr>
<td>41.024</td>
<td>0.612</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>dis/n117_s24/I1</td>
</tr>
<tr>
<td>41.487</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R8C27[0][A]</td>
<td style=" background: #97FFFF;">dis/n117_s24/F</td>
</tr>
<tr>
<td>42.110</td>
<td>0.622</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[3][B]</td>
<td>dis/n117_s23/I0</td>
</tr>
<tr>
<td>42.924</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R9C26[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s23/F</td>
</tr>
<tr>
<td>44.143</td>
<td>1.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td style=" font-weight:bold;">dis/distance_m_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n98_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R9C30[0][B]</td>
<td>eh/n98_s2/F</td>
</tr>
<tr>
<td>21.009</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td>dis/distance_m_3_s0/CLK</td>
</tr>
<tr>
<td>20.979</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dis/distance_m_3_s0</td>
</tr>
<tr>
<td>20.682</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C26[1][A]</td>
<td>dis/distance_m_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.601</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>27</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 72.054%; route: 1.009, 27.946%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 18.527, 45.709%; route: 21.766, 53.700%; tC2Q: 0.240, 0.591%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.398</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.075</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_20_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][B]</td>
<td>cv/cnt2_1_s3/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R12C33[0][B]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s3/Q</td>
</tr>
<tr>
<td>14.964</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[3][B]</td>
<td>cv/n80_s4/I2</td>
</tr>
<tr>
<td>15.428</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C32[3][B]</td>
<td style=" background: #97FFFF;">cv/n80_s4/F</td>
</tr>
<tr>
<td>16.037</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[2][B]</td>
<td>cv/n79_s3/I1</td>
</tr>
<tr>
<td>16.500</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R7C33[2][B]</td>
<td style=" background: #97FFFF;">cv/n79_s3/F</td>
</tr>
<tr>
<td>16.817</td>
<td>0.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[1][B]</td>
<td>cv/n76_s3/I3</td>
</tr>
<tr>
<td>17.632</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R8C33[1][B]</td>
<td style=" background: #97FFFF;">cv/n76_s3/F</td>
</tr>
<tr>
<td>18.248</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C33[2][A]</td>
<td>cv/n73_s2/I3</td>
</tr>
<tr>
<td>19.063</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C33[2][A]</td>
<td style=" background: #97FFFF;">cv/n73_s2/F</td>
</tr>
<tr>
<td>19.071</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C33[0][A]</td>
<td>cv/n70_s2/I3</td>
</tr>
<tr>
<td>19.680</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C33[0][A]</td>
<td style=" background: #97FFFF;">cv/n70_s2/F</td>
</tr>
<tr>
<td>20.283</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>cv/n67_s3/I1</td>
</tr>
<tr>
<td>20.878</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C32[0][B]</td>
<td style=" background: #97FFFF;">cv/n67_s3/F</td>
</tr>
<tr>
<td>21.192</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[3][A]</td>
<td>cv/n64_s4/I3</td>
</tr>
<tr>
<td>21.656</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R8C32[3][A]</td>
<td style=" background: #97FFFF;">cv/n64_s4/F</td>
</tr>
<tr>
<td>22.260</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C31[0][A]</td>
<td>cv/n66_s3/I2</td>
</tr>
<tr>
<td>23.075</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C31[0][A]</td>
<td style=" background: #97FFFF;">cv/n66_s3/F</td>
</tr>
<tr>
<td>23.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C31[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_20_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C31[0][A]</td>
<td>cv/cnt2_20_s3/CLK</td>
</tr>
<tr>
<td>33.473</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C31[0][A]</td>
<td>cv/cnt2_20_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.037, 54.132%; route: 3.929, 42.218%; tC2Q: 0.340, 3.650%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.739</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.733</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_22_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][B]</td>
<td>cv/cnt2_1_s3/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R12C33[0][B]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s3/Q</td>
</tr>
<tr>
<td>14.964</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[3][B]</td>
<td>cv/n80_s4/I2</td>
</tr>
<tr>
<td>15.428</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C32[3][B]</td>
<td style=" background: #97FFFF;">cv/n80_s4/F</td>
</tr>
<tr>
<td>16.037</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[2][B]</td>
<td>cv/n79_s3/I1</td>
</tr>
<tr>
<td>16.500</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R7C33[2][B]</td>
<td style=" background: #97FFFF;">cv/n79_s3/F</td>
</tr>
<tr>
<td>16.817</td>
<td>0.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[1][B]</td>
<td>cv/n76_s3/I3</td>
</tr>
<tr>
<td>17.632</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R8C33[1][B]</td>
<td style=" background: #97FFFF;">cv/n76_s3/F</td>
</tr>
<tr>
<td>18.248</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C33[2][A]</td>
<td>cv/n73_s2/I3</td>
</tr>
<tr>
<td>19.063</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C33[2][A]</td>
<td style=" background: #97FFFF;">cv/n73_s2/F</td>
</tr>
<tr>
<td>19.071</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C33[0][A]</td>
<td>cv/n70_s2/I3</td>
</tr>
<tr>
<td>19.680</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C33[0][A]</td>
<td style=" background: #97FFFF;">cv/n70_s2/F</td>
</tr>
<tr>
<td>20.283</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>cv/n67_s3/I1</td>
</tr>
<tr>
<td>20.878</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C32[0][B]</td>
<td style=" background: #97FFFF;">cv/n67_s3/F</td>
</tr>
<tr>
<td>21.192</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[3][A]</td>
<td>cv/n64_s4/I3</td>
</tr>
<tr>
<td>21.655</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C32[3][A]</td>
<td style=" background: #97FFFF;">cv/n64_s4/F</td>
</tr>
<tr>
<td>21.969</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>cv/n64_s1/I0</td>
</tr>
<tr>
<td>22.733</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td style=" background: #97FFFF;">cv/n64_s1/F</td>
</tr>
<tr>
<td>22.733</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_22_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>cv/cnt2_22_s1/CLK</td>
</tr>
<tr>
<td>33.473</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>cv/cnt2_22_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.987, 55.631%; route: 3.638, 40.580%; tC2Q: 0.340, 3.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.749</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][B]</td>
<td>cv/cnt2_1_s3/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R12C33[0][B]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s3/Q</td>
</tr>
<tr>
<td>14.964</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[3][B]</td>
<td>cv/n80_s4/I2</td>
</tr>
<tr>
<td>15.428</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C32[3][B]</td>
<td style=" background: #97FFFF;">cv/n80_s4/F</td>
</tr>
<tr>
<td>16.037</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[2][B]</td>
<td>cv/n79_s3/I1</td>
</tr>
<tr>
<td>16.500</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R7C33[2][B]</td>
<td style=" background: #97FFFF;">cv/n79_s3/F</td>
</tr>
<tr>
<td>16.817</td>
<td>0.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[1][B]</td>
<td>cv/n76_s3/I3</td>
</tr>
<tr>
<td>17.632</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R8C33[1][B]</td>
<td style=" background: #97FFFF;">cv/n76_s3/F</td>
</tr>
<tr>
<td>18.248</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C33[2][A]</td>
<td>cv/n73_s2/I3</td>
</tr>
<tr>
<td>19.063</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C33[2][A]</td>
<td style=" background: #97FFFF;">cv/n73_s2/F</td>
</tr>
<tr>
<td>19.071</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C33[0][A]</td>
<td>cv/n70_s2/I3</td>
</tr>
<tr>
<td>19.680</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C33[0][A]</td>
<td style=" background: #97FFFF;">cv/n70_s2/F</td>
</tr>
<tr>
<td>20.283</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>cv/n67_s3/I1</td>
</tr>
<tr>
<td>20.878</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C32[0][B]</td>
<td style=" background: #97FFFF;">cv/n67_s3/F</td>
</tr>
<tr>
<td>21.192</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[3][A]</td>
<td>cv/n64_s4/I3</td>
</tr>
<tr>
<td>21.656</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R8C32[3][A]</td>
<td style=" background: #97FFFF;">cv/n64_s4/F</td>
</tr>
<tr>
<td>22.260</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33[2][A]</td>
<td>cv/n65_s1/I1</td>
</tr>
<tr>
<td>22.724</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C33[2][A]</td>
<td style=" background: #97FFFF;">cv/n65_s1/F</td>
</tr>
<tr>
<td>22.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33[2][A]</td>
<td style=" font-weight:bold;">cv/cnt2_21_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33[2][A]</td>
<td>cv/cnt2_21_s1/CLK</td>
</tr>
<tr>
<td>33.473</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C33[2][A]</td>
<td>cv/cnt2_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.687, 52.337%; route: 3.929, 43.870%; tC2Q: 0.340, 3.793%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.307</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.283</td>
</tr>
<tr>
<td class="label">From</td>
<td>eh/b_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>eh/b_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n98_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n98_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R9C30[0][B]</td>
<td>eh/n98_s2/F</td>
</tr>
<tr>
<td>11.976</td>
<td>1.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[1][A]</td>
<td style=" font-weight:bold;">eh/b_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.610</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[1][A]</td>
<td>eh/b_s0/CLK</td>
</tr>
<tr>
<td>23.580</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>eh/b_s0</td>
</tr>
<tr>
<td>23.283</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C30[1][A]</td>
<td>eh/b_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.610</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.976, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.601, 72.054%; route: 1.009, 27.946%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.519</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.954</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][B]</td>
<td>cv/cnt2_1_s3/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R12C33[0][B]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s3/Q</td>
</tr>
<tr>
<td>14.964</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[3][B]</td>
<td>cv/n80_s4/I2</td>
</tr>
<tr>
<td>15.428</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C32[3][B]</td>
<td style=" background: #97FFFF;">cv/n80_s4/F</td>
</tr>
<tr>
<td>16.037</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[2][B]</td>
<td>cv/n79_s3/I1</td>
</tr>
<tr>
<td>16.500</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R7C33[2][B]</td>
<td style=" background: #97FFFF;">cv/n79_s3/F</td>
</tr>
<tr>
<td>16.817</td>
<td>0.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[1][B]</td>
<td>cv/n76_s3/I3</td>
</tr>
<tr>
<td>17.632</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R8C33[1][B]</td>
<td style=" background: #97FFFF;">cv/n76_s3/F</td>
</tr>
<tr>
<td>18.248</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C33[2][A]</td>
<td>cv/n73_s2/I3</td>
</tr>
<tr>
<td>19.063</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C33[2][A]</td>
<td style=" background: #97FFFF;">cv/n73_s2/F</td>
</tr>
<tr>
<td>19.071</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C33[0][A]</td>
<td>cv/n70_s2/I3</td>
</tr>
<tr>
<td>19.680</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C33[0][A]</td>
<td style=" background: #97FFFF;">cv/n70_s2/F</td>
</tr>
<tr>
<td>20.283</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>cv/n67_s3/I1</td>
</tr>
<tr>
<td>20.878</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C32[0][B]</td>
<td style=" background: #97FFFF;">cv/n67_s3/F</td>
</tr>
<tr>
<td>21.189</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[0][B]</td>
<td>cv/n67_s1/I1</td>
</tr>
<tr>
<td>21.954</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C32[0][B]</td>
<td style=" background: #97FFFF;">cv/n67_s1/F</td>
</tr>
<tr>
<td>21.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[0][B]</td>
<td style=" font-weight:bold;">cv/cnt2_19_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[0][B]</td>
<td>cv/cnt2_19_s1/CLK</td>
</tr>
<tr>
<td>33.473</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C32[0][B]</td>
<td>cv/cnt2_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.524, 55.270%; route: 3.322, 40.581%; tC2Q: 0.340, 4.149%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.813</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][B]</td>
<td>cv/cnt2_1_s3/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R12C33[0][B]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s3/Q</td>
</tr>
<tr>
<td>14.964</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>cv/b_s8/I1</td>
</tr>
<tr>
<td>15.428</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>16.024</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[3][A]</td>
<td>cv/b_s6/I0</td>
</tr>
<tr>
<td>16.810</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C33[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s6/F</td>
</tr>
<tr>
<td>17.121</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[3][B]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>17.886</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C33[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.482</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td>cv/b_s3/I0</td>
</tr>
<tr>
<td>19.091</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C32[0][B]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>19.107</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[3][A]</td>
<td>cv/b_s12/I0</td>
</tr>
<tr>
<td>19.921</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R7C32[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s12/F</td>
</tr>
<tr>
<td>21.051</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][B]</td>
<td>cv/n85_s3/I0</td>
</tr>
<tr>
<td>21.660</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][B]</td>
<td style=" background: #97FFFF;">cv/n85_s3/F</td>
</tr>
<tr>
<td>21.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][B]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][B]</td>
<td>cv/cnt2_1_s3/CLK</td>
</tr>
<tr>
<td>33.473</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C33[0][B]</td>
<td>cv/cnt2_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.047, 51.291%; route: 3.504, 44.405%; tC2Q: 0.340, 4.304%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.813</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_13_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][B]</td>
<td>cv/cnt2_1_s3/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R12C33[0][B]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s3/Q</td>
</tr>
<tr>
<td>14.964</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>cv/b_s8/I1</td>
</tr>
<tr>
<td>15.428</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>16.024</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[3][A]</td>
<td>cv/b_s6/I0</td>
</tr>
<tr>
<td>16.810</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C33[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s6/F</td>
</tr>
<tr>
<td>17.121</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[3][B]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>17.886</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C33[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.482</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td>cv/b_s3/I0</td>
</tr>
<tr>
<td>19.091</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C32[0][B]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>19.107</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[3][A]</td>
<td>cv/b_s12/I0</td>
</tr>
<tr>
<td>19.921</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R7C32[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s12/F</td>
</tr>
<tr>
<td>21.051</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][A]</td>
<td>cv/n73_s4/I0</td>
</tr>
<tr>
<td>21.660</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][A]</td>
<td style=" background: #97FFFF;">cv/n73_s4/F</td>
</tr>
<tr>
<td>21.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_13_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][A]</td>
<td>cv/cnt2_13_s3/CLK</td>
</tr>
<tr>
<td>33.473</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C33[0][A]</td>
<td>cv/cnt2_13_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.047, 51.291%; route: 3.504, 44.405%; tC2Q: 0.340, 4.304%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.817</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.656</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_18_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][B]</td>
<td>cv/cnt2_1_s3/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R12C33[0][B]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s3/Q</td>
</tr>
<tr>
<td>14.964</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[3][B]</td>
<td>cv/n80_s4/I2</td>
</tr>
<tr>
<td>15.428</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C32[3][B]</td>
<td style=" background: #97FFFF;">cv/n80_s4/F</td>
</tr>
<tr>
<td>16.037</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[2][B]</td>
<td>cv/n79_s3/I1</td>
</tr>
<tr>
<td>16.500</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R7C33[2][B]</td>
<td style=" background: #97FFFF;">cv/n79_s3/F</td>
</tr>
<tr>
<td>16.817</td>
<td>0.318</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[1][B]</td>
<td>cv/n76_s3/I3</td>
</tr>
<tr>
<td>17.632</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R8C33[1][B]</td>
<td style=" background: #97FFFF;">cv/n76_s3/F</td>
</tr>
<tr>
<td>18.248</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C33[2][A]</td>
<td>cv/n73_s2/I3</td>
</tr>
<tr>
<td>19.063</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C33[2][A]</td>
<td style=" background: #97FFFF;">cv/n73_s2/F</td>
</tr>
<tr>
<td>19.071</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C33[0][A]</td>
<td>cv/n70_s2/I3</td>
</tr>
<tr>
<td>19.680</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C33[0][A]</td>
<td style=" background: #97FFFF;">cv/n70_s2/F</td>
</tr>
<tr>
<td>20.283</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>cv/n67_s3/I1</td>
</tr>
<tr>
<td>20.878</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C32[0][B]</td>
<td style=" background: #97FFFF;">cv/n67_s3/F</td>
</tr>
<tr>
<td>21.192</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[2][B]</td>
<td>cv/n68_s1/I1</td>
</tr>
<tr>
<td>21.656</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C32[2][B]</td>
<td style=" background: #97FFFF;">cv/n68_s1/F</td>
</tr>
<tr>
<td>21.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[2][B]</td>
<td style=" font-weight:bold;">cv/cnt2_18_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[2][B]</td>
<td>cv/cnt2_18_s1/CLK</td>
</tr>
<tr>
<td>33.473</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C32[2][B]</td>
<td>cv/cnt2_18_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.223, 53.543%; route: 3.324, 42.151%; tC2Q: 0.340, 4.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.907</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/clk2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][B]</td>
<td>cv/cnt2_1_s3/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R12C33[0][B]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s3/Q</td>
</tr>
<tr>
<td>14.964</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>cv/b_s8/I1</td>
</tr>
<tr>
<td>15.428</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>16.024</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[3][A]</td>
<td>cv/b_s6/I0</td>
</tr>
<tr>
<td>16.810</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C33[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s6/F</td>
</tr>
<tr>
<td>17.121</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[3][B]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>17.886</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C33[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.482</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td>cv/b_s3/I0</td>
</tr>
<tr>
<td>19.091</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C32[0][B]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>19.107</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[3][A]</td>
<td>cv/b_s12/I0</td>
</tr>
<tr>
<td>19.921</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R7C32[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s12/F</td>
</tr>
<tr>
<td>20.801</td>
<td>0.880</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[0][B]</td>
<td>cv/n115_s0/I2</td>
</tr>
<tr>
<td>21.566</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C33[0][B]</td>
<td style=" background: #97FFFF;">cv/n115_s0/F</td>
</tr>
<tr>
<td>21.566</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[0][B]</td>
<td style=" font-weight:bold;">cv/clk2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[0][B]</td>
<td>cv/clk2_s0/CLK</td>
</tr>
<tr>
<td>33.473</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C33[0][B]</td>
<td>cv/clk2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.203, 53.906%; route: 3.254, 41.738%; tC2Q: 0.340, 4.356%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.116</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.356</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][B]</td>
<td>cv/cnt2_1_s3/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R12C33[0][B]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s3/Q</td>
</tr>
<tr>
<td>14.964</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>cv/b_s8/I1</td>
</tr>
<tr>
<td>15.428</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>16.024</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[3][A]</td>
<td>cv/b_s6/I0</td>
</tr>
<tr>
<td>16.810</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C33[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s6/F</td>
</tr>
<tr>
<td>17.121</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[3][B]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>17.886</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C33[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.482</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td>cv/b_s3/I0</td>
</tr>
<tr>
<td>19.091</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C32[0][B]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>19.107</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[3][A]</td>
<td>cv/b_s12/I0</td>
</tr>
<tr>
<td>19.921</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R7C32[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s12/F</td>
</tr>
<tr>
<td>20.592</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[2][A]</td>
<td>cv/n82_s3/I0</td>
</tr>
<tr>
<td>21.356</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C33[2][A]</td>
<td style=" background: #97FFFF;">cv/n82_s3/F</td>
</tr>
<tr>
<td>21.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[2][A]</td>
<td style=" font-weight:bold;">cv/cnt2_4_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[2][A]</td>
<td>cv/cnt2_4_s3/CLK</td>
</tr>
<tr>
<td>33.473</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C33[2][A]</td>
<td>cv/cnt2_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.203, 55.395%; route: 3.045, 40.129%; tC2Q: 0.340, 4.476%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.116</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.356</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][B]</td>
<td>cv/cnt2_1_s3/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R12C33[0][B]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s3/Q</td>
</tr>
<tr>
<td>14.964</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>cv/b_s8/I1</td>
</tr>
<tr>
<td>15.428</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>16.024</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[3][A]</td>
<td>cv/b_s6/I0</td>
</tr>
<tr>
<td>16.810</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C33[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s6/F</td>
</tr>
<tr>
<td>17.121</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[3][B]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>17.886</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C33[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.482</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td>cv/b_s3/I0</td>
</tr>
<tr>
<td>19.091</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C32[0][B]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>19.107</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[3][A]</td>
<td>cv/b_s12/I0</td>
</tr>
<tr>
<td>19.921</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R7C32[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s12/F</td>
</tr>
<tr>
<td>20.592</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td>cv/n81_s1/I2</td>
</tr>
<tr>
<td>21.356</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td style=" background: #97FFFF;">cv/n81_s1/F</td>
</tr>
<tr>
<td>21.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td>cv/cnt2_5_s1/CLK</td>
</tr>
<tr>
<td>33.473</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C33[0][A]</td>
<td>cv/cnt2_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.203, 55.395%; route: 3.045, 40.129%; tC2Q: 0.340, 4.476%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.116</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.356</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][B]</td>
<td>cv/cnt2_1_s3/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R12C33[0][B]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s3/Q</td>
</tr>
<tr>
<td>14.964</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>cv/b_s8/I1</td>
</tr>
<tr>
<td>15.428</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>16.024</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[3][A]</td>
<td>cv/b_s6/I0</td>
</tr>
<tr>
<td>16.810</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C33[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s6/F</td>
</tr>
<tr>
<td>17.121</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[3][B]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>17.886</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C33[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.482</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td>cv/b_s3/I0</td>
</tr>
<tr>
<td>19.091</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C32[0][B]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>19.107</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[3][A]</td>
<td>cv/b_s12/I0</td>
</tr>
<tr>
<td>19.921</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R7C32[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s12/F</td>
</tr>
<tr>
<td>20.592</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[1][A]</td>
<td>cv/n80_s1/I2</td>
</tr>
<tr>
<td>21.356</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C33[1][A]</td>
<td style=" background: #97FFFF;">cv/n80_s1/F</td>
</tr>
<tr>
<td>21.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[1][A]</td>
<td>cv/cnt2_6_s1/CLK</td>
</tr>
<tr>
<td>33.473</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C33[1][A]</td>
<td>cv/cnt2_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.203, 55.395%; route: 3.045, 40.129%; tC2Q: 0.340, 4.476%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.132</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_11_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][B]</td>
<td>cv/cnt2_1_s3/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R12C33[0][B]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s3/Q</td>
</tr>
<tr>
<td>14.964</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>cv/b_s8/I1</td>
</tr>
<tr>
<td>15.428</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>16.024</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[3][A]</td>
<td>cv/b_s6/I0</td>
</tr>
<tr>
<td>16.810</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C33[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s6/F</td>
</tr>
<tr>
<td>17.121</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[3][B]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>17.886</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C33[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.482</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td>cv/b_s3/I0</td>
</tr>
<tr>
<td>19.091</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C32[0][B]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>19.107</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[3][A]</td>
<td>cv/b_s12/I0</td>
</tr>
<tr>
<td>19.921</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R7C32[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s12/F</td>
</tr>
<tr>
<td>20.576</td>
<td>0.654</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>cv/n75_s3/I0</td>
</tr>
<tr>
<td>21.340</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td style=" background: #97FFFF;">cv/n75_s3/F</td>
</tr>
<tr>
<td>21.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_11_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>cv/cnt2_11_s3/CLK</td>
</tr>
<tr>
<td>33.473</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>cv/cnt2_11_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.203, 55.513%; route: 3.029, 40.001%; tC2Q: 0.340, 4.486%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.132</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_16_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][B]</td>
<td>cv/cnt2_1_s3/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R12C33[0][B]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s3/Q</td>
</tr>
<tr>
<td>14.964</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>cv/b_s8/I1</td>
</tr>
<tr>
<td>15.428</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>16.024</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[3][A]</td>
<td>cv/b_s6/I0</td>
</tr>
<tr>
<td>16.810</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C33[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s6/F</td>
</tr>
<tr>
<td>17.121</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[3][B]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>17.886</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C33[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.482</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td>cv/b_s3/I0</td>
</tr>
<tr>
<td>19.091</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C32[0][B]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>19.107</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[3][A]</td>
<td>cv/b_s12/I0</td>
</tr>
<tr>
<td>19.921</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R7C32[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s12/F</td>
</tr>
<tr>
<td>20.576</td>
<td>0.654</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>cv/n70_s4/I0</td>
</tr>
<tr>
<td>21.340</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td style=" background: #97FFFF;">cv/n70_s4/F</td>
</tr>
<tr>
<td>21.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td style=" font-weight:bold;">cv/cnt2_16_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>cv/cnt2_16_s3/CLK</td>
</tr>
<tr>
<td>33.473</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C32[1][B]</td>
<td>cv/cnt2_16_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.203, 55.513%; route: 3.029, 40.001%; tC2Q: 0.340, 4.486%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.136</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.177</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.313</td>
</tr>
<tr>
<td class="label">From</td>
<td>servo/cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>servo/direction_s12</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.610</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td>servo/cnt_8_s0/CLK</td>
</tr>
<tr>
<td>3.949</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C17[0][B]</td>
<td style=" font-weight:bold;">servo/cnt_8_s0/Q</td>
</tr>
<tr>
<td>5.154</td>
<td>1.205</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>servo/n31_s74/I1</td>
</tr>
<tr>
<td>5.618</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">servo/n31_s74/F</td>
</tr>
<tr>
<td>5.622</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>servo/n31_s72/I0</td>
</tr>
<tr>
<td>6.387</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">servo/n31_s72/F</td>
</tr>
<tr>
<td>7.342</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[0][B]</td>
<td>servo/n31_s71/I0</td>
</tr>
<tr>
<td>8.128</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C18[0][B]</td>
<td style=" background: #97FFFF;">servo/n31_s71/F</td>
</tr>
<tr>
<td>8.439</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[3][A]</td>
<td>servo/n31_s70/I0</td>
</tr>
<tr>
<td>8.902</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C18[3][A]</td>
<td style=" background: #97FFFF;">servo/n31_s70/F</td>
</tr>
<tr>
<td>9.212</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[3][A]</td>
<td>servo/n31_s69/I0</td>
</tr>
<tr>
<td>9.821</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>38</td>
<td>R11C17[3][A]</td>
<td style=" background: #97FFFF;">servo/n31_s69/F</td>
</tr>
<tr>
<td>10.568</td>
<td>0.747</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>servo/direction_3_s2/I2</td>
</tr>
<tr>
<td>11.177</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">servo/direction_3_s2/F</td>
</tr>
<tr>
<td>11.177</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" font-weight:bold;">servo/direction_s12/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.610</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>servo/direction_s12/CLK</td>
</tr>
<tr>
<td>23.313</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>servo/direction_s12</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 72.054%; route: 1.009, 27.946%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.696, 48.842%; route: 3.532, 46.670%; tC2Q: 0.340, 4.488%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.601, 72.054%; route: 1.009, 27.946%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.141</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][B]</td>
<td>cv/cnt2_1_s3/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R12C33[0][B]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s3/Q</td>
</tr>
<tr>
<td>14.964</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>cv/b_s8/I1</td>
</tr>
<tr>
<td>15.428</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>16.024</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[3][A]</td>
<td>cv/b_s6/I0</td>
</tr>
<tr>
<td>16.810</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C33[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s6/F</td>
</tr>
<tr>
<td>17.121</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[3][B]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>17.886</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C33[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.482</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td>cv/b_s3/I0</td>
</tr>
<tr>
<td>19.091</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C32[0][B]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>19.107</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[3][A]</td>
<td>cv/b_s12/I0</td>
</tr>
<tr>
<td>19.921</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R7C32[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s12/F</td>
</tr>
<tr>
<td>20.567</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[2][A]</td>
<td>cv/n79_s5/I0</td>
</tr>
<tr>
<td>21.331</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C33[2][A]</td>
<td style=" background: #97FFFF;">cv/n79_s5/F</td>
</tr>
<tr>
<td>21.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[2][A]</td>
<td style=" font-weight:bold;">cv/cnt2_7_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[2][A]</td>
<td>cv/cnt2_7_s3/CLK</td>
</tr>
<tr>
<td>33.473</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C33[2][A]</td>
<td>cv/cnt2_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.203, 55.579%; route: 3.020, 39.930%; tC2Q: 0.340, 4.491%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.141</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][B]</td>
<td>cv/cnt2_1_s3/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R12C33[0][B]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s3/Q</td>
</tr>
<tr>
<td>14.964</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>cv/b_s8/I1</td>
</tr>
<tr>
<td>15.428</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>16.024</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[3][A]</td>
<td>cv/b_s6/I0</td>
</tr>
<tr>
<td>16.810</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C33[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s6/F</td>
</tr>
<tr>
<td>17.121</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[3][B]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>17.886</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C33[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.482</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td>cv/b_s3/I0</td>
</tr>
<tr>
<td>19.091</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C32[0][B]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>19.107</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[3][A]</td>
<td>cv/b_s12/I0</td>
</tr>
<tr>
<td>19.921</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R7C32[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s12/F</td>
</tr>
<tr>
<td>20.567</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[0][A]</td>
<td>cv/n83_s1/I2</td>
</tr>
<tr>
<td>21.331</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C32[0][A]</td>
<td style=" background: #97FFFF;">cv/n83_s1/F</td>
</tr>
<tr>
<td>21.331</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[0][A]</td>
<td>cv/cnt2_3_s1/CLK</td>
</tr>
<tr>
<td>33.473</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C32[0][A]</td>
<td>cv/cnt2_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.203, 55.579%; route: 3.020, 39.930%; tC2Q: 0.340, 4.491%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.294</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.179</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_10_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][B]</td>
<td>cv/cnt2_1_s3/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R12C33[0][B]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s3/Q</td>
</tr>
<tr>
<td>14.964</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>cv/b_s8/I1</td>
</tr>
<tr>
<td>15.428</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>16.024</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[3][A]</td>
<td>cv/b_s6/I0</td>
</tr>
<tr>
<td>16.810</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C33[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s6/F</td>
</tr>
<tr>
<td>17.121</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[3][B]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>17.886</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C33[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.482</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td>cv/b_s3/I0</td>
</tr>
<tr>
<td>19.091</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C32[0][B]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>19.107</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[3][A]</td>
<td>cv/b_s12/I0</td>
</tr>
<tr>
<td>19.921</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R7C32[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s12/F</td>
</tr>
<tr>
<td>20.570</td>
<td>0.649</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[2][B]</td>
<td>cv/n76_s5/I0</td>
</tr>
<tr>
<td>21.179</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C33[2][B]</td>
<td style=" background: #97FFFF;">cv/n76_s5/F</td>
</tr>
<tr>
<td>21.179</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[2][B]</td>
<td style=" font-weight:bold;">cv/cnt2_10_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[2][B]</td>
<td>cv/cnt2_10_s3/CLK</td>
</tr>
<tr>
<td>33.473</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C33[2][B]</td>
<td>cv/cnt2_10_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.047, 54.621%; route: 3.023, 40.796%; tC2Q: 0.340, 4.583%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.294</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.179</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][B]</td>
<td>cv/cnt2_1_s3/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R12C33[0][B]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s3/Q</td>
</tr>
<tr>
<td>14.964</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>cv/b_s8/I1</td>
</tr>
<tr>
<td>15.428</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>16.024</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[3][A]</td>
<td>cv/b_s6/I0</td>
</tr>
<tr>
<td>16.810</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C33[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s6/F</td>
</tr>
<tr>
<td>17.121</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[3][B]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>17.886</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C33[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.482</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td>cv/b_s3/I0</td>
</tr>
<tr>
<td>19.091</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C32[0][B]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>19.107</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[3][A]</td>
<td>cv/b_s12/I0</td>
</tr>
<tr>
<td>19.921</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R7C32[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s12/F</td>
</tr>
<tr>
<td>20.570</td>
<td>0.649</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[1][A]</td>
<td>cv/n77_s1/I2</td>
</tr>
<tr>
<td>21.179</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C33[1][A]</td>
<td style=" background: #97FFFF;">cv/n77_s1/F</td>
</tr>
<tr>
<td>21.179</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[1][A]</td>
<td>cv/cnt2_9_s1/CLK</td>
</tr>
<tr>
<td>33.473</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C33[1][A]</td>
<td>cv/cnt2_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.047, 54.621%; route: 3.023, 40.796%; tC2Q: 0.340, 4.583%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.417</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.056</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][B]</td>
<td>cv/cnt2_1_s3/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R12C33[0][B]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s3/Q</td>
</tr>
<tr>
<td>14.964</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>cv/b_s8/I1</td>
</tr>
<tr>
<td>15.428</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>16.024</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[3][A]</td>
<td>cv/b_s6/I0</td>
</tr>
<tr>
<td>16.810</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C33[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s6/F</td>
</tr>
<tr>
<td>17.121</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[3][B]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>17.886</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C33[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.482</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td>cv/b_s3/I0</td>
</tr>
<tr>
<td>19.091</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C32[0][B]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>19.107</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[3][A]</td>
<td>cv/b_s12/I0</td>
</tr>
<tr>
<td>19.921</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R7C32[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s12/F</td>
</tr>
<tr>
<td>20.592</td>
<td>0.670</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C33[2][B]</td>
<td>cv/n71_s1/I2</td>
</tr>
<tr>
<td>21.056</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C33[2][B]</td>
<td style=" background: #97FFFF;">cv/n71_s1/F</td>
</tr>
<tr>
<td>21.056</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C33[2][B]</td>
<td style=" font-weight:bold;">cv/cnt2_15_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C33[2][B]</td>
<td>cv/cnt2_15_s1/CLK</td>
</tr>
<tr>
<td>33.473</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C33[2][B]</td>
<td>cv/cnt2_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.902, 53.553%; route: 3.045, 41.786%; tC2Q: 0.340, 4.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.442</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.030</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][B]</td>
<td>cv/cnt2_1_s3/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R12C33[0][B]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s3/Q</td>
</tr>
<tr>
<td>14.964</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>cv/b_s8/I1</td>
</tr>
<tr>
<td>15.428</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>16.024</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[3][A]</td>
<td>cv/b_s6/I0</td>
</tr>
<tr>
<td>16.810</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C33[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s6/F</td>
</tr>
<tr>
<td>17.121</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[3][B]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>17.886</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C33[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.482</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[0][B]</td>
<td>cv/b_s3/I0</td>
</tr>
<tr>
<td>19.091</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C32[0][B]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>19.107</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[3][A]</td>
<td>cv/b_s12/I0</td>
</tr>
<tr>
<td>19.921</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R7C32[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s12/F</td>
</tr>
<tr>
<td>20.567</td>
<td>0.645</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[0][B]</td>
<td>cv/n86_s4/I0</td>
</tr>
<tr>
<td>21.030</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C33[0][B]</td>
<td style=" background: #97FFFF;">cv/n86_s4/F</td>
</tr>
<tr>
<td>21.030</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[0][B]</td>
<td style=" font-weight:bold;">cv/cnt2_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[0][B]</td>
<td>cv/cnt2_0_s3/CLK</td>
</tr>
<tr>
<td>33.473</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C33[0][B]</td>
<td>cv/cnt2_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.902, 53.738%; route: 3.020, 41.584%; tC2Q: 0.340, 4.677%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.441</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.228</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.668</td>
</tr>
<tr>
<td class="label">From</td>
<td>eh/b_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>eh/b_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n98_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n98_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R9C30[0][B]</td>
<td>eh/n98_s2/F</td>
</tr>
<tr>
<td>1.228</td>
<td>1.228</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[1][A]</td>
<td style=" font-weight:bold;">eh/b_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[1][A]</td>
<td>eh/b_s0/CLK</td>
</tr>
<tr>
<td>2.668</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>eh/b_s0</td>
</tr>
<tr>
<td>2.668</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C30[1][A]</td>
<td>eh/b_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.638</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.228, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.163</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>servo/cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>servo/cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[0][A]</td>
<td>servo/cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C17[0][A]</td>
<td style=" font-weight:bold;">servo/cnt_0_s0/Q</td>
</tr>
<tr>
<td>2.887</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[0][A]</td>
<td>servo/n28_s2/I0</td>
</tr>
<tr>
<td>3.163</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C17[0][A]</td>
<td style=" background: #97FFFF;">servo/n28_s2/F</td>
</tr>
<tr>
<td>3.163</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[0][A]</td>
<td style=" font-weight:bold;">servo/cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[0][A]</td>
<td>servo/cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.638</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C17[0][A]</td>
<td>servo/cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_13_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_13_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][A]</td>
<td>cv/cnt2_13_s3/CLK</td>
</tr>
<tr>
<td>13.189</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R12C33[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_13_s3/Q</td>
</tr>
<tr>
<td>13.191</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C33[0][A]</td>
<td>cv/n73_s4/I2</td>
</tr>
<tr>
<td>13.467</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C33[0][A]</td>
<td style=" background: #97FFFF;">cv/n73_s4/F</td>
</tr>
<tr>
<td>13.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_13_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[0][A]</td>
<td>cv/cnt2_13_s3/CLK</td>
</tr>
<tr>
<td>12.942</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C33[0][A]</td>
<td>cv/cnt2_13_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[1][A]</td>
<td>cv/cnt2_6_s1/CLK</td>
</tr>
<tr>
<td>13.189</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R7C33[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_6_s1/Q</td>
</tr>
<tr>
<td>13.191</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[1][A]</td>
<td>cv/n80_s1/I3</td>
</tr>
<tr>
<td>13.467</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C33[1][A]</td>
<td style=" background: #97FFFF;">cv/n80_s1/F</td>
</tr>
<tr>
<td>13.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[1][A]</td>
<td>cv/cnt2_6_s1/CLK</td>
</tr>
<tr>
<td>12.942</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C33[1][A]</td>
<td>cv/cnt2_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>eh/count_16_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>eh/count_16_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td>eh/count_16_s3/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C30[0][A]</td>
<td style=" font-weight:bold;">eh/count_16_s3/Q</td>
</tr>
<tr>
<td>2.888</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td>eh/n81_s5/I0</td>
</tr>
<tr>
<td>3.164</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td style=" background: #97FFFF;">eh/n81_s5/F</td>
</tr>
<tr>
<td>3.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td style=" font-weight:bold;">eh/count_16_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td>eh/count_16_s3/CLK</td>
</tr>
<tr>
<td>2.638</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C30[0][A]</td>
<td>eh/count_16_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>eh/count_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>eh/count_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[0][A]</td>
<td>eh/count_3_s1/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C31[0][A]</td>
<td style=" font-weight:bold;">eh/count_3_s1/Q</td>
</tr>
<tr>
<td>2.888</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[0][A]</td>
<td>eh/n94_s1/I2</td>
</tr>
<tr>
<td>3.164</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C31[0][A]</td>
<td style=" background: #97FFFF;">eh/n94_s1/F</td>
</tr>
<tr>
<td>3.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[0][A]</td>
<td style=" font-weight:bold;">eh/count_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[0][A]</td>
<td>eh/count_3_s1/CLK</td>
</tr>
<tr>
<td>2.638</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C31[0][A]</td>
<td>eh/count_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>eh/count_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>eh/count_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>eh/count_12_s1/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C31[0][A]</td>
<td style=" font-weight:bold;">eh/count_12_s1/Q</td>
</tr>
<tr>
<td>2.888</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>eh/n85_s1/I2</td>
</tr>
<tr>
<td>3.164</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td style=" background: #97FFFF;">eh/n85_s1/F</td>
</tr>
<tr>
<td>3.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td style=" font-weight:bold;">eh/count_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>eh/count_12_s1/CLK</td>
</tr>
<tr>
<td>2.638</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>eh/count_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>eh/count_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>eh/count_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>eh/count_15_s1/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C31[0][A]</td>
<td style=" font-weight:bold;">eh/count_15_s1/Q</td>
</tr>
<tr>
<td>2.888</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>eh/n82_s1/I2</td>
</tr>
<tr>
<td>3.164</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td style=" background: #97FFFF;">eh/n82_s1/F</td>
</tr>
<tr>
<td>3.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td style=" font-weight:bold;">eh/count_15_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>eh/count_15_s1/CLK</td>
</tr>
<tr>
<td>2.638</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>eh/count_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_11_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_11_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>cv/cnt2_11_s3/CLK</td>
</tr>
<tr>
<td>13.189</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R9C32[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_11_s3/Q</td>
</tr>
<tr>
<td>13.192</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>cv/n75_s3/I2</td>
</tr>
<tr>
<td>13.467</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td style=" background: #97FFFF;">cv/n75_s3/F</td>
</tr>
<tr>
<td>13.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_11_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>cv/cnt2_11_s3/CLK</td>
</tr>
<tr>
<td>12.942</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>cv/cnt2_11_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_14_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_14_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td>cv/cnt2_14_s3/CLK</td>
</tr>
<tr>
<td>13.189</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R9C32[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_14_s3/Q</td>
</tr>
<tr>
<td>13.192</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td>cv/n72_s3/I2</td>
</tr>
<tr>
<td>13.467</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td style=" background: #97FFFF;">cv/n72_s3/F</td>
</tr>
<tr>
<td>13.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_14_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td>cv/cnt2_14_s3/CLK</td>
</tr>
<tr>
<td>12.942</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C32[1][A]</td>
<td>cv/cnt2_14_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_20_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_20_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C31[0][A]</td>
<td>cv/cnt2_20_s3/CLK</td>
</tr>
<tr>
<td>13.189</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R6C31[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_20_s3/Q</td>
</tr>
<tr>
<td>13.192</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[0][A]</td>
<td>cv/n66_s3/I0</td>
</tr>
<tr>
<td>13.467</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C31[0][A]</td>
<td style=" background: #97FFFF;">cv/n66_s3/F</td>
</tr>
<tr>
<td>13.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C31[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_20_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C31[0][A]</td>
<td>cv/cnt2_20_s3/CLK</td>
</tr>
<tr>
<td>12.942</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C31[0][A]</td>
<td>cv/cnt2_20_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[0][A]</td>
<td>cv/cnt2_3_s1/CLK</td>
</tr>
<tr>
<td>13.189</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R8C32[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_3_s1/Q</td>
</tr>
<tr>
<td>13.192</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[0][A]</td>
<td>cv/n83_s1/I3</td>
</tr>
<tr>
<td>13.467</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C32[0][A]</td>
<td style=" background: #97FFFF;">cv/n83_s1/F</td>
</tr>
<tr>
<td>13.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[0][A]</td>
<td>cv/cnt2_3_s1/CLK</td>
</tr>
<tr>
<td>12.942</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C32[0][A]</td>
<td>cv/cnt2_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td>cv/cnt2_5_s1/CLK</td>
</tr>
<tr>
<td>13.189</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R7C33[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_5_s1/Q</td>
</tr>
<tr>
<td>13.192</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td>cv/n81_s1/I3</td>
</tr>
<tr>
<td>13.467</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td style=" background: #97FFFF;">cv/n81_s1/F</td>
</tr>
<tr>
<td>13.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td>cv/cnt2_5_s1/CLK</td>
</tr>
<tr>
<td>12.942</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C33[0][A]</td>
<td>cv/cnt2_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>eh/count_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>eh/count_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[1][A]</td>
<td>eh/count_1_s3/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R11C31[1][A]</td>
<td style=" font-weight:bold;">eh/count_1_s3/Q</td>
</tr>
<tr>
<td>2.889</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[1][A]</td>
<td>eh/n96_s3/I2</td>
</tr>
<tr>
<td>3.165</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C31[1][A]</td>
<td style=" background: #97FFFF;">eh/n96_s3/F</td>
</tr>
<tr>
<td>3.165</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[1][A]</td>
<td style=" font-weight:bold;">eh/count_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C31[1][A]</td>
<td>eh/count_1_s3/CLK</td>
</tr>
<tr>
<td>2.638</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C31[1][A]</td>
<td>eh/count_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.390%; route: 0.003, 0.665%; tC2Q: 0.247, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>eh/count_10_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>eh/count_10_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>eh/count_10_s3/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C31[0][A]</td>
<td style=" font-weight:bold;">eh/count_10_s3/Q</td>
</tr>
<tr>
<td>2.889</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>eh/n87_s4/I2</td>
</tr>
<tr>
<td>3.165</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td style=" background: #97FFFF;">eh/n87_s4/F</td>
</tr>
<tr>
<td>3.165</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td style=" font-weight:bold;">eh/count_10_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>eh/count_10_s3/CLK</td>
</tr>
<tr>
<td>2.638</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>eh/count_10_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.390%; route: 0.003, 0.665%; tC2Q: 0.247, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>eh/count_13_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>eh/count_13_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>eh/count_13_s3/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R13C31[1][A]</td>
<td style=" font-weight:bold;">eh/count_13_s3/Q</td>
</tr>
<tr>
<td>2.889</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>eh/n84_s4/I2</td>
</tr>
<tr>
<td>3.165</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td style=" background: #97FFFF;">eh/n84_s4/F</td>
</tr>
<tr>
<td>3.165</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td style=" font-weight:bold;">eh/count_13_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>eh/count_13_s3/CLK</td>
</tr>
<tr>
<td>2.638</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>eh/count_13_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.390%; route: 0.003, 0.665%; tC2Q: 0.247, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.527</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>eh/count_7_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>eh/count_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>eh/count_7_s3/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C31[1][A]</td>
<td style=" font-weight:bold;">eh/count_7_s3/Q</td>
</tr>
<tr>
<td>2.890</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>eh/n90_s5/I2</td>
</tr>
<tr>
<td>3.165</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td style=" background: #97FFFF;">eh/n90_s5/F</td>
</tr>
<tr>
<td>3.165</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td style=" font-weight:bold;">eh/count_7_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>eh/count_7_s3/CLK</td>
</tr>
<tr>
<td>2.638</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>eh/count_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.303%; route: 0.004, 0.830%; tC2Q: 0.247, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.166</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>servo/direction_s12</td>
</tr>
<tr>
<td class="label">To</td>
<td>servo/direction_s12</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>servo/direction_s12/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R7C17[0][A]</td>
<td style=" font-weight:bold;">servo/direction_s12/Q</td>
</tr>
<tr>
<td>2.891</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>servo/direction_3_s2/I0</td>
</tr>
<tr>
<td>3.166</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">servo/direction_3_s2/F</td>
</tr>
<tr>
<td>3.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td style=" font-weight:bold;">servo/direction_s12/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>servo/direction_s12/CLK</td>
</tr>
<tr>
<td>2.638</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>servo/direction_s12</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.217%; route: 0.005, 0.994%; tC2Q: 0.247, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.179</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>servo/cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>servo/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>servo/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C16[1][A]</td>
<td style=" font-weight:bold;">servo/cnt_3_s0/Q</td>
</tr>
<tr>
<td>2.887</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C16[1][A]</td>
<td>servo/n25_s/I1</td>
</tr>
<tr>
<td>3.179</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">servo/n25_s/SUM</td>
</tr>
<tr>
<td>3.179</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td style=" font-weight:bold;">servo/cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>servo/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.638</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>servo/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.179</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>servo/cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>servo/cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td>servo/cnt_7_s0/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C17[0][A]</td>
<td style=" font-weight:bold;">servo/cnt_7_s0/Q</td>
</tr>
<tr>
<td>2.887</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C17[0][A]</td>
<td>servo/n21_s/I1</td>
</tr>
<tr>
<td>3.179</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td style=" background: #97FFFF;">servo/n21_s/SUM</td>
</tr>
<tr>
<td>3.179</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td style=" font-weight:bold;">servo/cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td>servo/cnt_7_s0/CLK</td>
</tr>
<tr>
<td>2.638</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C17[0][A]</td>
<td>servo/cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.483</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt1_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32[1][A]</td>
<td>cv/cnt1_2_s0/CLK</td>
</tr>
<tr>
<td>13.189</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R6C32[1][A]</td>
<td style=" font-weight:bold;">cv/cnt1_2_s0/Q</td>
</tr>
<tr>
<td>13.191</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C32[1][A]</td>
<td>cv/n47_s/I1</td>
</tr>
<tr>
<td>13.483</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C32[1][A]</td>
<td style=" background: #97FFFF;">cv/n47_s/SUM</td>
</tr>
<tr>
<td>13.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32[1][A]</td>
<td style=" font-weight:bold;">cv/cnt1_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32[1][A]</td>
<td>cv/cnt1_2_s0/CLK</td>
</tr>
<tr>
<td>12.942</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C32[1][A]</td>
<td>cv/cnt1_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.483</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt1_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt1_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33[0][A]</td>
<td>cv/cnt1_6_s0/CLK</td>
</tr>
<tr>
<td>13.189</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R6C33[0][A]</td>
<td style=" font-weight:bold;">cv/cnt1_6_s0/Q</td>
</tr>
<tr>
<td>13.191</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C33[0][A]</td>
<td>cv/n43_s/I1</td>
</tr>
<tr>
<td>13.483</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C33[0][A]</td>
<td style=" background: #97FFFF;">cv/n43_s/SUM</td>
</tr>
<tr>
<td>13.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33[0][A]</td>
<td style=" font-weight:bold;">cv/cnt1_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33[0][A]</td>
<td>cv/cnt1_6_s0/CLK</td>
</tr>
<tr>
<td>12.942</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C33[0][A]</td>
<td>cv/cnt1_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.483</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt1_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt1_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33[1][A]</td>
<td>cv/cnt1_8_s0/CLK</td>
</tr>
<tr>
<td>13.189</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R6C33[1][A]</td>
<td style=" font-weight:bold;">cv/cnt1_8_s0/Q</td>
</tr>
<tr>
<td>13.191</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C33[1][A]</td>
<td>cv/n41_s/I1</td>
</tr>
<tr>
<td>13.483</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C33[1][A]</td>
<td style=" background: #97FFFF;">cv/n41_s/SUM</td>
</tr>
<tr>
<td>13.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33[1][A]</td>
<td style=" font-weight:bold;">cv/cnt1_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33[1][A]</td>
<td>cv/cnt1_8_s0/CLK</td>
</tr>
<tr>
<td>12.942</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C33[1][A]</td>
<td>cv/cnt1_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.180</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>servo/cnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>servo/cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td>servo/cnt_9_s0/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C17[1][A]</td>
<td style=" font-weight:bold;">servo/cnt_9_s0/Q</td>
</tr>
<tr>
<td>2.888</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C17[1][A]</td>
<td>servo/n19_s/I1</td>
</tr>
<tr>
<td>3.180</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td style=" background: #97FFFF;">servo/n19_s/SUM</td>
</tr>
<tr>
<td>3.180</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td style=" font-weight:bold;">servo/cnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td>servo/cnt_9_s0/CLK</td>
</tr>
<tr>
<td>2.638</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C17[1][A]</td>
<td>servo/cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.908%; route: 0.003, 0.485%; tC2Q: 0.247, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.180</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>servo/cnt_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>servo/cnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>servo/cnt_13_s0/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C18[0][A]</td>
<td style=" font-weight:bold;">servo/cnt_13_s0/Q</td>
</tr>
<tr>
<td>2.888</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C18[0][A]</td>
<td>servo/n15_s/I1</td>
</tr>
<tr>
<td>3.180</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td style=" background: #97FFFF;">servo/n15_s/SUM</td>
</tr>
<tr>
<td>3.180</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td style=" font-weight:bold;">servo/cnt_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>94</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>servo/cnt_13_s0/CLK</td>
</tr>
<tr>
<td>2.638</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>servo/cnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.908%; route: 0.003, 0.485%; tC2Q: 0.247, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.943</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>eh/b_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>eh/b_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>eh/b_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.943</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>eh/count_15_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>eh/count_15_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>eh/count_15_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.943</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>eh/count_8_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>eh/count_8_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>eh/count_8_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.943</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>eh/count_9_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>eh/count_9_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>eh/count_9_s3/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.943</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>servo/cnt_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>servo/cnt_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>servo/cnt_11_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.943</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cv/cnt1_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>cv/cnt1_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>cv/cnt1_8_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.943</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cv/cnt1_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>cv/cnt1_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>cv/cnt1_9_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.943</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>servo/cnt_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>servo/cnt_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>servo/cnt_12_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.943</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cv/b_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>cv/b_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>cv/b_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.943</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cv/clk2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>cv/clk2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>cv/clk2_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>94</td>
<td>clk_d</td>
<td>-36.727</td>
<td>1.280</td>
</tr>
<tr>
<td>38</td>
<td>n31_96</td>
<td>12.136</td>
<td>1.355</td>
</tr>
<tr>
<td>36</td>
<td>n19_3</td>
<td>-35.449</td>
<td>1.593</td>
</tr>
<tr>
<td>34</td>
<td>b_19</td>
<td>11.813</td>
<td>1.130</td>
</tr>
<tr>
<td>32</td>
<td>n117_190</td>
<td>-36.727</td>
<td>1.385</td>
</tr>
<tr>
<td>23</td>
<td>n117_30</td>
<td>-36.727</td>
<td>1.350</td>
</tr>
<tr>
<td>22</td>
<td>n117_95</td>
<td>-36.727</td>
<td>1.469</td>
</tr>
<tr>
<td>18</td>
<td>n117_191</td>
<td>-36.577</td>
<td>0.993</td>
</tr>
<tr>
<td>17</td>
<td>direction</td>
<td>16.681</td>
<td>1.320</td>
</tr>
<tr>
<td>16</td>
<td>n58_3</td>
<td>-10.208</td>
<td>2.060</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R11C17</td>
<td>84.72%</td>
</tr>
<tr>
<td>R11C18</td>
<td>84.72%</td>
</tr>
<tr>
<td>R8C32</td>
<td>80.56%</td>
</tr>
<tr>
<td>R11C16</td>
<td>77.78%</td>
</tr>
<tr>
<td>R6C33</td>
<td>73.61%</td>
</tr>
<tr>
<td>R8C18</td>
<td>72.22%</td>
</tr>
<tr>
<td>R11C19</td>
<td>72.22%</td>
</tr>
<tr>
<td>R9C31</td>
<td>72.22%</td>
</tr>
<tr>
<td>R9C32</td>
<td>68.06%</td>
</tr>
<tr>
<td>R11C31</td>
<td>66.67%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
