\hypertarget{struct_s_m_c___mem_map}{}\section{S\+M\+C\+\_\+\+Mem\+Map Struct Reference}
\label{struct_s_m_c___mem_map}\index{S\+M\+C\+\_\+\+Mem\+Map@{S\+M\+C\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K70\+F12.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \hyperlink{struct_s_m_c___mem_map_afd03d93a7823dc65f53216dca15a2a95}{P\+M\+P\+R\+O\+T}
\item 
uint8\+\_\+t \hyperlink{struct_s_m_c___mem_map_a2a5d946bb55640fd179c4065937bea5c}{P\+M\+C\+T\+R\+L}
\item 
uint8\+\_\+t \hyperlink{struct_s_m_c___mem_map_ad5b37041739800b7bb7afc59d53c7ded}{V\+L\+L\+S\+C\+T\+R\+L}
\item 
uint8\+\_\+t \hyperlink{struct_s_m_c___mem_map_a0fddef87e229c4cf1b3be0d29589e964}{P\+M\+S\+T\+A\+T}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
S\+M\+C -\/ Peripheral register structure 

\subsection{Field Documentation}
\hypertarget{struct_s_m_c___mem_map_a2a5d946bb55640fd179c4065937bea5c}{}\index{S\+M\+C\+\_\+\+Mem\+Map@{S\+M\+C\+\_\+\+Mem\+Map}!P\+M\+C\+T\+R\+L@{P\+M\+C\+T\+R\+L}}
\index{P\+M\+C\+T\+R\+L@{P\+M\+C\+T\+R\+L}!S\+M\+C\+\_\+\+Mem\+Map@{S\+M\+C\+\_\+\+Mem\+Map}}
\subsubsection[{P\+M\+C\+T\+R\+L}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t S\+M\+C\+\_\+\+Mem\+Map\+::\+P\+M\+C\+T\+R\+L}\label{struct_s_m_c___mem_map_a2a5d946bb55640fd179c4065937bea5c}
Power Mode Control Register, offset\+: 0x1 \hypertarget{struct_s_m_c___mem_map_afd03d93a7823dc65f53216dca15a2a95}{}\index{S\+M\+C\+\_\+\+Mem\+Map@{S\+M\+C\+\_\+\+Mem\+Map}!P\+M\+P\+R\+O\+T@{P\+M\+P\+R\+O\+T}}
\index{P\+M\+P\+R\+O\+T@{P\+M\+P\+R\+O\+T}!S\+M\+C\+\_\+\+Mem\+Map@{S\+M\+C\+\_\+\+Mem\+Map}}
\subsubsection[{P\+M\+P\+R\+O\+T}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t S\+M\+C\+\_\+\+Mem\+Map\+::\+P\+M\+P\+R\+O\+T}\label{struct_s_m_c___mem_map_afd03d93a7823dc65f53216dca15a2a95}
Power Mode Protection Register, offset\+: 0x0 \hypertarget{struct_s_m_c___mem_map_a0fddef87e229c4cf1b3be0d29589e964}{}\index{S\+M\+C\+\_\+\+Mem\+Map@{S\+M\+C\+\_\+\+Mem\+Map}!P\+M\+S\+T\+A\+T@{P\+M\+S\+T\+A\+T}}
\index{P\+M\+S\+T\+A\+T@{P\+M\+S\+T\+A\+T}!S\+M\+C\+\_\+\+Mem\+Map@{S\+M\+C\+\_\+\+Mem\+Map}}
\subsubsection[{P\+M\+S\+T\+A\+T}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t S\+M\+C\+\_\+\+Mem\+Map\+::\+P\+M\+S\+T\+A\+T}\label{struct_s_m_c___mem_map_a0fddef87e229c4cf1b3be0d29589e964}
Power Mode Status Register, offset\+: 0x3 \hypertarget{struct_s_m_c___mem_map_ad5b37041739800b7bb7afc59d53c7ded}{}\index{S\+M\+C\+\_\+\+Mem\+Map@{S\+M\+C\+\_\+\+Mem\+Map}!V\+L\+L\+S\+C\+T\+R\+L@{V\+L\+L\+S\+C\+T\+R\+L}}
\index{V\+L\+L\+S\+C\+T\+R\+L@{V\+L\+L\+S\+C\+T\+R\+L}!S\+M\+C\+\_\+\+Mem\+Map@{S\+M\+C\+\_\+\+Mem\+Map}}
\subsubsection[{V\+L\+L\+S\+C\+T\+R\+L}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t S\+M\+C\+\_\+\+Mem\+Map\+::\+V\+L\+L\+S\+C\+T\+R\+L}\label{struct_s_m_c___mem_map_ad5b37041739800b7bb7afc59d53c7ded}
V\+L\+L\+S Control Register, offset\+: 0x2 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
D\+:/\+Embedded Software U\+S/es18aut13/\+Project/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k70_f12_8h}{M\+K70\+F12.\+h}\end{DoxyCompactItemize}
