<stg><name>knn</name>


<trans_list>

<trans id="1818" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1819" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1821" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1822" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1823" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1824" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1825" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1826" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1827" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1828" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1829" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1830" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1831" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1832" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1833" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1834" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1835" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1836" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1837" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1838" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1839" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1840" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1841" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1842" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1843" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1844" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1845" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1846" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1847" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1848" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1849" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1850" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1851" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1852" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1853" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1854" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1855" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1856" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1857" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1858" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1859" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1860" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1861" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1862" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1863" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1864" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1865" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1866" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1867" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1868" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1869" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1870" from="52" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1928" from="52" to="107">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1872" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1873" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1874" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1875" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1876" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1877" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1878" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1879" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1880" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1881" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1882" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1883" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1884" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1885" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1886" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1887" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1888" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1889" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1890" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1891" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1892" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1893" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1894" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1895" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1896" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1897" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1898" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1899" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1900" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1901" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1902" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1903" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1904" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1905" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1906" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1907" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1908" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1909" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1910" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1911" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1912" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1913" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1914" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1915" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1916" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1917" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1918" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1919" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1920" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1921" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1922" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1923" from="104" to="105">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1927" from="104" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1925" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1926" from="106" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1929" from="107" to="108">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1934" from="107" to="110">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1930" from="108" to="109">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1933" from="108" to="107">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1932" from="109" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1935" from="110" to="110">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1936" from="110" to="111">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1937" from="111" to="112">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1941" from="111" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1939" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1940" from="113" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %k), !map !33

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([10000 x i8]* %test_samples_label), !map !39

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([980000 x i8]* %test_samples_data), !map !45

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap([60000 x i8]* %train_samples_label), !map !51

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap([5880000 x i8]* %train_samples_data), !map !57

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !62

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @knn_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %k_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %k)

]]></Node>
<StgValue><ssdm name="k_read"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="64">
<![CDATA[
:8  %distances_0 = alloca [60000 x i32], align 16

]]></Node>
<StgValue><ssdm name="distances_0"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="64">
<![CDATA[
:9  %distances_1 = alloca [60000 x i32], align 16

]]></Node>
<StgValue><ssdm name="distances_1"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="64">
<![CDATA[
:10  %a_data_assign = alloca [98 x i8], align 1

]]></Node>
<StgValue><ssdm name="a_data_assign"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="64">
<![CDATA[
:11  %b_data_assign = alloca [98 x i8], align 1

]]></Node>
<StgValue><ssdm name="b_data_assign"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="64">
<![CDATA[
:12  %freq = alloca [10 x i32], align 16

]]></Node>
<StgValue><ssdm name="freq"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %a_data_assign_addr_1 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_1"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %a_data_assign_addr_2 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_2"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %a_data_assign_addr_3 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_3"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %a_data_assign_addr_4 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_4"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %a_data_assign_addr_5 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_5"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %a_data_assign_addr_6 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_6"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %a_data_assign_addr_7 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_7"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %a_data_assign_addr_8 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_8"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %a_data_assign_addr_9 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_9"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %a_data_assign_addr_10 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_10"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %a_data_assign_addr_11 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_11"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %a_data_assign_addr_12 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_12"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %a_data_assign_addr_13 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_13"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %a_data_assign_addr_14 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_14"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %a_data_assign_addr_15 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_15"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %a_data_assign_addr_16 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_16"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %a_data_assign_addr_17 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_17"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %a_data_assign_addr_18 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_18"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %a_data_assign_addr_19 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_19"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %a_data_assign_addr_20 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_20"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %a_data_assign_addr_21 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_21"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %a_data_assign_addr_22 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_22"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %a_data_assign_addr_23 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_23"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %a_data_assign_addr_24 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_24"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %a_data_assign_addr_25 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_25"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %a_data_assign_addr_26 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_26"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %a_data_assign_addr_27 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_27"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %a_data_assign_addr_28 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_28"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %a_data_assign_addr_29 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_29"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %a_data_assign_addr_30 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_30"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %a_data_assign_addr_31 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_31"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %a_data_assign_addr_32 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_32"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %a_data_assign_addr_33 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_33"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46  %a_data_assign_addr_34 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_34"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %a_data_assign_addr_35 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_35"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48  %a_data_assign_addr_36 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_36"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49  %a_data_assign_addr_37 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_37"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50  %a_data_assign_addr_38 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_38"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51  %a_data_assign_addr_39 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_39"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52  %a_data_assign_addr_40 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_40"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53  %a_data_assign_addr_41 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_41"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54  %a_data_assign_addr_42 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_42"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55  %a_data_assign_addr_43 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_43"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56  %a_data_assign_addr_44 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_44"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:57  %a_data_assign_addr_45 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_45"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58  %a_data_assign_addr_46 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_46"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:59  %a_data_assign_addr_47 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_47"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60  %a_data_assign_addr_48 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_48"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61  %a_data_assign_addr_49 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_49"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62  %a_data_assign_addr_50 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_50"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:63  %a_data_assign_addr_51 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_51"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64  %a_data_assign_addr_52 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 51

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_52"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:65  %a_data_assign_addr_53 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_53"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:66  %a_data_assign_addr_54 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 53

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_54"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:67  %a_data_assign_addr_55 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 54

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_55"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68  %a_data_assign_addr_56 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_56"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:69  %a_data_assign_addr_57 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 56

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_57"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:70  %a_data_assign_addr_58 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 57

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_58"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:71  %a_data_assign_addr_59 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 58

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_59"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:72  %a_data_assign_addr_60 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 59

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_60"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:73  %a_data_assign_addr_61 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_61"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:74  %a_data_assign_addr_62 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_62"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:75  %a_data_assign_addr_63 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 62

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_63"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:76  %a_data_assign_addr_64 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 63

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_64"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:77  %a_data_assign_addr_65 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 64

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_65"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:78  %a_data_assign_addr_66 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 65

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_66"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:79  %a_data_assign_addr_67 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 66

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_67"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:80  %a_data_assign_addr_68 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 67

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_68"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:81  %a_data_assign_addr_69 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 68

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_69"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:82  %a_data_assign_addr_70 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 69

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_70"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:83  %a_data_assign_addr_71 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 70

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_71"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:84  %a_data_assign_addr_72 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 71

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_72"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:85  %a_data_assign_addr_73 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 72

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_73"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:86  %a_data_assign_addr_74 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 73

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_74"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:87  %a_data_assign_addr_75 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 74

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_75"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:88  %a_data_assign_addr_76 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 75

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_76"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:89  %a_data_assign_addr_77 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 76

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_77"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:90  %a_data_assign_addr_78 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 77

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_78"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:91  %a_data_assign_addr_79 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 78

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_79"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:92  %a_data_assign_addr_80 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 79

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_80"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:93  %a_data_assign_addr_81 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 80

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_81"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:94  %a_data_assign_addr_82 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 81

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_82"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:95  %a_data_assign_addr_83 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 82

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_83"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:96  %a_data_assign_addr_84 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 83

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_84"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:97  %a_data_assign_addr_85 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 84

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_85"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:98  %a_data_assign_addr_86 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 85

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_86"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:99  %a_data_assign_addr_87 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 86

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_87"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:100  %a_data_assign_addr_88 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 87

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_88"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:101  %a_data_assign_addr_89 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 88

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_89"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:102  %a_data_assign_addr_90 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 89

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_90"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:103  %a_data_assign_addr_91 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 90

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_91"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:104  %a_data_assign_addr_92 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 91

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_92"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:105  %a_data_assign_addr_93 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 92

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_93"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:106  %a_data_assign_addr_94 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 93

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_94"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:107  %a_data_assign_addr_95 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 94

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_95"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:108  %a_data_assign_addr_96 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 95

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_96"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:109  %a_data_assign_addr_97 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 96

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_97"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:110  %a_data_assign_addr_98 = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 97

]]></Node>
<StgValue><ssdm name="a_data_assign_addr_98"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:111  %b_data_assign_addr_1 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_1"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:112  %b_data_assign_addr_2 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_2"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:113  %b_data_assign_addr_3 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_3"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:114  %b_data_assign_addr_4 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_4"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:115  %b_data_assign_addr_5 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_5"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:116  %b_data_assign_addr_6 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_6"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:117  %b_data_assign_addr_7 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_7"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:118  %b_data_assign_addr_8 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_8"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:119  %b_data_assign_addr_9 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_9"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:120  %b_data_assign_addr_10 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_10"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:121  %b_data_assign_addr_11 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_11"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:122  %b_data_assign_addr_12 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_12"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:123  %b_data_assign_addr_13 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_13"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:124  %b_data_assign_addr_14 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_14"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:125  %b_data_assign_addr_15 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_15"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:126  %b_data_assign_addr_16 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_16"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:127  %b_data_assign_addr_17 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_17"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:128  %b_data_assign_addr_18 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_18"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:129  %b_data_assign_addr_19 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_19"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:130  %b_data_assign_addr_20 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_20"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:131  %b_data_assign_addr_21 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_21"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:132  %b_data_assign_addr_22 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_22"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:133  %b_data_assign_addr_23 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_23"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:134  %b_data_assign_addr_24 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_24"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:135  %b_data_assign_addr_25 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_25"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:136  %b_data_assign_addr_26 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_26"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:137  %b_data_assign_addr_27 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_27"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:138  %b_data_assign_addr_28 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_28"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:139  %b_data_assign_addr_29 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_29"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:140  %b_data_assign_addr_30 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_30"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:141  %b_data_assign_addr_31 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_31"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:142  %b_data_assign_addr_32 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_32"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:143  %b_data_assign_addr_33 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_33"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:144  %b_data_assign_addr_34 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_34"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:145  %b_data_assign_addr_35 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_35"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:146  %b_data_assign_addr_36 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_36"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:147  %b_data_assign_addr_37 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_37"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:148  %b_data_assign_addr_38 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_38"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:149  %b_data_assign_addr_39 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_39"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:150  %b_data_assign_addr_40 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_40"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:151  %b_data_assign_addr_41 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_41"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:152  %b_data_assign_addr_42 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_42"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:153  %b_data_assign_addr_43 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_43"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:154  %b_data_assign_addr_44 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_44"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:155  %b_data_assign_addr_45 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_45"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:156  %b_data_assign_addr_46 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_46"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:157  %b_data_assign_addr_47 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_47"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:158  %b_data_assign_addr_48 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_48"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:159  %b_data_assign_addr_49 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_49"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:160  %b_data_assign_addr_50 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_50"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:161  %b_data_assign_addr_51 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_51"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:162  %b_data_assign_addr_52 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 51

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_52"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:163  %b_data_assign_addr_53 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_53"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:164  %b_data_assign_addr_54 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 53

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_54"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:165  %b_data_assign_addr_55 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 54

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_55"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:166  %b_data_assign_addr_56 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_56"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:167  %b_data_assign_addr_57 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 56

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_57"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:168  %b_data_assign_addr_58 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 57

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_58"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:169  %b_data_assign_addr_59 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 58

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_59"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:170  %b_data_assign_addr_60 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 59

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_60"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:171  %b_data_assign_addr_61 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_61"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:172  %b_data_assign_addr_62 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_62"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:173  %b_data_assign_addr_63 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 62

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_63"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:174  %b_data_assign_addr_64 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 63

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_64"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:175  %b_data_assign_addr_65 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 64

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_65"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:176  %b_data_assign_addr_66 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 65

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_66"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:177  %b_data_assign_addr_67 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 66

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_67"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:178  %b_data_assign_addr_68 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 67

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_68"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:179  %b_data_assign_addr_69 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 68

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_69"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:180  %b_data_assign_addr_70 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 69

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_70"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:181  %b_data_assign_addr_71 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 70

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_71"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:182  %b_data_assign_addr_72 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 71

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_72"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:183  %b_data_assign_addr_73 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 72

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_73"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:184  %b_data_assign_addr_74 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 73

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_74"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:185  %b_data_assign_addr_75 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 74

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_75"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:186  %b_data_assign_addr_76 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 75

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_76"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:187  %b_data_assign_addr_77 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 76

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_77"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:188  %b_data_assign_addr_78 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 77

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_78"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:189  %b_data_assign_addr_79 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 78

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_79"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:190  %b_data_assign_addr_80 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 79

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_80"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:191  %b_data_assign_addr_81 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 80

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_81"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:192  %b_data_assign_addr_82 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 81

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_82"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:193  %b_data_assign_addr_83 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 82

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_83"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:194  %b_data_assign_addr_84 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 83

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_84"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:195  %b_data_assign_addr_85 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 84

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_85"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:196  %b_data_assign_addr_86 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 85

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_86"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:197  %b_data_assign_addr_87 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 86

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_87"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:198  %b_data_assign_addr_88 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 87

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_88"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:199  %b_data_assign_addr_89 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 88

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_89"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:200  %b_data_assign_addr_90 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 89

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_90"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:201  %b_data_assign_addr_91 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 90

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_91"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:202  %b_data_assign_addr_92 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 91

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_92"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:203  %b_data_assign_addr_93 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 92

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_93"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:204  %b_data_assign_addr_94 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 93

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_94"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:205  %b_data_assign_addr_95 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 94

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_95"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:206  %b_data_assign_addr_96 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 95

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_96"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:207  %b_data_assign_addr_97 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 96

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_97"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:208  %b_data_assign_addr_98 = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 97

]]></Node>
<StgValue><ssdm name="b_data_assign_addr_98"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0">
<![CDATA[
:209  br label %1

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="324" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i14 [ 0, %0 ], [ %i_5, %testing_loop_end ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="325" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %num_matches_0 = phi i32 [ 0, %0 ], [ %select_ln74, %testing_loop_end ]

]]></Node>
<StgValue><ssdm name="num_matches_0"/></StgValue>
</operation>

<operation id="326" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="20" op_0_bw="20" op_1_bw="0" op_2_bw="20" op_3_bw="0">
<![CDATA[
:2  %phi_mul1 = phi i20 [ 0, %0 ], [ %add_ln32_1, %testing_loop_end ]

]]></Node>
<StgValue><ssdm name="phi_mul1"/></StgValue>
</operation>

<operation id="327" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="20">
<![CDATA[
:3  %zext_ln32 = zext i20 %phi_mul1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="328" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:4  %add_ln32_1 = add i20 %phi_mul1, 98

]]></Node>
<StgValue><ssdm name="add_ln32_1"/></StgValue>
</operation>

<operation id="329" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
:5  %icmp_ln32 = icmp eq i14 %i_0, -6384

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="330" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10000, i64 10000, i64 10000)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="331" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:7  %i_5 = add i14 %i_0, 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="332" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %icmp_ln32, label %9, label %testing_loop_begin

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="333" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="14">
<![CDATA[
testing_loop_begin:2  %zext_ln34 = zext i14 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34"/></StgValue>
</operation>

<operation id="334" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:3  %test_samples_data_ad = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="test_samples_data_ad"/></StgValue>
</operation>

<operation id="335" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:4  %or_ln34 = or i20 %phi_mul1, 1

]]></Node>
<StgValue><ssdm name="or_ln34"/></StgValue>
</operation>

<operation id="336" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:5  %zext_ln34_1 = zext i20 %or_ln34 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_1"/></StgValue>
</operation>

<operation id="337" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:6  %test_samples_data_ad_1 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_1

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_1"/></StgValue>
</operation>

<operation id="338" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:295  %test_samples_label_a = getelementptr [10000 x i8]* %test_samples_label, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="test_samples_label_a"/></StgValue>
</operation>

<operation id="339" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="8" op_0_bw="14">
<![CDATA[
testing_loop_begin:296  %test_sample_label = load i8* %test_samples_label_a, align 1

]]></Node>
<StgValue><ssdm name="test_sample_label"/></StgValue>
</operation>

<operation id="340" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:297  %test_samples_data_lo = load i8* %test_samples_data_ad, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo"/></StgValue>
</operation>

<operation id="341" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:298  %test_samples_data_lo_1 = load i8* %test_samples_data_ad_1, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_1"/></StgValue>
</operation>

<operation id="342" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="0" op_0_bw="32">
<![CDATA[
:0  ret i32 %num_matches_0

]]></Node>
<StgValue><ssdm name="ret_ln78"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="343" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:7  %add_ln34 = add i20 %phi_mul1, 2

]]></Node>
<StgValue><ssdm name="add_ln34"/></StgValue>
</operation>

<operation id="344" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:8  %zext_ln34_2 = zext i20 %add_ln34 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_2"/></StgValue>
</operation>

<operation id="345" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:9  %test_samples_data_ad_2 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_2

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_2"/></StgValue>
</operation>

<operation id="346" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:10  %add_ln34_1 = add i20 %phi_mul1, 3

]]></Node>
<StgValue><ssdm name="add_ln34_1"/></StgValue>
</operation>

<operation id="347" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:11  %zext_ln34_3 = zext i20 %add_ln34_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_3"/></StgValue>
</operation>

<operation id="348" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:12  %test_samples_data_ad_3 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_3

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_3"/></StgValue>
</operation>

<operation id="349" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="8" op_0_bw="14">
<![CDATA[
testing_loop_begin:296  %test_sample_label = load i8* %test_samples_label_a, align 1

]]></Node>
<StgValue><ssdm name="test_sample_label"/></StgValue>
</operation>

<operation id="350" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:297  %test_samples_data_lo = load i8* %test_samples_data_ad, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo"/></StgValue>
</operation>

<operation id="351" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:298  %test_samples_data_lo_1 = load i8* %test_samples_data_ad_1, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_1"/></StgValue>
</operation>

<operation id="352" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:299  %test_samples_data_lo_2 = load i8* %test_samples_data_ad_2, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_2"/></StgValue>
</operation>

<operation id="353" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:300  %test_samples_data_lo_3 = load i8* %test_samples_data_ad_3, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="354" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:13  %add_ln34_2 = add i20 %phi_mul1, 4

]]></Node>
<StgValue><ssdm name="add_ln34_2"/></StgValue>
</operation>

<operation id="355" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:14  %zext_ln34_4 = zext i20 %add_ln34_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_4"/></StgValue>
</operation>

<operation id="356" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:15  %test_samples_data_ad_4 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_4

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_4"/></StgValue>
</operation>

<operation id="357" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:16  %add_ln34_3 = add i20 %phi_mul1, 5

]]></Node>
<StgValue><ssdm name="add_ln34_3"/></StgValue>
</operation>

<operation id="358" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:17  %zext_ln34_5 = zext i20 %add_ln34_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_5"/></StgValue>
</operation>

<operation id="359" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:18  %test_samples_data_ad_5 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_5

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_5"/></StgValue>
</operation>

<operation id="360" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:299  %test_samples_data_lo_2 = load i8* %test_samples_data_ad_2, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_2"/></StgValue>
</operation>

<operation id="361" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:300  %test_samples_data_lo_3 = load i8* %test_samples_data_ad_3, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_3"/></StgValue>
</operation>

<operation id="362" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:301  %test_samples_data_lo_4 = load i8* %test_samples_data_ad_4, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_4"/></StgValue>
</operation>

<operation id="363" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:302  %test_samples_data_lo_5 = load i8* %test_samples_data_ad_5, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="364" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:19  %add_ln34_4 = add i20 %phi_mul1, 6

]]></Node>
<StgValue><ssdm name="add_ln34_4"/></StgValue>
</operation>

<operation id="365" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:20  %zext_ln34_6 = zext i20 %add_ln34_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_6"/></StgValue>
</operation>

<operation id="366" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:21  %test_samples_data_ad_6 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_6

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_6"/></StgValue>
</operation>

<operation id="367" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:22  %add_ln34_5 = add i20 %phi_mul1, 7

]]></Node>
<StgValue><ssdm name="add_ln34_5"/></StgValue>
</operation>

<operation id="368" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:23  %zext_ln34_7 = zext i20 %add_ln34_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_7"/></StgValue>
</operation>

<operation id="369" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:24  %test_samples_data_ad_7 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_7

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_7"/></StgValue>
</operation>

<operation id="370" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:301  %test_samples_data_lo_4 = load i8* %test_samples_data_ad_4, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_4"/></StgValue>
</operation>

<operation id="371" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:302  %test_samples_data_lo_5 = load i8* %test_samples_data_ad_5, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_5"/></StgValue>
</operation>

<operation id="372" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:303  %test_samples_data_lo_6 = load i8* %test_samples_data_ad_6, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_6"/></StgValue>
</operation>

<operation id="373" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:304  %test_samples_data_lo_7 = load i8* %test_samples_data_ad_7, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="374" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:25  %add_ln34_6 = add i20 %phi_mul1, 8

]]></Node>
<StgValue><ssdm name="add_ln34_6"/></StgValue>
</operation>

<operation id="375" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:26  %zext_ln34_8 = zext i20 %add_ln34_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_8"/></StgValue>
</operation>

<operation id="376" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:27  %test_samples_data_ad_8 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_8

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_8"/></StgValue>
</operation>

<operation id="377" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:28  %add_ln34_7 = add i20 %phi_mul1, 9

]]></Node>
<StgValue><ssdm name="add_ln34_7"/></StgValue>
</operation>

<operation id="378" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:29  %zext_ln34_9 = zext i20 %add_ln34_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_9"/></StgValue>
</operation>

<operation id="379" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:30  %test_samples_data_ad_9 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_9

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_9"/></StgValue>
</operation>

<operation id="380" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:303  %test_samples_data_lo_6 = load i8* %test_samples_data_ad_6, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_6"/></StgValue>
</operation>

<operation id="381" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:304  %test_samples_data_lo_7 = load i8* %test_samples_data_ad_7, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_7"/></StgValue>
</operation>

<operation id="382" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:305  %test_samples_data_lo_8 = load i8* %test_samples_data_ad_8, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_8"/></StgValue>
</operation>

<operation id="383" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:306  %test_samples_data_lo_9 = load i8* %test_samples_data_ad_9, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_9"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="384" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:31  %add_ln34_8 = add i20 %phi_mul1, 10

]]></Node>
<StgValue><ssdm name="add_ln34_8"/></StgValue>
</operation>

<operation id="385" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:32  %zext_ln34_10 = zext i20 %add_ln34_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_10"/></StgValue>
</operation>

<operation id="386" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:33  %test_samples_data_ad_10 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_10

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_10"/></StgValue>
</operation>

<operation id="387" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:34  %add_ln34_9 = add i20 %phi_mul1, 11

]]></Node>
<StgValue><ssdm name="add_ln34_9"/></StgValue>
</operation>

<operation id="388" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:35  %zext_ln34_11 = zext i20 %add_ln34_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_11"/></StgValue>
</operation>

<operation id="389" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:36  %test_samples_data_ad_11 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_11

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_11"/></StgValue>
</operation>

<operation id="390" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:305  %test_samples_data_lo_8 = load i8* %test_samples_data_ad_8, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_8"/></StgValue>
</operation>

<operation id="391" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:306  %test_samples_data_lo_9 = load i8* %test_samples_data_ad_9, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_9"/></StgValue>
</operation>

<operation id="392" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:307  %test_samples_data_lo_10 = load i8* %test_samples_data_ad_10, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_10"/></StgValue>
</operation>

<operation id="393" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:308  %test_samples_data_lo_11 = load i8* %test_samples_data_ad_11, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_11"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="394" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:37  %add_ln34_10 = add i20 %phi_mul1, 12

]]></Node>
<StgValue><ssdm name="add_ln34_10"/></StgValue>
</operation>

<operation id="395" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:38  %zext_ln34_12 = zext i20 %add_ln34_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_12"/></StgValue>
</operation>

<operation id="396" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:39  %test_samples_data_ad_12 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_12

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_12"/></StgValue>
</operation>

<operation id="397" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:40  %add_ln34_11 = add i20 %phi_mul1, 13

]]></Node>
<StgValue><ssdm name="add_ln34_11"/></StgValue>
</operation>

<operation id="398" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:41  %zext_ln34_13 = zext i20 %add_ln34_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_13"/></StgValue>
</operation>

<operation id="399" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:42  %test_samples_data_ad_13 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_13

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_13"/></StgValue>
</operation>

<operation id="400" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:307  %test_samples_data_lo_10 = load i8* %test_samples_data_ad_10, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_10"/></StgValue>
</operation>

<operation id="401" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:308  %test_samples_data_lo_11 = load i8* %test_samples_data_ad_11, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_11"/></StgValue>
</operation>

<operation id="402" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:309  %test_samples_data_lo_12 = load i8* %test_samples_data_ad_12, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_12"/></StgValue>
</operation>

<operation id="403" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:310  %test_samples_data_lo_13 = load i8* %test_samples_data_ad_13, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_13"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="404" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:43  %add_ln34_12 = add i20 %phi_mul1, 14

]]></Node>
<StgValue><ssdm name="add_ln34_12"/></StgValue>
</operation>

<operation id="405" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:44  %zext_ln34_14 = zext i20 %add_ln34_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_14"/></StgValue>
</operation>

<operation id="406" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:45  %test_samples_data_ad_14 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_14

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_14"/></StgValue>
</operation>

<operation id="407" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:46  %add_ln34_13 = add i20 %phi_mul1, 15

]]></Node>
<StgValue><ssdm name="add_ln34_13"/></StgValue>
</operation>

<operation id="408" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:47  %zext_ln34_15 = zext i20 %add_ln34_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_15"/></StgValue>
</operation>

<operation id="409" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:48  %test_samples_data_ad_15 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_15

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_15"/></StgValue>
</operation>

<operation id="410" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:309  %test_samples_data_lo_12 = load i8* %test_samples_data_ad_12, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_12"/></StgValue>
</operation>

<operation id="411" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:310  %test_samples_data_lo_13 = load i8* %test_samples_data_ad_13, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_13"/></StgValue>
</operation>

<operation id="412" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:311  %test_samples_data_lo_14 = load i8* %test_samples_data_ad_14, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_14"/></StgValue>
</operation>

<operation id="413" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:312  %test_samples_data_lo_15 = load i8* %test_samples_data_ad_15, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_15"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="414" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:49  %add_ln34_14 = add i20 %phi_mul1, 16

]]></Node>
<StgValue><ssdm name="add_ln34_14"/></StgValue>
</operation>

<operation id="415" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:50  %zext_ln34_16 = zext i20 %add_ln34_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_16"/></StgValue>
</operation>

<operation id="416" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:51  %test_samples_data_ad_16 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_16

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_16"/></StgValue>
</operation>

<operation id="417" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:52  %add_ln34_15 = add i20 %phi_mul1, 17

]]></Node>
<StgValue><ssdm name="add_ln34_15"/></StgValue>
</operation>

<operation id="418" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:53  %zext_ln34_17 = zext i20 %add_ln34_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_17"/></StgValue>
</operation>

<operation id="419" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:54  %test_samples_data_ad_17 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_17

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_17"/></StgValue>
</operation>

<operation id="420" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:311  %test_samples_data_lo_14 = load i8* %test_samples_data_ad_14, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_14"/></StgValue>
</operation>

<operation id="421" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:312  %test_samples_data_lo_15 = load i8* %test_samples_data_ad_15, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_15"/></StgValue>
</operation>

<operation id="422" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:313  %test_samples_data_lo_16 = load i8* %test_samples_data_ad_16, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_16"/></StgValue>
</operation>

<operation id="423" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:314  %test_samples_data_lo_17 = load i8* %test_samples_data_ad_17, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_17"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="424" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:55  %add_ln34_16 = add i20 %phi_mul1, 18

]]></Node>
<StgValue><ssdm name="add_ln34_16"/></StgValue>
</operation>

<operation id="425" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:56  %zext_ln34_18 = zext i20 %add_ln34_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_18"/></StgValue>
</operation>

<operation id="426" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:57  %test_samples_data_ad_18 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_18

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_18"/></StgValue>
</operation>

<operation id="427" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:58  %add_ln34_17 = add i20 %phi_mul1, 19

]]></Node>
<StgValue><ssdm name="add_ln34_17"/></StgValue>
</operation>

<operation id="428" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:59  %zext_ln34_19 = zext i20 %add_ln34_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_19"/></StgValue>
</operation>

<operation id="429" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:60  %test_samples_data_ad_19 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_19

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_19"/></StgValue>
</operation>

<operation id="430" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:313  %test_samples_data_lo_16 = load i8* %test_samples_data_ad_16, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_16"/></StgValue>
</operation>

<operation id="431" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:314  %test_samples_data_lo_17 = load i8* %test_samples_data_ad_17, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_17"/></StgValue>
</operation>

<operation id="432" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:315  %test_samples_data_lo_18 = load i8* %test_samples_data_ad_18, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_18"/></StgValue>
</operation>

<operation id="433" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:316  %test_samples_data_lo_19 = load i8* %test_samples_data_ad_19, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_19"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="434" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:61  %add_ln34_18 = add i20 %phi_mul1, 20

]]></Node>
<StgValue><ssdm name="add_ln34_18"/></StgValue>
</operation>

<operation id="435" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:62  %zext_ln34_20 = zext i20 %add_ln34_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_20"/></StgValue>
</operation>

<operation id="436" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:63  %test_samples_data_ad_20 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_20

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_20"/></StgValue>
</operation>

<operation id="437" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:64  %add_ln34_19 = add i20 %phi_mul1, 21

]]></Node>
<StgValue><ssdm name="add_ln34_19"/></StgValue>
</operation>

<operation id="438" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:65  %zext_ln34_21 = zext i20 %add_ln34_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_21"/></StgValue>
</operation>

<operation id="439" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:66  %test_samples_data_ad_21 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_21

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_21"/></StgValue>
</operation>

<operation id="440" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:315  %test_samples_data_lo_18 = load i8* %test_samples_data_ad_18, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_18"/></StgValue>
</operation>

<operation id="441" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:316  %test_samples_data_lo_19 = load i8* %test_samples_data_ad_19, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_19"/></StgValue>
</operation>

<operation id="442" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:317  %test_samples_data_lo_20 = load i8* %test_samples_data_ad_20, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_20"/></StgValue>
</operation>

<operation id="443" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:318  %test_samples_data_lo_21 = load i8* %test_samples_data_ad_21, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_21"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="444" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:67  %add_ln34_20 = add i20 %phi_mul1, 22

]]></Node>
<StgValue><ssdm name="add_ln34_20"/></StgValue>
</operation>

<operation id="445" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:68  %zext_ln34_22 = zext i20 %add_ln34_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_22"/></StgValue>
</operation>

<operation id="446" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:69  %test_samples_data_ad_22 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_22

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_22"/></StgValue>
</operation>

<operation id="447" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:70  %add_ln34_21 = add i20 %phi_mul1, 23

]]></Node>
<StgValue><ssdm name="add_ln34_21"/></StgValue>
</operation>

<operation id="448" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:71  %zext_ln34_23 = zext i20 %add_ln34_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_23"/></StgValue>
</operation>

<operation id="449" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:72  %test_samples_data_ad_23 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_23

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_23"/></StgValue>
</operation>

<operation id="450" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:317  %test_samples_data_lo_20 = load i8* %test_samples_data_ad_20, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_20"/></StgValue>
</operation>

<operation id="451" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:318  %test_samples_data_lo_21 = load i8* %test_samples_data_ad_21, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_21"/></StgValue>
</operation>

<operation id="452" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:319  %test_samples_data_lo_22 = load i8* %test_samples_data_ad_22, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_22"/></StgValue>
</operation>

<operation id="453" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:320  %test_samples_data_lo_23 = load i8* %test_samples_data_ad_23, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_23"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="454" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:73  %add_ln34_22 = add i20 %phi_mul1, 24

]]></Node>
<StgValue><ssdm name="add_ln34_22"/></StgValue>
</operation>

<operation id="455" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:74  %zext_ln34_24 = zext i20 %add_ln34_22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_24"/></StgValue>
</operation>

<operation id="456" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:75  %test_samples_data_ad_24 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_24

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_24"/></StgValue>
</operation>

<operation id="457" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:76  %add_ln34_23 = add i20 %phi_mul1, 25

]]></Node>
<StgValue><ssdm name="add_ln34_23"/></StgValue>
</operation>

<operation id="458" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:77  %zext_ln34_25 = zext i20 %add_ln34_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_25"/></StgValue>
</operation>

<operation id="459" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:78  %test_samples_data_ad_25 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_25

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_25"/></StgValue>
</operation>

<operation id="460" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:319  %test_samples_data_lo_22 = load i8* %test_samples_data_ad_22, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_22"/></StgValue>
</operation>

<operation id="461" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:320  %test_samples_data_lo_23 = load i8* %test_samples_data_ad_23, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_23"/></StgValue>
</operation>

<operation id="462" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:321  %test_samples_data_lo_24 = load i8* %test_samples_data_ad_24, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_24"/></StgValue>
</operation>

<operation id="463" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:322  %test_samples_data_lo_25 = load i8* %test_samples_data_ad_25, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_25"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="464" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:79  %add_ln34_24 = add i20 %phi_mul1, 26

]]></Node>
<StgValue><ssdm name="add_ln34_24"/></StgValue>
</operation>

<operation id="465" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:80  %zext_ln34_26 = zext i20 %add_ln34_24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_26"/></StgValue>
</operation>

<operation id="466" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:81  %test_samples_data_ad_26 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_26

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_26"/></StgValue>
</operation>

<operation id="467" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:82  %add_ln34_25 = add i20 %phi_mul1, 27

]]></Node>
<StgValue><ssdm name="add_ln34_25"/></StgValue>
</operation>

<operation id="468" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:83  %zext_ln34_27 = zext i20 %add_ln34_25 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_27"/></StgValue>
</operation>

<operation id="469" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:84  %test_samples_data_ad_27 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_27

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_27"/></StgValue>
</operation>

<operation id="470" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:321  %test_samples_data_lo_24 = load i8* %test_samples_data_ad_24, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_24"/></StgValue>
</operation>

<operation id="471" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:322  %test_samples_data_lo_25 = load i8* %test_samples_data_ad_25, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_25"/></StgValue>
</operation>

<operation id="472" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:323  %test_samples_data_lo_26 = load i8* %test_samples_data_ad_26, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_26"/></StgValue>
</operation>

<operation id="473" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:324  %test_samples_data_lo_27 = load i8* %test_samples_data_ad_27, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_27"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="474" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:85  %add_ln34_26 = add i20 %phi_mul1, 28

]]></Node>
<StgValue><ssdm name="add_ln34_26"/></StgValue>
</operation>

<operation id="475" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:86  %zext_ln34_28 = zext i20 %add_ln34_26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_28"/></StgValue>
</operation>

<operation id="476" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:87  %test_samples_data_ad_28 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_28

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_28"/></StgValue>
</operation>

<operation id="477" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:88  %add_ln34_27 = add i20 %phi_mul1, 29

]]></Node>
<StgValue><ssdm name="add_ln34_27"/></StgValue>
</operation>

<operation id="478" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:89  %zext_ln34_29 = zext i20 %add_ln34_27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_29"/></StgValue>
</operation>

<operation id="479" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:90  %test_samples_data_ad_29 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_29

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_29"/></StgValue>
</operation>

<operation id="480" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:323  %test_samples_data_lo_26 = load i8* %test_samples_data_ad_26, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_26"/></StgValue>
</operation>

<operation id="481" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:324  %test_samples_data_lo_27 = load i8* %test_samples_data_ad_27, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_27"/></StgValue>
</operation>

<operation id="482" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:325  %test_samples_data_lo_28 = load i8* %test_samples_data_ad_28, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_28"/></StgValue>
</operation>

<operation id="483" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:326  %test_samples_data_lo_29 = load i8* %test_samples_data_ad_29, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_29"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="484" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:91  %add_ln34_28 = add i20 %phi_mul1, 30

]]></Node>
<StgValue><ssdm name="add_ln34_28"/></StgValue>
</operation>

<operation id="485" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:92  %zext_ln34_30 = zext i20 %add_ln34_28 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_30"/></StgValue>
</operation>

<operation id="486" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:93  %test_samples_data_ad_30 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_30

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_30"/></StgValue>
</operation>

<operation id="487" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:94  %add_ln34_29 = add i20 %phi_mul1, 31

]]></Node>
<StgValue><ssdm name="add_ln34_29"/></StgValue>
</operation>

<operation id="488" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:95  %zext_ln34_31 = zext i20 %add_ln34_29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_31"/></StgValue>
</operation>

<operation id="489" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:96  %test_samples_data_ad_31 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_31

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_31"/></StgValue>
</operation>

<operation id="490" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:325  %test_samples_data_lo_28 = load i8* %test_samples_data_ad_28, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_28"/></StgValue>
</operation>

<operation id="491" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:326  %test_samples_data_lo_29 = load i8* %test_samples_data_ad_29, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_29"/></StgValue>
</operation>

<operation id="492" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:327  %test_samples_data_lo_30 = load i8* %test_samples_data_ad_30, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_30"/></StgValue>
</operation>

<operation id="493" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:328  %test_samples_data_lo_31 = load i8* %test_samples_data_ad_31, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_31"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="494" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:97  %add_ln34_30 = add i20 %phi_mul1, 32

]]></Node>
<StgValue><ssdm name="add_ln34_30"/></StgValue>
</operation>

<operation id="495" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:98  %zext_ln34_32 = zext i20 %add_ln34_30 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_32"/></StgValue>
</operation>

<operation id="496" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:99  %test_samples_data_ad_32 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_32

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_32"/></StgValue>
</operation>

<operation id="497" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:100  %add_ln34_31 = add i20 %phi_mul1, 33

]]></Node>
<StgValue><ssdm name="add_ln34_31"/></StgValue>
</operation>

<operation id="498" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:101  %zext_ln34_33 = zext i20 %add_ln34_31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_33"/></StgValue>
</operation>

<operation id="499" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:102  %test_samples_data_ad_33 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_33

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_33"/></StgValue>
</operation>

<operation id="500" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:327  %test_samples_data_lo_30 = load i8* %test_samples_data_ad_30, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_30"/></StgValue>
</operation>

<operation id="501" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:328  %test_samples_data_lo_31 = load i8* %test_samples_data_ad_31, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_31"/></StgValue>
</operation>

<operation id="502" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:329  %test_samples_data_lo_32 = load i8* %test_samples_data_ad_32, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_32"/></StgValue>
</operation>

<operation id="503" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:330  %test_samples_data_lo_33 = load i8* %test_samples_data_ad_33, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_33"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="504" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:103  %add_ln34_32 = add i20 %phi_mul1, 34

]]></Node>
<StgValue><ssdm name="add_ln34_32"/></StgValue>
</operation>

<operation id="505" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:104  %zext_ln34_34 = zext i20 %add_ln34_32 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_34"/></StgValue>
</operation>

<operation id="506" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:105  %test_samples_data_ad_34 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_34

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_34"/></StgValue>
</operation>

<operation id="507" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:106  %add_ln34_33 = add i20 %phi_mul1, 35

]]></Node>
<StgValue><ssdm name="add_ln34_33"/></StgValue>
</operation>

<operation id="508" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:107  %zext_ln34_35 = zext i20 %add_ln34_33 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_35"/></StgValue>
</operation>

<operation id="509" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:108  %test_samples_data_ad_35 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_35

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_35"/></StgValue>
</operation>

<operation id="510" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:329  %test_samples_data_lo_32 = load i8* %test_samples_data_ad_32, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_32"/></StgValue>
</operation>

<operation id="511" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:330  %test_samples_data_lo_33 = load i8* %test_samples_data_ad_33, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_33"/></StgValue>
</operation>

<operation id="512" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:331  %test_samples_data_lo_34 = load i8* %test_samples_data_ad_34, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_34"/></StgValue>
</operation>

<operation id="513" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:332  %test_samples_data_lo_35 = load i8* %test_samples_data_ad_35, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_35"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="514" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:109  %add_ln34_34 = add i20 %phi_mul1, 36

]]></Node>
<StgValue><ssdm name="add_ln34_34"/></StgValue>
</operation>

<operation id="515" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:110  %zext_ln34_36 = zext i20 %add_ln34_34 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_36"/></StgValue>
</operation>

<operation id="516" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:111  %test_samples_data_ad_36 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_36

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_36"/></StgValue>
</operation>

<operation id="517" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:112  %add_ln34_35 = add i20 %phi_mul1, 37

]]></Node>
<StgValue><ssdm name="add_ln34_35"/></StgValue>
</operation>

<operation id="518" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:113  %zext_ln34_37 = zext i20 %add_ln34_35 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_37"/></StgValue>
</operation>

<operation id="519" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:114  %test_samples_data_ad_37 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_37

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_37"/></StgValue>
</operation>

<operation id="520" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:331  %test_samples_data_lo_34 = load i8* %test_samples_data_ad_34, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_34"/></StgValue>
</operation>

<operation id="521" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:332  %test_samples_data_lo_35 = load i8* %test_samples_data_ad_35, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_35"/></StgValue>
</operation>

<operation id="522" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:333  %test_samples_data_lo_36 = load i8* %test_samples_data_ad_36, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_36"/></StgValue>
</operation>

<operation id="523" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:334  %test_samples_data_lo_37 = load i8* %test_samples_data_ad_37, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_37"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="524" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:115  %add_ln34_36 = add i20 %phi_mul1, 38

]]></Node>
<StgValue><ssdm name="add_ln34_36"/></StgValue>
</operation>

<operation id="525" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:116  %zext_ln34_38 = zext i20 %add_ln34_36 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_38"/></StgValue>
</operation>

<operation id="526" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:117  %test_samples_data_ad_38 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_38

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_38"/></StgValue>
</operation>

<operation id="527" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:118  %add_ln34_37 = add i20 %phi_mul1, 39

]]></Node>
<StgValue><ssdm name="add_ln34_37"/></StgValue>
</operation>

<operation id="528" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:119  %zext_ln34_39 = zext i20 %add_ln34_37 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_39"/></StgValue>
</operation>

<operation id="529" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:120  %test_samples_data_ad_39 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_39

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_39"/></StgValue>
</operation>

<operation id="530" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:333  %test_samples_data_lo_36 = load i8* %test_samples_data_ad_36, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_36"/></StgValue>
</operation>

<operation id="531" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:334  %test_samples_data_lo_37 = load i8* %test_samples_data_ad_37, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_37"/></StgValue>
</operation>

<operation id="532" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:335  %test_samples_data_lo_38 = load i8* %test_samples_data_ad_38, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_38"/></StgValue>
</operation>

<operation id="533" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:336  %test_samples_data_lo_39 = load i8* %test_samples_data_ad_39, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_39"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="534" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:121  %add_ln34_38 = add i20 %phi_mul1, 40

]]></Node>
<StgValue><ssdm name="add_ln34_38"/></StgValue>
</operation>

<operation id="535" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:122  %zext_ln34_40 = zext i20 %add_ln34_38 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_40"/></StgValue>
</operation>

<operation id="536" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:123  %test_samples_data_ad_40 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_40

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_40"/></StgValue>
</operation>

<operation id="537" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:124  %add_ln34_39 = add i20 %phi_mul1, 41

]]></Node>
<StgValue><ssdm name="add_ln34_39"/></StgValue>
</operation>

<operation id="538" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:125  %zext_ln34_41 = zext i20 %add_ln34_39 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_41"/></StgValue>
</operation>

<operation id="539" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:126  %test_samples_data_ad_41 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_41

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_41"/></StgValue>
</operation>

<operation id="540" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:335  %test_samples_data_lo_38 = load i8* %test_samples_data_ad_38, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_38"/></StgValue>
</operation>

<operation id="541" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:336  %test_samples_data_lo_39 = load i8* %test_samples_data_ad_39, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_39"/></StgValue>
</operation>

<operation id="542" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:337  %test_samples_data_lo_40 = load i8* %test_samples_data_ad_40, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_40"/></StgValue>
</operation>

<operation id="543" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:338  %test_samples_data_lo_41 = load i8* %test_samples_data_ad_41, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_41"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="544" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:127  %add_ln34_40 = add i20 %phi_mul1, 42

]]></Node>
<StgValue><ssdm name="add_ln34_40"/></StgValue>
</operation>

<operation id="545" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:128  %zext_ln34_42 = zext i20 %add_ln34_40 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_42"/></StgValue>
</operation>

<operation id="546" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:129  %test_samples_data_ad_42 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_42

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_42"/></StgValue>
</operation>

<operation id="547" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:130  %add_ln34_41 = add i20 %phi_mul1, 43

]]></Node>
<StgValue><ssdm name="add_ln34_41"/></StgValue>
</operation>

<operation id="548" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:131  %zext_ln34_43 = zext i20 %add_ln34_41 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_43"/></StgValue>
</operation>

<operation id="549" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:132  %test_samples_data_ad_43 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_43

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_43"/></StgValue>
</operation>

<operation id="550" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:337  %test_samples_data_lo_40 = load i8* %test_samples_data_ad_40, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_40"/></StgValue>
</operation>

<operation id="551" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:338  %test_samples_data_lo_41 = load i8* %test_samples_data_ad_41, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_41"/></StgValue>
</operation>

<operation id="552" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:339  %test_samples_data_lo_42 = load i8* %test_samples_data_ad_42, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_42"/></StgValue>
</operation>

<operation id="553" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:340  %test_samples_data_lo_43 = load i8* %test_samples_data_ad_43, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_43"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="554" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:133  %add_ln34_42 = add i20 %phi_mul1, 44

]]></Node>
<StgValue><ssdm name="add_ln34_42"/></StgValue>
</operation>

<operation id="555" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:134  %zext_ln34_44 = zext i20 %add_ln34_42 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_44"/></StgValue>
</operation>

<operation id="556" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:135  %test_samples_data_ad_44 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_44

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_44"/></StgValue>
</operation>

<operation id="557" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:136  %add_ln34_43 = add i20 %phi_mul1, 45

]]></Node>
<StgValue><ssdm name="add_ln34_43"/></StgValue>
</operation>

<operation id="558" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:137  %zext_ln34_45 = zext i20 %add_ln34_43 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_45"/></StgValue>
</operation>

<operation id="559" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:138  %test_samples_data_ad_45 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_45

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_45"/></StgValue>
</operation>

<operation id="560" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:339  %test_samples_data_lo_42 = load i8* %test_samples_data_ad_42, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_42"/></StgValue>
</operation>

<operation id="561" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:340  %test_samples_data_lo_43 = load i8* %test_samples_data_ad_43, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_43"/></StgValue>
</operation>

<operation id="562" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:341  %test_samples_data_lo_44 = load i8* %test_samples_data_ad_44, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_44"/></StgValue>
</operation>

<operation id="563" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:342  %test_samples_data_lo_45 = load i8* %test_samples_data_ad_45, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_45"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="564" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:139  %add_ln34_44 = add i20 %phi_mul1, 46

]]></Node>
<StgValue><ssdm name="add_ln34_44"/></StgValue>
</operation>

<operation id="565" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:140  %zext_ln34_46 = zext i20 %add_ln34_44 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_46"/></StgValue>
</operation>

<operation id="566" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:141  %test_samples_data_ad_46 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_46

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_46"/></StgValue>
</operation>

<operation id="567" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:142  %add_ln34_45 = add i20 %phi_mul1, 47

]]></Node>
<StgValue><ssdm name="add_ln34_45"/></StgValue>
</operation>

<operation id="568" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:143  %zext_ln34_47 = zext i20 %add_ln34_45 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_47"/></StgValue>
</operation>

<operation id="569" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:144  %test_samples_data_ad_47 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_47

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_47"/></StgValue>
</operation>

<operation id="570" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:341  %test_samples_data_lo_44 = load i8* %test_samples_data_ad_44, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_44"/></StgValue>
</operation>

<operation id="571" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:342  %test_samples_data_lo_45 = load i8* %test_samples_data_ad_45, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_45"/></StgValue>
</operation>

<operation id="572" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:343  %test_samples_data_lo_46 = load i8* %test_samples_data_ad_46, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_46"/></StgValue>
</operation>

<operation id="573" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:344  %test_samples_data_lo_47 = load i8* %test_samples_data_ad_47, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_47"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="574" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:145  %add_ln34_46 = add i20 %phi_mul1, 48

]]></Node>
<StgValue><ssdm name="add_ln34_46"/></StgValue>
</operation>

<operation id="575" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:146  %zext_ln34_48 = zext i20 %add_ln34_46 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_48"/></StgValue>
</operation>

<operation id="576" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:147  %test_samples_data_ad_48 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_48

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_48"/></StgValue>
</operation>

<operation id="577" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:148  %add_ln34_47 = add i20 %phi_mul1, 49

]]></Node>
<StgValue><ssdm name="add_ln34_47"/></StgValue>
</operation>

<operation id="578" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:149  %zext_ln34_49 = zext i20 %add_ln34_47 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_49"/></StgValue>
</operation>

<operation id="579" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:150  %test_samples_data_ad_49 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_49

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_49"/></StgValue>
</operation>

<operation id="580" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:343  %test_samples_data_lo_46 = load i8* %test_samples_data_ad_46, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_46"/></StgValue>
</operation>

<operation id="581" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:344  %test_samples_data_lo_47 = load i8* %test_samples_data_ad_47, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_47"/></StgValue>
</operation>

<operation id="582" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:345  %test_samples_data_lo_48 = load i8* %test_samples_data_ad_48, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_48"/></StgValue>
</operation>

<operation id="583" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:346  %test_samples_data_lo_49 = load i8* %test_samples_data_ad_49, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_49"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="584" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:151  %add_ln34_48 = add i20 %phi_mul1, 50

]]></Node>
<StgValue><ssdm name="add_ln34_48"/></StgValue>
</operation>

<operation id="585" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:152  %zext_ln34_50 = zext i20 %add_ln34_48 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_50"/></StgValue>
</operation>

<operation id="586" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:153  %test_samples_data_ad_50 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_50

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_50"/></StgValue>
</operation>

<operation id="587" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:154  %add_ln34_49 = add i20 %phi_mul1, 51

]]></Node>
<StgValue><ssdm name="add_ln34_49"/></StgValue>
</operation>

<operation id="588" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:155  %zext_ln34_51 = zext i20 %add_ln34_49 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_51"/></StgValue>
</operation>

<operation id="589" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:156  %test_samples_data_ad_51 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_51

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_51"/></StgValue>
</operation>

<operation id="590" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:345  %test_samples_data_lo_48 = load i8* %test_samples_data_ad_48, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_48"/></StgValue>
</operation>

<operation id="591" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:346  %test_samples_data_lo_49 = load i8* %test_samples_data_ad_49, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_49"/></StgValue>
</operation>

<operation id="592" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:347  %test_samples_data_lo_50 = load i8* %test_samples_data_ad_50, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_50"/></StgValue>
</operation>

<operation id="593" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:348  %test_samples_data_lo_51 = load i8* %test_samples_data_ad_51, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_51"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="594" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:157  %add_ln34_50 = add i20 %phi_mul1, 52

]]></Node>
<StgValue><ssdm name="add_ln34_50"/></StgValue>
</operation>

<operation id="595" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:158  %zext_ln34_52 = zext i20 %add_ln34_50 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_52"/></StgValue>
</operation>

<operation id="596" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:159  %test_samples_data_ad_52 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_52

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_52"/></StgValue>
</operation>

<operation id="597" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:160  %add_ln34_51 = add i20 %phi_mul1, 53

]]></Node>
<StgValue><ssdm name="add_ln34_51"/></StgValue>
</operation>

<operation id="598" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:161  %zext_ln34_53 = zext i20 %add_ln34_51 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_53"/></StgValue>
</operation>

<operation id="599" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:162  %test_samples_data_ad_53 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_53

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_53"/></StgValue>
</operation>

<operation id="600" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:347  %test_samples_data_lo_50 = load i8* %test_samples_data_ad_50, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_50"/></StgValue>
</operation>

<operation id="601" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:348  %test_samples_data_lo_51 = load i8* %test_samples_data_ad_51, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_51"/></StgValue>
</operation>

<operation id="602" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:349  %test_samples_data_lo_52 = load i8* %test_samples_data_ad_52, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_52"/></StgValue>
</operation>

<operation id="603" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:350  %test_samples_data_lo_53 = load i8* %test_samples_data_ad_53, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_53"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="604" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:163  %add_ln34_52 = add i20 %phi_mul1, 54

]]></Node>
<StgValue><ssdm name="add_ln34_52"/></StgValue>
</operation>

<operation id="605" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:164  %zext_ln34_54 = zext i20 %add_ln34_52 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_54"/></StgValue>
</operation>

<operation id="606" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:165  %test_samples_data_ad_54 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_54

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_54"/></StgValue>
</operation>

<operation id="607" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:166  %add_ln34_53 = add i20 %phi_mul1, 55

]]></Node>
<StgValue><ssdm name="add_ln34_53"/></StgValue>
</operation>

<operation id="608" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:167  %zext_ln34_55 = zext i20 %add_ln34_53 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_55"/></StgValue>
</operation>

<operation id="609" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:168  %test_samples_data_ad_55 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_55

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_55"/></StgValue>
</operation>

<operation id="610" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:349  %test_samples_data_lo_52 = load i8* %test_samples_data_ad_52, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_52"/></StgValue>
</operation>

<operation id="611" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:350  %test_samples_data_lo_53 = load i8* %test_samples_data_ad_53, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_53"/></StgValue>
</operation>

<operation id="612" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:351  %test_samples_data_lo_54 = load i8* %test_samples_data_ad_54, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_54"/></StgValue>
</operation>

<operation id="613" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:352  %test_samples_data_lo_55 = load i8* %test_samples_data_ad_55, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_55"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="614" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:169  %add_ln34_54 = add i20 %phi_mul1, 56

]]></Node>
<StgValue><ssdm name="add_ln34_54"/></StgValue>
</operation>

<operation id="615" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:170  %zext_ln34_56 = zext i20 %add_ln34_54 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_56"/></StgValue>
</operation>

<operation id="616" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:171  %test_samples_data_ad_56 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_56

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_56"/></StgValue>
</operation>

<operation id="617" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:172  %add_ln34_55 = add i20 %phi_mul1, 57

]]></Node>
<StgValue><ssdm name="add_ln34_55"/></StgValue>
</operation>

<operation id="618" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:173  %zext_ln34_57 = zext i20 %add_ln34_55 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_57"/></StgValue>
</operation>

<operation id="619" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:174  %test_samples_data_ad_57 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_57

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_57"/></StgValue>
</operation>

<operation id="620" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:351  %test_samples_data_lo_54 = load i8* %test_samples_data_ad_54, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_54"/></StgValue>
</operation>

<operation id="621" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:352  %test_samples_data_lo_55 = load i8* %test_samples_data_ad_55, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_55"/></StgValue>
</operation>

<operation id="622" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:353  %test_samples_data_lo_56 = load i8* %test_samples_data_ad_56, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_56"/></StgValue>
</operation>

<operation id="623" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:354  %test_samples_data_lo_57 = load i8* %test_samples_data_ad_57, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_57"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="624" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:175  %add_ln34_56 = add i20 %phi_mul1, 58

]]></Node>
<StgValue><ssdm name="add_ln34_56"/></StgValue>
</operation>

<operation id="625" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:176  %zext_ln34_58 = zext i20 %add_ln34_56 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_58"/></StgValue>
</operation>

<operation id="626" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:177  %test_samples_data_ad_58 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_58

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_58"/></StgValue>
</operation>

<operation id="627" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:178  %add_ln34_57 = add i20 %phi_mul1, 59

]]></Node>
<StgValue><ssdm name="add_ln34_57"/></StgValue>
</operation>

<operation id="628" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:179  %zext_ln34_59 = zext i20 %add_ln34_57 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_59"/></StgValue>
</operation>

<operation id="629" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:180  %test_samples_data_ad_59 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_59

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_59"/></StgValue>
</operation>

<operation id="630" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:353  %test_samples_data_lo_56 = load i8* %test_samples_data_ad_56, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_56"/></StgValue>
</operation>

<operation id="631" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:354  %test_samples_data_lo_57 = load i8* %test_samples_data_ad_57, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_57"/></StgValue>
</operation>

<operation id="632" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:355  %test_samples_data_lo_58 = load i8* %test_samples_data_ad_58, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_58"/></StgValue>
</operation>

<operation id="633" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:356  %test_samples_data_lo_59 = load i8* %test_samples_data_ad_59, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_59"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="634" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:181  %add_ln34_58 = add i20 %phi_mul1, 60

]]></Node>
<StgValue><ssdm name="add_ln34_58"/></StgValue>
</operation>

<operation id="635" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:182  %zext_ln34_60 = zext i20 %add_ln34_58 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_60"/></StgValue>
</operation>

<operation id="636" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:183  %test_samples_data_ad_60 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_60

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_60"/></StgValue>
</operation>

<operation id="637" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:184  %add_ln34_59 = add i20 %phi_mul1, 61

]]></Node>
<StgValue><ssdm name="add_ln34_59"/></StgValue>
</operation>

<operation id="638" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:185  %zext_ln34_61 = zext i20 %add_ln34_59 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_61"/></StgValue>
</operation>

<operation id="639" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:186  %test_samples_data_ad_61 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_61

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_61"/></StgValue>
</operation>

<operation id="640" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:355  %test_samples_data_lo_58 = load i8* %test_samples_data_ad_58, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_58"/></StgValue>
</operation>

<operation id="641" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:356  %test_samples_data_lo_59 = load i8* %test_samples_data_ad_59, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_59"/></StgValue>
</operation>

<operation id="642" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:357  %test_samples_data_lo_60 = load i8* %test_samples_data_ad_60, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_60"/></StgValue>
</operation>

<operation id="643" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:358  %test_samples_data_lo_61 = load i8* %test_samples_data_ad_61, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_61"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="644" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:187  %add_ln34_60 = add i20 %phi_mul1, 62

]]></Node>
<StgValue><ssdm name="add_ln34_60"/></StgValue>
</operation>

<operation id="645" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:188  %zext_ln34_62 = zext i20 %add_ln34_60 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_62"/></StgValue>
</operation>

<operation id="646" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:189  %test_samples_data_ad_62 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_62

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_62"/></StgValue>
</operation>

<operation id="647" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:190  %add_ln34_61 = add i20 %phi_mul1, 63

]]></Node>
<StgValue><ssdm name="add_ln34_61"/></StgValue>
</operation>

<operation id="648" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:191  %zext_ln34_63 = zext i20 %add_ln34_61 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_63"/></StgValue>
</operation>

<operation id="649" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:192  %test_samples_data_ad_63 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_63

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_63"/></StgValue>
</operation>

<operation id="650" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:357  %test_samples_data_lo_60 = load i8* %test_samples_data_ad_60, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_60"/></StgValue>
</operation>

<operation id="651" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:358  %test_samples_data_lo_61 = load i8* %test_samples_data_ad_61, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_61"/></StgValue>
</operation>

<operation id="652" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:359  %test_samples_data_lo_62 = load i8* %test_samples_data_ad_62, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_62"/></StgValue>
</operation>

<operation id="653" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:360  %test_samples_data_lo_63 = load i8* %test_samples_data_ad_63, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_63"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="654" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:193  %add_ln34_62 = add i20 %phi_mul1, 64

]]></Node>
<StgValue><ssdm name="add_ln34_62"/></StgValue>
</operation>

<operation id="655" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:194  %zext_ln34_64 = zext i20 %add_ln34_62 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_64"/></StgValue>
</operation>

<operation id="656" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:195  %test_samples_data_ad_64 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_64

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_64"/></StgValue>
</operation>

<operation id="657" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:196  %add_ln34_63 = add i20 %phi_mul1, 65

]]></Node>
<StgValue><ssdm name="add_ln34_63"/></StgValue>
</operation>

<operation id="658" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:197  %zext_ln34_65 = zext i20 %add_ln34_63 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_65"/></StgValue>
</operation>

<operation id="659" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:198  %test_samples_data_ad_65 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_65

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_65"/></StgValue>
</operation>

<operation id="660" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:359  %test_samples_data_lo_62 = load i8* %test_samples_data_ad_62, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_62"/></StgValue>
</operation>

<operation id="661" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:360  %test_samples_data_lo_63 = load i8* %test_samples_data_ad_63, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_63"/></StgValue>
</operation>

<operation id="662" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:361  %test_samples_data_lo_64 = load i8* %test_samples_data_ad_64, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_64"/></StgValue>
</operation>

<operation id="663" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:362  %test_samples_data_lo_65 = load i8* %test_samples_data_ad_65, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_65"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="664" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:199  %add_ln34_64 = add i20 %phi_mul1, 66

]]></Node>
<StgValue><ssdm name="add_ln34_64"/></StgValue>
</operation>

<operation id="665" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:200  %zext_ln34_66 = zext i20 %add_ln34_64 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_66"/></StgValue>
</operation>

<operation id="666" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:201  %test_samples_data_ad_66 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_66

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_66"/></StgValue>
</operation>

<operation id="667" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:202  %add_ln34_65 = add i20 %phi_mul1, 67

]]></Node>
<StgValue><ssdm name="add_ln34_65"/></StgValue>
</operation>

<operation id="668" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:203  %zext_ln34_67 = zext i20 %add_ln34_65 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_67"/></StgValue>
</operation>

<operation id="669" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:204  %test_samples_data_ad_67 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_67

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_67"/></StgValue>
</operation>

<operation id="670" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:361  %test_samples_data_lo_64 = load i8* %test_samples_data_ad_64, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_64"/></StgValue>
</operation>

<operation id="671" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:362  %test_samples_data_lo_65 = load i8* %test_samples_data_ad_65, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_65"/></StgValue>
</operation>

<operation id="672" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:363  %test_samples_data_lo_66 = load i8* %test_samples_data_ad_66, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_66"/></StgValue>
</operation>

<operation id="673" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:364  %test_samples_data_lo_67 = load i8* %test_samples_data_ad_67, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_67"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="674" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:205  %add_ln34_66 = add i20 %phi_mul1, 68

]]></Node>
<StgValue><ssdm name="add_ln34_66"/></StgValue>
</operation>

<operation id="675" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:206  %zext_ln34_68 = zext i20 %add_ln34_66 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_68"/></StgValue>
</operation>

<operation id="676" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:207  %test_samples_data_ad_68 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_68

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_68"/></StgValue>
</operation>

<operation id="677" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:208  %add_ln34_67 = add i20 %phi_mul1, 69

]]></Node>
<StgValue><ssdm name="add_ln34_67"/></StgValue>
</operation>

<operation id="678" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:209  %zext_ln34_69 = zext i20 %add_ln34_67 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_69"/></StgValue>
</operation>

<operation id="679" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:210  %test_samples_data_ad_69 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_69

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_69"/></StgValue>
</operation>

<operation id="680" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:363  %test_samples_data_lo_66 = load i8* %test_samples_data_ad_66, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_66"/></StgValue>
</operation>

<operation id="681" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:364  %test_samples_data_lo_67 = load i8* %test_samples_data_ad_67, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_67"/></StgValue>
</operation>

<operation id="682" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:365  %test_samples_data_lo_68 = load i8* %test_samples_data_ad_68, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_68"/></StgValue>
</operation>

<operation id="683" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:366  %test_samples_data_lo_69 = load i8* %test_samples_data_ad_69, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_69"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="684" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:211  %add_ln34_68 = add i20 %phi_mul1, 70

]]></Node>
<StgValue><ssdm name="add_ln34_68"/></StgValue>
</operation>

<operation id="685" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:212  %zext_ln34_70 = zext i20 %add_ln34_68 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_70"/></StgValue>
</operation>

<operation id="686" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:213  %test_samples_data_ad_70 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_70

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_70"/></StgValue>
</operation>

<operation id="687" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:214  %add_ln34_69 = add i20 %phi_mul1, 71

]]></Node>
<StgValue><ssdm name="add_ln34_69"/></StgValue>
</operation>

<operation id="688" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:215  %zext_ln34_71 = zext i20 %add_ln34_69 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_71"/></StgValue>
</operation>

<operation id="689" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:216  %test_samples_data_ad_71 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_71

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_71"/></StgValue>
</operation>

<operation id="690" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:365  %test_samples_data_lo_68 = load i8* %test_samples_data_ad_68, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_68"/></StgValue>
</operation>

<operation id="691" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:366  %test_samples_data_lo_69 = load i8* %test_samples_data_ad_69, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_69"/></StgValue>
</operation>

<operation id="692" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:367  %test_samples_data_lo_70 = load i8* %test_samples_data_ad_70, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_70"/></StgValue>
</operation>

<operation id="693" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:368  %test_samples_data_lo_71 = load i8* %test_samples_data_ad_71, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_71"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="694" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:217  %add_ln34_70 = add i20 %phi_mul1, 72

]]></Node>
<StgValue><ssdm name="add_ln34_70"/></StgValue>
</operation>

<operation id="695" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:218  %zext_ln34_72 = zext i20 %add_ln34_70 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_72"/></StgValue>
</operation>

<operation id="696" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:219  %test_samples_data_ad_72 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_72

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_72"/></StgValue>
</operation>

<operation id="697" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:220  %add_ln34_71 = add i20 %phi_mul1, 73

]]></Node>
<StgValue><ssdm name="add_ln34_71"/></StgValue>
</operation>

<operation id="698" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:221  %zext_ln34_73 = zext i20 %add_ln34_71 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_73"/></StgValue>
</operation>

<operation id="699" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:222  %test_samples_data_ad_73 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_73

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_73"/></StgValue>
</operation>

<operation id="700" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:367  %test_samples_data_lo_70 = load i8* %test_samples_data_ad_70, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_70"/></StgValue>
</operation>

<operation id="701" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:368  %test_samples_data_lo_71 = load i8* %test_samples_data_ad_71, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_71"/></StgValue>
</operation>

<operation id="702" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:369  %test_samples_data_lo_72 = load i8* %test_samples_data_ad_72, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_72"/></StgValue>
</operation>

<operation id="703" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:370  %test_samples_data_lo_73 = load i8* %test_samples_data_ad_73, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_73"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="704" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:223  %add_ln34_72 = add i20 %phi_mul1, 74

]]></Node>
<StgValue><ssdm name="add_ln34_72"/></StgValue>
</operation>

<operation id="705" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:224  %zext_ln34_74 = zext i20 %add_ln34_72 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_74"/></StgValue>
</operation>

<operation id="706" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:225  %test_samples_data_ad_74 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_74

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_74"/></StgValue>
</operation>

<operation id="707" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:226  %add_ln34_73 = add i20 %phi_mul1, 75

]]></Node>
<StgValue><ssdm name="add_ln34_73"/></StgValue>
</operation>

<operation id="708" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:227  %zext_ln34_75 = zext i20 %add_ln34_73 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_75"/></StgValue>
</operation>

<operation id="709" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:228  %test_samples_data_ad_75 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_75

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_75"/></StgValue>
</operation>

<operation id="710" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:369  %test_samples_data_lo_72 = load i8* %test_samples_data_ad_72, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_72"/></StgValue>
</operation>

<operation id="711" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:370  %test_samples_data_lo_73 = load i8* %test_samples_data_ad_73, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_73"/></StgValue>
</operation>

<operation id="712" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:371  %test_samples_data_lo_74 = load i8* %test_samples_data_ad_74, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_74"/></StgValue>
</operation>

<operation id="713" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:372  %test_samples_data_lo_75 = load i8* %test_samples_data_ad_75, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_75"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="714" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:229  %add_ln34_74 = add i20 %phi_mul1, 76

]]></Node>
<StgValue><ssdm name="add_ln34_74"/></StgValue>
</operation>

<operation id="715" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:230  %zext_ln34_76 = zext i20 %add_ln34_74 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_76"/></StgValue>
</operation>

<operation id="716" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:231  %test_samples_data_ad_76 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_76

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_76"/></StgValue>
</operation>

<operation id="717" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:232  %add_ln34_75 = add i20 %phi_mul1, 77

]]></Node>
<StgValue><ssdm name="add_ln34_75"/></StgValue>
</operation>

<operation id="718" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:233  %zext_ln34_77 = zext i20 %add_ln34_75 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_77"/></StgValue>
</operation>

<operation id="719" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:234  %test_samples_data_ad_77 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_77

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_77"/></StgValue>
</operation>

<operation id="720" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:371  %test_samples_data_lo_74 = load i8* %test_samples_data_ad_74, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_74"/></StgValue>
</operation>

<operation id="721" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:372  %test_samples_data_lo_75 = load i8* %test_samples_data_ad_75, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_75"/></StgValue>
</operation>

<operation id="722" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:373  %test_samples_data_lo_76 = load i8* %test_samples_data_ad_76, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_76"/></StgValue>
</operation>

<operation id="723" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:374  %test_samples_data_lo_77 = load i8* %test_samples_data_ad_77, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_77"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="724" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:235  %add_ln34_76 = add i20 %phi_mul1, 78

]]></Node>
<StgValue><ssdm name="add_ln34_76"/></StgValue>
</operation>

<operation id="725" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:236  %zext_ln34_78 = zext i20 %add_ln34_76 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_78"/></StgValue>
</operation>

<operation id="726" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:237  %test_samples_data_ad_78 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_78

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_78"/></StgValue>
</operation>

<operation id="727" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:238  %add_ln34_77 = add i20 %phi_mul1, 79

]]></Node>
<StgValue><ssdm name="add_ln34_77"/></StgValue>
</operation>

<operation id="728" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:239  %zext_ln34_79 = zext i20 %add_ln34_77 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_79"/></StgValue>
</operation>

<operation id="729" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:240  %test_samples_data_ad_79 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_79

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_79"/></StgValue>
</operation>

<operation id="730" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:373  %test_samples_data_lo_76 = load i8* %test_samples_data_ad_76, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_76"/></StgValue>
</operation>

<operation id="731" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:374  %test_samples_data_lo_77 = load i8* %test_samples_data_ad_77, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_77"/></StgValue>
</operation>

<operation id="732" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:375  %test_samples_data_lo_78 = load i8* %test_samples_data_ad_78, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_78"/></StgValue>
</operation>

<operation id="733" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:376  %test_samples_data_lo_79 = load i8* %test_samples_data_ad_79, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_79"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="734" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:241  %add_ln34_78 = add i20 %phi_mul1, 80

]]></Node>
<StgValue><ssdm name="add_ln34_78"/></StgValue>
</operation>

<operation id="735" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:242  %zext_ln34_80 = zext i20 %add_ln34_78 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_80"/></StgValue>
</operation>

<operation id="736" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:243  %test_samples_data_ad_80 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_80

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_80"/></StgValue>
</operation>

<operation id="737" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:244  %add_ln34_79 = add i20 %phi_mul1, 81

]]></Node>
<StgValue><ssdm name="add_ln34_79"/></StgValue>
</operation>

<operation id="738" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:245  %zext_ln34_81 = zext i20 %add_ln34_79 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_81"/></StgValue>
</operation>

<operation id="739" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:246  %test_samples_data_ad_81 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_81

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_81"/></StgValue>
</operation>

<operation id="740" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:375  %test_samples_data_lo_78 = load i8* %test_samples_data_ad_78, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_78"/></StgValue>
</operation>

<operation id="741" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:376  %test_samples_data_lo_79 = load i8* %test_samples_data_ad_79, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_79"/></StgValue>
</operation>

<operation id="742" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:377  %test_samples_data_lo_80 = load i8* %test_samples_data_ad_80, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_80"/></StgValue>
</operation>

<operation id="743" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:378  %test_samples_data_lo_81 = load i8* %test_samples_data_ad_81, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_81"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="744" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:247  %add_ln34_80 = add i20 %phi_mul1, 82

]]></Node>
<StgValue><ssdm name="add_ln34_80"/></StgValue>
</operation>

<operation id="745" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:248  %zext_ln34_82 = zext i20 %add_ln34_80 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_82"/></StgValue>
</operation>

<operation id="746" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:249  %test_samples_data_ad_82 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_82

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_82"/></StgValue>
</operation>

<operation id="747" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:250  %add_ln34_81 = add i20 %phi_mul1, 83

]]></Node>
<StgValue><ssdm name="add_ln34_81"/></StgValue>
</operation>

<operation id="748" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:251  %zext_ln34_83 = zext i20 %add_ln34_81 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_83"/></StgValue>
</operation>

<operation id="749" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:252  %test_samples_data_ad_83 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_83

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_83"/></StgValue>
</operation>

<operation id="750" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:377  %test_samples_data_lo_80 = load i8* %test_samples_data_ad_80, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_80"/></StgValue>
</operation>

<operation id="751" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:378  %test_samples_data_lo_81 = load i8* %test_samples_data_ad_81, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_81"/></StgValue>
</operation>

<operation id="752" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:379  %test_samples_data_lo_82 = load i8* %test_samples_data_ad_82, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_82"/></StgValue>
</operation>

<operation id="753" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:380  %test_samples_data_lo_83 = load i8* %test_samples_data_ad_83, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_83"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="754" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:253  %add_ln34_82 = add i20 %phi_mul1, 84

]]></Node>
<StgValue><ssdm name="add_ln34_82"/></StgValue>
</operation>

<operation id="755" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:254  %zext_ln34_84 = zext i20 %add_ln34_82 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_84"/></StgValue>
</operation>

<operation id="756" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:255  %test_samples_data_ad_84 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_84

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_84"/></StgValue>
</operation>

<operation id="757" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:256  %add_ln34_83 = add i20 %phi_mul1, 85

]]></Node>
<StgValue><ssdm name="add_ln34_83"/></StgValue>
</operation>

<operation id="758" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:257  %zext_ln34_85 = zext i20 %add_ln34_83 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_85"/></StgValue>
</operation>

<operation id="759" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:258  %test_samples_data_ad_85 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_85

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_85"/></StgValue>
</operation>

<operation id="760" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:379  %test_samples_data_lo_82 = load i8* %test_samples_data_ad_82, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_82"/></StgValue>
</operation>

<operation id="761" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:380  %test_samples_data_lo_83 = load i8* %test_samples_data_ad_83, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_83"/></StgValue>
</operation>

<operation id="762" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:381  %test_samples_data_lo_84 = load i8* %test_samples_data_ad_84, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_84"/></StgValue>
</operation>

<operation id="763" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:382  %test_samples_data_lo_85 = load i8* %test_samples_data_ad_85, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_85"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="764" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:259  %add_ln34_84 = add i20 %phi_mul1, 86

]]></Node>
<StgValue><ssdm name="add_ln34_84"/></StgValue>
</operation>

<operation id="765" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:260  %zext_ln34_86 = zext i20 %add_ln34_84 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_86"/></StgValue>
</operation>

<operation id="766" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:261  %test_samples_data_ad_86 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_86

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_86"/></StgValue>
</operation>

<operation id="767" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:262  %add_ln34_85 = add i20 %phi_mul1, 87

]]></Node>
<StgValue><ssdm name="add_ln34_85"/></StgValue>
</operation>

<operation id="768" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:263  %zext_ln34_87 = zext i20 %add_ln34_85 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_87"/></StgValue>
</operation>

<operation id="769" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:264  %test_samples_data_ad_87 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_87

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_87"/></StgValue>
</operation>

<operation id="770" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:381  %test_samples_data_lo_84 = load i8* %test_samples_data_ad_84, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_84"/></StgValue>
</operation>

<operation id="771" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:382  %test_samples_data_lo_85 = load i8* %test_samples_data_ad_85, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_85"/></StgValue>
</operation>

<operation id="772" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:383  %test_samples_data_lo_86 = load i8* %test_samples_data_ad_86, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_86"/></StgValue>
</operation>

<operation id="773" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:384  %test_samples_data_lo_87 = load i8* %test_samples_data_ad_87, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_87"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="774" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:265  %add_ln34_86 = add i20 %phi_mul1, 88

]]></Node>
<StgValue><ssdm name="add_ln34_86"/></StgValue>
</operation>

<operation id="775" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:266  %zext_ln34_88 = zext i20 %add_ln34_86 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_88"/></StgValue>
</operation>

<operation id="776" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:267  %test_samples_data_ad_88 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_88

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_88"/></StgValue>
</operation>

<operation id="777" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:268  %add_ln34_87 = add i20 %phi_mul1, 89

]]></Node>
<StgValue><ssdm name="add_ln34_87"/></StgValue>
</operation>

<operation id="778" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:269  %zext_ln34_89 = zext i20 %add_ln34_87 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_89"/></StgValue>
</operation>

<operation id="779" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:270  %test_samples_data_ad_89 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_89

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_89"/></StgValue>
</operation>

<operation id="780" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:383  %test_samples_data_lo_86 = load i8* %test_samples_data_ad_86, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_86"/></StgValue>
</operation>

<operation id="781" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:384  %test_samples_data_lo_87 = load i8* %test_samples_data_ad_87, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_87"/></StgValue>
</operation>

<operation id="782" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:385  %test_samples_data_lo_88 = load i8* %test_samples_data_ad_88, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_88"/></StgValue>
</operation>

<operation id="783" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:386  %test_samples_data_lo_89 = load i8* %test_samples_data_ad_89, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_89"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="784" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:271  %add_ln34_88 = add i20 %phi_mul1, 90

]]></Node>
<StgValue><ssdm name="add_ln34_88"/></StgValue>
</operation>

<operation id="785" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:272  %zext_ln34_90 = zext i20 %add_ln34_88 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_90"/></StgValue>
</operation>

<operation id="786" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:273  %test_samples_data_ad_90 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_90

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_90"/></StgValue>
</operation>

<operation id="787" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:274  %add_ln34_89 = add i20 %phi_mul1, 91

]]></Node>
<StgValue><ssdm name="add_ln34_89"/></StgValue>
</operation>

<operation id="788" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:275  %zext_ln34_91 = zext i20 %add_ln34_89 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_91"/></StgValue>
</operation>

<operation id="789" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:276  %test_samples_data_ad_91 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_91

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_91"/></StgValue>
</operation>

<operation id="790" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:385  %test_samples_data_lo_88 = load i8* %test_samples_data_ad_88, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_88"/></StgValue>
</operation>

<operation id="791" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:386  %test_samples_data_lo_89 = load i8* %test_samples_data_ad_89, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_89"/></StgValue>
</operation>

<operation id="792" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:387  %test_samples_data_lo_90 = load i8* %test_samples_data_ad_90, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_90"/></StgValue>
</operation>

<operation id="793" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:388  %test_samples_data_lo_91 = load i8* %test_samples_data_ad_91, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_91"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="794" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:277  %add_ln34_90 = add i20 %phi_mul1, 92

]]></Node>
<StgValue><ssdm name="add_ln34_90"/></StgValue>
</operation>

<operation id="795" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:278  %zext_ln34_92 = zext i20 %add_ln34_90 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_92"/></StgValue>
</operation>

<operation id="796" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:279  %test_samples_data_ad_92 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_92

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_92"/></StgValue>
</operation>

<operation id="797" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:280  %add_ln34_91 = add i20 %phi_mul1, 93

]]></Node>
<StgValue><ssdm name="add_ln34_91"/></StgValue>
</operation>

<operation id="798" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:281  %zext_ln34_93 = zext i20 %add_ln34_91 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_93"/></StgValue>
</operation>

<operation id="799" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:282  %test_samples_data_ad_93 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_93

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_93"/></StgValue>
</operation>

<operation id="800" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:387  %test_samples_data_lo_90 = load i8* %test_samples_data_ad_90, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_90"/></StgValue>
</operation>

<operation id="801" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:388  %test_samples_data_lo_91 = load i8* %test_samples_data_ad_91, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_91"/></StgValue>
</operation>

<operation id="802" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:389  %test_samples_data_lo_92 = load i8* %test_samples_data_ad_92, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_92"/></StgValue>
</operation>

<operation id="803" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:390  %test_samples_data_lo_93 = load i8* %test_samples_data_ad_93, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_93"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="804" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:283  %add_ln34_92 = add i20 %phi_mul1, 94

]]></Node>
<StgValue><ssdm name="add_ln34_92"/></StgValue>
</operation>

<operation id="805" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:284  %zext_ln34_94 = zext i20 %add_ln34_92 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_94"/></StgValue>
</operation>

<operation id="806" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:285  %test_samples_data_ad_94 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_94

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_94"/></StgValue>
</operation>

<operation id="807" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:286  %add_ln34_93 = add i20 %phi_mul1, 95

]]></Node>
<StgValue><ssdm name="add_ln34_93"/></StgValue>
</operation>

<operation id="808" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:287  %zext_ln34_95 = zext i20 %add_ln34_93 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_95"/></StgValue>
</operation>

<operation id="809" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:288  %test_samples_data_ad_95 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_95

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_95"/></StgValue>
</operation>

<operation id="810" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:389  %test_samples_data_lo_92 = load i8* %test_samples_data_ad_92, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_92"/></StgValue>
</operation>

<operation id="811" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:390  %test_samples_data_lo_93 = load i8* %test_samples_data_ad_93, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_93"/></StgValue>
</operation>

<operation id="812" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:391  %test_samples_data_lo_94 = load i8* %test_samples_data_ad_94, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_94"/></StgValue>
</operation>

<operation id="813" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:392  %test_samples_data_lo_95 = load i8* %test_samples_data_ad_95, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_95"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="814" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:289  %add_ln34_94 = add i20 %phi_mul1, 96

]]></Node>
<StgValue><ssdm name="add_ln34_94"/></StgValue>
</operation>

<operation id="815" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:290  %zext_ln34_96 = zext i20 %add_ln34_94 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_96"/></StgValue>
</operation>

<operation id="816" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:291  %test_samples_data_ad_96 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_96

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_96"/></StgValue>
</operation>

<operation id="817" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
testing_loop_begin:292  %add_ln34_95 = add i20 %phi_mul1, 97

]]></Node>
<StgValue><ssdm name="add_ln34_95"/></StgValue>
</operation>

<operation id="818" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="20">
<![CDATA[
testing_loop_begin:293  %zext_ln34_97 = zext i20 %add_ln34_95 to i64

]]></Node>
<StgValue><ssdm name="zext_ln34_97"/></StgValue>
</operation>

<operation id="819" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="20" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
testing_loop_begin:294  %test_samples_data_ad_97 = getelementptr [980000 x i8]* %test_samples_data, i64 0, i64 %zext_ln34_97

]]></Node>
<StgValue><ssdm name="test_samples_data_ad_97"/></StgValue>
</operation>

<operation id="820" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:391  %test_samples_data_lo_94 = load i8* %test_samples_data_ad_94, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_94"/></StgValue>
</operation>

<operation id="821" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:392  %test_samples_data_lo_95 = load i8* %test_samples_data_ad_95, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_95"/></StgValue>
</operation>

<operation id="822" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:393  %test_samples_data_lo_96 = load i8* %test_samples_data_ad_96, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_96"/></StgValue>
</operation>

<operation id="823" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:394  %test_samples_data_lo_97 = load i8* %test_samples_data_ad_97, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_97"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="824" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
testing_loop_begin:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln33"/></StgValue>
</operation>

<operation id="825" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
testing_loop_begin:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="826" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:393  %test_samples_data_lo_96 = load i8* %test_samples_data_ad_96, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_96"/></StgValue>
</operation>

<operation id="827" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="8" op_0_bw="20">
<![CDATA[
testing_loop_begin:394  %test_samples_data_lo_97 = load i8* %test_samples_data_ad_97, align 1

]]></Node>
<StgValue><ssdm name="test_samples_data_lo_97"/></StgValue>
</operation>

<operation id="828" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="0">
<![CDATA[
testing_loop_begin:395  br label %2

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="829" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  %j_0 = phi i16 [ 0, %testing_loop_begin ], [ %j, %calculate_distance.exit ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="830" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="23" op_0_bw="23" op_1_bw="0" op_2_bw="23" op_3_bw="0">
<![CDATA[
:1  %phi_mul = phi i23 [ 0, %testing_loop_begin ], [ %add_ln41, %calculate_distance.exit ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="831" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="64" op_0_bw="23">
<![CDATA[
:2  %zext_ln41 = zext i23 %phi_mul to i64

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="832" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:3  %add_ln41 = add i23 %phi_mul, 98

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="833" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %icmp_ln41 = icmp eq i16 %j_0, -5536

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="834" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 60000, i64 60000, i64 60000)

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="835" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %j = add i16 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="836" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %icmp_ln41, label %.preheader406.preheader, label %3

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="837" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:1  store i8 %test_samples_data_lo, i8* %a_data_assign_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="838" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:2  store i8 %test_samples_data_lo_1, i8* %a_data_assign_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="839" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:100  %train_samples_data_a = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="train_samples_data_a"/></StgValue>
</operation>

<operation id="840" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:101  %or_ln43 = or i23 %phi_mul, 1

]]></Node>
<StgValue><ssdm name="or_ln43"/></StgValue>
</operation>

<operation id="841" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="64" op_0_bw="23">
<![CDATA[
:102  %zext_ln43_1 = zext i23 %or_ln43 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_1"/></StgValue>
</operation>

<operation id="842" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:103  %train_samples_data_a_1 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_1

]]></Node>
<StgValue><ssdm name="train_samples_data_a_1"/></StgValue>
</operation>

<operation id="843" st_id="52" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="8" op_0_bw="23">
<![CDATA[
:394  %train_samples_data_l = load i8* %train_samples_data_a, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l"/></StgValue>
</operation>

<operation id="844" st_id="52" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="8" op_0_bw="23">
<![CDATA[
:396  %train_samples_data_l_1 = load i8* %train_samples_data_a_1, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_1"/></StgValue>
</operation>

<operation id="845" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="0" op_0_bw="0">
<![CDATA[
.preheader406.preheader:0  br label %.preheader406

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="846" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:3  store i8 %test_samples_data_lo_2, i8* %a_data_assign_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="847" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:4  store i8 %test_samples_data_lo_3, i8* %a_data_assign_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="848" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:104  %add_ln43 = add i23 %phi_mul, 2

]]></Node>
<StgValue><ssdm name="add_ln43"/></StgValue>
</operation>

<operation id="849" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="64" op_0_bw="23">
<![CDATA[
:105  %zext_ln43_2 = zext i23 %add_ln43 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_2"/></StgValue>
</operation>

<operation id="850" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:106  %train_samples_data_a_2 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_2

]]></Node>
<StgValue><ssdm name="train_samples_data_a_2"/></StgValue>
</operation>

<operation id="851" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:107  %add_ln43_1 = add i23 %phi_mul, 3

]]></Node>
<StgValue><ssdm name="add_ln43_1"/></StgValue>
</operation>

<operation id="852" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="64" op_0_bw="23">
<![CDATA[
:108  %zext_ln43_3 = zext i23 %add_ln43_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_3"/></StgValue>
</operation>

<operation id="853" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:109  %train_samples_data_a_3 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_3

]]></Node>
<StgValue><ssdm name="train_samples_data_a_3"/></StgValue>
</operation>

<operation id="854" st_id="53" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="8" op_0_bw="23">
<![CDATA[
:394  %train_samples_data_l = load i8* %train_samples_data_a, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l"/></StgValue>
</operation>

<operation id="855" st_id="53" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="8" op_0_bw="23">
<![CDATA[
:396  %train_samples_data_l_1 = load i8* %train_samples_data_a_1, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_1"/></StgValue>
</operation>

<operation id="856" st_id="53" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="8" op_0_bw="23">
<![CDATA[
:398  %train_samples_data_l_2 = load i8* %train_samples_data_a_2, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_2"/></StgValue>
</operation>

<operation id="857" st_id="53" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="8" op_0_bw="23">
<![CDATA[
:400  %train_samples_data_l_3 = load i8* %train_samples_data_a_3, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_3"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="858" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:5  store i8 %test_samples_data_lo_4, i8* %a_data_assign_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="859" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:6  store i8 %test_samples_data_lo_5, i8* %a_data_assign_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="860" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:110  %add_ln43_2 = add i23 %phi_mul, 4

]]></Node>
<StgValue><ssdm name="add_ln43_2"/></StgValue>
</operation>

<operation id="861" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="64" op_0_bw="23">
<![CDATA[
:111  %zext_ln43_4 = zext i23 %add_ln43_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_4"/></StgValue>
</operation>

<operation id="862" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:112  %train_samples_data_a_4 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_4

]]></Node>
<StgValue><ssdm name="train_samples_data_a_4"/></StgValue>
</operation>

<operation id="863" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:113  %add_ln43_3 = add i23 %phi_mul, 5

]]></Node>
<StgValue><ssdm name="add_ln43_3"/></StgValue>
</operation>

<operation id="864" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="64" op_0_bw="23">
<![CDATA[
:114  %zext_ln43_5 = zext i23 %add_ln43_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_5"/></StgValue>
</operation>

<operation id="865" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:115  %train_samples_data_a_5 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_5

]]></Node>
<StgValue><ssdm name="train_samples_data_a_5"/></StgValue>
</operation>

<operation id="866" st_id="54" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="8" op_0_bw="23">
<![CDATA[
:394  %train_samples_data_l = load i8* %train_samples_data_a, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l"/></StgValue>
</operation>

<operation id="867" st_id="54" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="8" op_0_bw="23">
<![CDATA[
:396  %train_samples_data_l_1 = load i8* %train_samples_data_a_1, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_1"/></StgValue>
</operation>

<operation id="868" st_id="54" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="8" op_0_bw="23">
<![CDATA[
:398  %train_samples_data_l_2 = load i8* %train_samples_data_a_2, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_2"/></StgValue>
</operation>

<operation id="869" st_id="54" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="8" op_0_bw="23">
<![CDATA[
:400  %train_samples_data_l_3 = load i8* %train_samples_data_a_3, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_3"/></StgValue>
</operation>

<operation id="870" st_id="54" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="8" op_0_bw="23">
<![CDATA[
:402  %train_samples_data_l_4 = load i8* %train_samples_data_a_4, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_4"/></StgValue>
</operation>

<operation id="871" st_id="54" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="8" op_0_bw="23">
<![CDATA[
:404  %train_samples_data_l_5 = load i8* %train_samples_data_a_5, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_5"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="872" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:7  store i8 %test_samples_data_lo_6, i8* %a_data_assign_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="873" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:8  store i8 %test_samples_data_lo_7, i8* %a_data_assign_addr_8, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="874" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:116  %add_ln43_4 = add i23 %phi_mul, 6

]]></Node>
<StgValue><ssdm name="add_ln43_4"/></StgValue>
</operation>

<operation id="875" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="64" op_0_bw="23">
<![CDATA[
:117  %zext_ln43_6 = zext i23 %add_ln43_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_6"/></StgValue>
</operation>

<operation id="876" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:118  %train_samples_data_a_6 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_6

]]></Node>
<StgValue><ssdm name="train_samples_data_a_6"/></StgValue>
</operation>

<operation id="877" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:119  %add_ln43_5 = add i23 %phi_mul, 7

]]></Node>
<StgValue><ssdm name="add_ln43_5"/></StgValue>
</operation>

<operation id="878" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="64" op_0_bw="23">
<![CDATA[
:120  %zext_ln43_7 = zext i23 %add_ln43_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_7"/></StgValue>
</operation>

<operation id="879" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:121  %train_samples_data_a_7 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_7

]]></Node>
<StgValue><ssdm name="train_samples_data_a_7"/></StgValue>
</operation>

<operation id="880" st_id="55" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="8" op_0_bw="23">
<![CDATA[
:394  %train_samples_data_l = load i8* %train_samples_data_a, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l"/></StgValue>
</operation>

<operation id="881" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:395  store i8 %train_samples_data_l, i8* %b_data_assign_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="882" st_id="55" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="8" op_0_bw="23">
<![CDATA[
:396  %train_samples_data_l_1 = load i8* %train_samples_data_a_1, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_1"/></StgValue>
</operation>

<operation id="883" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:397  store i8 %train_samples_data_l_1, i8* %b_data_assign_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="884" st_id="55" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="8" op_0_bw="23">
<![CDATA[
:398  %train_samples_data_l_2 = load i8* %train_samples_data_a_2, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_2"/></StgValue>
</operation>

<operation id="885" st_id="55" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="8" op_0_bw="23">
<![CDATA[
:400  %train_samples_data_l_3 = load i8* %train_samples_data_a_3, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_3"/></StgValue>
</operation>

<operation id="886" st_id="55" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="8" op_0_bw="23">
<![CDATA[
:402  %train_samples_data_l_4 = load i8* %train_samples_data_a_4, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_4"/></StgValue>
</operation>

<operation id="887" st_id="55" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="8" op_0_bw="23">
<![CDATA[
:404  %train_samples_data_l_5 = load i8* %train_samples_data_a_5, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_5"/></StgValue>
</operation>

<operation id="888" st_id="55" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="8" op_0_bw="23">
<![CDATA[
:406  %train_samples_data_l_6 = load i8* %train_samples_data_a_6, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_6"/></StgValue>
</operation>

<operation id="889" st_id="55" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="8" op_0_bw="23">
<![CDATA[
:408  %train_samples_data_l_7 = load i8* %train_samples_data_a_7, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_7"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="890" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:9  store i8 %test_samples_data_lo_8, i8* %a_data_assign_addr_9, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="891" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:10  store i8 %test_samples_data_lo_9, i8* %a_data_assign_addr_10, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="892" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:122  %add_ln43_6 = add i23 %phi_mul, 8

]]></Node>
<StgValue><ssdm name="add_ln43_6"/></StgValue>
</operation>

<operation id="893" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="64" op_0_bw="23">
<![CDATA[
:123  %zext_ln43_8 = zext i23 %add_ln43_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_8"/></StgValue>
</operation>

<operation id="894" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:124  %train_samples_data_a_8 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_8

]]></Node>
<StgValue><ssdm name="train_samples_data_a_8"/></StgValue>
</operation>

<operation id="895" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:125  %add_ln43_7 = add i23 %phi_mul, 9

]]></Node>
<StgValue><ssdm name="add_ln43_7"/></StgValue>
</operation>

<operation id="896" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="64" op_0_bw="23">
<![CDATA[
:126  %zext_ln43_9 = zext i23 %add_ln43_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_9"/></StgValue>
</operation>

<operation id="897" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:127  %train_samples_data_a_9 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_9

]]></Node>
<StgValue><ssdm name="train_samples_data_a_9"/></StgValue>
</operation>

<operation id="898" st_id="56" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="8" op_0_bw="23">
<![CDATA[
:398  %train_samples_data_l_2 = load i8* %train_samples_data_a_2, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_2"/></StgValue>
</operation>

<operation id="899" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:399  store i8 %train_samples_data_l_2, i8* %b_data_assign_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="900" st_id="56" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="8" op_0_bw="23">
<![CDATA[
:400  %train_samples_data_l_3 = load i8* %train_samples_data_a_3, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_3"/></StgValue>
</operation>

<operation id="901" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:401  store i8 %train_samples_data_l_3, i8* %b_data_assign_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="902" st_id="56" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="8" op_0_bw="23">
<![CDATA[
:402  %train_samples_data_l_4 = load i8* %train_samples_data_a_4, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_4"/></StgValue>
</operation>

<operation id="903" st_id="56" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="8" op_0_bw="23">
<![CDATA[
:404  %train_samples_data_l_5 = load i8* %train_samples_data_a_5, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_5"/></StgValue>
</operation>

<operation id="904" st_id="56" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="8" op_0_bw="23">
<![CDATA[
:406  %train_samples_data_l_6 = load i8* %train_samples_data_a_6, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_6"/></StgValue>
</operation>

<operation id="905" st_id="56" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="8" op_0_bw="23">
<![CDATA[
:408  %train_samples_data_l_7 = load i8* %train_samples_data_a_7, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_7"/></StgValue>
</operation>

<operation id="906" st_id="56" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="8" op_0_bw="23">
<![CDATA[
:410  %train_samples_data_l_8 = load i8* %train_samples_data_a_8, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_8"/></StgValue>
</operation>

<operation id="907" st_id="56" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="8" op_0_bw="23">
<![CDATA[
:412  %train_samples_data_l_9 = load i8* %train_samples_data_a_9, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_9"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="908" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:11  store i8 %test_samples_data_lo_10, i8* %a_data_assign_addr_11, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="909" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:12  store i8 %test_samples_data_lo_11, i8* %a_data_assign_addr_12, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="910" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:128  %add_ln43_8 = add i23 %phi_mul, 10

]]></Node>
<StgValue><ssdm name="add_ln43_8"/></StgValue>
</operation>

<operation id="911" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="64" op_0_bw="23">
<![CDATA[
:129  %zext_ln43_10 = zext i23 %add_ln43_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_10"/></StgValue>
</operation>

<operation id="912" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:130  %train_samples_data_a_10 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_10

]]></Node>
<StgValue><ssdm name="train_samples_data_a_10"/></StgValue>
</operation>

<operation id="913" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:131  %add_ln43_9 = add i23 %phi_mul, 11

]]></Node>
<StgValue><ssdm name="add_ln43_9"/></StgValue>
</operation>

<operation id="914" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="64" op_0_bw="23">
<![CDATA[
:132  %zext_ln43_11 = zext i23 %add_ln43_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_11"/></StgValue>
</operation>

<operation id="915" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:133  %train_samples_data_a_11 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_11

]]></Node>
<StgValue><ssdm name="train_samples_data_a_11"/></StgValue>
</operation>

<operation id="916" st_id="57" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="8" op_0_bw="23">
<![CDATA[
:402  %train_samples_data_l_4 = load i8* %train_samples_data_a_4, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_4"/></StgValue>
</operation>

<operation id="917" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:403  store i8 %train_samples_data_l_4, i8* %b_data_assign_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="918" st_id="57" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="8" op_0_bw="23">
<![CDATA[
:404  %train_samples_data_l_5 = load i8* %train_samples_data_a_5, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_5"/></StgValue>
</operation>

<operation id="919" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:405  store i8 %train_samples_data_l_5, i8* %b_data_assign_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="920" st_id="57" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="8" op_0_bw="23">
<![CDATA[
:406  %train_samples_data_l_6 = load i8* %train_samples_data_a_6, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_6"/></StgValue>
</operation>

<operation id="921" st_id="57" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="8" op_0_bw="23">
<![CDATA[
:408  %train_samples_data_l_7 = load i8* %train_samples_data_a_7, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_7"/></StgValue>
</operation>

<operation id="922" st_id="57" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="8" op_0_bw="23">
<![CDATA[
:410  %train_samples_data_l_8 = load i8* %train_samples_data_a_8, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_8"/></StgValue>
</operation>

<operation id="923" st_id="57" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="8" op_0_bw="23">
<![CDATA[
:412  %train_samples_data_l_9 = load i8* %train_samples_data_a_9, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_9"/></StgValue>
</operation>

<operation id="924" st_id="57" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="8" op_0_bw="23">
<![CDATA[
:414  %train_samples_data_l_10 = load i8* %train_samples_data_a_10, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_10"/></StgValue>
</operation>

<operation id="925" st_id="57" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="8" op_0_bw="23">
<![CDATA[
:416  %train_samples_data_l_11 = load i8* %train_samples_data_a_11, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_11"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="926" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:13  store i8 %test_samples_data_lo_12, i8* %a_data_assign_addr_13, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="927" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:14  store i8 %test_samples_data_lo_13, i8* %a_data_assign_addr_14, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="928" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:134  %add_ln43_10 = add i23 %phi_mul, 12

]]></Node>
<StgValue><ssdm name="add_ln43_10"/></StgValue>
</operation>

<operation id="929" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="64" op_0_bw="23">
<![CDATA[
:135  %zext_ln43_12 = zext i23 %add_ln43_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_12"/></StgValue>
</operation>

<operation id="930" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:136  %train_samples_data_a_12 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_12

]]></Node>
<StgValue><ssdm name="train_samples_data_a_12"/></StgValue>
</operation>

<operation id="931" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:137  %add_ln43_11 = add i23 %phi_mul, 13

]]></Node>
<StgValue><ssdm name="add_ln43_11"/></StgValue>
</operation>

<operation id="932" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="64" op_0_bw="23">
<![CDATA[
:138  %zext_ln43_13 = zext i23 %add_ln43_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_13"/></StgValue>
</operation>

<operation id="933" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:139  %train_samples_data_a_13 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_13

]]></Node>
<StgValue><ssdm name="train_samples_data_a_13"/></StgValue>
</operation>

<operation id="934" st_id="58" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="8" op_0_bw="23">
<![CDATA[
:406  %train_samples_data_l_6 = load i8* %train_samples_data_a_6, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_6"/></StgValue>
</operation>

<operation id="935" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:407  store i8 %train_samples_data_l_6, i8* %b_data_assign_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="936" st_id="58" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="8" op_0_bw="23">
<![CDATA[
:408  %train_samples_data_l_7 = load i8* %train_samples_data_a_7, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_7"/></StgValue>
</operation>

<operation id="937" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:409  store i8 %train_samples_data_l_7, i8* %b_data_assign_addr_8, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="938" st_id="58" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="8" op_0_bw="23">
<![CDATA[
:410  %train_samples_data_l_8 = load i8* %train_samples_data_a_8, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_8"/></StgValue>
</operation>

<operation id="939" st_id="58" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="8" op_0_bw="23">
<![CDATA[
:412  %train_samples_data_l_9 = load i8* %train_samples_data_a_9, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_9"/></StgValue>
</operation>

<operation id="940" st_id="58" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="8" op_0_bw="23">
<![CDATA[
:414  %train_samples_data_l_10 = load i8* %train_samples_data_a_10, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_10"/></StgValue>
</operation>

<operation id="941" st_id="58" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="8" op_0_bw="23">
<![CDATA[
:416  %train_samples_data_l_11 = load i8* %train_samples_data_a_11, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_11"/></StgValue>
</operation>

<operation id="942" st_id="58" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="8" op_0_bw="23">
<![CDATA[
:418  %train_samples_data_l_12 = load i8* %train_samples_data_a_12, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_12"/></StgValue>
</operation>

<operation id="943" st_id="58" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="8" op_0_bw="23">
<![CDATA[
:420  %train_samples_data_l_13 = load i8* %train_samples_data_a_13, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_13"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="944" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:15  store i8 %test_samples_data_lo_14, i8* %a_data_assign_addr_15, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="945" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:16  store i8 %test_samples_data_lo_15, i8* %a_data_assign_addr_16, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="946" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:140  %add_ln43_12 = add i23 %phi_mul, 14

]]></Node>
<StgValue><ssdm name="add_ln43_12"/></StgValue>
</operation>

<operation id="947" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="64" op_0_bw="23">
<![CDATA[
:141  %zext_ln43_14 = zext i23 %add_ln43_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_14"/></StgValue>
</operation>

<operation id="948" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:142  %train_samples_data_a_14 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_14

]]></Node>
<StgValue><ssdm name="train_samples_data_a_14"/></StgValue>
</operation>

<operation id="949" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:143  %add_ln43_13 = add i23 %phi_mul, 15

]]></Node>
<StgValue><ssdm name="add_ln43_13"/></StgValue>
</operation>

<operation id="950" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="64" op_0_bw="23">
<![CDATA[
:144  %zext_ln43_15 = zext i23 %add_ln43_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_15"/></StgValue>
</operation>

<operation id="951" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:145  %train_samples_data_a_15 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_15

]]></Node>
<StgValue><ssdm name="train_samples_data_a_15"/></StgValue>
</operation>

<operation id="952" st_id="59" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="8" op_0_bw="23">
<![CDATA[
:410  %train_samples_data_l_8 = load i8* %train_samples_data_a_8, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_8"/></StgValue>
</operation>

<operation id="953" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:411  store i8 %train_samples_data_l_8, i8* %b_data_assign_addr_9, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="954" st_id="59" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="8" op_0_bw="23">
<![CDATA[
:412  %train_samples_data_l_9 = load i8* %train_samples_data_a_9, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_9"/></StgValue>
</operation>

<operation id="955" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:413  store i8 %train_samples_data_l_9, i8* %b_data_assign_addr_10, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="956" st_id="59" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="8" op_0_bw="23">
<![CDATA[
:414  %train_samples_data_l_10 = load i8* %train_samples_data_a_10, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_10"/></StgValue>
</operation>

<operation id="957" st_id="59" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="8" op_0_bw="23">
<![CDATA[
:416  %train_samples_data_l_11 = load i8* %train_samples_data_a_11, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_11"/></StgValue>
</operation>

<operation id="958" st_id="59" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="8" op_0_bw="23">
<![CDATA[
:418  %train_samples_data_l_12 = load i8* %train_samples_data_a_12, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_12"/></StgValue>
</operation>

<operation id="959" st_id="59" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="8" op_0_bw="23">
<![CDATA[
:420  %train_samples_data_l_13 = load i8* %train_samples_data_a_13, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_13"/></StgValue>
</operation>

<operation id="960" st_id="59" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="8" op_0_bw="23">
<![CDATA[
:422  %train_samples_data_l_14 = load i8* %train_samples_data_a_14, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_14"/></StgValue>
</operation>

<operation id="961" st_id="59" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="8" op_0_bw="23">
<![CDATA[
:424  %train_samples_data_l_15 = load i8* %train_samples_data_a_15, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_15"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="962" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:17  store i8 %test_samples_data_lo_16, i8* %a_data_assign_addr_17, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="963" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:18  store i8 %test_samples_data_lo_17, i8* %a_data_assign_addr_18, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="964" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:146  %add_ln43_14 = add i23 %phi_mul, 16

]]></Node>
<StgValue><ssdm name="add_ln43_14"/></StgValue>
</operation>

<operation id="965" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="23">
<![CDATA[
:147  %zext_ln43_16 = zext i23 %add_ln43_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_16"/></StgValue>
</operation>

<operation id="966" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:148  %train_samples_data_a_16 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_16

]]></Node>
<StgValue><ssdm name="train_samples_data_a_16"/></StgValue>
</operation>

<operation id="967" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:149  %add_ln43_15 = add i23 %phi_mul, 17

]]></Node>
<StgValue><ssdm name="add_ln43_15"/></StgValue>
</operation>

<operation id="968" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="64" op_0_bw="23">
<![CDATA[
:150  %zext_ln43_17 = zext i23 %add_ln43_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_17"/></StgValue>
</operation>

<operation id="969" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:151  %train_samples_data_a_17 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_17

]]></Node>
<StgValue><ssdm name="train_samples_data_a_17"/></StgValue>
</operation>

<operation id="970" st_id="60" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="8" op_0_bw="23">
<![CDATA[
:414  %train_samples_data_l_10 = load i8* %train_samples_data_a_10, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_10"/></StgValue>
</operation>

<operation id="971" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:415  store i8 %train_samples_data_l_10, i8* %b_data_assign_addr_11, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="972" st_id="60" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="8" op_0_bw="23">
<![CDATA[
:416  %train_samples_data_l_11 = load i8* %train_samples_data_a_11, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_11"/></StgValue>
</operation>

<operation id="973" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:417  store i8 %train_samples_data_l_11, i8* %b_data_assign_addr_12, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="974" st_id="60" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="8" op_0_bw="23">
<![CDATA[
:418  %train_samples_data_l_12 = load i8* %train_samples_data_a_12, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_12"/></StgValue>
</operation>

<operation id="975" st_id="60" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="8" op_0_bw="23">
<![CDATA[
:420  %train_samples_data_l_13 = load i8* %train_samples_data_a_13, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_13"/></StgValue>
</operation>

<operation id="976" st_id="60" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="8" op_0_bw="23">
<![CDATA[
:422  %train_samples_data_l_14 = load i8* %train_samples_data_a_14, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_14"/></StgValue>
</operation>

<operation id="977" st_id="60" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="8" op_0_bw="23">
<![CDATA[
:424  %train_samples_data_l_15 = load i8* %train_samples_data_a_15, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_15"/></StgValue>
</operation>

<operation id="978" st_id="60" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="8" op_0_bw="23">
<![CDATA[
:426  %train_samples_data_l_16 = load i8* %train_samples_data_a_16, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_16"/></StgValue>
</operation>

<operation id="979" st_id="60" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="8" op_0_bw="23">
<![CDATA[
:428  %train_samples_data_l_17 = load i8* %train_samples_data_a_17, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_17"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="980" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:19  store i8 %test_samples_data_lo_18, i8* %a_data_assign_addr_19, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="981" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:20  store i8 %test_samples_data_lo_19, i8* %a_data_assign_addr_20, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="982" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:152  %add_ln43_16 = add i23 %phi_mul, 18

]]></Node>
<StgValue><ssdm name="add_ln43_16"/></StgValue>
</operation>

<operation id="983" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="64" op_0_bw="23">
<![CDATA[
:153  %zext_ln43_18 = zext i23 %add_ln43_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_18"/></StgValue>
</operation>

<operation id="984" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:154  %train_samples_data_a_18 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_18

]]></Node>
<StgValue><ssdm name="train_samples_data_a_18"/></StgValue>
</operation>

<operation id="985" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:155  %add_ln43_17 = add i23 %phi_mul, 19

]]></Node>
<StgValue><ssdm name="add_ln43_17"/></StgValue>
</operation>

<operation id="986" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="64" op_0_bw="23">
<![CDATA[
:156  %zext_ln43_19 = zext i23 %add_ln43_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_19"/></StgValue>
</operation>

<operation id="987" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:157  %train_samples_data_a_19 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_19

]]></Node>
<StgValue><ssdm name="train_samples_data_a_19"/></StgValue>
</operation>

<operation id="988" st_id="61" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="8" op_0_bw="23">
<![CDATA[
:418  %train_samples_data_l_12 = load i8* %train_samples_data_a_12, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_12"/></StgValue>
</operation>

<operation id="989" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:419  store i8 %train_samples_data_l_12, i8* %b_data_assign_addr_13, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="990" st_id="61" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="8" op_0_bw="23">
<![CDATA[
:420  %train_samples_data_l_13 = load i8* %train_samples_data_a_13, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_13"/></StgValue>
</operation>

<operation id="991" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:421  store i8 %train_samples_data_l_13, i8* %b_data_assign_addr_14, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="992" st_id="61" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="8" op_0_bw="23">
<![CDATA[
:422  %train_samples_data_l_14 = load i8* %train_samples_data_a_14, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_14"/></StgValue>
</operation>

<operation id="993" st_id="61" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="8" op_0_bw="23">
<![CDATA[
:424  %train_samples_data_l_15 = load i8* %train_samples_data_a_15, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_15"/></StgValue>
</operation>

<operation id="994" st_id="61" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="8" op_0_bw="23">
<![CDATA[
:426  %train_samples_data_l_16 = load i8* %train_samples_data_a_16, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_16"/></StgValue>
</operation>

<operation id="995" st_id="61" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="8" op_0_bw="23">
<![CDATA[
:428  %train_samples_data_l_17 = load i8* %train_samples_data_a_17, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_17"/></StgValue>
</operation>

<operation id="996" st_id="61" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="8" op_0_bw="23">
<![CDATA[
:430  %train_samples_data_l_18 = load i8* %train_samples_data_a_18, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_18"/></StgValue>
</operation>

<operation id="997" st_id="61" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="8" op_0_bw="23">
<![CDATA[
:432  %train_samples_data_l_19 = load i8* %train_samples_data_a_19, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_19"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="998" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:21  store i8 %test_samples_data_lo_20, i8* %a_data_assign_addr_21, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="999" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:22  store i8 %test_samples_data_lo_21, i8* %a_data_assign_addr_22, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1000" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:158  %add_ln43_18 = add i23 %phi_mul, 20

]]></Node>
<StgValue><ssdm name="add_ln43_18"/></StgValue>
</operation>

<operation id="1001" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="64" op_0_bw="23">
<![CDATA[
:159  %zext_ln43_20 = zext i23 %add_ln43_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_20"/></StgValue>
</operation>

<operation id="1002" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:160  %train_samples_data_a_20 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_20

]]></Node>
<StgValue><ssdm name="train_samples_data_a_20"/></StgValue>
</operation>

<operation id="1003" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:161  %add_ln43_19 = add i23 %phi_mul, 21

]]></Node>
<StgValue><ssdm name="add_ln43_19"/></StgValue>
</operation>

<operation id="1004" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="64" op_0_bw="23">
<![CDATA[
:162  %zext_ln43_21 = zext i23 %add_ln43_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_21"/></StgValue>
</operation>

<operation id="1005" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:163  %train_samples_data_a_21 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_21

]]></Node>
<StgValue><ssdm name="train_samples_data_a_21"/></StgValue>
</operation>

<operation id="1006" st_id="62" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="8" op_0_bw="23">
<![CDATA[
:422  %train_samples_data_l_14 = load i8* %train_samples_data_a_14, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_14"/></StgValue>
</operation>

<operation id="1007" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:423  store i8 %train_samples_data_l_14, i8* %b_data_assign_addr_15, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1008" st_id="62" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="8" op_0_bw="23">
<![CDATA[
:424  %train_samples_data_l_15 = load i8* %train_samples_data_a_15, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_15"/></StgValue>
</operation>

<operation id="1009" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:425  store i8 %train_samples_data_l_15, i8* %b_data_assign_addr_16, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1010" st_id="62" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="8" op_0_bw="23">
<![CDATA[
:426  %train_samples_data_l_16 = load i8* %train_samples_data_a_16, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_16"/></StgValue>
</operation>

<operation id="1011" st_id="62" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="8" op_0_bw="23">
<![CDATA[
:428  %train_samples_data_l_17 = load i8* %train_samples_data_a_17, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_17"/></StgValue>
</operation>

<operation id="1012" st_id="62" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="8" op_0_bw="23">
<![CDATA[
:430  %train_samples_data_l_18 = load i8* %train_samples_data_a_18, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_18"/></StgValue>
</operation>

<operation id="1013" st_id="62" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="8" op_0_bw="23">
<![CDATA[
:432  %train_samples_data_l_19 = load i8* %train_samples_data_a_19, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_19"/></StgValue>
</operation>

<operation id="1014" st_id="62" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="8" op_0_bw="23">
<![CDATA[
:434  %train_samples_data_l_20 = load i8* %train_samples_data_a_20, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_20"/></StgValue>
</operation>

<operation id="1015" st_id="62" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="8" op_0_bw="23">
<![CDATA[
:436  %train_samples_data_l_21 = load i8* %train_samples_data_a_21, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_21"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1016" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:23  store i8 %test_samples_data_lo_22, i8* %a_data_assign_addr_23, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1017" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:24  store i8 %test_samples_data_lo_23, i8* %a_data_assign_addr_24, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1018" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:164  %add_ln43_20 = add i23 %phi_mul, 22

]]></Node>
<StgValue><ssdm name="add_ln43_20"/></StgValue>
</operation>

<operation id="1019" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="64" op_0_bw="23">
<![CDATA[
:165  %zext_ln43_22 = zext i23 %add_ln43_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_22"/></StgValue>
</operation>

<operation id="1020" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:166  %train_samples_data_a_22 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_22

]]></Node>
<StgValue><ssdm name="train_samples_data_a_22"/></StgValue>
</operation>

<operation id="1021" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:167  %add_ln43_21 = add i23 %phi_mul, 23

]]></Node>
<StgValue><ssdm name="add_ln43_21"/></StgValue>
</operation>

<operation id="1022" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="64" op_0_bw="23">
<![CDATA[
:168  %zext_ln43_23 = zext i23 %add_ln43_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_23"/></StgValue>
</operation>

<operation id="1023" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:169  %train_samples_data_a_23 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_23

]]></Node>
<StgValue><ssdm name="train_samples_data_a_23"/></StgValue>
</operation>

<operation id="1024" st_id="63" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="8" op_0_bw="23">
<![CDATA[
:426  %train_samples_data_l_16 = load i8* %train_samples_data_a_16, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_16"/></StgValue>
</operation>

<operation id="1025" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:427  store i8 %train_samples_data_l_16, i8* %b_data_assign_addr_17, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1026" st_id="63" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="8" op_0_bw="23">
<![CDATA[
:428  %train_samples_data_l_17 = load i8* %train_samples_data_a_17, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_17"/></StgValue>
</operation>

<operation id="1027" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:429  store i8 %train_samples_data_l_17, i8* %b_data_assign_addr_18, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1028" st_id="63" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="8" op_0_bw="23">
<![CDATA[
:430  %train_samples_data_l_18 = load i8* %train_samples_data_a_18, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_18"/></StgValue>
</operation>

<operation id="1029" st_id="63" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="8" op_0_bw="23">
<![CDATA[
:432  %train_samples_data_l_19 = load i8* %train_samples_data_a_19, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_19"/></StgValue>
</operation>

<operation id="1030" st_id="63" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="8" op_0_bw="23">
<![CDATA[
:434  %train_samples_data_l_20 = load i8* %train_samples_data_a_20, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_20"/></StgValue>
</operation>

<operation id="1031" st_id="63" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="8" op_0_bw="23">
<![CDATA[
:436  %train_samples_data_l_21 = load i8* %train_samples_data_a_21, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_21"/></StgValue>
</operation>

<operation id="1032" st_id="63" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="8" op_0_bw="23">
<![CDATA[
:438  %train_samples_data_l_22 = load i8* %train_samples_data_a_22, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_22"/></StgValue>
</operation>

<operation id="1033" st_id="63" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="8" op_0_bw="23">
<![CDATA[
:440  %train_samples_data_l_23 = load i8* %train_samples_data_a_23, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_23"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1034" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:25  store i8 %test_samples_data_lo_24, i8* %a_data_assign_addr_25, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1035" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:26  store i8 %test_samples_data_lo_25, i8* %a_data_assign_addr_26, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1036" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:170  %add_ln43_22 = add i23 %phi_mul, 24

]]></Node>
<StgValue><ssdm name="add_ln43_22"/></StgValue>
</operation>

<operation id="1037" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="64" op_0_bw="23">
<![CDATA[
:171  %zext_ln43_24 = zext i23 %add_ln43_22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_24"/></StgValue>
</operation>

<operation id="1038" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:172  %train_samples_data_a_24 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_24

]]></Node>
<StgValue><ssdm name="train_samples_data_a_24"/></StgValue>
</operation>

<operation id="1039" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:173  %add_ln43_23 = add i23 %phi_mul, 25

]]></Node>
<StgValue><ssdm name="add_ln43_23"/></StgValue>
</operation>

<operation id="1040" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="64" op_0_bw="23">
<![CDATA[
:174  %zext_ln43_25 = zext i23 %add_ln43_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_25"/></StgValue>
</operation>

<operation id="1041" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:175  %train_samples_data_a_25 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_25

]]></Node>
<StgValue><ssdm name="train_samples_data_a_25"/></StgValue>
</operation>

<operation id="1042" st_id="64" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="8" op_0_bw="23">
<![CDATA[
:430  %train_samples_data_l_18 = load i8* %train_samples_data_a_18, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_18"/></StgValue>
</operation>

<operation id="1043" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:431  store i8 %train_samples_data_l_18, i8* %b_data_assign_addr_19, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1044" st_id="64" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="8" op_0_bw="23">
<![CDATA[
:432  %train_samples_data_l_19 = load i8* %train_samples_data_a_19, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_19"/></StgValue>
</operation>

<operation id="1045" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:433  store i8 %train_samples_data_l_19, i8* %b_data_assign_addr_20, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1046" st_id="64" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="8" op_0_bw="23">
<![CDATA[
:434  %train_samples_data_l_20 = load i8* %train_samples_data_a_20, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_20"/></StgValue>
</operation>

<operation id="1047" st_id="64" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="8" op_0_bw="23">
<![CDATA[
:436  %train_samples_data_l_21 = load i8* %train_samples_data_a_21, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_21"/></StgValue>
</operation>

<operation id="1048" st_id="64" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="8" op_0_bw="23">
<![CDATA[
:438  %train_samples_data_l_22 = load i8* %train_samples_data_a_22, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_22"/></StgValue>
</operation>

<operation id="1049" st_id="64" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="8" op_0_bw="23">
<![CDATA[
:440  %train_samples_data_l_23 = load i8* %train_samples_data_a_23, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_23"/></StgValue>
</operation>

<operation id="1050" st_id="64" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="8" op_0_bw="23">
<![CDATA[
:442  %train_samples_data_l_24 = load i8* %train_samples_data_a_24, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_24"/></StgValue>
</operation>

<operation id="1051" st_id="64" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="8" op_0_bw="23">
<![CDATA[
:444  %train_samples_data_l_25 = load i8* %train_samples_data_a_25, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_25"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1052" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:27  store i8 %test_samples_data_lo_26, i8* %a_data_assign_addr_27, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1053" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:28  store i8 %test_samples_data_lo_27, i8* %a_data_assign_addr_28, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1054" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:176  %add_ln43_24 = add i23 %phi_mul, 26

]]></Node>
<StgValue><ssdm name="add_ln43_24"/></StgValue>
</operation>

<operation id="1055" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="64" op_0_bw="23">
<![CDATA[
:177  %zext_ln43_26 = zext i23 %add_ln43_24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_26"/></StgValue>
</operation>

<operation id="1056" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:178  %train_samples_data_a_26 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_26

]]></Node>
<StgValue><ssdm name="train_samples_data_a_26"/></StgValue>
</operation>

<operation id="1057" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:179  %add_ln43_25 = add i23 %phi_mul, 27

]]></Node>
<StgValue><ssdm name="add_ln43_25"/></StgValue>
</operation>

<operation id="1058" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="64" op_0_bw="23">
<![CDATA[
:180  %zext_ln43_27 = zext i23 %add_ln43_25 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_27"/></StgValue>
</operation>

<operation id="1059" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:181  %train_samples_data_a_27 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_27

]]></Node>
<StgValue><ssdm name="train_samples_data_a_27"/></StgValue>
</operation>

<operation id="1060" st_id="65" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="8" op_0_bw="23">
<![CDATA[
:434  %train_samples_data_l_20 = load i8* %train_samples_data_a_20, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_20"/></StgValue>
</operation>

<operation id="1061" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:435  store i8 %train_samples_data_l_20, i8* %b_data_assign_addr_21, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1062" st_id="65" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="8" op_0_bw="23">
<![CDATA[
:436  %train_samples_data_l_21 = load i8* %train_samples_data_a_21, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_21"/></StgValue>
</operation>

<operation id="1063" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:437  store i8 %train_samples_data_l_21, i8* %b_data_assign_addr_22, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1064" st_id="65" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="8" op_0_bw="23">
<![CDATA[
:438  %train_samples_data_l_22 = load i8* %train_samples_data_a_22, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_22"/></StgValue>
</operation>

<operation id="1065" st_id="65" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="8" op_0_bw="23">
<![CDATA[
:440  %train_samples_data_l_23 = load i8* %train_samples_data_a_23, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_23"/></StgValue>
</operation>

<operation id="1066" st_id="65" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="8" op_0_bw="23">
<![CDATA[
:442  %train_samples_data_l_24 = load i8* %train_samples_data_a_24, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_24"/></StgValue>
</operation>

<operation id="1067" st_id="65" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="8" op_0_bw="23">
<![CDATA[
:444  %train_samples_data_l_25 = load i8* %train_samples_data_a_25, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_25"/></StgValue>
</operation>

<operation id="1068" st_id="65" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="8" op_0_bw="23">
<![CDATA[
:446  %train_samples_data_l_26 = load i8* %train_samples_data_a_26, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_26"/></StgValue>
</operation>

<operation id="1069" st_id="65" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="8" op_0_bw="23">
<![CDATA[
:448  %train_samples_data_l_27 = load i8* %train_samples_data_a_27, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_27"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1070" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:29  store i8 %test_samples_data_lo_28, i8* %a_data_assign_addr_29, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1071" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:30  store i8 %test_samples_data_lo_29, i8* %a_data_assign_addr_30, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1072" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:182  %add_ln43_26 = add i23 %phi_mul, 28

]]></Node>
<StgValue><ssdm name="add_ln43_26"/></StgValue>
</operation>

<operation id="1073" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="64" op_0_bw="23">
<![CDATA[
:183  %zext_ln43_28 = zext i23 %add_ln43_26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_28"/></StgValue>
</operation>

<operation id="1074" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:184  %train_samples_data_a_28 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_28

]]></Node>
<StgValue><ssdm name="train_samples_data_a_28"/></StgValue>
</operation>

<operation id="1075" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:185  %add_ln43_27 = add i23 %phi_mul, 29

]]></Node>
<StgValue><ssdm name="add_ln43_27"/></StgValue>
</operation>

<operation id="1076" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="64" op_0_bw="23">
<![CDATA[
:186  %zext_ln43_29 = zext i23 %add_ln43_27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_29"/></StgValue>
</operation>

<operation id="1077" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:187  %train_samples_data_a_29 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_29

]]></Node>
<StgValue><ssdm name="train_samples_data_a_29"/></StgValue>
</operation>

<operation id="1078" st_id="66" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="8" op_0_bw="23">
<![CDATA[
:438  %train_samples_data_l_22 = load i8* %train_samples_data_a_22, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_22"/></StgValue>
</operation>

<operation id="1079" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:439  store i8 %train_samples_data_l_22, i8* %b_data_assign_addr_23, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1080" st_id="66" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="8" op_0_bw="23">
<![CDATA[
:440  %train_samples_data_l_23 = load i8* %train_samples_data_a_23, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_23"/></StgValue>
</operation>

<operation id="1081" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:441  store i8 %train_samples_data_l_23, i8* %b_data_assign_addr_24, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1082" st_id="66" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="8" op_0_bw="23">
<![CDATA[
:442  %train_samples_data_l_24 = load i8* %train_samples_data_a_24, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_24"/></StgValue>
</operation>

<operation id="1083" st_id="66" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="8" op_0_bw="23">
<![CDATA[
:444  %train_samples_data_l_25 = load i8* %train_samples_data_a_25, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_25"/></StgValue>
</operation>

<operation id="1084" st_id="66" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="8" op_0_bw="23">
<![CDATA[
:446  %train_samples_data_l_26 = load i8* %train_samples_data_a_26, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_26"/></StgValue>
</operation>

<operation id="1085" st_id="66" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="8" op_0_bw="23">
<![CDATA[
:448  %train_samples_data_l_27 = load i8* %train_samples_data_a_27, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_27"/></StgValue>
</operation>

<operation id="1086" st_id="66" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="8" op_0_bw="23">
<![CDATA[
:450  %train_samples_data_l_28 = load i8* %train_samples_data_a_28, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_28"/></StgValue>
</operation>

<operation id="1087" st_id="66" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="8" op_0_bw="23">
<![CDATA[
:452  %train_samples_data_l_29 = load i8* %train_samples_data_a_29, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_29"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1088" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:31  store i8 %test_samples_data_lo_30, i8* %a_data_assign_addr_31, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1089" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:32  store i8 %test_samples_data_lo_31, i8* %a_data_assign_addr_32, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1090" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:188  %add_ln43_28 = add i23 %phi_mul, 30

]]></Node>
<StgValue><ssdm name="add_ln43_28"/></StgValue>
</operation>

<operation id="1091" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="64" op_0_bw="23">
<![CDATA[
:189  %zext_ln43_30 = zext i23 %add_ln43_28 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_30"/></StgValue>
</operation>

<operation id="1092" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:190  %train_samples_data_a_30 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_30

]]></Node>
<StgValue><ssdm name="train_samples_data_a_30"/></StgValue>
</operation>

<operation id="1093" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:191  %add_ln43_29 = add i23 %phi_mul, 31

]]></Node>
<StgValue><ssdm name="add_ln43_29"/></StgValue>
</operation>

<operation id="1094" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="64" op_0_bw="23">
<![CDATA[
:192  %zext_ln43_31 = zext i23 %add_ln43_29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_31"/></StgValue>
</operation>

<operation id="1095" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:193  %train_samples_data_a_31 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_31

]]></Node>
<StgValue><ssdm name="train_samples_data_a_31"/></StgValue>
</operation>

<operation id="1096" st_id="67" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="8" op_0_bw="23">
<![CDATA[
:442  %train_samples_data_l_24 = load i8* %train_samples_data_a_24, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_24"/></StgValue>
</operation>

<operation id="1097" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:443  store i8 %train_samples_data_l_24, i8* %b_data_assign_addr_25, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1098" st_id="67" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="8" op_0_bw="23">
<![CDATA[
:444  %train_samples_data_l_25 = load i8* %train_samples_data_a_25, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_25"/></StgValue>
</operation>

<operation id="1099" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:445  store i8 %train_samples_data_l_25, i8* %b_data_assign_addr_26, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1100" st_id="67" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="8" op_0_bw="23">
<![CDATA[
:446  %train_samples_data_l_26 = load i8* %train_samples_data_a_26, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_26"/></StgValue>
</operation>

<operation id="1101" st_id="67" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="8" op_0_bw="23">
<![CDATA[
:448  %train_samples_data_l_27 = load i8* %train_samples_data_a_27, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_27"/></StgValue>
</operation>

<operation id="1102" st_id="67" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="8" op_0_bw="23">
<![CDATA[
:450  %train_samples_data_l_28 = load i8* %train_samples_data_a_28, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_28"/></StgValue>
</operation>

<operation id="1103" st_id="67" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="8" op_0_bw="23">
<![CDATA[
:452  %train_samples_data_l_29 = load i8* %train_samples_data_a_29, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_29"/></StgValue>
</operation>

<operation id="1104" st_id="67" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="8" op_0_bw="23">
<![CDATA[
:454  %train_samples_data_l_30 = load i8* %train_samples_data_a_30, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_30"/></StgValue>
</operation>

<operation id="1105" st_id="67" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="8" op_0_bw="23">
<![CDATA[
:456  %train_samples_data_l_31 = load i8* %train_samples_data_a_31, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_31"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1106" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:33  store i8 %test_samples_data_lo_32, i8* %a_data_assign_addr_33, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1107" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:34  store i8 %test_samples_data_lo_33, i8* %a_data_assign_addr_34, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1108" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:194  %add_ln43_30 = add i23 %phi_mul, 32

]]></Node>
<StgValue><ssdm name="add_ln43_30"/></StgValue>
</operation>

<operation id="1109" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="64" op_0_bw="23">
<![CDATA[
:195  %zext_ln43_32 = zext i23 %add_ln43_30 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_32"/></StgValue>
</operation>

<operation id="1110" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:196  %train_samples_data_a_32 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_32

]]></Node>
<StgValue><ssdm name="train_samples_data_a_32"/></StgValue>
</operation>

<operation id="1111" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:197  %add_ln43_31 = add i23 %phi_mul, 33

]]></Node>
<StgValue><ssdm name="add_ln43_31"/></StgValue>
</operation>

<operation id="1112" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="64" op_0_bw="23">
<![CDATA[
:198  %zext_ln43_33 = zext i23 %add_ln43_31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_33"/></StgValue>
</operation>

<operation id="1113" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:199  %train_samples_data_a_33 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_33

]]></Node>
<StgValue><ssdm name="train_samples_data_a_33"/></StgValue>
</operation>

<operation id="1114" st_id="68" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="8" op_0_bw="23">
<![CDATA[
:446  %train_samples_data_l_26 = load i8* %train_samples_data_a_26, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_26"/></StgValue>
</operation>

<operation id="1115" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:447  store i8 %train_samples_data_l_26, i8* %b_data_assign_addr_27, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1116" st_id="68" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="8" op_0_bw="23">
<![CDATA[
:448  %train_samples_data_l_27 = load i8* %train_samples_data_a_27, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_27"/></StgValue>
</operation>

<operation id="1117" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:449  store i8 %train_samples_data_l_27, i8* %b_data_assign_addr_28, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1118" st_id="68" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="8" op_0_bw="23">
<![CDATA[
:450  %train_samples_data_l_28 = load i8* %train_samples_data_a_28, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_28"/></StgValue>
</operation>

<operation id="1119" st_id="68" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="8" op_0_bw="23">
<![CDATA[
:452  %train_samples_data_l_29 = load i8* %train_samples_data_a_29, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_29"/></StgValue>
</operation>

<operation id="1120" st_id="68" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="8" op_0_bw="23">
<![CDATA[
:454  %train_samples_data_l_30 = load i8* %train_samples_data_a_30, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_30"/></StgValue>
</operation>

<operation id="1121" st_id="68" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="8" op_0_bw="23">
<![CDATA[
:456  %train_samples_data_l_31 = load i8* %train_samples_data_a_31, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_31"/></StgValue>
</operation>

<operation id="1122" st_id="68" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="8" op_0_bw="23">
<![CDATA[
:458  %train_samples_data_l_32 = load i8* %train_samples_data_a_32, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_32"/></StgValue>
</operation>

<operation id="1123" st_id="68" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="8" op_0_bw="23">
<![CDATA[
:460  %train_samples_data_l_33 = load i8* %train_samples_data_a_33, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_33"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1124" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:35  store i8 %test_samples_data_lo_34, i8* %a_data_assign_addr_35, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1125" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:36  store i8 %test_samples_data_lo_35, i8* %a_data_assign_addr_36, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1126" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:200  %add_ln43_32 = add i23 %phi_mul, 34

]]></Node>
<StgValue><ssdm name="add_ln43_32"/></StgValue>
</operation>

<operation id="1127" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="64" op_0_bw="23">
<![CDATA[
:201  %zext_ln43_34 = zext i23 %add_ln43_32 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_34"/></StgValue>
</operation>

<operation id="1128" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:202  %train_samples_data_a_34 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_34

]]></Node>
<StgValue><ssdm name="train_samples_data_a_34"/></StgValue>
</operation>

<operation id="1129" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:203  %add_ln43_33 = add i23 %phi_mul, 35

]]></Node>
<StgValue><ssdm name="add_ln43_33"/></StgValue>
</operation>

<operation id="1130" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="64" op_0_bw="23">
<![CDATA[
:204  %zext_ln43_35 = zext i23 %add_ln43_33 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_35"/></StgValue>
</operation>

<operation id="1131" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:205  %train_samples_data_a_35 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_35

]]></Node>
<StgValue><ssdm name="train_samples_data_a_35"/></StgValue>
</operation>

<operation id="1132" st_id="69" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="8" op_0_bw="23">
<![CDATA[
:450  %train_samples_data_l_28 = load i8* %train_samples_data_a_28, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_28"/></StgValue>
</operation>

<operation id="1133" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:451  store i8 %train_samples_data_l_28, i8* %b_data_assign_addr_29, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1134" st_id="69" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="8" op_0_bw="23">
<![CDATA[
:452  %train_samples_data_l_29 = load i8* %train_samples_data_a_29, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_29"/></StgValue>
</operation>

<operation id="1135" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:453  store i8 %train_samples_data_l_29, i8* %b_data_assign_addr_30, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1136" st_id="69" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="8" op_0_bw="23">
<![CDATA[
:454  %train_samples_data_l_30 = load i8* %train_samples_data_a_30, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_30"/></StgValue>
</operation>

<operation id="1137" st_id="69" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="8" op_0_bw="23">
<![CDATA[
:456  %train_samples_data_l_31 = load i8* %train_samples_data_a_31, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_31"/></StgValue>
</operation>

<operation id="1138" st_id="69" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="8" op_0_bw="23">
<![CDATA[
:458  %train_samples_data_l_32 = load i8* %train_samples_data_a_32, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_32"/></StgValue>
</operation>

<operation id="1139" st_id="69" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="8" op_0_bw="23">
<![CDATA[
:460  %train_samples_data_l_33 = load i8* %train_samples_data_a_33, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_33"/></StgValue>
</operation>

<operation id="1140" st_id="69" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="8" op_0_bw="23">
<![CDATA[
:462  %train_samples_data_l_34 = load i8* %train_samples_data_a_34, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_34"/></StgValue>
</operation>

<operation id="1141" st_id="69" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="8" op_0_bw="23">
<![CDATA[
:464  %train_samples_data_l_35 = load i8* %train_samples_data_a_35, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_35"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1142" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:37  store i8 %test_samples_data_lo_36, i8* %a_data_assign_addr_37, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1143" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:38  store i8 %test_samples_data_lo_37, i8* %a_data_assign_addr_38, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1144" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:206  %add_ln43_34 = add i23 %phi_mul, 36

]]></Node>
<StgValue><ssdm name="add_ln43_34"/></StgValue>
</operation>

<operation id="1145" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="64" op_0_bw="23">
<![CDATA[
:207  %zext_ln43_36 = zext i23 %add_ln43_34 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_36"/></StgValue>
</operation>

<operation id="1146" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:208  %train_samples_data_a_36 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_36

]]></Node>
<StgValue><ssdm name="train_samples_data_a_36"/></StgValue>
</operation>

<operation id="1147" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:209  %add_ln43_35 = add i23 %phi_mul, 37

]]></Node>
<StgValue><ssdm name="add_ln43_35"/></StgValue>
</operation>

<operation id="1148" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="64" op_0_bw="23">
<![CDATA[
:210  %zext_ln43_37 = zext i23 %add_ln43_35 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_37"/></StgValue>
</operation>

<operation id="1149" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:211  %train_samples_data_a_37 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_37

]]></Node>
<StgValue><ssdm name="train_samples_data_a_37"/></StgValue>
</operation>

<operation id="1150" st_id="70" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="8" op_0_bw="23">
<![CDATA[
:454  %train_samples_data_l_30 = load i8* %train_samples_data_a_30, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_30"/></StgValue>
</operation>

<operation id="1151" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:455  store i8 %train_samples_data_l_30, i8* %b_data_assign_addr_31, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1152" st_id="70" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="8" op_0_bw="23">
<![CDATA[
:456  %train_samples_data_l_31 = load i8* %train_samples_data_a_31, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_31"/></StgValue>
</operation>

<operation id="1153" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:457  store i8 %train_samples_data_l_31, i8* %b_data_assign_addr_32, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1154" st_id="70" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="8" op_0_bw="23">
<![CDATA[
:458  %train_samples_data_l_32 = load i8* %train_samples_data_a_32, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_32"/></StgValue>
</operation>

<operation id="1155" st_id="70" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="8" op_0_bw="23">
<![CDATA[
:460  %train_samples_data_l_33 = load i8* %train_samples_data_a_33, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_33"/></StgValue>
</operation>

<operation id="1156" st_id="70" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="8" op_0_bw="23">
<![CDATA[
:462  %train_samples_data_l_34 = load i8* %train_samples_data_a_34, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_34"/></StgValue>
</operation>

<operation id="1157" st_id="70" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="8" op_0_bw="23">
<![CDATA[
:464  %train_samples_data_l_35 = load i8* %train_samples_data_a_35, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_35"/></StgValue>
</operation>

<operation id="1158" st_id="70" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="8" op_0_bw="23">
<![CDATA[
:466  %train_samples_data_l_36 = load i8* %train_samples_data_a_36, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_36"/></StgValue>
</operation>

<operation id="1159" st_id="70" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="8" op_0_bw="23">
<![CDATA[
:468  %train_samples_data_l_37 = load i8* %train_samples_data_a_37, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_37"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1160" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:39  store i8 %test_samples_data_lo_38, i8* %a_data_assign_addr_39, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1161" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:40  store i8 %test_samples_data_lo_39, i8* %a_data_assign_addr_40, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1162" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:212  %add_ln43_36 = add i23 %phi_mul, 38

]]></Node>
<StgValue><ssdm name="add_ln43_36"/></StgValue>
</operation>

<operation id="1163" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="64" op_0_bw="23">
<![CDATA[
:213  %zext_ln43_38 = zext i23 %add_ln43_36 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_38"/></StgValue>
</operation>

<operation id="1164" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:214  %train_samples_data_a_38 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_38

]]></Node>
<StgValue><ssdm name="train_samples_data_a_38"/></StgValue>
</operation>

<operation id="1165" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:215  %add_ln43_37 = add i23 %phi_mul, 39

]]></Node>
<StgValue><ssdm name="add_ln43_37"/></StgValue>
</operation>

<operation id="1166" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="64" op_0_bw="23">
<![CDATA[
:216  %zext_ln43_39 = zext i23 %add_ln43_37 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_39"/></StgValue>
</operation>

<operation id="1167" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:217  %train_samples_data_a_39 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_39

]]></Node>
<StgValue><ssdm name="train_samples_data_a_39"/></StgValue>
</operation>

<operation id="1168" st_id="71" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="8" op_0_bw="23">
<![CDATA[
:458  %train_samples_data_l_32 = load i8* %train_samples_data_a_32, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_32"/></StgValue>
</operation>

<operation id="1169" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:459  store i8 %train_samples_data_l_32, i8* %b_data_assign_addr_33, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1170" st_id="71" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="8" op_0_bw="23">
<![CDATA[
:460  %train_samples_data_l_33 = load i8* %train_samples_data_a_33, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_33"/></StgValue>
</operation>

<operation id="1171" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:461  store i8 %train_samples_data_l_33, i8* %b_data_assign_addr_34, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1172" st_id="71" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="8" op_0_bw="23">
<![CDATA[
:462  %train_samples_data_l_34 = load i8* %train_samples_data_a_34, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_34"/></StgValue>
</operation>

<operation id="1173" st_id="71" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="8" op_0_bw="23">
<![CDATA[
:464  %train_samples_data_l_35 = load i8* %train_samples_data_a_35, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_35"/></StgValue>
</operation>

<operation id="1174" st_id="71" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="8" op_0_bw="23">
<![CDATA[
:466  %train_samples_data_l_36 = load i8* %train_samples_data_a_36, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_36"/></StgValue>
</operation>

<operation id="1175" st_id="71" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="8" op_0_bw="23">
<![CDATA[
:468  %train_samples_data_l_37 = load i8* %train_samples_data_a_37, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_37"/></StgValue>
</operation>

<operation id="1176" st_id="71" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="8" op_0_bw="23">
<![CDATA[
:470  %train_samples_data_l_38 = load i8* %train_samples_data_a_38, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_38"/></StgValue>
</operation>

<operation id="1177" st_id="71" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="8" op_0_bw="23">
<![CDATA[
:472  %train_samples_data_l_39 = load i8* %train_samples_data_a_39, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_39"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1178" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:41  store i8 %test_samples_data_lo_40, i8* %a_data_assign_addr_41, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1179" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:42  store i8 %test_samples_data_lo_41, i8* %a_data_assign_addr_42, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1180" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:218  %add_ln43_38 = add i23 %phi_mul, 40

]]></Node>
<StgValue><ssdm name="add_ln43_38"/></StgValue>
</operation>

<operation id="1181" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="64" op_0_bw="23">
<![CDATA[
:219  %zext_ln43_40 = zext i23 %add_ln43_38 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_40"/></StgValue>
</operation>

<operation id="1182" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:220  %train_samples_data_a_40 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_40

]]></Node>
<StgValue><ssdm name="train_samples_data_a_40"/></StgValue>
</operation>

<operation id="1183" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:221  %add_ln43_39 = add i23 %phi_mul, 41

]]></Node>
<StgValue><ssdm name="add_ln43_39"/></StgValue>
</operation>

<operation id="1184" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="64" op_0_bw="23">
<![CDATA[
:222  %zext_ln43_41 = zext i23 %add_ln43_39 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_41"/></StgValue>
</operation>

<operation id="1185" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:223  %train_samples_data_a_41 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_41

]]></Node>
<StgValue><ssdm name="train_samples_data_a_41"/></StgValue>
</operation>

<operation id="1186" st_id="72" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="8" op_0_bw="23">
<![CDATA[
:462  %train_samples_data_l_34 = load i8* %train_samples_data_a_34, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_34"/></StgValue>
</operation>

<operation id="1187" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:463  store i8 %train_samples_data_l_34, i8* %b_data_assign_addr_35, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1188" st_id="72" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="8" op_0_bw="23">
<![CDATA[
:464  %train_samples_data_l_35 = load i8* %train_samples_data_a_35, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_35"/></StgValue>
</operation>

<operation id="1189" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:465  store i8 %train_samples_data_l_35, i8* %b_data_assign_addr_36, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1190" st_id="72" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="8" op_0_bw="23">
<![CDATA[
:466  %train_samples_data_l_36 = load i8* %train_samples_data_a_36, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_36"/></StgValue>
</operation>

<operation id="1191" st_id="72" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="8" op_0_bw="23">
<![CDATA[
:468  %train_samples_data_l_37 = load i8* %train_samples_data_a_37, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_37"/></StgValue>
</operation>

<operation id="1192" st_id="72" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="8" op_0_bw="23">
<![CDATA[
:470  %train_samples_data_l_38 = load i8* %train_samples_data_a_38, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_38"/></StgValue>
</operation>

<operation id="1193" st_id="72" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="8" op_0_bw="23">
<![CDATA[
:472  %train_samples_data_l_39 = load i8* %train_samples_data_a_39, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_39"/></StgValue>
</operation>

<operation id="1194" st_id="72" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="8" op_0_bw="23">
<![CDATA[
:474  %train_samples_data_l_40 = load i8* %train_samples_data_a_40, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_40"/></StgValue>
</operation>

<operation id="1195" st_id="72" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="8" op_0_bw="23">
<![CDATA[
:476  %train_samples_data_l_41 = load i8* %train_samples_data_a_41, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_41"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1196" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:43  store i8 %test_samples_data_lo_42, i8* %a_data_assign_addr_43, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1197" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:44  store i8 %test_samples_data_lo_43, i8* %a_data_assign_addr_44, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1198" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:224  %add_ln43_40 = add i23 %phi_mul, 42

]]></Node>
<StgValue><ssdm name="add_ln43_40"/></StgValue>
</operation>

<operation id="1199" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="64" op_0_bw="23">
<![CDATA[
:225  %zext_ln43_42 = zext i23 %add_ln43_40 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_42"/></StgValue>
</operation>

<operation id="1200" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:226  %train_samples_data_a_42 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_42

]]></Node>
<StgValue><ssdm name="train_samples_data_a_42"/></StgValue>
</operation>

<operation id="1201" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:227  %add_ln43_41 = add i23 %phi_mul, 43

]]></Node>
<StgValue><ssdm name="add_ln43_41"/></StgValue>
</operation>

<operation id="1202" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="64" op_0_bw="23">
<![CDATA[
:228  %zext_ln43_43 = zext i23 %add_ln43_41 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_43"/></StgValue>
</operation>

<operation id="1203" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:229  %train_samples_data_a_43 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_43

]]></Node>
<StgValue><ssdm name="train_samples_data_a_43"/></StgValue>
</operation>

<operation id="1204" st_id="73" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="8" op_0_bw="23">
<![CDATA[
:466  %train_samples_data_l_36 = load i8* %train_samples_data_a_36, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_36"/></StgValue>
</operation>

<operation id="1205" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:467  store i8 %train_samples_data_l_36, i8* %b_data_assign_addr_37, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1206" st_id="73" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="8" op_0_bw="23">
<![CDATA[
:468  %train_samples_data_l_37 = load i8* %train_samples_data_a_37, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_37"/></StgValue>
</operation>

<operation id="1207" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:469  store i8 %train_samples_data_l_37, i8* %b_data_assign_addr_38, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1208" st_id="73" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="8" op_0_bw="23">
<![CDATA[
:470  %train_samples_data_l_38 = load i8* %train_samples_data_a_38, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_38"/></StgValue>
</operation>

<operation id="1209" st_id="73" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="8" op_0_bw="23">
<![CDATA[
:472  %train_samples_data_l_39 = load i8* %train_samples_data_a_39, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_39"/></StgValue>
</operation>

<operation id="1210" st_id="73" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="8" op_0_bw="23">
<![CDATA[
:474  %train_samples_data_l_40 = load i8* %train_samples_data_a_40, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_40"/></StgValue>
</operation>

<operation id="1211" st_id="73" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="8" op_0_bw="23">
<![CDATA[
:476  %train_samples_data_l_41 = load i8* %train_samples_data_a_41, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_41"/></StgValue>
</operation>

<operation id="1212" st_id="73" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="8" op_0_bw="23">
<![CDATA[
:478  %train_samples_data_l_42 = load i8* %train_samples_data_a_42, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_42"/></StgValue>
</operation>

<operation id="1213" st_id="73" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="8" op_0_bw="23">
<![CDATA[
:480  %train_samples_data_l_43 = load i8* %train_samples_data_a_43, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_43"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1214" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:45  store i8 %test_samples_data_lo_44, i8* %a_data_assign_addr_45, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1215" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:46  store i8 %test_samples_data_lo_45, i8* %a_data_assign_addr_46, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1216" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:230  %add_ln43_42 = add i23 %phi_mul, 44

]]></Node>
<StgValue><ssdm name="add_ln43_42"/></StgValue>
</operation>

<operation id="1217" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="64" op_0_bw="23">
<![CDATA[
:231  %zext_ln43_44 = zext i23 %add_ln43_42 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_44"/></StgValue>
</operation>

<operation id="1218" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:232  %train_samples_data_a_44 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_44

]]></Node>
<StgValue><ssdm name="train_samples_data_a_44"/></StgValue>
</operation>

<operation id="1219" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:233  %add_ln43_43 = add i23 %phi_mul, 45

]]></Node>
<StgValue><ssdm name="add_ln43_43"/></StgValue>
</operation>

<operation id="1220" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="64" op_0_bw="23">
<![CDATA[
:234  %zext_ln43_45 = zext i23 %add_ln43_43 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_45"/></StgValue>
</operation>

<operation id="1221" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:235  %train_samples_data_a_45 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_45

]]></Node>
<StgValue><ssdm name="train_samples_data_a_45"/></StgValue>
</operation>

<operation id="1222" st_id="74" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="8" op_0_bw="23">
<![CDATA[
:470  %train_samples_data_l_38 = load i8* %train_samples_data_a_38, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_38"/></StgValue>
</operation>

<operation id="1223" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:471  store i8 %train_samples_data_l_38, i8* %b_data_assign_addr_39, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1224" st_id="74" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="8" op_0_bw="23">
<![CDATA[
:472  %train_samples_data_l_39 = load i8* %train_samples_data_a_39, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_39"/></StgValue>
</operation>

<operation id="1225" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:473  store i8 %train_samples_data_l_39, i8* %b_data_assign_addr_40, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1226" st_id="74" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="8" op_0_bw="23">
<![CDATA[
:474  %train_samples_data_l_40 = load i8* %train_samples_data_a_40, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_40"/></StgValue>
</operation>

<operation id="1227" st_id="74" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="8" op_0_bw="23">
<![CDATA[
:476  %train_samples_data_l_41 = load i8* %train_samples_data_a_41, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_41"/></StgValue>
</operation>

<operation id="1228" st_id="74" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="8" op_0_bw="23">
<![CDATA[
:478  %train_samples_data_l_42 = load i8* %train_samples_data_a_42, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_42"/></StgValue>
</operation>

<operation id="1229" st_id="74" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="8" op_0_bw="23">
<![CDATA[
:480  %train_samples_data_l_43 = load i8* %train_samples_data_a_43, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_43"/></StgValue>
</operation>

<operation id="1230" st_id="74" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="8" op_0_bw="23">
<![CDATA[
:482  %train_samples_data_l_44 = load i8* %train_samples_data_a_44, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_44"/></StgValue>
</operation>

<operation id="1231" st_id="74" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="8" op_0_bw="23">
<![CDATA[
:484  %train_samples_data_l_45 = load i8* %train_samples_data_a_45, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_45"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1232" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:47  store i8 %test_samples_data_lo_46, i8* %a_data_assign_addr_47, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1233" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:48  store i8 %test_samples_data_lo_47, i8* %a_data_assign_addr_48, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1234" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:236  %add_ln43_44 = add i23 %phi_mul, 46

]]></Node>
<StgValue><ssdm name="add_ln43_44"/></StgValue>
</operation>

<operation id="1235" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="64" op_0_bw="23">
<![CDATA[
:237  %zext_ln43_46 = zext i23 %add_ln43_44 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_46"/></StgValue>
</operation>

<operation id="1236" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:238  %train_samples_data_a_46 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_46

]]></Node>
<StgValue><ssdm name="train_samples_data_a_46"/></StgValue>
</operation>

<operation id="1237" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:239  %add_ln43_45 = add i23 %phi_mul, 47

]]></Node>
<StgValue><ssdm name="add_ln43_45"/></StgValue>
</operation>

<operation id="1238" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="64" op_0_bw="23">
<![CDATA[
:240  %zext_ln43_47 = zext i23 %add_ln43_45 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_47"/></StgValue>
</operation>

<operation id="1239" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:241  %train_samples_data_a_47 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_47

]]></Node>
<StgValue><ssdm name="train_samples_data_a_47"/></StgValue>
</operation>

<operation id="1240" st_id="75" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="8" op_0_bw="23">
<![CDATA[
:474  %train_samples_data_l_40 = load i8* %train_samples_data_a_40, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_40"/></StgValue>
</operation>

<operation id="1241" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:475  store i8 %train_samples_data_l_40, i8* %b_data_assign_addr_41, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1242" st_id="75" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="8" op_0_bw="23">
<![CDATA[
:476  %train_samples_data_l_41 = load i8* %train_samples_data_a_41, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_41"/></StgValue>
</operation>

<operation id="1243" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:477  store i8 %train_samples_data_l_41, i8* %b_data_assign_addr_42, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1244" st_id="75" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="8" op_0_bw="23">
<![CDATA[
:478  %train_samples_data_l_42 = load i8* %train_samples_data_a_42, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_42"/></StgValue>
</operation>

<operation id="1245" st_id="75" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="8" op_0_bw="23">
<![CDATA[
:480  %train_samples_data_l_43 = load i8* %train_samples_data_a_43, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_43"/></StgValue>
</operation>

<operation id="1246" st_id="75" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="8" op_0_bw="23">
<![CDATA[
:482  %train_samples_data_l_44 = load i8* %train_samples_data_a_44, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_44"/></StgValue>
</operation>

<operation id="1247" st_id="75" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="8" op_0_bw="23">
<![CDATA[
:484  %train_samples_data_l_45 = load i8* %train_samples_data_a_45, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_45"/></StgValue>
</operation>

<operation id="1248" st_id="75" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="8" op_0_bw="23">
<![CDATA[
:486  %train_samples_data_l_46 = load i8* %train_samples_data_a_46, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_46"/></StgValue>
</operation>

<operation id="1249" st_id="75" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="8" op_0_bw="23">
<![CDATA[
:488  %train_samples_data_l_47 = load i8* %train_samples_data_a_47, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_47"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1250" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:49  store i8 %test_samples_data_lo_48, i8* %a_data_assign_addr_49, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1251" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:50  store i8 %test_samples_data_lo_49, i8* %a_data_assign_addr_50, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1252" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:242  %add_ln43_46 = add i23 %phi_mul, 48

]]></Node>
<StgValue><ssdm name="add_ln43_46"/></StgValue>
</operation>

<operation id="1253" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="64" op_0_bw="23">
<![CDATA[
:243  %zext_ln43_48 = zext i23 %add_ln43_46 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_48"/></StgValue>
</operation>

<operation id="1254" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:244  %train_samples_data_a_48 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_48

]]></Node>
<StgValue><ssdm name="train_samples_data_a_48"/></StgValue>
</operation>

<operation id="1255" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:245  %add_ln43_47 = add i23 %phi_mul, 49

]]></Node>
<StgValue><ssdm name="add_ln43_47"/></StgValue>
</operation>

<operation id="1256" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="64" op_0_bw="23">
<![CDATA[
:246  %zext_ln43_49 = zext i23 %add_ln43_47 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_49"/></StgValue>
</operation>

<operation id="1257" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:247  %train_samples_data_a_49 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_49

]]></Node>
<StgValue><ssdm name="train_samples_data_a_49"/></StgValue>
</operation>

<operation id="1258" st_id="76" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="8" op_0_bw="23">
<![CDATA[
:478  %train_samples_data_l_42 = load i8* %train_samples_data_a_42, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_42"/></StgValue>
</operation>

<operation id="1259" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:479  store i8 %train_samples_data_l_42, i8* %b_data_assign_addr_43, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1260" st_id="76" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="8" op_0_bw="23">
<![CDATA[
:480  %train_samples_data_l_43 = load i8* %train_samples_data_a_43, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_43"/></StgValue>
</operation>

<operation id="1261" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:481  store i8 %train_samples_data_l_43, i8* %b_data_assign_addr_44, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1262" st_id="76" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="8" op_0_bw="23">
<![CDATA[
:482  %train_samples_data_l_44 = load i8* %train_samples_data_a_44, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_44"/></StgValue>
</operation>

<operation id="1263" st_id="76" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="8" op_0_bw="23">
<![CDATA[
:484  %train_samples_data_l_45 = load i8* %train_samples_data_a_45, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_45"/></StgValue>
</operation>

<operation id="1264" st_id="76" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="8" op_0_bw="23">
<![CDATA[
:486  %train_samples_data_l_46 = load i8* %train_samples_data_a_46, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_46"/></StgValue>
</operation>

<operation id="1265" st_id="76" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="8" op_0_bw="23">
<![CDATA[
:488  %train_samples_data_l_47 = load i8* %train_samples_data_a_47, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_47"/></StgValue>
</operation>

<operation id="1266" st_id="76" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="8" op_0_bw="23">
<![CDATA[
:490  %train_samples_data_l_48 = load i8* %train_samples_data_a_48, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_48"/></StgValue>
</operation>

<operation id="1267" st_id="76" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="8" op_0_bw="23">
<![CDATA[
:492  %train_samples_data_l_49 = load i8* %train_samples_data_a_49, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_49"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1268" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:51  store i8 %test_samples_data_lo_50, i8* %a_data_assign_addr_51, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1269" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:52  store i8 %test_samples_data_lo_51, i8* %a_data_assign_addr_52, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1270" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:248  %add_ln43_48 = add i23 %phi_mul, 50

]]></Node>
<StgValue><ssdm name="add_ln43_48"/></StgValue>
</operation>

<operation id="1271" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="64" op_0_bw="23">
<![CDATA[
:249  %zext_ln43_50 = zext i23 %add_ln43_48 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_50"/></StgValue>
</operation>

<operation id="1272" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:250  %train_samples_data_a_50 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_50

]]></Node>
<StgValue><ssdm name="train_samples_data_a_50"/></StgValue>
</operation>

<operation id="1273" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:251  %add_ln43_49 = add i23 %phi_mul, 51

]]></Node>
<StgValue><ssdm name="add_ln43_49"/></StgValue>
</operation>

<operation id="1274" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="64" op_0_bw="23">
<![CDATA[
:252  %zext_ln43_51 = zext i23 %add_ln43_49 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_51"/></StgValue>
</operation>

<operation id="1275" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:253  %train_samples_data_a_51 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_51

]]></Node>
<StgValue><ssdm name="train_samples_data_a_51"/></StgValue>
</operation>

<operation id="1276" st_id="77" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="8" op_0_bw="23">
<![CDATA[
:482  %train_samples_data_l_44 = load i8* %train_samples_data_a_44, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_44"/></StgValue>
</operation>

<operation id="1277" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:483  store i8 %train_samples_data_l_44, i8* %b_data_assign_addr_45, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1278" st_id="77" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="8" op_0_bw="23">
<![CDATA[
:484  %train_samples_data_l_45 = load i8* %train_samples_data_a_45, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_45"/></StgValue>
</operation>

<operation id="1279" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:485  store i8 %train_samples_data_l_45, i8* %b_data_assign_addr_46, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1280" st_id="77" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="8" op_0_bw="23">
<![CDATA[
:486  %train_samples_data_l_46 = load i8* %train_samples_data_a_46, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_46"/></StgValue>
</operation>

<operation id="1281" st_id="77" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="8" op_0_bw="23">
<![CDATA[
:488  %train_samples_data_l_47 = load i8* %train_samples_data_a_47, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_47"/></StgValue>
</operation>

<operation id="1282" st_id="77" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="8" op_0_bw="23">
<![CDATA[
:490  %train_samples_data_l_48 = load i8* %train_samples_data_a_48, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_48"/></StgValue>
</operation>

<operation id="1283" st_id="77" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="8" op_0_bw="23">
<![CDATA[
:492  %train_samples_data_l_49 = load i8* %train_samples_data_a_49, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_49"/></StgValue>
</operation>

<operation id="1284" st_id="77" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="8" op_0_bw="23">
<![CDATA[
:494  %train_samples_data_l_50 = load i8* %train_samples_data_a_50, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_50"/></StgValue>
</operation>

<operation id="1285" st_id="77" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="8" op_0_bw="23">
<![CDATA[
:496  %train_samples_data_l_51 = load i8* %train_samples_data_a_51, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_51"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1286" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:53  store i8 %test_samples_data_lo_52, i8* %a_data_assign_addr_53, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1287" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:54  store i8 %test_samples_data_lo_53, i8* %a_data_assign_addr_54, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1288" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:254  %add_ln43_50 = add i23 %phi_mul, 52

]]></Node>
<StgValue><ssdm name="add_ln43_50"/></StgValue>
</operation>

<operation id="1289" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="64" op_0_bw="23">
<![CDATA[
:255  %zext_ln43_52 = zext i23 %add_ln43_50 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_52"/></StgValue>
</operation>

<operation id="1290" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:256  %train_samples_data_a_52 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_52

]]></Node>
<StgValue><ssdm name="train_samples_data_a_52"/></StgValue>
</operation>

<operation id="1291" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:257  %add_ln43_51 = add i23 %phi_mul, 53

]]></Node>
<StgValue><ssdm name="add_ln43_51"/></StgValue>
</operation>

<operation id="1292" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="64" op_0_bw="23">
<![CDATA[
:258  %zext_ln43_53 = zext i23 %add_ln43_51 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_53"/></StgValue>
</operation>

<operation id="1293" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:259  %train_samples_data_a_53 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_53

]]></Node>
<StgValue><ssdm name="train_samples_data_a_53"/></StgValue>
</operation>

<operation id="1294" st_id="78" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="8" op_0_bw="23">
<![CDATA[
:486  %train_samples_data_l_46 = load i8* %train_samples_data_a_46, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_46"/></StgValue>
</operation>

<operation id="1295" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:487  store i8 %train_samples_data_l_46, i8* %b_data_assign_addr_47, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1296" st_id="78" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="8" op_0_bw="23">
<![CDATA[
:488  %train_samples_data_l_47 = load i8* %train_samples_data_a_47, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_47"/></StgValue>
</operation>

<operation id="1297" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:489  store i8 %train_samples_data_l_47, i8* %b_data_assign_addr_48, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1298" st_id="78" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="8" op_0_bw="23">
<![CDATA[
:490  %train_samples_data_l_48 = load i8* %train_samples_data_a_48, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_48"/></StgValue>
</operation>

<operation id="1299" st_id="78" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="8" op_0_bw="23">
<![CDATA[
:492  %train_samples_data_l_49 = load i8* %train_samples_data_a_49, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_49"/></StgValue>
</operation>

<operation id="1300" st_id="78" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="8" op_0_bw="23">
<![CDATA[
:494  %train_samples_data_l_50 = load i8* %train_samples_data_a_50, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_50"/></StgValue>
</operation>

<operation id="1301" st_id="78" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="8" op_0_bw="23">
<![CDATA[
:496  %train_samples_data_l_51 = load i8* %train_samples_data_a_51, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_51"/></StgValue>
</operation>

<operation id="1302" st_id="78" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="8" op_0_bw="23">
<![CDATA[
:498  %train_samples_data_l_52 = load i8* %train_samples_data_a_52, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_52"/></StgValue>
</operation>

<operation id="1303" st_id="78" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="8" op_0_bw="23">
<![CDATA[
:500  %train_samples_data_l_53 = load i8* %train_samples_data_a_53, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_53"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1304" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:55  store i8 %test_samples_data_lo_54, i8* %a_data_assign_addr_55, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1305" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:56  store i8 %test_samples_data_lo_55, i8* %a_data_assign_addr_56, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1306" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:260  %add_ln43_52 = add i23 %phi_mul, 54

]]></Node>
<StgValue><ssdm name="add_ln43_52"/></StgValue>
</operation>

<operation id="1307" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="64" op_0_bw="23">
<![CDATA[
:261  %zext_ln43_54 = zext i23 %add_ln43_52 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_54"/></StgValue>
</operation>

<operation id="1308" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:262  %train_samples_data_a_54 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_54

]]></Node>
<StgValue><ssdm name="train_samples_data_a_54"/></StgValue>
</operation>

<operation id="1309" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:263  %add_ln43_53 = add i23 %phi_mul, 55

]]></Node>
<StgValue><ssdm name="add_ln43_53"/></StgValue>
</operation>

<operation id="1310" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="64" op_0_bw="23">
<![CDATA[
:264  %zext_ln43_55 = zext i23 %add_ln43_53 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_55"/></StgValue>
</operation>

<operation id="1311" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:265  %train_samples_data_a_55 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_55

]]></Node>
<StgValue><ssdm name="train_samples_data_a_55"/></StgValue>
</operation>

<operation id="1312" st_id="79" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="8" op_0_bw="23">
<![CDATA[
:490  %train_samples_data_l_48 = load i8* %train_samples_data_a_48, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_48"/></StgValue>
</operation>

<operation id="1313" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:491  store i8 %train_samples_data_l_48, i8* %b_data_assign_addr_49, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1314" st_id="79" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="8" op_0_bw="23">
<![CDATA[
:492  %train_samples_data_l_49 = load i8* %train_samples_data_a_49, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_49"/></StgValue>
</operation>

<operation id="1315" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:493  store i8 %train_samples_data_l_49, i8* %b_data_assign_addr_50, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1316" st_id="79" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="8" op_0_bw="23">
<![CDATA[
:494  %train_samples_data_l_50 = load i8* %train_samples_data_a_50, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_50"/></StgValue>
</operation>

<operation id="1317" st_id="79" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="8" op_0_bw="23">
<![CDATA[
:496  %train_samples_data_l_51 = load i8* %train_samples_data_a_51, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_51"/></StgValue>
</operation>

<operation id="1318" st_id="79" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="8" op_0_bw="23">
<![CDATA[
:498  %train_samples_data_l_52 = load i8* %train_samples_data_a_52, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_52"/></StgValue>
</operation>

<operation id="1319" st_id="79" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="8" op_0_bw="23">
<![CDATA[
:500  %train_samples_data_l_53 = load i8* %train_samples_data_a_53, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_53"/></StgValue>
</operation>

<operation id="1320" st_id="79" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="8" op_0_bw="23">
<![CDATA[
:502  %train_samples_data_l_54 = load i8* %train_samples_data_a_54, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_54"/></StgValue>
</operation>

<operation id="1321" st_id="79" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="8" op_0_bw="23">
<![CDATA[
:504  %train_samples_data_l_55 = load i8* %train_samples_data_a_55, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_55"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1322" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:57  store i8 %test_samples_data_lo_56, i8* %a_data_assign_addr_57, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1323" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:58  store i8 %test_samples_data_lo_57, i8* %a_data_assign_addr_58, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1324" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:266  %add_ln43_54 = add i23 %phi_mul, 56

]]></Node>
<StgValue><ssdm name="add_ln43_54"/></StgValue>
</operation>

<operation id="1325" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="64" op_0_bw="23">
<![CDATA[
:267  %zext_ln43_56 = zext i23 %add_ln43_54 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_56"/></StgValue>
</operation>

<operation id="1326" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:268  %train_samples_data_a_56 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_56

]]></Node>
<StgValue><ssdm name="train_samples_data_a_56"/></StgValue>
</operation>

<operation id="1327" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:269  %add_ln43_55 = add i23 %phi_mul, 57

]]></Node>
<StgValue><ssdm name="add_ln43_55"/></StgValue>
</operation>

<operation id="1328" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="64" op_0_bw="23">
<![CDATA[
:270  %zext_ln43_57 = zext i23 %add_ln43_55 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_57"/></StgValue>
</operation>

<operation id="1329" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:271  %train_samples_data_a_57 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_57

]]></Node>
<StgValue><ssdm name="train_samples_data_a_57"/></StgValue>
</operation>

<operation id="1330" st_id="80" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="8" op_0_bw="23">
<![CDATA[
:494  %train_samples_data_l_50 = load i8* %train_samples_data_a_50, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_50"/></StgValue>
</operation>

<operation id="1331" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:495  store i8 %train_samples_data_l_50, i8* %b_data_assign_addr_51, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1332" st_id="80" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="8" op_0_bw="23">
<![CDATA[
:496  %train_samples_data_l_51 = load i8* %train_samples_data_a_51, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_51"/></StgValue>
</operation>

<operation id="1333" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:497  store i8 %train_samples_data_l_51, i8* %b_data_assign_addr_52, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1334" st_id="80" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="8" op_0_bw="23">
<![CDATA[
:498  %train_samples_data_l_52 = load i8* %train_samples_data_a_52, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_52"/></StgValue>
</operation>

<operation id="1335" st_id="80" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="8" op_0_bw="23">
<![CDATA[
:500  %train_samples_data_l_53 = load i8* %train_samples_data_a_53, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_53"/></StgValue>
</operation>

<operation id="1336" st_id="80" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="8" op_0_bw="23">
<![CDATA[
:502  %train_samples_data_l_54 = load i8* %train_samples_data_a_54, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_54"/></StgValue>
</operation>

<operation id="1337" st_id="80" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="8" op_0_bw="23">
<![CDATA[
:504  %train_samples_data_l_55 = load i8* %train_samples_data_a_55, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_55"/></StgValue>
</operation>

<operation id="1338" st_id="80" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="8" op_0_bw="23">
<![CDATA[
:506  %train_samples_data_l_56 = load i8* %train_samples_data_a_56, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_56"/></StgValue>
</operation>

<operation id="1339" st_id="80" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="8" op_0_bw="23">
<![CDATA[
:508  %train_samples_data_l_57 = load i8* %train_samples_data_a_57, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_57"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1340" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:59  store i8 %test_samples_data_lo_58, i8* %a_data_assign_addr_59, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1341" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:60  store i8 %test_samples_data_lo_59, i8* %a_data_assign_addr_60, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1342" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:272  %add_ln43_56 = add i23 %phi_mul, 58

]]></Node>
<StgValue><ssdm name="add_ln43_56"/></StgValue>
</operation>

<operation id="1343" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="64" op_0_bw="23">
<![CDATA[
:273  %zext_ln43_58 = zext i23 %add_ln43_56 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_58"/></StgValue>
</operation>

<operation id="1344" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:274  %train_samples_data_a_58 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_58

]]></Node>
<StgValue><ssdm name="train_samples_data_a_58"/></StgValue>
</operation>

<operation id="1345" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:275  %add_ln43_57 = add i23 %phi_mul, 59

]]></Node>
<StgValue><ssdm name="add_ln43_57"/></StgValue>
</operation>

<operation id="1346" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="64" op_0_bw="23">
<![CDATA[
:276  %zext_ln43_59 = zext i23 %add_ln43_57 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_59"/></StgValue>
</operation>

<operation id="1347" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:277  %train_samples_data_a_59 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_59

]]></Node>
<StgValue><ssdm name="train_samples_data_a_59"/></StgValue>
</operation>

<operation id="1348" st_id="81" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="8" op_0_bw="23">
<![CDATA[
:498  %train_samples_data_l_52 = load i8* %train_samples_data_a_52, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_52"/></StgValue>
</operation>

<operation id="1349" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:499  store i8 %train_samples_data_l_52, i8* %b_data_assign_addr_53, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1350" st_id="81" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="8" op_0_bw="23">
<![CDATA[
:500  %train_samples_data_l_53 = load i8* %train_samples_data_a_53, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_53"/></StgValue>
</operation>

<operation id="1351" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:501  store i8 %train_samples_data_l_53, i8* %b_data_assign_addr_54, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1352" st_id="81" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="8" op_0_bw="23">
<![CDATA[
:502  %train_samples_data_l_54 = load i8* %train_samples_data_a_54, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_54"/></StgValue>
</operation>

<operation id="1353" st_id="81" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="8" op_0_bw="23">
<![CDATA[
:504  %train_samples_data_l_55 = load i8* %train_samples_data_a_55, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_55"/></StgValue>
</operation>

<operation id="1354" st_id="81" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="8" op_0_bw="23">
<![CDATA[
:506  %train_samples_data_l_56 = load i8* %train_samples_data_a_56, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_56"/></StgValue>
</operation>

<operation id="1355" st_id="81" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="8" op_0_bw="23">
<![CDATA[
:508  %train_samples_data_l_57 = load i8* %train_samples_data_a_57, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_57"/></StgValue>
</operation>

<operation id="1356" st_id="81" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="8" op_0_bw="23">
<![CDATA[
:510  %train_samples_data_l_58 = load i8* %train_samples_data_a_58, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_58"/></StgValue>
</operation>

<operation id="1357" st_id="81" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="8" op_0_bw="23">
<![CDATA[
:512  %train_samples_data_l_59 = load i8* %train_samples_data_a_59, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_59"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1358" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:61  store i8 %test_samples_data_lo_60, i8* %a_data_assign_addr_61, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1359" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:62  store i8 %test_samples_data_lo_61, i8* %a_data_assign_addr_62, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1360" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:278  %add_ln43_58 = add i23 %phi_mul, 60

]]></Node>
<StgValue><ssdm name="add_ln43_58"/></StgValue>
</operation>

<operation id="1361" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="64" op_0_bw="23">
<![CDATA[
:279  %zext_ln43_60 = zext i23 %add_ln43_58 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_60"/></StgValue>
</operation>

<operation id="1362" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:280  %train_samples_data_a_60 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_60

]]></Node>
<StgValue><ssdm name="train_samples_data_a_60"/></StgValue>
</operation>

<operation id="1363" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:281  %add_ln43_59 = add i23 %phi_mul, 61

]]></Node>
<StgValue><ssdm name="add_ln43_59"/></StgValue>
</operation>

<operation id="1364" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="64" op_0_bw="23">
<![CDATA[
:282  %zext_ln43_61 = zext i23 %add_ln43_59 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_61"/></StgValue>
</operation>

<operation id="1365" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:283  %train_samples_data_a_61 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_61

]]></Node>
<StgValue><ssdm name="train_samples_data_a_61"/></StgValue>
</operation>

<operation id="1366" st_id="82" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="8" op_0_bw="23">
<![CDATA[
:502  %train_samples_data_l_54 = load i8* %train_samples_data_a_54, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_54"/></StgValue>
</operation>

<operation id="1367" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:503  store i8 %train_samples_data_l_54, i8* %b_data_assign_addr_55, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1368" st_id="82" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="8" op_0_bw="23">
<![CDATA[
:504  %train_samples_data_l_55 = load i8* %train_samples_data_a_55, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_55"/></StgValue>
</operation>

<operation id="1369" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:505  store i8 %train_samples_data_l_55, i8* %b_data_assign_addr_56, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1370" st_id="82" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="8" op_0_bw="23">
<![CDATA[
:506  %train_samples_data_l_56 = load i8* %train_samples_data_a_56, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_56"/></StgValue>
</operation>

<operation id="1371" st_id="82" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="8" op_0_bw="23">
<![CDATA[
:508  %train_samples_data_l_57 = load i8* %train_samples_data_a_57, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_57"/></StgValue>
</operation>

<operation id="1372" st_id="82" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="8" op_0_bw="23">
<![CDATA[
:510  %train_samples_data_l_58 = load i8* %train_samples_data_a_58, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_58"/></StgValue>
</operation>

<operation id="1373" st_id="82" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="8" op_0_bw="23">
<![CDATA[
:512  %train_samples_data_l_59 = load i8* %train_samples_data_a_59, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_59"/></StgValue>
</operation>

<operation id="1374" st_id="82" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="8" op_0_bw="23">
<![CDATA[
:514  %train_samples_data_l_60 = load i8* %train_samples_data_a_60, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_60"/></StgValue>
</operation>

<operation id="1375" st_id="82" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="8" op_0_bw="23">
<![CDATA[
:516  %train_samples_data_l_61 = load i8* %train_samples_data_a_61, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_61"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1376" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:63  store i8 %test_samples_data_lo_62, i8* %a_data_assign_addr_63, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1377" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:64  store i8 %test_samples_data_lo_63, i8* %a_data_assign_addr_64, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1378" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:284  %add_ln43_60 = add i23 %phi_mul, 62

]]></Node>
<StgValue><ssdm name="add_ln43_60"/></StgValue>
</operation>

<operation id="1379" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="64" op_0_bw="23">
<![CDATA[
:285  %zext_ln43_62 = zext i23 %add_ln43_60 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_62"/></StgValue>
</operation>

<operation id="1380" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:286  %train_samples_data_a_62 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_62

]]></Node>
<StgValue><ssdm name="train_samples_data_a_62"/></StgValue>
</operation>

<operation id="1381" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:287  %add_ln43_61 = add i23 %phi_mul, 63

]]></Node>
<StgValue><ssdm name="add_ln43_61"/></StgValue>
</operation>

<operation id="1382" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="64" op_0_bw="23">
<![CDATA[
:288  %zext_ln43_63 = zext i23 %add_ln43_61 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_63"/></StgValue>
</operation>

<operation id="1383" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:289  %train_samples_data_a_63 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_63

]]></Node>
<StgValue><ssdm name="train_samples_data_a_63"/></StgValue>
</operation>

<operation id="1384" st_id="83" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="8" op_0_bw="23">
<![CDATA[
:506  %train_samples_data_l_56 = load i8* %train_samples_data_a_56, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_56"/></StgValue>
</operation>

<operation id="1385" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:507  store i8 %train_samples_data_l_56, i8* %b_data_assign_addr_57, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1386" st_id="83" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="8" op_0_bw="23">
<![CDATA[
:508  %train_samples_data_l_57 = load i8* %train_samples_data_a_57, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_57"/></StgValue>
</operation>

<operation id="1387" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:509  store i8 %train_samples_data_l_57, i8* %b_data_assign_addr_58, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1388" st_id="83" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="8" op_0_bw="23">
<![CDATA[
:510  %train_samples_data_l_58 = load i8* %train_samples_data_a_58, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_58"/></StgValue>
</operation>

<operation id="1389" st_id="83" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="8" op_0_bw="23">
<![CDATA[
:512  %train_samples_data_l_59 = load i8* %train_samples_data_a_59, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_59"/></StgValue>
</operation>

<operation id="1390" st_id="83" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="8" op_0_bw="23">
<![CDATA[
:514  %train_samples_data_l_60 = load i8* %train_samples_data_a_60, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_60"/></StgValue>
</operation>

<operation id="1391" st_id="83" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="8" op_0_bw="23">
<![CDATA[
:516  %train_samples_data_l_61 = load i8* %train_samples_data_a_61, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_61"/></StgValue>
</operation>

<operation id="1392" st_id="83" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="8" op_0_bw="23">
<![CDATA[
:518  %train_samples_data_l_62 = load i8* %train_samples_data_a_62, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_62"/></StgValue>
</operation>

<operation id="1393" st_id="83" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="8" op_0_bw="23">
<![CDATA[
:520  %train_samples_data_l_63 = load i8* %train_samples_data_a_63, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_63"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1394" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:65  store i8 %test_samples_data_lo_64, i8* %a_data_assign_addr_65, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1395" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:66  store i8 %test_samples_data_lo_65, i8* %a_data_assign_addr_66, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1396" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:290  %add_ln43_62 = add i23 %phi_mul, 64

]]></Node>
<StgValue><ssdm name="add_ln43_62"/></StgValue>
</operation>

<operation id="1397" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="64" op_0_bw="23">
<![CDATA[
:291  %zext_ln43_64 = zext i23 %add_ln43_62 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_64"/></StgValue>
</operation>

<operation id="1398" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:292  %train_samples_data_a_64 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_64

]]></Node>
<StgValue><ssdm name="train_samples_data_a_64"/></StgValue>
</operation>

<operation id="1399" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:293  %add_ln43_63 = add i23 %phi_mul, 65

]]></Node>
<StgValue><ssdm name="add_ln43_63"/></StgValue>
</operation>

<operation id="1400" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="64" op_0_bw="23">
<![CDATA[
:294  %zext_ln43_65 = zext i23 %add_ln43_63 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_65"/></StgValue>
</operation>

<operation id="1401" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:295  %train_samples_data_a_65 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_65

]]></Node>
<StgValue><ssdm name="train_samples_data_a_65"/></StgValue>
</operation>

<operation id="1402" st_id="84" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="8" op_0_bw="23">
<![CDATA[
:510  %train_samples_data_l_58 = load i8* %train_samples_data_a_58, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_58"/></StgValue>
</operation>

<operation id="1403" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:511  store i8 %train_samples_data_l_58, i8* %b_data_assign_addr_59, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1404" st_id="84" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="8" op_0_bw="23">
<![CDATA[
:512  %train_samples_data_l_59 = load i8* %train_samples_data_a_59, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_59"/></StgValue>
</operation>

<operation id="1405" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:513  store i8 %train_samples_data_l_59, i8* %b_data_assign_addr_60, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1406" st_id="84" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="8" op_0_bw="23">
<![CDATA[
:514  %train_samples_data_l_60 = load i8* %train_samples_data_a_60, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_60"/></StgValue>
</operation>

<operation id="1407" st_id="84" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="8" op_0_bw="23">
<![CDATA[
:516  %train_samples_data_l_61 = load i8* %train_samples_data_a_61, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_61"/></StgValue>
</operation>

<operation id="1408" st_id="84" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="8" op_0_bw="23">
<![CDATA[
:518  %train_samples_data_l_62 = load i8* %train_samples_data_a_62, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_62"/></StgValue>
</operation>

<operation id="1409" st_id="84" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="8" op_0_bw="23">
<![CDATA[
:520  %train_samples_data_l_63 = load i8* %train_samples_data_a_63, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_63"/></StgValue>
</operation>

<operation id="1410" st_id="84" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="8" op_0_bw="23">
<![CDATA[
:522  %train_samples_data_l_64 = load i8* %train_samples_data_a_64, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_64"/></StgValue>
</operation>

<operation id="1411" st_id="84" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="8" op_0_bw="23">
<![CDATA[
:524  %train_samples_data_l_65 = load i8* %train_samples_data_a_65, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_65"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1412" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:67  store i8 %test_samples_data_lo_66, i8* %a_data_assign_addr_67, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1413" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:68  store i8 %test_samples_data_lo_67, i8* %a_data_assign_addr_68, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1414" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:296  %add_ln43_64 = add i23 %phi_mul, 66

]]></Node>
<StgValue><ssdm name="add_ln43_64"/></StgValue>
</operation>

<operation id="1415" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="64" op_0_bw="23">
<![CDATA[
:297  %zext_ln43_66 = zext i23 %add_ln43_64 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_66"/></StgValue>
</operation>

<operation id="1416" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:298  %train_samples_data_a_66 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_66

]]></Node>
<StgValue><ssdm name="train_samples_data_a_66"/></StgValue>
</operation>

<operation id="1417" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:299  %add_ln43_65 = add i23 %phi_mul, 67

]]></Node>
<StgValue><ssdm name="add_ln43_65"/></StgValue>
</operation>

<operation id="1418" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="64" op_0_bw="23">
<![CDATA[
:300  %zext_ln43_67 = zext i23 %add_ln43_65 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_67"/></StgValue>
</operation>

<operation id="1419" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:301  %train_samples_data_a_67 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_67

]]></Node>
<StgValue><ssdm name="train_samples_data_a_67"/></StgValue>
</operation>

<operation id="1420" st_id="85" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="8" op_0_bw="23">
<![CDATA[
:514  %train_samples_data_l_60 = load i8* %train_samples_data_a_60, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_60"/></StgValue>
</operation>

<operation id="1421" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:515  store i8 %train_samples_data_l_60, i8* %b_data_assign_addr_61, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1422" st_id="85" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="8" op_0_bw="23">
<![CDATA[
:516  %train_samples_data_l_61 = load i8* %train_samples_data_a_61, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_61"/></StgValue>
</operation>

<operation id="1423" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:517  store i8 %train_samples_data_l_61, i8* %b_data_assign_addr_62, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1424" st_id="85" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="8" op_0_bw="23">
<![CDATA[
:518  %train_samples_data_l_62 = load i8* %train_samples_data_a_62, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_62"/></StgValue>
</operation>

<operation id="1425" st_id="85" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="8" op_0_bw="23">
<![CDATA[
:520  %train_samples_data_l_63 = load i8* %train_samples_data_a_63, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_63"/></StgValue>
</operation>

<operation id="1426" st_id="85" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="8" op_0_bw="23">
<![CDATA[
:522  %train_samples_data_l_64 = load i8* %train_samples_data_a_64, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_64"/></StgValue>
</operation>

<operation id="1427" st_id="85" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="8" op_0_bw="23">
<![CDATA[
:524  %train_samples_data_l_65 = load i8* %train_samples_data_a_65, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_65"/></StgValue>
</operation>

<operation id="1428" st_id="85" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="8" op_0_bw="23">
<![CDATA[
:526  %train_samples_data_l_66 = load i8* %train_samples_data_a_66, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_66"/></StgValue>
</operation>

<operation id="1429" st_id="85" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="8" op_0_bw="23">
<![CDATA[
:528  %train_samples_data_l_67 = load i8* %train_samples_data_a_67, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_67"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1430" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:69  store i8 %test_samples_data_lo_68, i8* %a_data_assign_addr_69, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1431" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:70  store i8 %test_samples_data_lo_69, i8* %a_data_assign_addr_70, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1432" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:302  %add_ln43_66 = add i23 %phi_mul, 68

]]></Node>
<StgValue><ssdm name="add_ln43_66"/></StgValue>
</operation>

<operation id="1433" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="64" op_0_bw="23">
<![CDATA[
:303  %zext_ln43_68 = zext i23 %add_ln43_66 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_68"/></StgValue>
</operation>

<operation id="1434" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:304  %train_samples_data_a_68 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_68

]]></Node>
<StgValue><ssdm name="train_samples_data_a_68"/></StgValue>
</operation>

<operation id="1435" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:305  %add_ln43_67 = add i23 %phi_mul, 69

]]></Node>
<StgValue><ssdm name="add_ln43_67"/></StgValue>
</operation>

<operation id="1436" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="64" op_0_bw="23">
<![CDATA[
:306  %zext_ln43_69 = zext i23 %add_ln43_67 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_69"/></StgValue>
</operation>

<operation id="1437" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:307  %train_samples_data_a_69 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_69

]]></Node>
<StgValue><ssdm name="train_samples_data_a_69"/></StgValue>
</operation>

<operation id="1438" st_id="86" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="8" op_0_bw="23">
<![CDATA[
:518  %train_samples_data_l_62 = load i8* %train_samples_data_a_62, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_62"/></StgValue>
</operation>

<operation id="1439" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:519  store i8 %train_samples_data_l_62, i8* %b_data_assign_addr_63, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1440" st_id="86" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="8" op_0_bw="23">
<![CDATA[
:520  %train_samples_data_l_63 = load i8* %train_samples_data_a_63, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_63"/></StgValue>
</operation>

<operation id="1441" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:521  store i8 %train_samples_data_l_63, i8* %b_data_assign_addr_64, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1442" st_id="86" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="8" op_0_bw="23">
<![CDATA[
:522  %train_samples_data_l_64 = load i8* %train_samples_data_a_64, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_64"/></StgValue>
</operation>

<operation id="1443" st_id="86" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="8" op_0_bw="23">
<![CDATA[
:524  %train_samples_data_l_65 = load i8* %train_samples_data_a_65, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_65"/></StgValue>
</operation>

<operation id="1444" st_id="86" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="8" op_0_bw="23">
<![CDATA[
:526  %train_samples_data_l_66 = load i8* %train_samples_data_a_66, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_66"/></StgValue>
</operation>

<operation id="1445" st_id="86" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="8" op_0_bw="23">
<![CDATA[
:528  %train_samples_data_l_67 = load i8* %train_samples_data_a_67, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_67"/></StgValue>
</operation>

<operation id="1446" st_id="86" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="8" op_0_bw="23">
<![CDATA[
:530  %train_samples_data_l_68 = load i8* %train_samples_data_a_68, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_68"/></StgValue>
</operation>

<operation id="1447" st_id="86" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="8" op_0_bw="23">
<![CDATA[
:532  %train_samples_data_l_69 = load i8* %train_samples_data_a_69, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_69"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1448" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:71  store i8 %test_samples_data_lo_70, i8* %a_data_assign_addr_71, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1449" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:72  store i8 %test_samples_data_lo_71, i8* %a_data_assign_addr_72, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1450" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:308  %add_ln43_68 = add i23 %phi_mul, 70

]]></Node>
<StgValue><ssdm name="add_ln43_68"/></StgValue>
</operation>

<operation id="1451" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="64" op_0_bw="23">
<![CDATA[
:309  %zext_ln43_70 = zext i23 %add_ln43_68 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_70"/></StgValue>
</operation>

<operation id="1452" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:310  %train_samples_data_a_70 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_70

]]></Node>
<StgValue><ssdm name="train_samples_data_a_70"/></StgValue>
</operation>

<operation id="1453" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:311  %add_ln43_69 = add i23 %phi_mul, 71

]]></Node>
<StgValue><ssdm name="add_ln43_69"/></StgValue>
</operation>

<operation id="1454" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="64" op_0_bw="23">
<![CDATA[
:312  %zext_ln43_71 = zext i23 %add_ln43_69 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_71"/></StgValue>
</operation>

<operation id="1455" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:313  %train_samples_data_a_71 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_71

]]></Node>
<StgValue><ssdm name="train_samples_data_a_71"/></StgValue>
</operation>

<operation id="1456" st_id="87" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="8" op_0_bw="23">
<![CDATA[
:522  %train_samples_data_l_64 = load i8* %train_samples_data_a_64, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_64"/></StgValue>
</operation>

<operation id="1457" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:523  store i8 %train_samples_data_l_64, i8* %b_data_assign_addr_65, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1458" st_id="87" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="8" op_0_bw="23">
<![CDATA[
:524  %train_samples_data_l_65 = load i8* %train_samples_data_a_65, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_65"/></StgValue>
</operation>

<operation id="1459" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:525  store i8 %train_samples_data_l_65, i8* %b_data_assign_addr_66, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1460" st_id="87" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="8" op_0_bw="23">
<![CDATA[
:526  %train_samples_data_l_66 = load i8* %train_samples_data_a_66, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_66"/></StgValue>
</operation>

<operation id="1461" st_id="87" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="8" op_0_bw="23">
<![CDATA[
:528  %train_samples_data_l_67 = load i8* %train_samples_data_a_67, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_67"/></StgValue>
</operation>

<operation id="1462" st_id="87" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="8" op_0_bw="23">
<![CDATA[
:530  %train_samples_data_l_68 = load i8* %train_samples_data_a_68, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_68"/></StgValue>
</operation>

<operation id="1463" st_id="87" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="8" op_0_bw="23">
<![CDATA[
:532  %train_samples_data_l_69 = load i8* %train_samples_data_a_69, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_69"/></StgValue>
</operation>

<operation id="1464" st_id="87" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="8" op_0_bw="23">
<![CDATA[
:534  %train_samples_data_l_70 = load i8* %train_samples_data_a_70, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_70"/></StgValue>
</operation>

<operation id="1465" st_id="87" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="8" op_0_bw="23">
<![CDATA[
:536  %train_samples_data_l_71 = load i8* %train_samples_data_a_71, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_71"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1466" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:73  store i8 %test_samples_data_lo_72, i8* %a_data_assign_addr_73, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1467" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:74  store i8 %test_samples_data_lo_73, i8* %a_data_assign_addr_74, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1468" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:314  %add_ln43_70 = add i23 %phi_mul, 72

]]></Node>
<StgValue><ssdm name="add_ln43_70"/></StgValue>
</operation>

<operation id="1469" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="64" op_0_bw="23">
<![CDATA[
:315  %zext_ln43_72 = zext i23 %add_ln43_70 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_72"/></StgValue>
</operation>

<operation id="1470" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:316  %train_samples_data_a_72 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_72

]]></Node>
<StgValue><ssdm name="train_samples_data_a_72"/></StgValue>
</operation>

<operation id="1471" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:317  %add_ln43_71 = add i23 %phi_mul, 73

]]></Node>
<StgValue><ssdm name="add_ln43_71"/></StgValue>
</operation>

<operation id="1472" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="64" op_0_bw="23">
<![CDATA[
:318  %zext_ln43_73 = zext i23 %add_ln43_71 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_73"/></StgValue>
</operation>

<operation id="1473" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:319  %train_samples_data_a_73 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_73

]]></Node>
<StgValue><ssdm name="train_samples_data_a_73"/></StgValue>
</operation>

<operation id="1474" st_id="88" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="8" op_0_bw="23">
<![CDATA[
:526  %train_samples_data_l_66 = load i8* %train_samples_data_a_66, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_66"/></StgValue>
</operation>

<operation id="1475" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:527  store i8 %train_samples_data_l_66, i8* %b_data_assign_addr_67, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1476" st_id="88" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="8" op_0_bw="23">
<![CDATA[
:528  %train_samples_data_l_67 = load i8* %train_samples_data_a_67, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_67"/></StgValue>
</operation>

<operation id="1477" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:529  store i8 %train_samples_data_l_67, i8* %b_data_assign_addr_68, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1478" st_id="88" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="8" op_0_bw="23">
<![CDATA[
:530  %train_samples_data_l_68 = load i8* %train_samples_data_a_68, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_68"/></StgValue>
</operation>

<operation id="1479" st_id="88" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="8" op_0_bw="23">
<![CDATA[
:532  %train_samples_data_l_69 = load i8* %train_samples_data_a_69, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_69"/></StgValue>
</operation>

<operation id="1480" st_id="88" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="8" op_0_bw="23">
<![CDATA[
:534  %train_samples_data_l_70 = load i8* %train_samples_data_a_70, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_70"/></StgValue>
</operation>

<operation id="1481" st_id="88" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="8" op_0_bw="23">
<![CDATA[
:536  %train_samples_data_l_71 = load i8* %train_samples_data_a_71, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_71"/></StgValue>
</operation>

<operation id="1482" st_id="88" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="8" op_0_bw="23">
<![CDATA[
:538  %train_samples_data_l_72 = load i8* %train_samples_data_a_72, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_72"/></StgValue>
</operation>

<operation id="1483" st_id="88" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="8" op_0_bw="23">
<![CDATA[
:540  %train_samples_data_l_73 = load i8* %train_samples_data_a_73, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_73"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1484" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:75  store i8 %test_samples_data_lo_74, i8* %a_data_assign_addr_75, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1485" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:76  store i8 %test_samples_data_lo_75, i8* %a_data_assign_addr_76, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1486" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:320  %add_ln43_72 = add i23 %phi_mul, 74

]]></Node>
<StgValue><ssdm name="add_ln43_72"/></StgValue>
</operation>

<operation id="1487" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="64" op_0_bw="23">
<![CDATA[
:321  %zext_ln43_74 = zext i23 %add_ln43_72 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_74"/></StgValue>
</operation>

<operation id="1488" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:322  %train_samples_data_a_74 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_74

]]></Node>
<StgValue><ssdm name="train_samples_data_a_74"/></StgValue>
</operation>

<operation id="1489" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:323  %add_ln43_73 = add i23 %phi_mul, 75

]]></Node>
<StgValue><ssdm name="add_ln43_73"/></StgValue>
</operation>

<operation id="1490" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="64" op_0_bw="23">
<![CDATA[
:324  %zext_ln43_75 = zext i23 %add_ln43_73 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_75"/></StgValue>
</operation>

<operation id="1491" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:325  %train_samples_data_a_75 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_75

]]></Node>
<StgValue><ssdm name="train_samples_data_a_75"/></StgValue>
</operation>

<operation id="1492" st_id="89" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="8" op_0_bw="23">
<![CDATA[
:530  %train_samples_data_l_68 = load i8* %train_samples_data_a_68, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_68"/></StgValue>
</operation>

<operation id="1493" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:531  store i8 %train_samples_data_l_68, i8* %b_data_assign_addr_69, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1494" st_id="89" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="8" op_0_bw="23">
<![CDATA[
:532  %train_samples_data_l_69 = load i8* %train_samples_data_a_69, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_69"/></StgValue>
</operation>

<operation id="1495" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:533  store i8 %train_samples_data_l_69, i8* %b_data_assign_addr_70, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1496" st_id="89" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="8" op_0_bw="23">
<![CDATA[
:534  %train_samples_data_l_70 = load i8* %train_samples_data_a_70, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_70"/></StgValue>
</operation>

<operation id="1497" st_id="89" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="8" op_0_bw="23">
<![CDATA[
:536  %train_samples_data_l_71 = load i8* %train_samples_data_a_71, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_71"/></StgValue>
</operation>

<operation id="1498" st_id="89" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="8" op_0_bw="23">
<![CDATA[
:538  %train_samples_data_l_72 = load i8* %train_samples_data_a_72, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_72"/></StgValue>
</operation>

<operation id="1499" st_id="89" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="8" op_0_bw="23">
<![CDATA[
:540  %train_samples_data_l_73 = load i8* %train_samples_data_a_73, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_73"/></StgValue>
</operation>

<operation id="1500" st_id="89" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="8" op_0_bw="23">
<![CDATA[
:542  %train_samples_data_l_74 = load i8* %train_samples_data_a_74, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_74"/></StgValue>
</operation>

<operation id="1501" st_id="89" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="8" op_0_bw="23">
<![CDATA[
:544  %train_samples_data_l_75 = load i8* %train_samples_data_a_75, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_75"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1502" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:77  store i8 %test_samples_data_lo_76, i8* %a_data_assign_addr_77, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1503" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:78  store i8 %test_samples_data_lo_77, i8* %a_data_assign_addr_78, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1504" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:326  %add_ln43_74 = add i23 %phi_mul, 76

]]></Node>
<StgValue><ssdm name="add_ln43_74"/></StgValue>
</operation>

<operation id="1505" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="64" op_0_bw="23">
<![CDATA[
:327  %zext_ln43_76 = zext i23 %add_ln43_74 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_76"/></StgValue>
</operation>

<operation id="1506" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:328  %train_samples_data_a_76 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_76

]]></Node>
<StgValue><ssdm name="train_samples_data_a_76"/></StgValue>
</operation>

<operation id="1507" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:329  %add_ln43_75 = add i23 %phi_mul, 77

]]></Node>
<StgValue><ssdm name="add_ln43_75"/></StgValue>
</operation>

<operation id="1508" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="64" op_0_bw="23">
<![CDATA[
:330  %zext_ln43_77 = zext i23 %add_ln43_75 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_77"/></StgValue>
</operation>

<operation id="1509" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:331  %train_samples_data_a_77 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_77

]]></Node>
<StgValue><ssdm name="train_samples_data_a_77"/></StgValue>
</operation>

<operation id="1510" st_id="90" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="8" op_0_bw="23">
<![CDATA[
:534  %train_samples_data_l_70 = load i8* %train_samples_data_a_70, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_70"/></StgValue>
</operation>

<operation id="1511" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:535  store i8 %train_samples_data_l_70, i8* %b_data_assign_addr_71, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1512" st_id="90" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="8" op_0_bw="23">
<![CDATA[
:536  %train_samples_data_l_71 = load i8* %train_samples_data_a_71, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_71"/></StgValue>
</operation>

<operation id="1513" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:537  store i8 %train_samples_data_l_71, i8* %b_data_assign_addr_72, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1514" st_id="90" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="8" op_0_bw="23">
<![CDATA[
:538  %train_samples_data_l_72 = load i8* %train_samples_data_a_72, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_72"/></StgValue>
</operation>

<operation id="1515" st_id="90" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="8" op_0_bw="23">
<![CDATA[
:540  %train_samples_data_l_73 = load i8* %train_samples_data_a_73, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_73"/></StgValue>
</operation>

<operation id="1516" st_id="90" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="8" op_0_bw="23">
<![CDATA[
:542  %train_samples_data_l_74 = load i8* %train_samples_data_a_74, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_74"/></StgValue>
</operation>

<operation id="1517" st_id="90" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="8" op_0_bw="23">
<![CDATA[
:544  %train_samples_data_l_75 = load i8* %train_samples_data_a_75, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_75"/></StgValue>
</operation>

<operation id="1518" st_id="90" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="8" op_0_bw="23">
<![CDATA[
:546  %train_samples_data_l_76 = load i8* %train_samples_data_a_76, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_76"/></StgValue>
</operation>

<operation id="1519" st_id="90" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="8" op_0_bw="23">
<![CDATA[
:548  %train_samples_data_l_77 = load i8* %train_samples_data_a_77, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_77"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1520" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:79  store i8 %test_samples_data_lo_78, i8* %a_data_assign_addr_79, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1521" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:80  store i8 %test_samples_data_lo_79, i8* %a_data_assign_addr_80, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1522" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:332  %add_ln43_76 = add i23 %phi_mul, 78

]]></Node>
<StgValue><ssdm name="add_ln43_76"/></StgValue>
</operation>

<operation id="1523" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="64" op_0_bw="23">
<![CDATA[
:333  %zext_ln43_78 = zext i23 %add_ln43_76 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_78"/></StgValue>
</operation>

<operation id="1524" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:334  %train_samples_data_a_78 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_78

]]></Node>
<StgValue><ssdm name="train_samples_data_a_78"/></StgValue>
</operation>

<operation id="1525" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:335  %add_ln43_77 = add i23 %phi_mul, 79

]]></Node>
<StgValue><ssdm name="add_ln43_77"/></StgValue>
</operation>

<operation id="1526" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="64" op_0_bw="23">
<![CDATA[
:336  %zext_ln43_79 = zext i23 %add_ln43_77 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_79"/></StgValue>
</operation>

<operation id="1527" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:337  %train_samples_data_a_79 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_79

]]></Node>
<StgValue><ssdm name="train_samples_data_a_79"/></StgValue>
</operation>

<operation id="1528" st_id="91" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="8" op_0_bw="23">
<![CDATA[
:538  %train_samples_data_l_72 = load i8* %train_samples_data_a_72, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_72"/></StgValue>
</operation>

<operation id="1529" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:539  store i8 %train_samples_data_l_72, i8* %b_data_assign_addr_73, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1530" st_id="91" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="8" op_0_bw="23">
<![CDATA[
:540  %train_samples_data_l_73 = load i8* %train_samples_data_a_73, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_73"/></StgValue>
</operation>

<operation id="1531" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:541  store i8 %train_samples_data_l_73, i8* %b_data_assign_addr_74, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1532" st_id="91" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="8" op_0_bw="23">
<![CDATA[
:542  %train_samples_data_l_74 = load i8* %train_samples_data_a_74, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_74"/></StgValue>
</operation>

<operation id="1533" st_id="91" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="8" op_0_bw="23">
<![CDATA[
:544  %train_samples_data_l_75 = load i8* %train_samples_data_a_75, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_75"/></StgValue>
</operation>

<operation id="1534" st_id="91" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="8" op_0_bw="23">
<![CDATA[
:546  %train_samples_data_l_76 = load i8* %train_samples_data_a_76, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_76"/></StgValue>
</operation>

<operation id="1535" st_id="91" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="8" op_0_bw="23">
<![CDATA[
:548  %train_samples_data_l_77 = load i8* %train_samples_data_a_77, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_77"/></StgValue>
</operation>

<operation id="1536" st_id="91" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="8" op_0_bw="23">
<![CDATA[
:550  %train_samples_data_l_78 = load i8* %train_samples_data_a_78, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_78"/></StgValue>
</operation>

<operation id="1537" st_id="91" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="8" op_0_bw="23">
<![CDATA[
:552  %train_samples_data_l_79 = load i8* %train_samples_data_a_79, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_79"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1538" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:81  store i8 %test_samples_data_lo_80, i8* %a_data_assign_addr_81, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1539" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:82  store i8 %test_samples_data_lo_81, i8* %a_data_assign_addr_82, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1540" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:338  %add_ln43_78 = add i23 %phi_mul, 80

]]></Node>
<StgValue><ssdm name="add_ln43_78"/></StgValue>
</operation>

<operation id="1541" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="64" op_0_bw="23">
<![CDATA[
:339  %zext_ln43_80 = zext i23 %add_ln43_78 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_80"/></StgValue>
</operation>

<operation id="1542" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:340  %train_samples_data_a_80 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_80

]]></Node>
<StgValue><ssdm name="train_samples_data_a_80"/></StgValue>
</operation>

<operation id="1543" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:341  %add_ln43_79 = add i23 %phi_mul, 81

]]></Node>
<StgValue><ssdm name="add_ln43_79"/></StgValue>
</operation>

<operation id="1544" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="64" op_0_bw="23">
<![CDATA[
:342  %zext_ln43_81 = zext i23 %add_ln43_79 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_81"/></StgValue>
</operation>

<operation id="1545" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:343  %train_samples_data_a_81 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_81

]]></Node>
<StgValue><ssdm name="train_samples_data_a_81"/></StgValue>
</operation>

<operation id="1546" st_id="92" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="8" op_0_bw="23">
<![CDATA[
:542  %train_samples_data_l_74 = load i8* %train_samples_data_a_74, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_74"/></StgValue>
</operation>

<operation id="1547" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:543  store i8 %train_samples_data_l_74, i8* %b_data_assign_addr_75, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1548" st_id="92" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="8" op_0_bw="23">
<![CDATA[
:544  %train_samples_data_l_75 = load i8* %train_samples_data_a_75, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_75"/></StgValue>
</operation>

<operation id="1549" st_id="92" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:545  store i8 %train_samples_data_l_75, i8* %b_data_assign_addr_76, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1550" st_id="92" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="8" op_0_bw="23">
<![CDATA[
:546  %train_samples_data_l_76 = load i8* %train_samples_data_a_76, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_76"/></StgValue>
</operation>

<operation id="1551" st_id="92" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="8" op_0_bw="23">
<![CDATA[
:548  %train_samples_data_l_77 = load i8* %train_samples_data_a_77, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_77"/></StgValue>
</operation>

<operation id="1552" st_id="92" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="8" op_0_bw="23">
<![CDATA[
:550  %train_samples_data_l_78 = load i8* %train_samples_data_a_78, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_78"/></StgValue>
</operation>

<operation id="1553" st_id="92" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="8" op_0_bw="23">
<![CDATA[
:552  %train_samples_data_l_79 = load i8* %train_samples_data_a_79, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_79"/></StgValue>
</operation>

<operation id="1554" st_id="92" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="8" op_0_bw="23">
<![CDATA[
:554  %train_samples_data_l_80 = load i8* %train_samples_data_a_80, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_80"/></StgValue>
</operation>

<operation id="1555" st_id="92" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="8" op_0_bw="23">
<![CDATA[
:556  %train_samples_data_l_81 = load i8* %train_samples_data_a_81, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_81"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1556" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:83  store i8 %test_samples_data_lo_82, i8* %a_data_assign_addr_83, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1557" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:84  store i8 %test_samples_data_lo_83, i8* %a_data_assign_addr_84, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1558" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:344  %add_ln43_80 = add i23 %phi_mul, 82

]]></Node>
<StgValue><ssdm name="add_ln43_80"/></StgValue>
</operation>

<operation id="1559" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="64" op_0_bw="23">
<![CDATA[
:345  %zext_ln43_82 = zext i23 %add_ln43_80 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_82"/></StgValue>
</operation>

<operation id="1560" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:346  %train_samples_data_a_82 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_82

]]></Node>
<StgValue><ssdm name="train_samples_data_a_82"/></StgValue>
</operation>

<operation id="1561" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:347  %add_ln43_81 = add i23 %phi_mul, 83

]]></Node>
<StgValue><ssdm name="add_ln43_81"/></StgValue>
</operation>

<operation id="1562" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="64" op_0_bw="23">
<![CDATA[
:348  %zext_ln43_83 = zext i23 %add_ln43_81 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_83"/></StgValue>
</operation>

<operation id="1563" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:349  %train_samples_data_a_83 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_83

]]></Node>
<StgValue><ssdm name="train_samples_data_a_83"/></StgValue>
</operation>

<operation id="1564" st_id="93" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="8" op_0_bw="23">
<![CDATA[
:546  %train_samples_data_l_76 = load i8* %train_samples_data_a_76, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_76"/></StgValue>
</operation>

<operation id="1565" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:547  store i8 %train_samples_data_l_76, i8* %b_data_assign_addr_77, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1566" st_id="93" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="8" op_0_bw="23">
<![CDATA[
:548  %train_samples_data_l_77 = load i8* %train_samples_data_a_77, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_77"/></StgValue>
</operation>

<operation id="1567" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:549  store i8 %train_samples_data_l_77, i8* %b_data_assign_addr_78, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1568" st_id="93" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="8" op_0_bw="23">
<![CDATA[
:550  %train_samples_data_l_78 = load i8* %train_samples_data_a_78, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_78"/></StgValue>
</operation>

<operation id="1569" st_id="93" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="8" op_0_bw="23">
<![CDATA[
:552  %train_samples_data_l_79 = load i8* %train_samples_data_a_79, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_79"/></StgValue>
</operation>

<operation id="1570" st_id="93" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="8" op_0_bw="23">
<![CDATA[
:554  %train_samples_data_l_80 = load i8* %train_samples_data_a_80, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_80"/></StgValue>
</operation>

<operation id="1571" st_id="93" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="8" op_0_bw="23">
<![CDATA[
:556  %train_samples_data_l_81 = load i8* %train_samples_data_a_81, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_81"/></StgValue>
</operation>

<operation id="1572" st_id="93" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="8" op_0_bw="23">
<![CDATA[
:558  %train_samples_data_l_82 = load i8* %train_samples_data_a_82, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_82"/></StgValue>
</operation>

<operation id="1573" st_id="93" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="8" op_0_bw="23">
<![CDATA[
:560  %train_samples_data_l_83 = load i8* %train_samples_data_a_83, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_83"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1574" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:85  store i8 %test_samples_data_lo_84, i8* %a_data_assign_addr_85, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1575" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:86  store i8 %test_samples_data_lo_85, i8* %a_data_assign_addr_86, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1576" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:350  %add_ln43_82 = add i23 %phi_mul, 84

]]></Node>
<StgValue><ssdm name="add_ln43_82"/></StgValue>
</operation>

<operation id="1577" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="64" op_0_bw="23">
<![CDATA[
:351  %zext_ln43_84 = zext i23 %add_ln43_82 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_84"/></StgValue>
</operation>

<operation id="1578" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:352  %train_samples_data_a_84 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_84

]]></Node>
<StgValue><ssdm name="train_samples_data_a_84"/></StgValue>
</operation>

<operation id="1579" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:353  %add_ln43_83 = add i23 %phi_mul, 85

]]></Node>
<StgValue><ssdm name="add_ln43_83"/></StgValue>
</operation>

<operation id="1580" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="64" op_0_bw="23">
<![CDATA[
:354  %zext_ln43_85 = zext i23 %add_ln43_83 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_85"/></StgValue>
</operation>

<operation id="1581" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:355  %train_samples_data_a_85 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_85

]]></Node>
<StgValue><ssdm name="train_samples_data_a_85"/></StgValue>
</operation>

<operation id="1582" st_id="94" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="8" op_0_bw="23">
<![CDATA[
:550  %train_samples_data_l_78 = load i8* %train_samples_data_a_78, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_78"/></StgValue>
</operation>

<operation id="1583" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:551  store i8 %train_samples_data_l_78, i8* %b_data_assign_addr_79, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1584" st_id="94" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="8" op_0_bw="23">
<![CDATA[
:552  %train_samples_data_l_79 = load i8* %train_samples_data_a_79, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_79"/></StgValue>
</operation>

<operation id="1585" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:553  store i8 %train_samples_data_l_79, i8* %b_data_assign_addr_80, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1586" st_id="94" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="8" op_0_bw="23">
<![CDATA[
:554  %train_samples_data_l_80 = load i8* %train_samples_data_a_80, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_80"/></StgValue>
</operation>

<operation id="1587" st_id="94" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="8" op_0_bw="23">
<![CDATA[
:556  %train_samples_data_l_81 = load i8* %train_samples_data_a_81, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_81"/></StgValue>
</operation>

<operation id="1588" st_id="94" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="8" op_0_bw="23">
<![CDATA[
:558  %train_samples_data_l_82 = load i8* %train_samples_data_a_82, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_82"/></StgValue>
</operation>

<operation id="1589" st_id="94" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="8" op_0_bw="23">
<![CDATA[
:560  %train_samples_data_l_83 = load i8* %train_samples_data_a_83, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_83"/></StgValue>
</operation>

<operation id="1590" st_id="94" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="8" op_0_bw="23">
<![CDATA[
:562  %train_samples_data_l_84 = load i8* %train_samples_data_a_84, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_84"/></StgValue>
</operation>

<operation id="1591" st_id="94" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="8" op_0_bw="23">
<![CDATA[
:564  %train_samples_data_l_85 = load i8* %train_samples_data_a_85, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_85"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1592" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:87  store i8 %test_samples_data_lo_86, i8* %a_data_assign_addr_87, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1593" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:88  store i8 %test_samples_data_lo_87, i8* %a_data_assign_addr_88, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1594" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:356  %add_ln43_84 = add i23 %phi_mul, 86

]]></Node>
<StgValue><ssdm name="add_ln43_84"/></StgValue>
</operation>

<operation id="1595" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="64" op_0_bw="23">
<![CDATA[
:357  %zext_ln43_86 = zext i23 %add_ln43_84 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_86"/></StgValue>
</operation>

<operation id="1596" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:358  %train_samples_data_a_86 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_86

]]></Node>
<StgValue><ssdm name="train_samples_data_a_86"/></StgValue>
</operation>

<operation id="1597" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:359  %add_ln43_85 = add i23 %phi_mul, 87

]]></Node>
<StgValue><ssdm name="add_ln43_85"/></StgValue>
</operation>

<operation id="1598" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="64" op_0_bw="23">
<![CDATA[
:360  %zext_ln43_87 = zext i23 %add_ln43_85 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_87"/></StgValue>
</operation>

<operation id="1599" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:361  %train_samples_data_a_87 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_87

]]></Node>
<StgValue><ssdm name="train_samples_data_a_87"/></StgValue>
</operation>

<operation id="1600" st_id="95" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="8" op_0_bw="23">
<![CDATA[
:554  %train_samples_data_l_80 = load i8* %train_samples_data_a_80, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_80"/></StgValue>
</operation>

<operation id="1601" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:555  store i8 %train_samples_data_l_80, i8* %b_data_assign_addr_81, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1602" st_id="95" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="8" op_0_bw="23">
<![CDATA[
:556  %train_samples_data_l_81 = load i8* %train_samples_data_a_81, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_81"/></StgValue>
</operation>

<operation id="1603" st_id="95" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:557  store i8 %train_samples_data_l_81, i8* %b_data_assign_addr_82, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1604" st_id="95" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="8" op_0_bw="23">
<![CDATA[
:558  %train_samples_data_l_82 = load i8* %train_samples_data_a_82, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_82"/></StgValue>
</operation>

<operation id="1605" st_id="95" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="8" op_0_bw="23">
<![CDATA[
:560  %train_samples_data_l_83 = load i8* %train_samples_data_a_83, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_83"/></StgValue>
</operation>

<operation id="1606" st_id="95" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="8" op_0_bw="23">
<![CDATA[
:562  %train_samples_data_l_84 = load i8* %train_samples_data_a_84, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_84"/></StgValue>
</operation>

<operation id="1607" st_id="95" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="8" op_0_bw="23">
<![CDATA[
:564  %train_samples_data_l_85 = load i8* %train_samples_data_a_85, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_85"/></StgValue>
</operation>

<operation id="1608" st_id="95" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="8" op_0_bw="23">
<![CDATA[
:566  %train_samples_data_l_86 = load i8* %train_samples_data_a_86, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_86"/></StgValue>
</operation>

<operation id="1609" st_id="95" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="8" op_0_bw="23">
<![CDATA[
:568  %train_samples_data_l_87 = load i8* %train_samples_data_a_87, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_87"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1610" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:89  store i8 %test_samples_data_lo_88, i8* %a_data_assign_addr_89, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1611" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:90  store i8 %test_samples_data_lo_89, i8* %a_data_assign_addr_90, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1612" st_id="96" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:362  %add_ln43_86 = add i23 %phi_mul, 88

]]></Node>
<StgValue><ssdm name="add_ln43_86"/></StgValue>
</operation>

<operation id="1613" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="64" op_0_bw="23">
<![CDATA[
:363  %zext_ln43_88 = zext i23 %add_ln43_86 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_88"/></StgValue>
</operation>

<operation id="1614" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:364  %train_samples_data_a_88 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_88

]]></Node>
<StgValue><ssdm name="train_samples_data_a_88"/></StgValue>
</operation>

<operation id="1615" st_id="96" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:365  %add_ln43_87 = add i23 %phi_mul, 89

]]></Node>
<StgValue><ssdm name="add_ln43_87"/></StgValue>
</operation>

<operation id="1616" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="64" op_0_bw="23">
<![CDATA[
:366  %zext_ln43_89 = zext i23 %add_ln43_87 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_89"/></StgValue>
</operation>

<operation id="1617" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:367  %train_samples_data_a_89 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_89

]]></Node>
<StgValue><ssdm name="train_samples_data_a_89"/></StgValue>
</operation>

<operation id="1618" st_id="96" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="8" op_0_bw="23">
<![CDATA[
:558  %train_samples_data_l_82 = load i8* %train_samples_data_a_82, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_82"/></StgValue>
</operation>

<operation id="1619" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:559  store i8 %train_samples_data_l_82, i8* %b_data_assign_addr_83, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1620" st_id="96" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="8" op_0_bw="23">
<![CDATA[
:560  %train_samples_data_l_83 = load i8* %train_samples_data_a_83, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_83"/></StgValue>
</operation>

<operation id="1621" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:561  store i8 %train_samples_data_l_83, i8* %b_data_assign_addr_84, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1622" st_id="96" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="8" op_0_bw="23">
<![CDATA[
:562  %train_samples_data_l_84 = load i8* %train_samples_data_a_84, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_84"/></StgValue>
</operation>

<operation id="1623" st_id="96" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="8" op_0_bw="23">
<![CDATA[
:564  %train_samples_data_l_85 = load i8* %train_samples_data_a_85, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_85"/></StgValue>
</operation>

<operation id="1624" st_id="96" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="8" op_0_bw="23">
<![CDATA[
:566  %train_samples_data_l_86 = load i8* %train_samples_data_a_86, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_86"/></StgValue>
</operation>

<operation id="1625" st_id="96" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="8" op_0_bw="23">
<![CDATA[
:568  %train_samples_data_l_87 = load i8* %train_samples_data_a_87, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_87"/></StgValue>
</operation>

<operation id="1626" st_id="96" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="8" op_0_bw="23">
<![CDATA[
:570  %train_samples_data_l_88 = load i8* %train_samples_data_a_88, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_88"/></StgValue>
</operation>

<operation id="1627" st_id="96" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="8" op_0_bw="23">
<![CDATA[
:572  %train_samples_data_l_89 = load i8* %train_samples_data_a_89, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_89"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1628" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:91  store i8 %test_samples_data_lo_90, i8* %a_data_assign_addr_91, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1629" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:92  store i8 %test_samples_data_lo_91, i8* %a_data_assign_addr_92, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1630" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:368  %add_ln43_88 = add i23 %phi_mul, 90

]]></Node>
<StgValue><ssdm name="add_ln43_88"/></StgValue>
</operation>

<operation id="1631" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="64" op_0_bw="23">
<![CDATA[
:369  %zext_ln43_90 = zext i23 %add_ln43_88 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_90"/></StgValue>
</operation>

<operation id="1632" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:370  %train_samples_data_a_90 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_90

]]></Node>
<StgValue><ssdm name="train_samples_data_a_90"/></StgValue>
</operation>

<operation id="1633" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:371  %add_ln43_89 = add i23 %phi_mul, 91

]]></Node>
<StgValue><ssdm name="add_ln43_89"/></StgValue>
</operation>

<operation id="1634" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="64" op_0_bw="23">
<![CDATA[
:372  %zext_ln43_91 = zext i23 %add_ln43_89 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_91"/></StgValue>
</operation>

<operation id="1635" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:373  %train_samples_data_a_91 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_91

]]></Node>
<StgValue><ssdm name="train_samples_data_a_91"/></StgValue>
</operation>

<operation id="1636" st_id="97" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="8" op_0_bw="23">
<![CDATA[
:562  %train_samples_data_l_84 = load i8* %train_samples_data_a_84, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_84"/></StgValue>
</operation>

<operation id="1637" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:563  store i8 %train_samples_data_l_84, i8* %b_data_assign_addr_85, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1638" st_id="97" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="8" op_0_bw="23">
<![CDATA[
:564  %train_samples_data_l_85 = load i8* %train_samples_data_a_85, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_85"/></StgValue>
</operation>

<operation id="1639" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:565  store i8 %train_samples_data_l_85, i8* %b_data_assign_addr_86, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1640" st_id="97" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="8" op_0_bw="23">
<![CDATA[
:566  %train_samples_data_l_86 = load i8* %train_samples_data_a_86, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_86"/></StgValue>
</operation>

<operation id="1641" st_id="97" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="8" op_0_bw="23">
<![CDATA[
:568  %train_samples_data_l_87 = load i8* %train_samples_data_a_87, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_87"/></StgValue>
</operation>

<operation id="1642" st_id="97" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="8" op_0_bw="23">
<![CDATA[
:570  %train_samples_data_l_88 = load i8* %train_samples_data_a_88, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_88"/></StgValue>
</operation>

<operation id="1643" st_id="97" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="8" op_0_bw="23">
<![CDATA[
:572  %train_samples_data_l_89 = load i8* %train_samples_data_a_89, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_89"/></StgValue>
</operation>

<operation id="1644" st_id="97" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="8" op_0_bw="23">
<![CDATA[
:574  %train_samples_data_l_90 = load i8* %train_samples_data_a_90, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_90"/></StgValue>
</operation>

<operation id="1645" st_id="97" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="8" op_0_bw="23">
<![CDATA[
:576  %train_samples_data_l_91 = load i8* %train_samples_data_a_91, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_91"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1646" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:93  store i8 %test_samples_data_lo_92, i8* %a_data_assign_addr_93, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1647" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:94  store i8 %test_samples_data_lo_93, i8* %a_data_assign_addr_94, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1648" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:374  %add_ln43_90 = add i23 %phi_mul, 92

]]></Node>
<StgValue><ssdm name="add_ln43_90"/></StgValue>
</operation>

<operation id="1649" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="64" op_0_bw="23">
<![CDATA[
:375  %zext_ln43_92 = zext i23 %add_ln43_90 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_92"/></StgValue>
</operation>

<operation id="1650" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:376  %train_samples_data_a_92 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_92

]]></Node>
<StgValue><ssdm name="train_samples_data_a_92"/></StgValue>
</operation>

<operation id="1651" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:377  %add_ln43_91 = add i23 %phi_mul, 93

]]></Node>
<StgValue><ssdm name="add_ln43_91"/></StgValue>
</operation>

<operation id="1652" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="64" op_0_bw="23">
<![CDATA[
:378  %zext_ln43_93 = zext i23 %add_ln43_91 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_93"/></StgValue>
</operation>

<operation id="1653" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:379  %train_samples_data_a_93 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_93

]]></Node>
<StgValue><ssdm name="train_samples_data_a_93"/></StgValue>
</operation>

<operation id="1654" st_id="98" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="8" op_0_bw="23">
<![CDATA[
:566  %train_samples_data_l_86 = load i8* %train_samples_data_a_86, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_86"/></StgValue>
</operation>

<operation id="1655" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:567  store i8 %train_samples_data_l_86, i8* %b_data_assign_addr_87, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1656" st_id="98" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="8" op_0_bw="23">
<![CDATA[
:568  %train_samples_data_l_87 = load i8* %train_samples_data_a_87, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_87"/></StgValue>
</operation>

<operation id="1657" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:569  store i8 %train_samples_data_l_87, i8* %b_data_assign_addr_88, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1658" st_id="98" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="8" op_0_bw="23">
<![CDATA[
:570  %train_samples_data_l_88 = load i8* %train_samples_data_a_88, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_88"/></StgValue>
</operation>

<operation id="1659" st_id="98" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="8" op_0_bw="23">
<![CDATA[
:572  %train_samples_data_l_89 = load i8* %train_samples_data_a_89, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_89"/></StgValue>
</operation>

<operation id="1660" st_id="98" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="8" op_0_bw="23">
<![CDATA[
:574  %train_samples_data_l_90 = load i8* %train_samples_data_a_90, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_90"/></StgValue>
</operation>

<operation id="1661" st_id="98" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="8" op_0_bw="23">
<![CDATA[
:576  %train_samples_data_l_91 = load i8* %train_samples_data_a_91, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_91"/></StgValue>
</operation>

<operation id="1662" st_id="98" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="8" op_0_bw="23">
<![CDATA[
:578  %train_samples_data_l_92 = load i8* %train_samples_data_a_92, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_92"/></StgValue>
</operation>

<operation id="1663" st_id="98" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="8" op_0_bw="23">
<![CDATA[
:580  %train_samples_data_l_93 = load i8* %train_samples_data_a_93, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_93"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1664" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:95  store i8 %test_samples_data_lo_94, i8* %a_data_assign_addr_95, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1665" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:96  store i8 %test_samples_data_lo_95, i8* %a_data_assign_addr_96, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1666" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:380  %add_ln43_92 = add i23 %phi_mul, 94

]]></Node>
<StgValue><ssdm name="add_ln43_92"/></StgValue>
</operation>

<operation id="1667" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="64" op_0_bw="23">
<![CDATA[
:381  %zext_ln43_94 = zext i23 %add_ln43_92 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_94"/></StgValue>
</operation>

<operation id="1668" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:382  %train_samples_data_a_94 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_94

]]></Node>
<StgValue><ssdm name="train_samples_data_a_94"/></StgValue>
</operation>

<operation id="1669" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:383  %add_ln43_93 = add i23 %phi_mul, 95

]]></Node>
<StgValue><ssdm name="add_ln43_93"/></StgValue>
</operation>

<operation id="1670" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="64" op_0_bw="23">
<![CDATA[
:384  %zext_ln43_95 = zext i23 %add_ln43_93 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_95"/></StgValue>
</operation>

<operation id="1671" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:385  %train_samples_data_a_95 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_95

]]></Node>
<StgValue><ssdm name="train_samples_data_a_95"/></StgValue>
</operation>

<operation id="1672" st_id="99" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="8" op_0_bw="23">
<![CDATA[
:570  %train_samples_data_l_88 = load i8* %train_samples_data_a_88, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_88"/></StgValue>
</operation>

<operation id="1673" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:571  store i8 %train_samples_data_l_88, i8* %b_data_assign_addr_89, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1674" st_id="99" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="8" op_0_bw="23">
<![CDATA[
:572  %train_samples_data_l_89 = load i8* %train_samples_data_a_89, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_89"/></StgValue>
</operation>

<operation id="1675" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:573  store i8 %train_samples_data_l_89, i8* %b_data_assign_addr_90, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1676" st_id="99" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="8" op_0_bw="23">
<![CDATA[
:574  %train_samples_data_l_90 = load i8* %train_samples_data_a_90, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_90"/></StgValue>
</operation>

<operation id="1677" st_id="99" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="8" op_0_bw="23">
<![CDATA[
:576  %train_samples_data_l_91 = load i8* %train_samples_data_a_91, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_91"/></StgValue>
</operation>

<operation id="1678" st_id="99" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="8" op_0_bw="23">
<![CDATA[
:578  %train_samples_data_l_92 = load i8* %train_samples_data_a_92, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_92"/></StgValue>
</operation>

<operation id="1679" st_id="99" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="8" op_0_bw="23">
<![CDATA[
:580  %train_samples_data_l_93 = load i8* %train_samples_data_a_93, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_93"/></StgValue>
</operation>

<operation id="1680" st_id="99" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="8" op_0_bw="23">
<![CDATA[
:582  %train_samples_data_l_94 = load i8* %train_samples_data_a_94, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_94"/></StgValue>
</operation>

<operation id="1681" st_id="99" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="8" op_0_bw="23">
<![CDATA[
:584  %train_samples_data_l_95 = load i8* %train_samples_data_a_95, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_95"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1682" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:97  store i8 %test_samples_data_lo_96, i8* %a_data_assign_addr_97, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1683" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:98  store i8 %test_samples_data_lo_97, i8* %a_data_assign_addr_98, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1684" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:386  %add_ln43_94 = add i23 %phi_mul, 96

]]></Node>
<StgValue><ssdm name="add_ln43_94"/></StgValue>
</operation>

<operation id="1685" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="64" op_0_bw="23">
<![CDATA[
:387  %zext_ln43_96 = zext i23 %add_ln43_94 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_96"/></StgValue>
</operation>

<operation id="1686" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:388  %train_samples_data_a_96 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_96

]]></Node>
<StgValue><ssdm name="train_samples_data_a_96"/></StgValue>
</operation>

<operation id="1687" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:389  %add_ln43_95 = add i23 %phi_mul, 97

]]></Node>
<StgValue><ssdm name="add_ln43_95"/></StgValue>
</operation>

<operation id="1688" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="64" op_0_bw="23">
<![CDATA[
:390  %zext_ln43_97 = zext i23 %add_ln43_95 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_97"/></StgValue>
</operation>

<operation id="1689" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="23" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:391  %train_samples_data_a_97 = getelementptr [5880000 x i8]* %train_samples_data, i64 0, i64 %zext_ln43_97

]]></Node>
<StgValue><ssdm name="train_samples_data_a_97"/></StgValue>
</operation>

<operation id="1690" st_id="100" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="8" op_0_bw="23">
<![CDATA[
:574  %train_samples_data_l_90 = load i8* %train_samples_data_a_90, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_90"/></StgValue>
</operation>

<operation id="1691" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:575  store i8 %train_samples_data_l_90, i8* %b_data_assign_addr_91, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1692" st_id="100" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="8" op_0_bw="23">
<![CDATA[
:576  %train_samples_data_l_91 = load i8* %train_samples_data_a_91, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_91"/></StgValue>
</operation>

<operation id="1693" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:577  store i8 %train_samples_data_l_91, i8* %b_data_assign_addr_92, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1694" st_id="100" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="8" op_0_bw="23">
<![CDATA[
:578  %train_samples_data_l_92 = load i8* %train_samples_data_a_92, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_92"/></StgValue>
</operation>

<operation id="1695" st_id="100" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="8" op_0_bw="23">
<![CDATA[
:580  %train_samples_data_l_93 = load i8* %train_samples_data_a_93, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_93"/></StgValue>
</operation>

<operation id="1696" st_id="100" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="8" op_0_bw="23">
<![CDATA[
:582  %train_samples_data_l_94 = load i8* %train_samples_data_a_94, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_94"/></StgValue>
</operation>

<operation id="1697" st_id="100" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="8" op_0_bw="23">
<![CDATA[
:584  %train_samples_data_l_95 = load i8* %train_samples_data_a_95, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_95"/></StgValue>
</operation>

<operation id="1698" st_id="100" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="8" op_0_bw="23">
<![CDATA[
:586  %train_samples_data_l_96 = load i8* %train_samples_data_a_96, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_96"/></StgValue>
</operation>

<operation id="1699" st_id="100" stage="4" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="8" op_0_bw="23">
<![CDATA[
:588  %train_samples_data_l_97 = load i8* %train_samples_data_a_97, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_97"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1700" st_id="101" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="8" op_0_bw="23">
<![CDATA[
:578  %train_samples_data_l_92 = load i8* %train_samples_data_a_92, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_92"/></StgValue>
</operation>

<operation id="1701" st_id="101" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:579  store i8 %train_samples_data_l_92, i8* %b_data_assign_addr_93, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1702" st_id="101" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="8" op_0_bw="23">
<![CDATA[
:580  %train_samples_data_l_93 = load i8* %train_samples_data_a_93, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_93"/></StgValue>
</operation>

<operation id="1703" st_id="101" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:581  store i8 %train_samples_data_l_93, i8* %b_data_assign_addr_94, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1704" st_id="101" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="8" op_0_bw="23">
<![CDATA[
:582  %train_samples_data_l_94 = load i8* %train_samples_data_a_94, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_94"/></StgValue>
</operation>

<operation id="1705" st_id="101" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="8" op_0_bw="23">
<![CDATA[
:584  %train_samples_data_l_95 = load i8* %train_samples_data_a_95, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_95"/></StgValue>
</operation>

<operation id="1706" st_id="101" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="8" op_0_bw="23">
<![CDATA[
:586  %train_samples_data_l_96 = load i8* %train_samples_data_a_96, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_96"/></StgValue>
</operation>

<operation id="1707" st_id="101" stage="3" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="8" op_0_bw="23">
<![CDATA[
:588  %train_samples_data_l_97 = load i8* %train_samples_data_a_97, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_97"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1708" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="64" op_0_bw="16">
<![CDATA[
:99  %zext_ln43 = zext i16 %j_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</operation>

<operation id="1709" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:392  %train_samples_label_s = getelementptr [60000 x i8]* %train_samples_label, i64 0, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="train_samples_label_s"/></StgValue>
</operation>

<operation id="1710" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="8" op_0_bw="16">
<![CDATA[
:393  %train_samples_label_1 = load i8* %train_samples_label_s, align 1

]]></Node>
<StgValue><ssdm name="train_samples_label_1"/></StgValue>
</operation>

<operation id="1711" st_id="102" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="8" op_0_bw="23">
<![CDATA[
:582  %train_samples_data_l_94 = load i8* %train_samples_data_a_94, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_94"/></StgValue>
</operation>

<operation id="1712" st_id="102" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:583  store i8 %train_samples_data_l_94, i8* %b_data_assign_addr_95, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1713" st_id="102" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="8" op_0_bw="23">
<![CDATA[
:584  %train_samples_data_l_95 = load i8* %train_samples_data_a_95, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_95"/></StgValue>
</operation>

<operation id="1714" st_id="102" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:585  store i8 %train_samples_data_l_95, i8* %b_data_assign_addr_96, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1715" st_id="102" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="8" op_0_bw="23">
<![CDATA[
:586  %train_samples_data_l_96 = load i8* %train_samples_data_a_96, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_96"/></StgValue>
</operation>

<operation id="1716" st_id="102" stage="2" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="8" op_0_bw="23">
<![CDATA[
:588  %train_samples_data_l_97 = load i8* %train_samples_data_a_97, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_97"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1717" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln42"/></StgValue>
</operation>

<operation id="1718" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="8" op_0_bw="16">
<![CDATA[
:393  %train_samples_label_1 = load i8* %train_samples_label_s, align 1

]]></Node>
<StgValue><ssdm name="train_samples_label_1"/></StgValue>
</operation>

<operation id="1719" st_id="103" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="8" op_0_bw="23">
<![CDATA[
:586  %train_samples_data_l_96 = load i8* %train_samples_data_a_96, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_96"/></StgValue>
</operation>

<operation id="1720" st_id="103" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:587  store i8 %train_samples_data_l_96, i8* %b_data_assign_addr_97, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1721" st_id="103" stage="1" lat="4">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="8" op_0_bw="23">
<![CDATA[
:588  %train_samples_data_l_97 = load i8* %train_samples_data_a_97, align 1

]]></Node>
<StgValue><ssdm name="train_samples_data_l_97"/></StgValue>
</operation>

<operation id="1722" st_id="103" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:589  store i8 %train_samples_data_l_97, i8* %b_data_assign_addr_98, align 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1723" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="0" op_0_bw="0">
<![CDATA[
:590  br label %4

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1724" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %i_0_i = phi i7 [ 0, %3 ], [ %i, %5 ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="1725" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:1  %distance_0_i = phi i10 [ 0, %3 ], [ %distance, %5 ]

]]></Node>
<StgValue><ssdm name="distance_0_i"/></StgValue>
</operation>

<operation id="1726" st_id="104" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %icmp_ln86 = icmp eq i7 %i_0_i, -30

]]></Node>
<StgValue><ssdm name="icmp_ln86"/></StgValue>
</operation>

<operation id="1727" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 98, i64 98, i64 98)

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="1728" st_id="104" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %i = add i7 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="1729" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln86, label %calculate_distance.exit, label %5

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="1730" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="64" op_0_bw="7">
<![CDATA[
:1  %zext_ln87 = zext i7 %i_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln87"/></StgValue>
</operation>

<operation id="1731" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %a_data_assign_addr = getelementptr [98 x i8]* %a_data_assign, i64 0, i64 %zext_ln87

]]></Node>
<StgValue><ssdm name="a_data_assign_addr"/></StgValue>
</operation>

<operation id="1732" st_id="104" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="8" op_0_bw="7">
<![CDATA[
:3  %a_data_assign_load = load i8* %a_data_assign_addr, align 1

]]></Node>
<StgValue><ssdm name="a_data_assign_load"/></StgValue>
</operation>

<operation id="1733" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %b_data_assign_addr = getelementptr [98 x i8]* %b_data_assign, i64 0, i64 %zext_ln87

]]></Node>
<StgValue><ssdm name="b_data_assign_addr"/></StgValue>
</operation>

<operation id="1734" st_id="104" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="8" op_0_bw="7">
<![CDATA[
:5  %b_data_assign_load = load i8* %b_data_assign_addr, align 1

]]></Node>
<StgValue><ssdm name="b_data_assign_load"/></StgValue>
</operation>

<operation id="1735" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="32" op_0_bw="10">
<![CDATA[
calculate_distance.exit:0  %zext_ln86 = zext i10 %distance_0_i to i32

]]></Node>
<StgValue><ssdm name="zext_ln86"/></StgValue>
</operation>

<operation id="1736" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
calculate_distance.exit:1  %distances_0_addr = getelementptr [60000 x i32]* %distances_0, i64 0, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="distances_0_addr"/></StgValue>
</operation>

<operation id="1737" st_id="104" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
calculate_distance.exit:2  store i32 %zext_ln86, i32* %distances_0_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="1738" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="32" op_0_bw="8">
<![CDATA[
calculate_distance.exit:3  %sext_ln44 = sext i8 %train_samples_label_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln44"/></StgValue>
</operation>

<operation id="1739" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
calculate_distance.exit:4  %distances_1_addr = getelementptr [60000 x i32]* %distances_1, i64 0, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="distances_1_addr"/></StgValue>
</operation>

<operation id="1740" st_id="104" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
calculate_distance.exit:5  store i32 %sext_ln44, i32* %distances_1_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="1741" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="0" op_0_bw="0">
<![CDATA[
calculate_distance.exit:6  br label %2

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1742" st_id="105" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="8" op_0_bw="7">
<![CDATA[
:3  %a_data_assign_load = load i8* %a_data_assign_addr, align 1

]]></Node>
<StgValue><ssdm name="a_data_assign_load"/></StgValue>
</operation>

<operation id="1743" st_id="105" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="8" op_0_bw="7">
<![CDATA[
:5  %b_data_assign_load = load i8* %b_data_assign_addr, align 1

]]></Node>
<StgValue><ssdm name="b_data_assign_load"/></StgValue>
</operation>

<operation id="1744" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %xor_ln87 = xor i8 %b_data_assign_load, %a_data_assign_load

]]></Node>
<StgValue><ssdm name="xor_ln87"/></StgValue>
</operation>

<operation id="1745" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="64" op_0_bw="8">
<![CDATA[
:7  %zext_ln87_1 = zext i8 %xor_ln87 to i64

]]></Node>
<StgValue><ssdm name="zext_ln87_1"/></StgValue>
</operation>

<operation id="1746" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="8" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %bitcount_addr = getelementptr [256 x i4]* @bitcount, i64 0, i64 %zext_ln87_1

]]></Node>
<StgValue><ssdm name="bitcount_addr"/></StgValue>
</operation>

<operation id="1747" st_id="105" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="4" op_0_bw="8">
<![CDATA[
:9  %bitcount_load = load i4* %bitcount_addr, align 1

]]></Node>
<StgValue><ssdm name="bitcount_load"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1748" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln87"/></StgValue>
</operation>

<operation id="1749" st_id="106" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="4" op_0_bw="8">
<![CDATA[
:9  %bitcount_load = load i4* %bitcount_addr, align 1

]]></Node>
<StgValue><ssdm name="bitcount_load"/></StgValue>
</operation>

<operation id="1750" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="10" op_0_bw="4">
<![CDATA[
:10  %zext_ln87_2 = zext i4 %bitcount_load to i10

]]></Node>
<StgValue><ssdm name="zext_ln87_2"/></StgValue>
</operation>

<operation id="1751" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:11  %distance = add i10 %zext_ln87_2, %distance_0_i

]]></Node>
<StgValue><ssdm name="distance"/></StgValue>
</operation>

<operation id="1752" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %4

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1753" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader406:0  %curr_size_0_i = phi i32 [ %curr_size, %size_loop_end ], [ 1, %.preheader406.preheader ]

]]></Node>
<StgValue><ssdm name="curr_size_0_i"/></StgValue>
</operation>

<operation id="1754" st_id="107" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader406:1  %icmp_ln22 = icmp sgt i32 %curr_size_0_i, 59999

]]></Node>
<StgValue><ssdm name="icmp_ln22"/></StgValue>
</operation>

<operation id="1755" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader406:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="1756" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader406:3  br i1 %icmp_ln22, label %mergeSort.exit.preheader, label %size_loop_begin

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="1757" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
size_loop_begin:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln23"/></StgValue>
</operation>

<operation id="1758" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
size_loop_begin:1  %tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="1759" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
size_loop_begin:2  %curr_size = shl i32 %curr_size_0_i, 1

]]></Node>
<StgValue><ssdm name="curr_size"/></StgValue>
</operation>

<operation id="1760" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="0" op_0_bw="0">
<![CDATA[
size_loop_begin:3  br label %6

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="1761" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="0" op_0_bw="0">
<![CDATA[
mergeSort.exit.preheader:0  br label %mergeSort.exit

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1762" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %left_start_0_i = phi i32 [ 0, %size_loop_begin ], [ %left_start, %7 ]

]]></Node>
<StgValue><ssdm name="left_start_0_i"/></StgValue>
</operation>

<operation id="1763" st_id="108" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln26 = icmp slt i32 %left_start_0_i, 59999

]]></Node>
<StgValue><ssdm name="icmp_ln26"/></StgValue>
</operation>

<operation id="1764" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln26, label %7, label %size_loop_end

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="1765" st_id="108" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln30 = add i32 %left_start_0_i, -1

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="1766" st_id="108" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln30_1 = add i32 %add_ln30, %curr_size_0_i

]]></Node>
<StgValue><ssdm name="add_ln30_1"/></StgValue>
</operation>

<operation id="1767" st_id="108" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %icmp_ln8 = icmp slt i32 %add_ln30_1, 59999

]]></Node>
<StgValue><ssdm name="icmp_ln8"/></StgValue>
</operation>

<operation id="1768" st_id="108" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %mid = select i1 %icmp_ln8, i32 %add_ln30_1, i32 59999

]]></Node>
<StgValue><ssdm name="mid"/></StgValue>
</operation>

<operation id="1769" st_id="108" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %add_ln32 = add i32 %add_ln30, %curr_size

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="1770" st_id="108" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %icmp_ln8_1 = icmp slt i32 %add_ln32, 59999

]]></Node>
<StgValue><ssdm name="icmp_ln8_1"/></StgValue>
</operation>

<operation id="1771" st_id="108" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %right_end = select i1 %icmp_ln8_1, i32 %add_ln32, i32 59999

]]></Node>
<StgValue><ssdm name="right_end"/></StgValue>
</operation>

<operation id="1772" st_id="108" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:8  call fastcc void @merge([60000 x i32]* %distances_0, [60000 x i32]* %distances_1, i32 %left_start_0_i, i32 %mid, i32 %right_end)

]]></Node>
<StgValue><ssdm name="call_ln35"/></StgValue>
</operation>

<operation id="1773" st_id="108" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %left_start = add nsw i32 %curr_size, %left_start_0_i

]]></Node>
<StgValue><ssdm name="left_start"/></StgValue>
</operation>

<operation id="1774" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
size_loop_end:0  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str5, i32 %tmp_i)

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="1775" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="0" op_0_bw="0">
<![CDATA[
size_loop_end:1  br label %.preheader406

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1776" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln27"/></StgValue>
</operation>

<operation id="1777" st_id="109" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
:8  call fastcc void @merge([60000 x i32]* %distances_0, [60000 x i32]* %distances_1, i32 %left_start_0_i, i32 %mid, i32 %right_end)

]]></Node>
<StgValue><ssdm name="call_ln35"/></StgValue>
</operation>

<operation id="1778" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %6

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1779" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
mergeSort.exit:0  %j1_0 = phi i4 [ %j_5, %8 ], [ 0, %mergeSort.exit.preheader ]

]]></Node>
<StgValue><ssdm name="j1_0"/></StgValue>
</operation>

<operation id="1780" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
mergeSort.exit:1  %icmp_ln57 = icmp eq i4 %j1_0, -6

]]></Node>
<StgValue><ssdm name="icmp_ln57"/></StgValue>
</operation>

<operation id="1781" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
mergeSort.exit:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="1782" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
mergeSort.exit:3  %j_5 = add i4 %j1_0, 1

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="1783" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
mergeSort.exit:4  br i1 %icmp_ln57, label %.preheader.preheader, label %8

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="1784" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln58"/></StgValue>
</operation>

<operation id="1785" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="64" op_0_bw="4">
<![CDATA[
:1  %zext_ln58 = zext i4 %j1_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln58"/></StgValue>
</operation>

<operation id="1786" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %freq_addr = getelementptr inbounds [10 x i32]* %freq, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="freq_addr"/></StgValue>
</operation>

<operation id="1787" st_id="110" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:3  store i32 0, i32* %freq_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="1788" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %mergeSort.exit

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="1789" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1790" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:0  %max_freq_0 = phi i32 [ %select_ln66, %._crit_edge ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="max_freq_0"/></StgValue>
</operation>

<operation id="1791" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:1  %most_freq_0 = phi i32 [ %select_ln66_1, %._crit_edge ], [ -1, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="most_freq_0"/></StgValue>
</operation>

<operation id="1792" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
.preheader:2  %j2_0 = phi i31 [ %j_6, %._crit_edge ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j2_0"/></StgValue>
</operation>

<operation id="1793" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="32" op_0_bw="31">
<![CDATA[
.preheader:3  %zext_ln62 = zext i31 %j2_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln62"/></StgValue>
</operation>

<operation id="1794" st_id="111" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:4  %icmp_ln62 = icmp slt i32 %zext_ln62, %k_read

]]></Node>
<StgValue><ssdm name="icmp_ln62"/></StgValue>
</operation>

<operation id="1795" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader:5  %j_6 = add i31 %j2_0, 1

]]></Node>
<StgValue><ssdm name="j_6"/></StgValue>
</operation>

<operation id="1796" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:6  br i1 %icmp_ln62, label %._crit_edge, label %testing_loop_end

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>

<operation id="1797" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="64" op_0_bw="31">
<![CDATA[
._crit_edge:1  %zext_ln64 = zext i31 %j2_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln64"/></StgValue>
</operation>

<operation id="1798" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:2  %distances_1_addr_1 = getelementptr [60000 x i32]* %distances_1, i64 0, i64 %zext_ln64

]]></Node>
<StgValue><ssdm name="distances_1_addr_1"/></StgValue>
</operation>

<operation id="1799" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="32" op_0_bw="16">
<![CDATA[
._crit_edge:3  %most_freq = load i32* %distances_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="most_freq"/></StgValue>
</operation>

<operation id="1800" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="32" op_0_bw="8">
<![CDATA[
testing_loop_end:0  %sext_ln74 = sext i8 %test_sample_label to i32

]]></Node>
<StgValue><ssdm name="sext_ln74"/></StgValue>
</operation>

<operation id="1801" st_id="111" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
testing_loop_end:1  %icmp_ln74 = icmp eq i32 %sext_ln74, %most_freq_0

]]></Node>
<StgValue><ssdm name="icmp_ln74"/></StgValue>
</operation>

<operation id="1802" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
testing_loop_end:2  %num_matches = add nsw i32 %num_matches_0, 1

]]></Node>
<StgValue><ssdm name="num_matches"/></StgValue>
</operation>

<operation id="1803" st_id="111" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
testing_loop_end:3  %select_ln74 = select i1 %icmp_ln74, i32 %num_matches, i32 %num_matches_0

]]></Node>
<StgValue><ssdm name="select_ln74"/></StgValue>
</operation>

<operation id="1804" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
testing_loop_end:4  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="1805" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="0" op_0_bw="0">
<![CDATA[
testing_loop_end:5  br label %1

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1806" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="32" op_0_bw="16">
<![CDATA[
._crit_edge:3  %most_freq = load i32* %distances_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="most_freq"/></StgValue>
</operation>

<operation id="1807" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:4  %sext_ln65 = sext i32 %most_freq to i64

]]></Node>
<StgValue><ssdm name="sext_ln65"/></StgValue>
</operation>

<operation id="1808" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:5  %freq_addr_1 = getelementptr inbounds [10 x i32]* %freq, i64 0, i64 %sext_ln65

]]></Node>
<StgValue><ssdm name="freq_addr_1"/></StgValue>
</operation>

<operation id="1809" st_id="112" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge:6  %freq_load = load i32* %freq_addr_1, align 4

]]></Node>
<StgValue><ssdm name="freq_load"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1810" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln63"/></StgValue>
</operation>

<operation id="1811" st_id="113" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge:6  %freq_load = load i32* %freq_addr_1, align 4

]]></Node>
<StgValue><ssdm name="freq_load"/></StgValue>
</operation>

<operation id="1812" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:7  %max_freq = add nsw i32 %freq_load, 1

]]></Node>
<StgValue><ssdm name="max_freq"/></StgValue>
</operation>

<operation id="1813" st_id="113" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
._crit_edge:8  store i32 %max_freq, i32* %freq_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1814" st_id="113" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:9  %icmp_ln66 = icmp sgt i32 %max_freq, %max_freq_0

]]></Node>
<StgValue><ssdm name="icmp_ln66"/></StgValue>
</operation>

<operation id="1815" st_id="113" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:10  %select_ln66 = select i1 %icmp_ln66, i32 %max_freq, i32 %max_freq_0

]]></Node>
<StgValue><ssdm name="select_ln66"/></StgValue>
</operation>

<operation id="1816" st_id="113" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:11  %select_ln66_1 = select i1 %icmp_ln66, i32 %most_freq, i32 %most_freq_0

]]></Node>
<StgValue><ssdm name="select_ln66_1"/></StgValue>
</operation>

<operation id="1817" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:12  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
