library ieee;
use ieee.std_logic_1164.all;

entity SerialScoreController_tb is 
end SerialScoreController_tb;

architecture behavioral of SerialScoreController_tb is
    
component SerialScoreController is
port(
	SDX, SCLK, SS, Reset, clk: in std_logic;
	Dout: out std_logic_vector(6 downto 0);
	WrD: out std_logic
);
end component;
   
-- UUT Signals
constant MCLK_PERIOD : time := 20ns;
constant MCLK_HALF_PERIOD : time := MCLK_PERIOD / 2;

signal SDX_tb, SCLK_tb, SS_tb, Reset_tb, clk_tb, WrD_tb: std_logic;
signal Dout_tb: std_logic_vector(6 downto 0);


begin

	--Unit Under Test

      UUT: SerialScoreController port map(
				SDX => SDX_tb, 
				SCLK => SCLK_tb, 
				SS => SS_tb, 
				Reset => Reset_tb, 
				clk => clk_tb, 
				WrL => WrL_tb,
				Dout => Dout_tb
        );

        clk_gen : process
        begin
	        clk_tb <= '0';
	        wait for MCLK_HALF_PERIOD;

	        clk_tb <= '1';
	        wait for MCLK_HALF_PERIOD;

        end process;

		
        stimulus: process
        begin

					SDX_tb <= '0';
					SS_tb <= '0';
					SCLK_tb <= '0';
					Reset_tb <= '1';
					SCLK_tb <= '0';
					wait for MCLK_PERIOD*2;

					Reset_tb <= '0';
					wait for MCLK_PERIOD*2;

					-- SS ATIVO
					SS_tb <= '1';
					wait for MCLK_PERIOD*2;
					
					
					-- VAI ESCREVER O NUMERO 1010101

					-- 1
					SDX_tb <= '1';
					wait for MCLK_PERIOD*2;
					SCLK_tb <= '1';
					wait for MCLK_PERIOD*2;
					SCLK_tb <= '0';
					wait for MCLK_PERIOD*2;
					
					-- 0
					SDX_tb <= '0';
					wait for MCLK_PERIOD*2;
					SCLK_tb <= '1';
					wait for MCLK_PERIOD*2;
					SCLK_tb <= '0';
					wait for MCLK_PERIOD*2;
					
					-- 1
					SDX_tb <= '1';
					wait for MCLK_PERIOD*2;
					SCLK_tb <= '1';
					wait for MCLK_PERIOD*2;
					SCLK_tb <= '0';
					wait for MCLK_PERIOD*2;
					
					-- 0
					SDX_tb <= '0';
					wait for MCLK_PERIOD*2;
					SCLK_tb <= '1';
					wait for MCLK_PERIOD*2;
					SCLK_tb <= '0';
					wait for MCLK_PERIOD*2;
					
					-- 1
					SDX_tb <= '1';
					wait for MCLK_PERIOD*2;
					SCLK_tb <= '1';
					wait for MCLK_PERIOD*2;
					SCLK_tb <= '0';
					wait for MCLK_PERIOD*2;
					
					-- 0
					SDX_tb <= '0';
					wait for MCLK_PERIOD*2;
					SCLK_tb <= '1';
					wait for MCLK_PERIOD*2;
					SCLK_tb <= '0';
					wait for MCLK_PERIOD*2;
					
					-- 1
					SDX_tb <= '1';
					wait for MCLK_PERIOD*2;
					SCLK_tb <= '1';
					wait for MCLK_PERIOD*2;
					SCLK_tb <= '0';
					wait for MCLK_PERIOD*2;

					-- 0
					SDX_tb <= '0';
					wait for MCLK_PERIOD*2;
					SCLK_tb <= '1';
					wait for MCLK_PERIOD*2;
					SCLK_tb <= '0';
					wait for MCLK_PERIOD*2;				

          wait;
          end process;
			 
end behavioral;